
hammadd_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004468  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  08004608  08004608  00014608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800480c  0800480c  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  0800480c  0800480c  0001480c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004814  08004814  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004814  08004814  00014814  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004818  08004818  00014818  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800481c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041d4  2000006c  08004888  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004240  08004888  00024240  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f767  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ab3  00000000  00000000  0002f846  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f50  00000000  00000000  00032300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bad  00000000  00000000  00033250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001896c  00000000  00000000  00033dfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010415  00000000  00000000  0004c769  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009525b  00000000  00000000  0005cb7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000045a8  00000000  00000000  000f1ddc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000f6384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080045f0 	.word	0x080045f0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	080045f0 	.word	0x080045f0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800057c:	b480      	push	{r7}
 800057e:	b085      	sub	sp, #20
 8000580:	af00      	add	r7, sp, #0
 8000582:	60f8      	str	r0, [r7, #12]
 8000584:	60b9      	str	r1, [r7, #8]
 8000586:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	4a07      	ldr	r2, [pc, #28]	; (80005a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800058c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800058e:	68bb      	ldr	r3, [r7, #8]
 8000590:	4a06      	ldr	r2, [pc, #24]	; (80005ac <vApplicationGetIdleTaskMemory+0x30>)
 8000592:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	2280      	movs	r2, #128	; 0x80
 8000598:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800059a:	bf00      	nop
 800059c:	3714      	adds	r7, #20
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	200000b0 	.word	0x200000b0
 80005ac:	20000150 	.word	0x20000150

080005b0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005b0:	b5b0      	push	{r4, r5, r7, lr}
 80005b2:	b0c6      	sub	sp, #280	; 0x118
 80005b4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005b6:	4b62      	ldr	r3, [pc, #392]	; (8000740 <MX_FREERTOS_Init+0x190>)
 80005b8:	f107 04fc 	add.w	r4, r7, #252	; 0xfc
 80005bc:	461d      	mov	r5, r3
 80005be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005ca:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80005ce:	2100      	movs	r1, #0
 80005d0:	4618      	mov	r0, r3
 80005d2:	f001 fe3a 	bl	800224a <osThreadCreate>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4a5a      	ldr	r2, [pc, #360]	; (8000744 <MX_FREERTOS_Init+0x194>)
 80005da:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityIdle, 0, 128);
 80005dc:	4b5a      	ldr	r3, [pc, #360]	; (8000748 <MX_FREERTOS_Init+0x198>)
 80005de:	f107 04e0 	add.w	r4, r7, #224	; 0xe0
 80005e2:	461d      	mov	r5, r3
 80005e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 80005f0:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f001 fe27 	bl	800224a <osThreadCreate>
 80005fc:	4603      	mov	r3, r0
 80005fe:	4a53      	ldr	r2, [pc, #332]	; (800074c <MX_FREERTOS_Init+0x19c>)
 8000600:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityIdle, 0, 128);
 8000602:	4b53      	ldr	r3, [pc, #332]	; (8000750 <MX_FREERTOS_Init+0x1a0>)
 8000604:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 8000608:	461d      	mov	r5, r3
 800060a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800060c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800060e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000612:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000616:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800061a:	2100      	movs	r1, #0
 800061c:	4618      	mov	r0, r3
 800061e:	f001 fe14 	bl	800224a <osThreadCreate>
 8000622:	4603      	mov	r3, r0
 8000624:	4a4b      	ldr	r2, [pc, #300]	; (8000754 <MX_FREERTOS_Init+0x1a4>)
 8000626:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask04 */
  osThreadDef(myTask04, StartTask04, osPriorityIdle, 0, 128);
 8000628:	4b4b      	ldr	r3, [pc, #300]	; (8000758 <MX_FREERTOS_Init+0x1a8>)
 800062a:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 800062e:	461d      	mov	r5, r3
 8000630:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000632:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000634:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000638:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask04Handle = osThreadCreate(osThread(myTask04), NULL);
 800063c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000640:	2100      	movs	r1, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f001 fe01 	bl	800224a <osThreadCreate>
 8000648:	4603      	mov	r3, r0
 800064a:	4a44      	ldr	r2, [pc, #272]	; (800075c <MX_FREERTOS_Init+0x1ac>)
 800064c:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask05 */
  osThreadDef(myTask05, StartTask05, osPriorityIdle, 0, 128);
 800064e:	4b44      	ldr	r3, [pc, #272]	; (8000760 <MX_FREERTOS_Init+0x1b0>)
 8000650:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8000654:	461d      	mov	r5, r3
 8000656:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000658:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800065a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800065e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask05Handle = osThreadCreate(osThread(myTask05), NULL);
 8000662:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000666:	2100      	movs	r1, #0
 8000668:	4618      	mov	r0, r3
 800066a:	f001 fdee 	bl	800224a <osThreadCreate>
 800066e:	4603      	mov	r3, r0
 8000670:	4a3c      	ldr	r2, [pc, #240]	; (8000764 <MX_FREERTOS_Init+0x1b4>)
 8000672:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask06 */
  osThreadDef(myTask06, StartTask06, osPriorityIdle, 0, 128);
 8000674:	4b3c      	ldr	r3, [pc, #240]	; (8000768 <MX_FREERTOS_Init+0x1b8>)
 8000676:	f107 0470 	add.w	r4, r7, #112	; 0x70
 800067a:	461d      	mov	r5, r3
 800067c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800067e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000680:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000684:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask06Handle = osThreadCreate(osThread(myTask06), NULL);
 8000688:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f001 fddb 	bl	800224a <osThreadCreate>
 8000694:	4603      	mov	r3, r0
 8000696:	4a35      	ldr	r2, [pc, #212]	; (800076c <MX_FREERTOS_Init+0x1bc>)
 8000698:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask07 */
  osThreadDef(myTask07, StartTask07, osPriorityIdle, 0, 128);
 800069a:	4b35      	ldr	r3, [pc, #212]	; (8000770 <MX_FREERTOS_Init+0x1c0>)
 800069c:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80006a0:	461d      	mov	r5, r3
 80006a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006a6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask07Handle = osThreadCreate(osThread(myTask07), NULL);
 80006ae:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80006b2:	2100      	movs	r1, #0
 80006b4:	4618      	mov	r0, r3
 80006b6:	f001 fdc8 	bl	800224a <osThreadCreate>
 80006ba:	4603      	mov	r3, r0
 80006bc:	4a2d      	ldr	r2, [pc, #180]	; (8000774 <MX_FREERTOS_Init+0x1c4>)
 80006be:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask08 */
  osThreadDef(myTask08, StartTask08, osPriorityIdle, 0, 128);
 80006c0:	4b2d      	ldr	r3, [pc, #180]	; (8000778 <MX_FREERTOS_Init+0x1c8>)
 80006c2:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80006c6:	461d      	mov	r5, r3
 80006c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask08Handle = osThreadCreate(osThread(myTask08), NULL);
 80006d4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f001 fdb5 	bl	800224a <osThreadCreate>
 80006e0:	4603      	mov	r3, r0
 80006e2:	4a26      	ldr	r2, [pc, #152]	; (800077c <MX_FREERTOS_Init+0x1cc>)
 80006e4:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask09 */
  osThreadDef(myTask09, StartTask09, osPriorityIdle, 0, 128);
 80006e6:	4b26      	ldr	r3, [pc, #152]	; (8000780 <MX_FREERTOS_Init+0x1d0>)
 80006e8:	f107 041c 	add.w	r4, r7, #28
 80006ec:	461d      	mov	r5, r3
 80006ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask09Handle = osThreadCreate(osThread(myTask09), NULL);
 80006fa:	f107 031c 	add.w	r3, r7, #28
 80006fe:	2100      	movs	r1, #0
 8000700:	4618      	mov	r0, r3
 8000702:	f001 fda2 	bl	800224a <osThreadCreate>
 8000706:	4603      	mov	r3, r0
 8000708:	4a1e      	ldr	r2, [pc, #120]	; (8000784 <MX_FREERTOS_Init+0x1d4>)
 800070a:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask10 */
  osThreadDef(myTask10, StartTask10, osPriorityIdle, 0, 128);
 800070c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000710:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000714:	4a1c      	ldr	r2, [pc, #112]	; (8000788 <MX_FREERTOS_Init+0x1d8>)
 8000716:	461c      	mov	r4, r3
 8000718:	4615      	mov	r5, r2
 800071a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800071c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800071e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000722:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask10Handle = osThreadCreate(osThread(myTask10), NULL);
 8000726:	463b      	mov	r3, r7
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f001 fd8d 	bl	800224a <osThreadCreate>
 8000730:	4603      	mov	r3, r0
 8000732:	4a16      	ldr	r2, [pc, #88]	; (800078c <MX_FREERTOS_Init+0x1dc>)
 8000734:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000736:	bf00      	nop
 8000738:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800073c:	46bd      	mov	sp, r7
 800073e:	bdb0      	pop	{r4, r5, r7, pc}
 8000740:	08004614 	.word	0x08004614
 8000744:	20000088 	.word	0x20000088
 8000748:	0800463c 	.word	0x0800463c
 800074c:	2000008c 	.word	0x2000008c
 8000750:	08004664 	.word	0x08004664
 8000754:	20000090 	.word	0x20000090
 8000758:	0800468c 	.word	0x0800468c
 800075c:	20000094 	.word	0x20000094
 8000760:	080046b4 	.word	0x080046b4
 8000764:	20000098 	.word	0x20000098
 8000768:	080046dc 	.word	0x080046dc
 800076c:	2000009c 	.word	0x2000009c
 8000770:	08004704 	.word	0x08004704
 8000774:	200000a0 	.word	0x200000a0
 8000778:	0800472c 	.word	0x0800472c
 800077c:	200000a4 	.word	0x200000a4
 8000780:	08004754 	.word	0x08004754
 8000784:	200000a8 	.word	0x200000a8
 8000788:	0800477c 	.word	0x0800477c
 800078c:	200000ac 	.word	0x200000ac

08000790 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {    osDelay(1);
 8000798:	2001      	movs	r0, #1
 800079a:	f001 fda2 	bl	80022e2 <osDelay>
 800079e:	e7fb      	b.n	8000798 <StartDefaultTask+0x8>

080007a0 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{  uint32_t Counter_Task = 0;
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	2300      	movs	r3, #0
 80007aa:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN StartTask02 */
  for(;;){
   Counter_Task++;
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	3301      	adds	r3, #1
 80007b0:	60fb      	str	r3, [r7, #12]
  printf("Task_One Counter_Task = %i \n", Counter_Task);
 80007b2:	68f9      	ldr	r1, [r7, #12]
 80007b4:	4805      	ldr	r0, [pc, #20]	; (80007cc <StartTask02+0x2c>)
 80007b6:	f003 f851 	bl	800385c <iprintf>
  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_0);
 80007ba:	2101      	movs	r1, #1
 80007bc:	4804      	ldr	r0, [pc, #16]	; (80007d0 <StartTask02+0x30>)
 80007be:	f000 fe14 	bl	80013ea <HAL_GPIO_TogglePin>
  osDelay(500);
 80007c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007c6:	f001 fd8c 	bl	80022e2 <osDelay>
   Counter_Task++;
 80007ca:	e7ef      	b.n	80007ac <StartTask02+0xc>
 80007cc:	08004798 	.word	0x08004798
 80007d0:	40020000 	.word	0x40020000

080007d4 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{uint32_t Counter_Task = 0;
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	2300      	movs	r3, #0
 80007de:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
//HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0, GPIO_PIN_SET);
	  Counter_Task++;
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	3301      	adds	r3, #1
 80007e4:	60fb      	str	r3, [r7, #12]
	  printf("Task_One Counter_Task = %i \n", Counter_Task);
 80007e6:	68f9      	ldr	r1, [r7, #12]
 80007e8:	4805      	ldr	r0, [pc, #20]	; (8000800 <StartTask03+0x2c>)
 80007ea:	f003 f837 	bl	800385c <iprintf>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_1);
 80007ee:	2102      	movs	r1, #2
 80007f0:	4804      	ldr	r0, [pc, #16]	; (8000804 <StartTask03+0x30>)
 80007f2:	f000 fdfa 	bl	80013ea <HAL_GPIO_TogglePin>
	  osDelay(1000);
 80007f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007fa:	f001 fd72 	bl	80022e2 <osDelay>
	  Counter_Task++;
 80007fe:	e7ef      	b.n	80007e0 <StartTask03+0xc>
 8000800:	08004798 	.word	0x08004798
 8000804:	40020000 	.word	0x40020000

08000808 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{uint32_t Counter_Task = 0;
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
 8000810:	2300      	movs	r3, #0
 8000812:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
	  Counter_Task++;
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	3301      	adds	r3, #1
 8000818:	60fb      	str	r3, [r7, #12]
	  printf("Task_One Counter_Task = %i \n", Counter_Task);
 800081a:	68f9      	ldr	r1, [r7, #12]
 800081c:	4805      	ldr	r0, [pc, #20]	; (8000834 <StartTask04+0x2c>)
 800081e:	f003 f81d 	bl	800385c <iprintf>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_2);
 8000822:	2104      	movs	r1, #4
 8000824:	4804      	ldr	r0, [pc, #16]	; (8000838 <StartTask04+0x30>)
 8000826:	f000 fde0 	bl	80013ea <HAL_GPIO_TogglePin>
	  osDelay(1500);
 800082a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800082e:	f001 fd58 	bl	80022e2 <osDelay>
	  Counter_Task++;
 8000832:	e7ef      	b.n	8000814 <StartTask04+0xc>
 8000834:	08004798 	.word	0x08004798
 8000838:	40020000 	.word	0x40020000

0800083c <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void const * argument)
{uint32_t Counter_Task = 0;
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
 8000844:	2300      	movs	r3, #0
 8000846:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
  for(;;)
  {
	  Counter_Task++;
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	3301      	adds	r3, #1
 800084c:	60fb      	str	r3, [r7, #12]
	  printf("Task_One Counter_Task = %i \n", Counter_Task);
 800084e:	68f9      	ldr	r1, [r7, #12]
 8000850:	4805      	ldr	r0, [pc, #20]	; (8000868 <StartTask05+0x2c>)
 8000852:	f003 f803 	bl	800385c <iprintf>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_3);
 8000856:	2108      	movs	r1, #8
 8000858:	4804      	ldr	r0, [pc, #16]	; (800086c <StartTask05+0x30>)
 800085a:	f000 fdc6 	bl	80013ea <HAL_GPIO_TogglePin>
	  osDelay(2000);
 800085e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000862:	f001 fd3e 	bl	80022e2 <osDelay>
	  Counter_Task++;
 8000866:	e7ef      	b.n	8000848 <StartTask05+0xc>
 8000868:	08004798 	.word	0x08004798
 800086c:	40020000 	.word	0x40020000

08000870 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void const * argument)
{uint32_t Counter_Task = 0;
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	2300      	movs	r3, #0
 800087a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN StartTask06 */
  /* Infinite loop */
  for(;;)
  {
	  Counter_Task++;
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	3301      	adds	r3, #1
 8000880:	60fb      	str	r3, [r7, #12]
	  printf("Task_One Counter_Task = %i \n", Counter_Task);
 8000882:	68f9      	ldr	r1, [r7, #12]
 8000884:	4805      	ldr	r0, [pc, #20]	; (800089c <StartTask06+0x2c>)
 8000886:	f002 ffe9 	bl	800385c <iprintf>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_4);
 800088a:	2110      	movs	r1, #16
 800088c:	4804      	ldr	r0, [pc, #16]	; (80008a0 <StartTask06+0x30>)
 800088e:	f000 fdac 	bl	80013ea <HAL_GPIO_TogglePin>
	  osDelay(2500);
 8000892:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8000896:	f001 fd24 	bl	80022e2 <osDelay>
	  Counter_Task++;
 800089a:	e7ef      	b.n	800087c <StartTask06+0xc>
 800089c:	08004798 	.word	0x08004798
 80008a0:	40020000 	.word	0x40020000

080008a4 <StartTask07>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask07 */
void StartTask07(void const * argument)
{uint32_t Counter_Task = 0;
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN StartTask07 */
  /* Infinite loop */
  for(;;)
  {
	  Counter_Task++;
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	3301      	adds	r3, #1
 80008b4:	60fb      	str	r3, [r7, #12]
	  printf("Task_One Counter_Task = %i \n", Counter_Task);
 80008b6:	68f9      	ldr	r1, [r7, #12]
 80008b8:	4805      	ldr	r0, [pc, #20]	; (80008d0 <StartTask07+0x2c>)
 80008ba:	f002 ffcf 	bl	800385c <iprintf>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80008be:	2120      	movs	r1, #32
 80008c0:	4804      	ldr	r0, [pc, #16]	; (80008d4 <StartTask07+0x30>)
 80008c2:	f000 fd92 	bl	80013ea <HAL_GPIO_TogglePin>
	  osDelay(3000);
 80008c6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80008ca:	f001 fd0a 	bl	80022e2 <osDelay>
	  Counter_Task++;
 80008ce:	e7ef      	b.n	80008b0 <StartTask07+0xc>
 80008d0:	08004798 	.word	0x08004798
 80008d4:	40020000 	.word	0x40020000

080008d8 <StartTask08>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask08 */
void StartTask08(void const * argument)
{uint32_t Counter_Task = 0;
 80008d8:	b580      	push	{r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	2300      	movs	r3, #0
 80008e2:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN StartTask08 */
  /* Infinite loop */
  for(;;)
  {
	  Counter_Task++;
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	3301      	adds	r3, #1
 80008e8:	60fb      	str	r3, [r7, #12]
	  printf("Task_One Counter_Task = %i \n", Counter_Task);
 80008ea:	68f9      	ldr	r1, [r7, #12]
 80008ec:	4805      	ldr	r0, [pc, #20]	; (8000904 <StartTask08+0x2c>)
 80008ee:	f002 ffb5 	bl	800385c <iprintf>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_6);
 80008f2:	2140      	movs	r1, #64	; 0x40
 80008f4:	4804      	ldr	r0, [pc, #16]	; (8000908 <StartTask08+0x30>)
 80008f6:	f000 fd78 	bl	80013ea <HAL_GPIO_TogglePin>
	  osDelay(3500);
 80008fa:	f640 50ac 	movw	r0, #3500	; 0xdac
 80008fe:	f001 fcf0 	bl	80022e2 <osDelay>
	  Counter_Task++;
 8000902:	e7ef      	b.n	80008e4 <StartTask08+0xc>
 8000904:	08004798 	.word	0x08004798
 8000908:	40020000 	.word	0x40020000

0800090c <StartTask09>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask09 */
void StartTask09(void const * argument)
{uint32_t Counter_Task = 0;
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	2300      	movs	r3, #0
 8000916:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN StartTask09 */
  /* Infinite loop */
  for(;;)
  {
	  Counter_Task++;
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	3301      	adds	r3, #1
 800091c:	60fb      	str	r3, [r7, #12]
	  printf("Task_One Counter_Task = %i \n", Counter_Task);
 800091e:	68f9      	ldr	r1, [r7, #12]
 8000920:	4805      	ldr	r0, [pc, #20]	; (8000938 <StartTask09+0x2c>)
 8000922:	f002 ff9b 	bl	800385c <iprintf>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_7);
 8000926:	2180      	movs	r1, #128	; 0x80
 8000928:	4804      	ldr	r0, [pc, #16]	; (800093c <StartTask09+0x30>)
 800092a:	f000 fd5e 	bl	80013ea <HAL_GPIO_TogglePin>
	  osDelay(4000);
 800092e:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000932:	f001 fcd6 	bl	80022e2 <osDelay>
	  Counter_Task++;
 8000936:	e7ef      	b.n	8000918 <StartTask09+0xc>
 8000938:	08004798 	.word	0x08004798
 800093c:	40020000 	.word	0x40020000

08000940 <StartTask10>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask10 */
void StartTask10(void const * argument)
{uint32_t Counter_Task = 0;
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	2300      	movs	r3, #0
 800094a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN StartTask10 */
  /* Infinite loop */
  for(;;)
  {
	  Counter_Task++;
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	3301      	adds	r3, #1
 8000950:	60fb      	str	r3, [r7, #12]
	  printf("Task_One Counter_Task = %i \n", Counter_Task);
 8000952:	68f9      	ldr	r1, [r7, #12]
 8000954:	4806      	ldr	r0, [pc, #24]	; (8000970 <StartTask10+0x30>)
 8000956:	f002 ff81 	bl	800385c <iprintf>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_8);
 800095a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800095e:	4805      	ldr	r0, [pc, #20]	; (8000974 <StartTask10+0x34>)
 8000960:	f000 fd43 	bl	80013ea <HAL_GPIO_TogglePin>
	  osDelay(4500);
 8000964:	f241 1094 	movw	r0, #4500	; 0x1194
 8000968:	f001 fcbb 	bl	80022e2 <osDelay>
	  Counter_Task++;
 800096c:	e7ee      	b.n	800094c <StartTask10+0xc>
 800096e:	bf00      	nop
 8000970:	08004798 	.word	0x08004798
 8000974:	40020000 	.word	0x40020000

08000978 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b088      	sub	sp, #32
 800097c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097e:	f107 030c 	add.w	r3, r7, #12
 8000982:	2200      	movs	r2, #0
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	605a      	str	r2, [r3, #4]
 8000988:	609a      	str	r2, [r3, #8]
 800098a:	60da      	str	r2, [r3, #12]
 800098c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	60bb      	str	r3, [r7, #8]
 8000992:	4b1f      	ldr	r3, [pc, #124]	; (8000a10 <MX_GPIO_Init+0x98>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	4a1e      	ldr	r2, [pc, #120]	; (8000a10 <MX_GPIO_Init+0x98>)
 8000998:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800099c:	6313      	str	r3, [r2, #48]	; 0x30
 800099e:	4b1c      	ldr	r3, [pc, #112]	; (8000a10 <MX_GPIO_Init+0x98>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009a6:	60bb      	str	r3, [r7, #8]
 80009a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	607b      	str	r3, [r7, #4]
 80009ae:	4b18      	ldr	r3, [pc, #96]	; (8000a10 <MX_GPIO_Init+0x98>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a17      	ldr	r2, [pc, #92]	; (8000a10 <MX_GPIO_Init+0x98>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b15      	ldr	r3, [pc, #84]	; (8000a10 <MX_GPIO_Init+0x98>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	603b      	str	r3, [r7, #0]
 80009ca:	4b11      	ldr	r3, [pc, #68]	; (8000a10 <MX_GPIO_Init+0x98>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a10      	ldr	r2, [pc, #64]	; (8000a10 <MX_GPIO_Init+0x98>)
 80009d0:	f043 0302 	orr.w	r3, r3, #2
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b0e      	ldr	r3, [pc, #56]	; (8000a10 <MX_GPIO_Init+0x98>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0302 	and.w	r3, r3, #2
 80009de:	603b      	str	r3, [r7, #0]
 80009e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80009e2:	2200      	movs	r2, #0
 80009e4:	21ff      	movs	r1, #255	; 0xff
 80009e6:	480b      	ldr	r0, [pc, #44]	; (8000a14 <MX_GPIO_Init+0x9c>)
 80009e8:	f000 fce6 	bl	80013b8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80009ec:	23ff      	movs	r3, #255	; 0xff
 80009ee:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f0:	2301      	movs	r3, #1
 80009f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f8:	2300      	movs	r3, #0
 80009fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fc:	f107 030c 	add.w	r3, r7, #12
 8000a00:	4619      	mov	r1, r3
 8000a02:	4804      	ldr	r0, [pc, #16]	; (8000a14 <MX_GPIO_Init+0x9c>)
 8000a04:	f000 fb54 	bl	80010b0 <HAL_GPIO_Init>

}
 8000a08:	bf00      	nop
 8000a0a:	3720      	adds	r7, #32
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40023800 	.word	0x40023800
 8000a14:	40020000 	.word	0x40020000

08000a18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a1c:	f000 fa24 	bl	8000e68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a20:	f000 f808 	bl	8000a34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a24:	f7ff ffa8 	bl	8000978 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8000a28:	f7ff fdc2 	bl	80005b0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a2c:	f001 fc06 	bl	800223c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a30:	e7fe      	b.n	8000a30 <main+0x18>
	...

08000a34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b094      	sub	sp, #80	; 0x50
 8000a38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a3a:	f107 0320 	add.w	r3, r7, #32
 8000a3e:	2230      	movs	r2, #48	; 0x30
 8000a40:	2100      	movs	r1, #0
 8000a42:	4618      	mov	r0, r3
 8000a44:	f002 ff5f 	bl	8003906 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a48:	f107 030c 	add.w	r3, r7, #12
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
 8000a54:	60da      	str	r2, [r3, #12]
 8000a56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60bb      	str	r3, [r7, #8]
 8000a5c:	4b22      	ldr	r3, [pc, #136]	; (8000ae8 <SystemClock_Config+0xb4>)
 8000a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a60:	4a21      	ldr	r2, [pc, #132]	; (8000ae8 <SystemClock_Config+0xb4>)
 8000a62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a66:	6413      	str	r3, [r2, #64]	; 0x40
 8000a68:	4b1f      	ldr	r3, [pc, #124]	; (8000ae8 <SystemClock_Config+0xb4>)
 8000a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a70:	60bb      	str	r3, [r7, #8]
 8000a72:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a74:	2300      	movs	r3, #0
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	4b1c      	ldr	r3, [pc, #112]	; (8000aec <SystemClock_Config+0xb8>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a80:	4a1a      	ldr	r2, [pc, #104]	; (8000aec <SystemClock_Config+0xb8>)
 8000a82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a86:	6013      	str	r3, [r2, #0]
 8000a88:	4b18      	ldr	r3, [pc, #96]	; (8000aec <SystemClock_Config+0xb8>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a90:	607b      	str	r3, [r7, #4]
 8000a92:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a94:	2301      	movs	r3, #1
 8000a96:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a9c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aa2:	f107 0320 	add.w	r3, r7, #32
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f000 fcba 	bl	8001420 <HAL_RCC_OscConfig>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000ab2:	f000 f82c 	bl	8000b0e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ab6:	230f      	movs	r3, #15
 8000ab8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000aba:	2301      	movs	r3, #1
 8000abc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000aca:	f107 030c 	add.w	r3, r7, #12
 8000ace:	2100      	movs	r1, #0
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f000 ff1d 	bl	8001910 <HAL_RCC_ClockConfig>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000adc:	f000 f817 	bl	8000b0e <Error_Handler>
  }
}
 8000ae0:	bf00      	nop
 8000ae2:	3750      	adds	r7, #80	; 0x50
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	40023800 	.word	0x40023800
 8000aec:	40007000 	.word	0x40007000

08000af0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b00:	d101      	bne.n	8000b06 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b02:	f000 f9d3 	bl	8000eac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b06:	bf00      	nop
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b12:	b672      	cpsid	i
}
 8000b14:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b16:	e7fe      	b.n	8000b16 <Error_Handler+0x8>

08000b18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	607b      	str	r3, [r7, #4]
 8000b22:	4b12      	ldr	r3, [pc, #72]	; (8000b6c <HAL_MspInit+0x54>)
 8000b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b26:	4a11      	ldr	r2, [pc, #68]	; (8000b6c <HAL_MspInit+0x54>)
 8000b28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b2e:	4b0f      	ldr	r3, [pc, #60]	; (8000b6c <HAL_MspInit+0x54>)
 8000b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b36:	607b      	str	r3, [r7, #4]
 8000b38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	603b      	str	r3, [r7, #0]
 8000b3e:	4b0b      	ldr	r3, [pc, #44]	; (8000b6c <HAL_MspInit+0x54>)
 8000b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b42:	4a0a      	ldr	r2, [pc, #40]	; (8000b6c <HAL_MspInit+0x54>)
 8000b44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b48:	6413      	str	r3, [r2, #64]	; 0x40
 8000b4a:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <HAL_MspInit+0x54>)
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b52:	603b      	str	r3, [r7, #0]
 8000b54:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b56:	2200      	movs	r2, #0
 8000b58:	210f      	movs	r1, #15
 8000b5a:	f06f 0001 	mvn.w	r0, #1
 8000b5e:	f000 fa7d 	bl	800105c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b62:	bf00      	nop
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40023800 	.word	0x40023800

08000b70 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b08e      	sub	sp, #56	; 0x38
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000b80:	2300      	movs	r3, #0
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	4b34      	ldr	r3, [pc, #208]	; (8000c58 <HAL_InitTick+0xe8>)
 8000b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b88:	4a33      	ldr	r2, [pc, #204]	; (8000c58 <HAL_InitTick+0xe8>)
 8000b8a:	f043 0301 	orr.w	r3, r3, #1
 8000b8e:	6413      	str	r3, [r2, #64]	; 0x40
 8000b90:	4b31      	ldr	r3, [pc, #196]	; (8000c58 <HAL_InitTick+0xe8>)
 8000b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b94:	f003 0301 	and.w	r3, r3, #1
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b9c:	f107 0210 	add.w	r2, r7, #16
 8000ba0:	f107 0314 	add.w	r3, r7, #20
 8000ba4:	4611      	mov	r1, r2
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f001 f87e 	bl	8001ca8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000bac:	6a3b      	ldr	r3, [r7, #32]
 8000bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d103      	bne.n	8000bbe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000bb6:	f001 f863 	bl	8001c80 <HAL_RCC_GetPCLK1Freq>
 8000bba:	6378      	str	r0, [r7, #52]	; 0x34
 8000bbc:	e004      	b.n	8000bc8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000bbe:	f001 f85f 	bl	8001c80 <HAL_RCC_GetPCLK1Freq>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bca:	4a24      	ldr	r2, [pc, #144]	; (8000c5c <HAL_InitTick+0xec>)
 8000bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8000bd0:	0c9b      	lsrs	r3, r3, #18
 8000bd2:	3b01      	subs	r3, #1
 8000bd4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000bd6:	4b22      	ldr	r3, [pc, #136]	; (8000c60 <HAL_InitTick+0xf0>)
 8000bd8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bdc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000bde:	4b20      	ldr	r3, [pc, #128]	; (8000c60 <HAL_InitTick+0xf0>)
 8000be0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000be4:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000be6:	4a1e      	ldr	r2, [pc, #120]	; (8000c60 <HAL_InitTick+0xf0>)
 8000be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bea:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000bec:	4b1c      	ldr	r3, [pc, #112]	; (8000c60 <HAL_InitTick+0xf0>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf2:	4b1b      	ldr	r3, [pc, #108]	; (8000c60 <HAL_InitTick+0xf0>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bf8:	4b19      	ldr	r3, [pc, #100]	; (8000c60 <HAL_InitTick+0xf0>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8000bfe:	4818      	ldr	r0, [pc, #96]	; (8000c60 <HAL_InitTick+0xf0>)
 8000c00:	f001 f884 	bl	8001d0c <HAL_TIM_Base_Init>
 8000c04:	4603      	mov	r3, r0
 8000c06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000c0a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d11b      	bne.n	8000c4a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000c12:	4813      	ldr	r0, [pc, #76]	; (8000c60 <HAL_InitTick+0xf0>)
 8000c14:	f001 f8d4 	bl	8001dc0 <HAL_TIM_Base_Start_IT>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000c1e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d111      	bne.n	8000c4a <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c26:	201c      	movs	r0, #28
 8000c28:	f000 fa34 	bl	8001094 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2b0f      	cmp	r3, #15
 8000c30:	d808      	bhi.n	8000c44 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000c32:	2200      	movs	r2, #0
 8000c34:	6879      	ldr	r1, [r7, #4]
 8000c36:	201c      	movs	r0, #28
 8000c38:	f000 fa10 	bl	800105c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c3c:	4a09      	ldr	r2, [pc, #36]	; (8000c64 <HAL_InitTick+0xf4>)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	6013      	str	r3, [r2, #0]
 8000c42:	e002      	b.n	8000c4a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000c44:	2301      	movs	r3, #1
 8000c46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c4a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3738      	adds	r7, #56	; 0x38
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	40023800 	.word	0x40023800
 8000c5c:	431bde83 	.word	0x431bde83
 8000c60:	20000350 	.word	0x20000350
 8000c64:	20000004 	.word	0x20000004

08000c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c6c:	e7fe      	b.n	8000c6c <NMI_Handler+0x4>

08000c6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c6e:	b480      	push	{r7}
 8000c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c72:	e7fe      	b.n	8000c72 <HardFault_Handler+0x4>

08000c74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c78:	e7fe      	b.n	8000c78 <MemManage_Handler+0x4>

08000c7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c7e:	e7fe      	b.n	8000c7e <BusFault_Handler+0x4>

08000c80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c84:	e7fe      	b.n	8000c84 <UsageFault_Handler+0x4>

08000c86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c86:	b480      	push	{r7}
 8000c88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr

08000c94 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c98:	4802      	ldr	r0, [pc, #8]	; (8000ca4 <TIM2_IRQHandler+0x10>)
 8000c9a:	f001 f8f3 	bl	8001e84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20000350 	.word	0x20000350

08000ca8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	60f8      	str	r0, [r7, #12]
 8000cb0:	60b9      	str	r1, [r7, #8]
 8000cb2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	617b      	str	r3, [r7, #20]
 8000cb8:	e00a      	b.n	8000cd0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cba:	f3af 8000 	nop.w
 8000cbe:	4601      	mov	r1, r0
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	1c5a      	adds	r2, r3, #1
 8000cc4:	60ba      	str	r2, [r7, #8]
 8000cc6:	b2ca      	uxtb	r2, r1
 8000cc8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	617b      	str	r3, [r7, #20]
 8000cd0:	697a      	ldr	r2, [r7, #20]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	dbf0      	blt.n	8000cba <_read+0x12>
  }

  return len;
 8000cd8:	687b      	ldr	r3, [r7, #4]
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3718      	adds	r7, #24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b086      	sub	sp, #24
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	60f8      	str	r0, [r7, #12]
 8000cea:	60b9      	str	r1, [r7, #8]
 8000cec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cee:	2300      	movs	r3, #0
 8000cf0:	617b      	str	r3, [r7, #20]
 8000cf2:	e009      	b.n	8000d08 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	1c5a      	adds	r2, r3, #1
 8000cf8:	60ba      	str	r2, [r7, #8]
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	3301      	adds	r3, #1
 8000d06:	617b      	str	r3, [r7, #20]
 8000d08:	697a      	ldr	r2, [r7, #20]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	dbf1      	blt.n	8000cf4 <_write+0x12>
  }
  return len;
 8000d10:	687b      	ldr	r3, [r7, #4]
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3718      	adds	r7, #24
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <_close>:

int _close(int file)
{
 8000d1a:	b480      	push	{r7}
 8000d1c:	b083      	sub	sp, #12
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr

08000d32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d32:	b480      	push	{r7}
 8000d34:	b083      	sub	sp, #12
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
 8000d3a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d42:	605a      	str	r2, [r3, #4]
  return 0;
 8000d44:	2300      	movs	r3, #0
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr

08000d52 <_isatty>:

int _isatty(int file)
{
 8000d52:	b480      	push	{r7}
 8000d54:	b083      	sub	sp, #12
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d5a:	2301      	movs	r3, #1
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	60f8      	str	r0, [r7, #12]
 8000d70:	60b9      	str	r1, [r7, #8]
 8000d72:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d74:	2300      	movs	r3, #0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3714      	adds	r7, #20
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
	...

08000d84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d8c:	4a14      	ldr	r2, [pc, #80]	; (8000de0 <_sbrk+0x5c>)
 8000d8e:	4b15      	ldr	r3, [pc, #84]	; (8000de4 <_sbrk+0x60>)
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d98:	4b13      	ldr	r3, [pc, #76]	; (8000de8 <_sbrk+0x64>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d102      	bne.n	8000da6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000da0:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <_sbrk+0x64>)
 8000da2:	4a12      	ldr	r2, [pc, #72]	; (8000dec <_sbrk+0x68>)
 8000da4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000da6:	4b10      	ldr	r3, [pc, #64]	; (8000de8 <_sbrk+0x64>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4413      	add	r3, r2
 8000dae:	693a      	ldr	r2, [r7, #16]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d207      	bcs.n	8000dc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000db4:	f002 fe4c 	bl	8003a50 <__errno>
 8000db8:	4603      	mov	r3, r0
 8000dba:	220c      	movs	r2, #12
 8000dbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc2:	e009      	b.n	8000dd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dc4:	4b08      	ldr	r3, [pc, #32]	; (8000de8 <_sbrk+0x64>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dca:	4b07      	ldr	r3, [pc, #28]	; (8000de8 <_sbrk+0x64>)
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	4a05      	ldr	r2, [pc, #20]	; (8000de8 <_sbrk+0x64>)
 8000dd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3718      	adds	r7, #24
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20010000 	.word	0x20010000
 8000de4:	00000400 	.word	0x00000400
 8000de8:	20000398 	.word	0x20000398
 8000dec:	20004240 	.word	0x20004240

08000df0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000df4:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <SystemInit+0x20>)
 8000df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dfa:	4a05      	ldr	r2, [pc, #20]	; (8000e10 <SystemInit+0x20>)
 8000dfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	e000ed00 	.word	0xe000ed00

08000e14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e4c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e18:	480d      	ldr	r0, [pc, #52]	; (8000e50 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e1a:	490e      	ldr	r1, [pc, #56]	; (8000e54 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e1c:	4a0e      	ldr	r2, [pc, #56]	; (8000e58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e20:	e002      	b.n	8000e28 <LoopCopyDataInit>

08000e22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e26:	3304      	adds	r3, #4

08000e28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e2c:	d3f9      	bcc.n	8000e22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e2e:	4a0b      	ldr	r2, [pc, #44]	; (8000e5c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e30:	4c0b      	ldr	r4, [pc, #44]	; (8000e60 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e34:	e001      	b.n	8000e3a <LoopFillZerobss>

08000e36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e38:	3204      	adds	r2, #4

08000e3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e3c:	d3fb      	bcc.n	8000e36 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e3e:	f7ff ffd7 	bl	8000df0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e42:	f002 fe0b 	bl	8003a5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e46:	f7ff fde7 	bl	8000a18 <main>
  bx  lr    
 8000e4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e4c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000e50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e54:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000e58:	0800481c 	.word	0x0800481c
  ldr r2, =_sbss
 8000e5c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000e60:	20004240 	.word	0x20004240

08000e64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e64:	e7fe      	b.n	8000e64 <ADC_IRQHandler>
	...

08000e68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e6c:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <HAL_Init+0x40>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a0d      	ldr	r2, [pc, #52]	; (8000ea8 <HAL_Init+0x40>)
 8000e72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e78:	4b0b      	ldr	r3, [pc, #44]	; (8000ea8 <HAL_Init+0x40>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a0a      	ldr	r2, [pc, #40]	; (8000ea8 <HAL_Init+0x40>)
 8000e7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e84:	4b08      	ldr	r3, [pc, #32]	; (8000ea8 <HAL_Init+0x40>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a07      	ldr	r2, [pc, #28]	; (8000ea8 <HAL_Init+0x40>)
 8000e8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e90:	2003      	movs	r0, #3
 8000e92:	f000 f8d8 	bl	8001046 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e96:	200f      	movs	r0, #15
 8000e98:	f7ff fe6a 	bl	8000b70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e9c:	f7ff fe3c 	bl	8000b18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea0:	2300      	movs	r3, #0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40023c00 	.word	0x40023c00

08000eac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eb0:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <HAL_IncTick+0x20>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	4b06      	ldr	r3, [pc, #24]	; (8000ed0 <HAL_IncTick+0x24>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4413      	add	r3, r2
 8000ebc:	4a04      	ldr	r2, [pc, #16]	; (8000ed0 <HAL_IncTick+0x24>)
 8000ebe:	6013      	str	r3, [r2, #0]
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	20000008 	.word	0x20000008
 8000ed0:	2000039c 	.word	0x2000039c

08000ed4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed8:	4b03      	ldr	r3, [pc, #12]	; (8000ee8 <HAL_GetTick+0x14>)
 8000eda:	681b      	ldr	r3, [r3, #0]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	2000039c 	.word	0x2000039c

08000eec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b085      	sub	sp, #20
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	f003 0307 	and.w	r3, r3, #7
 8000efa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000efc:	4b0c      	ldr	r3, [pc, #48]	; (8000f30 <__NVIC_SetPriorityGrouping+0x44>)
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f02:	68ba      	ldr	r2, [r7, #8]
 8000f04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f08:	4013      	ands	r3, r2
 8000f0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f1e:	4a04      	ldr	r2, [pc, #16]	; (8000f30 <__NVIC_SetPriorityGrouping+0x44>)
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	60d3      	str	r3, [r2, #12]
}
 8000f24:	bf00      	nop
 8000f26:	3714      	adds	r7, #20
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	e000ed00 	.word	0xe000ed00

08000f34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f38:	4b04      	ldr	r3, [pc, #16]	; (8000f4c <__NVIC_GetPriorityGrouping+0x18>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	0a1b      	lsrs	r3, r3, #8
 8000f3e:	f003 0307 	and.w	r3, r3, #7
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	e000ed00 	.word	0xe000ed00

08000f50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	db0b      	blt.n	8000f7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	f003 021f 	and.w	r2, r3, #31
 8000f68:	4907      	ldr	r1, [pc, #28]	; (8000f88 <__NVIC_EnableIRQ+0x38>)
 8000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6e:	095b      	lsrs	r3, r3, #5
 8000f70:	2001      	movs	r0, #1
 8000f72:	fa00 f202 	lsl.w	r2, r0, r2
 8000f76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	e000e100 	.word	0xe000e100

08000f8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	6039      	str	r1, [r7, #0]
 8000f96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	db0a      	blt.n	8000fb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	490c      	ldr	r1, [pc, #48]	; (8000fd8 <__NVIC_SetPriority+0x4c>)
 8000fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000faa:	0112      	lsls	r2, r2, #4
 8000fac:	b2d2      	uxtb	r2, r2
 8000fae:	440b      	add	r3, r1
 8000fb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fb4:	e00a      	b.n	8000fcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	4908      	ldr	r1, [pc, #32]	; (8000fdc <__NVIC_SetPriority+0x50>)
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	f003 030f 	and.w	r3, r3, #15
 8000fc2:	3b04      	subs	r3, #4
 8000fc4:	0112      	lsls	r2, r2, #4
 8000fc6:	b2d2      	uxtb	r2, r2
 8000fc8:	440b      	add	r3, r1
 8000fca:	761a      	strb	r2, [r3, #24]
}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	e000e100 	.word	0xe000e100
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b089      	sub	sp, #36	; 0x24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	f003 0307 	and.w	r3, r3, #7
 8000ff2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	f1c3 0307 	rsb	r3, r3, #7
 8000ffa:	2b04      	cmp	r3, #4
 8000ffc:	bf28      	it	cs
 8000ffe:	2304      	movcs	r3, #4
 8001000:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	3304      	adds	r3, #4
 8001006:	2b06      	cmp	r3, #6
 8001008:	d902      	bls.n	8001010 <NVIC_EncodePriority+0x30>
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	3b03      	subs	r3, #3
 800100e:	e000      	b.n	8001012 <NVIC_EncodePriority+0x32>
 8001010:	2300      	movs	r3, #0
 8001012:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001014:	f04f 32ff 	mov.w	r2, #4294967295
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	fa02 f303 	lsl.w	r3, r2, r3
 800101e:	43da      	mvns	r2, r3
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	401a      	ands	r2, r3
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001028:	f04f 31ff 	mov.w	r1, #4294967295
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	fa01 f303 	lsl.w	r3, r1, r3
 8001032:	43d9      	mvns	r1, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001038:	4313      	orrs	r3, r2
         );
}
 800103a:	4618      	mov	r0, r3
 800103c:	3724      	adds	r7, #36	; 0x24
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff ff4c 	bl	8000eec <__NVIC_SetPriorityGrouping>
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
 8001068:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800106e:	f7ff ff61 	bl	8000f34 <__NVIC_GetPriorityGrouping>
 8001072:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	68b9      	ldr	r1, [r7, #8]
 8001078:	6978      	ldr	r0, [r7, #20]
 800107a:	f7ff ffb1 	bl	8000fe0 <NVIC_EncodePriority>
 800107e:	4602      	mov	r2, r0
 8001080:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001084:	4611      	mov	r1, r2
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff ff80 	bl	8000f8c <__NVIC_SetPriority>
}
 800108c:	bf00      	nop
 800108e:	3718      	adds	r7, #24
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff ff54 	bl	8000f50 <__NVIC_EnableIRQ>
}
 80010a8:	bf00      	nop
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b089      	sub	sp, #36	; 0x24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010be:	2300      	movs	r3, #0
 80010c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010c6:	2300      	movs	r3, #0
 80010c8:	61fb      	str	r3, [r7, #28]
 80010ca:	e159      	b.n	8001380 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010cc:	2201      	movs	r2, #1
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	697a      	ldr	r2, [r7, #20]
 80010dc:	4013      	ands	r3, r2
 80010de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	f040 8148 	bne.w	800137a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f003 0303 	and.w	r3, r3, #3
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d005      	beq.n	8001102 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d130      	bne.n	8001164 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	2203      	movs	r2, #3
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	43db      	mvns	r3, r3
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4013      	ands	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	68da      	ldr	r2, [r3, #12]
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	4313      	orrs	r3, r2
 800112a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001138:	2201      	movs	r2, #1
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	43db      	mvns	r3, r3
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	4013      	ands	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	091b      	lsrs	r3, r3, #4
 800114e:	f003 0201 	and.w	r2, r3, #1
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	4313      	orrs	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f003 0303 	and.w	r3, r3, #3
 800116c:	2b03      	cmp	r3, #3
 800116e:	d017      	beq.n	80011a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	2203      	movs	r2, #3
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	43db      	mvns	r3, r3
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	4013      	ands	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	689a      	ldr	r2, [r3, #8]
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4313      	orrs	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	69ba      	ldr	r2, [r7, #24]
 800119e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f003 0303 	and.w	r3, r3, #3
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d123      	bne.n	80011f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	08da      	lsrs	r2, r3, #3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	3208      	adds	r2, #8
 80011b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	f003 0307 	and.w	r3, r3, #7
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	220f      	movs	r2, #15
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	691a      	ldr	r2, [r3, #16]
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	f003 0307 	and.w	r3, r3, #7
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	08da      	lsrs	r2, r3, #3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	3208      	adds	r2, #8
 80011ee:	69b9      	ldr	r1, [r7, #24]
 80011f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	2203      	movs	r2, #3
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	43db      	mvns	r3, r3
 8001206:	69ba      	ldr	r2, [r7, #24]
 8001208:	4013      	ands	r3, r2
 800120a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f003 0203 	and.w	r2, r3, #3
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	4313      	orrs	r3, r2
 8001220:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001230:	2b00      	cmp	r3, #0
 8001232:	f000 80a2 	beq.w	800137a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	4b57      	ldr	r3, [pc, #348]	; (8001398 <HAL_GPIO_Init+0x2e8>)
 800123c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123e:	4a56      	ldr	r2, [pc, #344]	; (8001398 <HAL_GPIO_Init+0x2e8>)
 8001240:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001244:	6453      	str	r3, [r2, #68]	; 0x44
 8001246:	4b54      	ldr	r3, [pc, #336]	; (8001398 <HAL_GPIO_Init+0x2e8>)
 8001248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800124a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001252:	4a52      	ldr	r2, [pc, #328]	; (800139c <HAL_GPIO_Init+0x2ec>)
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	089b      	lsrs	r3, r3, #2
 8001258:	3302      	adds	r3, #2
 800125a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800125e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	f003 0303 	and.w	r3, r3, #3
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	220f      	movs	r2, #15
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	43db      	mvns	r3, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4013      	ands	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a49      	ldr	r2, [pc, #292]	; (80013a0 <HAL_GPIO_Init+0x2f0>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d019      	beq.n	80012b2 <HAL_GPIO_Init+0x202>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a48      	ldr	r2, [pc, #288]	; (80013a4 <HAL_GPIO_Init+0x2f4>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d013      	beq.n	80012ae <HAL_GPIO_Init+0x1fe>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a47      	ldr	r2, [pc, #284]	; (80013a8 <HAL_GPIO_Init+0x2f8>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d00d      	beq.n	80012aa <HAL_GPIO_Init+0x1fa>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a46      	ldr	r2, [pc, #280]	; (80013ac <HAL_GPIO_Init+0x2fc>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d007      	beq.n	80012a6 <HAL_GPIO_Init+0x1f6>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a45      	ldr	r2, [pc, #276]	; (80013b0 <HAL_GPIO_Init+0x300>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d101      	bne.n	80012a2 <HAL_GPIO_Init+0x1f2>
 800129e:	2304      	movs	r3, #4
 80012a0:	e008      	b.n	80012b4 <HAL_GPIO_Init+0x204>
 80012a2:	2307      	movs	r3, #7
 80012a4:	e006      	b.n	80012b4 <HAL_GPIO_Init+0x204>
 80012a6:	2303      	movs	r3, #3
 80012a8:	e004      	b.n	80012b4 <HAL_GPIO_Init+0x204>
 80012aa:	2302      	movs	r3, #2
 80012ac:	e002      	b.n	80012b4 <HAL_GPIO_Init+0x204>
 80012ae:	2301      	movs	r3, #1
 80012b0:	e000      	b.n	80012b4 <HAL_GPIO_Init+0x204>
 80012b2:	2300      	movs	r3, #0
 80012b4:	69fa      	ldr	r2, [r7, #28]
 80012b6:	f002 0203 	and.w	r2, r2, #3
 80012ba:	0092      	lsls	r2, r2, #2
 80012bc:	4093      	lsls	r3, r2
 80012be:	69ba      	ldr	r2, [r7, #24]
 80012c0:	4313      	orrs	r3, r2
 80012c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012c4:	4935      	ldr	r1, [pc, #212]	; (800139c <HAL_GPIO_Init+0x2ec>)
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	089b      	lsrs	r3, r3, #2
 80012ca:	3302      	adds	r3, #2
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012d2:	4b38      	ldr	r3, [pc, #224]	; (80013b4 <HAL_GPIO_Init+0x304>)
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	43db      	mvns	r3, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4013      	ands	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d003      	beq.n	80012f6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012f6:	4a2f      	ldr	r2, [pc, #188]	; (80013b4 <HAL_GPIO_Init+0x304>)
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012fc:	4b2d      	ldr	r3, [pc, #180]	; (80013b4 <HAL_GPIO_Init+0x304>)
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	43db      	mvns	r3, r3
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4013      	ands	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d003      	beq.n	8001320 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	4313      	orrs	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001320:	4a24      	ldr	r2, [pc, #144]	; (80013b4 <HAL_GPIO_Init+0x304>)
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001326:	4b23      	ldr	r3, [pc, #140]	; (80013b4 <HAL_GPIO_Init+0x304>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	43db      	mvns	r3, r3
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	4013      	ands	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d003      	beq.n	800134a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	4313      	orrs	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800134a:	4a1a      	ldr	r2, [pc, #104]	; (80013b4 <HAL_GPIO_Init+0x304>)
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001350:	4b18      	ldr	r3, [pc, #96]	; (80013b4 <HAL_GPIO_Init+0x304>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	43db      	mvns	r3, r3
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4013      	ands	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001368:	2b00      	cmp	r3, #0
 800136a:	d003      	beq.n	8001374 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	4313      	orrs	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001374:	4a0f      	ldr	r2, [pc, #60]	; (80013b4 <HAL_GPIO_Init+0x304>)
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	3301      	adds	r3, #1
 800137e:	61fb      	str	r3, [r7, #28]
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	2b0f      	cmp	r3, #15
 8001384:	f67f aea2 	bls.w	80010cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001388:	bf00      	nop
 800138a:	bf00      	nop
 800138c:	3724      	adds	r7, #36	; 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	40023800 	.word	0x40023800
 800139c:	40013800 	.word	0x40013800
 80013a0:	40020000 	.word	0x40020000
 80013a4:	40020400 	.word	0x40020400
 80013a8:	40020800 	.word	0x40020800
 80013ac:	40020c00 	.word	0x40020c00
 80013b0:	40021000 	.word	0x40021000
 80013b4:	40013c00 	.word	0x40013c00

080013b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	460b      	mov	r3, r1
 80013c2:	807b      	strh	r3, [r7, #2]
 80013c4:	4613      	mov	r3, r2
 80013c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013c8:	787b      	ldrb	r3, [r7, #1]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d003      	beq.n	80013d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013ce:	887a      	ldrh	r2, [r7, #2]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013d4:	e003      	b.n	80013de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013d6:	887b      	ldrh	r3, [r7, #2]
 80013d8:	041a      	lsls	r2, r3, #16
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	619a      	str	r2, [r3, #24]
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr

080013ea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013ea:	b480      	push	{r7}
 80013ec:	b085      	sub	sp, #20
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
 80013f2:	460b      	mov	r3, r1
 80013f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	695b      	ldr	r3, [r3, #20]
 80013fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013fc:	887a      	ldrh	r2, [r7, #2]
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	4013      	ands	r3, r2
 8001402:	041a      	lsls	r2, r3, #16
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	43d9      	mvns	r1, r3
 8001408:	887b      	ldrh	r3, [r7, #2]
 800140a:	400b      	ands	r3, r1
 800140c:	431a      	orrs	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	619a      	str	r2, [r3, #24]
}
 8001412:	bf00      	nop
 8001414:	3714      	adds	r7, #20
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
	...

08001420 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d101      	bne.n	8001432 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e267      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	2b00      	cmp	r3, #0
 800143c:	d075      	beq.n	800152a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800143e:	4b88      	ldr	r3, [pc, #544]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f003 030c 	and.w	r3, r3, #12
 8001446:	2b04      	cmp	r3, #4
 8001448:	d00c      	beq.n	8001464 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800144a:	4b85      	ldr	r3, [pc, #532]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001452:	2b08      	cmp	r3, #8
 8001454:	d112      	bne.n	800147c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001456:	4b82      	ldr	r3, [pc, #520]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800145e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001462:	d10b      	bne.n	800147c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001464:	4b7e      	ldr	r3, [pc, #504]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146c:	2b00      	cmp	r3, #0
 800146e:	d05b      	beq.n	8001528 <HAL_RCC_OscConfig+0x108>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d157      	bne.n	8001528 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	e242      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001484:	d106      	bne.n	8001494 <HAL_RCC_OscConfig+0x74>
 8001486:	4b76      	ldr	r3, [pc, #472]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a75      	ldr	r2, [pc, #468]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 800148c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001490:	6013      	str	r3, [r2, #0]
 8001492:	e01d      	b.n	80014d0 <HAL_RCC_OscConfig+0xb0>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800149c:	d10c      	bne.n	80014b8 <HAL_RCC_OscConfig+0x98>
 800149e:	4b70      	ldr	r3, [pc, #448]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a6f      	ldr	r2, [pc, #444]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014a8:	6013      	str	r3, [r2, #0]
 80014aa:	4b6d      	ldr	r3, [pc, #436]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a6c      	ldr	r2, [pc, #432]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014b4:	6013      	str	r3, [r2, #0]
 80014b6:	e00b      	b.n	80014d0 <HAL_RCC_OscConfig+0xb0>
 80014b8:	4b69      	ldr	r3, [pc, #420]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a68      	ldr	r2, [pc, #416]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014c2:	6013      	str	r3, [r2, #0]
 80014c4:	4b66      	ldr	r3, [pc, #408]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a65      	ldr	r2, [pc, #404]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d013      	beq.n	8001500 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d8:	f7ff fcfc 	bl	8000ed4 <HAL_GetTick>
 80014dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014de:	e008      	b.n	80014f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014e0:	f7ff fcf8 	bl	8000ed4 <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b64      	cmp	r3, #100	; 0x64
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e207      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014f2:	4b5b      	ldr	r3, [pc, #364]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d0f0      	beq.n	80014e0 <HAL_RCC_OscConfig+0xc0>
 80014fe:	e014      	b.n	800152a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001500:	f7ff fce8 	bl	8000ed4 <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001508:	f7ff fce4 	bl	8000ed4 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b64      	cmp	r3, #100	; 0x64
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e1f3      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800151a:	4b51      	ldr	r3, [pc, #324]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f0      	bne.n	8001508 <HAL_RCC_OscConfig+0xe8>
 8001526:	e000      	b.n	800152a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001528:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d063      	beq.n	80015fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001536:	4b4a      	ldr	r3, [pc, #296]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f003 030c 	and.w	r3, r3, #12
 800153e:	2b00      	cmp	r3, #0
 8001540:	d00b      	beq.n	800155a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001542:	4b47      	ldr	r3, [pc, #284]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800154a:	2b08      	cmp	r3, #8
 800154c:	d11c      	bne.n	8001588 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800154e:	4b44      	ldr	r3, [pc, #272]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d116      	bne.n	8001588 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800155a:	4b41      	ldr	r3, [pc, #260]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d005      	beq.n	8001572 <HAL_RCC_OscConfig+0x152>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	68db      	ldr	r3, [r3, #12]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d001      	beq.n	8001572 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e1c7      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001572:	4b3b      	ldr	r3, [pc, #236]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	4937      	ldr	r1, [pc, #220]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001582:	4313      	orrs	r3, r2
 8001584:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001586:	e03a      	b.n	80015fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d020      	beq.n	80015d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001590:	4b34      	ldr	r3, [pc, #208]	; (8001664 <HAL_RCC_OscConfig+0x244>)
 8001592:	2201      	movs	r2, #1
 8001594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001596:	f7ff fc9d 	bl	8000ed4 <HAL_GetTick>
 800159a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800159c:	e008      	b.n	80015b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800159e:	f7ff fc99 	bl	8000ed4 <HAL_GetTick>
 80015a2:	4602      	mov	r2, r0
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d901      	bls.n	80015b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80015ac:	2303      	movs	r3, #3
 80015ae:	e1a8      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015b0:	4b2b      	ldr	r3, [pc, #172]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0302 	and.w	r3, r3, #2
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d0f0      	beq.n	800159e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015bc:	4b28      	ldr	r3, [pc, #160]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	691b      	ldr	r3, [r3, #16]
 80015c8:	00db      	lsls	r3, r3, #3
 80015ca:	4925      	ldr	r1, [pc, #148]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80015cc:	4313      	orrs	r3, r2
 80015ce:	600b      	str	r3, [r1, #0]
 80015d0:	e015      	b.n	80015fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015d2:	4b24      	ldr	r3, [pc, #144]	; (8001664 <HAL_RCC_OscConfig+0x244>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d8:	f7ff fc7c 	bl	8000ed4 <HAL_GetTick>
 80015dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015e0:	f7ff fc78 	bl	8000ed4 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e187      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015f2:	4b1b      	ldr	r3, [pc, #108]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1f0      	bne.n	80015e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0308 	and.w	r3, r3, #8
 8001606:	2b00      	cmp	r3, #0
 8001608:	d036      	beq.n	8001678 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d016      	beq.n	8001640 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001612:	4b15      	ldr	r3, [pc, #84]	; (8001668 <HAL_RCC_OscConfig+0x248>)
 8001614:	2201      	movs	r2, #1
 8001616:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001618:	f7ff fc5c 	bl	8000ed4 <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001620:	f7ff fc58 	bl	8000ed4 <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b02      	cmp	r3, #2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e167      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001632:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <HAL_RCC_OscConfig+0x240>)
 8001634:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0f0      	beq.n	8001620 <HAL_RCC_OscConfig+0x200>
 800163e:	e01b      	b.n	8001678 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001640:	4b09      	ldr	r3, [pc, #36]	; (8001668 <HAL_RCC_OscConfig+0x248>)
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001646:	f7ff fc45 	bl	8000ed4 <HAL_GetTick>
 800164a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800164c:	e00e      	b.n	800166c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800164e:	f7ff fc41 	bl	8000ed4 <HAL_GetTick>
 8001652:	4602      	mov	r2, r0
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	2b02      	cmp	r3, #2
 800165a:	d907      	bls.n	800166c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800165c:	2303      	movs	r3, #3
 800165e:	e150      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
 8001660:	40023800 	.word	0x40023800
 8001664:	42470000 	.word	0x42470000
 8001668:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800166c:	4b88      	ldr	r3, [pc, #544]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800166e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001670:	f003 0302 	and.w	r3, r3, #2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d1ea      	bne.n	800164e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 0304 	and.w	r3, r3, #4
 8001680:	2b00      	cmp	r3, #0
 8001682:	f000 8097 	beq.w	80017b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001686:	2300      	movs	r3, #0
 8001688:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800168a:	4b81      	ldr	r3, [pc, #516]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800168c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d10f      	bne.n	80016b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	60bb      	str	r3, [r7, #8]
 800169a:	4b7d      	ldr	r3, [pc, #500]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800169c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169e:	4a7c      	ldr	r2, [pc, #496]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80016a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016a4:	6413      	str	r3, [r2, #64]	; 0x40
 80016a6:	4b7a      	ldr	r3, [pc, #488]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016b2:	2301      	movs	r3, #1
 80016b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016b6:	4b77      	ldr	r3, [pc, #476]	; (8001894 <HAL_RCC_OscConfig+0x474>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d118      	bne.n	80016f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016c2:	4b74      	ldr	r3, [pc, #464]	; (8001894 <HAL_RCC_OscConfig+0x474>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a73      	ldr	r2, [pc, #460]	; (8001894 <HAL_RCC_OscConfig+0x474>)
 80016c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016ce:	f7ff fc01 	bl	8000ed4 <HAL_GetTick>
 80016d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016d6:	f7ff fbfd 	bl	8000ed4 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e10c      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016e8:	4b6a      	ldr	r3, [pc, #424]	; (8001894 <HAL_RCC_OscConfig+0x474>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d0f0      	beq.n	80016d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d106      	bne.n	800170a <HAL_RCC_OscConfig+0x2ea>
 80016fc:	4b64      	ldr	r3, [pc, #400]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80016fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001700:	4a63      	ldr	r2, [pc, #396]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001702:	f043 0301 	orr.w	r3, r3, #1
 8001706:	6713      	str	r3, [r2, #112]	; 0x70
 8001708:	e01c      	b.n	8001744 <HAL_RCC_OscConfig+0x324>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	2b05      	cmp	r3, #5
 8001710:	d10c      	bne.n	800172c <HAL_RCC_OscConfig+0x30c>
 8001712:	4b5f      	ldr	r3, [pc, #380]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001716:	4a5e      	ldr	r2, [pc, #376]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001718:	f043 0304 	orr.w	r3, r3, #4
 800171c:	6713      	str	r3, [r2, #112]	; 0x70
 800171e:	4b5c      	ldr	r3, [pc, #368]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001720:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001722:	4a5b      	ldr	r2, [pc, #364]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001724:	f043 0301 	orr.w	r3, r3, #1
 8001728:	6713      	str	r3, [r2, #112]	; 0x70
 800172a:	e00b      	b.n	8001744 <HAL_RCC_OscConfig+0x324>
 800172c:	4b58      	ldr	r3, [pc, #352]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800172e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001730:	4a57      	ldr	r2, [pc, #348]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001732:	f023 0301 	bic.w	r3, r3, #1
 8001736:	6713      	str	r3, [r2, #112]	; 0x70
 8001738:	4b55      	ldr	r3, [pc, #340]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800173a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800173c:	4a54      	ldr	r2, [pc, #336]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800173e:	f023 0304 	bic.w	r3, r3, #4
 8001742:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d015      	beq.n	8001778 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800174c:	f7ff fbc2 	bl	8000ed4 <HAL_GetTick>
 8001750:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001752:	e00a      	b.n	800176a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001754:	f7ff fbbe 	bl	8000ed4 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001762:	4293      	cmp	r3, r2
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e0cb      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800176a:	4b49      	ldr	r3, [pc, #292]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800176c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d0ee      	beq.n	8001754 <HAL_RCC_OscConfig+0x334>
 8001776:	e014      	b.n	80017a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001778:	f7ff fbac 	bl	8000ed4 <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800177e:	e00a      	b.n	8001796 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001780:	f7ff fba8 	bl	8000ed4 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	f241 3288 	movw	r2, #5000	; 0x1388
 800178e:	4293      	cmp	r3, r2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e0b5      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001796:	4b3e      	ldr	r3, [pc, #248]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d1ee      	bne.n	8001780 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017a2:	7dfb      	ldrb	r3, [r7, #23]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d105      	bne.n	80017b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017a8:	4b39      	ldr	r3, [pc, #228]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80017aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ac:	4a38      	ldr	r2, [pc, #224]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80017ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	f000 80a1 	beq.w	8001900 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017be:	4b34      	ldr	r3, [pc, #208]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	f003 030c 	and.w	r3, r3, #12
 80017c6:	2b08      	cmp	r3, #8
 80017c8:	d05c      	beq.n	8001884 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d141      	bne.n	8001856 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017d2:	4b31      	ldr	r3, [pc, #196]	; (8001898 <HAL_RCC_OscConfig+0x478>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d8:	f7ff fb7c 	bl	8000ed4 <HAL_GetTick>
 80017dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017de:	e008      	b.n	80017f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e0:	f7ff fb78 	bl	8000ed4 <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e087      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017f2:	4b27      	ldr	r3, [pc, #156]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d1f0      	bne.n	80017e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	69da      	ldr	r2, [r3, #28]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6a1b      	ldr	r3, [r3, #32]
 8001806:	431a      	orrs	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180c:	019b      	lsls	r3, r3, #6
 800180e:	431a      	orrs	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001814:	085b      	lsrs	r3, r3, #1
 8001816:	3b01      	subs	r3, #1
 8001818:	041b      	lsls	r3, r3, #16
 800181a:	431a      	orrs	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001820:	061b      	lsls	r3, r3, #24
 8001822:	491b      	ldr	r1, [pc, #108]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001824:	4313      	orrs	r3, r2
 8001826:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001828:	4b1b      	ldr	r3, [pc, #108]	; (8001898 <HAL_RCC_OscConfig+0x478>)
 800182a:	2201      	movs	r2, #1
 800182c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182e:	f7ff fb51 	bl	8000ed4 <HAL_GetTick>
 8001832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001834:	e008      	b.n	8001848 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001836:	f7ff fb4d 	bl	8000ed4 <HAL_GetTick>
 800183a:	4602      	mov	r2, r0
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	2b02      	cmp	r3, #2
 8001842:	d901      	bls.n	8001848 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001844:	2303      	movs	r3, #3
 8001846:	e05c      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001848:	4b11      	ldr	r3, [pc, #68]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d0f0      	beq.n	8001836 <HAL_RCC_OscConfig+0x416>
 8001854:	e054      	b.n	8001900 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001856:	4b10      	ldr	r3, [pc, #64]	; (8001898 <HAL_RCC_OscConfig+0x478>)
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185c:	f7ff fb3a 	bl	8000ed4 <HAL_GetTick>
 8001860:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001862:	e008      	b.n	8001876 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001864:	f7ff fb36 	bl	8000ed4 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b02      	cmp	r3, #2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e045      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001876:	4b06      	ldr	r3, [pc, #24]	; (8001890 <HAL_RCC_OscConfig+0x470>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1f0      	bne.n	8001864 <HAL_RCC_OscConfig+0x444>
 8001882:	e03d      	b.n	8001900 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d107      	bne.n	800189c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e038      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
 8001890:	40023800 	.word	0x40023800
 8001894:	40007000 	.word	0x40007000
 8001898:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800189c:	4b1b      	ldr	r3, [pc, #108]	; (800190c <HAL_RCC_OscConfig+0x4ec>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	699b      	ldr	r3, [r3, #24]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d028      	beq.n	80018fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d121      	bne.n	80018fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d11a      	bne.n	80018fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80018cc:	4013      	ands	r3, r2
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80018d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d111      	bne.n	80018fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e2:	085b      	lsrs	r3, r3, #1
 80018e4:	3b01      	subs	r3, #1
 80018e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d107      	bne.n	80018fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d001      	beq.n	8001900 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e000      	b.n	8001902 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40023800 	.word	0x40023800

08001910 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d101      	bne.n	8001924 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e0cc      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001924:	4b68      	ldr	r3, [pc, #416]	; (8001ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0307 	and.w	r3, r3, #7
 800192c:	683a      	ldr	r2, [r7, #0]
 800192e:	429a      	cmp	r2, r3
 8001930:	d90c      	bls.n	800194c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001932:	4b65      	ldr	r3, [pc, #404]	; (8001ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	b2d2      	uxtb	r2, r2
 8001938:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800193a:	4b63      	ldr	r3, [pc, #396]	; (8001ac8 <HAL_RCC_ClockConfig+0x1b8>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0307 	and.w	r3, r3, #7
 8001942:	683a      	ldr	r2, [r7, #0]
 8001944:	429a      	cmp	r2, r3
 8001946:	d001      	beq.n	800194c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e0b8      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0302 	and.w	r3, r3, #2
 8001954:	2b00      	cmp	r3, #0
 8001956:	d020      	beq.n	800199a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0304 	and.w	r3, r3, #4
 8001960:	2b00      	cmp	r3, #0
 8001962:	d005      	beq.n	8001970 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001964:	4b59      	ldr	r3, [pc, #356]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	4a58      	ldr	r2, [pc, #352]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 800196a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800196e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0308 	and.w	r3, r3, #8
 8001978:	2b00      	cmp	r3, #0
 800197a:	d005      	beq.n	8001988 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800197c:	4b53      	ldr	r3, [pc, #332]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	4a52      	ldr	r2, [pc, #328]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001982:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001986:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001988:	4b50      	ldr	r3, [pc, #320]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	494d      	ldr	r1, [pc, #308]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001996:	4313      	orrs	r3, r2
 8001998:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d044      	beq.n	8001a30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d107      	bne.n	80019be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ae:	4b47      	ldr	r3, [pc, #284]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d119      	bne.n	80019ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e07f      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d003      	beq.n	80019ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019ca:	2b03      	cmp	r3, #3
 80019cc:	d107      	bne.n	80019de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019ce:	4b3f      	ldr	r3, [pc, #252]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d109      	bne.n	80019ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e06f      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019de:	4b3b      	ldr	r3, [pc, #236]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d101      	bne.n	80019ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e067      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019ee:	4b37      	ldr	r3, [pc, #220]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f023 0203 	bic.w	r2, r3, #3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	4934      	ldr	r1, [pc, #208]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 80019fc:	4313      	orrs	r3, r2
 80019fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a00:	f7ff fa68 	bl	8000ed4 <HAL_GetTick>
 8001a04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a06:	e00a      	b.n	8001a1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a08:	f7ff fa64 	bl	8000ed4 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e04f      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a1e:	4b2b      	ldr	r3, [pc, #172]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f003 020c 	and.w	r2, r3, #12
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d1eb      	bne.n	8001a08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a30:	4b25      	ldr	r3, [pc, #148]	; (8001ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0307 	and.w	r3, r3, #7
 8001a38:	683a      	ldr	r2, [r7, #0]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d20c      	bcs.n	8001a58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a3e:	4b22      	ldr	r3, [pc, #136]	; (8001ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	b2d2      	uxtb	r2, r2
 8001a44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a46:	4b20      	ldr	r3, [pc, #128]	; (8001ac8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0307 	and.w	r3, r3, #7
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d001      	beq.n	8001a58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e032      	b.n	8001abe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0304 	and.w	r3, r3, #4
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d008      	beq.n	8001a76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a64:	4b19      	ldr	r3, [pc, #100]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	4916      	ldr	r1, [pc, #88]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0308 	and.w	r3, r3, #8
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d009      	beq.n	8001a96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a82:	4b12      	ldr	r3, [pc, #72]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	490e      	ldr	r1, [pc, #56]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001a92:	4313      	orrs	r3, r2
 8001a94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a96:	f000 f821 	bl	8001adc <HAL_RCC_GetSysClockFreq>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <HAL_RCC_ClockConfig+0x1bc>)
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	091b      	lsrs	r3, r3, #4
 8001aa2:	f003 030f 	and.w	r3, r3, #15
 8001aa6:	490a      	ldr	r1, [pc, #40]	; (8001ad0 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa8:	5ccb      	ldrb	r3, [r1, r3]
 8001aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8001aae:	4a09      	ldr	r2, [pc, #36]	; (8001ad4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ab0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ab2:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <HAL_RCC_ClockConfig+0x1c8>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff f85a 	bl	8000b70 <HAL_InitTick>

  return HAL_OK;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40023c00 	.word	0x40023c00
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	080047c0 	.word	0x080047c0
 8001ad4:	20000000 	.word	0x20000000
 8001ad8:	20000004 	.word	0x20000004

08001adc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001adc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ae0:	b090      	sub	sp, #64	; 0x40
 8001ae2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	637b      	str	r3, [r7, #52]	; 0x34
 8001ae8:	2300      	movs	r3, #0
 8001aea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001aec:	2300      	movs	r3, #0
 8001aee:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001af0:	2300      	movs	r3, #0
 8001af2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001af4:	4b59      	ldr	r3, [pc, #356]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x180>)
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f003 030c 	and.w	r3, r3, #12
 8001afc:	2b08      	cmp	r3, #8
 8001afe:	d00d      	beq.n	8001b1c <HAL_RCC_GetSysClockFreq+0x40>
 8001b00:	2b08      	cmp	r3, #8
 8001b02:	f200 80a1 	bhi.w	8001c48 <HAL_RCC_GetSysClockFreq+0x16c>
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d002      	beq.n	8001b10 <HAL_RCC_GetSysClockFreq+0x34>
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	d003      	beq.n	8001b16 <HAL_RCC_GetSysClockFreq+0x3a>
 8001b0e:	e09b      	b.n	8001c48 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b10:	4b53      	ldr	r3, [pc, #332]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b12:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001b14:	e09b      	b.n	8001c4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b16:	4b53      	ldr	r3, [pc, #332]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b18:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001b1a:	e098      	b.n	8001c4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b1c:	4b4f      	ldr	r3, [pc, #316]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b24:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b26:	4b4d      	ldr	r3, [pc, #308]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d028      	beq.n	8001b84 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b32:	4b4a      	ldr	r3, [pc, #296]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	099b      	lsrs	r3, r3, #6
 8001b38:	2200      	movs	r2, #0
 8001b3a:	623b      	str	r3, [r7, #32]
 8001b3c:	627a      	str	r2, [r7, #36]	; 0x24
 8001b3e:	6a3b      	ldr	r3, [r7, #32]
 8001b40:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001b44:	2100      	movs	r1, #0
 8001b46:	4b47      	ldr	r3, [pc, #284]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b48:	fb03 f201 	mul.w	r2, r3, r1
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	fb00 f303 	mul.w	r3, r0, r3
 8001b52:	4413      	add	r3, r2
 8001b54:	4a43      	ldr	r2, [pc, #268]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b56:	fba0 1202 	umull	r1, r2, r0, r2
 8001b5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b5c:	460a      	mov	r2, r1
 8001b5e:	62ba      	str	r2, [r7, #40]	; 0x28
 8001b60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b62:	4413      	add	r3, r2
 8001b64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b68:	2200      	movs	r2, #0
 8001b6a:	61bb      	str	r3, [r7, #24]
 8001b6c:	61fa      	str	r2, [r7, #28]
 8001b6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b72:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001b76:	f7fe fb83 	bl	8000280 <__aeabi_uldivmod>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	4613      	mov	r3, r2
 8001b80:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b82:	e053      	b.n	8001c2c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b84:	4b35      	ldr	r3, [pc, #212]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	099b      	lsrs	r3, r3, #6
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	613b      	str	r3, [r7, #16]
 8001b8e:	617a      	str	r2, [r7, #20]
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001b96:	f04f 0b00 	mov.w	fp, #0
 8001b9a:	4652      	mov	r2, sl
 8001b9c:	465b      	mov	r3, fp
 8001b9e:	f04f 0000 	mov.w	r0, #0
 8001ba2:	f04f 0100 	mov.w	r1, #0
 8001ba6:	0159      	lsls	r1, r3, #5
 8001ba8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bac:	0150      	lsls	r0, r2, #5
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	ebb2 080a 	subs.w	r8, r2, sl
 8001bb6:	eb63 090b 	sbc.w	r9, r3, fp
 8001bba:	f04f 0200 	mov.w	r2, #0
 8001bbe:	f04f 0300 	mov.w	r3, #0
 8001bc2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001bc6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001bca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001bce:	ebb2 0408 	subs.w	r4, r2, r8
 8001bd2:	eb63 0509 	sbc.w	r5, r3, r9
 8001bd6:	f04f 0200 	mov.w	r2, #0
 8001bda:	f04f 0300 	mov.w	r3, #0
 8001bde:	00eb      	lsls	r3, r5, #3
 8001be0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001be4:	00e2      	lsls	r2, r4, #3
 8001be6:	4614      	mov	r4, r2
 8001be8:	461d      	mov	r5, r3
 8001bea:	eb14 030a 	adds.w	r3, r4, sl
 8001bee:	603b      	str	r3, [r7, #0]
 8001bf0:	eb45 030b 	adc.w	r3, r5, fp
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	f04f 0300 	mov.w	r3, #0
 8001bfe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c02:	4629      	mov	r1, r5
 8001c04:	028b      	lsls	r3, r1, #10
 8001c06:	4621      	mov	r1, r4
 8001c08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c0c:	4621      	mov	r1, r4
 8001c0e:	028a      	lsls	r2, r1, #10
 8001c10:	4610      	mov	r0, r2
 8001c12:	4619      	mov	r1, r3
 8001c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c16:	2200      	movs	r2, #0
 8001c18:	60bb      	str	r3, [r7, #8]
 8001c1a:	60fa      	str	r2, [r7, #12]
 8001c1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c20:	f7fe fb2e 	bl	8000280 <__aeabi_uldivmod>
 8001c24:	4602      	mov	r2, r0
 8001c26:	460b      	mov	r3, r1
 8001c28:	4613      	mov	r3, r2
 8001c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c2c:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	0c1b      	lsrs	r3, r3, #16
 8001c32:	f003 0303 	and.w	r3, r3, #3
 8001c36:	3301      	adds	r3, #1
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001c3c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c44:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001c46:	e002      	b.n	8001c4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c48:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x184>)
 8001c4a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001c4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3740      	adds	r7, #64	; 0x40
 8001c54:	46bd      	mov	sp, r7
 8001c56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	00f42400 	.word	0x00f42400
 8001c64:	017d7840 	.word	0x017d7840

08001c68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c6c:	4b03      	ldr	r3, [pc, #12]	; (8001c7c <HAL_RCC_GetHCLKFreq+0x14>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	20000000 	.word	0x20000000

08001c80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c84:	f7ff fff0 	bl	8001c68 <HAL_RCC_GetHCLKFreq>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	4b05      	ldr	r3, [pc, #20]	; (8001ca0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	0a9b      	lsrs	r3, r3, #10
 8001c90:	f003 0307 	and.w	r3, r3, #7
 8001c94:	4903      	ldr	r1, [pc, #12]	; (8001ca4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c96:	5ccb      	ldrb	r3, [r1, r3]
 8001c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	080047d0 	.word	0x080047d0

08001ca8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	220f      	movs	r2, #15
 8001cb6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001cb8:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <HAL_RCC_GetClockConfig+0x5c>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	f003 0203 	and.w	r2, r3, #3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001cc4:	4b0f      	ldr	r3, [pc, #60]	; (8001d04 <HAL_RCC_GetClockConfig+0x5c>)
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	; (8001d04 <HAL_RCC_GetClockConfig+0x5c>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001cdc:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <HAL_RCC_GetClockConfig+0x5c>)
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	08db      	lsrs	r3, r3, #3
 8001ce2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001cea:	4b07      	ldr	r3, [pc, #28]	; (8001d08 <HAL_RCC_GetClockConfig+0x60>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0207 	and.w	r2, r3, #7
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	601a      	str	r2, [r3, #0]
}
 8001cf6:	bf00      	nop
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40023c00 	.word	0x40023c00

08001d0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e041      	b.n	8001da2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d106      	bne.n	8001d38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f839 	bl	8001daa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3304      	adds	r3, #4
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4610      	mov	r0, r2
 8001d4c:	f000 f9ca 	bl	80020e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001daa:	b480      	push	{r7}
 8001dac:	b083      	sub	sp, #12
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
	...

08001dc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d001      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e044      	b.n	8001e62 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2202      	movs	r2, #2
 8001ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68da      	ldr	r2, [r3, #12]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f042 0201 	orr.w	r2, r2, #1
 8001dee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a1e      	ldr	r2, [pc, #120]	; (8001e70 <HAL_TIM_Base_Start_IT+0xb0>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d018      	beq.n	8001e2c <HAL_TIM_Base_Start_IT+0x6c>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e02:	d013      	beq.n	8001e2c <HAL_TIM_Base_Start_IT+0x6c>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a1a      	ldr	r2, [pc, #104]	; (8001e74 <HAL_TIM_Base_Start_IT+0xb4>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d00e      	beq.n	8001e2c <HAL_TIM_Base_Start_IT+0x6c>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a19      	ldr	r2, [pc, #100]	; (8001e78 <HAL_TIM_Base_Start_IT+0xb8>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d009      	beq.n	8001e2c <HAL_TIM_Base_Start_IT+0x6c>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a17      	ldr	r2, [pc, #92]	; (8001e7c <HAL_TIM_Base_Start_IT+0xbc>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d004      	beq.n	8001e2c <HAL_TIM_Base_Start_IT+0x6c>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a16      	ldr	r2, [pc, #88]	; (8001e80 <HAL_TIM_Base_Start_IT+0xc0>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d111      	bne.n	8001e50 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	f003 0307 	and.w	r3, r3, #7
 8001e36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2b06      	cmp	r3, #6
 8001e3c:	d010      	beq.n	8001e60 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f042 0201 	orr.w	r2, r2, #1
 8001e4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e4e:	e007      	b.n	8001e60 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f042 0201 	orr.w	r2, r2, #1
 8001e5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	40010000 	.word	0x40010000
 8001e74:	40000400 	.word	0x40000400
 8001e78:	40000800 	.word	0x40000800
 8001e7c:	40000c00 	.word	0x40000c00
 8001e80:	40014000 	.word	0x40014000

08001e84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d122      	bne.n	8001ee0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d11b      	bne.n	8001ee0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f06f 0202 	mvn.w	r2, #2
 8001eb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 f8ee 	bl	80020a8 <HAL_TIM_IC_CaptureCallback>
 8001ecc:	e005      	b.n	8001eda <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 f8e0 	bl	8002094 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f8f1 	bl	80020bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	691b      	ldr	r3, [r3, #16]
 8001ee6:	f003 0304 	and.w	r3, r3, #4
 8001eea:	2b04      	cmp	r3, #4
 8001eec:	d122      	bne.n	8001f34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	f003 0304 	and.w	r3, r3, #4
 8001ef8:	2b04      	cmp	r3, #4
 8001efa:	d11b      	bne.n	8001f34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f06f 0204 	mvn.w	r2, #4
 8001f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2202      	movs	r2, #2
 8001f0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f8c4 	bl	80020a8 <HAL_TIM_IC_CaptureCallback>
 8001f20:	e005      	b.n	8001f2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 f8b6 	bl	8002094 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 f8c7 	bl	80020bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	2b08      	cmp	r3, #8
 8001f40:	d122      	bne.n	8001f88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f003 0308 	and.w	r3, r3, #8
 8001f4c:	2b08      	cmp	r3, #8
 8001f4e:	d11b      	bne.n	8001f88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f06f 0208 	mvn.w	r2, #8
 8001f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2204      	movs	r2, #4
 8001f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	f003 0303 	and.w	r3, r3, #3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d003      	beq.n	8001f76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 f89a 	bl	80020a8 <HAL_TIM_IC_CaptureCallback>
 8001f74:	e005      	b.n	8001f82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f000 f88c 	bl	8002094 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f000 f89d 	bl	80020bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	f003 0310 	and.w	r3, r3, #16
 8001f92:	2b10      	cmp	r3, #16
 8001f94:	d122      	bne.n	8001fdc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	f003 0310 	and.w	r3, r3, #16
 8001fa0:	2b10      	cmp	r3, #16
 8001fa2:	d11b      	bne.n	8001fdc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f06f 0210 	mvn.w	r2, #16
 8001fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2208      	movs	r2, #8
 8001fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d003      	beq.n	8001fca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f870 	bl	80020a8 <HAL_TIM_IC_CaptureCallback>
 8001fc8:	e005      	b.n	8001fd6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 f862 	bl	8002094 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f000 f873 	bl	80020bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d10e      	bne.n	8002008 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d107      	bne.n	8002008 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f06f 0201 	mvn.w	r2, #1
 8002000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7fe fd74 	bl	8000af0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002012:	2b80      	cmp	r3, #128	; 0x80
 8002014:	d10e      	bne.n	8002034 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002020:	2b80      	cmp	r3, #128	; 0x80
 8002022:	d107      	bne.n	8002034 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800202c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f000 f8e2 	bl	80021f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800203e:	2b40      	cmp	r3, #64	; 0x40
 8002040:	d10e      	bne.n	8002060 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800204c:	2b40      	cmp	r3, #64	; 0x40
 800204e:	d107      	bne.n	8002060 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f838 	bl	80020d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	691b      	ldr	r3, [r3, #16]
 8002066:	f003 0320 	and.w	r3, r3, #32
 800206a:	2b20      	cmp	r3, #32
 800206c:	d10e      	bne.n	800208c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	f003 0320 	and.w	r3, r3, #32
 8002078:	2b20      	cmp	r3, #32
 800207a:	d107      	bne.n	800208c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f06f 0220 	mvn.w	r2, #32
 8002084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f8ac 	bl	80021e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800208c:	bf00      	nop
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a34      	ldr	r2, [pc, #208]	; (80021c8 <TIM_Base_SetConfig+0xe4>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d00f      	beq.n	800211c <TIM_Base_SetConfig+0x38>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002102:	d00b      	beq.n	800211c <TIM_Base_SetConfig+0x38>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a31      	ldr	r2, [pc, #196]	; (80021cc <TIM_Base_SetConfig+0xe8>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d007      	beq.n	800211c <TIM_Base_SetConfig+0x38>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a30      	ldr	r2, [pc, #192]	; (80021d0 <TIM_Base_SetConfig+0xec>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d003      	beq.n	800211c <TIM_Base_SetConfig+0x38>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a2f      	ldr	r2, [pc, #188]	; (80021d4 <TIM_Base_SetConfig+0xf0>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d108      	bne.n	800212e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002122:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	4313      	orrs	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a25      	ldr	r2, [pc, #148]	; (80021c8 <TIM_Base_SetConfig+0xe4>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d01b      	beq.n	800216e <TIM_Base_SetConfig+0x8a>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800213c:	d017      	beq.n	800216e <TIM_Base_SetConfig+0x8a>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a22      	ldr	r2, [pc, #136]	; (80021cc <TIM_Base_SetConfig+0xe8>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d013      	beq.n	800216e <TIM_Base_SetConfig+0x8a>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a21      	ldr	r2, [pc, #132]	; (80021d0 <TIM_Base_SetConfig+0xec>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d00f      	beq.n	800216e <TIM_Base_SetConfig+0x8a>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a20      	ldr	r2, [pc, #128]	; (80021d4 <TIM_Base_SetConfig+0xf0>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d00b      	beq.n	800216e <TIM_Base_SetConfig+0x8a>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a1f      	ldr	r2, [pc, #124]	; (80021d8 <TIM_Base_SetConfig+0xf4>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d007      	beq.n	800216e <TIM_Base_SetConfig+0x8a>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a1e      	ldr	r2, [pc, #120]	; (80021dc <TIM_Base_SetConfig+0xf8>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d003      	beq.n	800216e <TIM_Base_SetConfig+0x8a>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a1d      	ldr	r2, [pc, #116]	; (80021e0 <TIM_Base_SetConfig+0xfc>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d108      	bne.n	8002180 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002174:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	4313      	orrs	r3, r2
 800217e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	695b      	ldr	r3, [r3, #20]
 800218a:	4313      	orrs	r3, r2
 800218c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4a08      	ldr	r2, [pc, #32]	; (80021c8 <TIM_Base_SetConfig+0xe4>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d103      	bne.n	80021b4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	691a      	ldr	r2, [r3, #16]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2201      	movs	r2, #1
 80021b8:	615a      	str	r2, [r3, #20]
}
 80021ba:	bf00      	nop
 80021bc:	3714      	adds	r7, #20
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40010000 	.word	0x40010000
 80021cc:	40000400 	.word	0x40000400
 80021d0:	40000800 	.word	0x40000800
 80021d4:	40000c00 	.word	0x40000c00
 80021d8:	40014000 	.word	0x40014000
 80021dc:	40014400 	.word	0x40014400
 80021e0:	40014800 	.word	0x40014800

080021e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021ec:	bf00      	nop
 80021ee:	370c      	adds	r7, #12
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800221a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800221e:	2b84      	cmp	r3, #132	; 0x84
 8002220:	d005      	beq.n	800222e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002222:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	4413      	add	r3, r2
 800222a:	3303      	adds	r3, #3
 800222c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800222e:	68fb      	ldr	r3, [r7, #12]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3714      	adds	r7, #20
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002240:	f000 faf6 	bl	8002830 <vTaskStartScheduler>
  
  return osOK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	bd80      	pop	{r7, pc}

0800224a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800224a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800224c:	b089      	sub	sp, #36	; 0x24
 800224e:	af04      	add	r7, sp, #16
 8002250:	6078      	str	r0, [r7, #4]
 8002252:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	695b      	ldr	r3, [r3, #20]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d020      	beq.n	800229e <osThreadCreate+0x54>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d01c      	beq.n	800229e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685c      	ldr	r4, [r3, #4]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	691e      	ldr	r6, [r3, #16]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002276:	4618      	mov	r0, r3
 8002278:	f7ff ffc8 	bl	800220c <makeFreeRtosPriority>
 800227c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002286:	9202      	str	r2, [sp, #8]
 8002288:	9301      	str	r3, [sp, #4]
 800228a:	9100      	str	r1, [sp, #0]
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	4632      	mov	r2, r6
 8002290:	4629      	mov	r1, r5
 8002292:	4620      	mov	r0, r4
 8002294:	f000 f8ed 	bl	8002472 <xTaskCreateStatic>
 8002298:	4603      	mov	r3, r0
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	e01c      	b.n	80022d8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685c      	ldr	r4, [r3, #4]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80022aa:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff ffaa 	bl	800220c <makeFreeRtosPriority>
 80022b8:	4602      	mov	r2, r0
 80022ba:	f107 030c 	add.w	r3, r7, #12
 80022be:	9301      	str	r3, [sp, #4]
 80022c0:	9200      	str	r2, [sp, #0]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	4632      	mov	r2, r6
 80022c6:	4629      	mov	r1, r5
 80022c8:	4620      	mov	r0, r4
 80022ca:	f000 f92f 	bl	800252c <xTaskCreate>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d001      	beq.n	80022d8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80022d4:	2300      	movs	r3, #0
 80022d6:	e000      	b.n	80022da <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80022d8:	68fb      	ldr	r3, [r7, #12]
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3714      	adds	r7, #20
 80022de:	46bd      	mov	sp, r7
 80022e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080022e2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b084      	sub	sp, #16
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <osDelay+0x16>
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	e000      	b.n	80022fa <osDelay+0x18>
 80022f8:	2301      	movs	r3, #1
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 fa64 	bl	80027c8 <vTaskDelay>
  
  return osOK;
 8002300:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002302:	4618      	mov	r0, r3
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800230a:	b480      	push	{r7}
 800230c:	b083      	sub	sp, #12
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f103 0208 	add.w	r2, r3, #8
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f04f 32ff 	mov.w	r2, #4294967295
 8002322:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f103 0208 	add.w	r2, r3, #8
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f103 0208 	add.w	r2, r3, #8
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr

0800234a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800234a:	b480      	push	{r7}
 800234c:	b083      	sub	sp, #12
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002358:	bf00      	nop
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002364:	b480      	push	{r7}
 8002366:	b085      	sub	sp, #20
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	683a      	ldr	r2, [r7, #0]
 800238e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	1c5a      	adds	r2, r3, #1
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	601a      	str	r2, [r3, #0]
}
 80023a0:	bf00      	nop
 80023a2:	3714      	adds	r7, #20
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c2:	d103      	bne.n	80023cc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	691b      	ldr	r3, [r3, #16]
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	e00c      	b.n	80023e6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	3308      	adds	r3, #8
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	e002      	b.n	80023da <vListInsert+0x2e>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68ba      	ldr	r2, [r7, #8]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d2f6      	bcs.n	80023d4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	68fa      	ldr	r2, [r7, #12]
 80023fa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	1c5a      	adds	r2, r3, #1
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	601a      	str	r2, [r3, #0]
}
 8002412:	bf00      	nop
 8002414:	3714      	adds	r7, #20
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800241e:	b480      	push	{r7}
 8002420:	b085      	sub	sp, #20
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	6892      	ldr	r2, [r2, #8]
 8002434:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6852      	ldr	r2, [r2, #4]
 800243e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	429a      	cmp	r2, r3
 8002448:	d103      	bne.n	8002452 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	1e5a      	subs	r2, r3, #1
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
}
 8002466:	4618      	mov	r0, r3
 8002468:	3714      	adds	r7, #20
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002472:	b580      	push	{r7, lr}
 8002474:	b08e      	sub	sp, #56	; 0x38
 8002476:	af04      	add	r7, sp, #16
 8002478:	60f8      	str	r0, [r7, #12]
 800247a:	60b9      	str	r1, [r7, #8]
 800247c:	607a      	str	r2, [r7, #4]
 800247e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002482:	2b00      	cmp	r3, #0
 8002484:	d10a      	bne.n	800249c <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800248a:	f383 8811 	msr	BASEPRI, r3
 800248e:	f3bf 8f6f 	isb	sy
 8002492:	f3bf 8f4f 	dsb	sy
 8002496:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002498:	bf00      	nop
 800249a:	e7fe      	b.n	800249a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800249c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10a      	bne.n	80024b8 <xTaskCreateStatic+0x46>
	__asm volatile
 80024a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024a6:	f383 8811 	msr	BASEPRI, r3
 80024aa:	f3bf 8f6f 	isb	sy
 80024ae:	f3bf 8f4f 	dsb	sy
 80024b2:	61fb      	str	r3, [r7, #28]
}
 80024b4:	bf00      	nop
 80024b6:	e7fe      	b.n	80024b6 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80024b8:	23a0      	movs	r3, #160	; 0xa0
 80024ba:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	2ba0      	cmp	r3, #160	; 0xa0
 80024c0:	d00a      	beq.n	80024d8 <xTaskCreateStatic+0x66>
	__asm volatile
 80024c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024c6:	f383 8811 	msr	BASEPRI, r3
 80024ca:	f3bf 8f6f 	isb	sy
 80024ce:	f3bf 8f4f 	dsb	sy
 80024d2:	61bb      	str	r3, [r7, #24]
}
 80024d4:	bf00      	nop
 80024d6:	e7fe      	b.n	80024d6 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80024d8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80024da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d01e      	beq.n	800251e <xTaskCreateStatic+0xac>
 80024e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d01b      	beq.n	800251e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80024e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024e8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80024ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024ee:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80024f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80024f8:	2300      	movs	r3, #0
 80024fa:	9303      	str	r3, [sp, #12]
 80024fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fe:	9302      	str	r3, [sp, #8]
 8002500:	f107 0314 	add.w	r3, r7, #20
 8002504:	9301      	str	r3, [sp, #4]
 8002506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	68b9      	ldr	r1, [r7, #8]
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f000 f851 	bl	80025b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002516:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002518:	f000 f8ec 	bl	80026f4 <prvAddNewTaskToReadyList>
 800251c:	e001      	b.n	8002522 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800251e:	2300      	movs	r3, #0
 8002520:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002522:	697b      	ldr	r3, [r7, #20]
	}
 8002524:	4618      	mov	r0, r3
 8002526:	3728      	adds	r7, #40	; 0x28
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800252c:	b580      	push	{r7, lr}
 800252e:	b08c      	sub	sp, #48	; 0x30
 8002530:	af04      	add	r7, sp, #16
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	603b      	str	r3, [r7, #0]
 8002538:	4613      	mov	r3, r2
 800253a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800253c:	88fb      	ldrh	r3, [r7, #6]
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	4618      	mov	r0, r3
 8002542:	f000 fef1 	bl	8003328 <pvPortMalloc>
 8002546:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00e      	beq.n	800256c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800254e:	20a0      	movs	r0, #160	; 0xa0
 8002550:	f000 feea 	bl	8003328 <pvPortMalloc>
 8002554:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d003      	beq.n	8002564 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	697a      	ldr	r2, [r7, #20]
 8002560:	631a      	str	r2, [r3, #48]	; 0x30
 8002562:	e005      	b.n	8002570 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002564:	6978      	ldr	r0, [r7, #20]
 8002566:	f000 ffab 	bl	80034c0 <vPortFree>
 800256a:	e001      	b.n	8002570 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800256c:	2300      	movs	r3, #0
 800256e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d017      	beq.n	80025a6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800257e:	88fa      	ldrh	r2, [r7, #6]
 8002580:	2300      	movs	r3, #0
 8002582:	9303      	str	r3, [sp, #12]
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	9302      	str	r3, [sp, #8]
 8002588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800258a:	9301      	str	r3, [sp, #4]
 800258c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800258e:	9300      	str	r3, [sp, #0]
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	68b9      	ldr	r1, [r7, #8]
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	f000 f80f 	bl	80025b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800259a:	69f8      	ldr	r0, [r7, #28]
 800259c:	f000 f8aa 	bl	80026f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80025a0:	2301      	movs	r3, #1
 80025a2:	61bb      	str	r3, [r7, #24]
 80025a4:	e002      	b.n	80025ac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80025a6:	f04f 33ff 	mov.w	r3, #4294967295
 80025aa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80025ac:	69bb      	ldr	r3, [r7, #24]
	}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3720      	adds	r7, #32
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
	...

080025b8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b088      	sub	sp, #32
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
 80025c4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80025c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80025d0:	3b01      	subs	r3, #1
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	4413      	add	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	f023 0307 	bic.w	r3, r3, #7
 80025de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d00a      	beq.n	8002600 <prvInitialiseNewTask+0x48>
	__asm volatile
 80025ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025ee:	f383 8811 	msr	BASEPRI, r3
 80025f2:	f3bf 8f6f 	isb	sy
 80025f6:	f3bf 8f4f 	dsb	sy
 80025fa:	617b      	str	r3, [r7, #20]
}
 80025fc:	bf00      	nop
 80025fe:	e7fe      	b.n	80025fe <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d01f      	beq.n	8002646 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002606:	2300      	movs	r3, #0
 8002608:	61fb      	str	r3, [r7, #28]
 800260a:	e012      	b.n	8002632 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	4413      	add	r3, r2
 8002612:	7819      	ldrb	r1, [r3, #0]
 8002614:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	4413      	add	r3, r2
 800261a:	3334      	adds	r3, #52	; 0x34
 800261c:	460a      	mov	r2, r1
 800261e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002620:	68ba      	ldr	r2, [r7, #8]
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	4413      	add	r3, r2
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d006      	beq.n	800263a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	3301      	adds	r3, #1
 8002630:	61fb      	str	r3, [r7, #28]
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	2b0f      	cmp	r3, #15
 8002636:	d9e9      	bls.n	800260c <prvInitialiseNewTask+0x54>
 8002638:	e000      	b.n	800263c <prvInitialiseNewTask+0x84>
			{
				break;
 800263a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800263c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800263e:	2200      	movs	r2, #0
 8002640:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002644:	e003      	b.n	800264e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800264e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002650:	2b06      	cmp	r3, #6
 8002652:	d901      	bls.n	8002658 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002654:	2306      	movs	r3, #6
 8002656:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800265a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800265c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800265e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002660:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002662:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002666:	2200      	movs	r2, #0
 8002668:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800266a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800266c:	3304      	adds	r3, #4
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff fe6b 	bl	800234a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002676:	3318      	adds	r3, #24
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff fe66 	bl	800234a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800267e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002680:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002682:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002686:	f1c3 0207 	rsb	r2, r3, #7
 800268a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800268c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800268e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002690:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002692:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002696:	2200      	movs	r2, #0
 8002698:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800269c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80026a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026a6:	334c      	adds	r3, #76	; 0x4c
 80026a8:	224c      	movs	r2, #76	; 0x4c
 80026aa:	2100      	movs	r1, #0
 80026ac:	4618      	mov	r0, r3
 80026ae:	f001 f92a 	bl	8003906 <memset>
 80026b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026b4:	4a0c      	ldr	r2, [pc, #48]	; (80026e8 <prvInitialiseNewTask+0x130>)
 80026b6:	651a      	str	r2, [r3, #80]	; 0x50
 80026b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026ba:	4a0c      	ldr	r2, [pc, #48]	; (80026ec <prvInitialiseNewTask+0x134>)
 80026bc:	655a      	str	r2, [r3, #84]	; 0x54
 80026be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026c0:	4a0b      	ldr	r2, [pc, #44]	; (80026f0 <prvInitialiseNewTask+0x138>)
 80026c2:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	68f9      	ldr	r1, [r7, #12]
 80026c8:	69b8      	ldr	r0, [r7, #24]
 80026ca:	f000 fc1f 	bl	8002f0c <pxPortInitialiseStack>
 80026ce:	4602      	mov	r2, r0
 80026d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026d2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80026d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d002      	beq.n	80026e0 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80026da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026de:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80026e0:	bf00      	nop
 80026e2:	3720      	adds	r7, #32
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	200040f4 	.word	0x200040f4
 80026ec:	2000415c 	.word	0x2000415c
 80026f0:	200041c4 	.word	0x200041c4

080026f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80026fc:	f000 fd32 	bl	8003164 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002700:	4b2a      	ldr	r3, [pc, #168]	; (80027ac <prvAddNewTaskToReadyList+0xb8>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	3301      	adds	r3, #1
 8002706:	4a29      	ldr	r2, [pc, #164]	; (80027ac <prvAddNewTaskToReadyList+0xb8>)
 8002708:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800270a:	4b29      	ldr	r3, [pc, #164]	; (80027b0 <prvAddNewTaskToReadyList+0xbc>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d109      	bne.n	8002726 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002712:	4a27      	ldr	r2, [pc, #156]	; (80027b0 <prvAddNewTaskToReadyList+0xbc>)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002718:	4b24      	ldr	r3, [pc, #144]	; (80027ac <prvAddNewTaskToReadyList+0xb8>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2b01      	cmp	r3, #1
 800271e:	d110      	bne.n	8002742 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002720:	f000 facc 	bl	8002cbc <prvInitialiseTaskLists>
 8002724:	e00d      	b.n	8002742 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002726:	4b23      	ldr	r3, [pc, #140]	; (80027b4 <prvAddNewTaskToReadyList+0xc0>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d109      	bne.n	8002742 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800272e:	4b20      	ldr	r3, [pc, #128]	; (80027b0 <prvAddNewTaskToReadyList+0xbc>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002738:	429a      	cmp	r2, r3
 800273a:	d802      	bhi.n	8002742 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800273c:	4a1c      	ldr	r2, [pc, #112]	; (80027b0 <prvAddNewTaskToReadyList+0xbc>)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002742:	4b1d      	ldr	r3, [pc, #116]	; (80027b8 <prvAddNewTaskToReadyList+0xc4>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	3301      	adds	r3, #1
 8002748:	4a1b      	ldr	r2, [pc, #108]	; (80027b8 <prvAddNewTaskToReadyList+0xc4>)
 800274a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002750:	2201      	movs	r2, #1
 8002752:	409a      	lsls	r2, r3
 8002754:	4b19      	ldr	r3, [pc, #100]	; (80027bc <prvAddNewTaskToReadyList+0xc8>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4313      	orrs	r3, r2
 800275a:	4a18      	ldr	r2, [pc, #96]	; (80027bc <prvAddNewTaskToReadyList+0xc8>)
 800275c:	6013      	str	r3, [r2, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002762:	4613      	mov	r3, r2
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	4413      	add	r3, r2
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	4a15      	ldr	r2, [pc, #84]	; (80027c0 <prvAddNewTaskToReadyList+0xcc>)
 800276c:	441a      	add	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	3304      	adds	r3, #4
 8002772:	4619      	mov	r1, r3
 8002774:	4610      	mov	r0, r2
 8002776:	f7ff fdf5 	bl	8002364 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800277a:	f000 fd23 	bl	80031c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800277e:	4b0d      	ldr	r3, [pc, #52]	; (80027b4 <prvAddNewTaskToReadyList+0xc0>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00e      	beq.n	80027a4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002786:	4b0a      	ldr	r3, [pc, #40]	; (80027b0 <prvAddNewTaskToReadyList+0xbc>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002790:	429a      	cmp	r2, r3
 8002792:	d207      	bcs.n	80027a4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002794:	4b0b      	ldr	r3, [pc, #44]	; (80027c4 <prvAddNewTaskToReadyList+0xd0>)
 8002796:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	f3bf 8f4f 	dsb	sy
 80027a0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80027a4:	bf00      	nop
 80027a6:	3708      	adds	r7, #8
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	200004a0 	.word	0x200004a0
 80027b0:	200003a0 	.word	0x200003a0
 80027b4:	200004ac 	.word	0x200004ac
 80027b8:	200004bc 	.word	0x200004bc
 80027bc:	200004a8 	.word	0x200004a8
 80027c0:	200003a4 	.word	0x200003a4
 80027c4:	e000ed04 	.word	0xe000ed04

080027c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80027d0:	2300      	movs	r3, #0
 80027d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d017      	beq.n	800280a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80027da:	4b13      	ldr	r3, [pc, #76]	; (8002828 <vTaskDelay+0x60>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00a      	beq.n	80027f8 <vTaskDelay+0x30>
	__asm volatile
 80027e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027e6:	f383 8811 	msr	BASEPRI, r3
 80027ea:	f3bf 8f6f 	isb	sy
 80027ee:	f3bf 8f4f 	dsb	sy
 80027f2:	60bb      	str	r3, [r7, #8]
}
 80027f4:	bf00      	nop
 80027f6:	e7fe      	b.n	80027f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80027f8:	f000 f884 	bl	8002904 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80027fc:	2100      	movs	r1, #0
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f000 fb1e 	bl	8002e40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002804:	f000 f88c 	bl	8002920 <xTaskResumeAll>
 8002808:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d107      	bne.n	8002820 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8002810:	4b06      	ldr	r3, [pc, #24]	; (800282c <vTaskDelay+0x64>)
 8002812:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	f3bf 8f4f 	dsb	sy
 800281c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002820:	bf00      	nop
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	200004c8 	.word	0x200004c8
 800282c:	e000ed04 	.word	0xe000ed04

08002830 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b08a      	sub	sp, #40	; 0x28
 8002834:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002836:	2300      	movs	r3, #0
 8002838:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800283a:	2300      	movs	r3, #0
 800283c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800283e:	463a      	mov	r2, r7
 8002840:	1d39      	adds	r1, r7, #4
 8002842:	f107 0308 	add.w	r3, r7, #8
 8002846:	4618      	mov	r0, r3
 8002848:	f7fd fe98 	bl	800057c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800284c:	6839      	ldr	r1, [r7, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68ba      	ldr	r2, [r7, #8]
 8002852:	9202      	str	r2, [sp, #8]
 8002854:	9301      	str	r3, [sp, #4]
 8002856:	2300      	movs	r3, #0
 8002858:	9300      	str	r3, [sp, #0]
 800285a:	2300      	movs	r3, #0
 800285c:	460a      	mov	r2, r1
 800285e:	4921      	ldr	r1, [pc, #132]	; (80028e4 <vTaskStartScheduler+0xb4>)
 8002860:	4821      	ldr	r0, [pc, #132]	; (80028e8 <vTaskStartScheduler+0xb8>)
 8002862:	f7ff fe06 	bl	8002472 <xTaskCreateStatic>
 8002866:	4603      	mov	r3, r0
 8002868:	4a20      	ldr	r2, [pc, #128]	; (80028ec <vTaskStartScheduler+0xbc>)
 800286a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800286c:	4b1f      	ldr	r3, [pc, #124]	; (80028ec <vTaskStartScheduler+0xbc>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d002      	beq.n	800287a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002874:	2301      	movs	r3, #1
 8002876:	617b      	str	r3, [r7, #20]
 8002878:	e001      	b.n	800287e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800287a:	2300      	movs	r3, #0
 800287c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d11b      	bne.n	80028bc <vTaskStartScheduler+0x8c>
	__asm volatile
 8002884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002888:	f383 8811 	msr	BASEPRI, r3
 800288c:	f3bf 8f6f 	isb	sy
 8002890:	f3bf 8f4f 	dsb	sy
 8002894:	613b      	str	r3, [r7, #16]
}
 8002896:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002898:	4b15      	ldr	r3, [pc, #84]	; (80028f0 <vTaskStartScheduler+0xc0>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	334c      	adds	r3, #76	; 0x4c
 800289e:	4a15      	ldr	r2, [pc, #84]	; (80028f4 <vTaskStartScheduler+0xc4>)
 80028a0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80028a2:	4b15      	ldr	r3, [pc, #84]	; (80028f8 <vTaskStartScheduler+0xc8>)
 80028a4:	f04f 32ff 	mov.w	r2, #4294967295
 80028a8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80028aa:	4b14      	ldr	r3, [pc, #80]	; (80028fc <vTaskStartScheduler+0xcc>)
 80028ac:	2201      	movs	r2, #1
 80028ae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80028b0:	4b13      	ldr	r3, [pc, #76]	; (8002900 <vTaskStartScheduler+0xd0>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80028b6:	f000 fbb3 	bl	8003020 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80028ba:	e00e      	b.n	80028da <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c2:	d10a      	bne.n	80028da <vTaskStartScheduler+0xaa>
	__asm volatile
 80028c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028c8:	f383 8811 	msr	BASEPRI, r3
 80028cc:	f3bf 8f6f 	isb	sy
 80028d0:	f3bf 8f4f 	dsb	sy
 80028d4:	60fb      	str	r3, [r7, #12]
}
 80028d6:	bf00      	nop
 80028d8:	e7fe      	b.n	80028d8 <vTaskStartScheduler+0xa8>
}
 80028da:	bf00      	nop
 80028dc:	3718      	adds	r7, #24
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	080047b8 	.word	0x080047b8
 80028e8:	08002c8d 	.word	0x08002c8d
 80028ec:	200004c4 	.word	0x200004c4
 80028f0:	200003a0 	.word	0x200003a0
 80028f4:	20000068 	.word	0x20000068
 80028f8:	200004c0 	.word	0x200004c0
 80028fc:	200004ac 	.word	0x200004ac
 8002900:	200004a4 	.word	0x200004a4

08002904 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002908:	4b04      	ldr	r3, [pc, #16]	; (800291c <vTaskSuspendAll+0x18>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	3301      	adds	r3, #1
 800290e:	4a03      	ldr	r2, [pc, #12]	; (800291c <vTaskSuspendAll+0x18>)
 8002910:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002912:	bf00      	nop
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	200004c8 	.word	0x200004c8

08002920 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002926:	2300      	movs	r3, #0
 8002928:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800292a:	2300      	movs	r3, #0
 800292c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800292e:	4b41      	ldr	r3, [pc, #260]	; (8002a34 <xTaskResumeAll+0x114>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10a      	bne.n	800294c <xTaskResumeAll+0x2c>
	__asm volatile
 8002936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800293a:	f383 8811 	msr	BASEPRI, r3
 800293e:	f3bf 8f6f 	isb	sy
 8002942:	f3bf 8f4f 	dsb	sy
 8002946:	603b      	str	r3, [r7, #0]
}
 8002948:	bf00      	nop
 800294a:	e7fe      	b.n	800294a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800294c:	f000 fc0a 	bl	8003164 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002950:	4b38      	ldr	r3, [pc, #224]	; (8002a34 <xTaskResumeAll+0x114>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	3b01      	subs	r3, #1
 8002956:	4a37      	ldr	r2, [pc, #220]	; (8002a34 <xTaskResumeAll+0x114>)
 8002958:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800295a:	4b36      	ldr	r3, [pc, #216]	; (8002a34 <xTaskResumeAll+0x114>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d161      	bne.n	8002a26 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002962:	4b35      	ldr	r3, [pc, #212]	; (8002a38 <xTaskResumeAll+0x118>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d05d      	beq.n	8002a26 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800296a:	e02e      	b.n	80029ca <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800296c:	4b33      	ldr	r3, [pc, #204]	; (8002a3c <xTaskResumeAll+0x11c>)
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	3318      	adds	r3, #24
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fd50 	bl	800241e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	3304      	adds	r3, #4
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff fd4b 	bl	800241e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298c:	2201      	movs	r2, #1
 800298e:	409a      	lsls	r2, r3
 8002990:	4b2b      	ldr	r3, [pc, #172]	; (8002a40 <xTaskResumeAll+0x120>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4313      	orrs	r3, r2
 8002996:	4a2a      	ldr	r2, [pc, #168]	; (8002a40 <xTaskResumeAll+0x120>)
 8002998:	6013      	str	r3, [r2, #0]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800299e:	4613      	mov	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	4413      	add	r3, r2
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	4a27      	ldr	r2, [pc, #156]	; (8002a44 <xTaskResumeAll+0x124>)
 80029a8:	441a      	add	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	3304      	adds	r3, #4
 80029ae:	4619      	mov	r1, r3
 80029b0:	4610      	mov	r0, r2
 80029b2:	f7ff fcd7 	bl	8002364 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ba:	4b23      	ldr	r3, [pc, #140]	; (8002a48 <xTaskResumeAll+0x128>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d302      	bcc.n	80029ca <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80029c4:	4b21      	ldr	r3, [pc, #132]	; (8002a4c <xTaskResumeAll+0x12c>)
 80029c6:	2201      	movs	r2, #1
 80029c8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029ca:	4b1c      	ldr	r3, [pc, #112]	; (8002a3c <xTaskResumeAll+0x11c>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1cc      	bne.n	800296c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80029d8:	f000 fa12 	bl	8002e00 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80029dc:	4b1c      	ldr	r3, [pc, #112]	; (8002a50 <xTaskResumeAll+0x130>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d010      	beq.n	8002a0a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80029e8:	f000 f836 	bl	8002a58 <xTaskIncrementTick>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d002      	beq.n	80029f8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80029f2:	4b16      	ldr	r3, [pc, #88]	; (8002a4c <xTaskResumeAll+0x12c>)
 80029f4:	2201      	movs	r2, #1
 80029f6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3b01      	subs	r3, #1
 80029fc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1f1      	bne.n	80029e8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8002a04:	4b12      	ldr	r3, [pc, #72]	; (8002a50 <xTaskResumeAll+0x130>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002a0a:	4b10      	ldr	r3, [pc, #64]	; (8002a4c <xTaskResumeAll+0x12c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d009      	beq.n	8002a26 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002a12:	2301      	movs	r3, #1
 8002a14:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002a16:	4b0f      	ldr	r3, [pc, #60]	; (8002a54 <xTaskResumeAll+0x134>)
 8002a18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	f3bf 8f4f 	dsb	sy
 8002a22:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002a26:	f000 fbcd 	bl	80031c4 <vPortExitCritical>

	return xAlreadyYielded;
 8002a2a:	68bb      	ldr	r3, [r7, #8]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3710      	adds	r7, #16
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	200004c8 	.word	0x200004c8
 8002a38:	200004a0 	.word	0x200004a0
 8002a3c:	20000460 	.word	0x20000460
 8002a40:	200004a8 	.word	0x200004a8
 8002a44:	200003a4 	.word	0x200003a4
 8002a48:	200003a0 	.word	0x200003a0
 8002a4c:	200004b4 	.word	0x200004b4
 8002a50:	200004b0 	.word	0x200004b0
 8002a54:	e000ed04 	.word	0xe000ed04

08002a58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b086      	sub	sp, #24
 8002a5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a62:	4b4e      	ldr	r3, [pc, #312]	; (8002b9c <xTaskIncrementTick+0x144>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f040 808e 	bne.w	8002b88 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002a6c:	4b4c      	ldr	r3, [pc, #304]	; (8002ba0 <xTaskIncrementTick+0x148>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	3301      	adds	r3, #1
 8002a72:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002a74:	4a4a      	ldr	r2, [pc, #296]	; (8002ba0 <xTaskIncrementTick+0x148>)
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d120      	bne.n	8002ac2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002a80:	4b48      	ldr	r3, [pc, #288]	; (8002ba4 <xTaskIncrementTick+0x14c>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00a      	beq.n	8002aa0 <xTaskIncrementTick+0x48>
	__asm volatile
 8002a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a8e:	f383 8811 	msr	BASEPRI, r3
 8002a92:	f3bf 8f6f 	isb	sy
 8002a96:	f3bf 8f4f 	dsb	sy
 8002a9a:	603b      	str	r3, [r7, #0]
}
 8002a9c:	bf00      	nop
 8002a9e:	e7fe      	b.n	8002a9e <xTaskIncrementTick+0x46>
 8002aa0:	4b40      	ldr	r3, [pc, #256]	; (8002ba4 <xTaskIncrementTick+0x14c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	60fb      	str	r3, [r7, #12]
 8002aa6:	4b40      	ldr	r3, [pc, #256]	; (8002ba8 <xTaskIncrementTick+0x150>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a3e      	ldr	r2, [pc, #248]	; (8002ba4 <xTaskIncrementTick+0x14c>)
 8002aac:	6013      	str	r3, [r2, #0]
 8002aae:	4a3e      	ldr	r2, [pc, #248]	; (8002ba8 <xTaskIncrementTick+0x150>)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6013      	str	r3, [r2, #0]
 8002ab4:	4b3d      	ldr	r3, [pc, #244]	; (8002bac <xTaskIncrementTick+0x154>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	3301      	adds	r3, #1
 8002aba:	4a3c      	ldr	r2, [pc, #240]	; (8002bac <xTaskIncrementTick+0x154>)
 8002abc:	6013      	str	r3, [r2, #0]
 8002abe:	f000 f99f 	bl	8002e00 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002ac2:	4b3b      	ldr	r3, [pc, #236]	; (8002bb0 <xTaskIncrementTick+0x158>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d348      	bcc.n	8002b5e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002acc:	4b35      	ldr	r3, [pc, #212]	; (8002ba4 <xTaskIncrementTick+0x14c>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d104      	bne.n	8002ae0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ad6:	4b36      	ldr	r3, [pc, #216]	; (8002bb0 <xTaskIncrementTick+0x158>)
 8002ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8002adc:	601a      	str	r2, [r3, #0]
					break;
 8002ade:	e03e      	b.n	8002b5e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ae0:	4b30      	ldr	r3, [pc, #192]	; (8002ba4 <xTaskIncrementTick+0x14c>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002af0:	693a      	ldr	r2, [r7, #16]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d203      	bcs.n	8002b00 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002af8:	4a2d      	ldr	r2, [pc, #180]	; (8002bb0 <xTaskIncrementTick+0x158>)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002afe:	e02e      	b.n	8002b5e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	3304      	adds	r3, #4
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff fc8a 	bl	800241e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d004      	beq.n	8002b1c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	3318      	adds	r3, #24
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7ff fc81 	bl	800241e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b20:	2201      	movs	r2, #1
 8002b22:	409a      	lsls	r2, r3
 8002b24:	4b23      	ldr	r3, [pc, #140]	; (8002bb4 <xTaskIncrementTick+0x15c>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	4a22      	ldr	r2, [pc, #136]	; (8002bb4 <xTaskIncrementTick+0x15c>)
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b32:	4613      	mov	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	4413      	add	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4a1f      	ldr	r2, [pc, #124]	; (8002bb8 <xTaskIncrementTick+0x160>)
 8002b3c:	441a      	add	r2, r3
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	3304      	adds	r3, #4
 8002b42:	4619      	mov	r1, r3
 8002b44:	4610      	mov	r0, r2
 8002b46:	f7ff fc0d 	bl	8002364 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b4e:	4b1b      	ldr	r3, [pc, #108]	; (8002bbc <xTaskIncrementTick+0x164>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d3b9      	bcc.n	8002acc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b5c:	e7b6      	b.n	8002acc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002b5e:	4b17      	ldr	r3, [pc, #92]	; (8002bbc <xTaskIncrementTick+0x164>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b64:	4914      	ldr	r1, [pc, #80]	; (8002bb8 <xTaskIncrementTick+0x160>)
 8002b66:	4613      	mov	r3, r2
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	4413      	add	r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	440b      	add	r3, r1
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d901      	bls.n	8002b7a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8002b76:	2301      	movs	r3, #1
 8002b78:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002b7a:	4b11      	ldr	r3, [pc, #68]	; (8002bc0 <xTaskIncrementTick+0x168>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d007      	beq.n	8002b92 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8002b82:	2301      	movs	r3, #1
 8002b84:	617b      	str	r3, [r7, #20]
 8002b86:	e004      	b.n	8002b92 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002b88:	4b0e      	ldr	r3, [pc, #56]	; (8002bc4 <xTaskIncrementTick+0x16c>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	4a0d      	ldr	r2, [pc, #52]	; (8002bc4 <xTaskIncrementTick+0x16c>)
 8002b90:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002b92:	697b      	ldr	r3, [r7, #20]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3718      	adds	r7, #24
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	200004c8 	.word	0x200004c8
 8002ba0:	200004a4 	.word	0x200004a4
 8002ba4:	20000458 	.word	0x20000458
 8002ba8:	2000045c 	.word	0x2000045c
 8002bac:	200004b8 	.word	0x200004b8
 8002bb0:	200004c0 	.word	0x200004c0
 8002bb4:	200004a8 	.word	0x200004a8
 8002bb8:	200003a4 	.word	0x200003a4
 8002bbc:	200003a0 	.word	0x200003a0
 8002bc0:	200004b4 	.word	0x200004b4
 8002bc4:	200004b0 	.word	0x200004b0

08002bc8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b087      	sub	sp, #28
 8002bcc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002bce:	4b29      	ldr	r3, [pc, #164]	; (8002c74 <vTaskSwitchContext+0xac>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002bd6:	4b28      	ldr	r3, [pc, #160]	; (8002c78 <vTaskSwitchContext+0xb0>)
 8002bd8:	2201      	movs	r2, #1
 8002bda:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002bdc:	e044      	b.n	8002c68 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8002bde:	4b26      	ldr	r3, [pc, #152]	; (8002c78 <vTaskSwitchContext+0xb0>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002be4:	4b25      	ldr	r3, [pc, #148]	; (8002c7c <vTaskSwitchContext+0xb4>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	fab3 f383 	clz	r3, r3
 8002bf0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002bf2:	7afb      	ldrb	r3, [r7, #11]
 8002bf4:	f1c3 031f 	rsb	r3, r3, #31
 8002bf8:	617b      	str	r3, [r7, #20]
 8002bfa:	4921      	ldr	r1, [pc, #132]	; (8002c80 <vTaskSwitchContext+0xb8>)
 8002bfc:	697a      	ldr	r2, [r7, #20]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	4413      	add	r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	440b      	add	r3, r1
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d10a      	bne.n	8002c24 <vTaskSwitchContext+0x5c>
	__asm volatile
 8002c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c12:	f383 8811 	msr	BASEPRI, r3
 8002c16:	f3bf 8f6f 	isb	sy
 8002c1a:	f3bf 8f4f 	dsb	sy
 8002c1e:	607b      	str	r3, [r7, #4]
}
 8002c20:	bf00      	nop
 8002c22:	e7fe      	b.n	8002c22 <vTaskSwitchContext+0x5a>
 8002c24:	697a      	ldr	r2, [r7, #20]
 8002c26:	4613      	mov	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4413      	add	r3, r2
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	4a14      	ldr	r2, [pc, #80]	; (8002c80 <vTaskSwitchContext+0xb8>)
 8002c30:	4413      	add	r3, r2
 8002c32:	613b      	str	r3, [r7, #16]
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	685a      	ldr	r2, [r3, #4]
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	605a      	str	r2, [r3, #4]
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	3308      	adds	r3, #8
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d104      	bne.n	8002c54 <vTaskSwitchContext+0x8c>
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	605a      	str	r2, [r3, #4]
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	4a0a      	ldr	r2, [pc, #40]	; (8002c84 <vTaskSwitchContext+0xbc>)
 8002c5c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002c5e:	4b09      	ldr	r3, [pc, #36]	; (8002c84 <vTaskSwitchContext+0xbc>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	334c      	adds	r3, #76	; 0x4c
 8002c64:	4a08      	ldr	r2, [pc, #32]	; (8002c88 <vTaskSwitchContext+0xc0>)
 8002c66:	6013      	str	r3, [r2, #0]
}
 8002c68:	bf00      	nop
 8002c6a:	371c      	adds	r7, #28
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	200004c8 	.word	0x200004c8
 8002c78:	200004b4 	.word	0x200004b4
 8002c7c:	200004a8 	.word	0x200004a8
 8002c80:	200003a4 	.word	0x200003a4
 8002c84:	200003a0 	.word	0x200003a0
 8002c88:	20000068 	.word	0x20000068

08002c8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002c94:	f000 f852 	bl	8002d3c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002c98:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <prvIdleTask+0x28>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d9f9      	bls.n	8002c94 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002ca0:	4b05      	ldr	r3, [pc, #20]	; (8002cb8 <prvIdleTask+0x2c>)
 8002ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	f3bf 8f4f 	dsb	sy
 8002cac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002cb0:	e7f0      	b.n	8002c94 <prvIdleTask+0x8>
 8002cb2:	bf00      	nop
 8002cb4:	200003a4 	.word	0x200003a4
 8002cb8:	e000ed04 	.word	0xe000ed04

08002cbc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	607b      	str	r3, [r7, #4]
 8002cc6:	e00c      	b.n	8002ce2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	4413      	add	r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4a12      	ldr	r2, [pc, #72]	; (8002d1c <prvInitialiseTaskLists+0x60>)
 8002cd4:	4413      	add	r3, r2
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff fb17 	bl	800230a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	3301      	adds	r3, #1
 8002ce0:	607b      	str	r3, [r7, #4]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b06      	cmp	r3, #6
 8002ce6:	d9ef      	bls.n	8002cc8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002ce8:	480d      	ldr	r0, [pc, #52]	; (8002d20 <prvInitialiseTaskLists+0x64>)
 8002cea:	f7ff fb0e 	bl	800230a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002cee:	480d      	ldr	r0, [pc, #52]	; (8002d24 <prvInitialiseTaskLists+0x68>)
 8002cf0:	f7ff fb0b 	bl	800230a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002cf4:	480c      	ldr	r0, [pc, #48]	; (8002d28 <prvInitialiseTaskLists+0x6c>)
 8002cf6:	f7ff fb08 	bl	800230a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002cfa:	480c      	ldr	r0, [pc, #48]	; (8002d2c <prvInitialiseTaskLists+0x70>)
 8002cfc:	f7ff fb05 	bl	800230a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002d00:	480b      	ldr	r0, [pc, #44]	; (8002d30 <prvInitialiseTaskLists+0x74>)
 8002d02:	f7ff fb02 	bl	800230a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002d06:	4b0b      	ldr	r3, [pc, #44]	; (8002d34 <prvInitialiseTaskLists+0x78>)
 8002d08:	4a05      	ldr	r2, [pc, #20]	; (8002d20 <prvInitialiseTaskLists+0x64>)
 8002d0a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002d0c:	4b0a      	ldr	r3, [pc, #40]	; (8002d38 <prvInitialiseTaskLists+0x7c>)
 8002d0e:	4a05      	ldr	r2, [pc, #20]	; (8002d24 <prvInitialiseTaskLists+0x68>)
 8002d10:	601a      	str	r2, [r3, #0]
}
 8002d12:	bf00      	nop
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	200003a4 	.word	0x200003a4
 8002d20:	20000430 	.word	0x20000430
 8002d24:	20000444 	.word	0x20000444
 8002d28:	20000460 	.word	0x20000460
 8002d2c:	20000474 	.word	0x20000474
 8002d30:	2000048c 	.word	0x2000048c
 8002d34:	20000458 	.word	0x20000458
 8002d38:	2000045c 	.word	0x2000045c

08002d3c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d42:	e019      	b.n	8002d78 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002d44:	f000 fa0e 	bl	8003164 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d48:	4b10      	ldr	r3, [pc, #64]	; (8002d8c <prvCheckTasksWaitingTermination+0x50>)
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	3304      	adds	r3, #4
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff fb62 	bl	800241e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002d5a:	4b0d      	ldr	r3, [pc, #52]	; (8002d90 <prvCheckTasksWaitingTermination+0x54>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	4a0b      	ldr	r2, [pc, #44]	; (8002d90 <prvCheckTasksWaitingTermination+0x54>)
 8002d62:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002d64:	4b0b      	ldr	r3, [pc, #44]	; (8002d94 <prvCheckTasksWaitingTermination+0x58>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	4a0a      	ldr	r2, [pc, #40]	; (8002d94 <prvCheckTasksWaitingTermination+0x58>)
 8002d6c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002d6e:	f000 fa29 	bl	80031c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 f810 	bl	8002d98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d78:	4b06      	ldr	r3, [pc, #24]	; (8002d94 <prvCheckTasksWaitingTermination+0x58>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1e1      	bne.n	8002d44 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002d80:	bf00      	nop
 8002d82:	bf00      	nop
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	20000474 	.word	0x20000474
 8002d90:	200004a0 	.word	0x200004a0
 8002d94:	20000488 	.word	0x20000488

08002d98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	334c      	adds	r3, #76	; 0x4c
 8002da4:	4618      	mov	r0, r3
 8002da6:	f000 fdc7 	bl	8003938 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d108      	bne.n	8002dc6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db8:	4618      	mov	r0, r3
 8002dba:	f000 fb81 	bl	80034c0 <vPortFree>
				vPortFree( pxTCB );
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f000 fb7e 	bl	80034c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002dc4:	e018      	b.n	8002df8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d103      	bne.n	8002dd8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f000 fb75 	bl	80034c0 <vPortFree>
	}
 8002dd6:	e00f      	b.n	8002df8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d00a      	beq.n	8002df8 <prvDeleteTCB+0x60>
	__asm volatile
 8002de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002de6:	f383 8811 	msr	BASEPRI, r3
 8002dea:	f3bf 8f6f 	isb	sy
 8002dee:	f3bf 8f4f 	dsb	sy
 8002df2:	60fb      	str	r3, [r7, #12]
}
 8002df4:	bf00      	nop
 8002df6:	e7fe      	b.n	8002df6 <prvDeleteTCB+0x5e>
	}
 8002df8:	bf00      	nop
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e06:	4b0c      	ldr	r3, [pc, #48]	; (8002e38 <prvResetNextTaskUnblockTime+0x38>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d104      	bne.n	8002e1a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002e10:	4b0a      	ldr	r3, [pc, #40]	; (8002e3c <prvResetNextTaskUnblockTime+0x3c>)
 8002e12:	f04f 32ff 	mov.w	r2, #4294967295
 8002e16:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002e18:	e008      	b.n	8002e2c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e1a:	4b07      	ldr	r3, [pc, #28]	; (8002e38 <prvResetNextTaskUnblockTime+0x38>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	4a04      	ldr	r2, [pc, #16]	; (8002e3c <prvResetNextTaskUnblockTime+0x3c>)
 8002e2a:	6013      	str	r3, [r2, #0]
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr
 8002e38:	20000458 	.word	0x20000458
 8002e3c:	200004c0 	.word	0x200004c0

08002e40 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002e4a:	4b29      	ldr	r3, [pc, #164]	; (8002ef0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002e50:	4b28      	ldr	r3, [pc, #160]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	3304      	adds	r3, #4
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7ff fae1 	bl	800241e <uxListRemove>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10b      	bne.n	8002e7a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002e62:	4b24      	ldr	r3, [pc, #144]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e68:	2201      	movs	r2, #1
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	43da      	mvns	r2, r3
 8002e70:	4b21      	ldr	r3, [pc, #132]	; (8002ef8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4013      	ands	r3, r2
 8002e76:	4a20      	ldr	r2, [pc, #128]	; (8002ef8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002e78:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e80:	d10a      	bne.n	8002e98 <prvAddCurrentTaskToDelayedList+0x58>
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d007      	beq.n	8002e98 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e88:	4b1a      	ldr	r3, [pc, #104]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	4619      	mov	r1, r3
 8002e90:	481a      	ldr	r0, [pc, #104]	; (8002efc <prvAddCurrentTaskToDelayedList+0xbc>)
 8002e92:	f7ff fa67 	bl	8002364 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002e96:	e026      	b.n	8002ee6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002ea0:	4b14      	ldr	r3, [pc, #80]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68ba      	ldr	r2, [r7, #8]
 8002ea6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d209      	bcs.n	8002ec4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002eb0:	4b13      	ldr	r3, [pc, #76]	; (8002f00 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4b0f      	ldr	r3, [pc, #60]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	f7ff fa75 	bl	80023ac <vListInsert>
}
 8002ec2:	e010      	b.n	8002ee6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ec4:	4b0f      	ldr	r3, [pc, #60]	; (8002f04 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	4b0a      	ldr	r3, [pc, #40]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	3304      	adds	r3, #4
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4610      	mov	r0, r2
 8002ed2:	f7ff fa6b 	bl	80023ac <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002ed6:	4b0c      	ldr	r3, [pc, #48]	; (8002f08 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68ba      	ldr	r2, [r7, #8]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d202      	bcs.n	8002ee6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002ee0:	4a09      	ldr	r2, [pc, #36]	; (8002f08 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	6013      	str	r3, [r2, #0]
}
 8002ee6:	bf00      	nop
 8002ee8:	3710      	adds	r7, #16
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	200004a4 	.word	0x200004a4
 8002ef4:	200003a0 	.word	0x200003a0
 8002ef8:	200004a8 	.word	0x200004a8
 8002efc:	2000048c 	.word	0x2000048c
 8002f00:	2000045c 	.word	0x2000045c
 8002f04:	20000458 	.word	0x20000458
 8002f08:	200004c0 	.word	0x200004c0

08002f0c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	3b04      	subs	r3, #4
 8002f1c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	3b04      	subs	r3, #4
 8002f2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	f023 0201 	bic.w	r2, r3, #1
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	3b04      	subs	r3, #4
 8002f3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002f3c:	4a0c      	ldr	r2, [pc, #48]	; (8002f70 <pxPortInitialiseStack+0x64>)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	3b14      	subs	r3, #20
 8002f46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	3b04      	subs	r3, #4
 8002f52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f06f 0202 	mvn.w	r2, #2
 8002f5a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	3b20      	subs	r3, #32
 8002f60:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002f62:	68fb      	ldr	r3, [r7, #12]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3714      	adds	r7, #20
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr
 8002f70:	08002f75 	.word	0x08002f75

08002f74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002f7e:	4b12      	ldr	r3, [pc, #72]	; (8002fc8 <prvTaskExitError+0x54>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f86:	d00a      	beq.n	8002f9e <prvTaskExitError+0x2a>
	__asm volatile
 8002f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8c:	f383 8811 	msr	BASEPRI, r3
 8002f90:	f3bf 8f6f 	isb	sy
 8002f94:	f3bf 8f4f 	dsb	sy
 8002f98:	60fb      	str	r3, [r7, #12]
}
 8002f9a:	bf00      	nop
 8002f9c:	e7fe      	b.n	8002f9c <prvTaskExitError+0x28>
	__asm volatile
 8002f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fa2:	f383 8811 	msr	BASEPRI, r3
 8002fa6:	f3bf 8f6f 	isb	sy
 8002faa:	f3bf 8f4f 	dsb	sy
 8002fae:	60bb      	str	r3, [r7, #8]
}
 8002fb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002fb2:	bf00      	nop
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d0fc      	beq.n	8002fb4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002fba:	bf00      	nop
 8002fbc:	bf00      	nop
 8002fbe:	3714      	adds	r7, #20
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr
 8002fc8:	2000000c 	.word	0x2000000c
 8002fcc:	00000000 	.word	0x00000000

08002fd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002fd0:	4b07      	ldr	r3, [pc, #28]	; (8002ff0 <pxCurrentTCBConst2>)
 8002fd2:	6819      	ldr	r1, [r3, #0]
 8002fd4:	6808      	ldr	r0, [r1, #0]
 8002fd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fda:	f380 8809 	msr	PSP, r0
 8002fde:	f3bf 8f6f 	isb	sy
 8002fe2:	f04f 0000 	mov.w	r0, #0
 8002fe6:	f380 8811 	msr	BASEPRI, r0
 8002fea:	4770      	bx	lr
 8002fec:	f3af 8000 	nop.w

08002ff0 <pxCurrentTCBConst2>:
 8002ff0:	200003a0 	.word	0x200003a0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002ff4:	bf00      	nop
 8002ff6:	bf00      	nop

08002ff8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002ff8:	4808      	ldr	r0, [pc, #32]	; (800301c <prvPortStartFirstTask+0x24>)
 8002ffa:	6800      	ldr	r0, [r0, #0]
 8002ffc:	6800      	ldr	r0, [r0, #0]
 8002ffe:	f380 8808 	msr	MSP, r0
 8003002:	f04f 0000 	mov.w	r0, #0
 8003006:	f380 8814 	msr	CONTROL, r0
 800300a:	b662      	cpsie	i
 800300c:	b661      	cpsie	f
 800300e:	f3bf 8f4f 	dsb	sy
 8003012:	f3bf 8f6f 	isb	sy
 8003016:	df00      	svc	0
 8003018:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800301a:	bf00      	nop
 800301c:	e000ed08 	.word	0xe000ed08

08003020 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003026:	4b46      	ldr	r3, [pc, #280]	; (8003140 <xPortStartScheduler+0x120>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a46      	ldr	r2, [pc, #280]	; (8003144 <xPortStartScheduler+0x124>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d10a      	bne.n	8003046 <xPortStartScheduler+0x26>
	__asm volatile
 8003030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003034:	f383 8811 	msr	BASEPRI, r3
 8003038:	f3bf 8f6f 	isb	sy
 800303c:	f3bf 8f4f 	dsb	sy
 8003040:	613b      	str	r3, [r7, #16]
}
 8003042:	bf00      	nop
 8003044:	e7fe      	b.n	8003044 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003046:	4b3e      	ldr	r3, [pc, #248]	; (8003140 <xPortStartScheduler+0x120>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a3f      	ldr	r2, [pc, #252]	; (8003148 <xPortStartScheduler+0x128>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d10a      	bne.n	8003066 <xPortStartScheduler+0x46>
	__asm volatile
 8003050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003054:	f383 8811 	msr	BASEPRI, r3
 8003058:	f3bf 8f6f 	isb	sy
 800305c:	f3bf 8f4f 	dsb	sy
 8003060:	60fb      	str	r3, [r7, #12]
}
 8003062:	bf00      	nop
 8003064:	e7fe      	b.n	8003064 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003066:	4b39      	ldr	r3, [pc, #228]	; (800314c <xPortStartScheduler+0x12c>)
 8003068:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	b2db      	uxtb	r3, r3
 8003070:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	22ff      	movs	r2, #255	; 0xff
 8003076:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	b2db      	uxtb	r3, r3
 800307e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003080:	78fb      	ldrb	r3, [r7, #3]
 8003082:	b2db      	uxtb	r3, r3
 8003084:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003088:	b2da      	uxtb	r2, r3
 800308a:	4b31      	ldr	r3, [pc, #196]	; (8003150 <xPortStartScheduler+0x130>)
 800308c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800308e:	4b31      	ldr	r3, [pc, #196]	; (8003154 <xPortStartScheduler+0x134>)
 8003090:	2207      	movs	r2, #7
 8003092:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003094:	e009      	b.n	80030aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8003096:	4b2f      	ldr	r3, [pc, #188]	; (8003154 <xPortStartScheduler+0x134>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	3b01      	subs	r3, #1
 800309c:	4a2d      	ldr	r2, [pc, #180]	; (8003154 <xPortStartScheduler+0x134>)
 800309e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80030a0:	78fb      	ldrb	r3, [r7, #3]
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80030aa:	78fb      	ldrb	r3, [r7, #3]
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030b2:	2b80      	cmp	r3, #128	; 0x80
 80030b4:	d0ef      	beq.n	8003096 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80030b6:	4b27      	ldr	r3, [pc, #156]	; (8003154 <xPortStartScheduler+0x134>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f1c3 0307 	rsb	r3, r3, #7
 80030be:	2b04      	cmp	r3, #4
 80030c0:	d00a      	beq.n	80030d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80030c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c6:	f383 8811 	msr	BASEPRI, r3
 80030ca:	f3bf 8f6f 	isb	sy
 80030ce:	f3bf 8f4f 	dsb	sy
 80030d2:	60bb      	str	r3, [r7, #8]
}
 80030d4:	bf00      	nop
 80030d6:	e7fe      	b.n	80030d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80030d8:	4b1e      	ldr	r3, [pc, #120]	; (8003154 <xPortStartScheduler+0x134>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	021b      	lsls	r3, r3, #8
 80030de:	4a1d      	ldr	r2, [pc, #116]	; (8003154 <xPortStartScheduler+0x134>)
 80030e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80030e2:	4b1c      	ldr	r3, [pc, #112]	; (8003154 <xPortStartScheduler+0x134>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80030ea:	4a1a      	ldr	r2, [pc, #104]	; (8003154 <xPortStartScheduler+0x134>)
 80030ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80030f6:	4b18      	ldr	r3, [pc, #96]	; (8003158 <xPortStartScheduler+0x138>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a17      	ldr	r2, [pc, #92]	; (8003158 <xPortStartScheduler+0x138>)
 80030fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003100:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003102:	4b15      	ldr	r3, [pc, #84]	; (8003158 <xPortStartScheduler+0x138>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a14      	ldr	r2, [pc, #80]	; (8003158 <xPortStartScheduler+0x138>)
 8003108:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800310c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800310e:	f000 f8dd 	bl	80032cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003112:	4b12      	ldr	r3, [pc, #72]	; (800315c <xPortStartScheduler+0x13c>)
 8003114:	2200      	movs	r2, #0
 8003116:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003118:	f000 f8fc 	bl	8003314 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800311c:	4b10      	ldr	r3, [pc, #64]	; (8003160 <xPortStartScheduler+0x140>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a0f      	ldr	r2, [pc, #60]	; (8003160 <xPortStartScheduler+0x140>)
 8003122:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003126:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003128:	f7ff ff66 	bl	8002ff8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800312c:	f7ff fd4c 	bl	8002bc8 <vTaskSwitchContext>
	prvTaskExitError();
 8003130:	f7ff ff20 	bl	8002f74 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3718      	adds	r7, #24
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	e000ed00 	.word	0xe000ed00
 8003144:	410fc271 	.word	0x410fc271
 8003148:	410fc270 	.word	0x410fc270
 800314c:	e000e400 	.word	0xe000e400
 8003150:	200004cc 	.word	0x200004cc
 8003154:	200004d0 	.word	0x200004d0
 8003158:	e000ed20 	.word	0xe000ed20
 800315c:	2000000c 	.word	0x2000000c
 8003160:	e000ef34 	.word	0xe000ef34

08003164 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
	__asm volatile
 800316a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800316e:	f383 8811 	msr	BASEPRI, r3
 8003172:	f3bf 8f6f 	isb	sy
 8003176:	f3bf 8f4f 	dsb	sy
 800317a:	607b      	str	r3, [r7, #4]
}
 800317c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800317e:	4b0f      	ldr	r3, [pc, #60]	; (80031bc <vPortEnterCritical+0x58>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	3301      	adds	r3, #1
 8003184:	4a0d      	ldr	r2, [pc, #52]	; (80031bc <vPortEnterCritical+0x58>)
 8003186:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003188:	4b0c      	ldr	r3, [pc, #48]	; (80031bc <vPortEnterCritical+0x58>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d10f      	bne.n	80031b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003190:	4b0b      	ldr	r3, [pc, #44]	; (80031c0 <vPortEnterCritical+0x5c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00a      	beq.n	80031b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800319a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800319e:	f383 8811 	msr	BASEPRI, r3
 80031a2:	f3bf 8f6f 	isb	sy
 80031a6:	f3bf 8f4f 	dsb	sy
 80031aa:	603b      	str	r3, [r7, #0]
}
 80031ac:	bf00      	nop
 80031ae:	e7fe      	b.n	80031ae <vPortEnterCritical+0x4a>
	}
}
 80031b0:	bf00      	nop
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr
 80031bc:	2000000c 	.word	0x2000000c
 80031c0:	e000ed04 	.word	0xe000ed04

080031c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80031ca:	4b12      	ldr	r3, [pc, #72]	; (8003214 <vPortExitCritical+0x50>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10a      	bne.n	80031e8 <vPortExitCritical+0x24>
	__asm volatile
 80031d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031d6:	f383 8811 	msr	BASEPRI, r3
 80031da:	f3bf 8f6f 	isb	sy
 80031de:	f3bf 8f4f 	dsb	sy
 80031e2:	607b      	str	r3, [r7, #4]
}
 80031e4:	bf00      	nop
 80031e6:	e7fe      	b.n	80031e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80031e8:	4b0a      	ldr	r3, [pc, #40]	; (8003214 <vPortExitCritical+0x50>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	3b01      	subs	r3, #1
 80031ee:	4a09      	ldr	r2, [pc, #36]	; (8003214 <vPortExitCritical+0x50>)
 80031f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80031f2:	4b08      	ldr	r3, [pc, #32]	; (8003214 <vPortExitCritical+0x50>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d105      	bne.n	8003206 <vPortExitCritical+0x42>
 80031fa:	2300      	movs	r3, #0
 80031fc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003204:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003206:	bf00      	nop
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	2000000c 	.word	0x2000000c
	...

08003220 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003220:	f3ef 8009 	mrs	r0, PSP
 8003224:	f3bf 8f6f 	isb	sy
 8003228:	4b15      	ldr	r3, [pc, #84]	; (8003280 <pxCurrentTCBConst>)
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	f01e 0f10 	tst.w	lr, #16
 8003230:	bf08      	it	eq
 8003232:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003236:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800323a:	6010      	str	r0, [r2, #0]
 800323c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003240:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003244:	f380 8811 	msr	BASEPRI, r0
 8003248:	f3bf 8f4f 	dsb	sy
 800324c:	f3bf 8f6f 	isb	sy
 8003250:	f7ff fcba 	bl	8002bc8 <vTaskSwitchContext>
 8003254:	f04f 0000 	mov.w	r0, #0
 8003258:	f380 8811 	msr	BASEPRI, r0
 800325c:	bc09      	pop	{r0, r3}
 800325e:	6819      	ldr	r1, [r3, #0]
 8003260:	6808      	ldr	r0, [r1, #0]
 8003262:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003266:	f01e 0f10 	tst.w	lr, #16
 800326a:	bf08      	it	eq
 800326c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003270:	f380 8809 	msr	PSP, r0
 8003274:	f3bf 8f6f 	isb	sy
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	f3af 8000 	nop.w

08003280 <pxCurrentTCBConst>:
 8003280:	200003a0 	.word	0x200003a0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003284:	bf00      	nop
 8003286:	bf00      	nop

08003288 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b082      	sub	sp, #8
 800328c:	af00      	add	r7, sp, #0
	__asm volatile
 800328e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003292:	f383 8811 	msr	BASEPRI, r3
 8003296:	f3bf 8f6f 	isb	sy
 800329a:	f3bf 8f4f 	dsb	sy
 800329e:	607b      	str	r3, [r7, #4]
}
 80032a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80032a2:	f7ff fbd9 	bl	8002a58 <xTaskIncrementTick>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d003      	beq.n	80032b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80032ac:	4b06      	ldr	r3, [pc, #24]	; (80032c8 <SysTick_Handler+0x40>)
 80032ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032b2:	601a      	str	r2, [r3, #0]
 80032b4:	2300      	movs	r3, #0
 80032b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	f383 8811 	msr	BASEPRI, r3
}
 80032be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80032c0:	bf00      	nop
 80032c2:	3708      	adds	r7, #8
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	e000ed04 	.word	0xe000ed04

080032cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80032d0:	4b0b      	ldr	r3, [pc, #44]	; (8003300 <vPortSetupTimerInterrupt+0x34>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80032d6:	4b0b      	ldr	r3, [pc, #44]	; (8003304 <vPortSetupTimerInterrupt+0x38>)
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80032dc:	4b0a      	ldr	r3, [pc, #40]	; (8003308 <vPortSetupTimerInterrupt+0x3c>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a0a      	ldr	r2, [pc, #40]	; (800330c <vPortSetupTimerInterrupt+0x40>)
 80032e2:	fba2 2303 	umull	r2, r3, r2, r3
 80032e6:	099b      	lsrs	r3, r3, #6
 80032e8:	4a09      	ldr	r2, [pc, #36]	; (8003310 <vPortSetupTimerInterrupt+0x44>)
 80032ea:	3b01      	subs	r3, #1
 80032ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80032ee:	4b04      	ldr	r3, [pc, #16]	; (8003300 <vPortSetupTimerInterrupt+0x34>)
 80032f0:	2207      	movs	r2, #7
 80032f2:	601a      	str	r2, [r3, #0]
}
 80032f4:	bf00      	nop
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	e000e010 	.word	0xe000e010
 8003304:	e000e018 	.word	0xe000e018
 8003308:	20000000 	.word	0x20000000
 800330c:	10624dd3 	.word	0x10624dd3
 8003310:	e000e014 	.word	0xe000e014

08003314 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003314:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003324 <vPortEnableVFP+0x10>
 8003318:	6801      	ldr	r1, [r0, #0]
 800331a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800331e:	6001      	str	r1, [r0, #0]
 8003320:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003322:	bf00      	nop
 8003324:	e000ed88 	.word	0xe000ed88

08003328 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b08a      	sub	sp, #40	; 0x28
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003330:	2300      	movs	r3, #0
 8003332:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003334:	f7ff fae6 	bl	8002904 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003338:	4b5b      	ldr	r3, [pc, #364]	; (80034a8 <pvPortMalloc+0x180>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d101      	bne.n	8003344 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003340:	f000 f920 	bl	8003584 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003344:	4b59      	ldr	r3, [pc, #356]	; (80034ac <pvPortMalloc+0x184>)
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4013      	ands	r3, r2
 800334c:	2b00      	cmp	r3, #0
 800334e:	f040 8093 	bne.w	8003478 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d01d      	beq.n	8003394 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003358:	2208      	movs	r2, #8
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4413      	add	r3, r2
 800335e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f003 0307 	and.w	r3, r3, #7
 8003366:	2b00      	cmp	r3, #0
 8003368:	d014      	beq.n	8003394 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f023 0307 	bic.w	r3, r3, #7
 8003370:	3308      	adds	r3, #8
 8003372:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f003 0307 	and.w	r3, r3, #7
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00a      	beq.n	8003394 <pvPortMalloc+0x6c>
	__asm volatile
 800337e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003382:	f383 8811 	msr	BASEPRI, r3
 8003386:	f3bf 8f6f 	isb	sy
 800338a:	f3bf 8f4f 	dsb	sy
 800338e:	617b      	str	r3, [r7, #20]
}
 8003390:	bf00      	nop
 8003392:	e7fe      	b.n	8003392 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d06e      	beq.n	8003478 <pvPortMalloc+0x150>
 800339a:	4b45      	ldr	r3, [pc, #276]	; (80034b0 <pvPortMalloc+0x188>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d869      	bhi.n	8003478 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80033a4:	4b43      	ldr	r3, [pc, #268]	; (80034b4 <pvPortMalloc+0x18c>)
 80033a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80033a8:	4b42      	ldr	r3, [pc, #264]	; (80034b4 <pvPortMalloc+0x18c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80033ae:	e004      	b.n	80033ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80033b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80033b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80033ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d903      	bls.n	80033cc <pvPortMalloc+0xa4>
 80033c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d1f1      	bne.n	80033b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80033cc:	4b36      	ldr	r3, [pc, #216]	; (80034a8 <pvPortMalloc+0x180>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d050      	beq.n	8003478 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80033d6:	6a3b      	ldr	r3, [r7, #32]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2208      	movs	r2, #8
 80033dc:	4413      	add	r3, r2
 80033de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80033e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	6a3b      	ldr	r3, [r7, #32]
 80033e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80033e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ea:	685a      	ldr	r2, [r3, #4]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	1ad2      	subs	r2, r2, r3
 80033f0:	2308      	movs	r3, #8
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d91f      	bls.n	8003438 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80033f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4413      	add	r3, r2
 80033fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00a      	beq.n	8003420 <pvPortMalloc+0xf8>
	__asm volatile
 800340a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800340e:	f383 8811 	msr	BASEPRI, r3
 8003412:	f3bf 8f6f 	isb	sy
 8003416:	f3bf 8f4f 	dsb	sy
 800341a:	613b      	str	r3, [r7, #16]
}
 800341c:	bf00      	nop
 800341e:	e7fe      	b.n	800341e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	1ad2      	subs	r2, r2, r3
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800342c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003432:	69b8      	ldr	r0, [r7, #24]
 8003434:	f000 f908 	bl	8003648 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003438:	4b1d      	ldr	r3, [pc, #116]	; (80034b0 <pvPortMalloc+0x188>)
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	4a1b      	ldr	r2, [pc, #108]	; (80034b0 <pvPortMalloc+0x188>)
 8003444:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003446:	4b1a      	ldr	r3, [pc, #104]	; (80034b0 <pvPortMalloc+0x188>)
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	4b1b      	ldr	r3, [pc, #108]	; (80034b8 <pvPortMalloc+0x190>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	429a      	cmp	r2, r3
 8003450:	d203      	bcs.n	800345a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003452:	4b17      	ldr	r3, [pc, #92]	; (80034b0 <pvPortMalloc+0x188>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a18      	ldr	r2, [pc, #96]	; (80034b8 <pvPortMalloc+0x190>)
 8003458:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800345a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345c:	685a      	ldr	r2, [r3, #4]
 800345e:	4b13      	ldr	r3, [pc, #76]	; (80034ac <pvPortMalloc+0x184>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	431a      	orrs	r2, r3
 8003464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003466:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346a:	2200      	movs	r2, #0
 800346c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800346e:	4b13      	ldr	r3, [pc, #76]	; (80034bc <pvPortMalloc+0x194>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	3301      	adds	r3, #1
 8003474:	4a11      	ldr	r2, [pc, #68]	; (80034bc <pvPortMalloc+0x194>)
 8003476:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003478:	f7ff fa52 	bl	8002920 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	f003 0307 	and.w	r3, r3, #7
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00a      	beq.n	800349c <pvPortMalloc+0x174>
	__asm volatile
 8003486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800348a:	f383 8811 	msr	BASEPRI, r3
 800348e:	f3bf 8f6f 	isb	sy
 8003492:	f3bf 8f4f 	dsb	sy
 8003496:	60fb      	str	r3, [r7, #12]
}
 8003498:	bf00      	nop
 800349a:	e7fe      	b.n	800349a <pvPortMalloc+0x172>
	return pvReturn;
 800349c:	69fb      	ldr	r3, [r7, #28]
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3728      	adds	r7, #40	; 0x28
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	200040dc 	.word	0x200040dc
 80034ac:	200040f0 	.word	0x200040f0
 80034b0:	200040e0 	.word	0x200040e0
 80034b4:	200040d4 	.word	0x200040d4
 80034b8:	200040e4 	.word	0x200040e4
 80034bc:	200040e8 	.word	0x200040e8

080034c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d04d      	beq.n	800356e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80034d2:	2308      	movs	r3, #8
 80034d4:	425b      	negs	r3, r3
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	4413      	add	r3, r2
 80034da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	4b24      	ldr	r3, [pc, #144]	; (8003578 <vPortFree+0xb8>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4013      	ands	r3, r2
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d10a      	bne.n	8003504 <vPortFree+0x44>
	__asm volatile
 80034ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034f2:	f383 8811 	msr	BASEPRI, r3
 80034f6:	f3bf 8f6f 	isb	sy
 80034fa:	f3bf 8f4f 	dsb	sy
 80034fe:	60fb      	str	r3, [r7, #12]
}
 8003500:	bf00      	nop
 8003502:	e7fe      	b.n	8003502 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00a      	beq.n	8003522 <vPortFree+0x62>
	__asm volatile
 800350c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003510:	f383 8811 	msr	BASEPRI, r3
 8003514:	f3bf 8f6f 	isb	sy
 8003518:	f3bf 8f4f 	dsb	sy
 800351c:	60bb      	str	r3, [r7, #8]
}
 800351e:	bf00      	nop
 8003520:	e7fe      	b.n	8003520 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	685a      	ldr	r2, [r3, #4]
 8003526:	4b14      	ldr	r3, [pc, #80]	; (8003578 <vPortFree+0xb8>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4013      	ands	r3, r2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d01e      	beq.n	800356e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d11a      	bne.n	800356e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	4b0e      	ldr	r3, [pc, #56]	; (8003578 <vPortFree+0xb8>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	43db      	mvns	r3, r3
 8003542:	401a      	ands	r2, r3
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003548:	f7ff f9dc 	bl	8002904 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	4b0a      	ldr	r3, [pc, #40]	; (800357c <vPortFree+0xbc>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4413      	add	r3, r2
 8003556:	4a09      	ldr	r2, [pc, #36]	; (800357c <vPortFree+0xbc>)
 8003558:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800355a:	6938      	ldr	r0, [r7, #16]
 800355c:	f000 f874 	bl	8003648 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003560:	4b07      	ldr	r3, [pc, #28]	; (8003580 <vPortFree+0xc0>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	3301      	adds	r3, #1
 8003566:	4a06      	ldr	r2, [pc, #24]	; (8003580 <vPortFree+0xc0>)
 8003568:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800356a:	f7ff f9d9 	bl	8002920 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800356e:	bf00      	nop
 8003570:	3718      	adds	r7, #24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	200040f0 	.word	0x200040f0
 800357c:	200040e0 	.word	0x200040e0
 8003580:	200040ec 	.word	0x200040ec

08003584 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800358a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800358e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003590:	4b27      	ldr	r3, [pc, #156]	; (8003630 <prvHeapInit+0xac>)
 8003592:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f003 0307 	and.w	r3, r3, #7
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00c      	beq.n	80035b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	3307      	adds	r3, #7
 80035a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f023 0307 	bic.w	r3, r3, #7
 80035aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80035ac:	68ba      	ldr	r2, [r7, #8]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	4a1f      	ldr	r2, [pc, #124]	; (8003630 <prvHeapInit+0xac>)
 80035b4:	4413      	add	r3, r2
 80035b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80035bc:	4a1d      	ldr	r2, [pc, #116]	; (8003634 <prvHeapInit+0xb0>)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80035c2:	4b1c      	ldr	r3, [pc, #112]	; (8003634 <prvHeapInit+0xb0>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	68ba      	ldr	r2, [r7, #8]
 80035cc:	4413      	add	r3, r2
 80035ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80035d0:	2208      	movs	r2, #8
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	1a9b      	subs	r3, r3, r2
 80035d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f023 0307 	bic.w	r3, r3, #7
 80035de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	4a15      	ldr	r2, [pc, #84]	; (8003638 <prvHeapInit+0xb4>)
 80035e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80035e6:	4b14      	ldr	r3, [pc, #80]	; (8003638 <prvHeapInit+0xb4>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2200      	movs	r2, #0
 80035ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80035ee:	4b12      	ldr	r3, [pc, #72]	; (8003638 <prvHeapInit+0xb4>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2200      	movs	r2, #0
 80035f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	68fa      	ldr	r2, [r7, #12]
 80035fe:	1ad2      	subs	r2, r2, r3
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003604:	4b0c      	ldr	r3, [pc, #48]	; (8003638 <prvHeapInit+0xb4>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	4a0a      	ldr	r2, [pc, #40]	; (800363c <prvHeapInit+0xb8>)
 8003612:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	4a09      	ldr	r2, [pc, #36]	; (8003640 <prvHeapInit+0xbc>)
 800361a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800361c:	4b09      	ldr	r3, [pc, #36]	; (8003644 <prvHeapInit+0xc0>)
 800361e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003622:	601a      	str	r2, [r3, #0]
}
 8003624:	bf00      	nop
 8003626:	3714      	adds	r7, #20
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr
 8003630:	200004d4 	.word	0x200004d4
 8003634:	200040d4 	.word	0x200040d4
 8003638:	200040dc 	.word	0x200040dc
 800363c:	200040e4 	.word	0x200040e4
 8003640:	200040e0 	.word	0x200040e0
 8003644:	200040f0 	.word	0x200040f0

08003648 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003650:	4b28      	ldr	r3, [pc, #160]	; (80036f4 <prvInsertBlockIntoFreeList+0xac>)
 8003652:	60fb      	str	r3, [r7, #12]
 8003654:	e002      	b.n	800365c <prvInsertBlockIntoFreeList+0x14>
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	60fb      	str	r3, [r7, #12]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	429a      	cmp	r2, r3
 8003664:	d8f7      	bhi.n	8003656 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	4413      	add	r3, r2
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	429a      	cmp	r2, r3
 8003676:	d108      	bne.n	800368a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	685a      	ldr	r2, [r3, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	441a      	add	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	68ba      	ldr	r2, [r7, #8]
 8003694:	441a      	add	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	429a      	cmp	r2, r3
 800369c:	d118      	bne.n	80036d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	4b15      	ldr	r3, [pc, #84]	; (80036f8 <prvInsertBlockIntoFreeList+0xb0>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d00d      	beq.n	80036c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685a      	ldr	r2, [r3, #4]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	441a      	add	r2, r3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	601a      	str	r2, [r3, #0]
 80036c4:	e008      	b.n	80036d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80036c6:	4b0c      	ldr	r3, [pc, #48]	; (80036f8 <prvInsertBlockIntoFreeList+0xb0>)
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	601a      	str	r2, [r3, #0]
 80036ce:	e003      	b.n	80036d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d002      	beq.n	80036e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80036e6:	bf00      	nop
 80036e8:	3714      	adds	r7, #20
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	200040d4 	.word	0x200040d4
 80036f8:	200040dc 	.word	0x200040dc

080036fc <std>:
 80036fc:	2300      	movs	r3, #0
 80036fe:	b510      	push	{r4, lr}
 8003700:	4604      	mov	r4, r0
 8003702:	e9c0 3300 	strd	r3, r3, [r0]
 8003706:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800370a:	6083      	str	r3, [r0, #8]
 800370c:	8181      	strh	r1, [r0, #12]
 800370e:	6643      	str	r3, [r0, #100]	; 0x64
 8003710:	81c2      	strh	r2, [r0, #14]
 8003712:	6183      	str	r3, [r0, #24]
 8003714:	4619      	mov	r1, r3
 8003716:	2208      	movs	r2, #8
 8003718:	305c      	adds	r0, #92	; 0x5c
 800371a:	f000 f8f4 	bl	8003906 <memset>
 800371e:	4b05      	ldr	r3, [pc, #20]	; (8003734 <std+0x38>)
 8003720:	6263      	str	r3, [r4, #36]	; 0x24
 8003722:	4b05      	ldr	r3, [pc, #20]	; (8003738 <std+0x3c>)
 8003724:	62a3      	str	r3, [r4, #40]	; 0x28
 8003726:	4b05      	ldr	r3, [pc, #20]	; (800373c <std+0x40>)
 8003728:	62e3      	str	r3, [r4, #44]	; 0x2c
 800372a:	4b05      	ldr	r3, [pc, #20]	; (8003740 <std+0x44>)
 800372c:	6224      	str	r4, [r4, #32]
 800372e:	6323      	str	r3, [r4, #48]	; 0x30
 8003730:	bd10      	pop	{r4, pc}
 8003732:	bf00      	nop
 8003734:	08003881 	.word	0x08003881
 8003738:	080038a3 	.word	0x080038a3
 800373c:	080038db 	.word	0x080038db
 8003740:	080038ff 	.word	0x080038ff

08003744 <stdio_exit_handler>:
 8003744:	4a02      	ldr	r2, [pc, #8]	; (8003750 <stdio_exit_handler+0xc>)
 8003746:	4903      	ldr	r1, [pc, #12]	; (8003754 <stdio_exit_handler+0x10>)
 8003748:	4803      	ldr	r0, [pc, #12]	; (8003758 <stdio_exit_handler+0x14>)
 800374a:	f000 b869 	b.w	8003820 <_fwalk_sglue>
 800374e:	bf00      	nop
 8003750:	20000010 	.word	0x20000010
 8003754:	0800434d 	.word	0x0800434d
 8003758:	2000001c 	.word	0x2000001c

0800375c <cleanup_stdio>:
 800375c:	6841      	ldr	r1, [r0, #4]
 800375e:	4b0c      	ldr	r3, [pc, #48]	; (8003790 <cleanup_stdio+0x34>)
 8003760:	4299      	cmp	r1, r3
 8003762:	b510      	push	{r4, lr}
 8003764:	4604      	mov	r4, r0
 8003766:	d001      	beq.n	800376c <cleanup_stdio+0x10>
 8003768:	f000 fdf0 	bl	800434c <_fflush_r>
 800376c:	68a1      	ldr	r1, [r4, #8]
 800376e:	4b09      	ldr	r3, [pc, #36]	; (8003794 <cleanup_stdio+0x38>)
 8003770:	4299      	cmp	r1, r3
 8003772:	d002      	beq.n	800377a <cleanup_stdio+0x1e>
 8003774:	4620      	mov	r0, r4
 8003776:	f000 fde9 	bl	800434c <_fflush_r>
 800377a:	68e1      	ldr	r1, [r4, #12]
 800377c:	4b06      	ldr	r3, [pc, #24]	; (8003798 <cleanup_stdio+0x3c>)
 800377e:	4299      	cmp	r1, r3
 8003780:	d004      	beq.n	800378c <cleanup_stdio+0x30>
 8003782:	4620      	mov	r0, r4
 8003784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003788:	f000 bde0 	b.w	800434c <_fflush_r>
 800378c:	bd10      	pop	{r4, pc}
 800378e:	bf00      	nop
 8003790:	200040f4 	.word	0x200040f4
 8003794:	2000415c 	.word	0x2000415c
 8003798:	200041c4 	.word	0x200041c4

0800379c <global_stdio_init.part.0>:
 800379c:	b510      	push	{r4, lr}
 800379e:	4b0b      	ldr	r3, [pc, #44]	; (80037cc <global_stdio_init.part.0+0x30>)
 80037a0:	4c0b      	ldr	r4, [pc, #44]	; (80037d0 <global_stdio_init.part.0+0x34>)
 80037a2:	4a0c      	ldr	r2, [pc, #48]	; (80037d4 <global_stdio_init.part.0+0x38>)
 80037a4:	601a      	str	r2, [r3, #0]
 80037a6:	4620      	mov	r0, r4
 80037a8:	2200      	movs	r2, #0
 80037aa:	2104      	movs	r1, #4
 80037ac:	f7ff ffa6 	bl	80036fc <std>
 80037b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80037b4:	2201      	movs	r2, #1
 80037b6:	2109      	movs	r1, #9
 80037b8:	f7ff ffa0 	bl	80036fc <std>
 80037bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80037c0:	2202      	movs	r2, #2
 80037c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037c6:	2112      	movs	r1, #18
 80037c8:	f7ff bf98 	b.w	80036fc <std>
 80037cc:	2000422c 	.word	0x2000422c
 80037d0:	200040f4 	.word	0x200040f4
 80037d4:	08003745 	.word	0x08003745

080037d8 <__sfp_lock_acquire>:
 80037d8:	4801      	ldr	r0, [pc, #4]	; (80037e0 <__sfp_lock_acquire+0x8>)
 80037da:	f000 b963 	b.w	8003aa4 <__retarget_lock_acquire_recursive>
 80037de:	bf00      	nop
 80037e0:	20004235 	.word	0x20004235

080037e4 <__sfp_lock_release>:
 80037e4:	4801      	ldr	r0, [pc, #4]	; (80037ec <__sfp_lock_release+0x8>)
 80037e6:	f000 b95e 	b.w	8003aa6 <__retarget_lock_release_recursive>
 80037ea:	bf00      	nop
 80037ec:	20004235 	.word	0x20004235

080037f0 <__sinit>:
 80037f0:	b510      	push	{r4, lr}
 80037f2:	4604      	mov	r4, r0
 80037f4:	f7ff fff0 	bl	80037d8 <__sfp_lock_acquire>
 80037f8:	6a23      	ldr	r3, [r4, #32]
 80037fa:	b11b      	cbz	r3, 8003804 <__sinit+0x14>
 80037fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003800:	f7ff bff0 	b.w	80037e4 <__sfp_lock_release>
 8003804:	4b04      	ldr	r3, [pc, #16]	; (8003818 <__sinit+0x28>)
 8003806:	6223      	str	r3, [r4, #32]
 8003808:	4b04      	ldr	r3, [pc, #16]	; (800381c <__sinit+0x2c>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d1f5      	bne.n	80037fc <__sinit+0xc>
 8003810:	f7ff ffc4 	bl	800379c <global_stdio_init.part.0>
 8003814:	e7f2      	b.n	80037fc <__sinit+0xc>
 8003816:	bf00      	nop
 8003818:	0800375d 	.word	0x0800375d
 800381c:	2000422c 	.word	0x2000422c

08003820 <_fwalk_sglue>:
 8003820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003824:	4607      	mov	r7, r0
 8003826:	4688      	mov	r8, r1
 8003828:	4614      	mov	r4, r2
 800382a:	2600      	movs	r6, #0
 800382c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003830:	f1b9 0901 	subs.w	r9, r9, #1
 8003834:	d505      	bpl.n	8003842 <_fwalk_sglue+0x22>
 8003836:	6824      	ldr	r4, [r4, #0]
 8003838:	2c00      	cmp	r4, #0
 800383a:	d1f7      	bne.n	800382c <_fwalk_sglue+0xc>
 800383c:	4630      	mov	r0, r6
 800383e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003842:	89ab      	ldrh	r3, [r5, #12]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d907      	bls.n	8003858 <_fwalk_sglue+0x38>
 8003848:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800384c:	3301      	adds	r3, #1
 800384e:	d003      	beq.n	8003858 <_fwalk_sglue+0x38>
 8003850:	4629      	mov	r1, r5
 8003852:	4638      	mov	r0, r7
 8003854:	47c0      	blx	r8
 8003856:	4306      	orrs	r6, r0
 8003858:	3568      	adds	r5, #104	; 0x68
 800385a:	e7e9      	b.n	8003830 <_fwalk_sglue+0x10>

0800385c <iprintf>:
 800385c:	b40f      	push	{r0, r1, r2, r3}
 800385e:	b507      	push	{r0, r1, r2, lr}
 8003860:	4906      	ldr	r1, [pc, #24]	; (800387c <iprintf+0x20>)
 8003862:	ab04      	add	r3, sp, #16
 8003864:	6808      	ldr	r0, [r1, #0]
 8003866:	f853 2b04 	ldr.w	r2, [r3], #4
 800386a:	6881      	ldr	r1, [r0, #8]
 800386c:	9301      	str	r3, [sp, #4]
 800386e:	f000 fa3d 	bl	8003cec <_vfiprintf_r>
 8003872:	b003      	add	sp, #12
 8003874:	f85d eb04 	ldr.w	lr, [sp], #4
 8003878:	b004      	add	sp, #16
 800387a:	4770      	bx	lr
 800387c:	20000068 	.word	0x20000068

08003880 <__sread>:
 8003880:	b510      	push	{r4, lr}
 8003882:	460c      	mov	r4, r1
 8003884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003888:	f000 f8be 	bl	8003a08 <_read_r>
 800388c:	2800      	cmp	r0, #0
 800388e:	bfab      	itete	ge
 8003890:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003892:	89a3      	ldrhlt	r3, [r4, #12]
 8003894:	181b      	addge	r3, r3, r0
 8003896:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800389a:	bfac      	ite	ge
 800389c:	6563      	strge	r3, [r4, #84]	; 0x54
 800389e:	81a3      	strhlt	r3, [r4, #12]
 80038a0:	bd10      	pop	{r4, pc}

080038a2 <__swrite>:
 80038a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038a6:	461f      	mov	r7, r3
 80038a8:	898b      	ldrh	r3, [r1, #12]
 80038aa:	05db      	lsls	r3, r3, #23
 80038ac:	4605      	mov	r5, r0
 80038ae:	460c      	mov	r4, r1
 80038b0:	4616      	mov	r6, r2
 80038b2:	d505      	bpl.n	80038c0 <__swrite+0x1e>
 80038b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038b8:	2302      	movs	r3, #2
 80038ba:	2200      	movs	r2, #0
 80038bc:	f000 f892 	bl	80039e4 <_lseek_r>
 80038c0:	89a3      	ldrh	r3, [r4, #12]
 80038c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80038c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80038ca:	81a3      	strh	r3, [r4, #12]
 80038cc:	4632      	mov	r2, r6
 80038ce:	463b      	mov	r3, r7
 80038d0:	4628      	mov	r0, r5
 80038d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80038d6:	f000 b8a9 	b.w	8003a2c <_write_r>

080038da <__sseek>:
 80038da:	b510      	push	{r4, lr}
 80038dc:	460c      	mov	r4, r1
 80038de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038e2:	f000 f87f 	bl	80039e4 <_lseek_r>
 80038e6:	1c43      	adds	r3, r0, #1
 80038e8:	89a3      	ldrh	r3, [r4, #12]
 80038ea:	bf15      	itete	ne
 80038ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80038ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80038f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80038f6:	81a3      	strheq	r3, [r4, #12]
 80038f8:	bf18      	it	ne
 80038fa:	81a3      	strhne	r3, [r4, #12]
 80038fc:	bd10      	pop	{r4, pc}

080038fe <__sclose>:
 80038fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003902:	f000 b809 	b.w	8003918 <_close_r>

08003906 <memset>:
 8003906:	4402      	add	r2, r0
 8003908:	4603      	mov	r3, r0
 800390a:	4293      	cmp	r3, r2
 800390c:	d100      	bne.n	8003910 <memset+0xa>
 800390e:	4770      	bx	lr
 8003910:	f803 1b01 	strb.w	r1, [r3], #1
 8003914:	e7f9      	b.n	800390a <memset+0x4>
	...

08003918 <_close_r>:
 8003918:	b538      	push	{r3, r4, r5, lr}
 800391a:	4d06      	ldr	r5, [pc, #24]	; (8003934 <_close_r+0x1c>)
 800391c:	2300      	movs	r3, #0
 800391e:	4604      	mov	r4, r0
 8003920:	4608      	mov	r0, r1
 8003922:	602b      	str	r3, [r5, #0]
 8003924:	f7fd f9f9 	bl	8000d1a <_close>
 8003928:	1c43      	adds	r3, r0, #1
 800392a:	d102      	bne.n	8003932 <_close_r+0x1a>
 800392c:	682b      	ldr	r3, [r5, #0]
 800392e:	b103      	cbz	r3, 8003932 <_close_r+0x1a>
 8003930:	6023      	str	r3, [r4, #0]
 8003932:	bd38      	pop	{r3, r4, r5, pc}
 8003934:	20004230 	.word	0x20004230

08003938 <_reclaim_reent>:
 8003938:	4b29      	ldr	r3, [pc, #164]	; (80039e0 <_reclaim_reent+0xa8>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4283      	cmp	r3, r0
 800393e:	b570      	push	{r4, r5, r6, lr}
 8003940:	4604      	mov	r4, r0
 8003942:	d04b      	beq.n	80039dc <_reclaim_reent+0xa4>
 8003944:	69c3      	ldr	r3, [r0, #28]
 8003946:	b143      	cbz	r3, 800395a <_reclaim_reent+0x22>
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d144      	bne.n	80039d8 <_reclaim_reent+0xa0>
 800394e:	69e3      	ldr	r3, [r4, #28]
 8003950:	6819      	ldr	r1, [r3, #0]
 8003952:	b111      	cbz	r1, 800395a <_reclaim_reent+0x22>
 8003954:	4620      	mov	r0, r4
 8003956:	f000 f8a7 	bl	8003aa8 <_free_r>
 800395a:	6961      	ldr	r1, [r4, #20]
 800395c:	b111      	cbz	r1, 8003964 <_reclaim_reent+0x2c>
 800395e:	4620      	mov	r0, r4
 8003960:	f000 f8a2 	bl	8003aa8 <_free_r>
 8003964:	69e1      	ldr	r1, [r4, #28]
 8003966:	b111      	cbz	r1, 800396e <_reclaim_reent+0x36>
 8003968:	4620      	mov	r0, r4
 800396a:	f000 f89d 	bl	8003aa8 <_free_r>
 800396e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003970:	b111      	cbz	r1, 8003978 <_reclaim_reent+0x40>
 8003972:	4620      	mov	r0, r4
 8003974:	f000 f898 	bl	8003aa8 <_free_r>
 8003978:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800397a:	b111      	cbz	r1, 8003982 <_reclaim_reent+0x4a>
 800397c:	4620      	mov	r0, r4
 800397e:	f000 f893 	bl	8003aa8 <_free_r>
 8003982:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003984:	b111      	cbz	r1, 800398c <_reclaim_reent+0x54>
 8003986:	4620      	mov	r0, r4
 8003988:	f000 f88e 	bl	8003aa8 <_free_r>
 800398c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800398e:	b111      	cbz	r1, 8003996 <_reclaim_reent+0x5e>
 8003990:	4620      	mov	r0, r4
 8003992:	f000 f889 	bl	8003aa8 <_free_r>
 8003996:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8003998:	b111      	cbz	r1, 80039a0 <_reclaim_reent+0x68>
 800399a:	4620      	mov	r0, r4
 800399c:	f000 f884 	bl	8003aa8 <_free_r>
 80039a0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80039a2:	b111      	cbz	r1, 80039aa <_reclaim_reent+0x72>
 80039a4:	4620      	mov	r0, r4
 80039a6:	f000 f87f 	bl	8003aa8 <_free_r>
 80039aa:	6a23      	ldr	r3, [r4, #32]
 80039ac:	b1b3      	cbz	r3, 80039dc <_reclaim_reent+0xa4>
 80039ae:	4620      	mov	r0, r4
 80039b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80039b4:	4718      	bx	r3
 80039b6:	5949      	ldr	r1, [r1, r5]
 80039b8:	b941      	cbnz	r1, 80039cc <_reclaim_reent+0x94>
 80039ba:	3504      	adds	r5, #4
 80039bc:	69e3      	ldr	r3, [r4, #28]
 80039be:	2d80      	cmp	r5, #128	; 0x80
 80039c0:	68d9      	ldr	r1, [r3, #12]
 80039c2:	d1f8      	bne.n	80039b6 <_reclaim_reent+0x7e>
 80039c4:	4620      	mov	r0, r4
 80039c6:	f000 f86f 	bl	8003aa8 <_free_r>
 80039ca:	e7c0      	b.n	800394e <_reclaim_reent+0x16>
 80039cc:	680e      	ldr	r6, [r1, #0]
 80039ce:	4620      	mov	r0, r4
 80039d0:	f000 f86a 	bl	8003aa8 <_free_r>
 80039d4:	4631      	mov	r1, r6
 80039d6:	e7ef      	b.n	80039b8 <_reclaim_reent+0x80>
 80039d8:	2500      	movs	r5, #0
 80039da:	e7ef      	b.n	80039bc <_reclaim_reent+0x84>
 80039dc:	bd70      	pop	{r4, r5, r6, pc}
 80039de:	bf00      	nop
 80039e0:	20000068 	.word	0x20000068

080039e4 <_lseek_r>:
 80039e4:	b538      	push	{r3, r4, r5, lr}
 80039e6:	4d07      	ldr	r5, [pc, #28]	; (8003a04 <_lseek_r+0x20>)
 80039e8:	4604      	mov	r4, r0
 80039ea:	4608      	mov	r0, r1
 80039ec:	4611      	mov	r1, r2
 80039ee:	2200      	movs	r2, #0
 80039f0:	602a      	str	r2, [r5, #0]
 80039f2:	461a      	mov	r2, r3
 80039f4:	f7fd f9b8 	bl	8000d68 <_lseek>
 80039f8:	1c43      	adds	r3, r0, #1
 80039fa:	d102      	bne.n	8003a02 <_lseek_r+0x1e>
 80039fc:	682b      	ldr	r3, [r5, #0]
 80039fe:	b103      	cbz	r3, 8003a02 <_lseek_r+0x1e>
 8003a00:	6023      	str	r3, [r4, #0]
 8003a02:	bd38      	pop	{r3, r4, r5, pc}
 8003a04:	20004230 	.word	0x20004230

08003a08 <_read_r>:
 8003a08:	b538      	push	{r3, r4, r5, lr}
 8003a0a:	4d07      	ldr	r5, [pc, #28]	; (8003a28 <_read_r+0x20>)
 8003a0c:	4604      	mov	r4, r0
 8003a0e:	4608      	mov	r0, r1
 8003a10:	4611      	mov	r1, r2
 8003a12:	2200      	movs	r2, #0
 8003a14:	602a      	str	r2, [r5, #0]
 8003a16:	461a      	mov	r2, r3
 8003a18:	f7fd f946 	bl	8000ca8 <_read>
 8003a1c:	1c43      	adds	r3, r0, #1
 8003a1e:	d102      	bne.n	8003a26 <_read_r+0x1e>
 8003a20:	682b      	ldr	r3, [r5, #0]
 8003a22:	b103      	cbz	r3, 8003a26 <_read_r+0x1e>
 8003a24:	6023      	str	r3, [r4, #0]
 8003a26:	bd38      	pop	{r3, r4, r5, pc}
 8003a28:	20004230 	.word	0x20004230

08003a2c <_write_r>:
 8003a2c:	b538      	push	{r3, r4, r5, lr}
 8003a2e:	4d07      	ldr	r5, [pc, #28]	; (8003a4c <_write_r+0x20>)
 8003a30:	4604      	mov	r4, r0
 8003a32:	4608      	mov	r0, r1
 8003a34:	4611      	mov	r1, r2
 8003a36:	2200      	movs	r2, #0
 8003a38:	602a      	str	r2, [r5, #0]
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	f7fd f951 	bl	8000ce2 <_write>
 8003a40:	1c43      	adds	r3, r0, #1
 8003a42:	d102      	bne.n	8003a4a <_write_r+0x1e>
 8003a44:	682b      	ldr	r3, [r5, #0]
 8003a46:	b103      	cbz	r3, 8003a4a <_write_r+0x1e>
 8003a48:	6023      	str	r3, [r4, #0]
 8003a4a:	bd38      	pop	{r3, r4, r5, pc}
 8003a4c:	20004230 	.word	0x20004230

08003a50 <__errno>:
 8003a50:	4b01      	ldr	r3, [pc, #4]	; (8003a58 <__errno+0x8>)
 8003a52:	6818      	ldr	r0, [r3, #0]
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	20000068 	.word	0x20000068

08003a5c <__libc_init_array>:
 8003a5c:	b570      	push	{r4, r5, r6, lr}
 8003a5e:	4d0d      	ldr	r5, [pc, #52]	; (8003a94 <__libc_init_array+0x38>)
 8003a60:	4c0d      	ldr	r4, [pc, #52]	; (8003a98 <__libc_init_array+0x3c>)
 8003a62:	1b64      	subs	r4, r4, r5
 8003a64:	10a4      	asrs	r4, r4, #2
 8003a66:	2600      	movs	r6, #0
 8003a68:	42a6      	cmp	r6, r4
 8003a6a:	d109      	bne.n	8003a80 <__libc_init_array+0x24>
 8003a6c:	4d0b      	ldr	r5, [pc, #44]	; (8003a9c <__libc_init_array+0x40>)
 8003a6e:	4c0c      	ldr	r4, [pc, #48]	; (8003aa0 <__libc_init_array+0x44>)
 8003a70:	f000 fdbe 	bl	80045f0 <_init>
 8003a74:	1b64      	subs	r4, r4, r5
 8003a76:	10a4      	asrs	r4, r4, #2
 8003a78:	2600      	movs	r6, #0
 8003a7a:	42a6      	cmp	r6, r4
 8003a7c:	d105      	bne.n	8003a8a <__libc_init_array+0x2e>
 8003a7e:	bd70      	pop	{r4, r5, r6, pc}
 8003a80:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a84:	4798      	blx	r3
 8003a86:	3601      	adds	r6, #1
 8003a88:	e7ee      	b.n	8003a68 <__libc_init_array+0xc>
 8003a8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a8e:	4798      	blx	r3
 8003a90:	3601      	adds	r6, #1
 8003a92:	e7f2      	b.n	8003a7a <__libc_init_array+0x1e>
 8003a94:	08004814 	.word	0x08004814
 8003a98:	08004814 	.word	0x08004814
 8003a9c:	08004814 	.word	0x08004814
 8003aa0:	08004818 	.word	0x08004818

08003aa4 <__retarget_lock_acquire_recursive>:
 8003aa4:	4770      	bx	lr

08003aa6 <__retarget_lock_release_recursive>:
 8003aa6:	4770      	bx	lr

08003aa8 <_free_r>:
 8003aa8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003aaa:	2900      	cmp	r1, #0
 8003aac:	d044      	beq.n	8003b38 <_free_r+0x90>
 8003aae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ab2:	9001      	str	r0, [sp, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f1a1 0404 	sub.w	r4, r1, #4
 8003aba:	bfb8      	it	lt
 8003abc:	18e4      	addlt	r4, r4, r3
 8003abe:	f000 f8df 	bl	8003c80 <__malloc_lock>
 8003ac2:	4a1e      	ldr	r2, [pc, #120]	; (8003b3c <_free_r+0x94>)
 8003ac4:	9801      	ldr	r0, [sp, #4]
 8003ac6:	6813      	ldr	r3, [r2, #0]
 8003ac8:	b933      	cbnz	r3, 8003ad8 <_free_r+0x30>
 8003aca:	6063      	str	r3, [r4, #4]
 8003acc:	6014      	str	r4, [r2, #0]
 8003ace:	b003      	add	sp, #12
 8003ad0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003ad4:	f000 b8da 	b.w	8003c8c <__malloc_unlock>
 8003ad8:	42a3      	cmp	r3, r4
 8003ada:	d908      	bls.n	8003aee <_free_r+0x46>
 8003adc:	6825      	ldr	r5, [r4, #0]
 8003ade:	1961      	adds	r1, r4, r5
 8003ae0:	428b      	cmp	r3, r1
 8003ae2:	bf01      	itttt	eq
 8003ae4:	6819      	ldreq	r1, [r3, #0]
 8003ae6:	685b      	ldreq	r3, [r3, #4]
 8003ae8:	1949      	addeq	r1, r1, r5
 8003aea:	6021      	streq	r1, [r4, #0]
 8003aec:	e7ed      	b.n	8003aca <_free_r+0x22>
 8003aee:	461a      	mov	r2, r3
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	b10b      	cbz	r3, 8003af8 <_free_r+0x50>
 8003af4:	42a3      	cmp	r3, r4
 8003af6:	d9fa      	bls.n	8003aee <_free_r+0x46>
 8003af8:	6811      	ldr	r1, [r2, #0]
 8003afa:	1855      	adds	r5, r2, r1
 8003afc:	42a5      	cmp	r5, r4
 8003afe:	d10b      	bne.n	8003b18 <_free_r+0x70>
 8003b00:	6824      	ldr	r4, [r4, #0]
 8003b02:	4421      	add	r1, r4
 8003b04:	1854      	adds	r4, r2, r1
 8003b06:	42a3      	cmp	r3, r4
 8003b08:	6011      	str	r1, [r2, #0]
 8003b0a:	d1e0      	bne.n	8003ace <_free_r+0x26>
 8003b0c:	681c      	ldr	r4, [r3, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	6053      	str	r3, [r2, #4]
 8003b12:	440c      	add	r4, r1
 8003b14:	6014      	str	r4, [r2, #0]
 8003b16:	e7da      	b.n	8003ace <_free_r+0x26>
 8003b18:	d902      	bls.n	8003b20 <_free_r+0x78>
 8003b1a:	230c      	movs	r3, #12
 8003b1c:	6003      	str	r3, [r0, #0]
 8003b1e:	e7d6      	b.n	8003ace <_free_r+0x26>
 8003b20:	6825      	ldr	r5, [r4, #0]
 8003b22:	1961      	adds	r1, r4, r5
 8003b24:	428b      	cmp	r3, r1
 8003b26:	bf04      	itt	eq
 8003b28:	6819      	ldreq	r1, [r3, #0]
 8003b2a:	685b      	ldreq	r3, [r3, #4]
 8003b2c:	6063      	str	r3, [r4, #4]
 8003b2e:	bf04      	itt	eq
 8003b30:	1949      	addeq	r1, r1, r5
 8003b32:	6021      	streq	r1, [r4, #0]
 8003b34:	6054      	str	r4, [r2, #4]
 8003b36:	e7ca      	b.n	8003ace <_free_r+0x26>
 8003b38:	b003      	add	sp, #12
 8003b3a:	bd30      	pop	{r4, r5, pc}
 8003b3c:	20004238 	.word	0x20004238

08003b40 <sbrk_aligned>:
 8003b40:	b570      	push	{r4, r5, r6, lr}
 8003b42:	4e0e      	ldr	r6, [pc, #56]	; (8003b7c <sbrk_aligned+0x3c>)
 8003b44:	460c      	mov	r4, r1
 8003b46:	6831      	ldr	r1, [r6, #0]
 8003b48:	4605      	mov	r5, r0
 8003b4a:	b911      	cbnz	r1, 8003b52 <sbrk_aligned+0x12>
 8003b4c:	f000 fcbc 	bl	80044c8 <_sbrk_r>
 8003b50:	6030      	str	r0, [r6, #0]
 8003b52:	4621      	mov	r1, r4
 8003b54:	4628      	mov	r0, r5
 8003b56:	f000 fcb7 	bl	80044c8 <_sbrk_r>
 8003b5a:	1c43      	adds	r3, r0, #1
 8003b5c:	d00a      	beq.n	8003b74 <sbrk_aligned+0x34>
 8003b5e:	1cc4      	adds	r4, r0, #3
 8003b60:	f024 0403 	bic.w	r4, r4, #3
 8003b64:	42a0      	cmp	r0, r4
 8003b66:	d007      	beq.n	8003b78 <sbrk_aligned+0x38>
 8003b68:	1a21      	subs	r1, r4, r0
 8003b6a:	4628      	mov	r0, r5
 8003b6c:	f000 fcac 	bl	80044c8 <_sbrk_r>
 8003b70:	3001      	adds	r0, #1
 8003b72:	d101      	bne.n	8003b78 <sbrk_aligned+0x38>
 8003b74:	f04f 34ff 	mov.w	r4, #4294967295
 8003b78:	4620      	mov	r0, r4
 8003b7a:	bd70      	pop	{r4, r5, r6, pc}
 8003b7c:	2000423c 	.word	0x2000423c

08003b80 <_malloc_r>:
 8003b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b84:	1ccd      	adds	r5, r1, #3
 8003b86:	f025 0503 	bic.w	r5, r5, #3
 8003b8a:	3508      	adds	r5, #8
 8003b8c:	2d0c      	cmp	r5, #12
 8003b8e:	bf38      	it	cc
 8003b90:	250c      	movcc	r5, #12
 8003b92:	2d00      	cmp	r5, #0
 8003b94:	4607      	mov	r7, r0
 8003b96:	db01      	blt.n	8003b9c <_malloc_r+0x1c>
 8003b98:	42a9      	cmp	r1, r5
 8003b9a:	d905      	bls.n	8003ba8 <_malloc_r+0x28>
 8003b9c:	230c      	movs	r3, #12
 8003b9e:	603b      	str	r3, [r7, #0]
 8003ba0:	2600      	movs	r6, #0
 8003ba2:	4630      	mov	r0, r6
 8003ba4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ba8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003c7c <_malloc_r+0xfc>
 8003bac:	f000 f868 	bl	8003c80 <__malloc_lock>
 8003bb0:	f8d8 3000 	ldr.w	r3, [r8]
 8003bb4:	461c      	mov	r4, r3
 8003bb6:	bb5c      	cbnz	r4, 8003c10 <_malloc_r+0x90>
 8003bb8:	4629      	mov	r1, r5
 8003bba:	4638      	mov	r0, r7
 8003bbc:	f7ff ffc0 	bl	8003b40 <sbrk_aligned>
 8003bc0:	1c43      	adds	r3, r0, #1
 8003bc2:	4604      	mov	r4, r0
 8003bc4:	d155      	bne.n	8003c72 <_malloc_r+0xf2>
 8003bc6:	f8d8 4000 	ldr.w	r4, [r8]
 8003bca:	4626      	mov	r6, r4
 8003bcc:	2e00      	cmp	r6, #0
 8003bce:	d145      	bne.n	8003c5c <_malloc_r+0xdc>
 8003bd0:	2c00      	cmp	r4, #0
 8003bd2:	d048      	beq.n	8003c66 <_malloc_r+0xe6>
 8003bd4:	6823      	ldr	r3, [r4, #0]
 8003bd6:	4631      	mov	r1, r6
 8003bd8:	4638      	mov	r0, r7
 8003bda:	eb04 0903 	add.w	r9, r4, r3
 8003bde:	f000 fc73 	bl	80044c8 <_sbrk_r>
 8003be2:	4581      	cmp	r9, r0
 8003be4:	d13f      	bne.n	8003c66 <_malloc_r+0xe6>
 8003be6:	6821      	ldr	r1, [r4, #0]
 8003be8:	1a6d      	subs	r5, r5, r1
 8003bea:	4629      	mov	r1, r5
 8003bec:	4638      	mov	r0, r7
 8003bee:	f7ff ffa7 	bl	8003b40 <sbrk_aligned>
 8003bf2:	3001      	adds	r0, #1
 8003bf4:	d037      	beq.n	8003c66 <_malloc_r+0xe6>
 8003bf6:	6823      	ldr	r3, [r4, #0]
 8003bf8:	442b      	add	r3, r5
 8003bfa:	6023      	str	r3, [r4, #0]
 8003bfc:	f8d8 3000 	ldr.w	r3, [r8]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d038      	beq.n	8003c76 <_malloc_r+0xf6>
 8003c04:	685a      	ldr	r2, [r3, #4]
 8003c06:	42a2      	cmp	r2, r4
 8003c08:	d12b      	bne.n	8003c62 <_malloc_r+0xe2>
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	605a      	str	r2, [r3, #4]
 8003c0e:	e00f      	b.n	8003c30 <_malloc_r+0xb0>
 8003c10:	6822      	ldr	r2, [r4, #0]
 8003c12:	1b52      	subs	r2, r2, r5
 8003c14:	d41f      	bmi.n	8003c56 <_malloc_r+0xd6>
 8003c16:	2a0b      	cmp	r2, #11
 8003c18:	d917      	bls.n	8003c4a <_malloc_r+0xca>
 8003c1a:	1961      	adds	r1, r4, r5
 8003c1c:	42a3      	cmp	r3, r4
 8003c1e:	6025      	str	r5, [r4, #0]
 8003c20:	bf18      	it	ne
 8003c22:	6059      	strne	r1, [r3, #4]
 8003c24:	6863      	ldr	r3, [r4, #4]
 8003c26:	bf08      	it	eq
 8003c28:	f8c8 1000 	streq.w	r1, [r8]
 8003c2c:	5162      	str	r2, [r4, r5]
 8003c2e:	604b      	str	r3, [r1, #4]
 8003c30:	4638      	mov	r0, r7
 8003c32:	f104 060b 	add.w	r6, r4, #11
 8003c36:	f000 f829 	bl	8003c8c <__malloc_unlock>
 8003c3a:	f026 0607 	bic.w	r6, r6, #7
 8003c3e:	1d23      	adds	r3, r4, #4
 8003c40:	1af2      	subs	r2, r6, r3
 8003c42:	d0ae      	beq.n	8003ba2 <_malloc_r+0x22>
 8003c44:	1b9b      	subs	r3, r3, r6
 8003c46:	50a3      	str	r3, [r4, r2]
 8003c48:	e7ab      	b.n	8003ba2 <_malloc_r+0x22>
 8003c4a:	42a3      	cmp	r3, r4
 8003c4c:	6862      	ldr	r2, [r4, #4]
 8003c4e:	d1dd      	bne.n	8003c0c <_malloc_r+0x8c>
 8003c50:	f8c8 2000 	str.w	r2, [r8]
 8003c54:	e7ec      	b.n	8003c30 <_malloc_r+0xb0>
 8003c56:	4623      	mov	r3, r4
 8003c58:	6864      	ldr	r4, [r4, #4]
 8003c5a:	e7ac      	b.n	8003bb6 <_malloc_r+0x36>
 8003c5c:	4634      	mov	r4, r6
 8003c5e:	6876      	ldr	r6, [r6, #4]
 8003c60:	e7b4      	b.n	8003bcc <_malloc_r+0x4c>
 8003c62:	4613      	mov	r3, r2
 8003c64:	e7cc      	b.n	8003c00 <_malloc_r+0x80>
 8003c66:	230c      	movs	r3, #12
 8003c68:	603b      	str	r3, [r7, #0]
 8003c6a:	4638      	mov	r0, r7
 8003c6c:	f000 f80e 	bl	8003c8c <__malloc_unlock>
 8003c70:	e797      	b.n	8003ba2 <_malloc_r+0x22>
 8003c72:	6025      	str	r5, [r4, #0]
 8003c74:	e7dc      	b.n	8003c30 <_malloc_r+0xb0>
 8003c76:	605b      	str	r3, [r3, #4]
 8003c78:	deff      	udf	#255	; 0xff
 8003c7a:	bf00      	nop
 8003c7c:	20004238 	.word	0x20004238

08003c80 <__malloc_lock>:
 8003c80:	4801      	ldr	r0, [pc, #4]	; (8003c88 <__malloc_lock+0x8>)
 8003c82:	f7ff bf0f 	b.w	8003aa4 <__retarget_lock_acquire_recursive>
 8003c86:	bf00      	nop
 8003c88:	20004234 	.word	0x20004234

08003c8c <__malloc_unlock>:
 8003c8c:	4801      	ldr	r0, [pc, #4]	; (8003c94 <__malloc_unlock+0x8>)
 8003c8e:	f7ff bf0a 	b.w	8003aa6 <__retarget_lock_release_recursive>
 8003c92:	bf00      	nop
 8003c94:	20004234 	.word	0x20004234

08003c98 <__sfputc_r>:
 8003c98:	6893      	ldr	r3, [r2, #8]
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	b410      	push	{r4}
 8003ca0:	6093      	str	r3, [r2, #8]
 8003ca2:	da08      	bge.n	8003cb6 <__sfputc_r+0x1e>
 8003ca4:	6994      	ldr	r4, [r2, #24]
 8003ca6:	42a3      	cmp	r3, r4
 8003ca8:	db01      	blt.n	8003cae <__sfputc_r+0x16>
 8003caa:	290a      	cmp	r1, #10
 8003cac:	d103      	bne.n	8003cb6 <__sfputc_r+0x1e>
 8003cae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003cb2:	f000 bb73 	b.w	800439c <__swbuf_r>
 8003cb6:	6813      	ldr	r3, [r2, #0]
 8003cb8:	1c58      	adds	r0, r3, #1
 8003cba:	6010      	str	r0, [r2, #0]
 8003cbc:	7019      	strb	r1, [r3, #0]
 8003cbe:	4608      	mov	r0, r1
 8003cc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <__sfputs_r>:
 8003cc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cc8:	4606      	mov	r6, r0
 8003cca:	460f      	mov	r7, r1
 8003ccc:	4614      	mov	r4, r2
 8003cce:	18d5      	adds	r5, r2, r3
 8003cd0:	42ac      	cmp	r4, r5
 8003cd2:	d101      	bne.n	8003cd8 <__sfputs_r+0x12>
 8003cd4:	2000      	movs	r0, #0
 8003cd6:	e007      	b.n	8003ce8 <__sfputs_r+0x22>
 8003cd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cdc:	463a      	mov	r2, r7
 8003cde:	4630      	mov	r0, r6
 8003ce0:	f7ff ffda 	bl	8003c98 <__sfputc_r>
 8003ce4:	1c43      	adds	r3, r0, #1
 8003ce6:	d1f3      	bne.n	8003cd0 <__sfputs_r+0xa>
 8003ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003cec <_vfiprintf_r>:
 8003cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cf0:	460d      	mov	r5, r1
 8003cf2:	b09d      	sub	sp, #116	; 0x74
 8003cf4:	4614      	mov	r4, r2
 8003cf6:	4698      	mov	r8, r3
 8003cf8:	4606      	mov	r6, r0
 8003cfa:	b118      	cbz	r0, 8003d04 <_vfiprintf_r+0x18>
 8003cfc:	6a03      	ldr	r3, [r0, #32]
 8003cfe:	b90b      	cbnz	r3, 8003d04 <_vfiprintf_r+0x18>
 8003d00:	f7ff fd76 	bl	80037f0 <__sinit>
 8003d04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003d06:	07d9      	lsls	r1, r3, #31
 8003d08:	d405      	bmi.n	8003d16 <_vfiprintf_r+0x2a>
 8003d0a:	89ab      	ldrh	r3, [r5, #12]
 8003d0c:	059a      	lsls	r2, r3, #22
 8003d0e:	d402      	bmi.n	8003d16 <_vfiprintf_r+0x2a>
 8003d10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003d12:	f7ff fec7 	bl	8003aa4 <__retarget_lock_acquire_recursive>
 8003d16:	89ab      	ldrh	r3, [r5, #12]
 8003d18:	071b      	lsls	r3, r3, #28
 8003d1a:	d501      	bpl.n	8003d20 <_vfiprintf_r+0x34>
 8003d1c:	692b      	ldr	r3, [r5, #16]
 8003d1e:	b99b      	cbnz	r3, 8003d48 <_vfiprintf_r+0x5c>
 8003d20:	4629      	mov	r1, r5
 8003d22:	4630      	mov	r0, r6
 8003d24:	f000 fb78 	bl	8004418 <__swsetup_r>
 8003d28:	b170      	cbz	r0, 8003d48 <_vfiprintf_r+0x5c>
 8003d2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003d2c:	07dc      	lsls	r4, r3, #31
 8003d2e:	d504      	bpl.n	8003d3a <_vfiprintf_r+0x4e>
 8003d30:	f04f 30ff 	mov.w	r0, #4294967295
 8003d34:	b01d      	add	sp, #116	; 0x74
 8003d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d3a:	89ab      	ldrh	r3, [r5, #12]
 8003d3c:	0598      	lsls	r0, r3, #22
 8003d3e:	d4f7      	bmi.n	8003d30 <_vfiprintf_r+0x44>
 8003d40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003d42:	f7ff feb0 	bl	8003aa6 <__retarget_lock_release_recursive>
 8003d46:	e7f3      	b.n	8003d30 <_vfiprintf_r+0x44>
 8003d48:	2300      	movs	r3, #0
 8003d4a:	9309      	str	r3, [sp, #36]	; 0x24
 8003d4c:	2320      	movs	r3, #32
 8003d4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003d52:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d56:	2330      	movs	r3, #48	; 0x30
 8003d58:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003f0c <_vfiprintf_r+0x220>
 8003d5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003d60:	f04f 0901 	mov.w	r9, #1
 8003d64:	4623      	mov	r3, r4
 8003d66:	469a      	mov	sl, r3
 8003d68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d6c:	b10a      	cbz	r2, 8003d72 <_vfiprintf_r+0x86>
 8003d6e:	2a25      	cmp	r2, #37	; 0x25
 8003d70:	d1f9      	bne.n	8003d66 <_vfiprintf_r+0x7a>
 8003d72:	ebba 0b04 	subs.w	fp, sl, r4
 8003d76:	d00b      	beq.n	8003d90 <_vfiprintf_r+0xa4>
 8003d78:	465b      	mov	r3, fp
 8003d7a:	4622      	mov	r2, r4
 8003d7c:	4629      	mov	r1, r5
 8003d7e:	4630      	mov	r0, r6
 8003d80:	f7ff ffa1 	bl	8003cc6 <__sfputs_r>
 8003d84:	3001      	adds	r0, #1
 8003d86:	f000 80a9 	beq.w	8003edc <_vfiprintf_r+0x1f0>
 8003d8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d8c:	445a      	add	r2, fp
 8003d8e:	9209      	str	r2, [sp, #36]	; 0x24
 8003d90:	f89a 3000 	ldrb.w	r3, [sl]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	f000 80a1 	beq.w	8003edc <_vfiprintf_r+0x1f0>
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003da0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003da4:	f10a 0a01 	add.w	sl, sl, #1
 8003da8:	9304      	str	r3, [sp, #16]
 8003daa:	9307      	str	r3, [sp, #28]
 8003dac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003db0:	931a      	str	r3, [sp, #104]	; 0x68
 8003db2:	4654      	mov	r4, sl
 8003db4:	2205      	movs	r2, #5
 8003db6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dba:	4854      	ldr	r0, [pc, #336]	; (8003f0c <_vfiprintf_r+0x220>)
 8003dbc:	f7fc fa10 	bl	80001e0 <memchr>
 8003dc0:	9a04      	ldr	r2, [sp, #16]
 8003dc2:	b9d8      	cbnz	r0, 8003dfc <_vfiprintf_r+0x110>
 8003dc4:	06d1      	lsls	r1, r2, #27
 8003dc6:	bf44      	itt	mi
 8003dc8:	2320      	movmi	r3, #32
 8003dca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003dce:	0713      	lsls	r3, r2, #28
 8003dd0:	bf44      	itt	mi
 8003dd2:	232b      	movmi	r3, #43	; 0x2b
 8003dd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003dd8:	f89a 3000 	ldrb.w	r3, [sl]
 8003ddc:	2b2a      	cmp	r3, #42	; 0x2a
 8003dde:	d015      	beq.n	8003e0c <_vfiprintf_r+0x120>
 8003de0:	9a07      	ldr	r2, [sp, #28]
 8003de2:	4654      	mov	r4, sl
 8003de4:	2000      	movs	r0, #0
 8003de6:	f04f 0c0a 	mov.w	ip, #10
 8003dea:	4621      	mov	r1, r4
 8003dec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003df0:	3b30      	subs	r3, #48	; 0x30
 8003df2:	2b09      	cmp	r3, #9
 8003df4:	d94d      	bls.n	8003e92 <_vfiprintf_r+0x1a6>
 8003df6:	b1b0      	cbz	r0, 8003e26 <_vfiprintf_r+0x13a>
 8003df8:	9207      	str	r2, [sp, #28]
 8003dfa:	e014      	b.n	8003e26 <_vfiprintf_r+0x13a>
 8003dfc:	eba0 0308 	sub.w	r3, r0, r8
 8003e00:	fa09 f303 	lsl.w	r3, r9, r3
 8003e04:	4313      	orrs	r3, r2
 8003e06:	9304      	str	r3, [sp, #16]
 8003e08:	46a2      	mov	sl, r4
 8003e0a:	e7d2      	b.n	8003db2 <_vfiprintf_r+0xc6>
 8003e0c:	9b03      	ldr	r3, [sp, #12]
 8003e0e:	1d19      	adds	r1, r3, #4
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	9103      	str	r1, [sp, #12]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	bfbb      	ittet	lt
 8003e18:	425b      	neglt	r3, r3
 8003e1a:	f042 0202 	orrlt.w	r2, r2, #2
 8003e1e:	9307      	strge	r3, [sp, #28]
 8003e20:	9307      	strlt	r3, [sp, #28]
 8003e22:	bfb8      	it	lt
 8003e24:	9204      	strlt	r2, [sp, #16]
 8003e26:	7823      	ldrb	r3, [r4, #0]
 8003e28:	2b2e      	cmp	r3, #46	; 0x2e
 8003e2a:	d10c      	bne.n	8003e46 <_vfiprintf_r+0x15a>
 8003e2c:	7863      	ldrb	r3, [r4, #1]
 8003e2e:	2b2a      	cmp	r3, #42	; 0x2a
 8003e30:	d134      	bne.n	8003e9c <_vfiprintf_r+0x1b0>
 8003e32:	9b03      	ldr	r3, [sp, #12]
 8003e34:	1d1a      	adds	r2, r3, #4
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	9203      	str	r2, [sp, #12]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	bfb8      	it	lt
 8003e3e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003e42:	3402      	adds	r4, #2
 8003e44:	9305      	str	r3, [sp, #20]
 8003e46:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003f1c <_vfiprintf_r+0x230>
 8003e4a:	7821      	ldrb	r1, [r4, #0]
 8003e4c:	2203      	movs	r2, #3
 8003e4e:	4650      	mov	r0, sl
 8003e50:	f7fc f9c6 	bl	80001e0 <memchr>
 8003e54:	b138      	cbz	r0, 8003e66 <_vfiprintf_r+0x17a>
 8003e56:	9b04      	ldr	r3, [sp, #16]
 8003e58:	eba0 000a 	sub.w	r0, r0, sl
 8003e5c:	2240      	movs	r2, #64	; 0x40
 8003e5e:	4082      	lsls	r2, r0
 8003e60:	4313      	orrs	r3, r2
 8003e62:	3401      	adds	r4, #1
 8003e64:	9304      	str	r3, [sp, #16]
 8003e66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e6a:	4829      	ldr	r0, [pc, #164]	; (8003f10 <_vfiprintf_r+0x224>)
 8003e6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003e70:	2206      	movs	r2, #6
 8003e72:	f7fc f9b5 	bl	80001e0 <memchr>
 8003e76:	2800      	cmp	r0, #0
 8003e78:	d03f      	beq.n	8003efa <_vfiprintf_r+0x20e>
 8003e7a:	4b26      	ldr	r3, [pc, #152]	; (8003f14 <_vfiprintf_r+0x228>)
 8003e7c:	bb1b      	cbnz	r3, 8003ec6 <_vfiprintf_r+0x1da>
 8003e7e:	9b03      	ldr	r3, [sp, #12]
 8003e80:	3307      	adds	r3, #7
 8003e82:	f023 0307 	bic.w	r3, r3, #7
 8003e86:	3308      	adds	r3, #8
 8003e88:	9303      	str	r3, [sp, #12]
 8003e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e8c:	443b      	add	r3, r7
 8003e8e:	9309      	str	r3, [sp, #36]	; 0x24
 8003e90:	e768      	b.n	8003d64 <_vfiprintf_r+0x78>
 8003e92:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e96:	460c      	mov	r4, r1
 8003e98:	2001      	movs	r0, #1
 8003e9a:	e7a6      	b.n	8003dea <_vfiprintf_r+0xfe>
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	3401      	adds	r4, #1
 8003ea0:	9305      	str	r3, [sp, #20]
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	f04f 0c0a 	mov.w	ip, #10
 8003ea8:	4620      	mov	r0, r4
 8003eaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003eae:	3a30      	subs	r2, #48	; 0x30
 8003eb0:	2a09      	cmp	r2, #9
 8003eb2:	d903      	bls.n	8003ebc <_vfiprintf_r+0x1d0>
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d0c6      	beq.n	8003e46 <_vfiprintf_r+0x15a>
 8003eb8:	9105      	str	r1, [sp, #20]
 8003eba:	e7c4      	b.n	8003e46 <_vfiprintf_r+0x15a>
 8003ebc:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ec0:	4604      	mov	r4, r0
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e7f0      	b.n	8003ea8 <_vfiprintf_r+0x1bc>
 8003ec6:	ab03      	add	r3, sp, #12
 8003ec8:	9300      	str	r3, [sp, #0]
 8003eca:	462a      	mov	r2, r5
 8003ecc:	4b12      	ldr	r3, [pc, #72]	; (8003f18 <_vfiprintf_r+0x22c>)
 8003ece:	a904      	add	r1, sp, #16
 8003ed0:	4630      	mov	r0, r6
 8003ed2:	f3af 8000 	nop.w
 8003ed6:	4607      	mov	r7, r0
 8003ed8:	1c78      	adds	r0, r7, #1
 8003eda:	d1d6      	bne.n	8003e8a <_vfiprintf_r+0x19e>
 8003edc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ede:	07d9      	lsls	r1, r3, #31
 8003ee0:	d405      	bmi.n	8003eee <_vfiprintf_r+0x202>
 8003ee2:	89ab      	ldrh	r3, [r5, #12]
 8003ee4:	059a      	lsls	r2, r3, #22
 8003ee6:	d402      	bmi.n	8003eee <_vfiprintf_r+0x202>
 8003ee8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003eea:	f7ff fddc 	bl	8003aa6 <__retarget_lock_release_recursive>
 8003eee:	89ab      	ldrh	r3, [r5, #12]
 8003ef0:	065b      	lsls	r3, r3, #25
 8003ef2:	f53f af1d 	bmi.w	8003d30 <_vfiprintf_r+0x44>
 8003ef6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ef8:	e71c      	b.n	8003d34 <_vfiprintf_r+0x48>
 8003efa:	ab03      	add	r3, sp, #12
 8003efc:	9300      	str	r3, [sp, #0]
 8003efe:	462a      	mov	r2, r5
 8003f00:	4b05      	ldr	r3, [pc, #20]	; (8003f18 <_vfiprintf_r+0x22c>)
 8003f02:	a904      	add	r1, sp, #16
 8003f04:	4630      	mov	r0, r6
 8003f06:	f000 f879 	bl	8003ffc <_printf_i>
 8003f0a:	e7e4      	b.n	8003ed6 <_vfiprintf_r+0x1ea>
 8003f0c:	080047d8 	.word	0x080047d8
 8003f10:	080047e2 	.word	0x080047e2
 8003f14:	00000000 	.word	0x00000000
 8003f18:	08003cc7 	.word	0x08003cc7
 8003f1c:	080047de 	.word	0x080047de

08003f20 <_printf_common>:
 8003f20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f24:	4616      	mov	r6, r2
 8003f26:	4699      	mov	r9, r3
 8003f28:	688a      	ldr	r2, [r1, #8]
 8003f2a:	690b      	ldr	r3, [r1, #16]
 8003f2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f30:	4293      	cmp	r3, r2
 8003f32:	bfb8      	it	lt
 8003f34:	4613      	movlt	r3, r2
 8003f36:	6033      	str	r3, [r6, #0]
 8003f38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f3c:	4607      	mov	r7, r0
 8003f3e:	460c      	mov	r4, r1
 8003f40:	b10a      	cbz	r2, 8003f46 <_printf_common+0x26>
 8003f42:	3301      	adds	r3, #1
 8003f44:	6033      	str	r3, [r6, #0]
 8003f46:	6823      	ldr	r3, [r4, #0]
 8003f48:	0699      	lsls	r1, r3, #26
 8003f4a:	bf42      	ittt	mi
 8003f4c:	6833      	ldrmi	r3, [r6, #0]
 8003f4e:	3302      	addmi	r3, #2
 8003f50:	6033      	strmi	r3, [r6, #0]
 8003f52:	6825      	ldr	r5, [r4, #0]
 8003f54:	f015 0506 	ands.w	r5, r5, #6
 8003f58:	d106      	bne.n	8003f68 <_printf_common+0x48>
 8003f5a:	f104 0a19 	add.w	sl, r4, #25
 8003f5e:	68e3      	ldr	r3, [r4, #12]
 8003f60:	6832      	ldr	r2, [r6, #0]
 8003f62:	1a9b      	subs	r3, r3, r2
 8003f64:	42ab      	cmp	r3, r5
 8003f66:	dc26      	bgt.n	8003fb6 <_printf_common+0x96>
 8003f68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003f6c:	1e13      	subs	r3, r2, #0
 8003f6e:	6822      	ldr	r2, [r4, #0]
 8003f70:	bf18      	it	ne
 8003f72:	2301      	movne	r3, #1
 8003f74:	0692      	lsls	r2, r2, #26
 8003f76:	d42b      	bmi.n	8003fd0 <_printf_common+0xb0>
 8003f78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f7c:	4649      	mov	r1, r9
 8003f7e:	4638      	mov	r0, r7
 8003f80:	47c0      	blx	r8
 8003f82:	3001      	adds	r0, #1
 8003f84:	d01e      	beq.n	8003fc4 <_printf_common+0xa4>
 8003f86:	6823      	ldr	r3, [r4, #0]
 8003f88:	6922      	ldr	r2, [r4, #16]
 8003f8a:	f003 0306 	and.w	r3, r3, #6
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	bf02      	ittt	eq
 8003f92:	68e5      	ldreq	r5, [r4, #12]
 8003f94:	6833      	ldreq	r3, [r6, #0]
 8003f96:	1aed      	subeq	r5, r5, r3
 8003f98:	68a3      	ldr	r3, [r4, #8]
 8003f9a:	bf0c      	ite	eq
 8003f9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fa0:	2500      	movne	r5, #0
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	bfc4      	itt	gt
 8003fa6:	1a9b      	subgt	r3, r3, r2
 8003fa8:	18ed      	addgt	r5, r5, r3
 8003faa:	2600      	movs	r6, #0
 8003fac:	341a      	adds	r4, #26
 8003fae:	42b5      	cmp	r5, r6
 8003fb0:	d11a      	bne.n	8003fe8 <_printf_common+0xc8>
 8003fb2:	2000      	movs	r0, #0
 8003fb4:	e008      	b.n	8003fc8 <_printf_common+0xa8>
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	4652      	mov	r2, sl
 8003fba:	4649      	mov	r1, r9
 8003fbc:	4638      	mov	r0, r7
 8003fbe:	47c0      	blx	r8
 8003fc0:	3001      	adds	r0, #1
 8003fc2:	d103      	bne.n	8003fcc <_printf_common+0xac>
 8003fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fcc:	3501      	adds	r5, #1
 8003fce:	e7c6      	b.n	8003f5e <_printf_common+0x3e>
 8003fd0:	18e1      	adds	r1, r4, r3
 8003fd2:	1c5a      	adds	r2, r3, #1
 8003fd4:	2030      	movs	r0, #48	; 0x30
 8003fd6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003fda:	4422      	add	r2, r4
 8003fdc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003fe0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003fe4:	3302      	adds	r3, #2
 8003fe6:	e7c7      	b.n	8003f78 <_printf_common+0x58>
 8003fe8:	2301      	movs	r3, #1
 8003fea:	4622      	mov	r2, r4
 8003fec:	4649      	mov	r1, r9
 8003fee:	4638      	mov	r0, r7
 8003ff0:	47c0      	blx	r8
 8003ff2:	3001      	adds	r0, #1
 8003ff4:	d0e6      	beq.n	8003fc4 <_printf_common+0xa4>
 8003ff6:	3601      	adds	r6, #1
 8003ff8:	e7d9      	b.n	8003fae <_printf_common+0x8e>
	...

08003ffc <_printf_i>:
 8003ffc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004000:	7e0f      	ldrb	r7, [r1, #24]
 8004002:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004004:	2f78      	cmp	r7, #120	; 0x78
 8004006:	4691      	mov	r9, r2
 8004008:	4680      	mov	r8, r0
 800400a:	460c      	mov	r4, r1
 800400c:	469a      	mov	sl, r3
 800400e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004012:	d807      	bhi.n	8004024 <_printf_i+0x28>
 8004014:	2f62      	cmp	r7, #98	; 0x62
 8004016:	d80a      	bhi.n	800402e <_printf_i+0x32>
 8004018:	2f00      	cmp	r7, #0
 800401a:	f000 80d4 	beq.w	80041c6 <_printf_i+0x1ca>
 800401e:	2f58      	cmp	r7, #88	; 0x58
 8004020:	f000 80c0 	beq.w	80041a4 <_printf_i+0x1a8>
 8004024:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004028:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800402c:	e03a      	b.n	80040a4 <_printf_i+0xa8>
 800402e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004032:	2b15      	cmp	r3, #21
 8004034:	d8f6      	bhi.n	8004024 <_printf_i+0x28>
 8004036:	a101      	add	r1, pc, #4	; (adr r1, 800403c <_printf_i+0x40>)
 8004038:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800403c:	08004095 	.word	0x08004095
 8004040:	080040a9 	.word	0x080040a9
 8004044:	08004025 	.word	0x08004025
 8004048:	08004025 	.word	0x08004025
 800404c:	08004025 	.word	0x08004025
 8004050:	08004025 	.word	0x08004025
 8004054:	080040a9 	.word	0x080040a9
 8004058:	08004025 	.word	0x08004025
 800405c:	08004025 	.word	0x08004025
 8004060:	08004025 	.word	0x08004025
 8004064:	08004025 	.word	0x08004025
 8004068:	080041ad 	.word	0x080041ad
 800406c:	080040d5 	.word	0x080040d5
 8004070:	08004167 	.word	0x08004167
 8004074:	08004025 	.word	0x08004025
 8004078:	08004025 	.word	0x08004025
 800407c:	080041cf 	.word	0x080041cf
 8004080:	08004025 	.word	0x08004025
 8004084:	080040d5 	.word	0x080040d5
 8004088:	08004025 	.word	0x08004025
 800408c:	08004025 	.word	0x08004025
 8004090:	0800416f 	.word	0x0800416f
 8004094:	682b      	ldr	r3, [r5, #0]
 8004096:	1d1a      	adds	r2, r3, #4
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	602a      	str	r2, [r5, #0]
 800409c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040a4:	2301      	movs	r3, #1
 80040a6:	e09f      	b.n	80041e8 <_printf_i+0x1ec>
 80040a8:	6820      	ldr	r0, [r4, #0]
 80040aa:	682b      	ldr	r3, [r5, #0]
 80040ac:	0607      	lsls	r7, r0, #24
 80040ae:	f103 0104 	add.w	r1, r3, #4
 80040b2:	6029      	str	r1, [r5, #0]
 80040b4:	d501      	bpl.n	80040ba <_printf_i+0xbe>
 80040b6:	681e      	ldr	r6, [r3, #0]
 80040b8:	e003      	b.n	80040c2 <_printf_i+0xc6>
 80040ba:	0646      	lsls	r6, r0, #25
 80040bc:	d5fb      	bpl.n	80040b6 <_printf_i+0xba>
 80040be:	f9b3 6000 	ldrsh.w	r6, [r3]
 80040c2:	2e00      	cmp	r6, #0
 80040c4:	da03      	bge.n	80040ce <_printf_i+0xd2>
 80040c6:	232d      	movs	r3, #45	; 0x2d
 80040c8:	4276      	negs	r6, r6
 80040ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040ce:	485a      	ldr	r0, [pc, #360]	; (8004238 <_printf_i+0x23c>)
 80040d0:	230a      	movs	r3, #10
 80040d2:	e012      	b.n	80040fa <_printf_i+0xfe>
 80040d4:	682b      	ldr	r3, [r5, #0]
 80040d6:	6820      	ldr	r0, [r4, #0]
 80040d8:	1d19      	adds	r1, r3, #4
 80040da:	6029      	str	r1, [r5, #0]
 80040dc:	0605      	lsls	r5, r0, #24
 80040de:	d501      	bpl.n	80040e4 <_printf_i+0xe8>
 80040e0:	681e      	ldr	r6, [r3, #0]
 80040e2:	e002      	b.n	80040ea <_printf_i+0xee>
 80040e4:	0641      	lsls	r1, r0, #25
 80040e6:	d5fb      	bpl.n	80040e0 <_printf_i+0xe4>
 80040e8:	881e      	ldrh	r6, [r3, #0]
 80040ea:	4853      	ldr	r0, [pc, #332]	; (8004238 <_printf_i+0x23c>)
 80040ec:	2f6f      	cmp	r7, #111	; 0x6f
 80040ee:	bf0c      	ite	eq
 80040f0:	2308      	moveq	r3, #8
 80040f2:	230a      	movne	r3, #10
 80040f4:	2100      	movs	r1, #0
 80040f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80040fa:	6865      	ldr	r5, [r4, #4]
 80040fc:	60a5      	str	r5, [r4, #8]
 80040fe:	2d00      	cmp	r5, #0
 8004100:	bfa2      	ittt	ge
 8004102:	6821      	ldrge	r1, [r4, #0]
 8004104:	f021 0104 	bicge.w	r1, r1, #4
 8004108:	6021      	strge	r1, [r4, #0]
 800410a:	b90e      	cbnz	r6, 8004110 <_printf_i+0x114>
 800410c:	2d00      	cmp	r5, #0
 800410e:	d04b      	beq.n	80041a8 <_printf_i+0x1ac>
 8004110:	4615      	mov	r5, r2
 8004112:	fbb6 f1f3 	udiv	r1, r6, r3
 8004116:	fb03 6711 	mls	r7, r3, r1, r6
 800411a:	5dc7      	ldrb	r7, [r0, r7]
 800411c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004120:	4637      	mov	r7, r6
 8004122:	42bb      	cmp	r3, r7
 8004124:	460e      	mov	r6, r1
 8004126:	d9f4      	bls.n	8004112 <_printf_i+0x116>
 8004128:	2b08      	cmp	r3, #8
 800412a:	d10b      	bne.n	8004144 <_printf_i+0x148>
 800412c:	6823      	ldr	r3, [r4, #0]
 800412e:	07de      	lsls	r6, r3, #31
 8004130:	d508      	bpl.n	8004144 <_printf_i+0x148>
 8004132:	6923      	ldr	r3, [r4, #16]
 8004134:	6861      	ldr	r1, [r4, #4]
 8004136:	4299      	cmp	r1, r3
 8004138:	bfde      	ittt	le
 800413a:	2330      	movle	r3, #48	; 0x30
 800413c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004140:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004144:	1b52      	subs	r2, r2, r5
 8004146:	6122      	str	r2, [r4, #16]
 8004148:	f8cd a000 	str.w	sl, [sp]
 800414c:	464b      	mov	r3, r9
 800414e:	aa03      	add	r2, sp, #12
 8004150:	4621      	mov	r1, r4
 8004152:	4640      	mov	r0, r8
 8004154:	f7ff fee4 	bl	8003f20 <_printf_common>
 8004158:	3001      	adds	r0, #1
 800415a:	d14a      	bne.n	80041f2 <_printf_i+0x1f6>
 800415c:	f04f 30ff 	mov.w	r0, #4294967295
 8004160:	b004      	add	sp, #16
 8004162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004166:	6823      	ldr	r3, [r4, #0]
 8004168:	f043 0320 	orr.w	r3, r3, #32
 800416c:	6023      	str	r3, [r4, #0]
 800416e:	4833      	ldr	r0, [pc, #204]	; (800423c <_printf_i+0x240>)
 8004170:	2778      	movs	r7, #120	; 0x78
 8004172:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004176:	6823      	ldr	r3, [r4, #0]
 8004178:	6829      	ldr	r1, [r5, #0]
 800417a:	061f      	lsls	r7, r3, #24
 800417c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004180:	d402      	bmi.n	8004188 <_printf_i+0x18c>
 8004182:	065f      	lsls	r7, r3, #25
 8004184:	bf48      	it	mi
 8004186:	b2b6      	uxthmi	r6, r6
 8004188:	07df      	lsls	r7, r3, #31
 800418a:	bf48      	it	mi
 800418c:	f043 0320 	orrmi.w	r3, r3, #32
 8004190:	6029      	str	r1, [r5, #0]
 8004192:	bf48      	it	mi
 8004194:	6023      	strmi	r3, [r4, #0]
 8004196:	b91e      	cbnz	r6, 80041a0 <_printf_i+0x1a4>
 8004198:	6823      	ldr	r3, [r4, #0]
 800419a:	f023 0320 	bic.w	r3, r3, #32
 800419e:	6023      	str	r3, [r4, #0]
 80041a0:	2310      	movs	r3, #16
 80041a2:	e7a7      	b.n	80040f4 <_printf_i+0xf8>
 80041a4:	4824      	ldr	r0, [pc, #144]	; (8004238 <_printf_i+0x23c>)
 80041a6:	e7e4      	b.n	8004172 <_printf_i+0x176>
 80041a8:	4615      	mov	r5, r2
 80041aa:	e7bd      	b.n	8004128 <_printf_i+0x12c>
 80041ac:	682b      	ldr	r3, [r5, #0]
 80041ae:	6826      	ldr	r6, [r4, #0]
 80041b0:	6961      	ldr	r1, [r4, #20]
 80041b2:	1d18      	adds	r0, r3, #4
 80041b4:	6028      	str	r0, [r5, #0]
 80041b6:	0635      	lsls	r5, r6, #24
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	d501      	bpl.n	80041c0 <_printf_i+0x1c4>
 80041bc:	6019      	str	r1, [r3, #0]
 80041be:	e002      	b.n	80041c6 <_printf_i+0x1ca>
 80041c0:	0670      	lsls	r0, r6, #25
 80041c2:	d5fb      	bpl.n	80041bc <_printf_i+0x1c0>
 80041c4:	8019      	strh	r1, [r3, #0]
 80041c6:	2300      	movs	r3, #0
 80041c8:	6123      	str	r3, [r4, #16]
 80041ca:	4615      	mov	r5, r2
 80041cc:	e7bc      	b.n	8004148 <_printf_i+0x14c>
 80041ce:	682b      	ldr	r3, [r5, #0]
 80041d0:	1d1a      	adds	r2, r3, #4
 80041d2:	602a      	str	r2, [r5, #0]
 80041d4:	681d      	ldr	r5, [r3, #0]
 80041d6:	6862      	ldr	r2, [r4, #4]
 80041d8:	2100      	movs	r1, #0
 80041da:	4628      	mov	r0, r5
 80041dc:	f7fc f800 	bl	80001e0 <memchr>
 80041e0:	b108      	cbz	r0, 80041e6 <_printf_i+0x1ea>
 80041e2:	1b40      	subs	r0, r0, r5
 80041e4:	6060      	str	r0, [r4, #4]
 80041e6:	6863      	ldr	r3, [r4, #4]
 80041e8:	6123      	str	r3, [r4, #16]
 80041ea:	2300      	movs	r3, #0
 80041ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041f0:	e7aa      	b.n	8004148 <_printf_i+0x14c>
 80041f2:	6923      	ldr	r3, [r4, #16]
 80041f4:	462a      	mov	r2, r5
 80041f6:	4649      	mov	r1, r9
 80041f8:	4640      	mov	r0, r8
 80041fa:	47d0      	blx	sl
 80041fc:	3001      	adds	r0, #1
 80041fe:	d0ad      	beq.n	800415c <_printf_i+0x160>
 8004200:	6823      	ldr	r3, [r4, #0]
 8004202:	079b      	lsls	r3, r3, #30
 8004204:	d413      	bmi.n	800422e <_printf_i+0x232>
 8004206:	68e0      	ldr	r0, [r4, #12]
 8004208:	9b03      	ldr	r3, [sp, #12]
 800420a:	4298      	cmp	r0, r3
 800420c:	bfb8      	it	lt
 800420e:	4618      	movlt	r0, r3
 8004210:	e7a6      	b.n	8004160 <_printf_i+0x164>
 8004212:	2301      	movs	r3, #1
 8004214:	4632      	mov	r2, r6
 8004216:	4649      	mov	r1, r9
 8004218:	4640      	mov	r0, r8
 800421a:	47d0      	blx	sl
 800421c:	3001      	adds	r0, #1
 800421e:	d09d      	beq.n	800415c <_printf_i+0x160>
 8004220:	3501      	adds	r5, #1
 8004222:	68e3      	ldr	r3, [r4, #12]
 8004224:	9903      	ldr	r1, [sp, #12]
 8004226:	1a5b      	subs	r3, r3, r1
 8004228:	42ab      	cmp	r3, r5
 800422a:	dcf2      	bgt.n	8004212 <_printf_i+0x216>
 800422c:	e7eb      	b.n	8004206 <_printf_i+0x20a>
 800422e:	2500      	movs	r5, #0
 8004230:	f104 0619 	add.w	r6, r4, #25
 8004234:	e7f5      	b.n	8004222 <_printf_i+0x226>
 8004236:	bf00      	nop
 8004238:	080047e9 	.word	0x080047e9
 800423c:	080047fa 	.word	0x080047fa

08004240 <__sflush_r>:
 8004240:	898a      	ldrh	r2, [r1, #12]
 8004242:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004246:	4605      	mov	r5, r0
 8004248:	0710      	lsls	r0, r2, #28
 800424a:	460c      	mov	r4, r1
 800424c:	d458      	bmi.n	8004300 <__sflush_r+0xc0>
 800424e:	684b      	ldr	r3, [r1, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	dc05      	bgt.n	8004260 <__sflush_r+0x20>
 8004254:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004256:	2b00      	cmp	r3, #0
 8004258:	dc02      	bgt.n	8004260 <__sflush_r+0x20>
 800425a:	2000      	movs	r0, #0
 800425c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004260:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004262:	2e00      	cmp	r6, #0
 8004264:	d0f9      	beq.n	800425a <__sflush_r+0x1a>
 8004266:	2300      	movs	r3, #0
 8004268:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800426c:	682f      	ldr	r7, [r5, #0]
 800426e:	6a21      	ldr	r1, [r4, #32]
 8004270:	602b      	str	r3, [r5, #0]
 8004272:	d032      	beq.n	80042da <__sflush_r+0x9a>
 8004274:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004276:	89a3      	ldrh	r3, [r4, #12]
 8004278:	075a      	lsls	r2, r3, #29
 800427a:	d505      	bpl.n	8004288 <__sflush_r+0x48>
 800427c:	6863      	ldr	r3, [r4, #4]
 800427e:	1ac0      	subs	r0, r0, r3
 8004280:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004282:	b10b      	cbz	r3, 8004288 <__sflush_r+0x48>
 8004284:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004286:	1ac0      	subs	r0, r0, r3
 8004288:	2300      	movs	r3, #0
 800428a:	4602      	mov	r2, r0
 800428c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800428e:	6a21      	ldr	r1, [r4, #32]
 8004290:	4628      	mov	r0, r5
 8004292:	47b0      	blx	r6
 8004294:	1c43      	adds	r3, r0, #1
 8004296:	89a3      	ldrh	r3, [r4, #12]
 8004298:	d106      	bne.n	80042a8 <__sflush_r+0x68>
 800429a:	6829      	ldr	r1, [r5, #0]
 800429c:	291d      	cmp	r1, #29
 800429e:	d82b      	bhi.n	80042f8 <__sflush_r+0xb8>
 80042a0:	4a29      	ldr	r2, [pc, #164]	; (8004348 <__sflush_r+0x108>)
 80042a2:	410a      	asrs	r2, r1
 80042a4:	07d6      	lsls	r6, r2, #31
 80042a6:	d427      	bmi.n	80042f8 <__sflush_r+0xb8>
 80042a8:	2200      	movs	r2, #0
 80042aa:	6062      	str	r2, [r4, #4]
 80042ac:	04d9      	lsls	r1, r3, #19
 80042ae:	6922      	ldr	r2, [r4, #16]
 80042b0:	6022      	str	r2, [r4, #0]
 80042b2:	d504      	bpl.n	80042be <__sflush_r+0x7e>
 80042b4:	1c42      	adds	r2, r0, #1
 80042b6:	d101      	bne.n	80042bc <__sflush_r+0x7c>
 80042b8:	682b      	ldr	r3, [r5, #0]
 80042ba:	b903      	cbnz	r3, 80042be <__sflush_r+0x7e>
 80042bc:	6560      	str	r0, [r4, #84]	; 0x54
 80042be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80042c0:	602f      	str	r7, [r5, #0]
 80042c2:	2900      	cmp	r1, #0
 80042c4:	d0c9      	beq.n	800425a <__sflush_r+0x1a>
 80042c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80042ca:	4299      	cmp	r1, r3
 80042cc:	d002      	beq.n	80042d4 <__sflush_r+0x94>
 80042ce:	4628      	mov	r0, r5
 80042d0:	f7ff fbea 	bl	8003aa8 <_free_r>
 80042d4:	2000      	movs	r0, #0
 80042d6:	6360      	str	r0, [r4, #52]	; 0x34
 80042d8:	e7c0      	b.n	800425c <__sflush_r+0x1c>
 80042da:	2301      	movs	r3, #1
 80042dc:	4628      	mov	r0, r5
 80042de:	47b0      	blx	r6
 80042e0:	1c41      	adds	r1, r0, #1
 80042e2:	d1c8      	bne.n	8004276 <__sflush_r+0x36>
 80042e4:	682b      	ldr	r3, [r5, #0]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d0c5      	beq.n	8004276 <__sflush_r+0x36>
 80042ea:	2b1d      	cmp	r3, #29
 80042ec:	d001      	beq.n	80042f2 <__sflush_r+0xb2>
 80042ee:	2b16      	cmp	r3, #22
 80042f0:	d101      	bne.n	80042f6 <__sflush_r+0xb6>
 80042f2:	602f      	str	r7, [r5, #0]
 80042f4:	e7b1      	b.n	800425a <__sflush_r+0x1a>
 80042f6:	89a3      	ldrh	r3, [r4, #12]
 80042f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042fc:	81a3      	strh	r3, [r4, #12]
 80042fe:	e7ad      	b.n	800425c <__sflush_r+0x1c>
 8004300:	690f      	ldr	r7, [r1, #16]
 8004302:	2f00      	cmp	r7, #0
 8004304:	d0a9      	beq.n	800425a <__sflush_r+0x1a>
 8004306:	0793      	lsls	r3, r2, #30
 8004308:	680e      	ldr	r6, [r1, #0]
 800430a:	bf08      	it	eq
 800430c:	694b      	ldreq	r3, [r1, #20]
 800430e:	600f      	str	r7, [r1, #0]
 8004310:	bf18      	it	ne
 8004312:	2300      	movne	r3, #0
 8004314:	eba6 0807 	sub.w	r8, r6, r7
 8004318:	608b      	str	r3, [r1, #8]
 800431a:	f1b8 0f00 	cmp.w	r8, #0
 800431e:	dd9c      	ble.n	800425a <__sflush_r+0x1a>
 8004320:	6a21      	ldr	r1, [r4, #32]
 8004322:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004324:	4643      	mov	r3, r8
 8004326:	463a      	mov	r2, r7
 8004328:	4628      	mov	r0, r5
 800432a:	47b0      	blx	r6
 800432c:	2800      	cmp	r0, #0
 800432e:	dc06      	bgt.n	800433e <__sflush_r+0xfe>
 8004330:	89a3      	ldrh	r3, [r4, #12]
 8004332:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004336:	81a3      	strh	r3, [r4, #12]
 8004338:	f04f 30ff 	mov.w	r0, #4294967295
 800433c:	e78e      	b.n	800425c <__sflush_r+0x1c>
 800433e:	4407      	add	r7, r0
 8004340:	eba8 0800 	sub.w	r8, r8, r0
 8004344:	e7e9      	b.n	800431a <__sflush_r+0xda>
 8004346:	bf00      	nop
 8004348:	dfbffffe 	.word	0xdfbffffe

0800434c <_fflush_r>:
 800434c:	b538      	push	{r3, r4, r5, lr}
 800434e:	690b      	ldr	r3, [r1, #16]
 8004350:	4605      	mov	r5, r0
 8004352:	460c      	mov	r4, r1
 8004354:	b913      	cbnz	r3, 800435c <_fflush_r+0x10>
 8004356:	2500      	movs	r5, #0
 8004358:	4628      	mov	r0, r5
 800435a:	bd38      	pop	{r3, r4, r5, pc}
 800435c:	b118      	cbz	r0, 8004366 <_fflush_r+0x1a>
 800435e:	6a03      	ldr	r3, [r0, #32]
 8004360:	b90b      	cbnz	r3, 8004366 <_fflush_r+0x1a>
 8004362:	f7ff fa45 	bl	80037f0 <__sinit>
 8004366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d0f3      	beq.n	8004356 <_fflush_r+0xa>
 800436e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004370:	07d0      	lsls	r0, r2, #31
 8004372:	d404      	bmi.n	800437e <_fflush_r+0x32>
 8004374:	0599      	lsls	r1, r3, #22
 8004376:	d402      	bmi.n	800437e <_fflush_r+0x32>
 8004378:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800437a:	f7ff fb93 	bl	8003aa4 <__retarget_lock_acquire_recursive>
 800437e:	4628      	mov	r0, r5
 8004380:	4621      	mov	r1, r4
 8004382:	f7ff ff5d 	bl	8004240 <__sflush_r>
 8004386:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004388:	07da      	lsls	r2, r3, #31
 800438a:	4605      	mov	r5, r0
 800438c:	d4e4      	bmi.n	8004358 <_fflush_r+0xc>
 800438e:	89a3      	ldrh	r3, [r4, #12]
 8004390:	059b      	lsls	r3, r3, #22
 8004392:	d4e1      	bmi.n	8004358 <_fflush_r+0xc>
 8004394:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004396:	f7ff fb86 	bl	8003aa6 <__retarget_lock_release_recursive>
 800439a:	e7dd      	b.n	8004358 <_fflush_r+0xc>

0800439c <__swbuf_r>:
 800439c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800439e:	460e      	mov	r6, r1
 80043a0:	4614      	mov	r4, r2
 80043a2:	4605      	mov	r5, r0
 80043a4:	b118      	cbz	r0, 80043ae <__swbuf_r+0x12>
 80043a6:	6a03      	ldr	r3, [r0, #32]
 80043a8:	b90b      	cbnz	r3, 80043ae <__swbuf_r+0x12>
 80043aa:	f7ff fa21 	bl	80037f0 <__sinit>
 80043ae:	69a3      	ldr	r3, [r4, #24]
 80043b0:	60a3      	str	r3, [r4, #8]
 80043b2:	89a3      	ldrh	r3, [r4, #12]
 80043b4:	071a      	lsls	r2, r3, #28
 80043b6:	d525      	bpl.n	8004404 <__swbuf_r+0x68>
 80043b8:	6923      	ldr	r3, [r4, #16]
 80043ba:	b31b      	cbz	r3, 8004404 <__swbuf_r+0x68>
 80043bc:	6823      	ldr	r3, [r4, #0]
 80043be:	6922      	ldr	r2, [r4, #16]
 80043c0:	1a98      	subs	r0, r3, r2
 80043c2:	6963      	ldr	r3, [r4, #20]
 80043c4:	b2f6      	uxtb	r6, r6
 80043c6:	4283      	cmp	r3, r0
 80043c8:	4637      	mov	r7, r6
 80043ca:	dc04      	bgt.n	80043d6 <__swbuf_r+0x3a>
 80043cc:	4621      	mov	r1, r4
 80043ce:	4628      	mov	r0, r5
 80043d0:	f7ff ffbc 	bl	800434c <_fflush_r>
 80043d4:	b9e0      	cbnz	r0, 8004410 <__swbuf_r+0x74>
 80043d6:	68a3      	ldr	r3, [r4, #8]
 80043d8:	3b01      	subs	r3, #1
 80043da:	60a3      	str	r3, [r4, #8]
 80043dc:	6823      	ldr	r3, [r4, #0]
 80043de:	1c5a      	adds	r2, r3, #1
 80043e0:	6022      	str	r2, [r4, #0]
 80043e2:	701e      	strb	r6, [r3, #0]
 80043e4:	6962      	ldr	r2, [r4, #20]
 80043e6:	1c43      	adds	r3, r0, #1
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d004      	beq.n	80043f6 <__swbuf_r+0x5a>
 80043ec:	89a3      	ldrh	r3, [r4, #12]
 80043ee:	07db      	lsls	r3, r3, #31
 80043f0:	d506      	bpl.n	8004400 <__swbuf_r+0x64>
 80043f2:	2e0a      	cmp	r6, #10
 80043f4:	d104      	bne.n	8004400 <__swbuf_r+0x64>
 80043f6:	4621      	mov	r1, r4
 80043f8:	4628      	mov	r0, r5
 80043fa:	f7ff ffa7 	bl	800434c <_fflush_r>
 80043fe:	b938      	cbnz	r0, 8004410 <__swbuf_r+0x74>
 8004400:	4638      	mov	r0, r7
 8004402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004404:	4621      	mov	r1, r4
 8004406:	4628      	mov	r0, r5
 8004408:	f000 f806 	bl	8004418 <__swsetup_r>
 800440c:	2800      	cmp	r0, #0
 800440e:	d0d5      	beq.n	80043bc <__swbuf_r+0x20>
 8004410:	f04f 37ff 	mov.w	r7, #4294967295
 8004414:	e7f4      	b.n	8004400 <__swbuf_r+0x64>
	...

08004418 <__swsetup_r>:
 8004418:	b538      	push	{r3, r4, r5, lr}
 800441a:	4b2a      	ldr	r3, [pc, #168]	; (80044c4 <__swsetup_r+0xac>)
 800441c:	4605      	mov	r5, r0
 800441e:	6818      	ldr	r0, [r3, #0]
 8004420:	460c      	mov	r4, r1
 8004422:	b118      	cbz	r0, 800442c <__swsetup_r+0x14>
 8004424:	6a03      	ldr	r3, [r0, #32]
 8004426:	b90b      	cbnz	r3, 800442c <__swsetup_r+0x14>
 8004428:	f7ff f9e2 	bl	80037f0 <__sinit>
 800442c:	89a3      	ldrh	r3, [r4, #12]
 800442e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004432:	0718      	lsls	r0, r3, #28
 8004434:	d422      	bmi.n	800447c <__swsetup_r+0x64>
 8004436:	06d9      	lsls	r1, r3, #27
 8004438:	d407      	bmi.n	800444a <__swsetup_r+0x32>
 800443a:	2309      	movs	r3, #9
 800443c:	602b      	str	r3, [r5, #0]
 800443e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004442:	81a3      	strh	r3, [r4, #12]
 8004444:	f04f 30ff 	mov.w	r0, #4294967295
 8004448:	e034      	b.n	80044b4 <__swsetup_r+0x9c>
 800444a:	0758      	lsls	r0, r3, #29
 800444c:	d512      	bpl.n	8004474 <__swsetup_r+0x5c>
 800444e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004450:	b141      	cbz	r1, 8004464 <__swsetup_r+0x4c>
 8004452:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004456:	4299      	cmp	r1, r3
 8004458:	d002      	beq.n	8004460 <__swsetup_r+0x48>
 800445a:	4628      	mov	r0, r5
 800445c:	f7ff fb24 	bl	8003aa8 <_free_r>
 8004460:	2300      	movs	r3, #0
 8004462:	6363      	str	r3, [r4, #52]	; 0x34
 8004464:	89a3      	ldrh	r3, [r4, #12]
 8004466:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800446a:	81a3      	strh	r3, [r4, #12]
 800446c:	2300      	movs	r3, #0
 800446e:	6063      	str	r3, [r4, #4]
 8004470:	6923      	ldr	r3, [r4, #16]
 8004472:	6023      	str	r3, [r4, #0]
 8004474:	89a3      	ldrh	r3, [r4, #12]
 8004476:	f043 0308 	orr.w	r3, r3, #8
 800447a:	81a3      	strh	r3, [r4, #12]
 800447c:	6923      	ldr	r3, [r4, #16]
 800447e:	b94b      	cbnz	r3, 8004494 <__swsetup_r+0x7c>
 8004480:	89a3      	ldrh	r3, [r4, #12]
 8004482:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004486:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800448a:	d003      	beq.n	8004494 <__swsetup_r+0x7c>
 800448c:	4621      	mov	r1, r4
 800448e:	4628      	mov	r0, r5
 8004490:	f000 f850 	bl	8004534 <__smakebuf_r>
 8004494:	89a0      	ldrh	r0, [r4, #12]
 8004496:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800449a:	f010 0301 	ands.w	r3, r0, #1
 800449e:	d00a      	beq.n	80044b6 <__swsetup_r+0x9e>
 80044a0:	2300      	movs	r3, #0
 80044a2:	60a3      	str	r3, [r4, #8]
 80044a4:	6963      	ldr	r3, [r4, #20]
 80044a6:	425b      	negs	r3, r3
 80044a8:	61a3      	str	r3, [r4, #24]
 80044aa:	6923      	ldr	r3, [r4, #16]
 80044ac:	b943      	cbnz	r3, 80044c0 <__swsetup_r+0xa8>
 80044ae:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80044b2:	d1c4      	bne.n	800443e <__swsetup_r+0x26>
 80044b4:	bd38      	pop	{r3, r4, r5, pc}
 80044b6:	0781      	lsls	r1, r0, #30
 80044b8:	bf58      	it	pl
 80044ba:	6963      	ldrpl	r3, [r4, #20]
 80044bc:	60a3      	str	r3, [r4, #8]
 80044be:	e7f4      	b.n	80044aa <__swsetup_r+0x92>
 80044c0:	2000      	movs	r0, #0
 80044c2:	e7f7      	b.n	80044b4 <__swsetup_r+0x9c>
 80044c4:	20000068 	.word	0x20000068

080044c8 <_sbrk_r>:
 80044c8:	b538      	push	{r3, r4, r5, lr}
 80044ca:	4d06      	ldr	r5, [pc, #24]	; (80044e4 <_sbrk_r+0x1c>)
 80044cc:	2300      	movs	r3, #0
 80044ce:	4604      	mov	r4, r0
 80044d0:	4608      	mov	r0, r1
 80044d2:	602b      	str	r3, [r5, #0]
 80044d4:	f7fc fc56 	bl	8000d84 <_sbrk>
 80044d8:	1c43      	adds	r3, r0, #1
 80044da:	d102      	bne.n	80044e2 <_sbrk_r+0x1a>
 80044dc:	682b      	ldr	r3, [r5, #0]
 80044de:	b103      	cbz	r3, 80044e2 <_sbrk_r+0x1a>
 80044e0:	6023      	str	r3, [r4, #0]
 80044e2:	bd38      	pop	{r3, r4, r5, pc}
 80044e4:	20004230 	.word	0x20004230

080044e8 <__swhatbuf_r>:
 80044e8:	b570      	push	{r4, r5, r6, lr}
 80044ea:	460c      	mov	r4, r1
 80044ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044f0:	2900      	cmp	r1, #0
 80044f2:	b096      	sub	sp, #88	; 0x58
 80044f4:	4615      	mov	r5, r2
 80044f6:	461e      	mov	r6, r3
 80044f8:	da0d      	bge.n	8004516 <__swhatbuf_r+0x2e>
 80044fa:	89a3      	ldrh	r3, [r4, #12]
 80044fc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004500:	f04f 0100 	mov.w	r1, #0
 8004504:	bf0c      	ite	eq
 8004506:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800450a:	2340      	movne	r3, #64	; 0x40
 800450c:	2000      	movs	r0, #0
 800450e:	6031      	str	r1, [r6, #0]
 8004510:	602b      	str	r3, [r5, #0]
 8004512:	b016      	add	sp, #88	; 0x58
 8004514:	bd70      	pop	{r4, r5, r6, pc}
 8004516:	466a      	mov	r2, sp
 8004518:	f000 f848 	bl	80045ac <_fstat_r>
 800451c:	2800      	cmp	r0, #0
 800451e:	dbec      	blt.n	80044fa <__swhatbuf_r+0x12>
 8004520:	9901      	ldr	r1, [sp, #4]
 8004522:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004526:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800452a:	4259      	negs	r1, r3
 800452c:	4159      	adcs	r1, r3
 800452e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004532:	e7eb      	b.n	800450c <__swhatbuf_r+0x24>

08004534 <__smakebuf_r>:
 8004534:	898b      	ldrh	r3, [r1, #12]
 8004536:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004538:	079d      	lsls	r5, r3, #30
 800453a:	4606      	mov	r6, r0
 800453c:	460c      	mov	r4, r1
 800453e:	d507      	bpl.n	8004550 <__smakebuf_r+0x1c>
 8004540:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004544:	6023      	str	r3, [r4, #0]
 8004546:	6123      	str	r3, [r4, #16]
 8004548:	2301      	movs	r3, #1
 800454a:	6163      	str	r3, [r4, #20]
 800454c:	b002      	add	sp, #8
 800454e:	bd70      	pop	{r4, r5, r6, pc}
 8004550:	ab01      	add	r3, sp, #4
 8004552:	466a      	mov	r2, sp
 8004554:	f7ff ffc8 	bl	80044e8 <__swhatbuf_r>
 8004558:	9900      	ldr	r1, [sp, #0]
 800455a:	4605      	mov	r5, r0
 800455c:	4630      	mov	r0, r6
 800455e:	f7ff fb0f 	bl	8003b80 <_malloc_r>
 8004562:	b948      	cbnz	r0, 8004578 <__smakebuf_r+0x44>
 8004564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004568:	059a      	lsls	r2, r3, #22
 800456a:	d4ef      	bmi.n	800454c <__smakebuf_r+0x18>
 800456c:	f023 0303 	bic.w	r3, r3, #3
 8004570:	f043 0302 	orr.w	r3, r3, #2
 8004574:	81a3      	strh	r3, [r4, #12]
 8004576:	e7e3      	b.n	8004540 <__smakebuf_r+0xc>
 8004578:	89a3      	ldrh	r3, [r4, #12]
 800457a:	6020      	str	r0, [r4, #0]
 800457c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004580:	81a3      	strh	r3, [r4, #12]
 8004582:	9b00      	ldr	r3, [sp, #0]
 8004584:	6163      	str	r3, [r4, #20]
 8004586:	9b01      	ldr	r3, [sp, #4]
 8004588:	6120      	str	r0, [r4, #16]
 800458a:	b15b      	cbz	r3, 80045a4 <__smakebuf_r+0x70>
 800458c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004590:	4630      	mov	r0, r6
 8004592:	f000 f81d 	bl	80045d0 <_isatty_r>
 8004596:	b128      	cbz	r0, 80045a4 <__smakebuf_r+0x70>
 8004598:	89a3      	ldrh	r3, [r4, #12]
 800459a:	f023 0303 	bic.w	r3, r3, #3
 800459e:	f043 0301 	orr.w	r3, r3, #1
 80045a2:	81a3      	strh	r3, [r4, #12]
 80045a4:	89a3      	ldrh	r3, [r4, #12]
 80045a6:	431d      	orrs	r5, r3
 80045a8:	81a5      	strh	r5, [r4, #12]
 80045aa:	e7cf      	b.n	800454c <__smakebuf_r+0x18>

080045ac <_fstat_r>:
 80045ac:	b538      	push	{r3, r4, r5, lr}
 80045ae:	4d07      	ldr	r5, [pc, #28]	; (80045cc <_fstat_r+0x20>)
 80045b0:	2300      	movs	r3, #0
 80045b2:	4604      	mov	r4, r0
 80045b4:	4608      	mov	r0, r1
 80045b6:	4611      	mov	r1, r2
 80045b8:	602b      	str	r3, [r5, #0]
 80045ba:	f7fc fbba 	bl	8000d32 <_fstat>
 80045be:	1c43      	adds	r3, r0, #1
 80045c0:	d102      	bne.n	80045c8 <_fstat_r+0x1c>
 80045c2:	682b      	ldr	r3, [r5, #0]
 80045c4:	b103      	cbz	r3, 80045c8 <_fstat_r+0x1c>
 80045c6:	6023      	str	r3, [r4, #0]
 80045c8:	bd38      	pop	{r3, r4, r5, pc}
 80045ca:	bf00      	nop
 80045cc:	20004230 	.word	0x20004230

080045d0 <_isatty_r>:
 80045d0:	b538      	push	{r3, r4, r5, lr}
 80045d2:	4d06      	ldr	r5, [pc, #24]	; (80045ec <_isatty_r+0x1c>)
 80045d4:	2300      	movs	r3, #0
 80045d6:	4604      	mov	r4, r0
 80045d8:	4608      	mov	r0, r1
 80045da:	602b      	str	r3, [r5, #0]
 80045dc:	f7fc fbb9 	bl	8000d52 <_isatty>
 80045e0:	1c43      	adds	r3, r0, #1
 80045e2:	d102      	bne.n	80045ea <_isatty_r+0x1a>
 80045e4:	682b      	ldr	r3, [r5, #0]
 80045e6:	b103      	cbz	r3, 80045ea <_isatty_r+0x1a>
 80045e8:	6023      	str	r3, [r4, #0]
 80045ea:	bd38      	pop	{r3, r4, r5, pc}
 80045ec:	20004230 	.word	0x20004230

080045f0 <_init>:
 80045f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045f2:	bf00      	nop
 80045f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045f6:	bc08      	pop	{r3}
 80045f8:	469e      	mov	lr, r3
 80045fa:	4770      	bx	lr

080045fc <_fini>:
 80045fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045fe:	bf00      	nop
 8004600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004602:	bc08      	pop	{r3}
 8004604:	469e      	mov	lr, r3
 8004606:	4770      	bx	lr
