

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Fri Dec 14 14:26:13 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_newone
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  714338|  714338|  714338|  714338|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |   13104|   13104|       546|          -|          -|    24|    no    |
        | + Loop 1.1              |     544|     544|        34|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |      32|      32|         2|          -|          -|    16|    no    |
        |- Loop 2                 |  701232|  701232|     29218|          -|          -|    24|    no    |
        | + Loop 2.1              |   29216|   29216|      1826|          -|          -|    16|    no    |
        |  ++ Loop 2.1.1          |    1824|    1824|       114|          -|          -|    16|    no    |
        |   +++ Loop 2.1.1.1      |     105|     105|        35|          -|          -|     3|    no    |
        |    ++++ Loop 2.1.1.1.1  |      33|      33|        11|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
	6  / (exitcond7)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	5  / (!exitcond5)
	3  / (exitcond5)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond4)
7 --> 
	8  / (!exitcond3)
	6  / (exitcond3)
8 --> 
	9  / (!exitcond2)
	7  / (exitcond2)
9 --> 
	21  / (exitcond1)
	10  / (!exitcond1)
10 --> 
	11  / (!exitcond)
	9  / (exitcond)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	10  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	8  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_28 (5)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:129
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_7, %.loopexit.loopexit ]

ST_2: exitcond7 (8)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:129
.loopexit:1  %exitcond7 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_7 (10)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:129
.loopexit:3  %co_7 = add i5 %co, 1

ST_2: StgValue_33 (11)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:129
.loopexit:4  br i1 %exitcond7, label %.preheader11.preheader, label %.preheader13.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:132
.preheader13.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:129
.preheader13.preheader:1  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl_cast (15)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:129
.preheader13.preheader:2  %p_shl_cast = zext i9 %tmp_s to i10

ST_2: tmp_75 (16)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:129
.preheader13.preheader:3  %tmp_75 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (17)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:132
.preheader13.preheader:4  %p_shl1_cast = zext i6 %tmp_75 to i10

ST_2: tmp_76 (18)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:132
.preheader13.preheader:5  %tmp_76 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: bias_addr (19)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:132
.preheader13.preheader:6  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_41 (20)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:130
.preheader13.preheader:7  br label %.preheader13

ST_2: StgValue_42 (54)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:137
.preheader11.preheader:0  br label %.preheader11


 <State 3>: 4.67ns
ST_3: h (22)  [1/1] 0.00ns
.preheader13:0  %h = phi i5 [ %h_7, %2 ], [ 1, %.preheader13.preheader ]

ST_3: exitcond6 (23)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:130
.preheader13:1  %exitcond6 = icmp eq i5 %h, -15

ST_3: empty_33 (24)  [1/1] 0.00ns
.preheader13:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_46 (25)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:130
.preheader13:3  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader12.preheader

ST_3: tmp_39_cast (27)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:132
.preheader12.preheader:0  %tmp_39_cast = zext i5 %h to i10

ST_3: tmp_84 (28)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:132
.preheader12.preheader:1  %tmp_84 = add i10 %tmp_39_cast, %tmp_76

ST_3: p_shl2_cast (29)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:132
.preheader12.preheader:2  %p_shl2_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_84, i4 0)

ST_3: tmp_72 (30)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:132
.preheader12.preheader:3  %tmp_72 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_84, i1 false)

ST_3: p_shl3_cast (31)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:132
.preheader12.preheader:4  %p_shl3_cast = zext i11 %tmp_72 to i14

ST_3: tmp_85 (32)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:132
.preheader12.preheader:5  %tmp_85 = add i14 %p_shl2_cast, %p_shl3_cast

ST_3: StgValue_53 (33)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:131
.preheader12.preheader:6  br label %.preheader12

ST_3: StgValue_54 (52)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (35)  [1/1] 0.00ns
.preheader12:0  %w = phi i5 [ %w_7, %1 ], [ 1, %.preheader12.preheader ]

ST_4: exitcond5 (36)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:131
.preheader12:1  %exitcond5 = icmp eq i5 %w, -15

ST_4: empty_34 (37)  [1/1] 0.00ns
.preheader12:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_58 (38)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:131
.preheader12:3  br i1 %exitcond5, label %2, label %1

ST_4: bias_load (40)  [2/2] 2.32ns  loc: accelerator_newone/components.cpp:132
:0  %bias_load = load float* %bias_addr, align 4

ST_4: tmp_42_cast (41)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:132
:1  %tmp_42_cast = zext i5 %w to i14

ST_4: tmp_88 (42)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:132
:2  %tmp_88 = add i14 %tmp_85, %tmp_42_cast

ST_4: w_7 (46)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:131
:6  %w_7 = add i5 %w, 1

ST_4: h_7 (49)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:130
:0  %h_7 = add i5 %h, 1

ST_4: StgValue_64 (50)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:130
:1  br label %.preheader13


 <State 5>: 5.58ns
ST_5: bias_load (40)  [1/2] 2.32ns  loc: accelerator_newone/components.cpp:132
:0  %bias_load = load float* %bias_addr, align 4

ST_5: tmp_118_cast (43)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:132
:3  %tmp_118_cast = zext i14 %tmp_88 to i64

ST_5: output_addr (44)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:132
:4  %output_addr = getelementptr [7776 x float]* %output_r, i64 0, i64 %tmp_118_cast

ST_5: StgValue_68 (45)  [1/1] 3.25ns  loc: accelerator_newone/components.cpp:132
:5  store float %bias_load, float* %output_addr, align 4

ST_5: StgValue_69 (47)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:131
:7  br label %.preheader12


 <State 6>: 3.31ns
ST_6: co1 (56)  [1/1] 0.00ns
.preheader11:0  %co1 = phi i5 [ %co_8, %.preheader11.loopexit ], [ 0, %.preheader11.preheader ]

ST_6: exitcond4 (57)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:137
.preheader11:1  %exitcond4 = icmp eq i5 %co1, -8

ST_6: empty_35 (58)  [1/1] 0.00ns
.preheader11:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_6: co_8 (59)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:137
.preheader11:3  %co_8 = add i5 %co1, 1

ST_6: StgValue_74 (60)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:137
.preheader11:4  br i1 %exitcond4, label %6, label %.preheader10.preheader

ST_6: tmp_cast (62)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:137
.preheader10.preheader:0  %tmp_cast = zext i5 %co1 to i8

ST_6: tmp_77 (63)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:137
.preheader10.preheader:1  %tmp_77 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co1, i5 0)

ST_6: p_shl7_cast (64)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:137
.preheader10.preheader:2  %p_shl7_cast = zext i10 %tmp_77 to i11

ST_6: tmp_78 (65)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:137
.preheader10.preheader:3  %tmp_78 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co1, i1 false)

ST_6: p_shl8_cast1 (66)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
.preheader10.preheader:4  %p_shl8_cast1 = zext i6 %tmp_78 to i10

ST_6: p_shl8_cast (67)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
.preheader10.preheader:5  %p_shl8_cast = zext i6 %tmp_78 to i11

ST_6: tmp_79 (68)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:143
.preheader10.preheader:6  %tmp_79 = add i11 %p_shl8_cast, %p_shl7_cast

ST_6: tmp_80 (69)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:137
.preheader10.preheader:7  %tmp_80 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co1, i2 0)

ST_6: p_shl6_cast (70)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
.preheader10.preheader:8  %p_shl6_cast = zext i7 %tmp_80 to i8

ST_6: tmp_81 (71)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:143
.preheader10.preheader:9  %tmp_81 = sub i8 %p_shl6_cast, %tmp_cast

ST_6: tmp_106_cast (72)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
.preheader10.preheader:10  %tmp_106_cast = sext i8 %tmp_81 to i9

ST_6: tmp_82 (73)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:137
.preheader10.preheader:11  %tmp_82 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co1, i4 0)

ST_6: p_shl4_cast (74)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:146
.preheader10.preheader:12  %p_shl4_cast = zext i9 %tmp_82 to i10

ST_6: tmp_83 (75)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:146
.preheader10.preheader:13  %tmp_83 = add i10 %p_shl8_cast1, %p_shl4_cast

ST_6: StgValue_89 (76)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:138
.preheader10.preheader:14  br label %.preheader10

ST_6: StgValue_90 (163)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:151
:0  ret void


 <State 7>: 4.67ns
ST_7: h2 (78)  [1/1] 0.00ns
.preheader10:0  %h2 = phi i5 [ %h_8, %5 ], [ 1, %.preheader10.preheader ]

ST_7: exitcond3 (79)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:138
.preheader10:1  %exitcond3 = icmp eq i5 %h2, -15

ST_7: empty_36 (80)  [1/1] 0.00ns
.preheader10:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_7: StgValue_94 (81)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:138
.preheader10:3  br i1 %exitcond3, label %.preheader11.loopexit, label %.preheader9.preheader

ST_7: tmp_40 (83)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
.preheader9.preheader:0  %tmp_40 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h2, i1 false)

ST_7: tmp_41_cast (84)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:146
.preheader9.preheader:1  %tmp_41_cast = zext i5 %h2 to i10

ST_7: tmp_86 (85)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:146
.preheader9.preheader:2  %tmp_86 = add i10 %tmp_83, %tmp_41_cast

ST_7: p_shl9_cast (86)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:146
.preheader9.preheader:3  %p_shl9_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_86, i4 0)

ST_7: tmp_73 (87)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:146
.preheader9.preheader:4  %tmp_73 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_86, i1 false)

ST_7: p_shl10_cast (88)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:146
.preheader9.preheader:5  %p_shl10_cast = zext i11 %tmp_73 to i14

ST_7: tmp_87 (89)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:146
.preheader9.preheader:6  %tmp_87 = add i14 %p_shl10_cast, %p_shl9_cast

ST_7: StgValue_102 (90)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:139
.preheader9.preheader:7  br label %.preheader9

ST_7: StgValue_103 (161)  [1/1] 0.00ns
.preheader11.loopexit:0  br label %.preheader11


 <State 8>: 3.31ns
ST_8: w3 (92)  [1/1] 0.00ns
.preheader9:0  %w3 = phi i5 [ %w_8, %4 ], [ 1, %.preheader9.preheader ]

ST_8: exitcond2 (93)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:139
.preheader9:1  %exitcond2 = icmp eq i5 %w3, -15

ST_8: empty_37 (94)  [1/1] 0.00ns
.preheader9:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_8: StgValue_107 (95)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:139
.preheader9:3  br i1 %exitcond2, label %5, label %.preheader8.preheader

ST_8: tmp_43 (97)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
.preheader8.preheader:0  %tmp_43 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w3, i1 false)

ST_8: StgValue_109 (98)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:141
.preheader8.preheader:1  br label %.preheader8

ST_8: h_8 (158)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:138
:0  %h_8 = add i5 %h2, 1

ST_8: StgValue_111 (159)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:138
:1  br label %.preheader10


 <State 9>: 7.03ns
ST_9: sum (100)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
.preheader8:0  %sum = phi float [ 0.000000e+00, %.preheader8.preheader ], [ %sum_1, %.preheader8.loopexit ]

ST_9: m (101)  [1/1] 0.00ns
.preheader8:1  %m = phi i2 [ 0, %.preheader8.preheader ], [ %m_4, %.preheader8.loopexit ]

ST_9: exitcond1 (102)  [1/1] 2.07ns  loc: accelerator_newone/components.cpp:141
.preheader8:2  %exitcond1 = icmp eq i2 %m, -1

ST_9: empty_38 (103)  [1/1] 0.00ns
.preheader8:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_9: m_4 (104)  [1/1] 2.17ns  loc: accelerator_newone/components.cpp:141
.preheader8:4  %m_4 = add i2 %m, 1

ST_9: StgValue_117 (105)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:141
.preheader8:5  br i1 %exitcond1, label %4, label %.preheader.preheader

ST_9: tmp_46_cast (107)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
.preheader.preheader:0  %tmp_46_cast = zext i2 %m to i9

ST_9: tmp_90 (108)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:143
.preheader.preheader:1  %tmp_90 = add i9 %tmp_106_cast, %tmp_46_cast

ST_9: tmp_74 (109)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143 (grouped into LUT with out node tmp_91)
.preheader.preheader:2  %tmp_74 = shl i9 %tmp_90, 2

ST_9: tmp_91 (110)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:143 (out node of the LUT)
.preheader.preheader:3  %tmp_91 = sub i9 %tmp_74, %tmp_90

ST_9: tmp1 (111)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143 (grouped into LUT with out node tmp_47)
.preheader.preheader:4  %tmp1 = xor i2 %m, -2

ST_9: tmp1_cast (112)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143 (grouped into LUT with out node tmp_47)
.preheader.preheader:5  %tmp1_cast = sext i2 %tmp1 to i6

ST_9: tmp_47 (113)  [1/1] 2.31ns  loc: accelerator_newone/components.cpp:143 (out node of the LUT)
.preheader.preheader:6  %tmp_47 = add i6 %tmp_40, %tmp1_cast

ST_9: tmp_48_cast (114)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
.preheader.preheader:7  %tmp_48_cast = zext i6 %tmp_47 to i11

ST_9: tmp_92 (115)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:143
.preheader.preheader:8  %tmp_92 = add i11 %tmp_79, %tmp_48_cast

ST_9: p_shl11_cast (116)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
.preheader.preheader:9  %p_shl11_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_92, i5 0)

ST_9: tmp_93 (117)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
.preheader.preheader:10  %tmp_93 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_92, i1 false)

ST_9: p_shl12_cast (118)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
.preheader.preheader:11  %p_shl12_cast = zext i12 %tmp_93 to i16

ST_9: tmp_94 (119)  [1/1] 2.39ns  loc: accelerator_newone/components.cpp:143
.preheader.preheader:12  %tmp_94 = add i16 %p_shl12_cast, %p_shl11_cast

ST_9: StgValue_131 (120)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:142
.preheader.preheader:13  br label %.preheader

ST_9: tmp_44_cast (148)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:146
:0  %tmp_44_cast = zext i5 %w3 to i14

ST_9: tmp_89 (149)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:146
:1  %tmp_89 = add i14 %tmp_87, %tmp_44_cast

ST_9: tmp_119_cast (150)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:146
:2  %tmp_119_cast = zext i14 %tmp_89 to i64

ST_9: output_addr_4 (151)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:146
:3  %output_addr_4 = getelementptr [7776 x float]* %output_r, i64 0, i64 %tmp_119_cast

ST_9: output_load (152)  [2/2] 3.25ns  loc: accelerator_newone/components.cpp:146
:4  %output_load = load float* %output_addr_4, align 4

ST_9: w_8 (155)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:139
:7  %w_8 = add i5 %w3, 1


 <State 10>: 7.96ns
ST_10: sum_1 (122)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_5, %3 ], [ %sum, %.preheader.preheader ]

ST_10: n (123)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_4, %3 ], [ 0, %.preheader.preheader ]

ST_10: exitcond (124)  [1/1] 2.07ns  loc: accelerator_newone/components.cpp:142
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_10: empty_39 (125)  [1/1] 0.00ns
.preheader:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_10: n_4 (126)  [1/1] 2.17ns  loc: accelerator_newone/components.cpp:142
.preheader:4  %n_4 = add i2 %n, 1

ST_10: StgValue_143 (127)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:142
.preheader:5  br i1 %exitcond, label %.preheader8.loopexit, label %3

ST_10: tmp_49_cast (129)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
:0  %tmp_49_cast = zext i2 %n to i9

ST_10: tmp_95 (130)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:143
:1  %tmp_95 = add i9 %tmp_91, %tmp_49_cast

ST_10: tmp_127_cast (131)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
:2  %tmp_127_cast = zext i9 %tmp_95 to i64

ST_10: weight_addr (132)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
:3  %weight_addr = getelementptr [216 x float]* %weight, i64 0, i64 %tmp_127_cast

ST_10: weight_load (133)  [2/2] 3.25ns  loc: accelerator_newone/components.cpp:143
:4  %weight_load = load float* %weight_addr, align 4

ST_10: tmp2 (134)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143 (grouped into LUT with out node tmp_50)
:5  %tmp2 = xor i2 %n, -2

ST_10: tmp2_cast (135)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143 (grouped into LUT with out node tmp_50)
:6  %tmp2_cast = sext i2 %tmp2 to i6

ST_10: tmp_50 (136)  [1/1] 2.31ns  loc: accelerator_newone/components.cpp:143 (out node of the LUT)
:7  %tmp_50 = add i6 %tmp_43, %tmp2_cast

ST_10: tmp_51_cast (137)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
:8  %tmp_51_cast = zext i6 %tmp_50 to i16

ST_10: tmp_96 (138)  [1/1] 2.39ns  loc: accelerator_newone/components.cpp:143
:9  %tmp_96 = add i16 %tmp_94, %tmp_51_cast

ST_10: tmp_128_cast (139)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
:10  %tmp_128_cast = zext i16 %tmp_96 to i64

ST_10: input_addr (140)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:143
:11  %input_addr = getelementptr [27744 x float]* %input_r, i64 0, i64 %tmp_128_cast

ST_10: input_load (141)  [2/2] 3.25ns  loc: accelerator_newone/components.cpp:143
:12  %input_load = load float* %input_addr, align 4

ST_10: StgValue_157 (146)  [1/1] 0.00ns
.preheader8.loopexit:0  br label %.preheader8


 <State 11>: 3.25ns
ST_11: weight_load (133)  [1/2] 3.25ns  loc: accelerator_newone/components.cpp:143
:4  %weight_load = load float* %weight_addr, align 4

ST_11: input_load (141)  [1/2] 3.25ns  loc: accelerator_newone/components.cpp:143
:12  %input_load = load float* %input_addr, align 4


 <State 12>: 5.70ns
ST_12: tmp_52 (142)  [4/4] 5.70ns  loc: accelerator_newone/components.cpp:143
:13  %tmp_52 = fmul float %weight_load, %input_load


 <State 13>: 5.70ns
ST_13: tmp_52 (142)  [3/4] 5.70ns  loc: accelerator_newone/components.cpp:143
:13  %tmp_52 = fmul float %weight_load, %input_load


 <State 14>: 5.70ns
ST_14: tmp_52 (142)  [2/4] 5.70ns  loc: accelerator_newone/components.cpp:143
:13  %tmp_52 = fmul float %weight_load, %input_load


 <State 15>: 5.70ns
ST_15: tmp_52 (142)  [1/4] 5.70ns  loc: accelerator_newone/components.cpp:143
:13  %tmp_52 = fmul float %weight_load, %input_load


 <State 16>: 7.26ns
ST_16: sum_5 (143)  [5/5] 7.26ns  loc: accelerator_newone/components.cpp:143
:14  %sum_5 = fadd float %sum_1, %tmp_52


 <State 17>: 7.26ns
ST_17: sum_5 (143)  [4/5] 7.26ns  loc: accelerator_newone/components.cpp:143
:14  %sum_5 = fadd float %sum_1, %tmp_52


 <State 18>: 7.26ns
ST_18: sum_5 (143)  [3/5] 7.26ns  loc: accelerator_newone/components.cpp:143
:14  %sum_5 = fadd float %sum_1, %tmp_52


 <State 19>: 7.26ns
ST_19: sum_5 (143)  [2/5] 7.26ns  loc: accelerator_newone/components.cpp:143
:14  %sum_5 = fadd float %sum_1, %tmp_52


 <State 20>: 7.26ns
ST_20: sum_5 (143)  [1/5] 7.26ns  loc: accelerator_newone/components.cpp:143
:14  %sum_5 = fadd float %sum_1, %tmp_52

ST_20: StgValue_169 (144)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:142
:15  br label %.preheader


 <State 21>: 3.25ns
ST_21: output_load (152)  [1/2] 3.25ns  loc: accelerator_newone/components.cpp:146
:4  %output_load = load float* %output_addr_4, align 4


 <State 22>: 7.26ns
ST_22: tmp_45 (153)  [5/5] 7.26ns  loc: accelerator_newone/components.cpp:146
:5  %tmp_45 = fadd float %output_load, %sum


 <State 23>: 7.26ns
ST_23: tmp_45 (153)  [4/5] 7.26ns  loc: accelerator_newone/components.cpp:146
:5  %tmp_45 = fadd float %output_load, %sum


 <State 24>: 7.26ns
ST_24: tmp_45 (153)  [3/5] 7.26ns  loc: accelerator_newone/components.cpp:146
:5  %tmp_45 = fadd float %output_load, %sum


 <State 25>: 7.26ns
ST_25: tmp_45 (153)  [2/5] 7.26ns  loc: accelerator_newone/components.cpp:146
:5  %tmp_45 = fadd float %output_load, %sum


 <State 26>: 7.26ns
ST_26: tmp_45 (153)  [1/5] 7.26ns  loc: accelerator_newone/components.cpp:146
:5  %tmp_45 = fadd float %output_load, %sum


 <State 27>: 3.25ns
ST_27: StgValue_176 (154)  [1/1] 3.25ns  loc: accelerator_newone/components.cpp:146
:6  store float %tmp_45, float* %output_addr_4, align 4

ST_27: StgValue_177 (156)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:139
:8  br label %.preheader9



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', accelerator_newone/components.cpp:129) [7]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', accelerator_newone/components.cpp:129) [7]  (0 ns)
	'icmp' operation ('exitcond7', accelerator_newone/components.cpp:129) [8]  (3.31 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', accelerator_newone/components.cpp:130) [22]  (0 ns)
	'add' operation ('tmp_84', accelerator_newone/components.cpp:132) [28]  (2.32 ns)
	'add' operation ('tmp_85', accelerator_newone/components.cpp:132) [32]  (2.34 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', accelerator_newone/components.cpp:131) [35]  (0 ns)
	'icmp' operation ('exitcond5', accelerator_newone/components.cpp:131) [36]  (3.31 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('bias_load', accelerator_newone/components.cpp:132) on array 'bias' [40]  (2.32 ns)
	'store' operation (accelerator_newone/components.cpp:132) of variable 'bias_load', accelerator_newone/components.cpp:132 on array 'output_r' [45]  (3.25 ns)

 <State 6>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', accelerator_newone/components.cpp:137) [56]  (0 ns)
	'icmp' operation ('exitcond4', accelerator_newone/components.cpp:137) [57]  (3.31 ns)

 <State 7>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', accelerator_newone/components.cpp:138) [78]  (0 ns)
	'add' operation ('tmp_86', accelerator_newone/components.cpp:146) [85]  (2.32 ns)
	'add' operation ('tmp_87', accelerator_newone/components.cpp:146) [89]  (2.34 ns)

 <State 8>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', accelerator_newone/components.cpp:139) [92]  (0 ns)
	'icmp' operation ('exitcond2', accelerator_newone/components.cpp:139) [93]  (3.31 ns)

 <State 9>: 7.03ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', accelerator_newone/components.cpp:141) [101]  (0 ns)
	'xor' operation ('tmp1', accelerator_newone/components.cpp:143) [111]  (0 ns)
	'add' operation ('tmp_47', accelerator_newone/components.cpp:143) [113]  (2.31 ns)
	'add' operation ('tmp_92', accelerator_newone/components.cpp:143) [115]  (2.33 ns)
	'add' operation ('tmp_94', accelerator_newone/components.cpp:143) [119]  (2.39 ns)

 <State 10>: 7.96ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', accelerator_newone/components.cpp:142) [123]  (0 ns)
	'xor' operation ('tmp2', accelerator_newone/components.cpp:143) [134]  (0 ns)
	'add' operation ('tmp_50', accelerator_newone/components.cpp:143) [136]  (2.31 ns)
	'add' operation ('tmp_96', accelerator_newone/components.cpp:143) [138]  (2.39 ns)
	'getelementptr' operation ('input_addr', accelerator_newone/components.cpp:143) [140]  (0 ns)
	'load' operation ('input_load', accelerator_newone/components.cpp:143) on array 'input_r' [141]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight_load', accelerator_newone/components.cpp:143) on array 'weight' [133]  (3.25 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_52', accelerator_newone/components.cpp:143) [142]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_52', accelerator_newone/components.cpp:143) [142]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_52', accelerator_newone/components.cpp:143) [142]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_52', accelerator_newone/components.cpp:143) [142]  (5.7 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_newone/components.cpp:143) [143]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_newone/components.cpp:143) [143]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_newone/components.cpp:143) [143]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_newone/components.cpp:143) [143]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_newone/components.cpp:143) [143]  (7.26 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('output_load', accelerator_newone/components.cpp:146) on array 'output_r' [152]  (3.25 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', accelerator_newone/components.cpp:146) [153]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', accelerator_newone/components.cpp:146) [153]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', accelerator_newone/components.cpp:146) [153]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', accelerator_newone/components.cpp:146) [153]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', accelerator_newone/components.cpp:146) [153]  (7.26 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'store' operation (accelerator_newone/components.cpp:146) of variable 'tmp_45', accelerator_newone/components.cpp:146 on array 'output_r' [154]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
