Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 14:02:38 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_fsm_timing_summary_routed.rpt -pb my_fsm_timing_summary_routed.pb -rpx my_fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : my_fsm
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (47)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (47)
-------------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   52          inf        0.000                      0                   52           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.173ns (57.202%)  route 3.122ns (42.798%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  enable_reg/Q
                         net (fo=3, routed)           0.577     1.095    CA_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124     1.219 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.545     3.764    AN_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531     7.295 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.295    AN[1]
    W16                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.150ns  (logic 4.168ns (58.292%)  route 2.982ns (41.708%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  enable_reg/Q
                         net (fo=3, routed)           0.577     1.095    CA_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124     1.219 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.405     3.624    AN_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         3.526     7.150 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.150    AN[2]
    V16                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 4.254ns (60.984%)  route 2.722ns (39.016%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  enable_reg/Q
                         net (fo=3, routed)           0.577     1.095    CA_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124     1.219 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.145     3.364    AN_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.612     6.976 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.976    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.612ns  (logic 4.280ns (64.728%)  route 2.332ns (35.272%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  enable_reg/Q
                         net (fo=3, routed)           0.577     1.095    CA_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124     1.219 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.755     2.974    AN_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         3.638     6.612 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.612    AN[6]
    W14                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.801ns  (logic 4.112ns (70.889%)  route 1.689ns (29.111%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  enable_reg/Q
                         net (fo=3, routed)           1.689     2.207    CA_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     5.801 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     5.801    CA
    W13                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.509ns  (logic 2.083ns (37.814%)  route 3.426ns (62.186%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  cnt_reg[5]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     1.050    cnt_reg[5]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.706 r  cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.706    cnt_reg[0]_i_8_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.820    cnt_reg[0]_i_11_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.934    cnt_reg[0]_i_10_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.247 r  cnt_reg[0]_i_13/O[3]
                         net (fo=1, routed)           1.016     3.262    p_0_in__0[20]
    SLICE_X42Y38         LUT5 (Prop_lut5_I4_O)        0.306     3.568 r  cnt[0]_i_5/O
                         net (fo=2, routed)           0.964     4.532    cnt[0]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.656 r  cnt[0]_i_1/O
                         net (fo=22, routed)          0.853     5.509    clear
    SLICE_X41Y38         FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.509ns  (logic 2.083ns (37.814%)  route 3.426ns (62.186%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  cnt_reg[5]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     1.050    cnt_reg[5]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.706 r  cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.706    cnt_reg[0]_i_8_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.820    cnt_reg[0]_i_11_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.934    cnt_reg[0]_i_10_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.247 r  cnt_reg[0]_i_13/O[3]
                         net (fo=1, routed)           1.016     3.262    p_0_in__0[20]
    SLICE_X42Y38         LUT5 (Prop_lut5_I4_O)        0.306     3.568 r  cnt[0]_i_5/O
                         net (fo=2, routed)           0.964     4.532    cnt[0]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.656 r  cnt[0]_i_1/O
                         net (fo=22, routed)          0.853     5.509    clear
    SLICE_X41Y38         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.509ns  (logic 2.083ns (37.814%)  route 3.426ns (62.186%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  cnt_reg[5]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     1.050    cnt_reg[5]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.706 r  cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.706    cnt_reg[0]_i_8_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.820    cnt_reg[0]_i_11_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.934    cnt_reg[0]_i_10_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.247 r  cnt_reg[0]_i_13/O[3]
                         net (fo=1, routed)           1.016     3.262    p_0_in__0[20]
    SLICE_X42Y38         LUT5 (Prop_lut5_I4_O)        0.306     3.568 r  cnt[0]_i_5/O
                         net (fo=2, routed)           0.964     4.532    cnt[0]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.656 r  cnt[0]_i_1/O
                         net (fo=22, routed)          0.853     5.509    clear
    SLICE_X41Y38         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.509ns  (logic 2.083ns (37.814%)  route 3.426ns (62.186%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  cnt_reg[5]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     1.050    cnt_reg[5]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.706 r  cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.706    cnt_reg[0]_i_8_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.820    cnt_reg[0]_i_11_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.934    cnt_reg[0]_i_10_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.247 r  cnt_reg[0]_i_13/O[3]
                         net (fo=1, routed)           1.016     3.262    p_0_in__0[20]
    SLICE_X42Y38         LUT5 (Prop_lut5_I4_O)        0.306     3.568 r  cnt[0]_i_5/O
                         net (fo=2, routed)           0.964     4.532    cnt[0]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.656 r  cnt[0]_i_1/O
                         net (fo=22, routed)          0.853     5.509    clear
    SLICE_X41Y38         FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.460ns  (logic 2.083ns (38.153%)  route 3.377ns (61.847%))
  Logic Levels:           7  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  cnt_reg[5]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     1.050    cnt_reg[5]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.706 r  cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.706    cnt_reg[0]_i_8_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.820    cnt_reg[0]_i_11_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.934    cnt_reg[0]_i_10_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.247 r  cnt_reg[0]_i_13/O[3]
                         net (fo=1, routed)           1.016     3.262    p_0_in__0[20]
    SLICE_X42Y38         LUT5 (Prop_lut5_I4_O)        0.306     3.568 r  cnt[0]_i_5/O
                         net (fo=2, routed)           0.964     4.532    cnt[0]_i_5_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.124     4.656 r  cnt[0]_i_1/O
                         net (fo=22, routed)          0.804     5.460    clear
    SLICE_X41Y39         FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    p_0_in[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.042     0.350 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    p_0_in[0]
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.353 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    cnt_reg[11]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt_reg[8]_i_1_n_4
    SLICE_X41Y40         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    cnt_reg[15]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt_reg[12]_i_1_n_4
    SLICE_X41Y41         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    cnt_reg[19]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt_reg[16]_i_1_n_4
    SLICE_X41Y42         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    cnt_reg[3]
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt_reg[0]_i_2_n_4
    SLICE_X41Y38         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    cnt_reg[7]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt_reg[4]_i_1_n_4
    SLICE_X41Y39         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    cnt_reg[10]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    cnt_reg[8]_i_1_n_5
    SLICE_X41Y40         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.120     0.261    cnt_reg[14]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    cnt_reg[12]_i_1_n_5
    SLICE_X41Y41         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE                         0.000     0.000 r  cnt_reg[18]/C
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[18]/Q
                         net (fo=2, routed)           0.120     0.261    cnt_reg[18]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    cnt_reg[16]_i_1_n_5
    SLICE_X41Y42         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------





