
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005082                       # Number of seconds simulated
sim_ticks                                  5082257500                       # Number of ticks simulated
final_tick                                 5082257500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34908                       # Simulator instruction rate (inst/s)
host_op_rate                                    53818                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12320628                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   412.50                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             342912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5358                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10124635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          57347744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              67472378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10124635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10124635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10124635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         57347744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             67472378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001120250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10978                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5358                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5358                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 342912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  342912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5082162500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5358                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    475.415855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   309.871093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.752638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          157     21.84%     21.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          102     14.19%     36.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           62      8.62%     44.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      7.79%     52.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          109     15.16%     67.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      4.45%     72.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      3.62%     75.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      2.50%     78.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          157     21.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          719                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 10124634.574300888926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 57347743.596226669848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25651750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    248972000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31905.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54671.06                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    174161250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               274623750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26790000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32504.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51254.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        67.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     67.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4630                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     948518.57                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2763180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1457280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21819840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         135220800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             61863810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11861280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       406609500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       261309120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        847176840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1750081650                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            344.351236                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4915573250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     25526000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3343519000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    680490500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      83805750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    891716250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2434740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1271325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16436280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         60234720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             45793800                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4472640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       191387760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        92729760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1051277340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1466038365                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            288.462040                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4970152000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9059500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      25480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4308993500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    241479000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      77523750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    419721750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325297                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325297                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2924                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289786                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1392                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289786                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270607                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19179                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1752                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4828937                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110325                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           493                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            84                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625510                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         10164516                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1651408                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14496840                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325297                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271999                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       8452414                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6236                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        151                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           336                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625467                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1130                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           10107475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.213493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.242183                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6329547     62.62%     62.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   385714      3.82%     66.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   191846      1.90%     68.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   213185      2.11%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   302291      2.99%     73.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   193650      1.92%     75.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   366230      3.62%     78.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   411023      4.07%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1713989     16.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10107475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.032003                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.426220                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   715778                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6538207                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1165543                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1684829                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3118                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22343324                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3118                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1355385                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  329503                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2811                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2209372                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6207286                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22330043                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2673                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 348344                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                5654902                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  23814                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21661019                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48502661                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24893776                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14699971                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   147879                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9031864                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4525857                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2113699                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098509                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2088596                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22306686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22318097                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               768                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          106676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       146388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      10107475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.208078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.981495                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2188883     21.66%     21.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2338550     23.14%     44.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1896670     18.77%     63.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1281997     12.68%     76.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1042452     10.31%     86.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              630404      6.24%     92.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              292011      2.89%     95.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              225742      2.23%     97.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              210766      2.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10107475                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   62379     42.80%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1419      0.97%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%     43.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     43.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     43.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     43.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 2      0.00%     43.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     43.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            80707     55.38%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    637      0.44%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   402      0.28%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               141      0.10%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35497      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7207951     32.30%     32.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1158      0.01%     32.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196757     18.80%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  370      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  786      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  920      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 592      0.00%     51.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                204      0.00%     51.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097302      9.40%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097418      9.40%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62338      0.28%     70.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13192      0.06%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4505937     20.19%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097645      9.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22318097                       # Type of FU issued
system.cpu.iq.rate                           2.195687                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      145737                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006530                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24811770                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7447900                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7311363                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30078404                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14965748                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949255                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7348020                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15080317                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2379                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        15786                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          220                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6751                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        44020                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3709                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3118                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   74809                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                232886                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22306761                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               124                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4525857                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2113699                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    802                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                228195                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            220                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            967                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2677                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3644                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22311395                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4566712                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6702                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6677035                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313533                       # Number of branches executed
system.cpu.iew.exec_stores                    2110323                       # Number of stores executed
system.cpu.iew.exec_rate                     2.195028                       # Inst execution rate
system.cpu.iew.wb_sent                       22262068                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22260618                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13061533                       # num instructions producing a value
system.cpu.iew.wb_consumers                  18566973                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.190032                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.703482                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          106793                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2942                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10091590                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.199860                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.078203                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4240006     42.02%     42.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3175248     31.46%     73.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        62730      0.62%     74.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9299      0.09%     74.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       287487      2.85%     77.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        17275      0.17%     77.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        81955      0.81%     78.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       597294      5.92%     83.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1620296     16.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10091590                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1620296                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30778171                       # The number of ROB reads
system.cpu.rob.rob_writes                    44629812                       # The number of ROB writes
system.cpu.timesIdled                             512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           57041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.705896                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.705896                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.416639                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.416639                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24876305                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6954037                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688369                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851337                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1576668                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1773992                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7308609                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.109691                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6770337                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            154743                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.752137                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.109691                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13926731                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13926731                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4530539                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4530539                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2085055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2085055                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6615594                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6615594                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6615594                       # number of overall hits
system.cpu.dcache.overall_hits::total         6615594                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       248507                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        248507                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        21893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21893                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       270400                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         270400                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       270400                       # number of overall misses
system.cpu.dcache.overall_misses::total        270400                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3552667500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3552667500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    336988936                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    336988936                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3889656436                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3889656436                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3889656436                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3889656436                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6885994                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6885994                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6885994                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6885994                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051999                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010391                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039268                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039268                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039268                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039268                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14296.045987                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14296.045987                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 15392.542639                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15392.542639                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14384.824098                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14384.824098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14384.824098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14384.824098                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30473                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1246                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.456661                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57272                       # number of writebacks
system.cpu.dcache.writebacks::total             57272                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       104245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       104245                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        11412                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11412                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       115657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       115657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       115657                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       115657                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       144262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       144262                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10481                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10481                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       154743                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       154743                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       154743                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       154743                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2137189500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2137189500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    165897946                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    165897946                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2303087446                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2303087446                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2303087446                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2303087446                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030186                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030186                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004974                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004974                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022472                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022472                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022472                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022472                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14814.639337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14814.639337                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15828.446331                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15828.446331                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14883.306166                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14883.306166                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14883.306166                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14883.306166                       # average overall mshr miss latency
system.cpu.dcache.replacements                 153719                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           696.505796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625166                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1991.625000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   696.505796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.680181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.680181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3251750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3251750                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624350                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624350                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624350                       # number of overall hits
system.cpu.icache.overall_hits::total         1624350                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1117                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1117                       # number of overall misses
system.cpu.icache.overall_misses::total          1117                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81715999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81715999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     81715999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81715999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81715999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81715999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625467                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625467                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625467                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000687                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73156.668756                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73156.668756                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73156.668756                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73156.668756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73156.668756                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73156.668756                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          384                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           89                       # number of writebacks
system.cpu.icache.writebacks::total                89                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          301                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          301                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          301                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63768499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63768499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63768499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63768499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63768499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63768499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000502                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000502                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000502                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78147.670343                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78147.670343                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78147.670343                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78147.670343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78147.670343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78147.670343                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4434.333546                       # Cycle average of tags in use
system.l2.tags.total_refs                      309364                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5358                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     57.738708                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       748.763343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3685.570204                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.112475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.135325                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5228                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163513                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2480270                       # Number of tag accesses
system.l2.tags.data_accesses                  2480270                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        57272                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            57272                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           88                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               88                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             21003                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21003                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        129186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            129186                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               150189                       # number of demand (read+write) hits
system.l2.demand_hits::total                   150201                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              150189                       # number of overall hits
system.l2.overall_hits::total                  150201                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 412                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              804                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4142                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4554                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5358                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               804                       # number of overall misses
system.l2.overall_misses::.cpu.data              4554                       # number of overall misses
system.l2.overall_misses::total                  5358                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     31607000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31607000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62410500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62410500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    425607500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    425607500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     62410500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    457214500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        519625000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62410500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    457214500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       519625000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        57272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        57272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           88                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           88                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         21415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       133328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        133328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           154743                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               155559                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          154743                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              155559                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.019239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019239                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985294                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985294                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.031066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031066                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985294                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.029429                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.034444                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985294                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.029429                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.034444                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76716.019417                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76716.019417                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        77625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        77625                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102754.104297                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102754.104297                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst        77625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100398.440931                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96981.149683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        77625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100398.440931                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96981.149683                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            412                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4142                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5358                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27487000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27487000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54370500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54370500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    384187500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    384187500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     54370500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    411674500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    466045000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54370500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    411674500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    466045000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.019239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.031066                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031066                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.029429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.034444                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.029429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.034444                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66716.019417                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66716.019417                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        67625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        67625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92754.104297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92754.104297                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        67625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90398.440931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86981.149683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        67625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90398.440931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86981.149683                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4946                       # Transaction distribution
system.membus.trans_dist::ReadExReq               412                       # Transaction distribution
system.membus.trans_dist::ReadExResp              412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4946                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       342912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       342912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  342912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5358                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5358    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5358                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2679000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14607250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       309367                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       153812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5082257500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            134144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        57272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           89                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           96447                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21415                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       133328                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       463205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                464926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13568960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13626880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           155559                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000045                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 155552    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             155559                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          212044500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         232114500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
