{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Imports\n",
    "import pandas as pd\n",
    "from random import randint\n",
    "from src import *\n",
    "from src.simulator import SIMULATOR"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "sim = SIMULATOR()\n",
    "\n",
    "# --------------------------------------------\n",
    "#               KERNEL CONFIGURATION\n",
    "# --------------------------------------------\n",
    "kernel_path = './kernels/mac_test/'\n",
    "kernel_number = 1 \n",
    "column_usage = [True, False] \n",
    "nInstrPerCol = 7 \n",
    "imem_add_start = 0 \n",
    "srf_spm_addres = 0 \n",
    "version=\"\"\n",
    "\n",
    "sim.kernel_config(column_usage, nInstrPerCol, imem_add_start, srf_spm_addres, kernel_number)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SPM 1: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, ]\n",
      "SPM 2: [2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, ]\n",
      "SPM 3: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, ]\n"
     ]
    }
   ],
   "source": [
    "# --------------------------------------------\n",
    "#                LOAD SPM DATA\n",
    "# --------------------------------------------\n",
    "# Load vector A\n",
    "vector_A = [1 for i in range(SPM_NWORDS)]\n",
    "nline = 1\n",
    "sim.setSPMLine(nline, vector_A)\n",
    "# Load vector B\n",
    "vector_B = [2 for i in range(SPM_NWORDS)]\n",
    "nline = 2\n",
    "sim.setSPMLine(nline, vector_B)\n",
    "# Load vector C\n",
    "vector_C = [1 for i in range(SPM_NWORDS)]\n",
    "nline = 3\n",
    "sim.setSPMLine(nline, vector_C)\n",
    "\n",
    "sim.displaySPMLine(1)\n",
    "sim.displaySPMLine(2)\n",
    "sim.displaySPMLine(3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ASM to Hex\n",
      "Processing file: ./kernels/mac_test/instructions_asm.csv...\n",
      "Creating file: ./kernels/mac_test/dsip_bitstream.h\n",
      "Creating file: ./kernels/mac_test/instructions_hex_autogen.csv\n"
     ]
    }
   ],
   "source": [
    "# --------------------------------------------\n",
    "#              COMPILE ASM TO HEX\n",
    "# --------------------------------------------\n",
    "sim.compileAsmToHex(kernel_path, kernel_number, version=version)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing file: ./kernels/mac_test/instructions_hex_autogen.csv...\n",
      "---------------------\n",
      "       PC: 0\n",
      "---------------------\n",
      "LSU: LOR R7, ONE, ZERO/LD.VWR SRF --> ALU res = 1\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R5, LAST, ZERO (VWR selected: 0, not writting SRF) --> ALU res = 31\n",
      "LCU: NOP --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 1\n",
      "---------------------\n",
      "LSU: SADD R7, ONE, R7/LD.VWR VWR_A --> ALU res = 2\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R6, LAST, ZERO (VWR selected: 0, not writting SRF) --> ALU res = 31\n",
      "LCU: NOP --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 2\n",
      "---------------------\n",
      "LSU: SADD R7, ONE, R7/LD.VWR VWR_B --> ALU res = 3\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R7, LAST, ZERO (VWR selected: 0, not writting SRF) --> ALU res = 31\n",
      "LCU: NOP --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 3\n",
      "---------------------\n",
      "LSU: SADD R7, ONE, R7/LD.VWR VWR_C --> ALU res = 4\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R0, ZERO, ZERO (VWR selected: 0, not writting SRF) --> ALU res = 0\n",
      "LCU: SADD R0, ZERO, LAST --> ALU res = 31\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 1\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 30\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 2\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 29\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 3\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 28\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 4\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 27\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 5\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 26\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 6\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 25\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 7\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 24\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 8\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 23\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 9\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 22\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 10\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 21\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 11\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 20\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 12\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 19\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 13\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 18\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 14\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 17\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 15\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 16\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 16\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 15\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 17\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 14\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 18\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 13\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 19\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 12\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 20\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 11\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 21\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 10\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 22\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 9\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 23\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 8\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 24\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 7\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 25\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 6\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 26\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 5\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 27\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 4\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 28\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 3\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 29\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 2\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 30\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 1\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 31\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 32\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = -1\n",
      "---------------------\n",
      "       PC: 5\n",
      "---------------------\n",
      "LSU: NOP/STR.VWR VWR_C --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: NOP (VWR selected: 0, not writting SRF) --> ALU res = 32\n",
      "LCU: NOP --> ALU res = -1\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: NOP (VWR selected: 0, not writting SRF) --> ALU res = 32\n",
      "LCU: EXIT --> ALU res = -1\n",
      "End...\n"
     ]
    }
   ],
   "source": [
    "# --------------------------------------------\n",
    "#                 LOAD KERNEL\n",
    "# --------------------------------------------\n",
    "\n",
    "# This needs the hex instructions, if you don't provide them, generate then compiling the asm\n",
    "sim.kernel_load(kernel_path, version=version + \"_autogen\", kernel_number=kernel_number)\n",
    "\n",
    "# --------------------------------------------\n",
    "#               SIMULATE EXECUTION\n",
    "# --------------------------------------------\n",
    "show_lcu = []\n",
    "show_srf = []\n",
    "show_lsu = []\n",
    "show_rcs = [[],[],[],[]]\n",
    "show_mxcu = []\n",
    "display_ops = [show_lcu, show_lsu, show_mxcu, show_rcs, show_srf]\n",
    "\n",
    "sim.run(kernel_number, display_ops=display_ops)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's check that we have the correct output in the SPM line just by looking at it."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SPM 1: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, ]\n",
      "SPM 2: [2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, ]\n",
      "SPM 3: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ]\n",
      "SPM 4: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ]\n",
      "SPM 5: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ]\n"
     ]
    }
   ],
   "source": [
    "sim.displaySPMLine(1)\n",
    "sim.displaySPMLine(2)\n",
    "sim.displaySPMLine(3)\n",
    "sim.displaySPMLine(4)\n",
    "sim.displaySPMLine(5)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can check it more rigorously. We can define our function in python and check that the output matches the CGRA output."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SPM 3: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ]\n",
      "Oops, something went wrong. There are 128 errors.\n",
      "[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127]\n"
     ]
    }
   ],
   "source": [
    "sim.displaySPMLine(3)\n",
    "vwr2a_res = sim.getSPMLine(3)\n",
    "errors_idx = []\n",
    "for i in range(len(vector_A)):\n",
    "    if vector_A[i] + vector_B[i] != vwr2a_res[i]:\n",
    "        errors_idx.append(i)\n",
    "if len(errors_idx) == 0:\n",
    "    print(\"The result is correct!\")\n",
    "else:\n",
    "    print(\"Oops, something went wrong. There are \" + str(len(errors_idx)) + \" errors.\")\n",
    "    print(errors_idx)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now it's your time to play!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "#Let's do it!"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Test multiplication"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Imports\n",
    "import pandas as pd\n",
    "from random import randint\n",
    "from src import *\n",
    "from src.simulator import SIMULATOR\n",
    "sim = SIMULATOR()\n",
    "\n",
    "# --------------------------------------------\n",
    "#               KERNEL CONFIGURATION\n",
    "# --------------------------------------------\n",
    "kernel_path = './kernels/sub_16b_vectors/'\n",
    "kernel_number = 1 \n",
    "column_usage = [True, False] \n",
    "nInstrPerCol = 6 \n",
    "imem_add_start = 0 \n",
    "srf_spm_addres = 0 \n",
    "version=\"\"\n",
    "\n",
    "sim.kernel_config(column_usage, nInstrPerCol, imem_add_start, srf_spm_addres, kernel_number)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SPM 1: [788176353, 3780737929, 4169328628, 994322626, 1239693191, 4152106239, 3064835308, 1045827564, 695211840, 1503973996, 357137640, 2053013261, 1190366551, 3244745443, 3678056956, 2270567546, 3129783778, 3604406544, 2812365178, 564413771, 1217829049, 320517946, 89608233, 312310456, 174703206, 811202707, 465352, 4142591730, 1896333667, 580740071, 729980341, 3016702707, 1769048052, 2481195747, 3665412211, 202483635, 3111238859, 571460138, 535065607, 69721329, 2426988633, 2812462150, 3160177275, 408363134, 1323919706, 2207192522, 1634691179, 1178287432, 2325759715, 1035811221, 4044475095, 109043638, 3564497323, 4109831888, 2099538333, 3315680056, 135556212, 4270473123, 2239590051, 1691584219, 3397510440, 667966857, 982872764, 2303541717, 3138200076, 313335188, 788663275, 1341726467, 3877584180, 2596078496, 484162718, 2094876430, 3400012577, 2032976635, 2836292064, 75504903, 1049849053, 3454058188, 2087176708, 783214250, 3786835688, 1506677723, 1958830937, 3971771270, 52442353, 581953332, 2684156237, 2907923709, 1436977383, 2042460899, 313296709, 1811118757, 1795435239, 2742599993, 3531394043, 2096457576, 2599582751, 4162196869, 2256004951, 2652578801, 503076654, 2471640888, 1975643807, 3390897655, 3411667805, 127745618, 969444453, 4201829997, 2851079367, 1053562265, 3389765574, 4282925871, 1533741542, 1185731815, 2495655803, 2976464742, 3332389871, 2708218059, 1382808271, 242698958, 148082343, 4256948518, 746193519, 2156360426, 2088064721, 2364238897, 717686116, 943723278, ]\n",
      "SPM 2: [282702776, 4290898109, 3361369325, 1374171635, 559301230, 876990963, 3511894486, 2917073368, 290254605, 1724778919, 477860732, 178961373, 3132915079, 2664625785, 1126409514, 930310728, 2279873286, 3531516262, 2300876441, 4210601711, 4077612898, 3387287978, 1336183889, 825036818, 2467991101, 625326558, 2303311868, 163429387, 1406838724, 4067977221, 3193857843, 2704012635, 1022789543, 3506316625, 2135735683, 1185544764, 3050974069, 925377025, 928561399, 2548401442, 1103961781, 3004116928, 2876831055, 4054419243, 1107342806, 1427216265, 344153597, 2304397563, 140831229, 4057057419, 3966866426, 325446089, 3911889260, 1544597229, 3876497080, 2039147691, 3468438531, 2666769071, 1483676709, 1846552324, 2421755545, 943276701, 3533247161, 4098430982, 1695820938, 735774973, 2288374905, 3917520833, 2527618509, 2876699815, 2078177579, 1265362609, 3429170524, 1587322841, 806318098, 182382151, 1533523861, 1783947419, 1722956834, 4205291967, 914239081, 3778037608, 137184047, 2454738715, 2478685480, 452748094, 403594857, 1705680551, 690070963, 150121176, 1877512605, 438063988, 3100565509, 2655995195, 2826473027, 3591103430, 530171892, 3381531099, 1042241876, 839377950, 107256628, 4179922314, 3048415267, 442647555, 4207367986, 2980151359, 3570379534, 2535029642, 1174844247, 4067927782, 646654645, 1912485805, 2286366584, 461204924, 815810492, 1724451619, 2929018961, 582666257, 1301548231, 3721205585, 1619911875, 2200520566, 248284203, 723858977, 3164358181, 4283497402, 2573260212, 3326432092, ]\n"
     ]
    }
   ],
   "source": [
    "# --------------------------------------------\n",
    "#                LOAD SPM DATA\n",
    "# --------------------------------------------\n",
    "# Load vector A\n",
    "vector_A = [randint(0, 0xFFFFFFFF) for _ in range(SPM_NWORDS)]\n",
    "nline = 1\n",
    "sim.setSPMLine(nline, vector_A)\n",
    "# Load vector B\n",
    "vector_B = [randint(0, 0xFFFFFFFF) for _ in range(SPM_NWORDS)]\n",
    "nline = 2\n",
    "sim.setSPMLine(nline, vector_B)\n",
    "\n",
    "sim.displaySPMLine(1)\n",
    "sim.displaySPMLine(2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ASM to Hex\n",
      "Processing file: ./kernels/sub_16b_vectors/instructions_asm.csv...\n",
      "Creating file: ./kernels/sub_16b_vectors/dsip_bitstream.h\n",
      "Creating file: ./kernels/sub_16b_vectors/instructions_hex_autogen.csv\n"
     ]
    }
   ],
   "source": [
    "# --------------------------------------------\n",
    "#              COMPILE ASM TO HEX\n",
    "# --------------------------------------------\n",
    "sim.compileAsmToHex(kernel_path, kernel_number, version=version)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing file: ./kernels/sub_16b_vectors/instructions_hex_autogen.csv...\n",
      "---------------------\n",
      "       PC: 0\n",
      "---------------------\n",
      "LSU: LOR R7, ONE, ZERO/LD.VWR SRF --> ALU res = 1\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R5, LAST, ZERO (VWR selected: 0, not writting SRF) --> ALU res = 31\n",
      "LCU: NOP --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 1\n",
      "---------------------\n",
      "LSU: SADD R7, ONE, R7/LD.VWR VWR_A --> ALU res = 2\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R6, LAST, ZERO (VWR selected: 0, not writting SRF) --> ALU res = 31\n",
      "LCU: NOP --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 2\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R7, LAST, ZERO (VWR selected: 0, not writting SRF) --> ALU res = 31\n",
      "LCU: NOP --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 3\n",
      "---------------------\n",
      "LSU: SADD R7, ONE, R7/LD.VWR VWR_B --> ALU res = 3\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R0, ZERO, ZERO (VWR selected: 0, not writting SRF) --> ALU res = 0\n",
      "LCU: SADD R0, ZERO, LAST --> ALU res = 31\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 788176353 , 282702776 = 505539113\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1769048052 , 1022789543 = 746258509\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3138200076 , 1695820938 = 1442444674\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2599582751 , 530171892 = 2069476395\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 1\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 30\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 3780737929 , 4290898109 = 3784872652\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2481195747 , 3506316625 = 3269911954\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 313335188 , 735774973 = 3872527511\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 4162196869 , 3381531099 = 780665770\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 2\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 29\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 4169328628 , 3361369325 = 807959303\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3665412211 , 2135735683 = 1529676528\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 788663275 , 2288374905 = 2795321202\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2256004951 , 1042241876 = 1213763075\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 3\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 28\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 994322626 , 1374171635 = 3915183823\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 202483635 , 1185544764 = 3311971703\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1341726467 , 3917520833 = 1719238466\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2652578801 , 839377950 = 1813266387\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 4\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 27\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 1239693191 , 559301230 = 680457497\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3111238859 , 3050974069 = 60264790\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3877584180 , 2527618509 = 1350031207\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 503076654 , 107256628 = 395885562\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 5\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 26\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 4152106239 , 876990963 = 3275180812\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 571460138 , 925377025 = 3941050409\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2596078496 , 2876699815 = 4014411513\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2471640888 , 4179922314 = 2586751406\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 6\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 25\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 3064835308 , 3511894486 = 3847908118\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 535065607 , 928561399 = 3901537040\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 484162718 , 2078177579 = 2700952435\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1975643807 , 3048415267 = 3222195836\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 7\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 24\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 1045827564 , 2917073368 = 2423721492\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 69721329 , 2548401442 = 1816287183\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2094876430 , 1265362609 = 829579357\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3390897655 , 442647555 = 2948250100\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 8\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 23\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 695211840 , 290254605 = 405022771\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2426988633 , 1103961781 = 1323026852\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3400012577 , 3429170524 = 4265874885\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3411667805 , 4207367986 = 3499267115\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 9\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 22\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 1503973996 , 1724778919 = 4074162373\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2812462150 , 3004116928 = 4103312518\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2032976635 , 1587322841 = 445653794\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 127745618 , 2980151359 = 1442627091\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 10\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 21\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 357137640 , 477860732 = 4174309740\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3160177275 , 2876831055 = 283411756\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2836292064 , 806318098 = 2030039502\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 969444453 , 3570379534 = 1694097751\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 11\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 20\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 2053013261 , 178961373 = 1874117424\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 408363134 , 4054419243 = 648976723\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 75504903 , 182382151 = 4188155584\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 4201829997 , 2535029642 = 1666800355\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 12\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 19\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 1190366551 , 3132915079 = 2352418768\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1323919706 , 1107342806 = 216642436\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1049849053 , 1533523861 = 3811358024\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2851079367 , 1174844247 = 1676300656\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 13\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 18\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 3244745443 , 2664625785 = 580185194\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2207192522 , 1427216265 = 780041793\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3454058188 , 1783947419 = 1670176305\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1053562265 , 4067927782 = 1280667315\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 14\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 17\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 3678056956 , 1126409514 = 2551647442\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1634691179 , 344153597 = 1290537582\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2087176708 , 1722956834 = 364219874\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3389765574 , 646654645 = 2743110929\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 15\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 16\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 2270567546 , 930310728 = 1340322354\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1178287432 , 2304397563 = 3168922701\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 783214250 , 4205291967 = 872889579\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 4282925871 , 1912485805 = 2370440066\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 16\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 15\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 3129783778 , 2279873286 = 849910492\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2325759715 , 140831229 = 2184994022\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3786835688 , 914239081 = 2872596607\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1533741542 , 2286366584 = 3542407790\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 17\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 14\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 3604406544 , 3531516262 = 72890282\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1035811221 , 4057057419 = 1273786634\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1506677723 , 3778037608 = 2023672947\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1185731815 , 461204924 = 724526891\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 18\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 13\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 2812365178 , 2300876441 = 511554273\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 4044475095 , 3966866426 = 77608669\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1958830937 , 137184047 = 1821646890\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2495655803 , 815810492 = 1679845311\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 19\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 12\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 564413771 , 4210601711 = 648844892\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 109043638 , 325446089 = 4078630381\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3971771270 , 2454738715 = 1517032555\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2976464742 , 1724451619 = 1252013123\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 20\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 11\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 1217829049 , 4077612898 = 1435183447\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3564497323 , 3911889260 = 3947575359\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 52442353 , 2478685480 = 1868789705\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3332389871 , 2929018961 = 403436446\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 21\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 10\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 320517946 , 3387287978 = 1228262800\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 4109831888 , 1544597229 = 2565300195\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 581953332 , 452748094 = 129205238\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2708218059 , 582666257 = 2125617338\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 22\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 9\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 89608233 , 1336183889 = 3048457176\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2099538333 , 3876497080 = 2518074085\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2684156237 , 403594857 = 2280561380\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1382808271 , 1301548231 = 81260040\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 23\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 8\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 312310456 , 825036818 = 3782240934\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3315680056 , 2039147691 = 1276597901\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2907923709 , 1705680551 = 1202308694\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 242698958 , 3721205585 = 816460669\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 24\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 7\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 174703206 , 2467991101 = 2001679401\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 135556212 , 3468438531 = 962084977\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1436977383 , 690070963 = 746971956\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 148082343 , 1619911875 = 2823203300\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 25\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 6\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 811202707 , 625326558 = 185876149\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 4270473123 , 2666769071 = 1603769588\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2042460899 , 150121176 = 1892405259\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 4256948518 , 2200520566 = 2056427952\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 26\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 5\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 465352 , 2303311868 = 1992186316\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2239590051 , 1483676709 = 755913342\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 313296709 , 1877512605 = 2730816936\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 746193519 , 248284203 = 497974852\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 27\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 4\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 4142591730 , 163429387 = 3979162343\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1691584219 , 1846552324 = 4139999191\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1811118757 , 438063988 = 1373054769\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2156360426 , 723858977 = 1432501449\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 28\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 3\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 1896333667 , 1406838724 = 489494943\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3397510440 , 2421755545 = 975754895\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 1795435239 , 3100565509 = 2989902562\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2088064721 , 3164358181 = 3218673836\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 29\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 2\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 580740071 , 4067977221 = 807795682\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 667966857 , 943276701 = 4019657452\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2742599993 , 2655995195 = 86604798\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2364238897 , 4283497402 = 2375774327\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 30\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 1\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 729980341 , 3193857843 = 1831089794\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 982872764 , 3533247161 = 1744592899\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 3531394043 , 2826473027 = 704921016\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 717686116 , 2573260212 = 2439458736\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 31\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "SUB.H: 3016702707 , 2704012635 = 312755608\n",
      "RC0: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2303541717 , 4098430982 = 2500078031\n",
      "RC1: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 2096457576 , 3591103430 = 2800386978\n",
      "RC2: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "SUB.H: 943723278 , 3326432092 = 1912324018\n",
      "RC3: SSUB.H VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 0\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 32\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = -1\n",
      "---------------------\n",
      "       PC: 5\n",
      "---------------------\n",
      "LSU: NOP/STR.VWR VWR_C --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: NOP (VWR selected: 0, not writting SRF) --> ALU res = 32\n",
      "LCU: EXIT --> ALU res = -1\n",
      "End...\n"
     ]
    }
   ],
   "source": [
    "# --------------------------------------------\n",
    "#                 LOAD KERNEL\n",
    "# --------------------------------------------\n",
    "\n",
    "# This needs the hex instructions, if you don't provide them, generate then compiling the asm\n",
    "sim.kernel_load(kernel_path, version=version + \"_autogen\", kernel_number=kernel_number)\n",
    "\n",
    "# --------------------------------------------\n",
    "#               SIMULATE EXECUTION\n",
    "# --------------------------------------------\n",
    "show_lcu = []\n",
    "show_srf = []\n",
    "show_lsu = []\n",
    "show_rcs = [[],[],[],[]]\n",
    "show_mxcu = []\n",
    "display_ops = [show_lcu, show_lsu, show_mxcu, show_rcs, show_srf]\n",
    "\n",
    "sim.run(kernel_number, display_ops=display_ops)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def my_func(vecA, vecB, out):\n",
    "    for i in range(len(vecA)):\n",
    "        val1_high = (vecA[i] >> 16) & 0xFFFF  \n",
    "        val1_low = vecA[i] & 0xFFFF           \n",
    "        val2_high = (vecB[i] >> 16) & 0xFFFF  \n",
    "        val2_low = vecB[i] & 0xFFFF           \n",
    "\n",
    "        high_res = (val1_high - val2_high) & 0xFFFF\n",
    "        low_res = (val1_low - val2_low) & 0xFFFF\n",
    "\n",
    "        out[i] = (high_res << 16) | low_res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SPM 3: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ]\n",
      "Oops, something went wrong. There are 128 errors.\n",
      "[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127]\n"
     ]
    }
   ],
   "source": [
    "sim.displaySPMLine(3)\n",
    "vwr2a_res = sim.getSPMLine(3)\n",
    "errors_idx = []\n",
    "output = np.zeros(len(vector_A))\n",
    "my_func(vector_A, vector_B, output)\n",
    "for i in range(len(vector_A)):\n",
    "    if output[i] != vwr2a_res[i]:\n",
    "        errors_idx.append(i)\n",
    "if len(errors_idx) == 0:\n",
    "    print(\"The result is correct!\")\n",
    "else:\n",
    "    print(\"Oops, something went wrong. There are \" + str(len(errors_idx)) + \" errors.\")\n",
    "    print(errors_idx)\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
