
*** Running vivado
    with args -log ProgramCounter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ProgramCounter.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ProgramCounter.tcl -notrace
Command: synth_design -top ProgramCounter -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 355.805 ; gain = 99.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ProgramCounter.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 410.840 ; gain = 154.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 410.840 ; gain = 154.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 410.840 ; gain = 154.207
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[0]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[1]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[2]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[3]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[4]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[5]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[6]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[4]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[5]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[6]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[7]'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/Nexys_4_DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ProgramCounter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ProgramCounter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 711.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 711.672 ; gain = 455.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 711.672 ; gain = 455.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 711.672 ; gain = 455.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 711.672 ; gain = 455.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 711.672 ; gain = 455.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 735.176 ; gain = 478.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 755.355 ; gain = 498.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 755.355 ; gain = 498.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 755.355 ; gain = 498.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 755.355 ; gain = 498.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 755.355 ; gain = 498.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 755.355 ; gain = 498.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 755.355 ; gain = 498.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 755.355 ; gain = 498.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT2   |    10|
|4     |LUT3   |     2|
|5     |LUT4   |     1|
|6     |LUT5   |     3|
|7     |LUT6   |     7|
|8     |FDCE   |     8|
|9     |IBUF   |    20|
|10    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    62|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 755.355 ; gain = 498.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 755.355 ; gain = 197.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 755.355 ; gain = 498.723
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 37 Warnings, 38 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 756.684 ; gain = 512.891
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoma/Documents/DTU/_62711 digital systems design/PWA/PWA/xillinxProjects/RF/test.runs/synth_1/ProgramCounter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ProgramCounter_utilization_synth.rpt -pb ProgramCounter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 756.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 12:57:27 2023...
