#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x181b0c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x181b250 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1803d50 .functor NOT 1, L_0x185d520, C4<0>, C4<0>, C4<0>;
L_0x185d2d0 .functor XOR 10, L_0x185d0d0, L_0x185d200, C4<0000000000>, C4<0000000000>;
L_0x185d3e0 .functor XOR 10, L_0x185d2d0, L_0x185d340, C4<0000000000>, C4<0000000000>;
v0x1858a80_0 .net *"_ivl_10", 9 0, L_0x185d2d0;  1 drivers
v0x1858b80_0 .net *"_ivl_12", 9 0, L_0x185d340;  1 drivers
v0x1858c60_0 .net *"_ivl_14", 9 0, L_0x185d3e0;  1 drivers
v0x1858d20_0 .net *"_ivl_4", 9 0, L_0x185d030;  1 drivers
v0x1858e00_0 .net *"_ivl_6", 9 0, L_0x185d0d0;  1 drivers
v0x1858f30_0 .net *"_ivl_8", 9 0, L_0x185d200;  1 drivers
v0x1859010_0 .var "clk", 0 0;
v0x18590b0_0 .net "in", 3 0, v0x18560f0_0;  1 drivers
v0x1859150_0 .net "out_any_dut", 3 1, L_0x185b620;  1 drivers
v0x1859210_0 .net "out_any_ref", 3 1, L_0x1804310;  1 drivers
v0x18592e0_0 .net "out_both_dut", 2 0, L_0x185cf40;  1 drivers
v0x18593a0_0 .net "out_both_ref", 2 0, L_0x1804040;  1 drivers
v0x1859490_0 .net "out_different_dut", 3 0, L_0x185c4b0;  1 drivers
v0x1859560_0 .net "out_different_ref", 3 0, L_0x1804560;  1 drivers
v0x1859630_0 .var/2u "stats1", 287 0;
v0x18596f0_0 .var/2u "strobe", 0 0;
v0x18597b0_0 .net "tb_match", 0 0, L_0x185d520;  1 drivers
v0x1859880_0 .net "tb_mismatch", 0 0, L_0x1803d50;  1 drivers
v0x1859920_0 .net "wavedrom_enable", 0 0, v0x1856250_0;  1 drivers
v0x18599f0_0 .net "wavedrom_title", 511 0, v0x18562f0_0;  1 drivers
E_0x1814e30/0 .event negedge, v0x1856030_0;
E_0x1814e30/1 .event posedge, v0x1856030_0;
E_0x1814e30 .event/or E_0x1814e30/0, E_0x1814e30/1;
L_0x185cf40 .part L_0x185ac10, 0, 3;
L_0x185d030 .concat [ 4 3 3 0], L_0x1804560, L_0x1804310, L_0x1804040;
L_0x185d0d0 .concat [ 4 3 3 0], L_0x1804560, L_0x1804310, L_0x1804040;
L_0x185d200 .concat [ 4 3 3 0], L_0x185c4b0, L_0x185b620, L_0x185cf40;
L_0x185d340 .concat [ 4 3 3 0], L_0x1804560, L_0x1804310, L_0x1804040;
L_0x185d520 .cmp/eeq 10, L_0x185d030, L_0x185d3e0;
S_0x181b3e0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x181b250;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1804040 .functor AND 3, L_0x1859af0, L_0x1859b90, C4<111>, C4<111>;
L_0x1804310 .functor OR 3, L_0x1859d20, L_0x1859dc0, C4<000>, C4<000>;
L_0x1804560 .functor XOR 4, v0x18560f0_0, L_0x185a210, C4<0000>, C4<0000>;
v0x1803540_0 .net *"_ivl_1", 2 0, L_0x1859af0;  1 drivers
v0x1803880_0 .net *"_ivl_13", 0 0, L_0x1859f80;  1 drivers
v0x1803b50_0 .net *"_ivl_15", 2 0, L_0x185a130;  1 drivers
v0x1803e60_0 .net *"_ivl_16", 3 0, L_0x185a210;  1 drivers
v0x1804150_0 .net *"_ivl_3", 2 0, L_0x1859b90;  1 drivers
v0x1804420_0 .net *"_ivl_7", 2 0, L_0x1859d20;  1 drivers
v0x1804630_0 .net *"_ivl_9", 2 0, L_0x1859dc0;  1 drivers
v0x1855400_0 .net "in", 3 0, v0x18560f0_0;  alias, 1 drivers
v0x18554e0_0 .net "out_any", 3 1, L_0x1804310;  alias, 1 drivers
v0x1855650_0 .net "out_both", 2 0, L_0x1804040;  alias, 1 drivers
v0x1855730_0 .net "out_different", 3 0, L_0x1804560;  alias, 1 drivers
L_0x1859af0 .part v0x18560f0_0, 0, 3;
L_0x1859b90 .part v0x18560f0_0, 1, 3;
L_0x1859d20 .part v0x18560f0_0, 0, 3;
L_0x1859dc0 .part v0x18560f0_0, 1, 3;
L_0x1859f80 .part v0x18560f0_0, 0, 1;
L_0x185a130 .part v0x18560f0_0, 1, 3;
L_0x185a210 .concat [ 3 1 0 0], L_0x185a130, L_0x1859f80;
S_0x1855890 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x181b250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1856030_0 .net "clk", 0 0, v0x1859010_0;  1 drivers
v0x18560f0_0 .var "in", 3 0;
v0x18561b0_0 .net "tb_match", 0 0, L_0x185d520;  alias, 1 drivers
v0x1856250_0 .var "wavedrom_enable", 0 0;
v0x18562f0_0 .var "wavedrom_title", 511 0;
E_0x18149c0 .event posedge, v0x1856030_0;
E_0x18152b0 .event negedge, v0x1856030_0;
S_0x1855b30 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1855890;
 .timescale -12 -12;
v0x1855d30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1855e30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1855890;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18564c0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x181b250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x181c020 .functor AND 1, L_0x185a3f0, L_0x185a490, C4<1>, C4<1>;
L_0x182e0d0 .functor AND 1, L_0x185a5d0, L_0x185a670, C4<1>, C4<1>;
L_0x182e140 .functor AND 1, L_0x185a7e0, L_0x185a880, C4<1>, C4<1>;
L_0x185af30 .functor AND 1, L_0x185ada0, L_0x185ae90, C4<1>, C4<1>;
L_0x185b260 .functor OR 1, L_0x185b0c0, L_0x185b1c0, C4<0>, C4<0>;
L_0x185b4d0 .functor OR 1, L_0x185b320, L_0x185b430, C4<0>, C4<0>;
L_0x185b3c0 .functor OR 1, L_0x185b830, L_0x185b8d0, C4<0>, C4<0>;
v0x1856730_0 .net *"_ivl_11", 0 0, L_0x185a5d0;  1 drivers
v0x1856810_0 .net *"_ivl_13", 0 0, L_0x185a670;  1 drivers
v0x18568f0_0 .net *"_ivl_14", 0 0, L_0x182e0d0;  1 drivers
v0x18569e0_0 .net *"_ivl_19", 0 0, L_0x185a7e0;  1 drivers
v0x1856ac0_0 .net *"_ivl_21", 0 0, L_0x185a880;  1 drivers
v0x1856bf0_0 .net *"_ivl_22", 0 0, L_0x182e140;  1 drivers
v0x1856cd0_0 .net *"_ivl_28", 0 0, L_0x185ada0;  1 drivers
v0x1856db0_0 .net *"_ivl_3", 0 0, L_0x185a3f0;  1 drivers
v0x1856e90_0 .net *"_ivl_30", 0 0, L_0x185ae90;  1 drivers
v0x1857000_0 .net *"_ivl_31", 0 0, L_0x185af30;  1 drivers
v0x18570e0_0 .net *"_ivl_36", 0 0, L_0x185b0c0;  1 drivers
v0x18571c0_0 .net *"_ivl_38", 0 0, L_0x185b1c0;  1 drivers
v0x18572a0_0 .net *"_ivl_39", 0 0, L_0x185b260;  1 drivers
v0x1857380_0 .net *"_ivl_44", 0 0, L_0x185b320;  1 drivers
v0x1857460_0 .net *"_ivl_46", 0 0, L_0x185b430;  1 drivers
v0x1857540_0 .net *"_ivl_47", 0 0, L_0x185b4d0;  1 drivers
v0x1857620_0 .net *"_ivl_5", 0 0, L_0x185a490;  1 drivers
v0x1857700_0 .net *"_ivl_53", 0 0, L_0x185b830;  1 drivers
v0x18577e0_0 .net *"_ivl_55", 0 0, L_0x185b8d0;  1 drivers
v0x18578c0_0 .net *"_ivl_56", 0 0, L_0x185b3c0;  1 drivers
v0x18579a0_0 .net *"_ivl_6", 0 0, L_0x181c020;  1 drivers
v0x1857a80_0 .net *"_ivl_61", 0 0, L_0x185baf0;  1 drivers
v0x1857b60_0 .net *"_ivl_63", 0 0, L_0x185bb90;  1 drivers
v0x1857c40_0 .net *"_ivl_64", 0 0, L_0x185bcd0;  1 drivers
v0x1857d00_0 .net *"_ivl_69", 0 0, L_0x185be10;  1 drivers
v0x1857de0_0 .net *"_ivl_71", 0 0, L_0x185bc30;  1 drivers
v0x1857ec0_0 .net *"_ivl_72", 0 0, L_0x185bf60;  1 drivers
v0x1857f80_0 .net *"_ivl_77", 0 0, L_0x185c160;  1 drivers
v0x1858060_0 .net *"_ivl_79", 0 0, L_0x185c200;  1 drivers
v0x1858140_0 .net *"_ivl_80", 0 0, L_0x185c370;  1 drivers
v0x1858200_0 .net *"_ivl_86", 0 0, L_0x185c770;  1 drivers
v0x18582e0_0 .net *"_ivl_88", 0 0, L_0x185c810;  1 drivers
v0x18583c0_0 .net *"_ivl_89", 0 0, L_0x185cdb0;  1 drivers
v0x1858480_0 .net "in", 3 0, v0x18560f0_0;  alias, 1 drivers
v0x1858540_0 .net "out_any", 3 1, L_0x185b620;  alias, 1 drivers
v0x1858620_0 .net "out_both", 3 0, L_0x185ac10;  1 drivers
v0x1858700_0 .net "out_different", 3 0, L_0x185c4b0;  alias, 1 drivers
L_0x185a3f0 .part v0x18560f0_0, 0, 1;
L_0x185a490 .part v0x18560f0_0, 3, 1;
L_0x185a5d0 .part v0x18560f0_0, 1, 1;
L_0x185a670 .part v0x18560f0_0, 0, 1;
L_0x185a7e0 .part v0x18560f0_0, 2, 1;
L_0x185a880 .part v0x18560f0_0, 1, 1;
L_0x185ac10 .concat8 [ 1 1 1 1], L_0x181c020, L_0x182e0d0, L_0x182e140, L_0x185af30;
L_0x185ada0 .part v0x18560f0_0, 3, 1;
L_0x185ae90 .part v0x18560f0_0, 2, 1;
L_0x185b0c0 .part v0x18560f0_0, 1, 1;
L_0x185b1c0 .part v0x18560f0_0, 0, 1;
L_0x185b320 .part v0x18560f0_0, 2, 1;
L_0x185b430 .part v0x18560f0_0, 1, 1;
L_0x185b620 .concat8 [ 1 1 1 0], L_0x185b260, L_0x185b4d0, L_0x185b3c0;
L_0x185b830 .part v0x18560f0_0, 3, 1;
L_0x185b8d0 .part v0x18560f0_0, 2, 1;
L_0x185baf0 .part v0x18560f0_0, 0, 1;
L_0x185bb90 .part v0x18560f0_0, 3, 1;
L_0x185bcd0 .cmp/nee 1, L_0x185baf0, L_0x185bb90;
L_0x185be10 .part v0x18560f0_0, 1, 1;
L_0x185bc30 .part v0x18560f0_0, 0, 1;
L_0x185bf60 .cmp/nee 1, L_0x185be10, L_0x185bc30;
L_0x185c160 .part v0x18560f0_0, 2, 1;
L_0x185c200 .part v0x18560f0_0, 1, 1;
L_0x185c370 .cmp/nee 1, L_0x185c160, L_0x185c200;
L_0x185c4b0 .concat8 [ 1 1 1 1], L_0x185bcd0, L_0x185bf60, L_0x185c370, L_0x185cdb0;
L_0x185c770 .part v0x18560f0_0, 3, 1;
L_0x185c810 .part v0x18560f0_0, 0, 1;
L_0x185cdb0 .cmp/nee 1, L_0x185c770, L_0x185c810;
S_0x1858860 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x181b250;
 .timescale -12 -12;
E_0x17fca20 .event anyedge, v0x18596f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18596f0_0;
    %nor/r;
    %assign/vec4 v0x18596f0_0, 0;
    %wait E_0x17fca20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1855890;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x18560f0_0, 0;
    %wait E_0x18152b0;
    %wait E_0x18149c0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x18560f0_0, 0;
    %wait E_0x18149c0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x18560f0_0, 0;
    %wait E_0x18149c0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x18560f0_0, 0;
    %wait E_0x18149c0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x18560f0_0, 0;
    %wait E_0x18149c0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x18560f0_0, 0;
    %wait E_0x18152b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1855e30;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18560f0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18152b0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18560f0_0, 0;
    %wait E_0x18149c0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18560f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x181b250;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1859010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18596f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x181b250;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1859010_0;
    %inv;
    %store/vec4 v0x1859010_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x181b250;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1856030_0, v0x1859880_0, v0x18590b0_0, v0x18593a0_0, v0x18592e0_0, v0x1859210_0, v0x1859150_0, v0x1859560_0, v0x1859490_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x181b250;
T_7 ;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1859630_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x181b250;
T_8 ;
    %wait E_0x1814e30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1859630_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1859630_0, 4, 32;
    %load/vec4 v0x18597b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1859630_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1859630_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1859630_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18593a0_0;
    %load/vec4 v0x18593a0_0;
    %load/vec4 v0x18592e0_0;
    %xor;
    %load/vec4 v0x18593a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1859630_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1859630_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1859210_0;
    %load/vec4 v0x1859210_0;
    %load/vec4 v0x1859150_0;
    %xor;
    %load/vec4 v0x1859210_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1859630_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1859630_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1859560_0;
    %load/vec4 v0x1859560_0;
    %load/vec4 v0x1859490_0;
    %xor;
    %load/vec4 v0x1859560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1859630_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1859630_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1859630_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/gatesv/iter4/response1/top_module.sv";
