{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726869008960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726869008960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 16:50:08 2024 " "Processing started: Fri Sep 20 16:50:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726869008960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869008960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate " "Command: quartus_map --read_settings_files=on --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869008960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726869009108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726869009108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltiempo.v 1 1 " "Found 1 design units, including 1 entities, in source file controltiempo.v" { { "Info" "ISGN_ENTITY_NAME" "1 controltiempo " "Found entity 1: controltiempo" {  } { { "controltiempo.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/controltiempo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869015913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.v 1 1 " "Found 1 design units, including 1 entities, in source file antirebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 antirebote " "Found entity 1: antirebote" {  } { { "antirebote.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/antirebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869015914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TamaguchiUpdate.v 1 1 " "Found 1 design units, including 1 entities, in source file TamaguchiUpdate.v" { { "Info" "ISGN_ENTITY_NAME" "1 TamaguchiUpdate " "Found entity 1: TamaguchiUpdate" {  } { { "TamaguchiUpdate.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869015914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "enfermo ENFERMO control_principal.v(28) " "Verilog HDL Declaration information at control_principal.v(28): object \"enfermo\" differs only in case from object \"ENFERMO\" in the same scope" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726869015915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dormido DORMIDO control_principal.v(25) " "Verilog HDL Declaration information at control_principal.v(25): object \"dormido\" differs only in case from object \"DORMIDO\" in the same scope" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726869015915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file control_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_principal " "Found entity 1: control_principal" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869015915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869015915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869015916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015916 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Contol_ili.v(302) " "Verilog HDL information at Contol_ili.v(302): always construct contains both blocking and non-blocking assignments" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 302 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726869015917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contol_ili.v 1 1 " "Found 1 design units, including 1 entities, in source file Contol_ili.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contol_ili " "Found entity 1: Contol_ili" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869015917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlImagen.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlImagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlImagen " "Found entity 1: ControlImagen" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869015918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlSensor.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlSensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSensor " "Found entity 1: ControlSensor" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869015918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_sensor " "Found entity 1: spi_sensor" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869015919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_mosi Contol_ili.v(63) " "Verilog HDL Implicit Net warning at Contol_ili.v(63): created implicit net for \"spi_mosi\"" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_sck Contol_ili.v(64) " "Verilog HDL Implicit Net warning at Contol_ili.v(64): created implicit net for \"spi_sck\"" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_cs Contol_ili.v(65) " "Verilog HDL Implicit Net warning at Contol_ili.v(65): created implicit net for \"spi_cs\"" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_dc Contol_ili.v(66) " "Verilog HDL Implicit Net warning at Contol_ili.v(66): created implicit net for \"spi_dc\"" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015919 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle Contol_ili.v(69) " "Verilog HDL Implicit Net warning at Contol_ili.v(69): created implicit net for \"idle\"" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TamaguchiUpdate " "Elaborating entity \"TamaguchiUpdate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726869015961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TamaguchiUpdate.v(49) " "Verilog HDL assignment warning at TamaguchiUpdate.v(49): truncated value with size 32 to match size of target (5)" {  } { { "TamaguchiUpdate.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015962 "|TamaguchiUpdate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antirebote antirebote:juego " "Elaborating entity \"antirebote\" for hierarchy \"antirebote:juego\"" {  } { { "TamaguchiUpdate.v" "juego" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controltiempo controltiempo:cntl " "Elaborating entity \"controltiempo\" for hierarchy \"controltiempo:cntl\"" {  } { { "TamaguchiUpdate.v" "cntl" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_principal control_principal:controlTama " "Elaborating entity \"control_principal\" for hierarchy \"control_principal:controlTama\"" {  } { { "TamaguchiUpdate.v" "controlTama" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 control_principal.v(139) " "Verilog HDL assignment warning at control_principal.v(139): truncated value with size 32 to match size of target (11)" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015972 "|TamaguchiUpdate|control_principal:controlTama"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_principal.v(144) " "Verilog HDL assignment warning at control_principal.v(144): truncated value with size 32 to match size of target (3)" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015972 "|TamaguchiUpdate|control_principal:controlTama"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_principal.v(191) " "Verilog HDL assignment warning at control_principal.v(191): truncated value with size 32 to match size of target (3)" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015972 "|TamaguchiUpdate|control_principal:controlTama"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_principal.v(202) " "Verilog HDL assignment warning at control_principal.v(202): truncated value with size 32 to match size of target (3)" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015972 "|TamaguchiUpdate|control_principal:controlTama"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlImagen ControlImagen:cimage " "Elaborating entity \"ControlImagen\" for hierarchy \"ControlImagen:cimage\"" {  } { { "TamaguchiUpdate.v" "cimage" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ControlImagen.v(33) " "Verilog HDL assignment warning at ControlImagen.v(33): truncated value with size 32 to match size of target (8)" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015973 "|TamaguchiUpdate|ControlImagen:cimage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ControlImagen.v(34) " "Verilog HDL assignment warning at ControlImagen.v(34): truncated value with size 32 to match size of target (5)" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015973 "|TamaguchiUpdate|ControlImagen:cimage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ControlImagen.v(35) " "Verilog HDL assignment warning at ControlImagen.v(35): truncated value with size 32 to match size of target (5)" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015973 "|TamaguchiUpdate|ControlImagen:cimage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ControlImagen.v(36) " "Verilog HDL assignment warning at ControlImagen.v(36): truncated value with size 32 to match size of target (8)" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015973 "|TamaguchiUpdate|ControlImagen:cimage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlImagen.v(167) " "Verilog HDL assignment warning at ControlImagen.v(167): truncated value with size 32 to match size of target (16)" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015973 "|TamaguchiUpdate|ControlImagen:cimage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contol_ili ControlImagen:cimage\|Contol_ili:ili9225 " "Elaborating entity \"Contol_ili\" for hierarchy \"ControlImagen:cimage\|Contol_ili:ili9225\"" {  } { { "ControlImagen.v" "ili9225" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contol_ili.v(442) " "Verilog HDL assignment warning at Contol_ili.v(442): truncated value with size 32 to match size of target (8)" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contol_ili.v(461) " "Verilog HDL assignment warning at Contol_ili.v(461): truncated value with size 32 to match size of target (8)" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contol_ili.v(480) " "Verilog HDL assignment warning at Contol_ili.v(480): truncated value with size 32 to match size of target (8)" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contol_ili.v(499) " "Verilog HDL assignment warning at Contol_ili.v(499): truncated value with size 32 to match size of target (8)" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contol_ili.v(515) " "Verilog HDL assignment warning at Contol_ili.v(515): truncated value with size 32 to match size of target (8)" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contol_ili.v(534) " "Verilog HDL assignment warning at Contol_ili.v(534): truncated value with size 32 to match size of target (8)" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_1.data_a 0 Contol_ili.v(48) " "Net \"INIT_SEQ_1.data_a\" at Contol_ili.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_1.waddr_a 0 Contol_ili.v(48) " "Net \"INIT_SEQ_1.waddr_a\" at Contol_ili.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_2.data_a 0 Contol_ili.v(49) " "Net \"INIT_SEQ_2.data_a\" at Contol_ili.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_2.waddr_a 0 Contol_ili.v(49) " "Net \"INIT_SEQ_2.waddr_a\" at Contol_ili.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_3.data_a 0 Contol_ili.v(50) " "Net \"INIT_SEQ_3.data_a\" at Contol_ili.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_3.waddr_a 0 Contol_ili.v(50) " "Net \"INIT_SEQ_3.waddr_a\" at Contol_ili.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_4.data_a 0 Contol_ili.v(51) " "Net \"INIT_SEQ_4.data_a\" at Contol_ili.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_4.waddr_a 0 Contol_ili.v(51) " "Net \"INIT_SEQ_4.waddr_a\" at Contol_ili.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ADRESS_SEQ.data_a 0 Contol_ili.v(52) " "Net \"ADRESS_SEQ.data_a\" at Contol_ili.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ADRESS_SEQ.waddr_a 0 Contol_ili.v(52) " "Net \"ADRESS_SEQ.waddr_a\" at Contol_ili.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_1.we_a 0 Contol_ili.v(48) " "Net \"INIT_SEQ_1.we_a\" at Contol_ili.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_2.we_a 0 Contol_ili.v(49) " "Net \"INIT_SEQ_2.we_a\" at Contol_ili.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_3.we_a 0 Contol_ili.v(50) " "Net \"INIT_SEQ_3.we_a\" at Contol_ili.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_4.we_a 0 Contol_ili.v(51) " "Net \"INIT_SEQ_4.we_a\" at Contol_ili.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ADRESS_SEQ.we_a 0 Contol_ili.v(52) " "Net \"ADRESS_SEQ.we_a\" at Contol_ili.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015978 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master ControlImagen:cimage\|Contol_ili:ili9225\|spi_master:spi " "Elaborating entity \"spi_master\" for hierarchy \"ControlImagen:cimage\|Contol_ili:ili9225\|spi_master:spi\"" {  } { { "Contol_ili.v" "spi" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria ControlImagen:cimage\|Memoria:ROMmemory " "Elaborating entity \"Memoria\" for hierarchy \"ControlImagen:cimage\|Memoria:ROMmemory\"" {  } { { "ControlImagen.v" "ROMmemory" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015981 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Memoria.v(33) " "Verilog HDL Case Statement warning at Memoria.v(33): incomplete case statement has no default case item" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel Memoria.v(29) " "Verilog HDL Always Construct warning at Memoria.v(29): inferring latch(es) for variable \"pixel\", which holds its previous value in one or more paths through the always construct" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_0.data_a 0 Memoria.v(9) " "Net \"memoria_estado_0.data_a\" at Memoria.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_0.waddr_a 0 Memoria.v(9) " "Net \"memoria_estado_0.waddr_a\" at Memoria.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_1.data_a 0 Memoria.v(10) " "Net \"memoria_estado_1.data_a\" at Memoria.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_1.waddr_a 0 Memoria.v(10) " "Net \"memoria_estado_1.waddr_a\" at Memoria.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_2.data_a 0 Memoria.v(11) " "Net \"memoria_estado_2.data_a\" at Memoria.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_2.waddr_a 0 Memoria.v(11) " "Net \"memoria_estado_2.waddr_a\" at Memoria.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_3.data_a 0 Memoria.v(12) " "Net \"memoria_estado_3.data_a\" at Memoria.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_3.waddr_a 0 Memoria.v(12) " "Net \"memoria_estado_3.waddr_a\" at Memoria.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_4.data_a 0 Memoria.v(13) " "Net \"memoria_estado_4.data_a\" at Memoria.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_4.waddr_a 0 Memoria.v(13) " "Net \"memoria_estado_4.waddr_a\" at Memoria.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_5.data_a 0 Memoria.v(14) " "Net \"memoria_estado_5.data_a\" at Memoria.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_5.waddr_a 0 Memoria.v(14) " "Net \"memoria_estado_5.waddr_a\" at Memoria.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_6.data_a 0 Memoria.v(15) " "Net \"memoria_estado_6.data_a\" at Memoria.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_6.waddr_a 0 Memoria.v(15) " "Net \"memoria_estado_6.waddr_a\" at Memoria.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_0.we_a 0 Memoria.v(9) " "Net \"memoria_estado_0.we_a\" at Memoria.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_1.we_a 0 Memoria.v(10) " "Net \"memoria_estado_1.we_a\" at Memoria.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_2.we_a 0 Memoria.v(11) " "Net \"memoria_estado_2.we_a\" at Memoria.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_3.we_a 0 Memoria.v(12) " "Net \"memoria_estado_3.we_a\" at Memoria.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_4.we_a 0 Memoria.v(13) " "Net \"memoria_estado_4.we_a\" at Memoria.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_5.we_a 0 Memoria.v(14) " "Net \"memoria_estado_5.we_a\" at Memoria.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_6.we_a 0 Memoria.v(15) " "Net \"memoria_estado_6.we_a\" at Memoria.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015982 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[0\] Memoria.v(29) " "Inferred latch for \"pixel\[0\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[1\] Memoria.v(29) " "Inferred latch for \"pixel\[1\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[2\] Memoria.v(29) " "Inferred latch for \"pixel\[2\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[3\] Memoria.v(29) " "Inferred latch for \"pixel\[3\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[4\] Memoria.v(29) " "Inferred latch for \"pixel\[4\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[5\] Memoria.v(29) " "Inferred latch for \"pixel\[5\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[6\] Memoria.v(29) " "Inferred latch for \"pixel\[6\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[7\] Memoria.v(29) " "Inferred latch for \"pixel\[7\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[8\] Memoria.v(29) " "Inferred latch for \"pixel\[8\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[9\] Memoria.v(29) " "Inferred latch for \"pixel\[9\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[10\] Memoria.v(29) " "Inferred latch for \"pixel\[10\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[11\] Memoria.v(29) " "Inferred latch for \"pixel\[11\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[12\] Memoria.v(29) " "Inferred latch for \"pixel\[12\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[13\] Memoria.v(29) " "Inferred latch for \"pixel\[13\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[14\] Memoria.v(29) " "Inferred latch for \"pixel\[14\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[15\] Memoria.v(29) " "Inferred latch for \"pixel\[15\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSensor ControlSensor:sensortemperatura " "Elaborating entity \"ControlSensor\" for hierarchy \"ControlSensor:sensortemperatura\"" {  } { { "TamaguchiUpdate.v" "sensortemperatura" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ControlSensor.v(138) " "Verilog HDL assignment warning at ControlSensor.v(138): truncated value with size 32 to match size of target (5)" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015985 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ControlSensor.v(170) " "Verilog HDL assignment warning at ControlSensor.v(170): truncated value with size 32 to match size of target (5)" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015985 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_1.data_a 0 ControlSensor.v(24) " "Net \"INIT_SEQ_1.data_a\" at ControlSensor.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015985 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_1.waddr_a\[0\] 0 ControlSensor.v(24) " "Net \"INIT_SEQ_1.waddr_a\[0\]\" at ControlSensor.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015985 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_2.data_a 0 ControlSensor.v(25) " "Net \"INIT_SEQ_2.data_a\" at ControlSensor.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015985 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_2.waddr_a 0 ControlSensor.v(25) " "Net \"INIT_SEQ_2.waddr_a\" at ControlSensor.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015985 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_1.we_a 0 ControlSensor.v(24) " "Net \"INIT_SEQ_1.we_a\" at ControlSensor.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015985 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_2.we_a 0 ControlSensor.v(25) " "Net \"INIT_SEQ_2.we_a\" at ControlSensor.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726869015985 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_sensor ControlSensor:sensortemperatura\|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd " "Elaborating entity \"spi_sensor\" for hierarchy \"ControlSensor:sensortemperatura\|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd\"" {  } { { "ControlSensor.v" "driver_sensor_mecheche10horasenestoayudaxd" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869015986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 spi_sensor.v(76) " "Verilog HDL assignment warning at spi_sensor.v(76): truncated value with size 32 to match size of target (21)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015987 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_sensor.v(120) " "Verilog HDL assignment warning at spi_sensor.v(120): truncated value with size 32 to match size of target (4)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015987 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_sensor.v(138) " "Verilog HDL assignment warning at spi_sensor.v(138): truncated value with size 32 to match size of target (4)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015987 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_sensor.v(153) " "Verilog HDL assignment warning at spi_sensor.v(153): truncated value with size 32 to match size of target (4)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015987 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_sensor.v(167) " "Verilog HDL assignment warning at spi_sensor.v(167): truncated value with size 32 to match size of target (4)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015987 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 spi_sensor.v(175) " "Verilog HDL assignment warning at spi_sensor.v(175): truncated value with size 32 to match size of target (21)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015987 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_sensor.v(195) " "Verilog HDL Case Statement information at spi_sensor.v(195): all case item expressions in this case statement are onehot" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 195 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726869015987 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_sensor.v(224) " "Verilog HDL assignment warning at spi_sensor.v(224): truncated value with size 32 to match size of target (4)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726869015987 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "13 " "Found 13 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSensor:sensortemperatura\|INIT_SEQ_2 " "RAM logic \"ControlSensor:sensortemperatura\|INIT_SEQ_2\" is uninferred due to inappropriate RAM size" {  } { { "ControlSensor.v" "INIT_SEQ_2" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726869016532 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSensor:sensortemperatura\|INIT_SEQ_1 " "RAM logic \"ControlSensor:sensortemperatura\|INIT_SEQ_1\" is uninferred due to inappropriate RAM size" {  } { { "ControlSensor.v" "INIT_SEQ_1" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726869016532 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlImagen:cimage\|Contol_ili:ili9225\|INIT_SEQ_1 " "RAM logic \"ControlImagen:cimage\|Contol_ili:ili9225\|INIT_SEQ_1\" is uninferred due to inappropriate RAM size" {  } { { "Contol_ili.v" "INIT_SEQ_1" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 48 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726869016532 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlImagen:cimage\|Contol_ili:ili9225\|INIT_SEQ_2 " "RAM logic \"ControlImagen:cimage\|Contol_ili:ili9225\|INIT_SEQ_2\" is uninferred due to inappropriate RAM size" {  } { { "Contol_ili.v" "INIT_SEQ_2" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 49 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726869016532 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlImagen:cimage\|Contol_ili:ili9225\|INIT_SEQ_3 " "RAM logic \"ControlImagen:cimage\|Contol_ili:ili9225\|INIT_SEQ_3\" is uninferred due to inappropriate RAM size" {  } { { "Contol_ili.v" "INIT_SEQ_3" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 50 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726869016532 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlImagen:cimage\|Contol_ili:ili9225\|ADRESS_SEQ " "RAM logic \"ControlImagen:cimage\|Contol_ili:ili9225\|ADRESS_SEQ\" is uninferred due to inappropriate RAM size" {  } { { "Contol_ili.v" "ADRESS_SEQ" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 52 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726869016532 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_0 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_0\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_0" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726869016532 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_1 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_1\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_1" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726869016532 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_2 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_2\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_2" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726869016532 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_3 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_3\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_3" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726869016532 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_4 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_4\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_4" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726869016532 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_5 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_5\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_5" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726869016532 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_6 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_6\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_6" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726869016532 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726869016532 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 26 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_ControlSensor_4ea2c1f1.hdl.mif " "Memory depth (32) in the design file differs from memory depth (26) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_ControlSensor_4ea2c1f1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726869016533 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_ControlSensor_4ea2c1f1.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_ControlSensor_4ea2c1f1.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1726869016534 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 20 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram0_Contol_ili_85d56e06.hdl.mif " "Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram0_Contol_ili_85d56e06.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726869016534 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 20 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_Contol_ili_85d56e06.hdl.mif " "Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_Contol_ili_85d56e06.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726869016535 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram3_Contol_ili_85d56e06.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram3_Contol_ili_85d56e06.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1726869016536 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 34 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram4_Contol_ili_85d56e06.hdl.mif " "Memory depth (64) in the design file differs from memory depth (34) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram4_Contol_ili_85d56e06.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726869016536 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram0_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram0_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726869016537 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726869016539 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram2_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram2_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726869016541 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram3_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram3_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726869016543 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram4_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram4_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726869016545 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram5_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram5_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726869016547 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram6_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram6_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726869016549 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ControlImagen:cimage\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ControlImagen:cimage\|Div1\"" {  } { { "ControlImagen.v" "Div1" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726869018359 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ControlImagen:cimage\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ControlImagen:cimage\|Mod0\"" {  } { { "ControlImagen.v" "Mod0" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726869018359 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ControlImagen:cimage\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ControlImagen:cimage\|Div0\"" {  } { { "ControlImagen.v" "Div0" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726869018359 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ControlImagen:cimage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ControlImagen:cimage\|Mult0\"" {  } { { "ControlImagen.v" "Mult0" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726869018359 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726869018359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlImagen:cimage\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_divide:Div1\"" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869018393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlImagen:cimage\|lpm_divide:Div1 " "Instantiated megafunction \"ControlImagen:cimage\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018393 ""}  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726869018393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869018423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869018423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869018427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869018427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869018437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869018437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869018470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869018470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869018502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869018502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlImagen:cimage\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_divide:Mod0\"" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869018505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlImagen:cimage\|lpm_divide:Mod0 " "Instantiated megafunction \"ControlImagen:cimage\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018505 ""}  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726869018505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9bm " "Found entity 1: lpm_divide_9bm" {  } { { "db/lpm_divide_9bm.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/lpm_divide_9bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869018535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869018535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869018538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869018538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/alt_u_div_g7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869018549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869018549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlImagen:cimage\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_divide:Div0\"" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869018556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlImagen:cimage\|lpm_divide:Div0 " "Instantiated megafunction \"ControlImagen:cimage\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018556 ""}  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726869018556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869018586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869018586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869018589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869018589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869018593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869018593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlImagen:cimage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\"" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869018606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlImagen:cimage\|lpm_mult:Mult0 " "Instantiated megafunction \"ControlImagen:cimage\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726869018606 ""}  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726869018606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ControlImagen:cimage\|lpm_mult:Mult0\|multcore:mult_core ControlImagen:cimage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869018615 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ControlImagen:cimage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ControlImagen:cimage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869018619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ControlImagen:cimage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ControlImagen:cimage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869018626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/add_sub_afh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726869018655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869018655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ControlImagen:cimage\|lpm_mult:Mult0\|altshift:external_latency_ffs ControlImagen:cimage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869018660 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726869019023 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_master.v" 7 -1 0 } } { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 22 -1 0 } } { "spi_master.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_master.v" 15 -1 0 } } { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 23 -1 0 } } { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 12 -1 0 } } { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 10 -1 0 } } { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 24 -1 0 } } { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 12 -1 0 } } { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 13 -1 0 } } { "spi_master.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_master.v" 11 -1 0 } } { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 32 -1 0 } } { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 78 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726869019052 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726869019052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726869020301 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726869028715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/output_files/TamaguchiUpdate.map.smsg " "Generated suppressed messages file /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/output_files/TamaguchiUpdate.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869028769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726869028921 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726869028921 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2665 " "Implemented 2665 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726869029076 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726869029076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2646 " "Implemented 2646 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726869029076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726869029076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726869029089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 16:50:29 2024 " "Processing ended: Fri Sep 20 16:50:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726869029089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726869029089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726869029089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726869029089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726869030323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726869030323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 16:50:30 2024 " "Processing started: Fri Sep 20 16:50:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726869030323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726869030323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726869030324 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726869030351 ""}
{ "Info" "0" "" "Project  = TamaguchiUpdate" {  } {  } 0 0 "Project  = TamaguchiUpdate" 0 0 "Fitter" 0 0 1726869030352 ""}
{ "Info" "0" "" "Revision = TamaguchiUpdate" {  } {  } 0 0 "Revision = TamaguchiUpdate" 0 0 "Fitter" 0 0 1726869030352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726869030421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726869030422 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TamaguchiUpdate EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"TamaguchiUpdate\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726869030432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726869030488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726869030488 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726869030600 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726869030604 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726869030660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726869030660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726869030660 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726869030660 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 4388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726869030667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 4390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726869030667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 4392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726869030667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 4394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726869030667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 4396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726869030667 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726869030667 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726869030669 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 19 " "No exact pin location assignment(s) for 3 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1726869031000 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TamaguchiUpdate.sdc " "Synopsys Design Constraints File file not found: 'TamaguchiUpdate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1726869031400 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1726869031401 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1726869031421 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1726869031421 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1726869031422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726869031764 ""}  } { { "TamaguchiUpdate.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 4377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726869031764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_out  " "Automatically promoted node clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726869031764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_out~0 " "Destination node clk_out~0" {  } { { "TamaguchiUpdate.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726869031764 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726869031764 ""}  } { { "TamaguchiUpdate.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726869031764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag  " "Automatically promoted node ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726869031764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlImagen:cimage\|Contol_ili:ili9225\|Selector157~4 " "Destination node ControlImagen:cimage\|Contol_ili:ili9225\|Selector157~4" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 320 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 1618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726869031764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlImagen:cimage\|Contol_ili:ili9225\|Selector156~1 " "Destination node ControlImagen:cimage\|Contol_ili:ili9225\|Selector156~1" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 320 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 1651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726869031764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlImagen:cimage\|Contol_ili:ili9225\|Selector155~3 " "Destination node ControlImagen:cimage\|Contol_ili:ili9225\|Selector155~3" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 320 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 1680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726869031764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlImagen:cimage\|Contol_ili:ili9225\|Selector158~4 " "Destination node ControlImagen:cimage\|Contol_ili:ili9225\|Selector158~4" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 320 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 1691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726869031764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlImagen:cimage\|Contol_ili:ili9225\|Selector153~3 " "Destination node ControlImagen:cimage\|Contol_ili:ili9225\|Selector153~3" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 320 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 1705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726869031764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlImagen:cimage\|Contol_ili:ili9225\|Selector152~0 " "Destination node ControlImagen:cimage\|Contol_ili:ili9225\|Selector152~0" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 320 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 1716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726869031764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlImagen:cimage\|Contol_ili:ili9225\|Selector151~7 " "Destination node ControlImagen:cimage\|Contol_ili:ili9225\|Selector151~7" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 320 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 1727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726869031764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlImagen:cimage\|Contol_ili:ili9225\|Selector154~1 " "Destination node ControlImagen:cimage\|Contol_ili:ili9225\|Selector154~1" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 320 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 1734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726869031764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag~0 " "Destination node ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag~0" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 1867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726869031764 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726869031764 ""}  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726869031764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726869032099 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726869032101 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726869032101 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726869032104 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726869032106 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1726869032110 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1726869032110 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726869032112 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726869032219 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1726869032221 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726869032221 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 3 0 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1726869032223 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1726869032223 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1726869032223 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726869032224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 4 4 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726869032224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726869032224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 3 11 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726869032224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 3 10 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726869032224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726869032224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726869032224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726869032224 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1726869032224 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1726869032224 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcomer " "Node \"bcomer\" is assigned to location or region, but does not exist in design" {  } { { "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bcomer" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726869032288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bdormir " "Node \"bdormir\" is assigned to location or region, but does not exist in design" {  } { { "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bdormir" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726869032288 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bjugar " "Node \"bjugar\" is assigned to location or region, but does not exist in design" {  } { { "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite_23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bjugar" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726869032288 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1726869032288 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726869032288 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1726869032295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726869032796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726869033227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726869033249 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726869036862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726869036863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726869037346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1726869038887 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726869038887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1726869043827 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726869043827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726869043829 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.62 " "Total time spent on timing analysis during the Fitter is 1.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726869043973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726869043993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726869044301 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726869044302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726869044705 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726869045339 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1726869045625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/output_files/TamaguchiUpdate.fit.smsg " "Generated suppressed messages file /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/output_files/TamaguchiUpdate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726869045762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "977 " "Peak virtual memory: 977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726869046375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 16:50:46 2024 " "Processing ended: Fri Sep 20 16:50:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726869046375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726869046375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726869046375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726869046375 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726869047631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726869047632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 16:50:47 2024 " "Processing started: Fri Sep 20 16:50:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726869047632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726869047632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726869047632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1726869047816 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1726869048111 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726869048123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726869048188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 16:50:48 2024 " "Processing ended: Fri Sep 20 16:50:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726869048188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726869048188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726869048188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726869048188 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726869048843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726869049392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726869049392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 16:50:49 2024 " "Processing started: Fri Sep 20 16:50:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726869049392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1726869049392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TamaguchiUpdate -c TamaguchiUpdate " "Command: quartus_sta TamaguchiUpdate -c TamaguchiUpdate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1726869049392 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1726869049421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1726869049510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1726869049510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726869049565 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726869049565 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TamaguchiUpdate.sdc " "Synopsys Design Constraints File file not found: 'TamaguchiUpdate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1726869049824 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1726869049824 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726869049832 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag " "create_clock -period 1.000 -name ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726869049832 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_out clk_out " "create_clock -period 1.000 -name clk_out clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726869049832 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726869049832 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1726869049841 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726869049841 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1726869049842 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726869049846 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726869049924 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726869049924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -51.580 " "Worst-case setup slack is -51.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -51.580            -882.272 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag  " "  -51.580            -882.272 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.017           -1626.273 clk  " "   -7.017           -1626.273 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.640            -444.181 clk_out  " "   -5.640            -444.181 clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726869049925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 clk  " "    0.091               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 clk_out  " "    0.436               0.000 clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag  " "    0.762               0.000 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726869049934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726869049935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726869049935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -584.417 clk  " "   -3.000            -584.417 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -156.135 clk_out  " "   -1.487            -156.135 clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -49.071 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag  " "   -1.487             -49.071 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869049936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726869049936 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726869050136 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726869050136 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726869050139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726869050166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726869050626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726869050855 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726869050882 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726869050882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -47.272 " "Worst-case setup slack is -47.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.272            -807.550 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag  " "  -47.272            -807.550 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.543           -1489.970 clk  " "   -6.543           -1489.970 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.250            -411.206 clk_out  " "   -5.250            -411.206 clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726869050884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clk  " "    0.128               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 clk_out  " "    0.388               0.000 clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag  " "    0.706               0.000 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726869050895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726869050897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726869050898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -584.417 clk  " "   -3.000            -584.417 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -156.135 clk_out  " "   -1.487            -156.135 clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -49.602 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag  " "   -1.487             -49.602 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869050900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726869050900 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726869051094 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726869051094 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726869051098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726869051251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726869051259 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726869051259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.741 " "Worst-case setup slack is -21.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.741            -364.608 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag  " "  -21.741            -364.608 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.335            -472.851 clk  " "   -2.335            -472.851 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.894            -137.767 clk_out  " "   -1.894            -137.767 clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726869051262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.142 " "Worst-case hold slack is -0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.142 clk  " "   -0.142              -0.142 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clk_out  " "    0.176               0.000 clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag  " "    0.304               0.000 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726869051273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726869051276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726869051279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -420.868 clk  " "   -3.000            -420.868 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -105.000 clk_out  " "   -1.000            -105.000 clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag  " "   -1.000             -33.000 ControlImagen:cimage\|Contol_ili:ili9225\|data_byte_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726869051282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726869051282 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726869051470 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726869051470 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726869051761 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726869051761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726869051819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 16:50:51 2024 " "Processing ended: Fri Sep 20 16:50:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726869051819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726869051819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726869051819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726869051819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1726869053142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726869053143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 16:50:53 2024 " "Processing started: Fri Sep 20 16:50:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726869053143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726869053143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726869053143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1726869053358 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TamaguchiUpdate.vo /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/simulation/questa/ simulation " "Generated file TamaguchiUpdate.vo in folder \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726869053760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726869053783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 16:50:53 2024 " "Processing ended: Fri Sep 20 16:50:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726869053783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726869053783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726869053783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726869053783 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Quartus Prime Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726869054429 ""}
