A converter written in VHDL and schematic drawn in Quartus prime.
The testbench is in simulation/questa. The name of the tb file is proj_ckt_tb6. The other tb files also work. 
The timing diagrams given below is the result of using proj_ckt_tb6.

![s](https://github.com/musayeda/Statistic-Based-ADC-Converter/assets/147428883/60c783f7-fbf1-4410-8c02-3c6ddb22402f)
![f](https://github.com/musayeda/Statistic-Based-ADC-Converter/assets/147428883/abbf83ee-dce0-41fd-9253-69d824dedf5b)
