#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000227eb1f4d20 .scope module, "DFF_PP0_tb" "DFF_PP0_tb" 2 2;
 .timescale 0 0;
v00000227eb252f60_0 .var "C", 0 0;
v00000227eb2544a0_0 .var "D", 0 0;
v00000227eb253fa0_0 .net "Q", 0 0, L_00000227eb1f1020;  1 drivers
v00000227eb253e60_0 .var "R", 0 0;
S_00000227eb1f7ff0 .scope module, "u1" "DFF_PP0" 2 5, 3 15 0, S_00000227eb1f4d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /OUTPUT 1 "Q";
v00000227eb2530a0_0 .net "C", 0 0, v00000227eb252f60_0;  1 drivers
v00000227eb254400_0 .net "C_nand_not_R", 0 0, L_00000227eb1f0ed0;  1 drivers
v00000227eb252d80_0 .net "D", 0 0, v00000227eb2544a0_0;  1 drivers
o00000227eb201298 .functor BUFZ 1, C4<z>; HiZ drive
v00000227eb253b40_0 .net "D_nand_Feedback", 0 0, o00000227eb201298;  0 drivers
v00000227eb2531e0_0 .net "Q", 0 0, L_00000227eb1f1020;  alias, 1 drivers
v00000227eb253f00_0 .net "R", 0 0, v00000227eb253e60_0;  1 drivers
v00000227eb253c80_0 .net "nand_1", 0 0, L_00000227eb1f0e60;  1 drivers
v00000227eb2535a0_0 .net "nand_2", 0 0, L_00000227eb1f11e0;  1 drivers
v00000227eb253d20_0 .net "nand_3", 0 0, L_00000227eb1f0d80;  1 drivers
v00000227eb252e20_0 .net "nand_QBAR", 0 0, L_00000227eb1f1870;  1 drivers
RS_00000227eb2012c8 .resolv tri, L_00000227eb1f1720, L_00000227eb1f0df0;
v00000227eb253dc0_0 .net8 "nand_dff_1", 0 0, RS_00000227eb2012c8;  2 drivers
v00000227eb254180_0 .net "nand_dff_2", 0 0, L_00000227eb1f1100;  1 drivers
v00000227eb2533c0_0 .net "not_R", 0 0, L_00000227eb1f0bc0;  1 drivers
S_00000227eb1f8180 .scope module, "u0" "NOT" 3 27, 4 1 0, S_00000227eb1f7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
v00000227eb1f23c0_0 .net "A", 0 0, v00000227eb253e60_0;  alias, 1 drivers
v00000227eb1f2be0_0 .net "Y", 0 0, L_00000227eb1f0bc0;  alias, 1 drivers
S_00000227eb1c2ce0 .scope module, "u1" "NAND" 4 2, 5 1 0, S_00000227eb1f8180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_00000227eb1f16b0 .functor AND 1, v00000227eb253e60_0, v00000227eb253e60_0, C4<1>, C4<1>;
L_00000227eb1f0bc0/d .functor NOT 1, L_00000227eb1f16b0, C4<0>, C4<0>, C4<0>;
L_00000227eb1f0bc0 .delay 1 (1,1,1) L_00000227eb1f0bc0/d;
v00000227eb1f2320_0 .net "A", 0 0, v00000227eb253e60_0;  alias, 1 drivers
v00000227eb1f2dc0_0 .net "B", 0 0, v00000227eb253e60_0;  alias, 1 drivers
v00000227eb1f2820_0 .net "Y", 0 0, L_00000227eb1f0bc0;  alias, 1 drivers
v00000227eb1f2140_0 .net *"_ivl_0", 0 0, L_00000227eb1f16b0;  1 drivers
S_00000227eb1c2e70 .scope module, "u1" "NAND" 3 28, 5 1 0, S_00000227eb1f7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_00000227eb1f18e0 .functor AND 1, L_00000227eb1f0bc0, v00000227eb252f60_0, C4<1>, C4<1>;
L_00000227eb1f0ed0/d .functor NOT 1, L_00000227eb1f18e0, C4<0>, C4<0>, C4<0>;
L_00000227eb1f0ed0 .delay 1 (1,1,1) L_00000227eb1f0ed0/d;
v00000227eb1f2d20_0 .net "A", 0 0, L_00000227eb1f0bc0;  alias, 1 drivers
v00000227eb1f2460_0 .net "B", 0 0, v00000227eb252f60_0;  alias, 1 drivers
v00000227eb1f2b40_0 .net "Y", 0 0, L_00000227eb1f0ed0;  alias, 1 drivers
v00000227eb1f28c0_0 .net *"_ivl_0", 0 0, L_00000227eb1f18e0;  1 drivers
S_00000227eb2524c0 .scope module, "u2" "NAND" 3 29, 5 1 0, S_00000227eb1f7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_00000227eb1f0a00 .functor AND 1, v00000227eb2544a0_0, o00000227eb201298, C4<1>, C4<1>;
L_00000227eb1f1720/d .functor NOT 1, L_00000227eb1f0a00, C4<0>, C4<0>, C4<0>;
L_00000227eb1f1720 .delay 1 (1,1,1) L_00000227eb1f1720/d;
v00000227eb1f2780_0 .net "A", 0 0, v00000227eb2544a0_0;  alias, 1 drivers
v00000227eb1f2000_0 .net "B", 0 0, o00000227eb201298;  alias, 0 drivers
v00000227eb1f20a0_0 .net8 "Y", 0 0, RS_00000227eb2012c8;  alias, 2 drivers
v00000227eb1f2e60_0 .net *"_ivl_0", 0 0, L_00000227eb1f0a00;  1 drivers
S_00000227eb252650 .scope module, "u3" "NAND" 3 30, 5 1 0, S_00000227eb1f7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_00000227eb1f0c30 .functor AND 1, o00000227eb201298, L_00000227eb1f1100, C4<1>, C4<1>;
L_00000227eb1f0e60/d .functor NOT 1, L_00000227eb1f0c30, C4<0>, C4<0>, C4<0>;
L_00000227eb1f0e60 .delay 1 (1,1,1) L_00000227eb1f0e60/d;
v00000227eb1f2a00_0 .net "A", 0 0, o00000227eb201298;  alias, 0 drivers
v00000227eb1f2500_0 .net "B", 0 0, L_00000227eb1f1100;  alias, 1 drivers
v00000227eb1f2f00_0 .net "Y", 0 0, L_00000227eb1f0e60;  alias, 1 drivers
v00000227eb1f21e0_0 .net *"_ivl_0", 0 0, L_00000227eb1f0c30;  1 drivers
S_00000227eb2527e0 .scope module, "u4" "NAND" 3 31, 5 1 0, S_00000227eb1f7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_00000227eb1f0ae0 .functor AND 1, L_00000227eb1f0e60, L_00000227eb1f0bc0, C4<1>, C4<1>;
L_00000227eb1f11e0/d .functor NOT 1, L_00000227eb1f0ae0, C4<0>, C4<0>, C4<0>;
L_00000227eb1f11e0 .delay 1 (1,1,1) L_00000227eb1f11e0/d;
v00000227eb1f2280_0 .net "A", 0 0, L_00000227eb1f0e60;  alias, 1 drivers
v00000227eb1f25a0_0 .net "B", 0 0, L_00000227eb1f0bc0;  alias, 1 drivers
v00000227eb1f2640_0 .net "Y", 0 0, L_00000227eb1f11e0;  alias, 1 drivers
v00000227eb253280_0 .net *"_ivl_0", 0 0, L_00000227eb1f0ae0;  1 drivers
S_00000227eb254980 .scope module, "u5" "NAND" 3 32, 5 1 0, S_00000227eb1f7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_00000227eb1f0ca0 .functor AND 1, L_00000227eb1f11e0, L_00000227eb1f11e0, C4<1>, C4<1>;
L_00000227eb1f0d80/d .functor NOT 1, L_00000227eb1f0ca0, C4<0>, C4<0>, C4<0>;
L_00000227eb1f0d80 .delay 1 (1,1,1) L_00000227eb1f0d80/d;
v00000227eb2536e0_0 .net "A", 0 0, L_00000227eb1f11e0;  alias, 1 drivers
v00000227eb252b00_0 .net "B", 0 0, L_00000227eb1f11e0;  alias, 1 drivers
v00000227eb252ba0_0 .net "Y", 0 0, L_00000227eb1f0d80;  alias, 1 drivers
v00000227eb252c40_0 .net *"_ivl_0", 0 0, L_00000227eb1f0ca0;  1 drivers
S_00000227eb25cb20 .scope module, "u6" "NAND" 3 33, 5 1 0, S_00000227eb1f7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_00000227eb1f1790 .functor AND 1, L_00000227eb1f11e0, L_00000227eb1f0ed0, C4<1>, C4<1>;
L_00000227eb1f0df0/d .functor NOT 1, L_00000227eb1f1790, C4<0>, C4<0>, C4<0>;
L_00000227eb1f0df0 .delay 1 (1,1,1) L_00000227eb1f0df0/d;
v00000227eb2538c0_0 .net "A", 0 0, L_00000227eb1f11e0;  alias, 1 drivers
v00000227eb252ec0_0 .net "B", 0 0, L_00000227eb1f0ed0;  alias, 1 drivers
v00000227eb253aa0_0 .net8 "Y", 0 0, RS_00000227eb2012c8;  alias, 2 drivers
v00000227eb2542c0_0 .net *"_ivl_0", 0 0, L_00000227eb1f1790;  1 drivers
S_00000227eb25ccb0 .scope module, "u7" "NAND" 3 34, 5 1 0, S_00000227eb1f7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_00000227eb1f0f40 .functor AND 1, L_00000227eb1f0d80, L_00000227eb1f0ed0, C4<1>, C4<1>;
L_00000227eb1f1100/d .functor NOT 1, L_00000227eb1f0f40, C4<0>, C4<0>, C4<0>;
L_00000227eb1f1100 .delay 1 (1,1,1) L_00000227eb1f1100/d;
v00000227eb253000_0 .net "A", 0 0, L_00000227eb1f0d80;  alias, 1 drivers
v00000227eb254040_0 .net "B", 0 0, L_00000227eb1f0ed0;  alias, 1 drivers
v00000227eb2540e0_0 .net "Y", 0 0, L_00000227eb1f1100;  alias, 1 drivers
v00000227eb253780_0 .net *"_ivl_0", 0 0, L_00000227eb1f0f40;  1 drivers
S_00000227eb25ce40 .scope module, "u8" "NAND" 3 35, 5 1 0, S_00000227eb1f7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_00000227eb1f1800 .functor AND 1, RS_00000227eb2012c8, L_00000227eb1f1020, C4<1>, C4<1>;
L_00000227eb1f1870/d .functor NOT 1, L_00000227eb1f1800, C4<0>, C4<0>, C4<0>;
L_00000227eb1f1870 .delay 1 (1,1,1) L_00000227eb1f1870/d;
v00000227eb253500_0 .net8 "A", 0 0, RS_00000227eb2012c8;  alias, 2 drivers
v00000227eb2545e0_0 .net "B", 0 0, L_00000227eb1f1020;  alias, 1 drivers
v00000227eb253a00_0 .net "Y", 0 0, L_00000227eb1f1870;  alias, 1 drivers
v00000227eb253be0_0 .net *"_ivl_0", 0 0, L_00000227eb1f1800;  1 drivers
S_00000227eb25cfd0 .scope module, "u9" "NAND" 3 36, 5 1 0, S_00000227eb1f7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_00000227eb1f0fb0 .functor AND 1, L_00000227eb1f1100, L_00000227eb1f1870, C4<1>, C4<1>;
L_00000227eb1f1020/d .functor NOT 1, L_00000227eb1f0fb0, C4<0>, C4<0>, C4<0>;
L_00000227eb1f1020 .delay 1 (1,1,1) L_00000227eb1f1020/d;
v00000227eb253140_0 .net "A", 0 0, L_00000227eb1f1100;  alias, 1 drivers
v00000227eb253640_0 .net "B", 0 0, L_00000227eb1f1870;  alias, 1 drivers
v00000227eb254360_0 .net "Y", 0 0, L_00000227eb1f1020;  alias, 1 drivers
v00000227eb252ce0_0 .net *"_ivl_0", 0 0, L_00000227eb1f0fb0;  1 drivers
    .scope S_00000227eb1f4d20;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227eb252f60_0, 0, 1;
T_0.0 ;
    %delay 50, 0;
    %load/vec4 v00000227eb252f60_0;
    %inv;
    %store/vec4 v00000227eb252f60_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_00000227eb1f4d20;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "DFF_PP0_tb.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000011, v00000227eb252f60_0, v00000227eb2544a0_0, v00000227eb253e60_0, v00000227eb253fa0_0, S_00000227eb1f7ff0 {0 0 0};
    %vpi_call 2 15 "$display", "start" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227eb253e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 130, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 700, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 220, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227eb253e60_0, 0, 1;
    %delay 235, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227eb253e60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 250, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 420, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 210, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 232, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %delay 115, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227eb2544a0_0, 0, 1;
    %vpi_call 2 48 "$display", "finish" {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\DFF_PP0_tb.v";
    ".\DFF_PP0.v";
    ".\NOT.v";
    ".\NAND.v";
