Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Jul 13 13:48:10 2018
| Host             : DESKTOP-0DL4PS8 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.604        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.534        |
| Device Static (W)        | 0.070        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 82.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.169 |     4100 |       --- |             --- |
|   LUT as Logic           |     0.093 |     1430 |     20800 |            6.88 |
|   CARRY4                 |     0.038 |       27 |      8150 |            0.33 |
|   Register               |     0.032 |     1391 |     41600 |            3.34 |
|   BUFG                   |     0.006 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       18 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      669 |     32600 |            2.05 |
|   LUT as Distributed RAM |     0.000 |      512 |      9600 |            5.33 |
| Signals                  |     0.357 |     2594 |       --- |             --- |
| I/O                      |     0.008 |       32 |       106 |           30.19 |
| Static Power             |     0.070 |          |           |                 |
| Total                    |     0.604 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.545 |       0.534 |      0.011 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| top                          |     0.534 |
|   _ex_mem                    |     0.000 |
|     RAM                      |     0.000 |
|       RAM_reg_0_255_0_0      |     0.000 |
|       RAM_reg_0_255_10_10    |     0.000 |
|       RAM_reg_0_255_11_11    |     0.000 |
|       RAM_reg_0_255_12_12    |     0.000 |
|       RAM_reg_0_255_13_13    |     0.000 |
|       RAM_reg_0_255_14_14    |     0.000 |
|       RAM_reg_0_255_15_15    |     0.000 |
|       RAM_reg_0_255_16_16    |     0.000 |
|       RAM_reg_0_255_17_17    |     0.000 |
|       RAM_reg_0_255_18_18    |     0.000 |
|       RAM_reg_0_255_19_19    |     0.000 |
|       RAM_reg_0_255_1_1      |     0.000 |
|       RAM_reg_0_255_20_20    |     0.000 |
|       RAM_reg_0_255_21_21    |     0.000 |
|       RAM_reg_0_255_22_22    |     0.000 |
|       RAM_reg_0_255_23_23    |     0.000 |
|       RAM_reg_0_255_24_24    |     0.000 |
|       RAM_reg_0_255_25_25    |     0.000 |
|       RAM_reg_0_255_26_26    |     0.000 |
|       RAM_reg_0_255_27_27    |     0.000 |
|       RAM_reg_0_255_28_28    |     0.000 |
|       RAM_reg_0_255_29_29    |     0.000 |
|       RAM_reg_0_255_2_2      |     0.000 |
|       RAM_reg_0_255_30_30    |     0.000 |
|       RAM_reg_0_255_31_31    |     0.000 |
|       RAM_reg_0_255_3_3      |     0.000 |
|       RAM_reg_0_255_4_4      |     0.000 |
|       RAM_reg_0_255_5_5      |     0.000 |
|       RAM_reg_0_255_6_6      |     0.000 |
|       RAM_reg_0_255_7_7      |     0.000 |
|       RAM_reg_0_255_8_8      |     0.000 |
|       RAM_reg_0_255_9_9      |     0.000 |
|       RAM_reg_256_511_0_0    |     0.000 |
|       RAM_reg_256_511_10_10  |     0.000 |
|       RAM_reg_256_511_11_11  |     0.000 |
|       RAM_reg_256_511_12_12  |     0.000 |
|       RAM_reg_256_511_13_13  |     0.000 |
|       RAM_reg_256_511_14_14  |     0.000 |
|       RAM_reg_256_511_15_15  |     0.000 |
|       RAM_reg_256_511_16_16  |     0.000 |
|       RAM_reg_256_511_17_17  |     0.000 |
|       RAM_reg_256_511_18_18  |     0.000 |
|       RAM_reg_256_511_19_19  |     0.000 |
|       RAM_reg_256_511_1_1    |     0.000 |
|       RAM_reg_256_511_20_20  |     0.000 |
|       RAM_reg_256_511_21_21  |     0.000 |
|       RAM_reg_256_511_22_22  |     0.000 |
|       RAM_reg_256_511_23_23  |     0.000 |
|       RAM_reg_256_511_24_24  |     0.000 |
|       RAM_reg_256_511_25_25  |     0.000 |
|       RAM_reg_256_511_26_26  |     0.000 |
|       RAM_reg_256_511_27_27  |     0.000 |
|       RAM_reg_256_511_28_28  |     0.000 |
|       RAM_reg_256_511_29_29  |     0.000 |
|       RAM_reg_256_511_2_2    |     0.000 |
|       RAM_reg_256_511_30_30  |     0.000 |
|       RAM_reg_256_511_31_31  |     0.000 |
|       RAM_reg_256_511_3_3    |     0.000 |
|       RAM_reg_256_511_4_4    |     0.000 |
|       RAM_reg_256_511_5_5    |     0.000 |
|       RAM_reg_256_511_6_6    |     0.000 |
|       RAM_reg_256_511_7_7    |     0.000 |
|       RAM_reg_256_511_8_8    |     0.000 |
|       RAM_reg_256_511_9_9    |     0.000 |
|       RAM_reg_512_767_0_0    |     0.000 |
|       RAM_reg_512_767_10_10  |     0.000 |
|       RAM_reg_512_767_11_11  |     0.000 |
|       RAM_reg_512_767_12_12  |     0.000 |
|       RAM_reg_512_767_13_13  |     0.000 |
|       RAM_reg_512_767_14_14  |     0.000 |
|       RAM_reg_512_767_15_15  |     0.000 |
|       RAM_reg_512_767_16_16  |     0.000 |
|       RAM_reg_512_767_17_17  |     0.000 |
|       RAM_reg_512_767_18_18  |     0.000 |
|       RAM_reg_512_767_19_19  |     0.000 |
|       RAM_reg_512_767_1_1    |     0.000 |
|       RAM_reg_512_767_20_20  |     0.000 |
|       RAM_reg_512_767_21_21  |     0.000 |
|       RAM_reg_512_767_22_22  |     0.000 |
|       RAM_reg_512_767_23_23  |     0.000 |
|       RAM_reg_512_767_24_24  |     0.000 |
|       RAM_reg_512_767_25_25  |     0.000 |
|       RAM_reg_512_767_26_26  |     0.000 |
|       RAM_reg_512_767_27_27  |     0.000 |
|       RAM_reg_512_767_28_28  |     0.000 |
|       RAM_reg_512_767_29_29  |     0.000 |
|       RAM_reg_512_767_2_2    |     0.000 |
|       RAM_reg_512_767_30_30  |     0.000 |
|       RAM_reg_512_767_31_31  |     0.000 |
|       RAM_reg_512_767_3_3    |     0.000 |
|       RAM_reg_512_767_4_4    |     0.000 |
|       RAM_reg_512_767_5_5    |     0.000 |
|       RAM_reg_512_767_6_6    |     0.000 |
|       RAM_reg_512_767_7_7    |     0.000 |
|       RAM_reg_512_767_8_8    |     0.000 |
|       RAM_reg_512_767_9_9    |     0.000 |
|       RAM_reg_768_1023_0_0   |     0.000 |
|       RAM_reg_768_1023_10_10 |     0.000 |
|       RAM_reg_768_1023_11_11 |     0.000 |
|       RAM_reg_768_1023_12_12 |     0.000 |
|       RAM_reg_768_1023_13_13 |     0.000 |
|       RAM_reg_768_1023_14_14 |     0.000 |
|       RAM_reg_768_1023_15_15 |     0.000 |
|       RAM_reg_768_1023_16_16 |     0.000 |
|       RAM_reg_768_1023_17_17 |     0.000 |
|       RAM_reg_768_1023_18_18 |     0.000 |
|       RAM_reg_768_1023_19_19 |     0.000 |
|       RAM_reg_768_1023_1_1   |     0.000 |
|       RAM_reg_768_1023_20_20 |     0.000 |
|       RAM_reg_768_1023_21_21 |     0.000 |
|       RAM_reg_768_1023_22_22 |     0.000 |
|       RAM_reg_768_1023_23_23 |     0.000 |
|       RAM_reg_768_1023_24_24 |     0.000 |
|       RAM_reg_768_1023_25_25 |     0.000 |
|       RAM_reg_768_1023_26_26 |     0.000 |
|       RAM_reg_768_1023_27_27 |     0.000 |
|       RAM_reg_768_1023_28_28 |     0.000 |
|       RAM_reg_768_1023_29_29 |     0.000 |
|       RAM_reg_768_1023_2_2   |     0.000 |
|       RAM_reg_768_1023_30_30 |     0.000 |
|       RAM_reg_768_1023_31_31 |     0.000 |
|       RAM_reg_768_1023_3_3   |     0.000 |
|       RAM_reg_768_1023_4_4   |     0.000 |
|       RAM_reg_768_1023_5_5   |     0.000 |
|       RAM_reg_768_1023_6_6   |     0.000 |
|       RAM_reg_768_1023_7_7   |     0.000 |
|       RAM_reg_768_1023_8_8   |     0.000 |
|       RAM_reg_768_1023_9_9   |     0.000 |
|   _mips                      |     0.411 |
|     _alu                     |    <0.001 |
|     _controller              |     0.021 |
|     _datapath                |     0.390 |
|       mips_aluresult_reg     |     0.000 |
|       mips_dff_a             |    <0.001 |
|       mips_dff_b             |     0.000 |
|       mips_instr_reg         |    <0.001 |
|       mips_mem_reg           |     0.000 |
|       mips_pc                |     0.000 |
|         _pc                  |     0.000 |
|       mips_reg               |     0.390 |
|         _btn                 |     0.009 |
|         dis                  |     0.355 |
+------------------------------+-----------+


