Analysis & Synthesis report for MSX_FPGA_Top
Sun Feb 19 03:10:50 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for rom:galaga|altsyncram:Mux6_rtl_0|altsyncram_io01:auto_generated
 13. Parameter Settings for Inferred Entity Instance: rom:galaga|altsyncram:Mux6_rtl_0
 14. altsyncram Parameter Settings by Entity Instance
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 19 03:10:50 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MSX_FPGA_Top                                    ;
; Top-level Entity Name              ; MSX_FPGA_Top                                    ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 77                                              ;
;     Total combinational functions  ; 76                                              ;
;     Dedicated logic registers      ; 1                                               ;
; Total registers                    ; 1                                               ;
; Total pins                         ; 252                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 131,072                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; MSX_FPGA_Top       ; MSX_FPGA_Top       ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; Tools/rom.vhdl                   ; yes             ; User VHDL File               ; C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/Multi_Cartridge/Tools/rom.vhdl         ;         ;
; MSX_FPGA_Top.vhd                 ; yes             ; User VHDL File               ; C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/Multi_Cartridge/MSX_FPGA_Top.vhd       ;         ;
; decoder_7seg.vhd                 ; yes             ; User VHDL File               ; C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/Multi_Cartridge/decoder_7seg.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                          ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                        ;         ;
; db/altsyncram_io01.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/Multi_Cartridge/db/altsyncram_io01.tdf ;         ;
; db/decode_37a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/Multi_Cartridge/db/decode_37a.tdf      ;         ;
; db/mux_qlb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/Multi_Cartridge/db/mux_qlb.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 77         ;
;                                             ;            ;
; Total combinational functions               ; 76         ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 28         ;
;     -- 3 input functions                    ; 41         ;
;     -- <=2 input functions                  ; 7          ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 68         ;
;     -- arithmetic mode                      ; 8          ;
;                                             ;            ;
; Total registers                             ; 1          ;
;     -- Dedicated logic registers            ; 1          ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 252        ;
; Total memory bits                           ; 131072     ;
; Embedded Multiplier 9-bit elements          ; 0          ;
; Maximum fan-out node                        ; s_sltsl_en ;
; Maximum fan-out                             ; 20         ;
; Total fan-out                               ; 882        ;
; Average fan-out                             ; 1.33       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                  ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
; |MSX_FPGA_Top                             ; 76 (48)           ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 252  ; 0            ; |MSX_FPGA_Top                                                                 ; work         ;
;    |decoder_7seg:DISPHEX0|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MSX_FPGA_Top|decoder_7seg:DISPHEX0                                           ; work         ;
;    |decoder_7seg:DISPHEX1|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MSX_FPGA_Top|decoder_7seg:DISPHEX1                                           ; work         ;
;    |decoder_7seg:DISPHEX2|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MSX_FPGA_Top|decoder_7seg:DISPHEX2                                           ; work         ;
;    |decoder_7seg:DISPHEX3|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MSX_FPGA_Top|decoder_7seg:DISPHEX3                                           ; work         ;
;    |rom:galaga|                           ; 0 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MSX_FPGA_Top|rom:galaga                                                      ; work         ;
;       |altsyncram:Mux6_rtl_0|             ; 0 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MSX_FPGA_Top|rom:galaga|altsyncram:Mux6_rtl_0                                ; work         ;
;          |altsyncram_io01:auto_generated| ; 0 (0)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MSX_FPGA_Top|rom:galaga|altsyncram:Mux6_rtl_0|altsyncram_io01:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; Name                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; rom:galaga|altsyncram:Mux6_rtl_0|altsyncram_io01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 8            ; --           ; --           ; 131072 ; MSX_FPGA_Top.MSX_FPGA_Top0.rtl.mif ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; HEXDIGIT0[0]                                        ; Add0                ; yes                    ;
; HEXDIGIT0[1]                                        ; Add0                ; yes                    ;
; HEXDIGIT0[2]                                        ; Add0                ; yes                    ;
; HEXDIGIT0[3]                                        ; Add0                ; yes                    ;
; HEXDIGIT1[0]                                        ; Add0                ; yes                    ;
; HEXDIGIT1[1]                                        ; Add0                ; yes                    ;
; HEXDIGIT1[2]                                        ; Add0                ; yes                    ;
; HEXDIGIT1[3]                                        ; Add0                ; yes                    ;
; HEXDIGIT2[0]                                        ; Add0                ; yes                    ;
; HEXDIGIT2[1]                                        ; Add0                ; yes                    ;
; HEXDIGIT2[2]                                        ; Add0                ; yes                    ;
; HEXDIGIT2[3]                                        ; Add0                ; yes                    ;
; HEXDIGIT3[0]                                        ; Add0                ; yes                    ;
; HEXDIGIT3[1]                                        ; Add0                ; yes                    ;
; HEXDIGIT3[2]                                        ; Add0                ; yes                    ;
; HEXDIGIT3[3]                                        ; Add0                ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Registers Packed Into Inferred Megafunctions      ;
+--------------------+-----------------------+------+
; Register Name      ; Megafunction          ; Type ;
+--------------------+-----------------------+------+
; rom:galaga|D[0..7] ; rom:galaga|Mux6_rtl_0 ; ROM  ;
+--------------------+-----------------------+------+


+----------------------------------------------------------------------------------------+
; Source assignments for rom:galaga|altsyncram:Mux6_rtl_0|altsyncram_io01:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom:galaga|altsyncram:Mux6_rtl_0        ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                ; Untyped        ;
; WIDTH_A                            ; 8                                  ; Untyped        ;
; WIDTHAD_A                          ; 14                                 ; Untyped        ;
; NUMWORDS_A                         ; 16384                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 1                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; MSX_FPGA_Top.MSX_FPGA_Top0.rtl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone III                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_io01                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 1                                ;
; Entity Instance                           ; rom:galaga|altsyncram:Mux6_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                              ;
;     -- WIDTH_A                            ; 8                                ;
;     -- NUMWORDS_A                         ; 16384                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 1                                ;
;     -- NUMWORDS_B                         ; 1                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 19 03:10:47 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MSX_FPGA_Top -c MSX_FPGA_Top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file tools/rom.vhdl
    Info (12022): Found design unit 1: rom-rtl
    Info (12023): Found entity 1: rom
Info (12021): Found 2 design units, including 1 entities, in source file msx_fpga_top.vhd
    Info (12022): Found design unit 1: MSX_FPGA_Top-behavioural
    Info (12023): Found entity 1: MSX_FPGA_Top
Info (12021): Found 2 design units, including 1 entities, in source file decoder_7seg.vhd
    Info (12022): Found design unit 1: decoder_7seg-rtl
    Info (12023): Found entity 1: decoder_7seg
Info (12127): Elaborating entity "MSX_FPGA_Top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(17): used implicit default value for signal "HEX0_DP" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(18): used implicit default value for signal "HEX1_DP" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(19): used implicit default value for signal "HEX2_DP" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(20): used implicit default value for signal "HEX3_DP" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(24): used implicit default value for signal "UART_TXD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(26): used implicit default value for signal "UART_CTS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(30): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(31): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(32): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(33): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(34): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(35): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(36): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(37): used implicit default value for signal "DRAM_BA_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(38): used implicit default value for signal "DRAM_BA_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(39): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(40): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(54): used implicit default value for signal "LCD_BLON" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(55): used implicit default value for signal "LCD_RW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(56): used implicit default value for signal "LCD_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(57): used implicit default value for signal "LCD_RS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(62): used implicit default value for signal "SD_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(70): used implicit default value for signal "VGA_HS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(71): used implicit default value for signal "VGA_VS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(72): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(73): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(74): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(78): used implicit default value for signal "SRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(79): used implicit default value for signal "SRAM_UB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(80): used implicit default value for signal "SRAM_LB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(81): used implicit default value for signal "SRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(82): used implicit default value for signal "SRAM_CE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(83): used implicit default value for signal "SRAM_OE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(87): used implicit default value for signal "GPIO0_P21" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(122): used explicit default value for signal "s_wait_n" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(123): used explicit default value for signal "s_int_n" because signal was never assigned a value
Warning (10873): Using initial value X (don't care) for net "LEDG[9..8]" at MSX_FPGA_Top.vhd(22)
Info (10041): Inferred latch for "HEXDIGIT3[0]" at MSX_FPGA_Top.vhd(140)
Info (10041): Inferred latch for "HEXDIGIT3[1]" at MSX_FPGA_Top.vhd(140)
Info (10041): Inferred latch for "HEXDIGIT3[2]" at MSX_FPGA_Top.vhd(140)
Info (10041): Inferred latch for "HEXDIGIT3[3]" at MSX_FPGA_Top.vhd(140)
Info (10041): Inferred latch for "HEXDIGIT2[0]" at MSX_FPGA_Top.vhd(139)
Info (10041): Inferred latch for "HEXDIGIT2[1]" at MSX_FPGA_Top.vhd(139)
Info (10041): Inferred latch for "HEXDIGIT2[2]" at MSX_FPGA_Top.vhd(139)
Info (10041): Inferred latch for "HEXDIGIT2[3]" at MSX_FPGA_Top.vhd(139)
Info (10041): Inferred latch for "HEXDIGIT1[0]" at MSX_FPGA_Top.vhd(138)
Info (10041): Inferred latch for "HEXDIGIT1[1]" at MSX_FPGA_Top.vhd(138)
Info (10041): Inferred latch for "HEXDIGIT1[2]" at MSX_FPGA_Top.vhd(138)
Info (10041): Inferred latch for "HEXDIGIT1[3]" at MSX_FPGA_Top.vhd(138)
Info (10041): Inferred latch for "HEXDIGIT0[0]" at MSX_FPGA_Top.vhd(137)
Info (10041): Inferred latch for "HEXDIGIT0[1]" at MSX_FPGA_Top.vhd(137)
Info (10041): Inferred latch for "HEXDIGIT0[2]" at MSX_FPGA_Top.vhd(137)
Info (10041): Inferred latch for "HEXDIGIT0[3]" at MSX_FPGA_Top.vhd(137)
Info (12128): Elaborating entity "rom" for hierarchy "rom:galaga"
Info (12128): Elaborating entity "decoder_7seg" for hierarchy "decoder_7seg:DISPHEX0"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "rom:galaga|Mux6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MSX_FPGA_Top.MSX_FPGA_Top0.rtl.mif
Info (12130): Elaborated megafunction instantiation "rom:galaga|altsyncram:Mux6_rtl_0"
Info (12133): Instantiated megafunction "rom:galaga|altsyncram:Mux6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MSX_FPGA_Top.MSX_FPGA_Top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_io01.tdf
    Info (12023): Found entity 1: altsyncram_io01
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_37a.tdf
    Info (12023): Found entity 1: decode_37a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qlb.tdf
    Info (12023): Found entity 1: mux_qlb
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "FL_DQ15_AM1" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "FL_DQ[8]" has no driver
    Warning (13040): Bidir "FL_DQ[9]" has no driver
    Warning (13040): Bidir "FL_DQ[10]" has no driver
    Warning (13040): Bidir "FL_DQ[11]" has no driver
    Warning (13040): Bidir "FL_DQ[12]" has no driver
    Warning (13040): Bidir "FL_DQ[13]" has no driver
    Warning (13040): Bidir "FL_DQ[14]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "PS2_KBDAT" has no driver
    Warning (13040): Bidir "PS2_KBCLK" has no driver
    Warning (13040): Bidir "PS2_MSDAT" has no driver
    Warning (13040): Bidir "PS2_MSCLK" has no driver
    Warning (13040): Bidir "GPIO0_P22" has no driver
    Warning (13040): Bidir "GPIO0_P24" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "FL_DQ15_AM1~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_DP" is stuck at GND
    Warning (13410): Pin "HEX1_DP" is stuck at GND
    Warning (13410): Pin "HEX2_DP" is stuck at GND
    Warning (13410): Pin "HEX3_DP" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at VCC
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDG[9]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "FL_BYTE_N" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "GPIO0_P21" is stuck at GND
    Warning (13410): Pin "INT_n" is stuck at VCC
    Warning (13410): Pin "WAIT_n" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "GPIO0_P1"
    Warning (15610): No output dependent on input pin "GPIO0_P3"
    Warning (15610): No output dependent on input pin "WR_n"
    Warning (15610): No output dependent on input pin "IORQ_n"
    Warning (15610): No output dependent on input pin "CS_n"
    Warning (15610): No output dependent on input pin "M1_n"
Info (21057): Implemented 345 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 45 input pins
    Info (21059): Implemented 142 output pins
    Info (21060): Implemented 65 bidirectional pins
    Info (21061): Implemented 77 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 176 warnings
    Info: Peak virtual memory: 4668 megabytes
    Info: Processing ended: Sun Feb 19 03:10:50 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


