{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573907922086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573907922086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 23:38:41 2019 " "Processing started: Sat Nov 16 23:38:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573907922086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573907922086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573907922086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1573907922311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_block-SYN " "Found design unit 1: memory_block-SYN" {  } { { "memory_block.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/memory_block.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573907922668 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/memory_block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573907922668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573907922668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-Behavior " "Found design unit 1: part2-Behavior" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573907922671 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regne-Behavior " "Found design unit 2: regne-Behavior" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573907922671 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573907922671 ""} { "Info" "ISGN_ENTITY_NAME" "2 regne " "Found entity 2: regne" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573907922671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573907922671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573907922702 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y part2.vhd(50) " "VHDL Process Statement warning at part2.vhd(50): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922703 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s part2.vhd(52) " "VHDL Process Statement warning at part2.vhd(52): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922703 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L part2.vhd(58) " "VHDL Process Statement warning at part2.vhd(58): signal \"L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922703 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R part2.vhd(58) " "VHDL Process Statement warning at part2.vhd(58): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922703 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref part2.vhd(66) " "VHDL Process Statement warning at part2.vhd(66): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922704 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tar part2.vhd(66) " "VHDL Process Statement warning at part2.vhd(66): signal \"tar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922704 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s part2.vhd(72) " "VHDL Process Statement warning at part2.vhd(72): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922704 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s part2.vhd(78) " "VHDL Process Statement warning at part2.vhd(78): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922704 "|part2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next part2.vhd(45) " "VHDL Process Statement warning at part2.vhd(45): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573907922704 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tar part2.vhd(111) " "VHDL Process Statement warning at part2.vhd(111): signal \"tar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922704 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref part2.vhd(116) " "VHDL Process Statement warning at part2.vhd(116): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922705 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tar part2.vhd(117) " "VHDL Process Statement warning at part2.vhd(117): signal \"tar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922705 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref part2.vhd(121) " "VHDL Process Statement warning at part2.vhd(121): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922705 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tar part2.vhd(122) " "VHDL Process Statement warning at part2.vhd(122): signal \"tar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922705 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref part2.vhd(126) " "VHDL Process Statement warning at part2.vhd(126): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922705 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tar part2.vhd(126) " "VHDL Process Statement warning at part2.vhd(126): signal \"tar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922705 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref part2.vhd(128) " "VHDL Process Statement warning at part2.vhd(128): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922705 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tar part2.vhd(128) " "VHDL Process Statement warning at part2.vhd(128): signal \"tar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922705 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tar part2.vhd(137) " "VHDL Process Statement warning at part2.vhd(137): signal \"tar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922705 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref part2.vhd(138) " "VHDL Process Statement warning at part2.vhd(138): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922705 "|part2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L part2.vhd(98) " "VHDL Process Statement warning at part2.vhd(98): inferring latch(es) for signal or variable \"L\", which holds its previous value in one or more paths through the process" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573907922706 "|part2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R part2.vhd(98) " "VHDL Process Statement warning at part2.vhd(98): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573907922706 "|part2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Found part2.vhd(98) " "VHDL Process Statement warning at part2.vhd(98): inferring latch(es) for signal or variable \"Found\", which holds its previous value in one or more paths through the process" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573907922706 "|part2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dtar part2.vhd(98) " "VHDL Process Statement warning at part2.vhd(98): inferring latch(es) for signal or variable \"Dtar\", which holds its previous value in one or more paths through the process" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573907922706 "|part2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Addr part2.vhd(98) " "VHDL Process Statement warning at part2.vhd(98): inferring latch(es) for signal or variable \"Addr\", which holds its previous value in one or more paths through the process" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573907922706 "|part2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dref part2.vhd(98) " "VHDL Process Statement warning at part2.vhd(98): inferring latch(es) for signal or variable \"Dref\", which holds its previous value in one or more paths through the process" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1573907922706 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum part2.vhd(149) " "VHDL Process Statement warning at part2.vhd(149): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573907922706 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dref\[0\] part2.vhd(98) " "Inferred latch for \"Dref\[0\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dref\[1\] part2.vhd(98) " "Inferred latch for \"Dref\[1\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dref\[2\] part2.vhd(98) " "Inferred latch for \"Dref\[2\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dref\[3\] part2.vhd(98) " "Inferred latch for \"Dref\[3\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dref\[4\] part2.vhd(98) " "Inferred latch for \"Dref\[4\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dref\[5\] part2.vhd(98) " "Inferred latch for \"Dref\[5\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dref\[6\] part2.vhd(98) " "Inferred latch for \"Dref\[6\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dref\[7\] part2.vhd(98) " "Inferred latch for \"Dref\[7\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[0\] part2.vhd(98) " "Inferred latch for \"Addr\[0\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[1\] part2.vhd(98) " "Inferred latch for \"Addr\[1\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[2\] part2.vhd(98) " "Inferred latch for \"Addr\[2\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[3\] part2.vhd(98) " "Inferred latch for \"Addr\[3\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[4\] part2.vhd(98) " "Inferred latch for \"Addr\[4\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dtar\[0\] part2.vhd(98) " "Inferred latch for \"Dtar\[0\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922708 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dtar\[1\] part2.vhd(98) " "Inferred latch for \"Dtar\[1\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dtar\[2\] part2.vhd(98) " "Inferred latch for \"Dtar\[2\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dtar\[3\] part2.vhd(98) " "Inferred latch for \"Dtar\[3\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dtar\[4\] part2.vhd(98) " "Inferred latch for \"Dtar\[4\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dtar\[5\] part2.vhd(98) " "Inferred latch for \"Dtar\[5\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dtar\[6\] part2.vhd(98) " "Inferred latch for \"Dtar\[6\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dtar\[7\] part2.vhd(98) " "Inferred latch for \"Dtar\[7\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Found part2.vhd(98) " "Inferred latch for \"Found\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] part2.vhd(98) " "Inferred latch for \"R\[0\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] part2.vhd(98) " "Inferred latch for \"R\[1\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] part2.vhd(98) " "Inferred latch for \"R\[2\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] part2.vhd(98) " "Inferred latch for \"R\[3\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] part2.vhd(98) " "Inferred latch for \"R\[4\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[0\] part2.vhd(98) " "Inferred latch for \"L\[0\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922709 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[1\] part2.vhd(98) " "Inferred latch for \"L\[1\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922710 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[2\] part2.vhd(98) " "Inferred latch for \"L\[2\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922710 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[3\] part2.vhd(98) " "Inferred latch for \"L\[3\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922710 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[4\] part2.vhd(98) " "Inferred latch for \"L\[4\]\" at part2.vhd(98)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922710 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.S6 part2.vhd(45) " "Inferred latch for \"y_next.S6\" at part2.vhd(45)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922710 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.S5 part2.vhd(45) " "Inferred latch for \"y_next.S5\" at part2.vhd(45)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922710 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.S4 part2.vhd(45) " "Inferred latch for \"y_next.S4\" at part2.vhd(45)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922710 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.S3 part2.vhd(45) " "Inferred latch for \"y_next.S3\" at part2.vhd(45)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922710 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.S2 part2.vhd(45) " "Inferred latch for \"y_next.S2\" at part2.vhd(45)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922710 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.S1 part2.vhd(45) " "Inferred latch for \"y_next.S1\" at part2.vhd(45)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922710 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.SI part2.vhd(45) " "Inferred latch for \"y_next.SI\" at part2.vhd(45)" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573907922710 "|part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:loadReferent " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:loadReferent\"" {  } { { "part2.vhd" "loadReferent" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_block:loadReferent\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_block:loadReferent\|altsyncram:altsyncram_component\"" {  } { { "memory_block.vhd" "altsyncram_component" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/memory_block.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_block:loadReferent\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_block:loadReferent\|altsyncram:altsyncram_component\"" {  } { { "memory_block.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/memory_block.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_block:loadReferent\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_block:loadReferent\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_array.mif " "Parameter \"init_file\" = \"my_array.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922763 ""}  } { { "memory_block.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/memory_block.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573907922763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2cc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2cc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2cc1 " "Found entity 1: altsyncram_2cc1" {  } { { "db/altsyncram_2cc1.tdf" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/db/altsyncram_2cc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573907922813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573907922813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2cc1 memory_block:loadReferent\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated " "Elaborating entity \"altsyncram_2cc1\" for hierarchy \"memory_block:loadReferent\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "a:/coding/languages/vhdl/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regne regne:LoadData " "Elaborating entity \"regne\" for hierarchy \"regne:LoadData\"" {  } { { "part2.vhd" "LoadData" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573907922817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Found\$latch " "Latch Found\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S5 " "Ports D and ENA on the latch are fed by the same signal y.S5" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573907923187 ""}  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573907923187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "L\[1\] " "Latch L\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S3 " "Ports D and ENA on the latch are fed by the same signal y.S3" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573907923187 ""}  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573907923187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[1\] " "Latch R\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S3 " "Ports D and ENA on the latch are fed by the same signal y.S3" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573907923187 ""}  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573907923187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "L\[0\] " "Latch L\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S3 " "Ports D and ENA on the latch are fed by the same signal y.S3" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573907923187 ""}  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573907923187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[0\] " "Latch R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S3 " "Ports D and ENA on the latch are fed by the same signal y.S3" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573907923187 ""}  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573907923187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "L\[2\] " "Latch L\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S3 " "Ports D and ENA on the latch are fed by the same signal y.S3" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573907923187 ""}  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573907923187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[2\] " "Latch R\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S3 " "Ports D and ENA on the latch are fed by the same signal y.S3" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573907923187 ""}  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573907923187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "L\[3\] " "Latch L\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S3 " "Ports D and ENA on the latch are fed by the same signal y.S3" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573907923187 ""}  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573907923187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[3\] " "Latch R\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S3 " "Ports D and ENA on the latch are fed by the same signal y.S3" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573907923187 ""}  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573907923187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "L\[4\] " "Latch L\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S3 " "Ports D and ENA on the latch are fed by the same signal y.S3" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573907923187 ""}  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573907923187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[4\] " "Latch R\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.S3 " "Ports D and ENA on the latch are fed by the same signal y.S3" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573907923188 ""}  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573907923188 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[4\] GND " "Pin \"Addr\[4\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573907923210 "|part2|Addr[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573907923210 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1573907923240 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "memory_block:loadReferent\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"memory_block:loadReferent\|altsyncram:altsyncram_component\|altsyncram_2cc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_2cc1.tdf" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/db/altsyncram_2cc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "a:/coding/languages/vhdl/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memory_block.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/memory_block.vhd" 89 0 0 } } { "part2.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab11/part2/part2.vhd" 153 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573907923242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573907923409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573907923409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573907923454 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573907923454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573907923454 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1573907923454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573907923454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573907923484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 23:38:43 2019 " "Processing ended: Sat Nov 16 23:38:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573907923484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573907923484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573907923484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573907923484 ""}
