<html><body><samp><pre>
<!@TC:1588642451>
#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-3FOEPN2

# Mon May  4 20:34:11 2020

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-3FOEPN2

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1588642453> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-3FOEPN2

Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1588642453> | Running in 64-bit mode 
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v" (library CORESPI_LIB)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v" (library CORESPI_LIB)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:805:7:805:18:@W:CG1337:@XP_MSG">spi_chanctrl.v(805)</a><!@TM:1588642453> | Net resetn_rx_s is not declared.</font>
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v" (library CORESPI_LIB)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v" (library CORESPI_LIB)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:160:38:160:51:@N:CG347:@XP_MSG">spi_rf.v(160)</a><!@TM:1588642453> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:223:34:223:47:@N:CG347:@XP_MSG">spi_rf.v(223)</a><!@TM:1588642453> | Read a parallel_case directive.
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v" (library CORESPI_LIB)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:69:31:69:44:@N:CG347:@XP_MSG">spi_control.v(69)</a><!@TM:1588642453> | Read a parallel_case directive.
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v" (library CORESPI_LIB)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v" (library CORESPI_LIB)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\CORESPI_C0\CORESPI_C0.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\CORESPI_C1\CORESPI_C1.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\CoreAPB3_C0\CoreAPB3_C0.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\CoreResetP_C0\CoreResetP_C0.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\FCCC_C0\FCCC_C0.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\OSC_C0\OSC_C0.v" (library work)
@I::"C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0\MSS_C0.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module MSS_C0
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1588642453> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1588642453> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1588642453> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010100
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1588642453> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
Running optimization stage 1 on CoreAPB3_Z1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\CoreAPB3_C0\CoreAPB3_C0.v:9:7:9:18:@N:CG364:@XP_MSG">CoreAPB3_C0.v(9)</a><!@TM:1588642453> | Synthesizing module CoreAPB3_C0 in library work.
Running optimization stage 1 on CoreAPB3_C0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:23:7:23:17:@N:CG364:@XP_MSG">coreresetp.v(23)</a><!@TM:1588642453> | Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000001
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z2
Running optimization stage 1 on CoreResetP_Z2 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:CL169:@XP_MSG">coreresetp.v(1581)</a><!@TM:1588642453> | Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:CL169:@XP_MSG">coreresetp.v(1549)</a><!@TM:1588642453> | Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:CL169:@XP_MSG">coreresetp.v(1517)</a><!@TM:1588642453> | Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@W:CL169:@XP_MSG">coreresetp.v(1485)</a><!@TM:1588642453> | Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1588642453> | Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1588642453> | Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1588642453> | Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1588642453> | Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1588642453> | Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1588642453> | Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1588642453> | Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1588642453> | Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@W:CL169:@XP_MSG">coreresetp.v(1365)</a><!@TM:1588642453> | Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@W:CL169:@XP_MSG">coreresetp.v(1300)</a><!@TM:1588642453> | Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@W:CL169:@XP_MSG">coreresetp.v(1235)</a><!@TM:1588642453> | Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@W:CL169:@XP_MSG">coreresetp.v(1170)</a><!@TM:1588642453> | Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:CL177:@XP_MSG">coreresetp.v(1388)</a><!@TM:1588642453> | Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1588642453> | Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1588642453> | Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1588642453> | Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL190:@XP_MSG">coreresetp.v(1433)</a><!@TM:1588642453> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1588642453> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1588642453> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1588642453> | Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1588642453> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1588642453> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\CoreResetP_C0\CoreResetP_C0.v:9:7:9:20:@N:CG364:@XP_MSG">CoreResetP_C0.v(9)</a><!@TM:1588642453> | Synthesizing module CoreResetP_C0 in library work.
Running optimization stage 1 on CoreResetP_C0 .......
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v:27:0:27:7:@N:CG775:@XP_MSG">corespi.v(27)</a><!@TM:1588642453> | Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:31:7:31:13:@N:CG364:@XP_MSG">spi_rf.v(31)</a><!@TM:1588642453> | Synthesizing module spi_rf in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000001000
	CFG_CLK=32'b00000000000000000000000011111111
	ZEROS=8'b00000000
   Generated name = spi_rf_8s_255s_0
Running optimization stage 1 on spi_rf_8s_255s_0 .......
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:134:0:134:6:@W:CL208:@XP_MSG">spi_rf.v(134)</a><!@TM:1588642453> | All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:24:7:24:18:@N:CG364:@XP_MSG">spi_control.v(24)</a><!@TM:1588642453> | Synthesizing module spi_control in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
   Generated name = spi_control_8s
Running optimization stage 1 on spi_control_8s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v:25:7:25:15:@N:CG364:@XP_MSG">spi_fifo.v(25)</a><!@TM:1588642453> | Synthesizing module spi_fifo in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000001000
	PTR_WIDTH=32'b00000000000000000000000000000011
   Generated name = spi_fifo_8s_8s_3
Running optimization stage 1 on spi_fifo_8s_8s_3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v:24:7:24:19:@N:CG364:@XP_MSG">spi_clockmux.v(24)</a><!@TM:1588642453> | Synthesizing module spi_clockmux in library CORESPI_LIB.
Running optimization stage 1 on spi_clockmux .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:29:7:29:19:@N:CG364:@XP_MSG">spi_chanctrl.v(29)</a><!@TM:1588642453> | Synthesizing module spi_chanctrl in library CORESPI_LIB.

	SPH=1'b0
	SPO=1'b0
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_CLKRATE=32'b00000000000000000000000011111111
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	MTX_IDLE1=4'b0000
	MTX_IDLE2=4'b0001
	MTX_MOTSTART=4'b0010
	MTX_TISTART1=4'b0011
	MTX_TISTART2=4'b0100
	MTX_NSCSTART1=4'b0101
	MTX_NSCSTART2=4'b0110
	MTX_SHIFT1=4'b0111
	MTX_SHIFT2=4'b1000
	MTX_END=4'b1001
	STXS_IDLE=1'b0
	STXS_SHIFT=1'b1
	MOTMODE=1'b1
	TIMODE=1'b0
	NSCMODE=1'b0
	MOTNOSSEL=1'b1
	NSCNOSSEL=1'b0
	cfg_framesizeM1=32'b00000000000000000000000000000111
   Generated name = spi_chanctrl_Z3
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:132:12:132:22:@W:CG1340:@XP_MSG">spi_chanctrl.v(132)</a><!@TM:1588642453> | Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:195:12:195:23:@W:CG133:@XP_MSG">spi_chanctrl.v(195)</a><!@TM:1588642453> | Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:196:12:196:23:@W:CG360:@XP_MSG">spi_chanctrl.v(196)</a><!@TM:1588642453> | Removing wire resetn_rx_p, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:200:12:200:23:@W:CG360:@XP_MSG">spi_chanctrl.v(200)</a><!@TM:1588642453> | Removing wire resetn_rx_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:222:12:222:37:@W:CG133:@XP_MSG">spi_chanctrl.v(222)</a><!@TM:1588642453> | Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on spi_chanctrl_Z3 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:1130:0:1130:6:@W:CL169:@XP_MSG">spi_chanctrl.v(1130)</a><!@TM:1588642453> | Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL169:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1588642453> | Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:719:0:719:6:@W:CL169:@XP_MSG">spi_chanctrl.v(719)</a><!@TM:1588642453> | Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@W:CL169:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1588642453> | Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@W:CL169:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1588642453> | Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:343:0:343:6:@W:CL177:@XP_MSG">spi_chanctrl.v(343)</a><!@TM:1588642453> | Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v:29:7:29:10:@N:CG364:@XP_MSG">spi.v(29)</a><!@TM:1588642453> | Synthesizing module spi in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000001000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000001000
	CFG_CLK=32'b00000000000000000000000011111111
	SPO=1'b0
	SPH=1'b0
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
   Generated name = spi_8s_8s_8s_255s_0_0_1_0s
Running optimization stage 1 on spi_8s_8s_8s_255s_0_0_1_0s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v:27:0:27:7:@N:CG364:@XP_MSG">corespi.v(27)</a><!@TM:1588642453> | Synthesizing module CORESPI in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000001000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000001000
	CFG_CLK=32'b00000000000000000000000011111111
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_MOT_MODE=32'b00000000000000000000000000000000
	CFG_MOT_SSEL=32'b00000000000000000000000000000001
	CFG_TI_NSC_CUSTOM=32'b00000000000000000000000000000000
	CFG_TI_NSC_FRC=32'b00000000000000000000000000000000
	CFG_TI_JMB_FRAMES=32'b00000000000000000000000000000000
	CFG_NSC_OPERATION=32'b00000000000000000000000000000000
	SPS=1'b1
	SPO=1'b0
	SPH=1'b0
   Generated name = CORESPI_Z4
Running optimization stage 1 on CORESPI_Z4 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\CORESPI_C0\CORESPI_C0.v:9:7:9:17:@N:CG364:@XP_MSG">CORESPI_C0.v(9)</a><!@TM:1588642453> | Synthesizing module CORESPI_C0 in library work.
Running optimization stage 1 on CORESPI_C0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\CORESPI_C1\CORESPI_C1.v:9:7:9:17:@N:CG364:@XP_MSG">CORESPI_C1.v(9)</a><!@TM:1588642453> | Synthesizing module CORESPI_C1 in library work.
Running optimization stage 1 on CORESPI_C1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v:376:7:376:10:@N:CG364:@XP_MSG">smartfusion2.v(376)</a><!@TM:1588642453> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v:372:7:372:10:@N:CG364:@XP_MSG">smartfusion2.v(372)</a><!@TM:1588642453> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v:362:7:362:13:@N:CG364:@XP_MSG">smartfusion2.v(362)</a><!@TM:1588642453> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v:729:7:729:10:@N:CG364:@XP_MSG">smartfusion2.v(729)</a><!@TM:1588642453> | Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v:5:7:5:29:@N:CG364:@XP_MSG">FCCC_C0_FCCC_C0_0_FCCC.v(5)</a><!@TM:1588642453> | Synthesizing module FCCC_C0_FCCC_C0_0_FCCC in library work.
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\FCCC_C0\FCCC_C0.v:9:7:9:14:@N:CG364:@XP_MSG">FCCC_C0.v(9)</a><!@TM:1588642453> | Synthesizing module FCCC_C0 in library work.
Running optimization stage 1 on FCCC_C0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:5:7:5:14:@N:CG364:@XP_MSG">MSS_C0_MSS_syn.v(5)</a><!@TM:1588642453> | Synthesizing module MSS_010 in library work.
Running optimization stage 1 on MSS_010 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:910:7:910:30:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(910)</a><!@TM:1588642453> | *Output CAN_RXBUS_MGPIO3A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:911:7:911:30:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(911)</a><!@TM:1588642453> | *Output CAN_RXBUS_MGPIO3A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:912:7:912:31:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(912)</a><!@TM:1588642453> | *Output CAN_TX_EBL_MGPIO4A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:913:7:913:31:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(913)</a><!@TM:1588642453> | *Output CAN_TX_EBL_MGPIO4A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:914:7:914:30:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(914)</a><!@TM:1588642453> | *Output CAN_TXBUS_MGPIO2A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:915:7:915:30:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(915)</a><!@TM:1588642453> | *Output CAN_TXBUS_MGPIO2A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:916:7:916:21:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(916)</a><!@TM:1588642453> | *Output CLK_CONFIG_APB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:917:7:917:16:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(917)</a><!@TM:1588642453> | *Output COMMS_INT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:918:7:918:22:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(918)</a><!@TM:1588642453> | *Output CONFIG_PRESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:919:13:919:23:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(919)</a><!@TM:1588642453> | *Output EDAC_ERROR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:920:14:920:25:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(920)</a><!@TM:1588642453> | *Output F_FM0_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:921:7:921:21:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(921)</a><!@TM:1588642453> | *Output F_FM0_READYOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:922:7:922:17:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(922)</a><!@TM:1588642453> | *Output F_FM0_RESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:923:14:923:24:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(923)</a><!@TM:1588642453> | *Output F_HM0_ADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:924:7:924:19:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(924)</a><!@TM:1588642453> | *Output F_HM0_ENABLE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:925:7:925:16:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(925)</a><!@TM:1588642453> | *Output F_HM0_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:926:13:926:23:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(926)</a><!@TM:1588642453> | *Output F_HM0_SIZE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:927:7:927:19:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(927)</a><!@TM:1588642453> | *Output F_HM0_TRANS1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:928:14:928:25:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(928)</a><!@TM:1588642453> | *Output F_HM0_WDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:929:7:929:18:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(929)</a><!@TM:1588642453> | *Output F_HM0_WRITE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:930:7:930:19:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(930)</a><!@TM:1588642453> | *Output FAB_CHRGVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:931:7:931:22:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(931)</a><!@TM:1588642453> | *Output FAB_DISCHRGVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:932:7:932:21:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(932)</a><!@TM:1588642453> | *Output FAB_DMPULLDOWN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:933:7:933:21:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(933)</a><!@TM:1588642453> | *Output FAB_DPPULLDOWN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:934:7:934:18:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(934)</a><!@TM:1588642453> | *Output FAB_DRVVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:935:7:935:19:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(935)</a><!@TM:1588642453> | *Output FAB_IDPULLUP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:936:13:936:23:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(936)</a><!@TM:1588642453> | *Output FAB_OPMODE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:937:7:937:19:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(937)</a><!@TM:1588642453> | *Output FAB_SUSPENDM has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:938:7:938:18:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(938)</a><!@TM:1588642453> | *Output FAB_TERMSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:939:7:939:18:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(939)</a><!@TM:1588642453> | *Output FAB_TXVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:940:13:940:25:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(940)</a><!@TM:1588642453> | *Output FAB_VCONTROL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:941:7:941:24:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(941)</a><!@TM:1588642453> | *Output FAB_VCONTROLLOADM has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:942:13:942:24:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(942)</a><!@TM:1588642453> | *Output FAB_XCVRSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:943:13:943:25:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(943)</a><!@TM:1588642453> | *Output FAB_XDATAOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:944:7:944:21:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(944)</a><!@TM:1588642453> | *Output FACC_GLMUX_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:945:13:945:27:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(945)</a><!@TM:1588642453> | *Output FIC32_0_MASTER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:946:13:946:27:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(946)</a><!@TM:1588642453> | *Output FIC32_1_MASTER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:947:7:947:19:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(947)</a><!@TM:1588642453> | *Output FPGA_RESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:948:7:948:14:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(948)</a><!@TM:1588642453> | *Output GTX_CLK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:949:14:949:27:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(949)</a><!@TM:1588642453> | *Output H2F_INTERRUPT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:950:7:950:14:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(950)</a><!@TM:1588642453> | *Output H2F_NMI has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:951:7:951:15:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(951)</a><!@TM:1588642453> | *Output H2FCALIB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:952:7:952:30:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(952)</a><!@TM:1588642453> | *Output I2C0_SCL_MGPIO31B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:953:7:953:30:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(953)</a><!@TM:1588642453> | *Output I2C0_SCL_MGPIO31B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:954:7:954:30:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(954)</a><!@TM:1588642453> | *Output I2C0_SDA_MGPIO30B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:955:7:955:30:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(955)</a><!@TM:1588642453> | *Output I2C0_SDA_MGPIO30B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:956:7:956:29:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(956)</a><!@TM:1588642453> | *Output I2C1_SCL_MGPIO1A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:957:7:957:29:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(957)</a><!@TM:1588642453> | *Output I2C1_SCL_MGPIO1A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:958:7:958:29:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(958)</a><!@TM:1588642453> | *Output I2C1_SDA_MGPIO0A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:959:7:959:29:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(959)</a><!@TM:1588642453> | *Output I2C1_SDA_MGPIO0A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:960:7:960:11:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(960)</a><!@TM:1588642453> | *Output MDCF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:961:7:961:13:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(961)</a><!@TM:1588642453> | *Output MDOENF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:962:7:962:11:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(962)</a><!@TM:1588642453> | *Output MDOF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:963:7:963:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(963)</a><!@TM:1588642453> | *Output MMUART0_CTS_MGPIO19B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:964:7:964:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(964)</a><!@TM:1588642453> | *Output MMUART0_CTS_MGPIO19B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:965:7:965:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(965)</a><!@TM:1588642453> | *Output MMUART0_DCD_MGPIO22B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:966:7:966:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(966)</a><!@TM:1588642453> | *Output MMUART0_DCD_MGPIO22B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:967:7:967:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(967)</a><!@TM:1588642453> | *Output MMUART0_DSR_MGPIO20B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:968:7:968:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(968)</a><!@TM:1588642453> | *Output MMUART0_DSR_MGPIO20B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:969:7:969:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(969)</a><!@TM:1588642453> | *Output MMUART0_DTR_MGPIO18B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:970:7:970:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(970)</a><!@TM:1588642453> | *Output MMUART0_DTR_MGPIO18B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:971:7:971:32:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(971)</a><!@TM:1588642453> | *Output MMUART0_RI_MGPIO21B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:972:7:972:32:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(972)</a><!@TM:1588642453> | *Output MMUART0_RI_MGPIO21B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:973:7:973:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(973)</a><!@TM:1588642453> | *Output MMUART0_RTS_MGPIO17B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:974:7:974:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(974)</a><!@TM:1588642453> | *Output MMUART0_RTS_MGPIO17B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:975:7:975:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(975)</a><!@TM:1588642453> | *Output MMUART0_RXD_MGPIO28B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:976:7:976:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(976)</a><!@TM:1588642453> | *Output MMUART0_RXD_MGPIO28B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:977:7:977:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(977)</a><!@TM:1588642453> | *Output MMUART0_SCK_MGPIO29B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:978:7:978:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(978)</a><!@TM:1588642453> | *Output MMUART0_SCK_MGPIO29B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:979:7:979:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(979)</a><!@TM:1588642453> | *Output MMUART0_TXD_MGPIO27B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:980:7:980:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(980)</a><!@TM:1588642453> | *Output MMUART0_TXD_MGPIO27B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:981:7:981:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(981)</a><!@TM:1588642453> | *Output MMUART1_DTR_MGPIO12B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:982:7:982:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(982)</a><!@TM:1588642453> | *Output MMUART1_RTS_MGPIO11B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:983:7:983:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(983)</a><!@TM:1588642453> | *Output MMUART1_RTS_MGPIO11B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:984:7:984:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(984)</a><!@TM:1588642453> | *Output MMUART1_RXD_MGPIO26B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:985:7:985:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(985)</a><!@TM:1588642453> | *Output MMUART1_RXD_MGPIO26B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:986:7:986:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(986)</a><!@TM:1588642453> | *Output MMUART1_SCK_MGPIO25B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:987:7:987:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(987)</a><!@TM:1588642453> | *Output MMUART1_SCK_MGPIO25B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:988:7:988:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(988)</a><!@TM:1588642453> | *Output MMUART1_TXD_MGPIO24B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:989:7:989:33:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(989)</a><!@TM:1588642453> | *Output MMUART1_TXD_MGPIO24B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:990:7:990:16:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(990)</a><!@TM:1588642453> | *Output MPLL_LOCK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:991:14:991:31:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(991)</a><!@TM:1588642453> | *Output PER2_FABRIC_PADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:992:7:992:26:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(992)</a><!@TM:1588642453> | *Output PER2_FABRIC_PENABLE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:993:7:993:23:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(993)</a><!@TM:1588642453> | *Output PER2_FABRIC_PSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:994:14:994:32:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(994)</a><!@TM:1588642453> | *Output PER2_FABRIC_PWDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:995:7:995:25:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(995)</a><!@TM:1588642453> | *Output PER2_FABRIC_PWRITE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:996:7:996:16:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(996)</a><!@TM:1588642453> | *Output RTC_MATCH has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:997:7:997:16:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(997)</a><!@TM:1588642453> | *Output SLEEPDEEP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:998:7:998:19:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(998)</a><!@TM:1588642453> | *Output SLEEPHOLDACK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:999:7:999:15:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(999)</a><!@TM:1588642453> | *Output SLEEPING has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:1000:7:1000:19:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(1000)</a><!@TM:1588642453> | *Output SMBALERT_NO0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:1001:7:1001:19:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(1001)</a><!@TM:1588642453> | *Output SMBALERT_NO1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:1002:7:1002:17:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(1002)</a><!@TM:1588642453> | *Output SMBSUS_NO0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:1003:7:1003:17:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(1003)</a><!@TM:1588642453> | *Output SMBSUS_NO1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:1004:7:1004:19:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(1004)</a><!@TM:1588642453> | *Output SPI0_CLK_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:1005:7:1005:29:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(1005)</a><!@TM:1588642453> | *Output SPI0_SDI_MGPIO5A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:1006:7:1006:29:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(1006)</a><!@TM:1588642453> | *Output SPI0_SDI_MGPIO5A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:1007:7:1007:29:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(1007)</a><!@TM:1588642453> | *Output SPI0_SDO_MGPIO6A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:1008:7:1008:29:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(1008)</a><!@TM:1588642453> | *Output SPI0_SDO_MGPIO6A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v:1009:7:1009:29:@W:CL318:@XP_MSG">MSS_C0_MSS_syn.v(1009)</a><!@TM:1588642453> | *Output SPI0_SS0_MGPIO7A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>

Only the first 100 messages of id 'CL318' are reported. To see all messages use 'report_messages -log C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\synlog\MSS_C0_compiler.srr -id CL318' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL318} -count unlimited' in the Tcl shell.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v:286:7:286:12:@N:CG364:@XP_MSG">smartfusion2.v(286)</a><!@TM:1588642453> | Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v:268:7:268:12:@N:CG364:@XP_MSG">smartfusion2.v(268)</a><!@TM:1588642453> | Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v:280:7:280:14:@N:CG364:@XP_MSG">smartfusion2.v(280)</a><!@TM:1588642453> | Synthesizing module TRIBUFF in library work.
Running optimization stage 1 on TRIBUFF .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0_MSS\MSS_C0_MSS.v:9:7:9:17:@N:CG364:@XP_MSG">MSS_C0_MSS.v(9)</a><!@TM:1588642453> | Synthesizing module MSS_C0_MSS in library work.
Running optimization stage 1 on MSS_C0_MSS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v:168:7:168:10:@N:CG364:@XP_MSG">smartfusion2.v(168)</a><!@TM:1588642453> | Synthesizing module OR3 in library work.
Running optimization stage 1 on OR3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:51:7:51:25:@N:CG364:@XP_MSG">osc_comps.v(51)</a><!@TM:1588642453> | Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1588642453> | Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:5:7:5:26:@N:CG364:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(5)</a><!@TM:1588642453> | Synthesizing module OSC_C0_OSC_C0_0_OSC in library work.
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\OSC_C0\OSC_C0.v:9:7:9:13:@N:CG364:@XP_MSG">OSC_C0.v(9)</a><!@TM:1588642453> | Synthesizing module OSC_C0 in library work.
Running optimization stage 1 on OSC_C0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v:720:7:720:15:@N:CG364:@XP_MSG">smartfusion2.v(720)</a><!@TM:1588642453> | Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\MSS_C0\MSS_C0.v:9:7:9:13:@N:CG364:@XP_MSG">MSS_C0.v(9)</a><!@TM:1588642453> | Synthesizing module MSS_C0 in library work.
Running optimization stage 1 on MSS_C0 .......
Running optimization stage 2 on MSS_C0 .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v:14:7:14:10:@N:CL159:@XP_MSG">OSC_C0_OSC_C0_0_OSC.v(14)</a><!@TM:1588642453> | Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Running optimization stage 2 on OR3 .......
Running optimization stage 2 on MSS_C0_MSS .......
Running optimization stage 2 on TRIBUFF .......
Running optimization stage 2 on INBUF .......
Running optimization stage 2 on BIBUF .......
Running optimization stage 2 on MSS_010 .......
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on CORESPI_C1 .......
Running optimization stage 2 on CORESPI_C0 .......
Running optimization stage 2 on CORESPI_Z4 .......
Running optimization stage 2 on spi_8s_8s_8s_255s_0_0_1_0s .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v:70:12:70:17:@W:CL246:@XP_MSG">spi.v(70)</a><!@TM:1588642453> | Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on spi_chanctrl_Z3 .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL190:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1588642453> | Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL260:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1588642453> | Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL190:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1588642453> | Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL260:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1588642453> | Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@N:CL201:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1588642453> | Trying to extract state machine for register mtx_state.
Extracted state machine for register mtx_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0111
   1000
   1001
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:54:37:54:49:@N:CL159:@XP_MSG">spi_chanctrl.v(54)</a><!@TM:1588642453> | Input txfifo_count is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:59:37:59:49:@N:CL159:@XP_MSG">spi_chanctrl.v(59)</a><!@TM:1588642453> | Input rxfifo_count is unused.
Running optimization stage 2 on spi_clockmux .......
Running optimization stage 2 on spi_fifo_8s_8s_3 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@N:CL134:@XP_MSG">spi_fifo.v(101)</a><!@TM:1588642453> | Found RAM fifo_mem_q, depth=8, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@N:CL134:@XP_MSG">spi_fifo.v(101)</a><!@TM:1588642453> | Found RAM fifo_mem_q, depth=8, width=8
Running optimization stage 2 on spi_control_8s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:27:35:27:42:@N:CL159:@XP_MSG">spi_control.v(27)</a><!@TM:1588642453> | Input aresetn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:28:35:28:42:@N:CL159:@XP_MSG">spi_control.v(28)</a><!@TM:1588642453> | Input sresetn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:34:35:34:45:@N:CL159:@XP_MSG">spi_control.v(34)</a><!@TM:1588642453> | Input cfg_master is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:35:35:35:48:@N:CL159:@XP_MSG">spi_control.v(35)</a><!@TM:1588642453> | Input rx_fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:36:35:36:48:@N:CL159:@XP_MSG">spi_control.v(36)</a><!@TM:1588642453> | Input tx_fifo_empty is unused.
Running optimization stage 2 on spi_rf_8s_255s_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:52:35:52:47:@N:CL159:@XP_MSG">spi_rf.v(52)</a><!@TM:1588642453> | Input tx_fifo_read is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:55:35:55:47:@N:CL159:@XP_MSG">spi_rf.v(55)</a><!@TM:1588642453> | Input rx_fifo_full is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:56:35:56:52:@N:CL159:@XP_MSG">spi_rf.v(56)</a><!@TM:1588642453> | Input rx_fifo_full_next is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:58:35:58:53:@N:CL159:@XP_MSG">spi_rf.v(58)</a><!@TM:1588642453> | Input rx_fifo_empty_next is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:61:35:61:52:@N:CL159:@XP_MSG">spi_rf.v(61)</a><!@TM:1588642453> | Input tx_fifo_full_next is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:62:35:62:48:@N:CL159:@XP_MSG">spi_rf.v(62)</a><!@TM:1588642453> | Input tx_fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:63:35:63:53:@N:CL159:@XP_MSG">spi_rf.v(63)</a><!@TM:1588642453> | Input tx_fifo_empty_next is unused.
Running optimization stage 2 on CoreResetP_C0 .......
Running optimization stage 2 on CoreResetP_Z2 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1588642453> | Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1588642453> | Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1588642453> | Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:CL201:@XP_MSG">coreresetp.v(1365)</a><!@TM:1588642453> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:CL201:@XP_MSG">coreresetp.v(1300)</a><!@TM:1588642453> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:CL201:@XP_MSG">coreresetp.v(1235)</a><!@TM:1588642453> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:CL201:@XP_MSG">coreresetp.v(1170)</a><!@TM:1588642453> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:CL201:@XP_MSG">coreresetp.v(1089)</a><!@TM:1588642453> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:29:20:29:29:@N:CL159:@XP_MSG">coreresetp.v(29)</a><!@TM:1588642453> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:59:20:59:35:@N:CL159:@XP_MSG">coreresetp.v(59)</a><!@TM:1588642453> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:68:20:68:35:@N:CL159:@XP_MSG">coreresetp.v(68)</a><!@TM:1588642453> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:72:20:72:35:@N:CL159:@XP_MSG">coreresetp.v(72)</a><!@TM:1588642453> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:76:20:76:35:@N:CL159:@XP_MSG">coreresetp.v(76)</a><!@TM:1588642453> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:90:20:90:30:@N:CL159:@XP_MSG">coreresetp.v(90)</a><!@TM:1588642453> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:91:20:91:32:@N:CL159:@XP_MSG">coreresetp.v(91)</a><!@TM:1588642453> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:92:20:92:32:@N:CL159:@XP_MSG">coreresetp.v(92)</a><!@TM:1588642453> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:93:20:93:30:@N:CL159:@XP_MSG">coreresetp.v(93)</a><!@TM:1588642453> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:94:20:94:32:@N:CL159:@XP_MSG">coreresetp.v(94)</a><!@TM:1588642453> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:95:20:95:32:@N:CL159:@XP_MSG">coreresetp.v(95)</a><!@TM:1588642453> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:96:20:96:30:@N:CL159:@XP_MSG">coreresetp.v(96)</a><!@TM:1588642453> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:97:20:97:32:@N:CL159:@XP_MSG">coreresetp.v(97)</a><!@TM:1588642453> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:98:20:98:32:@N:CL159:@XP_MSG">coreresetp.v(98)</a><!@TM:1588642453> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:99:20:99:30:@N:CL159:@XP_MSG">coreresetp.v(99)</a><!@TM:1588642453> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:100:20:100:32:@N:CL159:@XP_MSG">coreresetp.v(100)</a><!@TM:1588642453> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:101:20:101:32:@N:CL159:@XP_MSG">coreresetp.v(101)</a><!@TM:1588642453> | Input SDIF3_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:107:20:107:38:@N:CL159:@XP_MSG">coreresetp.v(107)</a><!@TM:1588642453> | Input SOFT_EXT_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:108:20:108:34:@N:CL159:@XP_MSG">coreresetp.v(108)</a><!@TM:1588642453> | Input SOFT_RESET_F2M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:109:20:109:33:@N:CL159:@XP_MSG">coreresetp.v(109)</a><!@TM:1588642453> | Input SOFT_M3_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:110:20:110:50:@N:CL159:@XP_MSG">coreresetp.v(110)</a><!@TM:1588642453> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:111:20:111:40:@N:CL159:@XP_MSG">coreresetp.v(111)</a><!@TM:1588642453> | Input SOFT_FDDR_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:112:20:112:40:@N:CL159:@XP_MSG">coreresetp.v(112)</a><!@TM:1588642453> | Input SOFT_SDIF0_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:113:20:113:41:@N:CL159:@XP_MSG">coreresetp.v(113)</a><!@TM:1588642453> | Input SOFT_SDIF0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:114:20:114:40:@N:CL159:@XP_MSG">coreresetp.v(114)</a><!@TM:1588642453> | Input SOFT_SDIF1_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:115:20:115:41:@N:CL159:@XP_MSG">coreresetp.v(115)</a><!@TM:1588642453> | Input SOFT_SDIF1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:116:20:116:40:@N:CL159:@XP_MSG">coreresetp.v(116)</a><!@TM:1588642453> | Input SOFT_SDIF2_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:117:20:117:41:@N:CL159:@XP_MSG">coreresetp.v(117)</a><!@TM:1588642453> | Input SOFT_SDIF2_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:118:20:118:40:@N:CL159:@XP_MSG">coreresetp.v(118)</a><!@TM:1588642453> | Input SOFT_SDIF3_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:119:20:119:41:@N:CL159:@XP_MSG">coreresetp.v(119)</a><!@TM:1588642453> | Input SOFT_SDIF3_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:123:20:123:43:@N:CL159:@XP_MSG">coreresetp.v(123)</a><!@TM:1588642453> | Input SOFT_SDIF0_0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:124:20:124:43:@N:CL159:@XP_MSG">coreresetp.v(124)</a><!@TM:1588642453> | Input SOFT_SDIF0_1_CORE_RESET is unused.
Running optimization stage 2 on CoreAPB3_C0 .......
Running optimization stage 2 on CoreAPB3_Z1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1588642453> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1588642453> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1588642453> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:106:18:106:26:@N:CL159:@XP_MSG">coreapb3.v(106)</a><!@TM:1588642453> | Input PRDATAS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:107:18:107:26:@N:CL159:@XP_MSG">coreapb3.v(107)</a><!@TM:1588642453> | Input PRDATAS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:108:18:108:26:@N:CL159:@XP_MSG">coreapb3.v(108)</a><!@TM:1588642453> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:109:18:109:26:@N:CL159:@XP_MSG">coreapb3.v(109)</a><!@TM:1588642453> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:110:18:110:26:@N:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1588642453> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:111:18:111:26:@N:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1588642453> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:112:18:112:26:@N:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1588642453> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@N:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1588642453> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@N:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1588642453> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@N:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1588642453> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@N:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1588642453> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@N:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1588642453> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@N:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1588642453> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:119:18:119:27:@N:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1588642453> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:123:13:123:21:@N:CL159:@XP_MSG">coreapb3.v(123)</a><!@TM:1588642453> | Input PREADYS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:124:13:124:21:@N:CL159:@XP_MSG">coreapb3.v(124)</a><!@TM:1588642453> | Input PREADYS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:125:13:125:21:@N:CL159:@XP_MSG">coreapb3.v(125)</a><!@TM:1588642453> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:126:13:126:21:@N:CL159:@XP_MSG">coreapb3.v(126)</a><!@TM:1588642453> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:127:13:127:21:@N:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1588642453> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:128:13:128:21:@N:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1588642453> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:129:13:129:21:@N:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1588642453> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@N:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1588642453> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@N:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1588642453> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@N:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1588642453> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@N:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1588642453> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@N:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1588642453> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@N:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1588642453> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:136:13:136:22:@N:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1588642453> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:140:13:140:22:@N:CL159:@XP_MSG">coreapb3.v(140)</a><!@TM:1588642453> | Input PSLVERRS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:141:13:141:22:@N:CL159:@XP_MSG">coreapb3.v(141)</a><!@TM:1588642453> | Input PSLVERRS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:142:13:142:22:@N:CL159:@XP_MSG">coreapb3.v(142)</a><!@TM:1588642453> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:143:13:143:22:@N:CL159:@XP_MSG">coreapb3.v(143)</a><!@TM:1588642453> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:144:13:144:22:@N:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1588642453> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:145:13:145:22:@N:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1588642453> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:146:13:146:22:@N:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1588642453> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:147:13:147:22:@N:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1588642453> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:148:13:148:23:@N:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1588642453> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:149:13:149:23:@N:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1588642453> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:150:13:150:23:@N:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1588642453> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:151:13:151:23:@N:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1588642453> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:152:13:152:23:@N:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1588642453> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:153:13:153:23:@N:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1588642453> | Input PSLVERRS15 is unused.
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  4 20:34:13 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-3FOEPN2

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1588642453> | Running in 64-bit mode 
File C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  4 20:34:13 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  4 20:34:13 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1588642451>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-3FOEPN2

Database state : C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\synwork\|synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1588642454> | Running in 64-bit mode 
File C:\Users\howarth3-INS\Desktop\mbsat-fsw-libero\synthesis\synwork\MSS_C0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May  4 20:34:14 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1588642451>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1588642451>
# Mon May  4 20:34:14 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-3FOEPN2

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\designer\MSS_C0\synthesis.fdc
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1588642455> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\MSS_C0_scck.rpt:@XP_FILE">MSS_C0_scck.rpt</a>
Printing clock  summary report in "C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\MSS_C0_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1588642455> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1588642455> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1588642455> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1588642455> | Setting synthesis effort to medium for the design 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:BN132:@XP_MSG">coreresetp.v(1089)</a><!@TM:1588642455> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1588642455> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1588642455> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(17)</a><!@TM:1588642455> | Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(18)</a><!@TM:1588642455> | Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(19)</a><!@TM:1588642455> | Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(20)</a><!@TM:1588642455> | Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:MO129:@XP_MSG">coreresetp.v(1388)</a><!@TM:1588642455> | Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:1053:0:1053:6:@N:BN362:@XP_MSG">spi_chanctrl.v(1053)</a><!@TM:1588642455> | Removing sequential instance stx_async_reset_ok (in view: CORESPI_LIB.spi_chanctrl_Z3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:1053:0:1053:6:@N:BN362:@XP_MSG">spi_chanctrl.v(1053)</a><!@TM:1588642455> | Removing sequential instance stx_async_reset_ok (in view: CORESPI_LIB.spi_chanctrl_Z3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1588642455> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1588642455> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1588642455> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1588642455> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1588642455> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1588642455> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1588642455> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1588642455> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1588642455> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1588642455> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1588642455> | Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1588642455> | Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1588642455> | Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1588642455> | Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1588642455> | Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1588642455> | Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1588642455> | Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1588642455> | Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1588642455> | Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1588642455> | Removing sequential instance INIT_DONE_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1588642455> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1588642455> | Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1588642455> | Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1588642455> | Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1588642455> | Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1588642455> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1588642455> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1588642455> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1588642455> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1588642455> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1588642455> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1588642455> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1588642455> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:630:0:630:6:@N:BN362:@XP_MSG">spi_chanctrl.v(630)</a><!@TM:1588642455> | Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:630:0:630:6:@N:BN362:@XP_MSG">spi_chanctrl.v(630)</a><!@TM:1588642455> | Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@N:BN362:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1588642455> | Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@N:BN362:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1588642455> | Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=21  set on top level netlist MSS_C0

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                     Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock             100.0 MHz     10.000        inferred     Inferred_clkgroup_0     482  
                                                                                                                                          
0 -       OSC_C0_OSC_C0_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     31   
==========================================================================================================================================



Clock Load Summary
***********************

                                                          Clock     Source                                                        Clock Pin                                                 Non-clock Pin     Non-clock Pin                                               
Clock                                                     Load      Pin                                                           Seq Example                                               Seq Example       Comb Example                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock             482       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                         MSS_C0_MSS_0.MSS_ADLIB_INST.CLK_BASE                      -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                        
                                                                                                                                                                                                                                                                          
OSC_C0_OSC_C0_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     31        OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     CoreResetP_C0_0.CoreResetP_C0_0.count_ddr_enable_q1.C     -                 OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
==========================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:MT530:@XP_MSG">coreresetp.v(1089)</a><!@TM:1588642455> | Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 482 sequential elements including CoreResetP_C0_0.CoreResetP_C0_0.count_ddr_enable. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@W:MT530:@XP_MSG">coreresetp.v(1613)</a><!@TM:1588642455> | Found inferred clock OSC_C0_OSC_C0_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 31 sequential elements including CoreResetP_C0_0.CoreResetP_C0_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1588642455> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1588642455> | Writing default property annotation file C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\MSS_C0.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z3_0(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z3_1(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 53MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May  4 20:34:15 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1588642451>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1588642451>
# Mon May  4 20:34:15 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-3FOEPN2

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1588642459> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1588642459> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1588642459> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1588642459> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1588642459> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(20)</a><!@TM:1588642459> | Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(19)</a><!@TM:1588642459> | Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(18)</a><!@TM:1588642459> | Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">osc_c0_osc_c0_0_osc.v(17)</a><!@TM:1588642459> | Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:BN132:@XP_MSG">coreresetp.v(963)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif3_spll_lock_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.fpll_lock_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.CONFIG2_DONE_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.fpll_lock_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:929:4:929:10:@W:BN132:@XP_MSG">coreresetp.v(929)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.CONFIG1_DONE_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.fpll_lock_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.CONFIG2_DONE_clk_base because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.CONFIG1_DONE_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:BN132:@XP_MSG">coreresetp.v(963)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif3_spll_lock_q2 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.CONFIG1_DONE_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:BN132:@XP_MSG">coreresetp.v(963)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.fpll_lock_q2 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.CONFIG1_DONE_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:884:4:884:10:@W:BN132:@XP_MSG">coreresetp.v(884)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:BN132:@XP_MSG">coreresetp.v(912)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:898:4:898:10:@W:BN132:@XP_MSG">coreresetp.v(898)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:856:4:856:10:@W:BN132:@XP_MSG">coreresetp.v(856)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:898:4:898:10:@W:BN132:@XP_MSG">coreresetp.v(898)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif2_areset_n_rcosc because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:BN132:@XP_MSG">coreresetp.v(912)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif3_areset_n_rcosc because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:884:4:884:10:@W:BN132:@XP_MSG">coreresetp.v(884)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif1_areset_n_rcosc because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:870:4:870:10:@W:BN132:@XP_MSG">coreresetp.v(870)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif0_areset_n_rcosc because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:BN132:@XP_MSG">coreresetp.v(1581)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif3_core because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:BN132:@XP_MSG">coreresetp.v(1549)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif2_core because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:BN132:@XP_MSG">coreresetp.v(1517)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif1_core because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif0_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@W:BN132:@XP_MSG">coreresetp.v(1646)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif3_core_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif2_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@W:BN132:@XP_MSG">coreresetp.v(1646)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif2_core_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif1_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@W:BN132:@XP_MSG">coreresetp.v(1646)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif1_core_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif0_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@W:BN132:@XP_MSG">coreresetp.v(1646)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif3_core_clk_base because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif2_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@W:BN132:@XP_MSG">coreresetp.v(1646)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif2_core_clk_base because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif1_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@W:BN132:@XP_MSG">coreresetp.v(1646)</a><!@TM:1588642459> | Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif1_core_clk_base because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif0_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@N:BN362:@XP_MSG">coreresetp.v(1613)</a><!@TM:1588642459> | Removing sequential instance count_ddr[13:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@N:BN362:@XP_MSG">coreresetp.v(1613)</a><!@TM:1588642459> | Removing sequential instance ddr_settled (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@A:BN291:@XP_MSG">coreresetp.v(1613)</a><!@TM:1588642459> | Boundary register ddr_settled (in view: work.CoreResetP_Z2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1588642459> | Removing sequential instance count_ddr_enable (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@A:BN291:@XP_MSG">coreresetp.v(1089)</a><!@TM:1588642459> | Boundary register count_ddr_enable (in view: work.CoreResetP_Z2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:870:4:870:10:@N:BN362:@XP_MSG">coreresetp.v(870)</a><!@TM:1588642459> | Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1588642459> | Removing sequential instance sm0_state[6:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:856:4:856:10:@N:BN362:@XP_MSG">coreresetp.v(856)</a><!@TM:1588642459> | Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:755:4:755:10:@N:BN362:@XP_MSG">coreresetp.v(755)</a><!@TM:1588642459> | Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:755:4:755:10:@N:BN362:@XP_MSG">coreresetp.v(755)</a><!@TM:1588642459> | Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1588642459> | Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1588642459> | Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@N:BN362:@XP_MSG">coreresetp.v(1455)</a><!@TM:1588642459> | Removing sequential instance count_ddr_enable_rcosc (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@N:BN362:@XP_MSG">coreresetp.v(1485)</a><!@TM:1588642459> | Removing sequential instance release_sdif0_core (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@A:BN291:@XP_MSG">coreresetp.v(1485)</a><!@TM:1588642459> | Boundary register release_sdif0_core (in view: work.CoreResetP_Z2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1588642459> | Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@A:BN291:@XP_MSG">coreresetp.v(1646)</a><!@TM:1588642459> | Boundary register release_sdif0_core_q1 (in view: work.CoreResetP_Z2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1588642459> | Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@A:BN291:@XP_MSG">coreresetp.v(1646)</a><!@TM:1588642459> | Boundary register ddr_settled_q1 (in view: work.CoreResetP_Z2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@N:BN362:@XP_MSG">coreresetp.v(1455)</a><!@TM:1588642459> | Removing sequential instance count_ddr_enable_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@A:BN291:@XP_MSG">coreresetp.v(1455)</a><!@TM:1588642459> | Boundary register count_ddr_enable_q1 (in view: work.CoreResetP_Z2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:BN362:@XP_MSG">coreresetp.v(963)</a><!@TM:1588642459> | Removing sequential instance fpll_lock_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:929:4:929:10:@N:BN362:@XP_MSG">coreresetp.v(929)</a><!@TM:1588642459> | Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@W:FX107:@XP_MSG">spi_fifo.v(101)</a><!@TM:1588642459> | RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_8s_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@W:FX107:@XP_MSG">spi_fifo.v(101)</a><!@TM:1588642459> | RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z3(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@N:MO231:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1588642459> | Found counter in view:CORESPI_LIB.spi_chanctrl_Z3(verilog) instance stxs_bitcnt[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:286:0:286:6:@N:MO231:@XP_MSG">spi_chanctrl.v(286)</a><!@TM:1588642459> | Found counter in view:CORESPI_LIB.spi_chanctrl_Z3(verilog) instance spi_clk_count[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 146MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:286:0:286:6:@N:BN362:@XP_MSG">spi_chanctrl.v(286)</a><!@TM:1588642459> | Removing sequential instance CORESPI_C1_0.CORESPI_C1_0.USPI.UCC.spi_clk_next (in view: work.MSS_C0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:286:0:286:6:@N:BN362:@XP_MSG">spi_chanctrl.v(286)</a><!@TM:1588642459> | Removing sequential instance CORESPI_C0_0.CORESPI_C0_0.USPI.UCC.spi_clk_next (in view: work.MSS_C0(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 767 /       415
   2		0h:00m:01s		    -2.05ns		 734 /       415
   3		0h:00m:01s		    -2.05ns		 734 /       415

   4		0h:00m:01s		    -1.97ns		 735 /       415
   5		0h:00m:01s		    -1.97ns		 735 /       415


   6		0h:00m:01s		    -1.97ns		 735 /       415
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1588642459> | Promoting Net CoreResetP_C0_0_MSS_HPMS_READY on CLKINT  I_152  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 146MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 420 clock pin(s) of sequential element(s)
0 instances converted, 420 sequential instances remain driven by gated/generated clocks

================================================================================================================= Gated/Generated Clocks =================================================================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance                                        Explanation                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:FCCC_C0_0.FCCC_C0_0.CCC_INST@|E:CoreResetP_C0_0.CoreResetP_C0_0.MSS_HPMS_READY_int@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    420        CoreResetP_C0_0.CoreResetP_C0_0.MSS_HPMS_READY_int     Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 115MB peak: 146MB)

Writing Analyst data base C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\synwork\MSS_C0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 146MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1588642459> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1588642459> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 142MB peak: 146MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\files\mbsat\working\manitobasat-flight-software\mbsat-fsw-libero\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v:20:36:20:44:@W:MT246:@XP_MSG">fccc_c0_fccc_c0_0_fccc.v(20)</a><!@TM:1588642459> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1588642459> | Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1588642459> | Found inferred clock OSC_C0_OSC_C0_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net OSC_C0_0.OSC_C0_0.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Mon May  4 20:34:18 2020</a>
#


Top view:               MSS_C0
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\designer\MSS_C0\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1588642459> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1588642459> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -0.485

                                                          Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                            Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock             100.0 MHz     95.4 MHz      10.000        10.485        -0.485     inferred     Inferred_clkgroup_0
OSC_C0_OSC_C0_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     NA            10.000        NA            NA         inferred     Inferred_clkgroup_1
=============================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  10.000      -0.485  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                                Starting                                                                                                                     Arrival           
Instance                        Reference                                         Type        Pin                Net                                         Time        Slack 
                                Clock                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_C0_MSS_0.MSS_ADLIB_INST     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[16]     MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[16]     3.611       -0.485
MSS_C0_MSS_0.MSS_ADLIB_INST     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          MSS_C0_MSS_0_FIC_0_APB_MASTER_PSELx         3.488       -0.426
MSS_C0_MSS_0.MSS_ADLIB_INST     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[17]     MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[17]     3.697       -0.384
MSS_C0_MSS_0.MSS_ADLIB_INST     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[19]     MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[19]     3.893       -0.354
MSS_C0_MSS_0.MSS_ADLIB_INST     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[18]     MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[18]     3.696       -0.283
MSS_C0_MSS_0.MSS_ADLIB_INST     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[3]      CoreAPB3_C0_0_APBmslave0_PADDR[3]           3.576       -0.275
MSS_C0_MSS_0.MSS_ADLIB_INST     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[2]      CoreAPB3_C0_0_APBmslave0_PADDR[2]           3.576       -0.212
MSS_C0_MSS_0.MSS_ADLIB_INST     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[4]      CoreAPB3_C0_0_APBmslave0_PADDR[4]           3.560       -0.047
MSS_C0_MSS_0.MSS_ADLIB_INST     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[6]      CoreAPB3_C0_0_APBmslave0_PADDR[6]           3.746       0.299 
MSS_C0_MSS_0.MSS_ADLIB_INST     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[5]      CoreAPB3_C0_0_APBmslave0_PADDR[5]           3.657       0.350 
===============================================================================================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                                                                     Required           
Instance                                          Reference                                         Type        Pin                Net                                         Time         Slack 
                                                  Clock                                                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE         D                  empty_out_2                                 9.745        -0.485
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE         D                  full_out_2                                  9.745        -0.485
CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.empty_out     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE         D                  empty_out_2                                 9.745        -0.452
CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.full_out      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE         D                  full_out_2                                  9.745        -0.452
CORESPI_C0_0.CORESPI_C0_0.USPI.URXF.empty_out     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE         D                  empty_out_2                                 9.745        -0.357
CORESPI_C0_0.CORESPI_C0_0.USPI.URXF.full_out      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE         D                  full_out_2                                  9.745        -0.357
CORESPI_C1_0.CORESPI_C1_0.USPI.URXF.empty_out     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE         D                  empty_out_2                                 9.745        -0.356
CORESPI_C1_0.CORESPI_C1_0.USPI.URXF.full_out      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE         D                  full_out_2                                  9.745        -0.356
MSS_C0_MSS_0.MSS_ADLIB_INST                       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[1]     MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[1]     9.711        -0.127
MSS_C0_MSS_0.MSS_ADLIB_INST                       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[4]     MSS_C0_MSS_0_FIC_0_APB_MASTER_PRDATA[4]     9.541        -0.013
==================================================================================================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\MSS_C0.srr:srsfC:\Users\Files\MBSAT\working\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\MSS_C0.srs:fp:155851:159307:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.230
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.485

    Number of logic level(s):                7
    Starting point:                          MSS_C0_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[16]
    Ending point:                            CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                     Pin                Pin               Arrival     No. of    
Name                                                                   Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
MSS_C0_MSS_0.MSS_ADLIB_INST                                            MSS_010     F_HM0_ADDR[16]     Out     3.611     3.611       -         
MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[16]                                Net         -                  -       0.497     -           2         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIUFUQ_0                                  CFG2        A                  In      -         4.108       -         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIUFUQ_0                                  CFG2        Y                  Out     0.100     4.208       -         
m4_1                                                                   Net         -                  -       0.248     -           1         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIR7C32_0                                 CFG4        B                  In      -         4.457       -         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIR7C32_0                                 CFG4        Y                  Out     0.164     4.621       -         
CoreAPB3_C0_0_APBmslave0_PSELx                                         Net         -                  -       1.058     -           10        
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig16                CFG2        A                  In      -         5.679       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig16                CFG2        Y                  Out     0.087     5.766       -         
prdata_1                                                               Net         -                  -       1.102     -           11        
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_iv                   CFG4        C                  In      -         6.868       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_iv                   CFG4        Y                  Out     0.210     7.077       -         
tx_fifo_write                                                          Net         -                  -       1.102     -           11        
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.un1_counter_q_1_axbxc0_RNI035Q     CFG4        D                  In      -         8.179       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.un1_counter_q_1_axbxc0_RNI035Q     CFG4        Y                  Out     0.326     8.506       -         
counter_d[0]                                                           Net         -                  -       0.745     -           3         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out_2_2                      CFG4        D                  In      -         9.251       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out_2_2                      CFG4        Y                  Out     0.317     9.568       -         
empty_out_2_2                                                          Net         -                  -       0.248     -           1         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out_2                        CFG3        B                  In      -         9.817       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out_2                        CFG3        Y                  Out     0.165     9.981       -         
empty_out_2                                                            Net         -                  -       0.248     -           1         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out                          SLE         D                  In      -         10.230      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 10.485 is 5.236(49.9%) logic and 5.249(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.230
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.485

    Number of logic level(s):                7
    Starting point:                          MSS_C0_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[16]
    Ending point:                            CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                     Pin                Pin               Arrival     No. of    
Name                                                                   Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
MSS_C0_MSS_0.MSS_ADLIB_INST                                            MSS_010     F_HM0_ADDR[16]     Out     3.611     3.611       -         
MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[16]                                Net         -                  -       0.497     -           2         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIUFUQ_0                                  CFG2        A                  In      -         4.108       -         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIUFUQ_0                                  CFG2        Y                  Out     0.100     4.208       -         
m4_1                                                                   Net         -                  -       0.248     -           1         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIR7C32_0                                 CFG4        B                  In      -         4.457       -         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIR7C32_0                                 CFG4        Y                  Out     0.164     4.621       -         
CoreAPB3_C0_0_APBmslave0_PSELx                                         Net         -                  -       1.058     -           10        
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig16                CFG2        A                  In      -         5.679       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig16                CFG2        Y                  Out     0.087     5.766       -         
prdata_1                                                               Net         -                  -       1.102     -           11        
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_iv                   CFG4        C                  In      -         6.868       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_iv                   CFG4        Y                  Out     0.210     7.077       -         
tx_fifo_write                                                          Net         -                  -       1.102     -           11        
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.un1_counter_q_1_axbxc0_RNI035Q     CFG4        D                  In      -         8.179       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.un1_counter_q_1_axbxc0_RNI035Q     CFG4        Y                  Out     0.326     8.506       -         
counter_d[0]                                                           Net         -                  -       0.745     -           3         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out_2_2                       CFG4        D                  In      -         9.251       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out_2_2                       CFG4        Y                  Out     0.317     9.568       -         
full_out_2_2                                                           Net         -                  -       0.248     -           1         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out_2                         CFG3        B                  In      -         9.817       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out_2                         CFG3        Y                  Out     0.165     9.981       -         
full_out_2                                                             Net         -                  -       0.248     -           1         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out                           SLE         D                  In      -         10.230      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 10.485 is 5.236(49.9%) logic and 5.249(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.171
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.426

    Number of logic level(s):                7
    Starting point:                          MSS_C0_MSS_0.MSS_ADLIB_INST / F_HM0_SEL
    Ending point:                            CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                     Pin           Pin               Arrival     No. of    
Name                                                                   Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
MSS_C0_MSS_0.MSS_ADLIB_INST                                            MSS_010     F_HM0_SEL     Out     3.488     3.488       -         
MSS_C0_MSS_0_FIC_0_APB_MASTER_PSELx                                    Net         -             -       0.497     -           2         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIUFUQ_0                                  CFG2        B             In      -         3.985       -         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIUFUQ_0                                  CFG2        Y             Out     0.164     4.149       -         
m4_1                                                                   Net         -             -       0.248     -           1         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIR7C32_0                                 CFG4        B             In      -         4.398       -         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIR7C32_0                                 CFG4        Y             Out     0.164     4.562       -         
CoreAPB3_C0_0_APBmslave0_PSELx                                         Net         -             -       1.058     -           10        
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig16                CFG2        A             In      -         5.620       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig16                CFG2        Y             Out     0.087     5.707       -         
prdata_1                                                               Net         -             -       1.102     -           11        
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_iv                   CFG4        C             In      -         6.809       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_iv                   CFG4        Y             Out     0.210     7.018       -         
tx_fifo_write                                                          Net         -             -       1.102     -           11        
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.un1_counter_q_1_axbxc0_RNI035Q     CFG4        D             In      -         8.120       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.un1_counter_q_1_axbxc0_RNI035Q     CFG4        Y             Out     0.326     8.447       -         
counter_d[0]                                                           Net         -             -       0.745     -           3         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out_2_2                      CFG4        D             In      -         9.192       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out_2_2                      CFG4        Y             Out     0.317     9.509       -         
empty_out_2_2                                                          Net         -             -       0.248     -           1         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out_2                        CFG3        B             In      -         9.758       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out_2                        CFG3        Y             Out     0.165     9.922       -         
empty_out_2                                                            Net         -             -       0.248     -           1         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out                          SLE         D             In      -         10.171      -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 10.426 is 5.177(49.7%) logic and 5.249(50.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.171
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.426

    Number of logic level(s):                7
    Starting point:                          MSS_C0_MSS_0.MSS_ADLIB_INST / F_HM0_SEL
    Ending point:                            CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                     Pin           Pin               Arrival     No. of    
Name                                                                   Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
MSS_C0_MSS_0.MSS_ADLIB_INST                                            MSS_010     F_HM0_SEL     Out     3.488     3.488       -         
MSS_C0_MSS_0_FIC_0_APB_MASTER_PSELx                                    Net         -             -       0.497     -           2         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIUFUQ_0                                  CFG2        B             In      -         3.985       -         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIUFUQ_0                                  CFG2        Y             Out     0.164     4.149       -         
m4_1                                                                   Net         -             -       0.248     -           1         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIR7C32_0                                 CFG4        B             In      -         4.398       -         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIR7C32_0                                 CFG4        Y             Out     0.164     4.562       -         
CoreAPB3_C0_0_APBmslave0_PSELx                                         Net         -             -       1.058     -           10        
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig16                CFG2        A             In      -         5.620       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_sig16                CFG2        Y             Out     0.087     5.707       -         
prdata_1                                                               Net         -             -       1.102     -           11        
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_iv                   CFG4        C             In      -         6.809       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UCON.tx_fifo_write_iv                   CFG4        Y             Out     0.210     7.018       -         
tx_fifo_write                                                          Net         -             -       1.102     -           11        
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.un1_counter_q_1_axbxc0_RNI035Q     CFG4        D             In      -         8.120       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.un1_counter_q_1_axbxc0_RNI035Q     CFG4        Y             Out     0.326     8.447       -         
counter_d[0]                                                           Net         -             -       0.745     -           3         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out_2_2                       CFG4        D             In      -         9.192       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out_2_2                       CFG4        Y             Out     0.317     9.509       -         
full_out_2_2                                                           Net         -             -       0.248     -           1         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out_2                         CFG3        B             In      -         9.758       -         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out_2                         CFG3        Y             Out     0.165     9.922       -         
full_out_2                                                             Net         -             -       0.248     -           1         
CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out                           SLE         D             In      -         10.171      -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 10.426 is 5.177(49.7%) logic and 5.249(50.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.452

    Number of logic level(s):                7
    Starting point:                          MSS_C0_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[16]
    Ending point:                            CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.empty_out / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                      Pin                Pin               Arrival     No. of    
Name                                                                    Type        Name               Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
MSS_C0_MSS_0.MSS_ADLIB_INST                                             MSS_010     F_HM0_ADDR[16]     Out     3.611     3.611       -         
MSS_C0_MSS_0_FIC_0_APB_MASTER_PADDR[16]                                 Net         -                  -       0.497     -           2         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIUFUQ                                     CFG2        A                  In      -         4.108       -         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIUFUQ                                     CFG2        Y                  Out     0.077     4.185       -         
g0_0                                                                    Net         -                  -       0.248     -           1         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIR7C32                                    CFG4        B                  In      -         4.434       -         
MSS_C0_MSS_0.MSS_ADLIB_INST_RNIR7C32                                    CFG4        Y                  Out     0.165     4.598       -         
CoreAPB3_C0_0_APBmslave1_PSELx                                          Net         -                  -       1.242     -           27        
CORESPI_C1_0.CORESPI_C1_0.USPI.URF.control114_1                         CFG2        A                  In      -         5.840       -         
CORESPI_C1_0.CORESPI_C1_0.USPI.URF.control114_1                         CFG2        Y                  Out     0.077     5.918       -         
prdata_1                                                                Net         -                  -       1.058     -           10        
CORESPI_C1_0.CORESPI_C1_0.USPI.UCON.tx_fifo_write_iv_0                  CFG4        C                  In      -         6.976       -         
CORESPI_C1_0.CORESPI_C1_0.USPI.UCON.tx_fifo_write_iv_0                  CFG4        Y                  Out     0.203     7.179       -         
tx_fifo_write                                                           Net         -                  -       1.110     -           12        
CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.un1_counter_q_0_cry_0_0_RNINKFR     CFG4        D                  In      -         8.289       -         
CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.un1_counter_q_0_cry_0_0_RNINKFR     CFG4        Y                  Out     0.352     8.641       -         
counter_d[0]                                                            Net         -                  -       0.497     -           2         
CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.empty_out_2_0                       CFG4        B                  In      -         9.138       -         
CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.empty_out_2_0                       CFG4        Y                  Out     0.148     9.286       -         
full_out_2_0                                                            Net         -                  -       0.497     -           2         
CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.empty_out_2                         CFG4        B                  In      -         9.783       -         
CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.empty_out_2                         CFG4        Y                  Out     0.165     9.948       -         
empty_out_2                                                             Net         -                  -       0.248     -           1         
CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.empty_out                           SLE         D                  In      -         10.196      -         
===============================================================================================================================================
Total path delay (propagation time + setup) of 10.452 is 5.054(48.4%) logic and 5.398(51.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 143MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 143MB peak: 146MB)

---------------------------------------
<a name=resourceUsage18></a>Resource Usage Report for MSS_C0 </a>

Mapping to part: m2s010tq144std
Cell usage:
CCC             1 use
CLKINT          2 uses
MSS_010         1 use
OR3             2 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           8 uses
CFG2           138 uses
CFG3           189 uses
CFG4           326 uses

Carry cells:
ARI1            42 uses - used for arithmetic functions
ARI1            24 uses - used for Wide-Mux implementation
Total ARI1      66 uses


Sequential Cells: 
SLE            415 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 25
I/O primitives: 24
BIBUF          2 uses
INBUF          5 uses
OUTBUF         16 uses
TRIBUFF        1 use


Global Clock Buffers: 2

RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 4 of 22 (18%)

Total LUTs:    727

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 144; LUTs = 144;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  415 + 144 + 0 + 0 = 559;
Total number of LUTs after P&R:  727 + 144 + 0 + 0 = 871;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 32MB peak: 146MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Mon May  4 20:34:19 2020

###########################################################]

</pre></samp></body></html>
