# CMOS-Inverter-Design-Analysis
Designed and analyzed a CMOS inverter in VLSI using Cadence Virtuoso, SPICE simulations (PSpice/SmartSpice), and Magic Layout, ensuring optimal transistor sizing, power efficiency, and manufacturability through DRC and LVS verification.
