Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed May 27 11:08:02 2015
| Host              : KASPER-PC running 64-bit major release  (build 9200)
| Command           : report_timing -file ./report/MotorCtrl_timing_synth.rpt
| Design            : MotorCtrl
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 MotorCtrl_pwmCount_V_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EN1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 2.480ns (46.775%)  route 2.822ns (53.225%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 9.503 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=50, unset)           1.677     1.677    clk
                                                                      r  MotorCtrl_pwmCount_V_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     2.173 f  MotorCtrl_pwmCount_V_reg[5]/Q
                         net (fo=7, unplaced)         0.841     3.014    MotorCtrl_pwmCount_V_reg__0[5]
                         LUT4 (Prop_lut4_I0_O)        0.289     3.303 r  MotorCtrl_pwmCount_V[8]_i_3/O
                         net (fo=6, unplaced)         0.502     3.805    n_0_MotorCtrl_pwmCount_V[8]_i_3
                         LUT4 (Prop_lut4_I3_O)        0.322     4.127 r  MotorCtrl_pwmCount_V[7]_i_2/O
                         net (fo=5, unplaced)         0.339     4.466    n_0_MotorCtrl_pwmCount_V[7]_i_2
                         LUT6 (Prop_lut6_I5_O)        0.328     4.794 r  EN1_i_6/O
                         net (fo=1, unplaced)         0.474     5.268    n_0_EN1_i_6
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.653 r  EN1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.653    n_0_EN1_reg_i_3
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.946 r  EN1_reg_i_2/CO[0]
                         net (fo=1, unplaced)         0.666     6.612    grp_MotorCtrl_pwmThread_fu_120/I4[0]
                         LUT4 (Prop_lut4_I0_O)        0.367     6.979 r  grp_MotorCtrl_pwmThread_fu_120/EN1_i_1/O
                         net (fo=1, unplaced)         0.000     6.979    n_8_grp_MotorCtrl_pwmThread_fu_120
                         FDRE                                         r  EN1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=50, unset)           1.503     9.503    clk
                                                                      r  EN1_reg/C
                         clock pessimism              0.000     9.503    
                         clock uncertainty           -0.035     9.468    
                         FDRE (Setup_fdre_C_D)        0.062     9.530    EN1_reg
  -------------------------------------------------------------------
                         required time                          9.530    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  2.551    




