Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sat Dec 22 04:48:00 2018
| Host             : DESKTOP-2C3UA9R running 64-bit major release  (build 9200)
| Command          : report_power -file accelerator_bd_wrapper_power_routed.rpt -pb accelerator_bd_wrapper_power_summary_routed.pb -rpx accelerator_bd_wrapper_power_routed.rpx
| Design           : accelerator_bd_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.769  |
| Dynamic (W)              | 2.568  |
| Device Static (W)        | 0.201  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 53.1   |
| Junction Temperature (C) | 56.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.138 |        3 |       --- |             --- |
| Slice Logic              |     0.201 |   103699 |       --- |             --- |
|   LUT as Logic           |     0.158 |    38869 |     53200 |           73.06 |
|   Register               |     0.018 |    45480 |    106400 |           42.74 |
|   CARRY4                 |     0.015 |     5364 |     13300 |           40.33 |
|   LUT as Distributed RAM |     0.010 |     2080 |     17400 |           11.95 |
|   LUT as Shift Register  |    <0.001 |      569 |     17400 |            3.27 |
|   F7/F8 Muxes            |    <0.001 |      303 |     53200 |            0.57 |
|   Others                 |     0.000 |     2188 |       --- |             --- |
| Signals                  |     0.359 |    80517 |       --- |             --- |
| Block RAM                |     0.193 |      104 |       140 |           74.29 |
| DSPs                     |     0.130 |      137 |       220 |           62.27 |
| PS7                      |     1.546 |        1 |       --- |             --- |
| Static Power             |     0.201 |          |           |                 |
| Total                    |     2.769 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.043 |       1.010 |      0.034 |
| Vccaux    |       1.800 |     0.023 |       0.000 |      0.023 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.024 |       0.013 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.780 |       0.735 |      0.046 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                            | Constraint (ns) |
+------------+-------------------------------------------------------------------+-----------------+
| clk_fpga_0 | accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| accelerator_bd_wrapper                                                      |     2.568 |
|   accelerator_bd_i                                                          |     2.568 |
|     ShuffleNetV2_0                                                          |     0.962 |
|       inst                                                                  |     0.962 |
|         ShuffleConvs_0_Downs_10_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_11_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_12_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_13_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_14_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_15_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_16_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_17_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_18_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_19_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_1_U                                            |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_20_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_21_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_22_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_23_U                                           |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_2_U                                            |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_3_U                                            |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_4_U                                            |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_5_U                                            |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_6_U                                            |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_7_U                                            |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_8_U                                            |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_9_U                                            |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_0_Downs_U                                              |    <0.001 |
|           ShuffleNetV2_ShufRg6_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_10_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_11_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_12_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_13_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_14_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_15_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_16_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_17_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_18_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_19_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_1_U                                            |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_20_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_21_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_22_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_23_U                                           |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_2_U                                            |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_3_U                                            |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_4_U                                            |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_5_U                                            |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_6_U                                            |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_7_U                                            |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_8_U                                            |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_9_U                                            |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_1_Downs_U                                              |    <0.001 |
|           ShuffleNetV2_Shufb5t_ram_U                                        |    <0.001 |
|         ShuffleConvs_2_Downs_10_U                                           |     0.001 |
|           ShuffleNetV2_ShufdjF_ram_U                                        |     0.001 |
|         ShuffleConvs_2_Downs_11_U                                           |     0.001 |
|           ShuffleNetV2_ShufdjF_ram_U                                        |     0.001 |
|         ShuffleConvs_2_Downs_1_U                                            |     0.001 |
|           ShuffleNetV2_ShufdjF_ram_U                                        |     0.001 |
|         ShuffleConvs_2_Downs_2_U                                            |     0.001 |
|           ShuffleNetV2_ShufdjF_ram_U                                        |     0.001 |
|         ShuffleConvs_2_Downs_3_U                                            |     0.001 |
|           ShuffleNetV2_ShufdjF_ram_U                                        |     0.001 |
|         ShuffleConvs_2_Downs_4_U                                            |     0.001 |
|           ShuffleNetV2_ShufdjF_ram_U                                        |     0.001 |
|         ShuffleConvs_2_Downs_5_U                                            |     0.001 |
|           ShuffleNetV2_ShufdjF_ram_U                                        |     0.001 |
|         ShuffleConvs_2_Downs_6_U                                            |     0.001 |
|           ShuffleNetV2_ShufdjF_ram_U                                        |     0.001 |
|         ShuffleConvs_2_Downs_7_U                                            |     0.001 |
|           ShuffleNetV2_ShufdjF_ram_U                                        |     0.001 |
|         ShuffleConvs_2_Downs_8_U                                            |     0.001 |
|           ShuffleNetV2_ShufdjF_ram_U                                        |     0.001 |
|         ShuffleConvs_2_Downs_9_U                                            |     0.001 |
|           ShuffleNetV2_ShufdjF_ram_U                                        |     0.001 |
|         ShuffleConvs_2_Downs_U                                              |     0.001 |
|           ShuffleNetV2_ShufdjF_ram_U                                        |     0.001 |
|         ShuffleNetV2_CTL_s_axi_U                                            |     0.003 |
|         ShuffleNetV2_DATA_BIAS_m_axi_U                                      |     0.007 |
|           bus_read                                                          |     0.007 |
|             buff_rdata                                                      |     0.004 |
|             bus_wide_gen.fifo_burst                                         |    <0.001 |
|             fifo_rctl                                                       |    <0.001 |
|             fifo_rreq                                                       |    <0.001 |
|             rs_rdata                                                        |    <0.001 |
|             rs_rreq                                                         |     0.001 |
|         ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_U                              |     0.007 |
|           bus_read                                                          |     0.004 |
|             buff_rdata                                                      |     0.003 |
|             bus_wide_gen.fifo_burst                                         |    <0.001 |
|             fifo_rctl                                                       |    <0.001 |
|             fifo_rreq                                                       |    <0.001 |
|             rs_rdata                                                        |    <0.001 |
|             rs_rreq                                                         |    <0.001 |
|           bus_write                                                         |     0.003 |
|             buff_wdata                                                      |    <0.001 |
|             bus_wide_gen.fifo_burst                                         |    <0.001 |
|             fifo_resp                                                       |    <0.001 |
|             fifo_resp_to_user                                               |    <0.001 |
|             fifo_wreq                                                       |    <0.001 |
|             rs_wreq                                                         |    <0.001 |
|           wreq_throttl                                                      |    <0.001 |
|         ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U                             |     0.006 |
|           bus_read                                                          |     0.006 |
|             buff_rdata                                                      |     0.003 |
|             bus_wide_gen.fifo_burst                                         |    <0.001 |
|             fifo_rctl                                                       |    <0.001 |
|             fifo_rreq                                                       |    <0.001 |
|             rs_rdata                                                        |    <0.001 |
|             rs_rreq                                                         |    <0.001 |
|         ShuffleNetV2_mul_d8N_U743                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U744                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U745                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U746                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U747                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U748                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U749                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U750                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U751                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U752                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U753                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U754                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U755                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U756                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U757                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U758                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U759                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U760                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d8N_U761                                           |    <0.001 |
|           ShuffleNetV2_mul_d8N_DSP48_0_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d9N_U762                                           |    <0.001 |
|           ShuffleNetV2_mul_d9N_DSP48_1_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d9N_U763                                           |    <0.001 |
|           ShuffleNetV2_mul_d9N_DSP48_1_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d9N_U764                                           |    <0.001 |
|           ShuffleNetV2_mul_d9N_DSP48_1_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d9N_U765                                           |    <0.001 |
|           ShuffleNetV2_mul_d9N_DSP48_1_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d9N_U766                                           |    <0.001 |
|           ShuffleNetV2_mul_d9N_DSP48_1_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d9N_U767                                           |    <0.001 |
|           ShuffleNetV2_mul_d9N_DSP48_1_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d9N_U768                                           |    <0.001 |
|           ShuffleNetV2_mul_d9N_DSP48_1_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d9N_U769                                           |    <0.001 |
|           ShuffleNetV2_mul_d9N_DSP48_1_U                                    |    <0.001 |
|         ShuffleNetV2_mul_d9N_U770                                           |    <0.001 |
|           ShuffleNetV2_mul_d9N_DSP48_1_U                                    |    <0.001 |
|         ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_U                               |     0.010 |
|           bus_read                                                          |     0.010 |
|             buff_rdata                                                      |     0.003 |
|             bus_wide_gen.fifo_burst                                         |    <0.001 |
|             fifo_rctl                                                       |    <0.001 |
|             fifo_rreq                                                       |    <0.001 |
|             rs_rdata                                                        |    <0.001 |
|             rs_rreq                                                         |     0.004 |
|         ShuffleNetV2_uremd6N_U715                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U716                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U717                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U718                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U719                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U720                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U721                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U722                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U723                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U724                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U725                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U726                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U727                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U728                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U729                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U730                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U731                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U732                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd6N_U733                                           |    <0.001 |
|           ShuffleNetV2_uremd6N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd6N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd7N_U734                                           |    <0.001 |
|           ShuffleNetV2_uremd7N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd7N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd7N_U735                                           |    <0.001 |
|           ShuffleNetV2_uremd7N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd7N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd7N_U736                                           |    <0.001 |
|           ShuffleNetV2_uremd7N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd7N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd7N_U737                                           |    <0.001 |
|           ShuffleNetV2_uremd7N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd7N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd7N_U738                                           |    <0.001 |
|           ShuffleNetV2_uremd7N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd7N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd7N_U739                                           |    <0.001 |
|           ShuffleNetV2_uremd7N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd7N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd7N_U740                                           |    <0.001 |
|           ShuffleNetV2_uremd7N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd7N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd7N_U741                                           |    <0.001 |
|           ShuffleNetV2_uremd7N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd7N_div_u_0                                    |    <0.001 |
|         ShuffleNetV2_uremd7N_U742                                           |    <0.001 |
|           ShuffleNetV2_uremd7N_div_U                                        |    <0.001 |
|             ShuffleNetV2_uremd7N_div_u_0                                    |    <0.001 |
|         avgpool_output_V_U                                                  |    <0.001 |
|           ShuffleNetV2_convBew_ram_U                                        |    <0.001 |
|         bias_24_V_U                                                         |     0.002 |
|           ShuffleNetV2_convAem_ram_U                                        |     0.002 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         bias_48_V_U                                                         |     0.001 |
|           ShuffleNetV2_biasb4t_ram_U                                        |     0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|         bias_96_V_U                                                         |     0.001 |
|           ShuffleNetV2_biasdiF_ram_U                                        |     0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         buffer0_1_24_16x16_p_U                                              |     0.005 |
|           ShuffleNetV2_buffbEo_ram_U                                        |     0.005 |
|         buffer0_1_48_8x8_p_V_U                                              |     0.007 |
|           ShuffleNetV2_buffcSB_ram_U                                        |     0.007 |
|         buffer0_1_96_4x4_p_V_U                                              |     0.003 |
|           ShuffleNetV2_buffdIJ_ram_U                                        |     0.003 |
|         buffer1_1_24_16x16_p_10_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_11_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_12_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_13_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_14_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_15_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_16_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_17_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_18_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_19_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_1_U                                            |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_20_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_21_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_22_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_23_U                                           |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_2_U                                            |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_3_U                                            |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_4_U                                            |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_5_U                                            |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_6_U                                            |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_7_U                                            |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_8_U                                            |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_9_U                                            |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_24_16x16_p_U                                              |    <0.001 |
|           ShuffleNetV2_buffbFp_ram_U                                        |    <0.001 |
|         buffer1_1_48_8x8_p_V_10_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_11_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_12_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_13_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_14_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_15_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_16_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_17_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_18_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_19_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_1_U                                            |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_20_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_21_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_22_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_23_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_24_U                                           |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_2_U                                            |     0.002 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.002 |
|         buffer1_1_48_8x8_p_V_3_U                                            |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_4_U                                            |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_5_U                                            |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_6_U                                            |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_7_U                                            |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_8_U                                            |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_48_8x8_p_V_9_U                                            |     0.001 |
|           ShuffleNetV2_buffcTB_ram_U                                        |     0.001 |
|         buffer1_1_96_4x4_p_V_10_U                                           |     0.002 |
|           ShuffleNetV2_buffdJJ_ram_U                                        |     0.002 |
|         buffer1_1_96_4x4_p_V_11_U                                           |     0.002 |
|           ShuffleNetV2_buffdJJ_ram_U                                        |     0.002 |
|         buffer1_1_96_4x4_p_V_12_U                                           |     0.002 |
|           ShuffleNetV2_buffdJJ_ram_U                                        |     0.002 |
|         buffer1_1_96_4x4_p_V_1_U                                            |     0.002 |
|           ShuffleNetV2_buffdJJ_ram_U                                        |     0.002 |
|         buffer1_1_96_4x4_p_V_2_U                                            |     0.002 |
|           ShuffleNetV2_buffdJJ_ram_U                                        |     0.002 |
|         buffer1_1_96_4x4_p_V_3_U                                            |     0.002 |
|           ShuffleNetV2_buffdJJ_ram_U                                        |     0.002 |
|         buffer1_1_96_4x4_p_V_4_U                                            |     0.002 |
|           ShuffleNetV2_buffdJJ_ram_U                                        |     0.002 |
|         buffer1_1_96_4x4_p_V_5_U                                            |     0.002 |
|           ShuffleNetV2_buffdJJ_ram_U                                        |     0.002 |
|         buffer1_1_96_4x4_p_V_6_U                                            |     0.002 |
|           ShuffleNetV2_buffdJJ_ram_U                                        |     0.002 |
|         buffer1_1_96_4x4_p_V_7_U                                            |     0.002 |
|           ShuffleNetV2_buffdJJ_ram_U                                        |     0.002 |
|         buffer1_1_96_4x4_p_V_8_U                                            |     0.002 |
|           ShuffleNetV2_buffdJJ_ram_U                                        |     0.002 |
|         buffer1_1_96_4x4_p_V_9_U                                            |     0.002 |
|           ShuffleNetV2_buffdJJ_ram_U                                        |     0.002 |
|         conv1_bias_V_U                                                      |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         conv1_output_p_V_0_U                                                |     0.002 |
|           ShuffleNetV2_convEe0_ram_U                                        |     0.002 |
|         conv1_output_p_V_10_U                                               |     0.002 |
|           ShuffleNetV2_convEe0_ram_U                                        |     0.002 |
|         conv1_output_p_V_11_U                                               |     0.002 |
|           ShuffleNetV2_convEe0_ram_U                                        |     0.002 |
|         conv1_output_p_V_1_U                                                |     0.002 |
|           ShuffleNetV2_convEe0_ram_U                                        |     0.002 |
|         conv1_output_p_V_2_U                                                |     0.002 |
|           ShuffleNetV2_convEe0_ram_U                                        |     0.002 |
|         conv1_output_p_V_3_U                                                |     0.002 |
|           ShuffleNetV2_convEe0_ram_U                                        |     0.002 |
|         conv1_output_p_V_4_U                                                |     0.002 |
|           ShuffleNetV2_convEe0_ram_U                                        |     0.002 |
|         conv1_output_p_V_5_U                                                |     0.002 |
|           ShuffleNetV2_convEe0_ram_U                                        |     0.002 |
|         conv1_output_p_V_6_U                                                |     0.002 |
|           ShuffleNetV2_convEe0_ram_U                                        |     0.002 |
|         conv1_output_p_V_7_U                                                |     0.002 |
|           ShuffleNetV2_convEe0_ram_U                                        |     0.002 |
|         conv1_output_p_V_8_U                                                |     0.002 |
|           ShuffleNetV2_convEe0_ram_U                                        |     0.002 |
|         conv1_output_p_V_9_U                                                |     0.001 |
|           ShuffleNetV2_convEe0_ram_U                                        |     0.001 |
|         conv_last_bias_V_U                                                  |    <0.001 |
|           ShuffleNetV2_convBew_ram_U                                        |    <0.001 |
|         conv_last_output_V_0_U                                              |    <0.001 |
|           ShuffleNetV2_convdXL_ram_U                                        |    <0.001 |
|         conv_last_output_V_1_U                                              |    <0.001 |
|           ShuffleNetV2_convdXL_ram_U                                        |    <0.001 |
|         conv_last_output_V_2_U                                              |    <0.001 |
|           ShuffleNetV2_convdXL_ram_U                                        |    <0.001 |
|         conv_last_output_V_3_U                                              |    <0.001 |
|           ShuffleNetV2_convdXL_ram_U                                        |    <0.001 |
|         conv_last_output_V_4_U                                              |    <0.001 |
|           ShuffleNetV2_convdXL_ram_U                                        |    <0.001 |
|         conv_last_output_V_5_U                                              |    <0.001 |
|           ShuffleNetV2_convdXL_ram_U                                        |    <0.001 |
|         conv_last_output_V_6_U                                              |    <0.001 |
|           ShuffleNetV2_convdXL_ram_U                                        |    <0.001 |
|         conv_last_output_V_7_U                                              |    <0.001 |
|           ShuffleNetV2_convdXL_ram_U                                        |    <0.001 |
|         fc_bias_V_U                                                         |    <0.001 |
|           ShuffleNetV2_fc_bCeG_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_1_1                                                |    <0.001 |
|             ram_reg_0_15_2_2                                                |    <0.001 |
|             ram_reg_0_15_3_3                                                |    <0.001 |
|             ram_reg_0_15_4_4                                                |    <0.001 |
|             ram_reg_0_15_5_5                                                |    <0.001 |
|             ram_reg_0_15_6_6                                                |    <0.001 |
|             ram_reg_0_15_7_7                                                |    <0.001 |
|         feature_buffer_192x6_U                                              |     0.005 |
|           ShuffleNetV2_featdVL_ram_U                                        |     0.005 |
|         feature_buffer_48x18_U                                              |     0.009 |
|           ShuffleNetV2_featb3s_ram_U                                        |     0.009 |
|         feature_buffer_96x10_U                                              |     0.009 |
|           ShuffleNetV2_featdhF_ram_U                                        |     0.009 |
|         grp_avgpool_fu_14141                                                |    <0.001 |
|         grp_conv1_p_fu_13008                                                |     0.056 |
|           ShuffleNetV2_mux_pcA_U7                                           |    <0.001 |
|           ShuffleNetV2_uremocq_U4                                           |    <0.001 |
|             ShuffleNetV2_uremocq_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremocq_div_u_0                                  |    <0.001 |
|           ShuffleNetV2_uremocq_U5                                           |    <0.001 |
|             ShuffleNetV2_uremocq_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremocq_div_u_0                                  |    <0.001 |
|           ShuffleNetV2_uremocq_U6                                           |    <0.001 |
|             ShuffleNetV2_uremocq_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremocq_div_u_0                                  |    <0.001 |
|           grp_MUL_DP_fu_1343                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1353                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1363                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1373                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1383                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1393                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1403                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1413                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1423                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1433                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1443                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1453                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           weight_temp_0_V_U                                                 |    <0.001 |
|             conv1_p_weight_tecud_ram_U                                      |    <0.001 |
|               ram_reg_0_15_0_0                                              |    <0.001 |
|               ram_reg_0_15_0_0__0                                           |    <0.001 |
|               ram_reg_0_15_0_0__1                                           |    <0.001 |
|               ram_reg_0_15_0_0__10                                          |    <0.001 |
|               ram_reg_0_15_0_0__11                                          |    <0.001 |
|               ram_reg_0_15_0_0__12                                          |    <0.001 |
|               ram_reg_0_15_0_0__13                                          |    <0.001 |
|               ram_reg_0_15_0_0__14                                          |    <0.001 |
|               ram_reg_0_15_0_0__2                                           |    <0.001 |
|               ram_reg_0_15_0_0__3                                           |    <0.001 |
|               ram_reg_0_15_0_0__4                                           |    <0.001 |
|               ram_reg_0_15_0_0__5                                           |    <0.001 |
|               ram_reg_0_15_0_0__6                                           |    <0.001 |
|               ram_reg_0_15_0_0__7                                           |    <0.001 |
|               ram_reg_0_15_0_0__8                                           |    <0.001 |
|               ram_reg_0_15_0_0__9                                           |    <0.001 |
|               ram_reg_0_31_0_0                                              |    <0.001 |
|               ram_reg_0_31_0_0__0                                           |    <0.001 |
|               ram_reg_0_31_0_0__1                                           |    <0.001 |
|               ram_reg_0_31_0_0__2                                           |    <0.001 |
|               ram_reg_0_31_0_0__3                                           |    <0.001 |
|               ram_reg_0_31_0_0__4                                           |    <0.001 |
|               ram_reg_0_31_0_0__5                                           |    <0.001 |
|               ram_reg_0_31_0_0__6                                           |    <0.001 |
|           weight_temp_10_V_U                                                |    <0.001 |
|             conv1_p_weight_tecud_ram_U                                      |    <0.001 |
|               ram_reg_0_15_0_0                                              |    <0.001 |
|               ram_reg_0_15_0_0__0                                           |    <0.001 |
|               ram_reg_0_15_0_0__1                                           |    <0.001 |
|               ram_reg_0_15_0_0__10                                          |    <0.001 |
|               ram_reg_0_15_0_0__11                                          |    <0.001 |
|               ram_reg_0_15_0_0__12                                          |    <0.001 |
|               ram_reg_0_15_0_0__13                                          |    <0.001 |
|               ram_reg_0_15_0_0__14                                          |    <0.001 |
|               ram_reg_0_15_0_0__2                                           |    <0.001 |
|               ram_reg_0_15_0_0__3                                           |    <0.001 |
|               ram_reg_0_15_0_0__4                                           |    <0.001 |
|               ram_reg_0_15_0_0__5                                           |    <0.001 |
|               ram_reg_0_15_0_0__6                                           |    <0.001 |
|               ram_reg_0_15_0_0__7                                           |    <0.001 |
|               ram_reg_0_15_0_0__8                                           |    <0.001 |
|               ram_reg_0_15_0_0__9                                           |    <0.001 |
|               ram_reg_0_31_0_0                                              |    <0.001 |
|               ram_reg_0_31_0_0__0                                           |    <0.001 |
|               ram_reg_0_31_0_0__1                                           |    <0.001 |
|               ram_reg_0_31_0_0__2                                           |    <0.001 |
|               ram_reg_0_31_0_0__3                                           |    <0.001 |
|               ram_reg_0_31_0_0__4                                           |    <0.001 |
|               ram_reg_0_31_0_0__5                                           |    <0.001 |
|               ram_reg_0_31_0_0__6                                           |    <0.001 |
|           weight_temp_11_V_U                                                |     0.003 |
|             conv1_p_weight_tecud_ram_U                                      |     0.003 |
|               ram_reg_0_15_0_0                                              |    <0.001 |
|               ram_reg_0_15_0_0__0                                           |    <0.001 |
|               ram_reg_0_15_0_0__1                                           |    <0.001 |
|               ram_reg_0_15_0_0__10                                          |    <0.001 |
|               ram_reg_0_15_0_0__11                                          |    <0.001 |
|               ram_reg_0_15_0_0__12                                          |    <0.001 |
|               ram_reg_0_15_0_0__13                                          |    <0.001 |
|               ram_reg_0_15_0_0__14                                          |    <0.001 |
|               ram_reg_0_15_0_0__2                                           |    <0.001 |
|               ram_reg_0_15_0_0__3                                           |    <0.001 |
|               ram_reg_0_15_0_0__4                                           |    <0.001 |
|               ram_reg_0_15_0_0__5                                           |    <0.001 |
|               ram_reg_0_15_0_0__6                                           |    <0.001 |
|               ram_reg_0_15_0_0__7                                           |    <0.001 |
|               ram_reg_0_15_0_0__8                                           |    <0.001 |
|               ram_reg_0_15_0_0__9                                           |    <0.001 |
|               ram_reg_0_31_0_0                                              |    <0.001 |
|               ram_reg_0_31_0_0__0                                           |    <0.001 |
|               ram_reg_0_31_0_0__1                                           |    <0.001 |
|               ram_reg_0_31_0_0__2                                           |    <0.001 |
|               ram_reg_0_31_0_0__3                                           |    <0.001 |
|               ram_reg_0_31_0_0__4                                           |    <0.001 |
|               ram_reg_0_31_0_0__5                                           |    <0.001 |
|               ram_reg_0_31_0_0__6                                           |    <0.001 |
|           weight_temp_1_V_U                                                 |    <0.001 |
|             conv1_p_weight_tecud_ram_U                                      |    <0.001 |
|               ram_reg_0_15_0_0                                              |    <0.001 |
|               ram_reg_0_15_0_0__0                                           |    <0.001 |
|               ram_reg_0_15_0_0__1                                           |    <0.001 |
|               ram_reg_0_15_0_0__10                                          |    <0.001 |
|               ram_reg_0_15_0_0__11                                          |    <0.001 |
|               ram_reg_0_15_0_0__12                                          |    <0.001 |
|               ram_reg_0_15_0_0__13                                          |    <0.001 |
|               ram_reg_0_15_0_0__14                                          |    <0.001 |
|               ram_reg_0_15_0_0__2                                           |    <0.001 |
|               ram_reg_0_15_0_0__3                                           |    <0.001 |
|               ram_reg_0_15_0_0__4                                           |    <0.001 |
|               ram_reg_0_15_0_0__5                                           |    <0.001 |
|               ram_reg_0_15_0_0__6                                           |    <0.001 |
|               ram_reg_0_15_0_0__7                                           |    <0.001 |
|               ram_reg_0_15_0_0__8                                           |    <0.001 |
|               ram_reg_0_15_0_0__9                                           |    <0.001 |
|               ram_reg_0_31_0_0                                              |    <0.001 |
|               ram_reg_0_31_0_0__0                                           |    <0.001 |
|               ram_reg_0_31_0_0__1                                           |    <0.001 |
|               ram_reg_0_31_0_0__2                                           |    <0.001 |
|               ram_reg_0_31_0_0__3                                           |    <0.001 |
|               ram_reg_0_31_0_0__4                                           |    <0.001 |
|               ram_reg_0_31_0_0__5                                           |    <0.001 |
|               ram_reg_0_31_0_0__6                                           |    <0.001 |
|           weight_temp_2_V_U                                                 |    <0.001 |
|             conv1_p_weight_tecud_ram_U                                      |    <0.001 |
|               ram_reg_0_15_0_0                                              |    <0.001 |
|               ram_reg_0_15_0_0__0                                           |    <0.001 |
|               ram_reg_0_15_0_0__1                                           |    <0.001 |
|               ram_reg_0_15_0_0__10                                          |    <0.001 |
|               ram_reg_0_15_0_0__11                                          |    <0.001 |
|               ram_reg_0_15_0_0__12                                          |    <0.001 |
|               ram_reg_0_15_0_0__13                                          |    <0.001 |
|               ram_reg_0_15_0_0__14                                          |    <0.001 |
|               ram_reg_0_15_0_0__2                                           |    <0.001 |
|               ram_reg_0_15_0_0__3                                           |    <0.001 |
|               ram_reg_0_15_0_0__4                                           |    <0.001 |
|               ram_reg_0_15_0_0__5                                           |    <0.001 |
|               ram_reg_0_15_0_0__6                                           |    <0.001 |
|               ram_reg_0_15_0_0__7                                           |    <0.001 |
|               ram_reg_0_15_0_0__8                                           |    <0.001 |
|               ram_reg_0_15_0_0__9                                           |    <0.001 |
|               ram_reg_0_31_0_0                                              |    <0.001 |
|               ram_reg_0_31_0_0__0                                           |    <0.001 |
|               ram_reg_0_31_0_0__1                                           |    <0.001 |
|               ram_reg_0_31_0_0__2                                           |    <0.001 |
|               ram_reg_0_31_0_0__3                                           |    <0.001 |
|               ram_reg_0_31_0_0__4                                           |    <0.001 |
|               ram_reg_0_31_0_0__5                                           |    <0.001 |
|               ram_reg_0_31_0_0__6                                           |    <0.001 |
|           weight_temp_3_V_U                                                 |    <0.001 |
|             conv1_p_weight_tecud_ram_U                                      |    <0.001 |
|               ram_reg_0_15_0_0                                              |    <0.001 |
|               ram_reg_0_15_0_0__0                                           |    <0.001 |
|               ram_reg_0_15_0_0__1                                           |    <0.001 |
|               ram_reg_0_15_0_0__10                                          |    <0.001 |
|               ram_reg_0_15_0_0__11                                          |    <0.001 |
|               ram_reg_0_15_0_0__12                                          |    <0.001 |
|               ram_reg_0_15_0_0__13                                          |    <0.001 |
|               ram_reg_0_15_0_0__14                                          |    <0.001 |
|               ram_reg_0_15_0_0__2                                           |    <0.001 |
|               ram_reg_0_15_0_0__3                                           |    <0.001 |
|               ram_reg_0_15_0_0__4                                           |    <0.001 |
|               ram_reg_0_15_0_0__5                                           |    <0.001 |
|               ram_reg_0_15_0_0__6                                           |    <0.001 |
|               ram_reg_0_15_0_0__7                                           |    <0.001 |
|               ram_reg_0_15_0_0__8                                           |    <0.001 |
|               ram_reg_0_15_0_0__9                                           |    <0.001 |
|               ram_reg_0_31_0_0                                              |    <0.001 |
|               ram_reg_0_31_0_0__0                                           |    <0.001 |
|               ram_reg_0_31_0_0__1                                           |    <0.001 |
|               ram_reg_0_31_0_0__2                                           |    <0.001 |
|               ram_reg_0_31_0_0__3                                           |    <0.001 |
|               ram_reg_0_31_0_0__4                                           |    <0.001 |
|               ram_reg_0_31_0_0__5                                           |    <0.001 |
|               ram_reg_0_31_0_0__6                                           |    <0.001 |
|           weight_temp_4_V_U                                                 |    <0.001 |
|             conv1_p_weight_tecud_ram_U                                      |    <0.001 |
|               ram_reg_0_15_0_0                                              |    <0.001 |
|               ram_reg_0_15_0_0__0                                           |    <0.001 |
|               ram_reg_0_15_0_0__1                                           |    <0.001 |
|               ram_reg_0_15_0_0__10                                          |    <0.001 |
|               ram_reg_0_15_0_0__11                                          |    <0.001 |
|               ram_reg_0_15_0_0__12                                          |    <0.001 |
|               ram_reg_0_15_0_0__13                                          |    <0.001 |
|               ram_reg_0_15_0_0__14                                          |    <0.001 |
|               ram_reg_0_15_0_0__2                                           |    <0.001 |
|               ram_reg_0_15_0_0__3                                           |    <0.001 |
|               ram_reg_0_15_0_0__4                                           |    <0.001 |
|               ram_reg_0_15_0_0__5                                           |    <0.001 |
|               ram_reg_0_15_0_0__6                                           |    <0.001 |
|               ram_reg_0_15_0_0__7                                           |    <0.001 |
|               ram_reg_0_15_0_0__8                                           |    <0.001 |
|               ram_reg_0_15_0_0__9                                           |    <0.001 |
|               ram_reg_0_31_0_0                                              |    <0.001 |
|               ram_reg_0_31_0_0__0                                           |    <0.001 |
|               ram_reg_0_31_0_0__1                                           |    <0.001 |
|               ram_reg_0_31_0_0__2                                           |    <0.001 |
|               ram_reg_0_31_0_0__3                                           |    <0.001 |
|               ram_reg_0_31_0_0__4                                           |    <0.001 |
|               ram_reg_0_31_0_0__5                                           |    <0.001 |
|               ram_reg_0_31_0_0__6                                           |    <0.001 |
|           weight_temp_5_V_U                                                 |    <0.001 |
|             conv1_p_weight_tecud_ram_U                                      |    <0.001 |
|               ram_reg_0_15_0_0                                              |    <0.001 |
|               ram_reg_0_15_0_0__0                                           |    <0.001 |
|               ram_reg_0_15_0_0__1                                           |    <0.001 |
|               ram_reg_0_15_0_0__10                                          |    <0.001 |
|               ram_reg_0_15_0_0__11                                          |    <0.001 |
|               ram_reg_0_15_0_0__12                                          |    <0.001 |
|               ram_reg_0_15_0_0__13                                          |    <0.001 |
|               ram_reg_0_15_0_0__14                                          |    <0.001 |
|               ram_reg_0_15_0_0__2                                           |    <0.001 |
|               ram_reg_0_15_0_0__3                                           |    <0.001 |
|               ram_reg_0_15_0_0__4                                           |    <0.001 |
|               ram_reg_0_15_0_0__5                                           |    <0.001 |
|               ram_reg_0_15_0_0__6                                           |    <0.001 |
|               ram_reg_0_15_0_0__7                                           |    <0.001 |
|               ram_reg_0_15_0_0__8                                           |    <0.001 |
|               ram_reg_0_15_0_0__9                                           |    <0.001 |
|               ram_reg_0_31_0_0                                              |    <0.001 |
|               ram_reg_0_31_0_0__0                                           |    <0.001 |
|               ram_reg_0_31_0_0__1                                           |    <0.001 |
|               ram_reg_0_31_0_0__2                                           |    <0.001 |
|               ram_reg_0_31_0_0__3                                           |    <0.001 |
|               ram_reg_0_31_0_0__4                                           |    <0.001 |
|               ram_reg_0_31_0_0__5                                           |    <0.001 |
|               ram_reg_0_31_0_0__6                                           |    <0.001 |
|           weight_temp_6_V_U                                                 |    <0.001 |
|             conv1_p_weight_tecud_ram_U                                      |    <0.001 |
|               ram_reg_0_15_0_0                                              |    <0.001 |
|               ram_reg_0_15_0_0__0                                           |    <0.001 |
|               ram_reg_0_15_0_0__1                                           |    <0.001 |
|               ram_reg_0_15_0_0__10                                          |    <0.001 |
|               ram_reg_0_15_0_0__11                                          |    <0.001 |
|               ram_reg_0_15_0_0__12                                          |    <0.001 |
|               ram_reg_0_15_0_0__13                                          |    <0.001 |
|               ram_reg_0_15_0_0__14                                          |    <0.001 |
|               ram_reg_0_15_0_0__2                                           |    <0.001 |
|               ram_reg_0_15_0_0__3                                           |    <0.001 |
|               ram_reg_0_15_0_0__4                                           |    <0.001 |
|               ram_reg_0_15_0_0__5                                           |    <0.001 |
|               ram_reg_0_15_0_0__6                                           |    <0.001 |
|               ram_reg_0_15_0_0__7                                           |    <0.001 |
|               ram_reg_0_15_0_0__8                                           |    <0.001 |
|               ram_reg_0_15_0_0__9                                           |    <0.001 |
|               ram_reg_0_31_0_0                                              |    <0.001 |
|               ram_reg_0_31_0_0__0                                           |    <0.001 |
|               ram_reg_0_31_0_0__1                                           |    <0.001 |
|               ram_reg_0_31_0_0__2                                           |    <0.001 |
|               ram_reg_0_31_0_0__3                                           |    <0.001 |
|               ram_reg_0_31_0_0__4                                           |    <0.001 |
|               ram_reg_0_31_0_0__5                                           |    <0.001 |
|               ram_reg_0_31_0_0__6                                           |    <0.001 |
|           weight_temp_7_V_U                                                 |    <0.001 |
|             conv1_p_weight_tecud_ram_U                                      |    <0.001 |
|               ram_reg_0_15_0_0                                              |    <0.001 |
|               ram_reg_0_15_0_0__0                                           |    <0.001 |
|               ram_reg_0_15_0_0__1                                           |    <0.001 |
|               ram_reg_0_15_0_0__10                                          |    <0.001 |
|               ram_reg_0_15_0_0__11                                          |    <0.001 |
|               ram_reg_0_15_0_0__12                                          |    <0.001 |
|               ram_reg_0_15_0_0__13                                          |    <0.001 |
|               ram_reg_0_15_0_0__14                                          |    <0.001 |
|               ram_reg_0_15_0_0__2                                           |    <0.001 |
|               ram_reg_0_15_0_0__3                                           |    <0.001 |
|               ram_reg_0_15_0_0__4                                           |    <0.001 |
|               ram_reg_0_15_0_0__5                                           |    <0.001 |
|               ram_reg_0_15_0_0__6                                           |    <0.001 |
|               ram_reg_0_15_0_0__7                                           |    <0.001 |
|               ram_reg_0_15_0_0__8                                           |    <0.001 |
|               ram_reg_0_15_0_0__9                                           |    <0.001 |
|               ram_reg_0_31_0_0                                              |    <0.001 |
|               ram_reg_0_31_0_0__0                                           |    <0.001 |
|               ram_reg_0_31_0_0__1                                           |    <0.001 |
|               ram_reg_0_31_0_0__2                                           |    <0.001 |
|               ram_reg_0_31_0_0__3                                           |    <0.001 |
|               ram_reg_0_31_0_0__4                                           |    <0.001 |
|               ram_reg_0_31_0_0__5                                           |    <0.001 |
|               ram_reg_0_31_0_0__6                                           |    <0.001 |
|           weight_temp_8_V_U                                                 |    <0.001 |
|             conv1_p_weight_tecud_ram_U                                      |    <0.001 |
|               ram_reg_0_15_0_0                                              |    <0.001 |
|               ram_reg_0_15_0_0__0                                           |    <0.001 |
|               ram_reg_0_15_0_0__1                                           |    <0.001 |
|               ram_reg_0_15_0_0__10                                          |    <0.001 |
|               ram_reg_0_15_0_0__11                                          |    <0.001 |
|               ram_reg_0_15_0_0__12                                          |    <0.001 |
|               ram_reg_0_15_0_0__13                                          |    <0.001 |
|               ram_reg_0_15_0_0__14                                          |    <0.001 |
|               ram_reg_0_15_0_0__2                                           |    <0.001 |
|               ram_reg_0_15_0_0__3                                           |    <0.001 |
|               ram_reg_0_15_0_0__4                                           |    <0.001 |
|               ram_reg_0_15_0_0__5                                           |    <0.001 |
|               ram_reg_0_15_0_0__6                                           |    <0.001 |
|               ram_reg_0_15_0_0__7                                           |    <0.001 |
|               ram_reg_0_15_0_0__8                                           |    <0.001 |
|               ram_reg_0_15_0_0__9                                           |    <0.001 |
|               ram_reg_0_31_0_0                                              |    <0.001 |
|               ram_reg_0_31_0_0__0                                           |    <0.001 |
|               ram_reg_0_31_0_0__1                                           |    <0.001 |
|               ram_reg_0_31_0_0__2                                           |    <0.001 |
|               ram_reg_0_31_0_0__3                                           |    <0.001 |
|               ram_reg_0_31_0_0__4                                           |    <0.001 |
|               ram_reg_0_31_0_0__5                                           |    <0.001 |
|               ram_reg_0_31_0_0__6                                           |    <0.001 |
|           weight_temp_9_V_U                                                 |    <0.001 |
|             conv1_p_weight_tecud_ram_U                                      |    <0.001 |
|               ram_reg_0_15_0_0                                              |    <0.001 |
|               ram_reg_0_15_0_0__0                                           |    <0.001 |
|               ram_reg_0_15_0_0__1                                           |    <0.001 |
|               ram_reg_0_15_0_0__10                                          |    <0.001 |
|               ram_reg_0_15_0_0__11                                          |    <0.001 |
|               ram_reg_0_15_0_0__12                                          |    <0.001 |
|               ram_reg_0_15_0_0__13                                          |    <0.001 |
|               ram_reg_0_15_0_0__14                                          |    <0.001 |
|               ram_reg_0_15_0_0__2                                           |    <0.001 |
|               ram_reg_0_15_0_0__3                                           |    <0.001 |
|               ram_reg_0_15_0_0__4                                           |    <0.001 |
|               ram_reg_0_15_0_0__5                                           |    <0.001 |
|               ram_reg_0_15_0_0__6                                           |    <0.001 |
|               ram_reg_0_15_0_0__7                                           |    <0.001 |
|               ram_reg_0_15_0_0__8                                           |    <0.001 |
|               ram_reg_0_15_0_0__9                                           |    <0.001 |
|               ram_reg_0_31_0_0                                              |    <0.001 |
|               ram_reg_0_31_0_0__0                                           |    <0.001 |
|               ram_reg_0_31_0_0__1                                           |    <0.001 |
|               ram_reg_0_31_0_0__2                                           |    <0.001 |
|               ram_reg_0_31_0_0__3                                           |    <0.001 |
|               ram_reg_0_31_0_0__4                                           |    <0.001 |
|               ram_reg_0_31_0_0__5                                           |    <0.001 |
|               ram_reg_0_31_0_0__6                                           |    <0.001 |
|         grp_conv_last_fu_13329                                              |     0.019 |
|           ShuffleNetV2_mux_zec_U679                                         |    <0.001 |
|           grp_MUL_DP_fu_751                                                 |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|         grp_fc_fu_14163                                                     |     0.001 |
|         grp_shuffle_24_l_p_fu_14033                                         |     0.001 |
|           ShuffleNetV2_mux_qcK_x_U168                                       |    <0.001 |
|         grp_shuffle_24_p_fu_13809                                           |     0.001 |
|         grp_shuffle_24_r_p_fu_14087                                         |     0.001 |
|           ShuffleNetV2_mux_qcK_x_U210                                       |    <0.001 |
|         grp_shuffle_48_l_p_fu_13865                                         |     0.003 |
|           ShuffleNetV2_mux_udo_U426                                         |     0.001 |
|           ShuffleNetV2_uremtde_U425                                         |    <0.001 |
|             ShuffleNetV2_uremtde_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremtde_div_u_0                                  |    <0.001 |
|         grp_shuffle_48_p_fu_13697                                           |     0.003 |
|           ShuffleNetV2_uremtde_x_U511                                       |    <0.001 |
|             ShuffleNetV2_uremtde_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremtde_div_u_0                                  |    <0.001 |
|         grp_shuffle_48_r_p_fu_13919                                         |     0.002 |
|           ShuffleNetV2_mux_udo_x_U457                                       |     0.001 |
|           ShuffleNetV2_uremtde_x_U456                                       |    <0.001 |
|             ShuffleNetV2_uremtde_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremtde_div_u_0                                  |    <0.001 |
|         grp_shuffle_96_l_p_fu_13973                                         |    <0.001 |
|           ShuffleNetV2_mux_yd2_U614                                         |    <0.001 |
|           ShuffleNetV2_uremxdS_U613                                         |    <0.001 |
|             ShuffleNetV2_uremxdS_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremxdS_div_u_0                                  |    <0.001 |
|         grp_shuffle_96_p_fu_13753                                           |     0.001 |
|           ShuffleNetV2_uremxdS_x_U663                                       |    <0.001 |
|             ShuffleNetV2_uremxdS_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremxdS_div_u_0                                  |    <0.001 |
|         grp_shuffle_96_r_p_fu_14003                                         |     0.001 |
|           ShuffleNetV2_mux_yd2_x_U633                                       |    <0.001 |
|           ShuffleNetV2_uremxdS_x_U632                                       |    <0.001 |
|             ShuffleNetV2_uremxdS_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremxdS_div_u_0                                  |    <0.001 |
|         grp_subconv_1x1_16_p_fu_13225                                       |     0.056 |
|           grp_MUL_DP_fu_1452                                                |     0.007 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1462                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1472                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1482                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1492                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1502                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1512                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1522                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1532                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1542                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1552                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1562                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|         grp_subconv_1x1_16p_p_fu_12744                                      |     0.113 |
|           ShuffleNetV2_mux_sc4_U293                                         |    <0.001 |
|           ShuffleNetV2_uremrcU_U291                                         |    <0.001 |
|             ShuffleNetV2_uremrcU_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremrcU_div_u_0                                  |    <0.001 |
|           ShuffleNetV2_uremrcU_U292                                         |    <0.001 |
|             ShuffleNetV2_uremrcU_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremrcU_div_u_0                                  |    <0.001 |
|           grp_MUL_DP_fu_1885                                                |     0.009 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_1894                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_1903                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1912                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1921                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_1930                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_1939                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1948                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_1957                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1966                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1975                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1984                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1993                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_2002                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2011                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_2020                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2029                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_2038                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_2047                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2056                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2065                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2074                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2083                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_2092                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|         grp_subconv_1x1_32_p_fu_13099                                       |     0.051 |
|           grp_MUL_DP_fu_1637                                                |     0.004 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1646                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1655                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1664                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1673                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1682                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1691                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1700                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1709                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1718                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1727                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1736                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|         grp_subconv_1x1_4_p_fu_12952                                        |     0.073 |
|           ShuffleNetV2_mux_pcA_x_U586                                       |    <0.001 |
|           ShuffleNetV2_uremvdy_x_U584                                       |    <0.001 |
|             ShuffleNetV2_uremvdy_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremvdy_div_u_0                                  |    <0.001 |
|           ShuffleNetV2_uremwdI_x_U585                                       |    <0.001 |
|             ShuffleNetV2_uremwdI_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremwdI_div_u_0                                  |    <0.001 |
|           grp_MUL_DP_fu_1698                                                |     0.006 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_1705                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1712                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1719                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1726                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1733                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1740                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1747                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1754                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1761                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1768                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1775                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|         grp_subconv_1x1_8_p_fu_12848                                        |     0.109 |
|           ShuffleNetV2_mux_sc4_x_U374                                       |    <0.001 |
|           ShuffleNetV2_uremrcU_x_U372                                       |    <0.001 |
|             ShuffleNetV2_uremrcU_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremrcU_div_u_0                                  |    <0.001 |
|           ShuffleNetV2_uremrcU_x_U373                                       |    <0.001 |
|             ShuffleNetV2_uremrcU_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremrcU_div_u_0                                  |    <0.001 |
|           grp_MUL_DP_fu_1878                                                |     0.011 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1887                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1896                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_1905                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1914                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_1923                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1932                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|           grp_MUL_DP_fu_1941                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1950                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1959                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1968                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1977                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1986                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1995                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2004                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2013                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2022                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2031                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2040                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2049                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2058                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2067                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2076                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_2085                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.002 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.002 |
|         grp_subconv_1x1_8p_p_fu_13043                                       |     0.052 |
|           ShuffleNetV2_uremvdy_U539                                         |    <0.001 |
|             ShuffleNetV2_uremvdy_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremvdy_div_u_0                                  |    <0.001 |
|           ShuffleNetV2_uremwdI_U540                                         |    <0.001 |
|             ShuffleNetV2_uremwdI_div_U                                      |    <0.001 |
|               ShuffleNetV2_uremwdI_div_u_0                                  |    <0.001 |
|           grp_MUL_DP_fu_1198                                                |     0.005 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1207                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1216                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1225                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1234                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1243                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1252                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1261                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1270                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1279                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1288                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|           grp_MUL_DP_fu_1297                                                |     0.002 |
|             ShuffleNetV2_mul_bkb_U0                                         |     0.001 |
|               ShuffleNetV2_mul_bkb_MulnS_0_U                                |     0.001 |
|         grp_subconv_3x3_16_no_re_fu_13639                                   |     0.005 |
|         grp_subconv_3x3_16_strid_1_fu_13363                                 |     0.004 |
|           ShuffleNetV2_mux_sc4_x_U344                                       |    <0.001 |
|         grp_subconv_3x3_16_strid_fu_13797                                   |     0.004 |
|         grp_subconv_3x3_32_strid_1_fu_13581                                 |     0.005 |
|         grp_subconv_3x3_32_strid_fu_13547                                   |     0.006 |
|           ShuffleNetV2_mux_pcA_x_U194                                       |    <0.001 |
|         grp_subconv_3x3_4_no_rel_fu_13479                                   |     0.004 |
|           ShuffleNetV2_mux_pcA_x_U647                                       |    <0.001 |
|         grp_subconv_3x3_8_no_rel_fu_13421                                   |     0.005 |
|           ShuffleNetV2_mux_sc4_x_U483                                       |     0.001 |
|         grp_subconv_3x3_8_stride_1_fu_13513                                 |     0.004 |
|           ShuffleNetV2_mux_pcA_x_U568                                       |    <0.001 |
|         grp_subconv_3x3_8_stride_fu_13785                                   |     0.003 |
|         image_p_V_U                                                         |    <0.001 |
|           ShuffleNetV2_imagDeQ_ram_U                                        |    <0.001 |
|         shuffleunit2_2_outpu_U                                              |     0.001 |
|           ShuffleNetV2_shufdWL_ram_U                                        |     0.001 |
|         weights_24_1_3x3_V_U                                                |     0.002 |
|           ShuffleNetV2_weigbDo_ram_U                                        |     0.002 |
|         weights_24_24_1x1_V_10_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_11_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_12_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_13_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_14_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_15_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_16_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_17_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_18_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_19_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_1_U                                             |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_20_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_21_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_22_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_23_U                                            |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_2_U                                             |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_3_U                                             |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_4_U                                             |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_5_U                                             |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_6_U                                             |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_7_U                                             |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_8_U                                             |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_9_U                                             |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_24_24_1x1_V_s_U                                             |    <0.001 |
|           ShuffleNetV2_convAem_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         weights_48_1_3x3_V_U                                                |     0.002 |
|           ShuffleNetV2_weigcRA_ram_U                                        |     0.002 |
|         weights_48_48_1x1_V_10_U                                            |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_11_U                                            |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_12_U                                            |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_13_U                                            |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_14_U                                            |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_15_U                                            |     0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |     0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_16_U                                            |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_17_U                                            |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_18_U                                            |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_19_U                                            |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_1_U                                             |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_20_U                                            |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_21_U                                            |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_22_U                                            |     0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |     0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_23_U                                            |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_2_U                                             |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_3_U                                             |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_4_U                                             |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_5_U                                             |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_6_U                                             |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_7_U                                             |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_8_U                                             |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_9_U                                             |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_48_48_1x1_V_s_U                                             |    <0.001 |
|           ShuffleNetV2_weigctx_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         weights_96_1_3x3_V_U                                                |     0.001 |
|           ShuffleNetV2_weigdHJ_ram_U                                        |     0.001 |
|         weights_96_96_1x1_V_10_U                                            |     0.002 |
|           ShuffleNetV2_weigdvH_ram_U                                        |     0.002 |
|         weights_96_96_1x1_V_11_U                                            |     0.002 |
|           ShuffleNetV2_weigdvH_ram_U                                        |     0.002 |
|         weights_96_96_1x1_V_1_U                                             |     0.002 |
|           ShuffleNetV2_weigdvH_ram_U                                        |     0.002 |
|         weights_96_96_1x1_V_2_U                                             |     0.002 |
|           ShuffleNetV2_weigdvH_ram_U                                        |     0.002 |
|         weights_96_96_1x1_V_3_U                                             |     0.002 |
|           ShuffleNetV2_weigdvH_ram_U                                        |     0.002 |
|         weights_96_96_1x1_V_4_U                                             |     0.002 |
|           ShuffleNetV2_weigdvH_ram_U                                        |     0.002 |
|         weights_96_96_1x1_V_5_U                                             |     0.002 |
|           ShuffleNetV2_weigdvH_ram_U                                        |     0.002 |
|         weights_96_96_1x1_V_6_U                                             |     0.002 |
|           ShuffleNetV2_weigdvH_ram_U                                        |     0.002 |
|         weights_96_96_1x1_V_7_U                                             |     0.002 |
|           ShuffleNetV2_weigdvH_ram_U                                        |     0.002 |
|         weights_96_96_1x1_V_8_U                                             |     0.002 |
|           ShuffleNetV2_weigdvH_ram_U                                        |     0.002 |
|         weights_96_96_1x1_V_9_U                                             |     0.002 |
|           ShuffleNetV2_weigdvH_ram_U                                        |     0.002 |
|         weights_96_96_1x1_V_s_U                                             |     0.002 |
|           ShuffleNetV2_weigdvH_ram_U                                        |     0.002 |
|     axi_smc                                                                 |     0.015 |
|       inst                                                                  |     0.015 |
|         clk_map                                                             |    <0.001 |
|           psr_aclk                                                          |    <0.001 |
|             U0                                                              |    <0.001 |
|               EXT_LPF                                                       |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                   |    <0.001 |
|               SEQ                                                           |    <0.001 |
|                 SEQ_COUNTER                                                 |    <0.001 |
|         m00_exit_pipeline                                                   |     0.006 |
|           m00_exit                                                          |     0.006 |
|             inst                                                            |     0.006 |
|               ar_reg                                                        |    <0.001 |
|               aw_reg                                                        |    <0.001 |
|               b_reg                                                         |    <0.001 |
|               exit_inst                                                     |    <0.001 |
|                 b_cmd_split                                                 |    <0.001 |
|                 r_cmd_fifo                                                  |    <0.001 |
|                   gen_srls[10].srl_nx1                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                      |    <0.001 |
|                   gen_srls[3].srl_nx1                                       |    <0.001 |
|                 r_cmd_split                                                 |    <0.001 |
|                 w_cmd_fifo                                                  |    <0.001 |
|               r_reg                                                         |    <0.001 |
|               splitter_inst                                                 |     0.002 |
|                 gen_axi3.axi3_conv_inst                                     |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                       |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                 |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                     |    <0.001 |
|                   USE_WRITE.write_addr_inst                                 |    <0.001 |
|                     USE_BURSTS.cmd_queue                                    |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                       gen_srls[4].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.write_data_inst                                 |    <0.001 |
|               w_reg                                                         |     0.002 |
|         s00_entry_pipeline                                                  |     0.005 |
|           s00_mmu                                                           |     0.004 |
|             inst                                                            |     0.004 |
|               ar_reg_stall                                                  |    <0.001 |
|               ar_sreg                                                       |    <0.001 |
|               aw_reg_stall                                                  |    <0.001 |
|               aw_sreg                                                       |    <0.001 |
|               b_sreg                                                        |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                |    <0.001 |
|               r_sreg                                                        |    <0.001 |
|               w_sreg                                                        |    <0.001 |
|           s00_si_converter                                                  |    <0.001 |
|             inst                                                            |    <0.001 |
|               splitter_inst                                                 |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo   |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[2].srl_nx1                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                       |    <0.001 |
|         s00_nodes                                                           |     0.004 |
|           s00_ar_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_aw_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_b_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_r_node                                                        |     0.001 |
|             inst                                                            |     0.001 |
|               inst_mi_handler                                               |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_w_node                                                        |     0.001 |
|             inst                                                            |     0.001 |
|               inst_mi_handler                                               |     0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator          |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                    |    <0.001 |
|                   inst_upsizer_target_pipeline                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|     axi_smc_1                                                               |     0.012 |
|       inst                                                                  |     0.012 |
|         clk_map                                                             |    <0.001 |
|           psr_aclk                                                          |    <0.001 |
|             U0                                                              |    <0.001 |
|               EXT_LPF                                                       |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                   |    <0.001 |
|               SEQ                                                           |    <0.001 |
|                 SEQ_COUNTER                                                 |    <0.001 |
|         m00_exit_pipeline                                                   |     0.004 |
|           m00_exit                                                          |     0.004 |
|             inst                                                            |     0.004 |
|               ar_reg                                                        |    <0.001 |
|               aw_reg                                                        |    <0.001 |
|               b_reg                                                         |    <0.001 |
|               exit_inst                                                     |    <0.001 |
|                 b_cmd_split                                                 |    <0.001 |
|                 r_cmd_fifo                                                  |    <0.001 |
|                   gen_srls[10].srl_nx1                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                      |    <0.001 |
|                   gen_srls[3].srl_nx1                                       |    <0.001 |
|                 r_cmd_split                                                 |    <0.001 |
|                 w_cmd_fifo                                                  |    <0.001 |
|               r_reg                                                         |    <0.001 |
|               splitter_inst                                                 |     0.001 |
|                 gen_axi3.axi3_conv_inst                                     |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                       |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                 |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                     |    <0.001 |
|                   USE_WRITE.write_addr_inst                                 |    <0.001 |
|                     USE_BURSTS.cmd_queue                                    |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                       gen_srls[4].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.write_data_inst                                 |    <0.001 |
|               w_reg                                                         |    <0.001 |
|         s00_entry_pipeline                                                  |     0.003 |
|           s00_mmu                                                           |     0.003 |
|             inst                                                            |     0.003 |
|               ar_reg_stall                                                  |    <0.001 |
|               ar_sreg                                                       |    <0.001 |
|               aw_reg_stall                                                  |    <0.001 |
|               aw_sreg                                                       |    <0.001 |
|               b_sreg                                                        |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                |    <0.001 |
|               r_sreg                                                        |     0.001 |
|               w_sreg                                                        |    <0.001 |
|           s00_si_converter                                                  |    <0.001 |
|             inst                                                            |    <0.001 |
|               splitter_inst                                                 |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo   |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[9].srl_nx1                                       |    <0.001 |
|         s00_nodes                                                           |     0.004 |
|           s00_ar_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_aw_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_b_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_r_node                                                        |     0.002 |
|             inst                                                            |     0.002 |
|               inst_mi_handler                                               |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_w_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator          |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                    |    <0.001 |
|                   inst_upsizer_target_pipeline                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|     axi_smc_2                                                               |     0.011 |
|       inst                                                                  |     0.011 |
|         clk_map                                                             |    <0.001 |
|           psr_aclk                                                          |    <0.001 |
|             U0                                                              |    <0.001 |
|               EXT_LPF                                                       |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                   |    <0.001 |
|               SEQ                                                           |    <0.001 |
|                 SEQ_COUNTER                                                 |    <0.001 |
|         m00_exit_pipeline                                                   |     0.004 |
|           m00_exit                                                          |     0.004 |
|             inst                                                            |     0.004 |
|               ar_reg                                                        |    <0.001 |
|               aw_reg                                                        |    <0.001 |
|               b_reg                                                         |    <0.001 |
|               exit_inst                                                     |    <0.001 |
|                 b_cmd_split                                                 |    <0.001 |
|                 r_cmd_fifo                                                  |    <0.001 |
|                   gen_srls[10].srl_nx1                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                      |    <0.001 |
|                   gen_srls[3].srl_nx1                                       |    <0.001 |
|                 r_cmd_split                                                 |    <0.001 |
|                 w_cmd_fifo                                                  |    <0.001 |
|               r_reg                                                         |    <0.001 |
|               splitter_inst                                                 |     0.001 |
|                 gen_axi3.axi3_conv_inst                                     |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                       |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                 |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                     |    <0.001 |
|                   USE_WRITE.write_addr_inst                                 |    <0.001 |
|                     USE_BURSTS.cmd_queue                                    |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                       gen_srls[4].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.write_data_inst                                 |    <0.001 |
|               w_reg                                                         |    <0.001 |
|         s00_entry_pipeline                                                  |     0.003 |
|           s00_mmu                                                           |     0.003 |
|             inst                                                            |     0.003 |
|               ar_reg_stall                                                  |    <0.001 |
|               ar_sreg                                                       |    <0.001 |
|               aw_reg_stall                                                  |    <0.001 |
|               aw_sreg                                                       |    <0.001 |
|               b_sreg                                                        |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                |    <0.001 |
|               r_sreg                                                        |     0.001 |
|               w_sreg                                                        |    <0.001 |
|           s00_si_converter                                                  |    <0.001 |
|             inst                                                            |    <0.001 |
|               splitter_inst                                                 |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo   |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[9].srl_nx1                                       |    <0.001 |
|         s00_nodes                                                           |     0.004 |
|           s00_ar_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_aw_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_b_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_r_node                                                        |     0.002 |
|             inst                                                            |     0.002 |
|               inst_mi_handler                                               |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_w_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator          |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                    |    <0.001 |
|                   inst_upsizer_target_pipeline                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|     axi_smc_3                                                               |     0.011 |
|       inst                                                                  |     0.011 |
|         clk_map                                                             |    <0.001 |
|           psr_aclk                                                          |    <0.001 |
|             U0                                                              |    <0.001 |
|               EXT_LPF                                                       |    <0.001 |
|               SEQ                                                           |    <0.001 |
|                 SEQ_COUNTER                                                 |    <0.001 |
|         m00_exit_pipeline                                                   |     0.004 |
|           m00_exit                                                          |     0.004 |
|             inst                                                            |     0.004 |
|               ar_reg                                                        |    <0.001 |
|               aw_reg                                                        |    <0.001 |
|               b_reg                                                         |    <0.001 |
|               exit_inst                                                     |    <0.001 |
|                 b_cmd_split                                                 |    <0.001 |
|                 r_cmd_fifo                                                  |    <0.001 |
|                   gen_srls[10].srl_nx1                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                      |    <0.001 |
|                   gen_srls[3].srl_nx1                                       |    <0.001 |
|                 r_cmd_split                                                 |    <0.001 |
|                 w_cmd_fifo                                                  |    <0.001 |
|               r_reg                                                         |    <0.001 |
|               splitter_inst                                                 |     0.001 |
|                 gen_axi3.axi3_conv_inst                                     |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                       |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                 |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                     |    <0.001 |
|                   USE_WRITE.write_addr_inst                                 |    <0.001 |
|                     USE_BURSTS.cmd_queue                                    |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                       gen_srls[4].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.write_data_inst                                 |    <0.001 |
|               w_reg                                                         |    <0.001 |
|         s00_entry_pipeline                                                  |     0.003 |
|           s00_mmu                                                           |     0.003 |
|             inst                                                            |     0.003 |
|               ar_reg_stall                                                  |    <0.001 |
|               ar_sreg                                                       |    <0.001 |
|               aw_reg_stall                                                  |    <0.001 |
|               aw_sreg                                                       |    <0.001 |
|               b_sreg                                                        |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                |    <0.001 |
|               r_sreg                                                        |     0.001 |
|               w_sreg                                                        |    <0.001 |
|           s00_si_converter                                                  |    <0.001 |
|             inst                                                            |    <0.001 |
|               splitter_inst                                                 |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo   |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[9].srl_nx1                                       |    <0.001 |
|         s00_nodes                                                           |     0.004 |
|           s00_ar_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_aw_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_b_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_r_node                                                        |     0.002 |
|             inst                                                            |     0.002 |
|               inst_mi_handler                                               |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_w_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator          |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                    |    <0.001 |
|                   inst_upsizer_target_pipeline                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|     axi_timer_0                                                             |     0.003 |
|       U0                                                                    |     0.003 |
|         AXI4_LITE_I                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         TC_CORE_I                                                           |     0.003 |
|           COUNTER_0_I                                                       |     0.001 |
|             COUNTER_I                                                       |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                      |     0.001 |
|             COUNTER_I                                                       |     0.001 |
|           READ_MUX_I                                                        |    <0.001 |
|           TIMER_CONTROL_I                                                   |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     processing_system7_0                                                    |     1.548 |
|       inst                                                                  |     1.548 |
|     ps7_0_axi_periph                                                        |     0.004 |
|       s00_couplers                                                          |     0.003 |
|         auto_pc                                                             |     0.003 |
|           inst                                                              |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.003 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.001 |
|                 ar_pipe                                                     |    <0.001 |
|                 aw_pipe                                                     |    <0.001 |
|                 b_pipe                                                      |    <0.001 |
|                 r_pipe                                                      |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       xbar                                                                  |     0.001 |
|         inst                                                                |     0.001 |
|           gen_sasd.crossbar_sasd_0                                          |     0.001 |
|             addr_arbiter_inst                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                    |    <0.001 |
|             reg_slice_r                                                     |    <0.001 |
|             splitter_ar                                                     |    <0.001 |
|             splitter_aw                                                     |    <0.001 |
|     rst_ps7_0_100M                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


