m255
K3
13
cModel Technology
Z0 dE:\altera\13.0sp1
vALU
Z1 !s100 Ym:dH2Z1T4MMaYN;X`n2J0
Z2 IXD1:TRMaW8OBaQW009OF30
Z3 VI_gDSYLPzgYPYa2EVEJgX1
Z4 dD:\Users\arman\Documents\Uni\Term8\Computer Architecture Lab\Arm-Architecture\Modelsim
Z5 w1654666602
Z6 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v
Z7 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v|
Z10 o-work work -O0
Z11 n@a@l@u
Z12 !s108 1654780630.033000
Z13 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v|
!i10b 1
!s85 0
!s101 -O0
vARM
Z14 !s100 9zkWUe7:_bc2EJK4Q9oeU1
Z15 IRU>1_[hTP?V8;<1N7dOPa1
Z16 VM90=m;Lkg5HK[]]o4ih071
R4
Z17 w1654760047
Z18 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v
Z19 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v
L0 48
R8
r1
31
Z20 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v|
R10
Z21 n@a@r@m
Z22 !s108 1654780630.363000
Z23 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v|
!i10b 1
!s85 0
!s101 -O0
vARM_cpu
Z24 IF?ZFE]URa>:Ckbg`13i;a2
Z25 V69M`1UgANJ1JOfDJ7gUO33
R4
Z26 w1654780626
Z27 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v
Z28 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v
L0 1
R8
r1
31
Z29 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v|
R10
Z30 n@a@r@m_cpu
Z31 !s100 EGMQQhU?e>[52;AZcTG9b2
Z32 !s108 1654780630.591000
Z33 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v|
!i10b 1
!s85 0
!s101 -O0
vARM_cpu_
Z34 !s100 iceQT5?<@c7I6V2OLb?IG3
Z35 IG^9`VjTkBF=IRgZi^HS282
Z36 VVP7OZAL0_787W`kfj6Ak=2
R4
Z37 w1654256565
Z38 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Modelsim/ARM.vo
Z39 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Modelsim/ARM.vo
L0 31
R8
r1
31
Z40 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Modelsim/ARM.vo|
R10
Z41 n@a@r@m_cpu_
Z42 !s108 1654256898.633000
Z43 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Modelsim/ARM.vo|
!i10b 1
!s85 0
!s101 -O0
vARM_TB
Z44 !s100 P6AmG4L0]KM7VTH326Hk02
Z45 I]XhXdSYJkKPCBRN0]iIFI2
Z46 VW1O7gz;3oHcUET<1lb:JA0
Z47 dD:\term8\Computer Architecture Lab\Arm-Architecture\Modelsim
Z48 w1652161858
Z49 8D:\term8\Computer Architecture Lab\Arm-Architecture\Codes\Test_Bench.v
Z50 FD:\term8\Computer Architecture Lab\Arm-Architecture\Codes\Test_Bench.v
L0 1
R8
r1
31
Z51 !s90 -reportprogress|300|-work|work|D:\term8\Computer Architecture Lab\Arm-Architecture\Codes\Test_Bench.v|
R10
Z52 n@a@r@m_@t@b
Z53 !s108 1652161884.733000
Z54 !s107 D:\term8\Computer Architecture Lab\Arm-Architecture\Codes\Test_Bench.v|
!i10b 1
!s85 0
!s101 -O0
vARM_Testbench
Z55 !s100 NbVXDhAf7Hz8FiVAnI]_11
Z56 IL>IXH@I;nSHaSz0fU[c9Q0
Z57 Vh6AgfG??JXWa<IUFolSfO1
R4
Z58 w1654772734
Z59 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_Testbench.v
Z60 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_Testbench.v
L0 2
R8
r1
31
Z61 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_Testbench.v|
R10
Z62 n@a@r@m_@testbench
Z63 !s108 1654780630.996000
Z64 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_Testbench.v|
!i10b 1
!s85 0
!s101 -O0
vc17
Z65 !s100 CWK64VZ@JQVVZZ;=C83X62
Z66 IojhD1jMD6ThCiMaYEge1C1
Z67 VGnKoaIM=g0>ZMdTOSMe:k1
R47
Z68 w1651310018
Z69 8D:/term8/TA/OO-TA/C17.v
Z70 FD:/term8/TA/OO-TA/C17.v
L0 8
R8
r1
31
Z71 !s90 -reportprogress|300|-work|work|D:/term8/TA/OO-TA/C17.v|
R10
Z72 !s108 1652160080.890000
Z73 !s107 D:/term8/TA/OO-TA/C17.v|
!i10b 1
!s85 0
!s101 -O0
vCache
Z74 Iec?cO?SPgDE:2F[jb2@Nh3
Z75 VGkd:eF;dWTBi;J5==BO4M0
R4
Z76 w1654780609
Z77 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v
Z78 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v
L0 1
R8
r1
31
Z79 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v|
R10
Z80 n@cache
Z81 !s100 mz7e=Lh4i]_^LEnTWmTi;1
Z82 !s108 1654780631.232000
Z83 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v|
!i10b 1
!s85 0
!s101 -O0
vCache_Controller
Z84 !s100 `A3[=k;N;=i4@<7BX3F4i1
Z85 I9HzG_Nl2PY@izbFj@RZgX3
Z86 V^Y;i7>]S_f3>al;8GC>[T1
R4
Z87 w1654768497
Z88 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v
Z89 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v
L0 1
R8
r1
31
Z90 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v|
R10
Z91 n@cache_@controller
Z92 !s108 1654780631.490000
Z93 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v|
!i10b 1
!s85 0
!s101 -O0
vConditionCheck
Z94 !s100 @NbI`X:E19EXil]9]D_J^1
Z95 Id0UkKJ0=HPEj10d]E<CZV3
Z96 VG0EXHzk^cbH_AMRlQPDR42
R4
R5
Z97 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v
Z98 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v
L0 1
R8
r1
31
Z99 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v|
R10
Z100 n@condition@check
Z101 !s108 1654780631.785000
Z102 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v|
!i10b 1
!s85 0
!s101 -O0
vControlUnit
Z103 !s100 =DIOZ1`[KL5O@_3iUa5lk0
Z104 IzmEXh@kV@gQcikg59:;6U2
Z105 VO58Lzi;;[h>f;Y_UXMnKD2
R4
R5
Z106 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v
Z107 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v
L0 1
R8
r1
31
Z108 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v|
R10
Z109 n@control@unit
Z110 !s108 1654780632.199000
Z111 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v|
!i10b 1
!s85 0
!s101 -O0
vEXE_Stage
Z112 !s100 3hUHKBSmBfc;OUC]c>ozC2
Z113 ID=68N8b9>c5@`X@AA7VQF2
Z114 VJ4<5B]36A^@;U9WGzVNS=2
R4
R5
Z115 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v
Z116 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v
L0 1
R8
r1
31
Z117 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v|
R10
Z118 n@e@x@e_@stage
Z119 !s108 1654780632.585000
Z120 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v|
!i10b 1
!s85 0
!s101 -O0
vEXE_Stage_Reg
Z121 !s100 >dEN7oVe>I_OJcOi3o6h=2
Z122 IYMZ[Y5]H@1mTb<4;hK5PN1
Z123 VRJ1Y?:l@1f7b?ChiX9S@11
R4
R5
Z124 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v
Z125 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v
L0 1
R8
r1
31
Z126 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v|
R10
Z127 n@e@x@e_@stage_@reg
Z128 !s108 1654780632.937000
Z129 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vForwarding_Unit
Z130 !s100 nX[3fW9OUIRKh9afKl>VH0
Z131 I4RAHWiST6R[3BdADojVz13
Z132 VMmbLjMUzOGN38XFE8ZgDJ0
R4
R5
Z133 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v
Z134 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v
L0 1
R8
r1
31
Z135 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v|
R10
Z136 n@forwarding_@unit
Z137 !s108 1654780633.214000
Z138 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v|
!i10b 1
!s85 0
!s101 -O0
vHazard_Detection_Unit
Z139 !s100 G:djaG9XjPgkH=XN]1ocC2
Z140 IP`5LJQ6R_eK>;nVI?<Uh<1
Z141 Vzle91gV[o3d@ZJ>T`@>Ka1
R4
R5
Z142 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v
Z143 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v
L0 1
R8
r1
31
Z144 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v|
R10
Z145 n@hazard_@detection_@unit
Z146 !s108 1654780633.461000
Z147 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v|
!i10b 1
!s85 0
!s101 -O0
vHazard_Detection_Unit2
Z148 !s100 m3_U3o2c0O]Z2JAo?Gg^E2
Z149 IY9B`1;UT;@L2maFzbd3m51
Z150 V3OH8>L0=d>08RDSRE8[W01
R4
R5
Z151 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v
Z152 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v
L0 1
R8
r1
31
Z153 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v|
R10
Z154 n@hazard_@detection_@unit2
Z155 !s108 1654780633.718000
Z156 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v|
!i10b 1
!s85 0
!s101 -O0
vID_Stage
Z157 !s100 50@LIFfC_f@Tf?m[><MY31
Z158 IV^>_j0mRWaHP^FmeEJ1CI2
Z159 VNUzho6Icia7eB=3]AKTIg0
R4
R17
Z160 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v
Z161 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v
L0 1
R8
r1
31
Z162 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v|
R10
Z163 n@i@d_@stage
Z164 !s108 1654780634.047000
Z165 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v|
!i10b 1
!s85 0
!s101 -O0
vID_Stage_Reg
Z166 !s100 Y<cBl@I3Adn;l<?7OWSe_1
Z167 IX[6IY=HW94dU4FY0bNg=R1
Z168 V4Z`0`?:D5j_NG?TbD8_a61
R4
R5
Z169 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v
Z170 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v
L0 1
R8
r1
31
Z171 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v|
R10
Z172 n@i@d_@stage_@reg
Z173 !s108 1654780634.291000
Z174 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vIF_Stage
Z175 !s100 @4:KezYgaCAfhb;o;kXTd0
Z176 Ie[lVL?<JTkkVc[H8jEX4]3
Z177 VCNhX:IY17]AEC8H2hL7TQ0
R4
R5
Z178 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v
Z179 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v
L0 1
R8
r1
31
Z180 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v|
R10
Z181 n@i@f_@stage
Z182 !s108 1654780634.550000
Z183 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v|
!i10b 1
!s85 0
!s101 -O0
vIF_Stage_Reg
Z184 !s100 67<hQGC[D4NaodCKI`1Y`1
Z185 ILCoUYPE09IhKKLU:c_jGl3
Z186 V?<R3VBk[>A:7D_bH?JOH]1
R4
R5
Z187 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v
Z188 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v
L0 1
R8
r1
31
Z189 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v|
R10
Z190 n@i@f_@stage_@reg
Z191 !s108 1654780634.864000
Z192 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vInstMemory
Z193 !s100 K<lWc`=>ZH7`U;FmTi4CH2
Z194 Ia@hBgKbPl5YJ<Qm@=lMKM2
Z195 VAD?<[gIeDM9G=Xj:aVTX30
R4
R58
Z196 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v
Z197 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v
L0 1
R8
r1
31
Z198 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v|
R10
Z199 n@inst@memory
Z200 !s108 1654780635.240000
Z201 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v|
!i10b 1
!s85 0
!s101 -O0
vMEM_Stage_Reg
Z202 !s100 7l`?aW:1=Mce4l@oP]ei10
Z203 IhiCDS_mgm2oi[2YD64oeZ0
Z204 VLO1R@lj^@JBVGNc2?60HY3
R4
R5
Z205 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v
Z206 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v
L0 1
R8
r1
31
Z207 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v|
R10
Z208 n@m@e@m_@stage_@reg
Z209 !s108 1654780635.625000
Z210 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vMemory
Z211 !s100 l0]h=Gg`jThUGcz?CA9mC2
Z212 IkA2j^lVbBmI]=[TjV6HgT1
Z213 V^]cY`Q9>jgBYN_oHQ4]jE3
R47
Z214 w1650956251
Z215 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v
Z216 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v
L0 1
R8
r1
31
Z217 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v|
R10
Z218 n@memory
Z219 !s108 1652397624.002000
Z220 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Memory.v|
!i10b 1
!s85 0
!s101 -O0
vMux2to1
Z221 !s100 FBW[^HH4ANzdn9T6=fCJ=3
Z222 ICLN@b[hgPjdME;djM=I:^2
Z223 VNMBP<i<fd^d>0RhlVPX;k0
R4
R5
Z224 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v
Z225 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v
L0 1
R8
r1
31
Z226 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v|
R10
Z227 n@mux2to1
Z228 !s108 1654780635.928000
Z229 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v|
!i10b 1
!s85 0
!s101 -O0
vMux4to1
Z230 !s100 e2eUJ;LF>0ohVeB9A?=FE3
Z231 I`=FcOHjHza>9V27BJfBb`1
Z232 VJBI@]56nRoJcDmn^j3PI92
R4
R5
Z233 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v
Z234 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v
L0 1
R8
r1
31
Z235 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v|
R10
Z236 n@mux4to1
Z237 !s108 1654780636.249000
Z238 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v|
!i10b 1
!s85 0
!s101 -O0
vmytb
Z239 I?kbcUW9d4k;a>:7zNHfj22
Z240 V?TiVNeUIT]O6ZD_m14bUj1
R47
Z241 w1651309766
R69
R70
L0 26
R8
r1
31
Z242 !s108 1651309773.378000
R73
R71
R10
Z243 !s100 Y]Ab@hQ2Hio<>G:B[iWS<3
!i10b 1
!s85 0
!s101 -O0
vQ_ARM_Testbench
Z244 !s100 E@mN`>EzF^j6K8`9kncbJ3
Z245 IScA9=g`lW89:`TEAVc<QE2
Z246 Vl=6g_5l2kafIKP90RhTP]0
R47
Z247 w1654271609
Z248 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Q_ARM_Testbench.v
Z249 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Q_ARM_Testbench.v
L0 2
R8
r1
31
Z250 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Q_ARM_Testbench.v|
R10
Z251 n@q_@a@r@m_@testbench
Z252 !s108 1654656609.459000
Z253 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Q_ARM_Testbench.v|
!i10b 1
!s85 0
!s101 -O0
vRegister
Z254 !s100 OIMb@0Yzo9gM3nWbRZ^]K1
Z255 I9I@Vlcak]blFAIKJ66h5l3
Z256 V6S?o21@CaSH]?KZVJI:WT0
R4
R17
Z257 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v
Z258 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v
L0 1
R8
r1
31
Z259 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v|
R10
Z260 n@register
Z261 !s108 1654780636.696000
Z262 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v|
!i10b 1
!s85 0
!s101 -O0
vRegisterFile
Z263 !s100 `7`?G@Ran_e4cD<:M4WX70
Z264 IQ5_JN[_a788^K72LzHY;W0
Z265 VG>h4WmJh5Z[6GD=[VF2z;0
R4
R17
Z266 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v
Z267 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v
L0 1
R8
r1
31
Z268 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v|
R10
Z269 n@register@file
Z270 !s108 1654780637.081000
Z271 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v|
!i10b 1
!s85 0
!s101 -O0
vSRAM
Z272 !s100 SgFS63^WeNdd3`i8@BK1@1
Z273 Il8E<O]LIN_kT^<FJBKl`H0
Z274 V:lFTBWc:9U91Y@E_[:ULa0
R4
Z275 w1654772201
Z276 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v
Z277 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v
L0 2
R8
r1
31
Z278 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v|
R10
Z279 n@s@r@a@m
Z280 !s108 1654780637.355000
Z281 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v|
!i10b 1
!s85 0
!s101 -O0
vSRAM_Controller
Z282 !s100 E1D49WYObOLVH0FT03a==1
Z283 Ilm4Tm38gX=2VV1L01hG`G3
Z284 VVUgV<FLG876imH=zXBgk42
R4
R17
Z285 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v
Z286 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v
L0 1
R8
r1
31
Z287 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v|
R10
Z288 n@s@r@a@m_@controller
Z289 !s108 1654780637.717000
Z290 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v|
!i10b 1
!s85 0
!s101 -O0
vStatus_Reg
Z291 !s100 6VT[FUEiCmoIJad<@V0bT2
Z292 I<c@I@?MLV@8Xb7ZUABTm<3
Z293 V=1P7Hg1KD[DLSQW>716DB2
R4
R5
Z294 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v
Z295 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v
L0 1
R8
r1
31
Z296 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v|
R10
Z297 n@status_@reg
Z298 !s108 1654780638.641000
Z299 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v|
!i10b 1
!s85 0
!s101 -O0
vtest
Z300 !s100 UNaM]gh]:AVHC@B>cT[d52
Z301 I42o^4gkcKFKmO^0ISA5BS3
Z302 VoSlVgO:RK5V<iQIMfK?WW2
R47
Z303 w1650447201
Z304 8D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v
Z305 FD:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v
L0 48
R8
r1
31
Z306 !s90 -reportprogress|300|-work|work|D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v|
R10
Z307 !s108 1651309773.214000
Z308 !s107 D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/test.v|
!i10b 1
!s85 0
!s101 -O0
vVal2_Generator
Z309 !s100 6aUZ]zKZcQTj[49Q]S?dE2
Z310 IXR]3AQgX_UVER2a7fc_4<1
Z311 Vb38l:9`nNa`jNZZHkoZ3f2
R4
R5
Z312 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v
Z313 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v
L0 1
R8
r1
31
Z314 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v|
R10
Z315 n@val2_@generator
!i10b 1
!s85 0
Z316 !s108 1654780638.966000
Z317 !s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v|
!s101 -O0
vWB_Stage
!i10b 1
Z318 !s100 6PCGl=:LlEC5>Z[=;2VRb0
Z319 Ib8ISOL_2SAcG@T?CK[Nh=3
Z320 V8Hj1jo2S`dAK^`GNidXch1
R4
R5
Z321 8D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v
Z322 FD:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v
L0 1
R8
r1
!s85 0
31
!s108 1654780639.289000
!s107 D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v|
Z323 !s90 -reportprogress|300|-work|work|D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v|
!s101 -O0
R10
Z324 n@w@b_@stage
