#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Oct 27 16:50:35 2025
# Process ID: 18728
# Current directory: C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7708 C:\Users\se-dong Jang\종합설계\cau-capstone-systolic-array\capstone_design_final.xpr
# Log file: C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/vivado.log
# Journal file: C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array\vivado.jou
# Running On: DESKTOP-OJ3LTBR, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}
source sa_engine_tb.tcl
set_property ip.user_files_dir {C:/Users/se-dong Jang/cau-capstone-systolic-array/capstone_design_final.ip_user_files} [current_project]
set_property -name {xsim.elaborate.debug_level} -value {all} -objects [get_filesets sim_1]
set_property xsim.elaborate.debug_level typical [get_filesets sim_1]
# 0) 현재 계층 구조와 객체 훑어보기(경로 확인용)
get_scopes -hierarchical
# 전체 계층 훑기
get_scopes -hierarchical
# 루트부터 "pipeline"이 들어간 후보를 전역 검색
get_objects -r sim:/**/*pipeline*
# 루트부터 "pipeline"이 들어간 후보를 전역 검색
get_objects -r sim_1:/**/*pipeline*
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core}} 
current_wave_config {sa_engine_tb_behav.wcfg}
log_wave {/sa_engine_tb/u_sa_engine_top/u_core} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/prefetch_req}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/prefetch_done}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/compute_req}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/compute_done}} 
relaunch_sim
save_wave_config {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}
source sa_engine_tb.tcl
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/ap_start}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/done_core}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/start_rd_wr}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/i_prefetch_req}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/o_prefetch_done}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/i_read_done}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/i_start}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/o_ctrl_read}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/o_read_addr}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/cstate_rd}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/req_blk_idx_rd}} 
current_wave_config {sa_engine_tb_behav.wcfg}
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/u_dma_ctrl/max_req_blk_idx}} 
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}
close_sim
