{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 12:59:36 2011 " "Info: Processing started: Tue Oct 18 12:59:36 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab_5 -c lab_5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab_5 -c lab_5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk:blah\|clkstate " "Info: Detected ripple clock \"clk:blah\|clkstate\" as buffer" {  } { { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk:blah\|clkstate" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register clk:blah\|Count\[0\] register clk:blah\|Count\[22\] 234.14 MHz 4.271 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 234.14 MHz between source register \"clk:blah\|Count\[0\]\" and destination register \"clk:blah\|Count\[22\]\" (period= 4.271 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.036 ns + Longest register register " "Info: + Longest register to register delay is 4.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk:blah\|Count\[0\] 1 REG LCFF_X36_Y18_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y18_N7; Fanout = 3; REG Node = 'clk:blah\|Count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk:blah|Count[0] } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.517 ns) 0.909 ns clk:blah\|Add0~1 2 COMB LCCOMB_X36_Y18_N8 2 " "Info: 2: + IC(0.392 ns) + CELL(0.517 ns) = 0.909 ns; Loc. = LCCOMB_X36_Y18_N8; Fanout = 2; COMB Node = 'clk:blah\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { clk:blah|Count[0] clk:blah|Add0~1 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.989 ns clk:blah\|Add0~3 3 COMB LCCOMB_X36_Y18_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.989 ns; Loc. = LCCOMB_X36_Y18_N10; Fanout = 2; COMB Node = 'clk:blah\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~1 clk:blah|Add0~3 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.069 ns clk:blah\|Add0~5 4 COMB LCCOMB_X36_Y18_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.069 ns; Loc. = LCCOMB_X36_Y18_N12; Fanout = 2; COMB Node = 'clk:blah\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~3 clk:blah|Add0~5 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.243 ns clk:blah\|Add0~7 5 COMB LCCOMB_X36_Y18_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.243 ns; Loc. = LCCOMB_X36_Y18_N14; Fanout = 2; COMB Node = 'clk:blah\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { clk:blah|Add0~5 clk:blah|Add0~7 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.323 ns clk:blah\|Add0~9 6 COMB LCCOMB_X36_Y18_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.323 ns; Loc. = LCCOMB_X36_Y18_N16; Fanout = 2; COMB Node = 'clk:blah\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~7 clk:blah|Add0~9 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.403 ns clk:blah\|Add0~11 7 COMB LCCOMB_X36_Y18_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.403 ns; Loc. = LCCOMB_X36_Y18_N18; Fanout = 2; COMB Node = 'clk:blah\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~9 clk:blah|Add0~11 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.483 ns clk:blah\|Add0~13 8 COMB LCCOMB_X36_Y18_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.483 ns; Loc. = LCCOMB_X36_Y18_N20; Fanout = 2; COMB Node = 'clk:blah\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~11 clk:blah|Add0~13 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.563 ns clk:blah\|Add0~15 9 COMB LCCOMB_X36_Y18_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.563 ns; Loc. = LCCOMB_X36_Y18_N22; Fanout = 2; COMB Node = 'clk:blah\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~13 clk:blah|Add0~15 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.643 ns clk:blah\|Add0~17 10 COMB LCCOMB_X36_Y18_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.643 ns; Loc. = LCCOMB_X36_Y18_N24; Fanout = 2; COMB Node = 'clk:blah\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~15 clk:blah|Add0~17 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.723 ns clk:blah\|Add0~19 11 COMB LCCOMB_X36_Y18_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.723 ns; Loc. = LCCOMB_X36_Y18_N26; Fanout = 2; COMB Node = 'clk:blah\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~17 clk:blah|Add0~19 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.803 ns clk:blah\|Add0~21 12 COMB LCCOMB_X36_Y18_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.803 ns; Loc. = LCCOMB_X36_Y18_N28; Fanout = 2; COMB Node = 'clk:blah\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~19 clk:blah|Add0~21 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.964 ns clk:blah\|Add0~23 13 COMB LCCOMB_X36_Y18_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 1.964 ns; Loc. = LCCOMB_X36_Y18_N30; Fanout = 2; COMB Node = 'clk:blah\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { clk:blah|Add0~21 clk:blah|Add0~23 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.044 ns clk:blah\|Add0~25 14 COMB LCCOMB_X36_Y17_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.044 ns; Loc. = LCCOMB_X36_Y17_N0; Fanout = 2; COMB Node = 'clk:blah\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~23 clk:blah|Add0~25 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.124 ns clk:blah\|Add0~27 15 COMB LCCOMB_X36_Y17_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.124 ns; Loc. = LCCOMB_X36_Y17_N2; Fanout = 2; COMB Node = 'clk:blah\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~25 clk:blah|Add0~27 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.204 ns clk:blah\|Add0~29 16 COMB LCCOMB_X36_Y17_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.204 ns; Loc. = LCCOMB_X36_Y17_N4; Fanout = 2; COMB Node = 'clk:blah\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~27 clk:blah|Add0~29 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.284 ns clk:blah\|Add0~31 17 COMB LCCOMB_X36_Y17_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.284 ns; Loc. = LCCOMB_X36_Y17_N6; Fanout = 2; COMB Node = 'clk:blah\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~29 clk:blah|Add0~31 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.364 ns clk:blah\|Add0~33 18 COMB LCCOMB_X36_Y17_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.364 ns; Loc. = LCCOMB_X36_Y17_N8; Fanout = 2; COMB Node = 'clk:blah\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~31 clk:blah|Add0~33 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.444 ns clk:blah\|Add0~35 19 COMB LCCOMB_X36_Y17_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.444 ns; Loc. = LCCOMB_X36_Y17_N10; Fanout = 2; COMB Node = 'clk:blah\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~33 clk:blah|Add0~35 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.524 ns clk:blah\|Add0~37 20 COMB LCCOMB_X36_Y17_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.524 ns; Loc. = LCCOMB_X36_Y17_N12; Fanout = 2; COMB Node = 'clk:blah\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~35 clk:blah|Add0~37 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.698 ns clk:blah\|Add0~39 21 COMB LCCOMB_X36_Y17_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 2.698 ns; Loc. = LCCOMB_X36_Y17_N14; Fanout = 2; COMB Node = 'clk:blah\|Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { clk:blah|Add0~37 clk:blah|Add0~39 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.778 ns clk:blah\|Add0~41 22 COMB LCCOMB_X36_Y17_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.778 ns; Loc. = LCCOMB_X36_Y17_N16; Fanout = 2; COMB Node = 'clk:blah\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~39 clk:blah|Add0~41 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.858 ns clk:blah\|Add0~43 23 COMB LCCOMB_X36_Y17_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 2.858 ns; Loc. = LCCOMB_X36_Y17_N18; Fanout = 2; COMB Node = 'clk:blah\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { clk:blah|Add0~41 clk:blah|Add0~43 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.316 ns clk:blah\|Add0~44 24 COMB LCCOMB_X36_Y17_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 3.316 ns; Loc. = LCCOMB_X36_Y17_N20; Fanout = 1; COMB Node = 'clk:blah\|Add0~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { clk:blah|Add0~43 clk:blah|Add0~44 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 3.940 ns clk:blah\|Count~13 25 COMB LCCOMB_X36_Y17_N28 1 " "Info: 25: + IC(0.302 ns) + CELL(0.322 ns) = 3.940 ns; Loc. = LCCOMB_X36_Y17_N28; Fanout = 1; COMB Node = 'clk:blah\|Count~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { clk:blah|Add0~44 clk:blah|Count~13 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.036 ns clk:blah\|Count\[22\] 26 REG LCFF_X36_Y17_N29 3 " "Info: 26: + IC(0.000 ns) + CELL(0.096 ns) = 4.036 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 3; REG Node = 'clk:blah\|Count\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { clk:blah|Count~13 clk:blah|Count[22] } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.342 ns ( 82.80 % ) " "Info: Total cell delay = 3.342 ns ( 82.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.694 ns ( 17.20 % ) " "Info: Total interconnect delay = 0.694 ns ( 17.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.036 ns" { clk:blah|Count[0] clk:blah|Add0~1 clk:blah|Add0~3 clk:blah|Add0~5 clk:blah|Add0~7 clk:blah|Add0~9 clk:blah|Add0~11 clk:blah|Add0~13 clk:blah|Add0~15 clk:blah|Add0~17 clk:blah|Add0~19 clk:blah|Add0~21 clk:blah|Add0~23 clk:blah|Add0~25 clk:blah|Add0~27 clk:blah|Add0~29 clk:blah|Add0~31 clk:blah|Add0~33 clk:blah|Add0~35 clk:blah|Add0~37 clk:blah|Add0~39 clk:blah|Add0~41 clk:blah|Add0~43 clk:blah|Add0~44 clk:blah|Count~13 clk:blah|Count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.036 ns" { clk:blah|Count[0] {} clk:blah|Add0~1 {} clk:blah|Add0~3 {} clk:blah|Add0~5 {} clk:blah|Add0~7 {} clk:blah|Add0~9 {} clk:blah|Add0~11 {} clk:blah|Add0~13 {} clk:blah|Add0~15 {} clk:blah|Add0~17 {} clk:blah|Add0~19 {} clk:blah|Add0~21 {} clk:blah|Add0~23 {} clk:blah|Add0~25 {} clk:blah|Add0~27 {} clk:blah|Add0~29 {} clk:blah|Add0~31 {} clk:blah|Add0~33 {} clk:blah|Add0~35 {} clk:blah|Add0~37 {} clk:blah|Add0~39 {} clk:blah|Add0~41 {} clk:blah|Add0~43 {} clk:blah|Add0~44 {} clk:blah|Count~13 {} clk:blah|Count[22] {} } { 0.000ns 0.392ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.302ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.858 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clkin 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clkin~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns clk:blah\|Count\[22\] 3 REG LCFF_X36_Y17_N29 3 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 3; REG Node = 'clk:blah\|Count\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clkin~clkctrl clk:blah|Count[22] } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clkin clkin~clkctrl clk:blah|Count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clkin {} clkin~combout {} clkin~clkctrl {} clk:blah|Count[22] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clkin 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clkin~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns clk:blah\|Count\[0\] 3 REG LCFF_X36_Y18_N7 3 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X36_Y18_N7; Fanout = 3; REG Node = 'clk:blah\|Count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clkin~clkctrl clk:blah|Count[0] } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clkin clkin~clkctrl clk:blah|Count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clkin {} clkin~combout {} clkin~clkctrl {} clk:blah|Count[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clkin clkin~clkctrl clk:blah|Count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clkin {} clkin~combout {} clkin~clkctrl {} clk:blah|Count[22] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clkin clkin~clkctrl clk:blah|Count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clkin {} clkin~combout {} clkin~clkctrl {} clk:blah|Count[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.036 ns" { clk:blah|Count[0] clk:blah|Add0~1 clk:blah|Add0~3 clk:blah|Add0~5 clk:blah|Add0~7 clk:blah|Add0~9 clk:blah|Add0~11 clk:blah|Add0~13 clk:blah|Add0~15 clk:blah|Add0~17 clk:blah|Add0~19 clk:blah|Add0~21 clk:blah|Add0~23 clk:blah|Add0~25 clk:blah|Add0~27 clk:blah|Add0~29 clk:blah|Add0~31 clk:blah|Add0~33 clk:blah|Add0~35 clk:blah|Add0~37 clk:blah|Add0~39 clk:blah|Add0~41 clk:blah|Add0~43 clk:blah|Add0~44 clk:blah|Count~13 clk:blah|Count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.036 ns" { clk:blah|Count[0] {} clk:blah|Add0~1 {} clk:blah|Add0~3 {} clk:blah|Add0~5 {} clk:blah|Add0~7 {} clk:blah|Add0~9 {} clk:blah|Add0~11 {} clk:blah|Add0~13 {} clk:blah|Add0~15 {} clk:blah|Add0~17 {} clk:blah|Add0~19 {} clk:blah|Add0~21 {} clk:blah|Add0~23 {} clk:blah|Add0~25 {} clk:blah|Add0~27 {} clk:blah|Add0~29 {} clk:blah|Add0~31 {} clk:blah|Add0~33 {} clk:blah|Add0~35 {} clk:blah|Add0~37 {} clk:blah|Add0~39 {} clk:blah|Add0~41 {} clk:blah|Add0~43 {} clk:blah|Add0~44 {} clk:blah|Count~13 {} clk:blah|Count[22] {} } { 0.000ns 0.392ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.302ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clkin clkin~clkctrl clk:blah|Count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clkin {} clkin~combout {} clkin~clkctrl {} clk:blah|Count[22] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clkin clkin~clkctrl clk:blah|Count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clkin {} clkin~combout {} clkin~clkctrl {} clk:blah|Count[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "y.idle reset clkin -0.056 ns register " "Info: tsu for register \"y.idle\" (data pin = \"reset\", clock pin = \"clkin\") is -0.056 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.979 ns + Longest pin register " "Info: + Longest pin to register delay is 6.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns reset 1 PIN PIN_F4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_F4; Fanout = 4; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.873 ns) + CELL(0.521 ns) 6.248 ns Selector0~1 2 COMB LCCOMB_X1_Y23_N16 1 " "Info: 2: + IC(4.873 ns) + CELL(0.521 ns) = 6.248 ns; Loc. = LCCOMB_X1_Y23_N16; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { reset Selector0~1 } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 6.883 ns Selector0~2 3 COMB LCCOMB_X1_Y23_N14 1 " "Info: 3: + IC(0.313 ns) + CELL(0.322 ns) = 6.883 ns; Loc. = LCCOMB_X1_Y23_N14; Fanout = 1; COMB Node = 'Selector0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { Selector0~1 Selector0~2 } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.979 ns y.idle 4 REG LCFF_X1_Y23_N15 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 6.979 ns; Loc. = LCFF_X1_Y23_N15; Fanout = 4; REG Node = 'y.idle'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector0~2 y.idle } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.793 ns ( 25.69 % ) " "Info: Total cell delay = 1.793 ns ( 25.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.186 ns ( 74.31 % ) " "Info: Total interconnect delay = 5.186 ns ( 74.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.979 ns" { reset Selector0~1 Selector0~2 y.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.979 ns" { reset {} reset~combout {} Selector0~1 {} Selector0~2 {} y.idle {} } { 0.000ns 0.000ns 4.873ns 0.313ns 0.000ns } { 0.000ns 0.854ns 0.521ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 6.997 ns - Shortest register " "Info: - Shortest clock path from clock \"clkin\" to destination register is 6.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clkin 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.879 ns) 3.604 ns clk:blah\|clkstate 2 REG LCFF_X35_Y17_N21 2 " "Info: 2: + IC(1.699 ns) + CELL(0.879 ns) = 3.604 ns; Loc. = LCFF_X35_Y17_N21; Fanout = 2; REG Node = 'clk:blah\|clkstate'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { clkin clk:blah|clkstate } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.000 ns) 5.400 ns clk:blah\|clkstate~clkctrl 3 COMB CLKCTRL_G5 12 " "Info: 3: + IC(1.796 ns) + CELL(0.000 ns) = 5.400 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'clk:blah\|clkstate~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk:blah|clkstate clk:blah|clkstate~clkctrl } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 6.997 ns y.idle 4 REG LCFF_X1_Y23_N15 4 " "Info: 4: + IC(0.995 ns) + CELL(0.602 ns) = 6.997 ns; Loc. = LCFF_X1_Y23_N15; Fanout = 4; REG Node = 'y.idle'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk:blah|clkstate~clkctrl y.idle } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.83 % ) " "Info: Total cell delay = 2.507 ns ( 35.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.490 ns ( 64.17 % ) " "Info: Total interconnect delay = 4.490 ns ( 64.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { clkin clk:blah|clkstate clk:blah|clkstate~clkctrl y.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { clkin {} clkin~combout {} clk:blah|clkstate {} clk:blah|clkstate~clkctrl {} y.idle {} } { 0.000ns 0.000ns 1.699ns 1.796ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.979 ns" { reset Selector0~1 Selector0~2 y.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.979 ns" { reset {} reset~combout {} Selector0~1 {} Selector0~2 {} y.idle {} } { 0.000ns 0.000ns 4.873ns 0.313ns 0.000ns } { 0.000ns 0.854ns 0.521ns 0.322ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { clkin clk:blah|clkstate clk:blah|clkstate~clkctrl y.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { clkin {} clkin~combout {} clk:blah|clkstate {} clk:blah|clkstate~clkctrl {} y.idle {} } { 0.000ns 0.000ns 1.699ns 1.796ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin riseSend rise_send 12.586 ns register " "Info: tco from clock \"clkin\" to destination pin \"riseSend\" through register \"rise_send\" is 12.586 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 6.997 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to source register is 6.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clkin 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.879 ns) 3.604 ns clk:blah\|clkstate 2 REG LCFF_X35_Y17_N21 2 " "Info: 2: + IC(1.699 ns) + CELL(0.879 ns) = 3.604 ns; Loc. = LCFF_X35_Y17_N21; Fanout = 2; REG Node = 'clk:blah\|clkstate'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { clkin clk:blah|clkstate } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.000 ns) 5.400 ns clk:blah\|clkstate~clkctrl 3 COMB CLKCTRL_G5 12 " "Info: 3: + IC(1.796 ns) + CELL(0.000 ns) = 5.400 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'clk:blah\|clkstate~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk:blah|clkstate clk:blah|clkstate~clkctrl } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 6.997 ns rise_send 4 REG LCFF_X1_Y23_N27 3 " "Info: 4: + IC(0.995 ns) + CELL(0.602 ns) = 6.997 ns; Loc. = LCFF_X1_Y23_N27; Fanout = 3; REG Node = 'rise_send'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk:blah|clkstate~clkctrl rise_send } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.83 % ) " "Info: Total cell delay = 2.507 ns ( 35.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.490 ns ( 64.17 % ) " "Info: Total interconnect delay = 4.490 ns ( 64.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { clkin clk:blah|clkstate clk:blah|clkstate~clkctrl rise_send } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { clkin {} clkin~combout {} clk:blah|clkstate {} clk:blah|clkstate~clkctrl {} rise_send {} } { 0.000ns 0.000ns 1.699ns 1.796ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.312 ns + Longest register pin " "Info: + Longest register to pin delay is 5.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rise_send 1 REG LCFF_X1_Y23_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y23_N27; Fanout = 3; REG Node = 'rise_send'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rise_send } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.482 ns) + CELL(2.830 ns) 5.312 ns riseSend 2 PIN PIN_G20 0 " "Info: 2: + IC(2.482 ns) + CELL(2.830 ns) = 5.312 ns; Loc. = PIN_G20; Fanout = 0; PIN Node = 'riseSend'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { rise_send riseSend } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 53.28 % ) " "Info: Total cell delay = 2.830 ns ( 53.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.482 ns ( 46.72 % ) " "Info: Total interconnect delay = 2.482 ns ( 46.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { rise_send riseSend } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { rise_send {} riseSend {} } { 0.000ns 2.482ns } { 0.000ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { clkin clk:blah|clkstate clk:blah|clkstate~clkctrl rise_send } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { clkin {} clkin~combout {} clk:blah|clkstate {} clk:blah|clkstate~clkctrl {} rise_send {} } { 0.000ns 0.000ns 1.699ns 1.796ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { rise_send riseSend } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { rise_send {} riseSend {} } { 0.000ns 2.482ns } { 0.000ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "devB devBView 8.933 ns Longest " "Info: Longest tpd from source pin \"devB\" to destination pin \"devBView\" is 8.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns devB 1 PIN PIN_D6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_D6; Fanout = 2; PIN Node = 'devB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { devB } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.199 ns) + CELL(2.860 ns) 8.933 ns devBView 2 PIN PIN_D2 0 " "Info: 2: + IC(5.199 ns) + CELL(2.860 ns) = 8.933 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'devBView'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { devB devBView } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.734 ns ( 41.80 % ) " "Info: Total cell delay = 3.734 ns ( 41.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.199 ns ( 58.20 % ) " "Info: Total interconnect delay = 5.199 ns ( 58.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.933 ns" { devB devBView } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.933 ns" { devB {} devB~combout {} devBView {} } { 0.000ns 0.000ns 5.199ns } { 0.000ns 0.874ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SEND1 send clkin 1.347 ns register " "Info: th for register \"SEND1\" (data pin = \"send\", clock pin = \"clkin\") is 1.347 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 6.997 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to destination register is 6.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clkin 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.879 ns) 3.604 ns clk:blah\|clkstate 2 REG LCFF_X35_Y17_N21 2 " "Info: 2: + IC(1.699 ns) + CELL(0.879 ns) = 3.604 ns; Loc. = LCFF_X35_Y17_N21; Fanout = 2; REG Node = 'clk:blah\|clkstate'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { clkin clk:blah|clkstate } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.000 ns) 5.400 ns clk:blah\|clkstate~clkctrl 3 COMB CLKCTRL_G5 12 " "Info: 3: + IC(1.796 ns) + CELL(0.000 ns) = 5.400 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'clk:blah\|clkstate~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clk:blah|clkstate clk:blah|clkstate~clkctrl } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 6.997 ns SEND1 4 REG LCFF_X1_Y23_N9 2 " "Info: 4: + IC(0.995 ns) + CELL(0.602 ns) = 6.997 ns; Loc. = LCFF_X1_Y23_N9; Fanout = 2; REG Node = 'SEND1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk:blah|clkstate~clkctrl SEND1 } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.83 % ) " "Info: Total cell delay = 2.507 ns ( 35.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.490 ns ( 64.17 % ) " "Info: Total interconnect delay = 4.490 ns ( 64.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { clkin clk:blah|clkstate clk:blah|clkstate~clkctrl SEND1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { clkin {} clkin~combout {} clk:blah|clkstate {} clk:blah|clkstate~clkctrl {} SEND1 {} } { 0.000ns 0.000ns 1.699ns 1.796ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.936 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns send 1 PIN PIN_C2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_C2; Fanout = 1; PIN Node = 'send'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { send } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.779 ns) + CELL(0.177 ns) 5.840 ns SEND1~0 2 COMB LCCOMB_X1_Y23_N8 1 " "Info: 2: + IC(4.779 ns) + CELL(0.177 ns) = 5.840 ns; Loc. = LCCOMB_X1_Y23_N8; Fanout = 1; COMB Node = 'SEND1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.956 ns" { send SEND1~0 } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.936 ns SEND1 3 REG LCFF_X1_Y23_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 5.936 ns; Loc. = LCFF_X1_Y23_N9; Fanout = 2; REG Node = 'SEND1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SEND1~0 SEND1 } "NODE_NAME" } } { "lab_5.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 5/lab_5.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.157 ns ( 19.49 % ) " "Info: Total cell delay = 1.157 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.779 ns ( 80.51 % ) " "Info: Total interconnect delay = 4.779 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.936 ns" { send SEND1~0 SEND1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.936 ns" { send {} send~combout {} SEND1~0 {} SEND1 {} } { 0.000ns 0.000ns 4.779ns 0.000ns } { 0.000ns 0.884ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { clkin clk:blah|clkstate clk:blah|clkstate~clkctrl SEND1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { clkin {} clkin~combout {} clk:blah|clkstate {} clk:blah|clkstate~clkctrl {} SEND1 {} } { 0.000ns 0.000ns 1.699ns 1.796ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.936 ns" { send SEND1~0 SEND1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.936 ns" { send {} send~combout {} SEND1~0 {} SEND1 {} } { 0.000ns 0.000ns 4.779ns 0.000ns } { 0.000ns 0.884ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 12:59:36 2011 " "Info: Processing ended: Tue Oct 18 12:59:36 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
