// Seed: 526495849
module module_0;
  timeunit 1ps;
  wire id_1;
  if (-1 == 1) logic [7:0] id_2 = id_2;
  assign id_1 = id_2[1];
endmodule
module module_1 ();
  wire id_1, id_3;
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    input wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply0 id_5
);
  wire id_7, id_8;
endmodule
module module_3 (
    input wand id_0,
    output wire id_1,
    id_18,
    output wor id_2,
    input wand id_3,
    input tri0 id_4,
    inout tri0 id_5,
    input wor id_6,
    input tri id_7,
    id_19,
    output uwire id_8,
    input tri id_9,
    input supply1 id_10,
    input tri1 id_11,
    input supply1 id_12,
    output wand id_13,
    input wor id_14,
    input tri id_15,
    input tri id_16
);
  wire id_20, id_21;
  module_2 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_5,
      id_3,
      id_8
  );
  assign modCall_1.type_2 = 0;
endmodule
