<?xml version="1.0" encoding="utf-8"?>
<platform name="sp_vision" version="0.1" >
    <description>
            ARMadeus Systems SP_VISION card
    </description>

    <fpga family="spartan6" device="XC6SLX45" speed="-2" package="FGG484" main_clock="100000"/>
    <simulation>
        <simlib filename="sp_vision_test_pkg.vhd">
            <description>
                Defines communication functions between imx and fpga:

                write procedures
                procedure imx_write
                Params :
                address      : Write address
                value        : value to write
                gls_clk      : clock signal
                imx_cs_n     : Chip select
                imx_oe_n     : Read signal
                imx_eb3_n    : Write signal
                imx_address  : Address signal
                imx_data     : Data signal
                WSC          : Value of imx WSC (see MC9328MXLRM.pdf p169) for sync=0

                read procedures
                procedure imx_read
                Params :
                address      : Write address
                value        : value returned
                gls_clk      : clock signal
                imx_cs_n     : Chip select
                imx_oe_n     : Read signal
                imx_eb3_n    : Write signal
                imx_address  : Address signal
                imx_data     : Data signal
                WSC          : Value of imx WSC (see MC9328MXLRM.pdf p169) for sync=0
            </description>
        </simlib>
    </simulation>

    <components>
        <component name="wrappers/imx27_wb16_wrapper"/>
        <component name="syscons/rstgen_syscon"/>
        <component name="components/irq_mngr"/>
    </components>

    <interfaces>
        <interface name="fpga">
            <ports>

                                <port size="1" standard="LVCMOS18" position="A3"    name="IO_L1P_HSWAPEN_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A4"    name="IO_L1N_VREF_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C5"    name="IO_L2P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A5"    name="IO_L2N_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="D6"    name="IO_L3P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C6"    name="IO_L3N_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B6"    name="IO_L4P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A6"    name="IO_L4N_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C7"    name="IO_L5P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A7"    name="IO_L5N_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B8"    name="IO_L6P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A8"    name="IO_L6N_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="D9"    name="IO_L7P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C8"    name="IO_L7N_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C9"    name="IO_L8P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A9"    name="IO_L8N_VREF_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="D7"    name="IO_L32P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="D8"    name="IO_L32N_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="D10"    name="IO_L33P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C10"    name="IO_L33N_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B10"    name="IO_L34P_GCLK19_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A10"    name="IO_L34N_GCLK18_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C11"    name="IO_L35P_GCLK17_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A11"    name="IO_L35N_GCLK16_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="D11"    name="IO_L36P_GCLK15_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C12"    name="IO_L36N_GCLK14_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B12"    name="IO_L37P_GCLK13_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A12"    name="IO_L37N_GCLK12_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C13"    name="IO_L38P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A13"    name="IO_L38N_VREF_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="D14"    name="IO_L49P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C14"    name="IO_L49N_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B14"    name="IO_L50P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A14"    name="IO_L50N_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C15"    name="IO_L51P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A15"    name="IO_L51N_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="D15"    name="IO_L62P_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C16"    name="IO_L62N_VREF_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B16"    name="IO_L63P_SCP7_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A16"    name="IO_L63N_SCP6_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C17"    name="IO_L64P_SCP5_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A17"    name="IO_L64N_SCP4_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B18"    name="IO_L65P_SCP3_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A18"    name="IO_L65N_SCP2_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="E16"    name="IO_L66P_SCP1_0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="D17"    name="IO_L66N_SCP0_0" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="C19"    name="BANK1_RZQ" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B20"    name="IO_L1N_A24_VREF_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B21"    name="IO_L19P_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B22"    name="IO_L19N_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A20"    name="IO_L20P_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A21"    name="IO_L20N_1" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="D19"    name="BANK1_ADDR13" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="D20"    name="BANK1_ADDR14" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="F18"    name="IO_L30P_A21_M1RESET_1" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="F19"    name="BANK1_ADDR11" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="D21"    name="BANK1_CKE" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="D22"    name="BANK1_ADDR12" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="C20"    name="BANK1_ADDR8" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="C22"    name="BANK1_ADDR9" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="G19"    name="BANK1_ADDR10" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="F20"    name="BANK1_ADDR4" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="H19"    name="BANK1_WEN" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="H18"    name="IO_L34N_A12_M1BA2_1" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="E20"    name="BANK1_ADDR7" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="E22"    name="BANK1_ADDR2" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="J17"    name="BANK1_BA0" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="K17"    name="BANK1_BA1" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="F21"    name="BANK1_ADDR0" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="F22"    name="BANK1_ADDR1" dir="inout"/>
                                <port size="1" standard="DIFF_MOBILE_DDR" position="H20"    name="BANK1_CLK" dir="inout"/>
                                <port size="1" standard="DIFF_MOBILE_DDR" position="J19"    name="BANK1_CLKN" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="G20"    name="BANK1_ADDR3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="G22"    name="IO_L39N_M1ODT_1" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="K20"    name="BANK1_ADDR5" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="K19"    name="BANK1_ADDR6" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="H21"    name="BANK1_RASN" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="H22"    name="BANK1_CASN" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="M20"    name="BANK1_UDM" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="L19"    name="BANK1_LDM" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="J20"    name="BANK1_DQ4" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="J22"    name="BANK1_DQ5" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="K21"    name="BANK1_DQ6" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="K22"    name="BANK1_DQ7" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="L20"    name="BANK1_DQS" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="L22"    name="IO_L45N_A0_M1LDQSN_1" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="M21"    name="BANK1_DQ2" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="M22"    name="BANK1_DQ3" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="N20"    name="BANK1_DQ0" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="N22"    name="BANK1_DQ1" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="P21"    name="BANK1_DQ8" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="P22"    name="BANK1_DQ9" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="R20"    name="BANK1_DQ10" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="R22"    name="BANK1_DQ11" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="T21"    name="BANK1_UDQS" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="T22"    name="IO_L50N_M1UDQSN_1" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="U20"    name="BANK1_DQ12" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="U22"    name="BANK1_DQ13" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="V21"    name="BANK1_DQ14" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="V22"    name="BANK1_DQ15" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="M19"    name="IO_L53P_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="N19"    name="IO_L53N_VREF_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="P19"    name="IO_L59P_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="P20"    name="IO_L59N_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W20"    name="IO_L60P_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W22"    name="IO_L60N_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="L17"    name="IO_L61P_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="K18"    name="IO_L61N_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="T19"    name="IO_L74P_AWAKE_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="T20"    name="IO_L74N_DOUT_BUSY_1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="N15"    name="SUSPEND" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y22"    name="DONE_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y21"    name="IO_L1P_CCLK_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AA22"    name="IO_L1N_M0_CMPMISO_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AA21"    name="EBN" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB21"    name="OEN" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AA20"    name="IMX_DATA0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB20"    name="CSN" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y19"        name="IO_L5P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB19"    name="IO_L5N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W18"        name="IO_L6P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y18"        name="IO_L6N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="U14"        name="IMX_DATA1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="U13"        name="IMX_DATA2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="U15"        name="IO_L13P_M1_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="V15"        name="IMX_DATA10" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AA18"    name="IMX_DATA11" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB18"    name="IMX_DATA12" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y17"        name="ADDR0" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB17"    name="ADDR1" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AA14"    name="ADDR2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB14"    name="ADDR3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="V13"        name="ADDR4" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W13"        name="ADDR5" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AA16"    name="ADDR6" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB16"    name="ADDR7" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W14"        name="ADDR8" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y14"        name="ADDR9" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y15"        name="ADDR10" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB15"    name="ADDR11" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W12"        name="IO_L29P_GCLK3_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y12"        name="IO_L29N_GCLK2_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y13"        name="IMX_DATA13" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB13"    name="CLK0" dir="inout" freq="100"/>
                                <port size="1" standard="LVCMOS18" position="AA12"    name="IMX_DATA14" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB12"    name="IMX_DATA15" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y11"        name="IO_L32P_GCLK29_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB11"    name="IO_L32N_GCLK28_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="R11"        name="IO_L40P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="T11"        name="IO_L40N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AA10"    name="IO_L41P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB10"    name="IO_L41N_VREF_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="V11"    name="IO_L42P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W11"    name="IO_L42N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y9"    name="IO_L43P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB9"    name="IO_L43N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W10"    name="IO_L44P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y10"    name="IO_L44N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AA8"    name="IO_L45P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB8"    name="IO_L45N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W8"    name="IO_L46P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="V7"    name="IO_L46N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W9"    name="IO_L47P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y8"    name="IO_L47N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y7"    name="IMX_DATA7" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB7"    name="IO_L48N_RDWR_B_VREF_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AA6"    name="IMX_DATA3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB6"    name="IMX_DATA4" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="U9"    name="IO_L50P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="V9"    name="IO_L50N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AA4"    name="IO_L57P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB4"    name="IO_L57N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y3"    name="IO_L58P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB3"    name="IO_L58N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="R9"    name="IO_L59P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="R8"    name="IO_L59N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="T7"    name="IO_L60P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="R7"    name="IO_L60N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W4"    name="IMX_DATA5" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y4"    name="IMX_DATA6" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="U6"    name="IO_L63P_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="V5"    name="IO_L63N_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AA2"    name="IMX_DATA8" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AB2"    name="IMX_DATA9" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="T6"    name="IO_L65P_INIT_B_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="T5"    name="IO_L65N_CSO_B_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="AA1"    name="PROGRAM_B_2" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y2"    name="BANK3_RZQ" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="Y1"    name="IO_L1N_VREF_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W3"    name="IO_L2P_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="W1"    name="IO_L2N_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="T4"    name="IO_L9P_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="T3"    name="IO_L9N_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="U4"    name="IO_L10P_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="V3"    name="IO_L10N_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="M5"    name="IO_L31P_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="M4"    name="IO_L31N_VREF_3" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="V2"    name="BANK3_DQ14" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="V1"    name="BANK3_DQ15" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="U3"    name="BANK3_DQ12" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="U1"    name="BANK3_DQ13" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="T2"    name="BANK3_UDQS" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="T1"    name="IO_L34N_M3UDQSN_3" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="R3"    name="BANK3_DQ10" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="R1"    name="BANK3_DQ11" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="P2"    name="BANK3_DQ8" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="P1"    name="BANK3_DQ9" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="N3"    name="BANK3_DQ0" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="N1"    name="BANK3_DQ1" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="M2"    name="BANK3_DQ2" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="M1"    name="BANK3_DQ3" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="L3"    name="BANK3_DQS" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="L1"    name="IO_L39N_M3LDQSN_3" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="K2"    name="BANK3_DQ6" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="K1"    name="BANK3_DQ7" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="J3"    name="BANK3_DQ4" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="J1"    name="BANK3_DQ5" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="M3"    name="BANK3_UDM" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="L4"    name="BANK3_LDM" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="K5"    name="BANK3_RASN" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="K4"    name="BANK3_CASN" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="K3"    name="BANK3_ADDR5" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="J4"    name="BANK3_ADDR6" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="K6"    name="BANK3_ADDR3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="J6"    name="IO_L45N_M3ODT_3" dir="inout"/>
                                <port size="1" standard="DIFF_MOBILE_DDR" position="H4"    name="BANK3_CLK" dir="inout"/>
                                <port size="1" standard="DIFF_MOBILE_DDR" position="H3"    name="BANK3_CLKN" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="H2"    name="BANK3_ADDR0" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="H1"    name="BANK3_ADDR1" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="G3"    name="BANK3_BA0" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="G1"    name="BANK3_BA1" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="H6"    name="BANK3_ADDR7" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="H5"    name="BANK3_ADDR2" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="F2"    name="BANK3_WEN" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="F1"    name="IO_L50N_M3BA2_3" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="G4"    name="BANK3_ADDR10" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="F3"    name="BANK3_ADDR4" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="E3"    name="BANK3_ADDR8" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="E1"    name="BANK3_ADDR9" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="D2"    name="BANK3_CKE" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="D1"    name="BANK3_ADDR12" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="C3"    name="IO_L54P_M3RESET_3" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="C1"    name="BANK3_ADDR11" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="G6"    name="BANK3_ADDR13" dir="inout"/>
                                <port size="1" standard="MOBILE_DDR" position="F5"    name="BANK3_ADDR14" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="J7"    name="IO_L59P_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="H8"    name="IO_L59N_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B2"    name="IO_L60P_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B1"    name="IO_L60N_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="A2"    name="IO_L83P_3" dir="inout"/>
                                <port size="1" standard="LVCMOS18" position="B3"    name="IO_L83N_VREF_3" dir="inout"/>

            </ports>
        </interface>
    </interfaces>

</platform>
