<profile>

<section name = "Vitis HLS Report for 'proc_1_1'" level="0">
<item name = "Date">Tue Oct 11 17:22:07 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">myproj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.826 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">28, 28, 0.280 us, 0.280 us, 28, 28, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_proc_1_1_Pipeline_VITIS_LOOP_41_1_fu_28">proc_1_1_Pipeline_VITIS_LOOP_41_1, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_proc_1_1_Pipeline_VITIS_LOOP_45_2_fu_37">proc_1_1_Pipeline_VITIS_LOOP_45_2, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 46, 151, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 76, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_proc_1_1_Pipeline_VITIS_LOOP_41_1_fu_28">proc_1_1_Pipeline_VITIS_LOOP_41_1, 0, 0, 39, 81, 0</column>
<column name="grp_proc_1_1_Pipeline_VITIS_LOOP_45_2_fu_37">proc_1_1_Pipeline_VITIS_LOOP_45_2, 0, 0, 7, 70, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_read">9, 2, 1, 2</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="data_channel12_write">9, 2, 1, 2</column>
<column name="data_channel23_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_proc_1_1_Pipeline_VITIS_LOOP_41_1_fu_28_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_proc_1_1_Pipeline_VITIS_LOOP_45_2_fu_37_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, proc_1_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, proc_1_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, proc_1_1, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, proc_1_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, proc_1_1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, proc_1_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, proc_1_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, proc_1_1, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, proc_1_1, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, proc_1_1, return value</column>
<column name="A_dout">in, 32, ap_fifo, A, pointer</column>
<column name="A_empty_n">in, 1, ap_fifo, A, pointer</column>
<column name="A_read">out, 1, ap_fifo, A, pointer</column>
<column name="data_channel12_din">out, 32, ap_fifo, data_channel12, pointer</column>
<column name="data_channel12_num_data_valid">in, 2, ap_fifo, data_channel12, pointer</column>
<column name="data_channel12_fifo_cap">in, 2, ap_fifo, data_channel12, pointer</column>
<column name="data_channel12_full_n">in, 1, ap_fifo, data_channel12, pointer</column>
<column name="data_channel12_write">out, 1, ap_fifo, data_channel12, pointer</column>
<column name="data_channel23_din">out, 32, ap_fifo, data_channel23, pointer</column>
<column name="data_channel23_num_data_valid">in, 2, ap_fifo, data_channel23, pointer</column>
<column name="data_channel23_fifo_cap">in, 2, ap_fifo, data_channel23, pointer</column>
<column name="data_channel23_full_n">in, 1, ap_fifo, data_channel23, pointer</column>
<column name="data_channel23_write">out, 1, ap_fifo, data_channel23, pointer</column>
</table>
</item>
</section>
</profile>
