// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _karastuba_mul_ADD_SU_1_HH_
#define _karastuba_mul_ADD_SU_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CAT_I_I_I_O_1.h"
#include "karastuba_mul_mulsc4.h"
#include "karastuba_mul_ADDrcU.h"
#include "karastuba_mul_ADDNgs.h"

namespace ap_rtl {

struct karastuba_mul_ADD_SU_1 : public sc_module {
    // Port declarations 33
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > z0_tmp_bits_read;
    sc_out< sc_lv<5> > z0_digits_data_V_address0;
    sc_out< sc_logic > z0_digits_data_V_ce0;
    sc_in< sc_lv<64> > z0_digits_data_V_q0;
    sc_in< sc_lv<32> > z2_tmp_bits_read;
    sc_out< sc_lv<5> > z2_digits_data_V_address0;
    sc_out< sc_logic > z2_digits_data_V_ce0;
    sc_in< sc_lv<64> > z2_digits_data_V_q0;
    sc_in< sc_lv<32> > cross_mul_tmp_bits_read;
    sc_out< sc_lv<5> > cross_mul_digits_data_V_address0;
    sc_out< sc_logic > cross_mul_digits_data_V_ce0;
    sc_in< sc_lv<64> > cross_mul_digits_data_V_q0;
    sc_in< sc_lv<32> > lhs_tmp_bits_read;
    sc_out< sc_lv<5> > lhs_digits_data_V_address0;
    sc_out< sc_logic > lhs_digits_data_V_ce0;
    sc_in< sc_lv<64> > lhs_digits_data_V_q0;
    sc_in< sc_lv<32> > rhs_tmp_bits_read;
    sc_out< sc_lv<5> > rhs_digits_data_V_address0;
    sc_out< sc_logic > rhs_digits_data_V_ce0;
    sc_in< sc_lv<64> > rhs_digits_data_V_q0;
    sc_out< sc_lv<32> > res_tmp_bits;
    sc_out< sc_logic > res_tmp_bits_ap_vld;
    sc_out< sc_lv<6> > res_digits_data_V_address0;
    sc_out< sc_logic > res_digits_data_V_ce0;
    sc_out< sc_logic > res_digits_data_V_we0;
    sc_out< sc_lv<64> > res_digits_data_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    karastuba_mul_ADD_SU_1(sc_module_name name);
    SC_HAS_PROCESS(karastuba_mul_ADD_SU_1);

    ~karastuba_mul_ADD_SU_1();

    sc_trace_file* mVcdFile;

    karastuba_mul_ADDrcU* add2_digits_data_V_U;
    karastuba_mul_ADDrcU* z1_digits_data_V_U;
    karastuba_mul_ADDNgs* p_res_digits_data_V_U;
    CAT_I_I_I_O_1* grp_CAT_I_I_I_O_1_fu_428;
    karastuba_mul_mulsc4<1,5,32,32,32>* karastuba_mul_mulsc4_U80;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > p_088_0_i_reg_280;
    sc_signal< sc_lv<6> > i_0_i_reg_292;
    sc_signal< sc_lv<1> > op2_assign_reg_303;
    sc_signal< sc_lv<6> > i_0_i11_reg_315;
    sc_signal< sc_lv<2> > p_0106_0_reg_326;
    sc_signal< sc_lv<6> > i_0_reg_338;
    sc_signal< sc_lv<7> > j_0_reg_349;
    sc_signal< sc_lv<2> > p_0103_0_reg_373;
    sc_signal< sc_lv<6> > i3_0_reg_385;
    sc_signal< sc_lv<7> > j4_0_reg_396;
    sc_signal< sc_lv<7> > i5_0_reg_417;
    sc_signal< sc_lv<64> > p_res_digits_data_V_q0;
    sc_signal< sc_lv<64> > reg_439;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< bool > ap_block_state15_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state17_pp2_stage1_iter1;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln338_reg_965;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< bool > ap_block_state20_pp3_stage1_iter0;
    sc_signal< bool > ap_block_state22_pp3_stage1_iter1;
    sc_signal< bool > ap_block_pp3_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln352_reg_1020;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_state29_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state30_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state31_pp4_stage0_iter2;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln364_reg_1080;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln54_fu_444_p2;
    sc_signal< sc_lv<1> > icmp_ln54_reg_850;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln54_reg_850_pp0_iter1_reg;
    sc_signal< sc_lv<6> > i_27_fu_450_p2;
    sc_signal< sc_lv<6> > i_27_reg_854;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln59_fu_456_p1;
    sc_signal< sc_lv<64> > zext_ln59_reg_859;
    sc_signal< sc_lv<64> > zext_ln59_reg_859_pp0_iter1_reg;
    sc_signal< sc_lv<64> > z0_digits_data_V_loa_reg_874;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<64> > z2_digits_data_V_loa_reg_880;
    sc_signal< sc_lv<65> > add_ln700_fu_473_p2;
    sc_signal< sc_lv<65> > add_ln700_reg_886;
    sc_signal< sc_lv<64> > add_ln209_6_fu_484_p2;
    sc_signal< sc_lv<64> > add_ln209_6_reg_891;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > add2_tmp_bits_fu_520_p2;
    sc_signal< sc_lv<32> > add2_tmp_bits_reg_901;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > exitcond_i_fu_525_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_906;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_906_pp1_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_906_pp1_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_906_pp1_iter3_reg;
    sc_signal< sc_lv<6> > i_28_fu_531_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > zext_ln81_fu_537_p1;
    sc_signal< sc_lv<64> > zext_ln81_reg_915;
    sc_signal< sc_lv<64> > zext_ln81_reg_915_pp1_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln81_reg_915_pp1_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln81_reg_915_pp1_iter3_reg;
    sc_signal< sc_lv<64> > cross_mul_digits_dat_4_reg_930;
    sc_signal< sc_lv<64> > add2_digits_data_V_q0;
    sc_signal< sc_lv<64> > add2_digits_data_V_l_reg_935;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<65> > tmp_V_18_fu_549_p2;
    sc_signal< sc_lv<65> > tmp_V_18_reg_940;
    sc_signal< sc_lv<1> > tmp_3_reg_946;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<64> > add_ln700_21_fu_587_p2;
    sc_signal< sc_lv<64> > add_ln700_21_reg_951;
    sc_signal< sc_lv<32> > z1_tmp_bits_fu_606_p2;
    sc_signal< sc_lv<32> > z1_tmp_bits_reg_956;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > icmp_ln334_fu_612_p2;
    sc_signal< sc_lv<1> > icmp_ln334_reg_961;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_428_ap_ready;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_428_ap_done;
    sc_signal< sc_lv<1> > icmp_ln338_fu_617_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state14_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state16_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln338_reg_965_pp2_iter1_reg;
    sc_signal< sc_lv<6> > i_fu_623_p2;
    sc_signal< sc_lv<6> > i_reg_969;
    sc_signal< sc_lv<6> > p_res_digits_data_V_a_reg_979;
    sc_signal< sc_lv<6> > p_res_digits_data_V_a_reg_979_pp2_iter1_reg;
    sc_signal< sc_lv<64> > lhs_digits_data_V_lo_reg_984;
    sc_signal< sc_lv<7> > j_fu_639_p2;
    sc_signal< sc_lv<7> > j_reg_990;
    sc_signal< sc_lv<65> > tmp_V_23_fu_656_p2;
    sc_signal< sc_lv<65> > tmp_V_23_reg_995;
    sc_signal< sc_lv<64> > add_ln209_fu_668_p2;
    sc_signal< sc_lv<64> > add_ln209_reg_1000;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<3> > zext_ln348_fu_696_p1;
    sc_signal< sc_lv<3> > zext_ln348_reg_1010;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<1> > icmp_ln348_fu_700_p2;
    sc_signal< sc_lv<1> > icmp_ln348_reg_1016;
    sc_signal< sc_lv<1> > icmp_ln352_fu_705_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state19_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state21_pp3_stage0_iter1;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln352_reg_1020_pp3_iter1_reg;
    sc_signal< sc_lv<6> > i_29_fu_711_p2;
    sc_signal< sc_lv<6> > i_29_reg_1024;
    sc_signal< sc_lv<6> > p_res_digits_data_V_a_3_reg_1034;
    sc_signal< sc_lv<6> > p_res_digits_data_V_a_3_reg_1034_pp3_iter1_reg;
    sc_signal< sc_lv<64> > rhs_digits_data_V_lo_reg_1039;
    sc_signal< sc_lv<7> > j_5_fu_727_p2;
    sc_signal< sc_lv<7> > j_5_reg_1045;
    sc_signal< sc_lv<65> > tmp_V_24_fu_744_p2;
    sc_signal< sc_lv<65> > tmp_V_24_reg_1050;
    sc_signal< sc_lv<64> > add_ln209_5_fu_756_p2;
    sc_signal< sc_lv<64> > add_ln209_5_reg_1055;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<3> > p_res_tmp_bits_fu_788_p2;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<32> > grp_fu_793_p2;
    sc_signal< sc_lv<32> > mul_ln362_reg_1070;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<32> > p_res_tmp_bits_3_fu_801_p2;
    sc_signal< sc_lv<32> > p_res_tmp_bits_3_reg_1075;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<1> > icmp_ln364_fu_806_p2;
    sc_signal< sc_lv<1> > icmp_ln364_reg_1080_pp4_iter1_reg;
    sc_signal< sc_lv<7> > i_30_fu_812_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<64> > zext_ln367_fu_818_p1;
    sc_signal< sc_lv<64> > zext_ln367_reg_1089;
    sc_signal< sc_lv<64> > zext_ln367_reg_1089_pp4_iter1_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state14;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state19;
    sc_signal< bool > ap_block_pp3_stage1_subdone;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state29;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_lv<5> > add2_digits_data_V_address0;
    sc_signal< sc_logic > add2_digits_data_V_ce0;
    sc_signal< sc_logic > add2_digits_data_V_we0;
    sc_signal< sc_lv<5> > z1_digits_data_V_address0;
    sc_signal< sc_logic > z1_digits_data_V_ce0;
    sc_signal< sc_logic > z1_digits_data_V_we0;
    sc_signal< sc_lv<64> > z1_digits_data_V_q0;
    sc_signal< sc_lv<6> > p_res_digits_data_V_address0;
    sc_signal< sc_logic > p_res_digits_data_V_ce0;
    sc_signal< sc_logic > p_res_digits_data_V_we0;
    sc_signal< sc_lv<64> > p_res_digits_data_V_d0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_428_ap_start;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_428_ap_idle;
    sc_signal< sc_lv<5> > grp_CAT_I_I_I_O_1_fu_428_x0_digits_data_V_address0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_428_x0_digits_data_V_ce0;
    sc_signal< sc_lv<5> > grp_CAT_I_I_I_O_1_fu_428_x1_digits_data_V_address0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_428_x1_digits_data_V_ce0;
    sc_signal< sc_lv<5> > grp_CAT_I_I_I_O_1_fu_428_x2_digits_data_V_address0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_428_x2_digits_data_V_ce0;
    sc_signal< sc_lv<6> > grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_address0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_ce0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_we0;
    sc_signal< sc_lv<64> > grp_CAT_I_I_I_O_1_fu_428_w_digits_data_V_d0;
    sc_signal< sc_lv<6> > ap_phi_mux_i_0_i_phi_fu_296_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > ap_phi_mux_op2_assign_phi_fu_307_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<6> > ap_phi_mux_i_0_phi_fu_342_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<7> > ap_phi_mux_j_0_phi_fu_353_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_p_res_tmp_bits_0_phi_fu_365_p4;
    sc_signal< sc_lv<2> > p_res_tmp_bits_0_reg_361;
    sc_signal< sc_lv<6> > ap_phi_mux_i3_0_phi_fu_389_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<7> > ap_phi_mux_j4_0_phi_fu_400_p4;
    sc_signal< sc_lv<3> > p_res_tmp_bits_1_reg_408;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_428_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln341_fu_629_p1;
    sc_signal< sc_lv<64> > zext_ln342_fu_634_p1;
    sc_signal< sc_lv<64> > zext_ln355_fu_717_p1;
    sc_signal< sc_lv<64> > zext_ln356_fu_722_p1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< bool > ap_block_pp3_stage1;
    sc_signal< sc_lv<65> > zext_ln209_fu_466_p1;
    sc_signal< sc_lv<65> > zext_ln54_fu_462_p1;
    sc_signal< sc_lv<64> > zext_ln700_26_fu_469_p1;
    sc_signal< sc_lv<64> > add_ln209_14_fu_479_p2;
    sc_signal< sc_lv<66> > zext_ln700_27_fu_492_p1;
    sc_signal< sc_lv<66> > zext_ln700_fu_489_p1;
    sc_signal< sc_lv<66> > tmp_V_17_fu_495_p2;
    sc_signal< sc_lv<32> > zext_ln64_fu_511_p1;
    sc_signal< sc_lv<32> > add_ln64_fu_515_p2;
    sc_signal< sc_lv<65> > zext_ln180_fu_543_p1;
    sc_signal< sc_lv<65> > zext_ln701_fu_546_p1;
    sc_signal< sc_lv<65> > select_ln701_fu_555_p3;
    sc_signal< sc_lv<65> > tmp_V_19_fu_574_p2;
    sc_signal< sc_lv<64> > trunc_ln701_fu_571_p1;
    sc_signal< sc_lv<64> > select_ln701_2_fu_563_p3;
    sc_signal< sc_lv<32> > p_neg207_i_fu_593_p3;
    sc_signal< sc_lv<32> > add_ln96_fu_601_p2;
    sc_signal< sc_lv<32> > icmp_ln334_fu_612_p0;
    sc_signal< sc_lv<65> > zext_ln700_28_fu_649_p1;
    sc_signal< sc_lv<65> > zext_ln338_fu_645_p1;
    sc_signal< sc_lv<64> > zext_ln700_30_fu_652_p1;
    sc_signal< sc_lv<64> > add_ln209_15_fu_662_p2;
    sc_signal< sc_lv<66> > zext_ln700_31_fu_677_p1;
    sc_signal< sc_lv<66> > zext_ln700_29_fu_673_p1;
    sc_signal< sc_lv<66> > tmp_V_fu_680_p2;
    sc_signal< sc_lv<32> > icmp_ln348_fu_700_p0;
    sc_signal< sc_lv<65> > zext_ln700_32_fu_737_p1;
    sc_signal< sc_lv<65> > zext_ln352_fu_733_p1;
    sc_signal< sc_lv<64> > zext_ln700_34_fu_740_p1;
    sc_signal< sc_lv<64> > add_ln209_16_fu_750_p2;
    sc_signal< sc_lv<66> > zext_ln700_35_fu_765_p1;
    sc_signal< sc_lv<66> > zext_ln700_33_fu_761_p1;
    sc_signal< sc_lv<66> > tmp_V_22_fu_768_p2;
    sc_signal< sc_lv<3> > zext_ln360_fu_784_p1;
    sc_signal< sc_lv<32> > zext_ln362_fu_797_p1;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_pp0_stage0;
    static const sc_lv<20> ap_ST_fsm_pp0_stage1;
    static const sc_lv<20> ap_ST_fsm_state6;
    static const sc_lv<20> ap_ST_fsm_pp1_stage0;
    static const sc_lv<20> ap_ST_fsm_state12;
    static const sc_lv<20> ap_ST_fsm_state13;
    static const sc_lv<20> ap_ST_fsm_pp2_stage0;
    static const sc_lv<20> ap_ST_fsm_pp2_stage1;
    static const sc_lv<20> ap_ST_fsm_state18;
    static const sc_lv<20> ap_ST_fsm_pp3_stage0;
    static const sc_lv<20> ap_ST_fsm_pp3_stage1;
    static const sc_lv<20> ap_ST_fsm_state23;
    static const sc_lv<20> ap_ST_fsm_state24;
    static const sc_lv<20> ap_ST_fsm_state25;
    static const sc_lv<20> ap_ST_fsm_state26;
    static const sc_lv<20> ap_ST_fsm_state27;
    static const sc_lv<20> ap_ST_fsm_state28;
    static const sc_lv<20> ap_ST_fsm_pp4_stage0;
    static const sc_lv<20> ap_ST_fsm_state32;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<65> ap_const_lv65_1FFFFFFFFFFFFFFFF;
    static const sc_lv<65> ap_const_lv65_0;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_40;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add2_digits_data_V_address0();
    void thread_add2_digits_data_V_ce0();
    void thread_add2_digits_data_V_we0();
    void thread_add2_tmp_bits_fu_520_p2();
    void thread_add_ln209_14_fu_479_p2();
    void thread_add_ln209_15_fu_662_p2();
    void thread_add_ln209_16_fu_750_p2();
    void thread_add_ln209_5_fu_756_p2();
    void thread_add_ln209_6_fu_484_p2();
    void thread_add_ln209_fu_668_p2();
    void thread_add_ln64_fu_515_p2();
    void thread_add_ln700_21_fu_587_p2();
    void thread_add_ln700_fu_473_p2();
    void thread_add_ln96_fu_601_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp3_stage1();
    void thread_ap_block_pp3_stage1_11001();
    void thread_ap_block_pp3_stage1_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp1_stage0_iter3();
    void thread_ap_block_state11_pp1_stage0_iter4();
    void thread_ap_block_state14_pp2_stage0_iter0();
    void thread_ap_block_state15_pp2_stage1_iter0();
    void thread_ap_block_state16_pp2_stage0_iter1();
    void thread_ap_block_state17_pp2_stage1_iter1();
    void thread_ap_block_state19_pp3_stage0_iter0();
    void thread_ap_block_state20_pp3_stage1_iter0();
    void thread_ap_block_state21_pp3_stage0_iter1();
    void thread_ap_block_state22_pp3_stage1_iter1();
    void thread_ap_block_state29_pp4_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp4_stage0_iter1();
    void thread_ap_block_state31_pp4_stage0_iter2();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state7_pp1_stage0_iter0();
    void thread_ap_block_state8_pp1_stage0_iter1();
    void thread_ap_block_state9_pp1_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state7();
    void thread_ap_condition_pp2_exit_iter0_state14();
    void thread_ap_condition_pp3_exit_iter0_state19();
    void thread_ap_condition_pp4_exit_iter0_state29();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_i3_0_phi_fu_389_p4();
    void thread_ap_phi_mux_i_0_i_phi_fu_296_p4();
    void thread_ap_phi_mux_i_0_phi_fu_342_p4();
    void thread_ap_phi_mux_j4_0_phi_fu_400_p4();
    void thread_ap_phi_mux_j_0_phi_fu_353_p4();
    void thread_ap_phi_mux_op2_assign_phi_fu_307_p4();
    void thread_ap_phi_mux_p_res_tmp_bits_0_phi_fu_365_p4();
    void thread_ap_ready();
    void thread_cross_mul_digits_data_V_address0();
    void thread_cross_mul_digits_data_V_ce0();
    void thread_exitcond_i_fu_525_p2();
    void thread_grp_CAT_I_I_I_O_1_fu_428_ap_start();
    void thread_i_27_fu_450_p2();
    void thread_i_28_fu_531_p2();
    void thread_i_29_fu_711_p2();
    void thread_i_30_fu_812_p2();
    void thread_i_fu_623_p2();
    void thread_icmp_ln334_fu_612_p0();
    void thread_icmp_ln334_fu_612_p2();
    void thread_icmp_ln338_fu_617_p2();
    void thread_icmp_ln348_fu_700_p0();
    void thread_icmp_ln348_fu_700_p2();
    void thread_icmp_ln352_fu_705_p2();
    void thread_icmp_ln364_fu_806_p2();
    void thread_icmp_ln54_fu_444_p2();
    void thread_j_5_fu_727_p2();
    void thread_j_fu_639_p2();
    void thread_lhs_digits_data_V_address0();
    void thread_lhs_digits_data_V_ce0();
    void thread_p_neg207_i_fu_593_p3();
    void thread_p_res_digits_data_V_address0();
    void thread_p_res_digits_data_V_ce0();
    void thread_p_res_digits_data_V_d0();
    void thread_p_res_digits_data_V_we0();
    void thread_p_res_tmp_bits_3_fu_801_p2();
    void thread_p_res_tmp_bits_fu_788_p2();
    void thread_res_digits_data_V_address0();
    void thread_res_digits_data_V_ce0();
    void thread_res_digits_data_V_d0();
    void thread_res_digits_data_V_we0();
    void thread_res_tmp_bits();
    void thread_res_tmp_bits_ap_vld();
    void thread_rhs_digits_data_V_address0();
    void thread_rhs_digits_data_V_ce0();
    void thread_select_ln701_2_fu_563_p3();
    void thread_select_ln701_fu_555_p3();
    void thread_tmp_V_17_fu_495_p2();
    void thread_tmp_V_18_fu_549_p2();
    void thread_tmp_V_19_fu_574_p2();
    void thread_tmp_V_22_fu_768_p2();
    void thread_tmp_V_23_fu_656_p2();
    void thread_tmp_V_24_fu_744_p2();
    void thread_tmp_V_fu_680_p2();
    void thread_trunc_ln701_fu_571_p1();
    void thread_z0_digits_data_V_address0();
    void thread_z0_digits_data_V_ce0();
    void thread_z1_digits_data_V_address0();
    void thread_z1_digits_data_V_ce0();
    void thread_z1_digits_data_V_we0();
    void thread_z1_tmp_bits_fu_606_p2();
    void thread_z2_digits_data_V_address0();
    void thread_z2_digits_data_V_ce0();
    void thread_zext_ln180_fu_543_p1();
    void thread_zext_ln209_fu_466_p1();
    void thread_zext_ln338_fu_645_p1();
    void thread_zext_ln341_fu_629_p1();
    void thread_zext_ln342_fu_634_p1();
    void thread_zext_ln348_fu_696_p1();
    void thread_zext_ln352_fu_733_p1();
    void thread_zext_ln355_fu_717_p1();
    void thread_zext_ln356_fu_722_p1();
    void thread_zext_ln360_fu_784_p1();
    void thread_zext_ln362_fu_797_p1();
    void thread_zext_ln367_fu_818_p1();
    void thread_zext_ln54_fu_462_p1();
    void thread_zext_ln59_fu_456_p1();
    void thread_zext_ln64_fu_511_p1();
    void thread_zext_ln700_26_fu_469_p1();
    void thread_zext_ln700_27_fu_492_p1();
    void thread_zext_ln700_28_fu_649_p1();
    void thread_zext_ln700_29_fu_673_p1();
    void thread_zext_ln700_30_fu_652_p1();
    void thread_zext_ln700_31_fu_677_p1();
    void thread_zext_ln700_32_fu_737_p1();
    void thread_zext_ln700_33_fu_761_p1();
    void thread_zext_ln700_34_fu_740_p1();
    void thread_zext_ln700_35_fu_765_p1();
    void thread_zext_ln700_fu_489_p1();
    void thread_zext_ln701_fu_546_p1();
    void thread_zext_ln81_fu_537_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
