
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.053752                       # Number of seconds simulated
sim_ticks                                 53752442751                       # Number of ticks simulated
final_tick                                53752442751                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 568114                       # Simulator instruction rate (inst/s)
host_op_rate                                  1181149                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1132001414                       # Simulator tick rate (ticks/s)
host_mem_usage                                2203656                       # Number of bytes of host memory used
host_seconds                                    47.48                       # Real time elapsed on the host
sim_insts                                    26976551                       # Number of instructions simulated
sim_ops                                      56086193                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.mem_ctr1.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.mem_ctr1.bytes_read::cpu.inst            37168                       # Number of bytes read from this memory
system.mem_ctr1.bytes_read::cpu.data          1087824                       # Number of bytes read from this memory
system.mem_ctr1.bytes_read::total             1124992                       # Number of bytes read from this memory
system.mem_ctr1.bytes_inst_read::cpu.inst        37168                       # Number of instructions bytes read from this memory
system.mem_ctr1.bytes_inst_read::total          37168                       # Number of instructions bytes read from this memory
system.mem_ctr1.num_reads::cpu.inst              2323                       # Number of read requests responded to by this memory
system.mem_ctr1.num_reads::cpu.data             67989                       # Number of read requests responded to by this memory
system.mem_ctr1.num_reads::total                70312                       # Number of read requests responded to by this memory
system.mem_ctr1.bw_read::cpu.inst              691466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_read::cpu.data            20237666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_read::total               20929133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_inst_read::cpu.inst         691466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_inst_read::total            691466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_total::cpu.inst             691466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::cpu.data           20237666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::total              20929133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.readReqs                        70312                       # Number of read requests accepted
system.mem_ctr1.writeReqs                           0                       # Number of write requests accepted
system.mem_ctr1.readBursts                      70312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctr1.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctr1.bytesReadDRAM                 4499968                       # Total number of bytes read from DRAM
system.mem_ctr1.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctr1.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctr1.bytesReadSys                  1124992                       # Total read bytes from the system interface side
system.mem_ctr1.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctr1.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctr1.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctr1.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctr1.perBankRdBursts::0               3707                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::1               4083                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::2               4413                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::3               4791                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::4               5175                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::5               4742                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::6               4755                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::7               4789                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::8               4842                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::9               4672                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::10              4359                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::11              3771                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::12              3859                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::13              4107                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::14              4425                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::15              3822                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctr1.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctr1.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctr1.totGap                    53752371822                       # Total gap between requests
system.mem_ctr1.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::4                  70312                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::6                      0                       # Read request sizes (log2)
system.mem_ctr1.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctr1.rdQLenPdf::0                    70312                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctr1.bytesPerActivate::samples         5674                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::mean     792.623194                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::gmean    574.136050                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::stdev    386.347948                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::0-127           823     14.50%     14.50% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::128-255          323      5.69%     20.20% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::256-383          132      2.33%     22.52% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::384-511          133      2.34%     24.87% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::512-639           37      0.65%     25.52% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::640-767           81      1.43%     26.95% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::768-895           60      1.06%     28.00% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::896-1023           28      0.49%     28.50% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::1024-1151         4057     71.50%    100.00% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::total          5674                       # Bytes accessed per row activation
system.mem_ctr1.totQLat                     678846613                       # Total ticks spent queuing
system.mem_ctr1.totMemAccLat               1997196613                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctr1.totBusLat                   351560000                       # Total ticks spent in databus transfers
system.mem_ctr1.avgQLat                       9654.78                       # Average queueing delay per DRAM burst
system.mem_ctr1.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctr1.avgMemAccLat                 28404.78                       # Average memory access latency per DRAM burst
system.mem_ctr1.avgRdBW                         83.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctr1.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctr1.avgRdBWSys                      20.93                       # Average system read bandwidth in MiByte/s
system.mem_ctr1.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctr1.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctr1.busUtil                          0.65                       # Data bus utilization in percentage
system.mem_ctr1.busUtilRead                      0.65                       # Data bus utilization in percentage for reads
system.mem_ctr1.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctr1.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctr1.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctr1.readRowHits                     64632                       # Number of row buffer hits during reads
system.mem_ctr1.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctr1.readRowHitRate                  91.92                       # Row buffer hit rate for reads
system.mem_ctr1.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctr1.avgGap                      764483.61                       # Average gap between requests
system.mem_ctr1.pageHitRate                     91.92                       # Row buffer hit rate, read and write combined
system.mem_ctr1_0.actEnergy                  20091960                       # Energy for activate commands per rank (pJ)
system.mem_ctr1_0.preEnergy                  10675335                       # Energy for precharge commands per rank (pJ)
system.mem_ctr1_0.readEnergy                260288700                       # Energy for read commands per rank (pJ)
system.mem_ctr1_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctr1_0.refreshEnergy          244012080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctr1_0.actBackEnergy             467670750                       # Energy for active background per rank (pJ)
system.mem_ctr1_0.preBackEnergy              19495200                       # Energy for precharge background per rank (pJ)
system.mem_ctr1_0.actPowerDownEnergy        800782170                       # Energy for active power-down per rank (pJ)
system.mem_ctr1_0.prePowerDownEnergy         66123360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctr1_0.selfRefreshEnergy       12186647220                       # Energy for self refresh per rank (pJ)
system.mem_ctr1_0.totalEnergy             14075786775                       # Total energy per rank (pJ)
system.mem_ctr1_0.averagePower             261.863202                       # Core power per rank (mW)
system.mem_ctr1_0.totalIdleTime           52675396265                       # Total Idle time Per DRAM Rank
system.mem_ctr1_0.memoryStateTime::IDLE      15805659                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::REF      103298000                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::SREF   50747783222                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::PRE_PDN    172203176                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::ACT      957191021                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::ACT_PDN   1756161673                       # Time in different power states
system.mem_ctr1_1.actEnergy                  20463240                       # Energy for activate commands per rank (pJ)
system.mem_ctr1_1.preEnergy                  10857495                       # Energy for precharge commands per rank (pJ)
system.mem_ctr1_1.readEnergy                241738980                       # Energy for read commands per rank (pJ)
system.mem_ctr1_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctr1_1.refreshEnergy          223114320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctr1_1.actBackEnergy             432330180                       # Energy for active background per rank (pJ)
system.mem_ctr1_1.preBackEnergy              19922880                       # Energy for precharge background per rank (pJ)
system.mem_ctr1_1.actPowerDownEnergy        729804060                       # Energy for active power-down per rank (pJ)
system.mem_ctr1_1.prePowerDownEnergy         61445280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctr1_1.selfRefreshEnergy       12243604200                       # Energy for self refresh per rank (pJ)
system.mem_ctr1_1.totalEnergy             13983280635                       # Total energy per rank (pJ)
system.mem_ctr1_1.averagePower             260.142236                       # Core power per rank (mW)
system.mem_ctr1_1.totalIdleTime           52752449076                       # Total Idle time Per DRAM Rank
system.mem_ctr1_1.memoryStateTime::IDLE      14920356                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::REF       94446000                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::SREF   50992008011                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::PRE_PDN    160000339                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::ACT      890588799                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::ACT_PDN   1600479246                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    13001708                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5665997                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         28713                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    41849984                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     53752442751                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        161418747                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    26976551                       # Number of instructions committed
system.cpu.committedOps                      56086193                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              55759562                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        2695                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4630293                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     55759562                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           122077655                       # number of times the integer registers were read
system.cpu.num_int_register_writes           46846408                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27661470                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            22180161                       # number of times the CC registers were written
system.cpu.num_mem_refs                      18667698                       # number of memory refs
system.cpu.num_load_insts                    13001704                       # Number of load instructions
system.cpu.num_store_insts                    5665994                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  161418747                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           4635070                       # Number of branches fetched
system.cpu.op_class::No_OpClass                326389      0.58%      0.58% # Class of executed instruction
system.cpu.op_class::IntAlu                  36561207     65.19%     65.77% # Class of executed instruction
system.cpu.op_class::IntMult                      207      0.00%     65.77% # Class of executed instruction
system.cpu.op_class::IntDiv                    530692      0.95%     66.72% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::MemRead                 13001704     23.18%     89.90% # Class of executed instruction
system.cpu.op_class::MemWrite                 5665994     10.10%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   56086193                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1148453                       # number of replacements
system.cpu.dcache.tags.tagsinuse         16141.492088                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17502868                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1164837                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.026023                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            154512                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 16141.492088                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.985198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          892                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         5667                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         9795                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38500247                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38500247                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     12933613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12933613                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4569255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4569255                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      17502868                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17502868                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     17502868                       # number of overall hits
system.cpu.dcache.overall_hits::total        17502868                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        68095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         68095                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1096742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1096742                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1164837                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1164837                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1164837                       # number of overall misses
system.cpu.dcache.overall_misses::total       1164837                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    901954143                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    901954143                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13162635522                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13162635522                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  14064589665                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14064589665                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  14064589665                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14064589665                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     13001708                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13001708                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5665997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5665997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     18667705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18667705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     18667705                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18667705                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005237                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.193566                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.193566                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.062399                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062399                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.062399                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062399                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13245.526735                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13245.526735                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 12001.578787                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12001.578787                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12074.298520                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12074.298520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12074.298520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12074.298520                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1146866                       # number of writebacks
system.cpu.dcache.writebacks::total           1146866                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        68095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        68095                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1096742                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1096742                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1164837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1164837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1164837                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1164837                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    856602873                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    856602873                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  12432205350                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12432205350                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  13288808223                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13288808223                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  13288808223                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13288808223                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.193566                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.193566                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.062399                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062399                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.062399                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062399                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12579.526735                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12579.526735                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11335.578787                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11335.578787                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11408.298520                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11408.298520                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11408.298520                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11408.298520                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               282                       # number of replacements
system.cpu.icache.tags.tagsinuse          1607.536864                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41847660                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2324                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18006.738382                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             76590                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1607.536864                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.392465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.392465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2042                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1461                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.498535                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          83702292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         83702292                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41847660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41847660                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41847660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41847660                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41847660                       # number of overall hits
system.cpu.icache.overall_hits::total        41847660                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2324                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2324                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2324                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2324                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2324                       # number of overall misses
system.cpu.icache.overall_misses::total          2324                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    160405434                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    160405434                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    160405434                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    160405434                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    160405434                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    160405434                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     41849984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     41849984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     41849984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     41849984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     41849984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     41849984                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69021.271084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69021.271084                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 69021.271084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69021.271084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 69021.271084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69021.271084                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2324                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2324                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2324                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2324                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2324                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2324                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    158857650                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158857650                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    158857650                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158857650                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    158857650                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158857650                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68355.271084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68355.271084                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68355.271084                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68355.271084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68355.271084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68355.271084                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        2315896                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests      1148735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               70419                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1146866                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1869                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq            1096742                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp           1096742                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          70419                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4930                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3478127                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3483057                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        37184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     36987248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 37024432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1167161                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1167161    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1167161                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           1153099746                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1547784                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           775781442                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse            63690.772840                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2245584                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                70312                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                31.937422                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                69597                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst  1734.956948                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 61955.815892                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.006618                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.236343                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.242961                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        70312                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1055                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2474                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        66649                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.268219                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             18597480                       # Number of tag accesses
system.l2cache.tags.data_accesses            18597480                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks      1146866                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1146866                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data       1033854                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1033854                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        62994                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        62995                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst                1                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data          1096848                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1096849                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst               1                       # number of overall hits
system.l2cache.overall_hits::cpu.data         1096848                       # number of overall hits
system.l2cache.overall_hits::total            1096849                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        62888                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          62888                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         2323                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         5101                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7424                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           2323                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          67989                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             70312                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          2323                       # number of overall misses
system.l2cache.overall_misses::cpu.data         67989                       # number of overall misses
system.l2cache.overall_misses::total            70312                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   4106819070                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   4106819070                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    156528981                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    348058926                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    504587907                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    156528981                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   4454877996                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   4611406977                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    156528981                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   4454877996                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   4611406977                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks      1146866                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1146866                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data      1096742                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1096742                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         2324                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        68095                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        70419                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         2324                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data      1164837                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1167161                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         2324                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data      1164837                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1167161                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.057341                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.057341                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.999570                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.074910                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.105426                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.999570                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.058368                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.060242                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.999570                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.058368                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.060242                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 65303.699752                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65303.699752                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 67382.256134                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 68233.469124                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67967.121094                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 67382.256134                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 65523.511097                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65584.921166                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 67382.256134                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 65523.511097                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65584.921166                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data        62888                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        62888                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         2323                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         5101                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7424                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         2323                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        67989                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        70312                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         2323                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        67989                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        70312                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   3687984990                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   3687984990                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst    141057801                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    314086266                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    455144067                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst    141057801                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   4002071256                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4143129057                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst    141057801                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   4002071256                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   4143129057                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.057341                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.057341                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.999570                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.074910                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.105426                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.999570                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.058368                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.060242                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.999570                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.058368                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.060242                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58643.699752                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58643.699752                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 60722.256134                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 61573.469124                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61307.121094                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60722.256134                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 58863.511097                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58924.921166                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60722.256134                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 58863.511097                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58924.921166                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         70312                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  53752442751                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7424                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62888                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62888                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7424                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctr1.port       140624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       140624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 140624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctr1.port      1124992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1124992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1124992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             70312                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   70312    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               70312                       # Request fanout histogram
system.membus.reqLayer2.occupancy            23413896                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           60689460                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
