// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/30/2019 02:41:24"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pruebaControl (
	clk,
	opcode,
	reset,
	pcWrite,
	branch,
	IorD,
	memRead,
	memWrite,
	memToReg,
	IRwrite,
	PCsrc,
	aluOP,
	aluSrcA,
	aluSrcB,
	regWrite,
	regDst,
	estado1,
	estado2,
	estado3,
	estado4,
	salida);
input 	clk;
input 	[5:0] opcode;
input 	reset;
output 	pcWrite;
output 	branch;
output 	IorD;
output 	memRead;
output 	memWrite;
output 	memToReg;
output 	IRwrite;
output 	[1:0] PCsrc;
output 	[2:0] aluOP;
output 	aluSrcA;
output 	[1:0] aluSrcB;
output 	regWrite;
output 	regDst;
output 	[6:0] estado1;
output 	[6:0] estado2;
output 	[6:0] estado3;
output 	[6:0] estado4;
output 	salida;

// Design Ports Information
// pcWrite	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// branch	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IorD	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memRead	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memWrite	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memToReg	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IRwrite	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCsrc[0]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCsrc[1]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOP[0]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOP[1]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOP[2]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluSrcA	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluSrcB[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluSrcB[1]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regWrite	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regDst	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// opcode[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \control|state~23_combout ;
wire \control|state~34_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \control|state.paso~regout ;
wire \control|state~31_combout ;
wire \control|state.Execute~regout ;
wire \control|state~28_combout ;
wire \control|state.division~regout ;
wire \control|state~33_combout ;
wire \control|state.addi~regout ;
wire \control|state~30_combout ;
wire \control|state.slt~regout ;
wire \control|WideOr4~0_combout ;
wire \control|WideOr11~0_combout ;
wire \control|state.aluWriteBack~regout ;
wire \control|state~25_combout ;
wire \control|state~32_combout ;
wire \control|state.memAddr~regout ;
wire \control|state~26_combout ;
wire \control|state.memReadSig~regout ;
wire \control|state.memWriteBack~regout ;
wire \control|state~27_combout ;
wire \control|state.memWriteSig~regout ;
wire \control|WideOr6~0_combout ;
wire \control|WideOr10~combout ;
wire \control|state.fetch~regout ;
wire \control|state.decode~0_combout ;
wire \control|state.decode~regout ;
wire \control|state~21_combout ;
wire \control|state~20_combout ;
wire \control|state~22_combout ;
wire \control|state.jump~regout ;
wire \control|pcWrite~0_combout ;
wire \control|pcWrite~regout ;
wire \control|state~24_combout ;
wire \control|state.branchSig~regout ;
wire \control|branch~regout ;
wire \control|IorD~0_combout ;
wire \control|IorD~regout ;
wire \control|WideOr9~0_combout ;
wire \control|memRead~regout ;
wire \control|memWrite~regout ;
wire \control|memToReg~feeder_combout ;
wire \control|memToReg~regout ;
wire \control|IRwrite~0_combout ;
wire \control|IRwrite~regout ;
wire \control|PCsrc[1]~feeder_combout ;
wire \control|aluOP~0_combout ;
wire \control|state~29_combout ;
wire \control|state.multiplicacion~regout ;
wire \control|WideOr12~combout ;
wire \control|aluOP[2]~feeder_combout ;
wire \control|WideOr13~combout ;
wire \control|aluSrcA~regout ;
wire \control|aluSrcB~0_combout ;
wire \control|WideOr14~combout ;
wire \control|WideOr15~0_combout ;
wire \control|regWrite~regout ;
wire \control|regDst~feeder_combout ;
wire \control|regDst~regout ;
wire \control|WideOr2~0_combout ;
wire \control|estado3[0]~feeder_combout ;
wire \control|WideOr4~1_combout ;
wire \control|WideOr3~0_combout ;
wire \control|estado3~0_combout ;
wire \control|WideOr1~0_combout ;
wire \control|WideOr0~combout ;
wire \control|WideOr9~combout ;
wire \control|estado4~0_combout ;
wire \control|WideOr8~combout ;
wire \control|WideOr7~combout ;
wire \control|WideOr6~combout ;
wire \control|WideOr5~0_combout ;
wire \control|WideOr5~combout ;
wire [6:0] \control|estado4 ;
wire [6:0] \control|estado3 ;
wire [1:0] \control|aluSrcB ;
wire [2:0] \control|aluOP ;
wire [1:0] \control|PCsrc ;
wire [5:0] \opcode~combout ;


// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[0]));
// synopsys translate_off
defparam \opcode[0]~I .input_async_reset = "none";
defparam \opcode[0]~I .input_power_up = "low";
defparam \opcode[0]~I .input_register_mode = "none";
defparam \opcode[0]~I .input_sync_reset = "none";
defparam \opcode[0]~I .oe_async_reset = "none";
defparam \opcode[0]~I .oe_power_up = "low";
defparam \opcode[0]~I .oe_register_mode = "none";
defparam \opcode[0]~I .oe_sync_reset = "none";
defparam \opcode[0]~I .operation_mode = "input";
defparam \opcode[0]~I .output_async_reset = "none";
defparam \opcode[0]~I .output_power_up = "low";
defparam \opcode[0]~I .output_register_mode = "none";
defparam \opcode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[4]));
// synopsys translate_off
defparam \opcode[4]~I .input_async_reset = "none";
defparam \opcode[4]~I .input_power_up = "low";
defparam \opcode[4]~I .input_register_mode = "none";
defparam \opcode[4]~I .input_sync_reset = "none";
defparam \opcode[4]~I .oe_async_reset = "none";
defparam \opcode[4]~I .oe_power_up = "low";
defparam \opcode[4]~I .oe_register_mode = "none";
defparam \opcode[4]~I .oe_sync_reset = "none";
defparam \opcode[4]~I .operation_mode = "input";
defparam \opcode[4]~I .output_async_reset = "none";
defparam \opcode[4]~I .output_power_up = "low";
defparam \opcode[4]~I .output_register_mode = "none";
defparam \opcode[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[3]));
// synopsys translate_off
defparam \opcode[3]~I .input_async_reset = "none";
defparam \opcode[3]~I .input_power_up = "low";
defparam \opcode[3]~I .input_register_mode = "none";
defparam \opcode[3]~I .input_sync_reset = "none";
defparam \opcode[3]~I .oe_async_reset = "none";
defparam \opcode[3]~I .oe_power_up = "low";
defparam \opcode[3]~I .oe_register_mode = "none";
defparam \opcode[3]~I .oe_sync_reset = "none";
defparam \opcode[3]~I .operation_mode = "input";
defparam \opcode[3]~I .output_async_reset = "none";
defparam \opcode[3]~I .output_power_up = "low";
defparam \opcode[3]~I .output_register_mode = "none";
defparam \opcode[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N10
cycloneii_lcell_comb \control|state~23 (
// Equation(s):
// \control|state~23_combout  = (!\opcode~combout [5] & (!\opcode~combout [4] & (\control|state.decode~regout  & !\opcode~combout [3])))

	.dataa(\opcode~combout [5]),
	.datab(\opcode~combout [4]),
	.datac(\control|state.decode~regout ),
	.datad(\opcode~combout [3]),
	.cin(gnd),
	.combout(\control|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~23 .lut_mask = 16'h0010;
defparam \control|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[2]));
// synopsys translate_off
defparam \opcode[2]~I .input_async_reset = "none";
defparam \opcode[2]~I .input_power_up = "low";
defparam \opcode[2]~I .input_register_mode = "none";
defparam \opcode[2]~I .input_sync_reset = "none";
defparam \opcode[2]~I .oe_async_reset = "none";
defparam \opcode[2]~I .oe_power_up = "low";
defparam \opcode[2]~I .oe_register_mode = "none";
defparam \opcode[2]~I .oe_sync_reset = "none";
defparam \opcode[2]~I .operation_mode = "input";
defparam \opcode[2]~I .output_async_reset = "none";
defparam \opcode[2]~I .output_power_up = "low";
defparam \opcode[2]~I .output_register_mode = "none";
defparam \opcode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N16
cycloneii_lcell_comb \control|state~34 (
// Equation(s):
// \control|state~34_combout  = (\opcode~combout [1] & (\opcode~combout [0] & (\control|state~23_combout  & \opcode~combout [2])))

	.dataa(\opcode~combout [1]),
	.datab(\opcode~combout [0]),
	.datac(\control|state~23_combout ),
	.datad(\opcode~combout [2]),
	.cin(gnd),
	.combout(\control|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~34 .lut_mask = 16'h8000;
defparam \control|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X48_Y11_N17
cycloneii_lcell_ff \control|state.paso (
	.clk(\clk~combout ),
	.datain(\control|state~34_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.paso~regout ));

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[1]));
// synopsys translate_off
defparam \opcode[1]~I .input_async_reset = "none";
defparam \opcode[1]~I .input_power_up = "low";
defparam \opcode[1]~I .input_register_mode = "none";
defparam \opcode[1]~I .input_sync_reset = "none";
defparam \opcode[1]~I .oe_async_reset = "none";
defparam \opcode[1]~I .oe_power_up = "low";
defparam \opcode[1]~I .oe_register_mode = "none";
defparam \opcode[1]~I .oe_sync_reset = "none";
defparam \opcode[1]~I .operation_mode = "input";
defparam \opcode[1]~I .output_async_reset = "none";
defparam \opcode[1]~I .output_power_up = "low";
defparam \opcode[1]~I .output_register_mode = "none";
defparam \opcode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N26
cycloneii_lcell_comb \control|state~31 (
// Equation(s):
// \control|state~31_combout  = (!\opcode~combout [2] & (!\opcode~combout [1] & (!\opcode~combout [0] & \control|state~23_combout )))

	.dataa(\opcode~combout [2]),
	.datab(\opcode~combout [1]),
	.datac(\opcode~combout [0]),
	.datad(\control|state~23_combout ),
	.cin(gnd),
	.combout(\control|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~31 .lut_mask = 16'h0100;
defparam \control|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N27
cycloneii_lcell_ff \control|state.Execute (
	.clk(\clk~combout ),
	.datain(\control|state~31_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.Execute~regout ));

// Location: LCCOMB_X48_Y11_N18
cycloneii_lcell_comb \control|state~28 (
// Equation(s):
// \control|state~28_combout  = (\opcode~combout [1] & (!\opcode~combout [0] & (\control|state~23_combout  & \opcode~combout [2])))

	.dataa(\opcode~combout [1]),
	.datab(\opcode~combout [0]),
	.datac(\control|state~23_combout ),
	.datad(\opcode~combout [2]),
	.cin(gnd),
	.combout(\control|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~28 .lut_mask = 16'h2000;
defparam \control|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N19
cycloneii_lcell_ff \control|state.division (
	.clk(\clk~combout ),
	.datain(\control|state~28_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.division~regout ));

// Location: LCCOMB_X49_Y11_N14
cycloneii_lcell_comb \control|state~33 (
// Equation(s):
// \control|state~33_combout  = (!\opcode~combout [2] & (!\opcode~combout [1] & (\opcode~combout [0] & \control|state~23_combout )))

	.dataa(\opcode~combout [2]),
	.datab(\opcode~combout [1]),
	.datac(\opcode~combout [0]),
	.datad(\control|state~23_combout ),
	.cin(gnd),
	.combout(\control|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~33 .lut_mask = 16'h1000;
defparam \control|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N15
cycloneii_lcell_ff \control|state.addi (
	.clk(\clk~combout ),
	.datain(\control|state~33_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.addi~regout ));

// Location: LCCOMB_X48_Y11_N26
cycloneii_lcell_comb \control|state~30 (
// Equation(s):
// \control|state~30_combout  = (!\opcode~combout [1] & (\opcode~combout [0] & (\control|state~23_combout  & \opcode~combout [2])))

	.dataa(\opcode~combout [1]),
	.datab(\opcode~combout [0]),
	.datac(\control|state~23_combout ),
	.datad(\opcode~combout [2]),
	.cin(gnd),
	.combout(\control|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~30 .lut_mask = 16'h4000;
defparam \control|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N27
cycloneii_lcell_ff \control|state.slt (
	.clk(\clk~combout ),
	.datain(\control|state~30_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.slt~regout ));

// Location: LCCOMB_X48_Y11_N28
cycloneii_lcell_comb \control|WideOr4~0 (
// Equation(s):
// \control|WideOr4~0_combout  = (!\control|state.multiplicacion~regout  & (!\control|state.division~regout  & (!\control|state.addi~regout  & !\control|state.slt~regout )))

	.dataa(\control|state.multiplicacion~regout ),
	.datab(\control|state.division~regout ),
	.datac(\control|state.addi~regout ),
	.datad(\control|state.slt~regout ),
	.cin(gnd),
	.combout(\control|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr4~0 .lut_mask = 16'h0001;
defparam \control|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N2
cycloneii_lcell_comb \control|WideOr11~0 (
// Equation(s):
// \control|WideOr11~0_combout  = (\control|state.Execute~regout ) # (!\control|WideOr4~0_combout )

	.dataa(vcc),
	.datab(\control|state.Execute~regout ),
	.datac(vcc),
	.datad(\control|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr11~0 .lut_mask = 16'hCCFF;
defparam \control|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N3
cycloneii_lcell_ff \control|state.aluWriteBack (
	.clk(\clk~combout ),
	.datain(\control|WideOr11~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.aluWriteBack~regout ));

// Location: LCCOMB_X49_Y10_N22
cycloneii_lcell_comb \control|state~25 (
// Equation(s):
// \control|state~25_combout  = (!\opcode~combout [2] & (\opcode~combout [0] & (\opcode~combout [1] & !\opcode~combout [4])))

	.dataa(\opcode~combout [2]),
	.datab(\opcode~combout [0]),
	.datac(\opcode~combout [1]),
	.datad(\opcode~combout [4]),
	.cin(gnd),
	.combout(\control|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~25 .lut_mask = 16'h0040;
defparam \control|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N6
cycloneii_lcell_comb \control|state~32 (
// Equation(s):
// \control|state~32_combout  = (\opcode~combout [5] & (\control|state.decode~regout  & \control|state~25_combout ))

	.dataa(\opcode~combout [5]),
	.datab(vcc),
	.datac(\control|state.decode~regout ),
	.datad(\control|state~25_combout ),
	.cin(gnd),
	.combout(\control|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~32 .lut_mask = 16'hA000;
defparam \control|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N7
cycloneii_lcell_ff \control|state.memAddr (
	.clk(\clk~combout ),
	.datain(\control|state~32_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.memAddr~regout ));

// Location: LCCOMB_X49_Y10_N30
cycloneii_lcell_comb \control|state~26 (
// Equation(s):
// \control|state~26_combout  = (\opcode~combout [5] & (\control|state~25_combout  & (!\opcode~combout [3] & \control|state.memAddr~regout )))

	.dataa(\opcode~combout [5]),
	.datab(\control|state~25_combout ),
	.datac(\opcode~combout [3]),
	.datad(\control|state.memAddr~regout ),
	.cin(gnd),
	.combout(\control|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~26 .lut_mask = 16'h0800;
defparam \control|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N31
cycloneii_lcell_ff \control|state.memReadSig (
	.clk(\clk~combout ),
	.datain(\control|state~26_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.memReadSig~regout ));

// Location: LCFF_X49_Y11_N23
cycloneii_lcell_ff \control|state.memWriteBack (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\control|state.memReadSig~regout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.memWriteBack~regout ));

// Location: LCCOMB_X49_Y10_N0
cycloneii_lcell_comb \control|state~27 (
// Equation(s):
// \control|state~27_combout  = (\control|state.memAddr~regout  & (((\opcode~combout [3]) # (!\control|state~25_combout )) # (!\opcode~combout [5])))

	.dataa(\opcode~combout [5]),
	.datab(\control|state~25_combout ),
	.datac(\opcode~combout [3]),
	.datad(\control|state.memAddr~regout ),
	.cin(gnd),
	.combout(\control|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~27 .lut_mask = 16'hF700;
defparam \control|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N1
cycloneii_lcell_ff \control|state.memWriteSig (
	.clk(\clk~combout ),
	.datain(\control|state~27_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.memWriteSig~regout ));

// Location: LCCOMB_X49_Y11_N22
cycloneii_lcell_comb \control|WideOr6~0 (
// Equation(s):
// \control|WideOr6~0_combout  = (!\control|state.jump~regout  & (!\control|state.aluWriteBack~regout  & (!\control|state.memWriteBack~regout  & !\control|state.memWriteSig~regout )))

	.dataa(\control|state.jump~regout ),
	.datab(\control|state.aluWriteBack~regout ),
	.datac(\control|state.memWriteBack~regout ),
	.datad(\control|state.memWriteSig~regout ),
	.cin(gnd),
	.combout(\control|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr6~0 .lut_mask = 16'h0001;
defparam \control|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N4
cycloneii_lcell_comb \control|WideOr10 (
// Equation(s):
// \control|WideOr10~combout  = (!\control|state.branchSig~regout  & (!\control|state.paso~regout  & \control|WideOr6~0_combout ))

	.dataa(\control|state.branchSig~regout ),
	.datab(vcc),
	.datac(\control|state.paso~regout ),
	.datad(\control|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr10 .lut_mask = 16'h0500;
defparam \control|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N5
cycloneii_lcell_ff \control|state.fetch (
	.clk(\clk~combout ),
	.datain(\control|WideOr10~combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.fetch~regout ));

// Location: LCCOMB_X49_Y11_N8
cycloneii_lcell_comb \control|state.decode~0 (
// Equation(s):
// \control|state.decode~0_combout  = !\control|state.fetch~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|state.fetch~regout ),
	.cin(gnd),
	.combout(\control|state.decode~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.decode~0 .lut_mask = 16'h00FF;
defparam \control|state.decode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N9
cycloneii_lcell_ff \control|state.decode (
	.clk(\clk~combout ),
	.datain(\control|state.decode~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.decode~regout ));

// Location: LCCOMB_X49_Y11_N20
cycloneii_lcell_comb \control|state~21 (
// Equation(s):
// \control|state~21_combout  = (\opcode~combout [4]) # ((!\opcode~combout [5] & \opcode~combout [3]))

	.dataa(\opcode~combout [5]),
	.datab(\opcode~combout [4]),
	.datac(vcc),
	.datad(\opcode~combout [3]),
	.cin(gnd),
	.combout(\control|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~21 .lut_mask = 16'hDDCC;
defparam \control|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \opcode[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\opcode~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[5]));
// synopsys translate_off
defparam \opcode[5]~I .input_async_reset = "none";
defparam \opcode[5]~I .input_power_up = "low";
defparam \opcode[5]~I .input_register_mode = "none";
defparam \opcode[5]~I .input_sync_reset = "none";
defparam \opcode[5]~I .oe_async_reset = "none";
defparam \opcode[5]~I .oe_power_up = "low";
defparam \opcode[5]~I .oe_register_mode = "none";
defparam \opcode[5]~I .oe_sync_reset = "none";
defparam \opcode[5]~I .operation_mode = "input";
defparam \opcode[5]~I .output_async_reset = "none";
defparam \opcode[5]~I .output_power_up = "low";
defparam \opcode[5]~I .output_register_mode = "none";
defparam \opcode[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N14
cycloneii_lcell_comb \control|state~20 (
// Equation(s):
// \control|state~20_combout  = (\opcode~combout [1] & ((\opcode~combout [2] & ((\opcode~combout [5]))) # (!\opcode~combout [2] & (!\opcode~combout [0])))) # (!\opcode~combout [1] & (((\opcode~combout [5]))))

	.dataa(\opcode~combout [1]),
	.datab(\opcode~combout [0]),
	.datac(\opcode~combout [5]),
	.datad(\opcode~combout [2]),
	.cin(gnd),
	.combout(\control|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~20 .lut_mask = 16'hF072;
defparam \control|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N18
cycloneii_lcell_comb \control|state~22 (
// Equation(s):
// \control|state~22_combout  = (\control|state.decode~regout  & ((\control|state~21_combout ) # (\control|state~20_combout )))

	.dataa(vcc),
	.datab(\control|state.decode~regout ),
	.datac(\control|state~21_combout ),
	.datad(\control|state~20_combout ),
	.cin(gnd),
	.combout(\control|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~22 .lut_mask = 16'hCCC0;
defparam \control|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N19
cycloneii_lcell_ff \control|state.jump (
	.clk(\clk~combout ),
	.datain(\control|state~22_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.jump~regout ));

// Location: LCCOMB_X49_Y10_N28
cycloneii_lcell_comb \control|pcWrite~0 (
// Equation(s):
// \control|pcWrite~0_combout  = (\control|state.jump~regout ) # (!\control|state.fetch~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|state.jump~regout ),
	.datad(\control|state.fetch~regout ),
	.cin(gnd),
	.combout(\control|pcWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|pcWrite~0 .lut_mask = 16'hF0FF;
defparam \control|pcWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N29
cycloneii_lcell_ff \control|pcWrite (
	.clk(\clk~combout ),
	.datain(\control|pcWrite~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pcWrite~regout ));

// Location: LCCOMB_X49_Y11_N4
cycloneii_lcell_comb \control|state~24 (
// Equation(s):
// \control|state~24_combout  = (\opcode~combout [2] & (!\opcode~combout [1] & (!\opcode~combout [0] & \control|state~23_combout )))

	.dataa(\opcode~combout [2]),
	.datab(\opcode~combout [1]),
	.datac(\opcode~combout [0]),
	.datad(\control|state~23_combout ),
	.cin(gnd),
	.combout(\control|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~24 .lut_mask = 16'h0200;
defparam \control|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N5
cycloneii_lcell_ff \control|state.branchSig (
	.clk(\clk~combout ),
	.datain(\control|state~24_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.branchSig~regout ));

// Location: LCFF_X49_Y10_N11
cycloneii_lcell_ff \control|branch (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\control|state.branchSig~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|branch~regout ));

// Location: LCCOMB_X49_Y10_N8
cycloneii_lcell_comb \control|IorD~0 (
// Equation(s):
// \control|IorD~0_combout  = (\control|state.memWriteSig~regout ) # (\control|state.memReadSig~regout )

	.dataa(vcc),
	.datab(\control|state.memWriteSig~regout ),
	.datac(vcc),
	.datad(\control|state.memReadSig~regout ),
	.cin(gnd),
	.combout(\control|IorD~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|IorD~0 .lut_mask = 16'hFFCC;
defparam \control|IorD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N9
cycloneii_lcell_ff \control|IorD (
	.clk(\clk~combout ),
	.datain(\control|IorD~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|IorD~regout ));

// Location: LCCOMB_X49_Y10_N6
cycloneii_lcell_comb \control|WideOr9~0 (
// Equation(s):
// \control|WideOr9~0_combout  = (\control|state.memReadSig~regout ) # (!\control|state.fetch~regout )

	.dataa(vcc),
	.datab(\control|state.memReadSig~regout ),
	.datac(vcc),
	.datad(\control|state.fetch~regout ),
	.cin(gnd),
	.combout(\control|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr9~0 .lut_mask = 16'hCCFF;
defparam \control|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N7
cycloneii_lcell_ff \control|memRead (
	.clk(\clk~combout ),
	.datain(\control|WideOr9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|memRead~regout ));

// Location: LCFF_X49_Y8_N9
cycloneii_lcell_ff \control|memWrite (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\control|state.memWriteSig~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|memWrite~regout ));

// Location: LCCOMB_X49_Y10_N24
cycloneii_lcell_comb \control|memToReg~feeder (
// Equation(s):
// \control|memToReg~feeder_combout  = \control|state.memWriteBack~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|state.memWriteBack~regout ),
	.cin(gnd),
	.combout(\control|memToReg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control|memToReg~feeder .lut_mask = 16'hFF00;
defparam \control|memToReg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N25
cycloneii_lcell_ff \control|memToReg (
	.clk(\clk~combout ),
	.datain(\control|memToReg~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|memToReg~regout ));

// Location: LCCOMB_X49_Y10_N14
cycloneii_lcell_comb \control|IRwrite~0 (
// Equation(s):
// \control|IRwrite~0_combout  = !\control|state.fetch~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|state.fetch~regout ),
	.cin(gnd),
	.combout(\control|IRwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|IRwrite~0 .lut_mask = 16'h00FF;
defparam \control|IRwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N15
cycloneii_lcell_ff \control|IRwrite (
	.clk(\clk~combout ),
	.datain(\control|IRwrite~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|IRwrite~regout ));

// Location: LCFF_X49_Y10_N17
cycloneii_lcell_ff \control|PCsrc[0] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\control|state.branchSig~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|PCsrc [0]));

// Location: LCCOMB_X49_Y10_N18
cycloneii_lcell_comb \control|PCsrc[1]~feeder (
// Equation(s):
// \control|PCsrc[1]~feeder_combout  = \control|state.jump~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|state.jump~regout ),
	.cin(gnd),
	.combout(\control|PCsrc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control|PCsrc[1]~feeder .lut_mask = 16'hFF00;
defparam \control|PCsrc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N19
cycloneii_lcell_ff \control|PCsrc[1] (
	.clk(\clk~combout ),
	.datain(\control|PCsrc[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|PCsrc [1]));

// Location: LCCOMB_X49_Y10_N20
cycloneii_lcell_comb \control|aluOP~0 (
// Equation(s):
// \control|aluOP~0_combout  = (\control|state.branchSig~regout ) # (\control|state.division~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|state.branchSig~regout ),
	.datad(\control|state.division~regout ),
	.cin(gnd),
	.combout(\control|aluOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|aluOP~0 .lut_mask = 16'hFFF0;
defparam \control|aluOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N21
cycloneii_lcell_ff \control|aluOP[0] (
	.clk(\clk~combout ),
	.datain(\control|aluOP~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|aluOP [0]));

// Location: LCCOMB_X48_Y11_N24
cycloneii_lcell_comb \control|state~29 (
// Equation(s):
// \control|state~29_combout  = (\opcode~combout [1] & (\opcode~combout [0] & (\control|state~23_combout  & !\opcode~combout [2])))

	.dataa(\opcode~combout [1]),
	.datab(\opcode~combout [0]),
	.datac(\control|state~23_combout ),
	.datad(\opcode~combout [2]),
	.cin(gnd),
	.combout(\control|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~29 .lut_mask = 16'h0080;
defparam \control|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N25
cycloneii_lcell_ff \control|state.multiplicacion (
	.clk(\clk~combout ),
	.datain(\control|state~29_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|state.multiplicacion~regout ));

// Location: LCCOMB_X48_Y10_N0
cycloneii_lcell_comb \control|WideOr12 (
// Equation(s):
// \control|WideOr12~combout  = (\control|state.multiplicacion~regout ) # ((\control|state.division~regout ) # (\control|state.slt~regout ))

	.dataa(vcc),
	.datab(\control|state.multiplicacion~regout ),
	.datac(\control|state.division~regout ),
	.datad(\control|state.slt~regout ),
	.cin(gnd),
	.combout(\control|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr12 .lut_mask = 16'hFFFC;
defparam \control|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y10_N1
cycloneii_lcell_ff \control|aluOP[1] (
	.clk(\clk~combout ),
	.datain(\control|WideOr12~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|aluOP [1]));

// Location: LCCOMB_X48_Y10_N10
cycloneii_lcell_comb \control|aluOP[2]~feeder (
// Equation(s):
// \control|aluOP[2]~feeder_combout  = \control|state.slt~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|state.slt~regout ),
	.cin(gnd),
	.combout(\control|aluOP[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control|aluOP[2]~feeder .lut_mask = 16'hFF00;
defparam \control|aluOP[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y10_N11
cycloneii_lcell_ff \control|aluOP[2] (
	.clk(\clk~combout ),
	.datain(\control|aluOP[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|aluOP [2]));

// Location: LCCOMB_X48_Y11_N20
cycloneii_lcell_comb \control|WideOr13 (
// Equation(s):
// \control|WideOr13~combout  = (\control|state.branchSig~regout ) # (((\control|state.Execute~regout ) # (\control|state.memAddr~regout )) # (!\control|WideOr4~0_combout ))

	.dataa(\control|state.branchSig~regout ),
	.datab(\control|WideOr4~0_combout ),
	.datac(\control|state.Execute~regout ),
	.datad(\control|state.memAddr~regout ),
	.cin(gnd),
	.combout(\control|WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr13 .lut_mask = 16'hFFFB;
defparam \control|WideOr13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N21
cycloneii_lcell_ff \control|aluSrcA (
	.clk(\clk~combout ),
	.datain(\control|WideOr13~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|aluSrcA~regout ));

// Location: LCCOMB_X49_Y11_N16
cycloneii_lcell_comb \control|aluSrcB~0 (
// Equation(s):
// \control|aluSrcB~0_combout  = (\control|state.decode~regout ) # (!\control|state.fetch~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|state.decode~regout ),
	.datad(\control|state.fetch~regout ),
	.cin(gnd),
	.combout(\control|aluSrcB~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|aluSrcB~0 .lut_mask = 16'hF0FF;
defparam \control|aluSrcB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N17
cycloneii_lcell_ff \control|aluSrcB[0] (
	.clk(\clk~combout ),
	.datain(\control|aluSrcB~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|aluSrcB [0]));

// Location: LCCOMB_X48_Y10_N16
cycloneii_lcell_comb \control|WideOr14 (
// Equation(s):
// \control|WideOr14~combout  = (\control|state.addi~regout ) # ((\control|state.memAddr~regout ) # ((\control|state.multiplicacion~regout ) # (\control|state.decode~regout )))

	.dataa(\control|state.addi~regout ),
	.datab(\control|state.memAddr~regout ),
	.datac(\control|state.multiplicacion~regout ),
	.datad(\control|state.decode~regout ),
	.cin(gnd),
	.combout(\control|WideOr14~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr14 .lut_mask = 16'hFFFE;
defparam \control|WideOr14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y10_N17
cycloneii_lcell_ff \control|aluSrcB[1] (
	.clk(\clk~combout ),
	.datain(\control|WideOr14~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|aluSrcB [1]));

// Location: LCCOMB_X49_Y10_N26
cycloneii_lcell_comb \control|WideOr15~0 (
// Equation(s):
// \control|WideOr15~0_combout  = (\control|state.aluWriteBack~regout ) # (\control|state.memWriteBack~regout )

	.dataa(vcc),
	.datab(\control|state.aluWriteBack~regout ),
	.datac(vcc),
	.datad(\control|state.memWriteBack~regout ),
	.cin(gnd),
	.combout(\control|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr15~0 .lut_mask = 16'hFFCC;
defparam \control|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N27
cycloneii_lcell_ff \control|regWrite (
	.clk(\clk~combout ),
	.datain(\control|WideOr15~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|regWrite~regout ));

// Location: LCCOMB_X49_Y10_N4
cycloneii_lcell_comb \control|regDst~feeder (
// Equation(s):
// \control|regDst~feeder_combout  = \control|state.aluWriteBack~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|state.aluWriteBack~regout ),
	.cin(gnd),
	.combout(\control|regDst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control|regDst~feeder .lut_mask = 16'hFF00;
defparam \control|regDst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N5
cycloneii_lcell_ff \control|regDst (
	.clk(\clk~combout ),
	.datain(\control|regDst~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|regDst~regout ));

// Location: LCCOMB_X48_Y11_N30
cycloneii_lcell_comb \control|WideOr2~0 (
// Equation(s):
// \control|WideOr2~0_combout  = (!\control|state.multiplicacion~regout  & (!\control|state.addi~regout  & !\control|state.slt~regout ))

	.dataa(\control|state.multiplicacion~regout ),
	.datab(vcc),
	.datac(\control|state.addi~regout ),
	.datad(\control|state.slt~regout ),
	.cin(gnd),
	.combout(\control|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr2~0 .lut_mask = 16'h0005;
defparam \control|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N8
cycloneii_lcell_comb \control|estado3[0]~feeder (
// Equation(s):
// \control|estado3[0]~feeder_combout  = \control|WideOr2~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\control|estado3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control|estado3[0]~feeder .lut_mask = 16'hFF00;
defparam \control|estado3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y11_N9
cycloneii_lcell_ff \control|estado3[0] (
	.clk(\clk~combout ),
	.datain(\control|estado3[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado3 [0]));

// Location: LCCOMB_X48_Y11_N22
cycloneii_lcell_comb \control|WideOr4~1 (
// Equation(s):
// \control|WideOr4~1_combout  = (!\control|state.paso~regout  & \control|WideOr4~0_combout )

	.dataa(\control|state.paso~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr4~1 .lut_mask = 16'h5500;
defparam \control|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N23
cycloneii_lcell_ff \control|estado3[1] (
	.clk(\clk~combout ),
	.datain(\control|WideOr4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado3 [1]));

// Location: LCCOMB_X48_Y11_N12
cycloneii_lcell_comb \control|WideOr3~0 (
// Equation(s):
// \control|WideOr3~0_combout  = (!\control|state.paso~regout  & (!\control|state.slt~regout  & (!\control|state.addi~regout  & !\control|state.division~regout )))

	.dataa(\control|state.paso~regout ),
	.datab(\control|state.slt~regout ),
	.datac(\control|state.addi~regout ),
	.datad(\control|state.division~regout ),
	.cin(gnd),
	.combout(\control|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr3~0 .lut_mask = 16'h0001;
defparam \control|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N13
cycloneii_lcell_ff \control|estado3[2] (
	.clk(\clk~combout ),
	.datain(\control|WideOr3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado3 [2]));

// Location: LCFF_X49_Y11_N21
cycloneii_lcell_ff \control|estado3[3] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\control|WideOr2~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado3 [3]));

// Location: LCCOMB_X48_Y11_N6
cycloneii_lcell_comb \control|estado3~0 (
// Equation(s):
// \control|estado3~0_combout  = (!\control|state.addi~regout  & !\control|state.multiplicacion~regout )

	.dataa(vcc),
	.datab(\control|state.addi~regout ),
	.datac(\control|state.multiplicacion~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|estado3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|estado3~0 .lut_mask = 16'h0303;
defparam \control|estado3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N7
cycloneii_lcell_ff \control|estado3[4] (
	.clk(\clk~combout ),
	.datain(\control|estado3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado3 [4]));

// Location: LCCOMB_X49_Y10_N2
cycloneii_lcell_comb \control|WideOr1~0 (
// Equation(s):
// \control|WideOr1~0_combout  = (!\control|state.paso~regout  & !\control|state.addi~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|state.paso~regout ),
	.datad(\control|state.addi~regout ),
	.cin(gnd),
	.combout(\control|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr1~0 .lut_mask = 16'h000F;
defparam \control|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N3
cycloneii_lcell_ff \control|estado3[5] (
	.clk(\clk~combout ),
	.datain(\control|WideOr1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado3 [5]));

// Location: LCCOMB_X48_Y11_N8
cycloneii_lcell_comb \control|WideOr0 (
// Equation(s):
// \control|WideOr0~combout  = (!\control|state.paso~regout  & (!\control|state.slt~regout  & !\control|state.multiplicacion~regout ))

	.dataa(\control|state.paso~regout ),
	.datab(\control|state.slt~regout ),
	.datac(\control|state.multiplicacion~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr0 .lut_mask = 16'h0101;
defparam \control|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N9
cycloneii_lcell_ff \control|estado3[6] (
	.clk(\clk~combout ),
	.datain(\control|WideOr0~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado3 [6]));

// Location: LCCOMB_X48_Y11_N10
cycloneii_lcell_comb \control|WideOr9 (
// Equation(s):
// \control|WideOr9~combout  = (\control|state.paso~regout ) # (((\control|state.memReadSig~regout ) # (!\control|state.fetch~regout )) # (!\control|WideOr4~0_combout ))

	.dataa(\control|state.paso~regout ),
	.datab(\control|WideOr4~0_combout ),
	.datac(\control|state.fetch~regout ),
	.datad(\control|state.memReadSig~regout ),
	.cin(gnd),
	.combout(\control|WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr9 .lut_mask = 16'hFFBF;
defparam \control|WideOr9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N11
cycloneii_lcell_ff \control|estado4[0] (
	.clk(\clk~combout ),
	.datain(\control|WideOr9~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado4 [0]));

// Location: LCCOMB_X49_Y10_N12
cycloneii_lcell_comb \control|estado4~0 (
// Equation(s):
// \control|estado4~0_combout  = (\control|state.memWriteSig~regout ) # (\control|state.memWriteBack~regout )

	.dataa(vcc),
	.datab(\control|state.memWriteSig~regout ),
	.datac(vcc),
	.datad(\control|state.memWriteBack~regout ),
	.cin(gnd),
	.combout(\control|estado4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|estado4~0 .lut_mask = 16'hFFCC;
defparam \control|estado4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N13
cycloneii_lcell_ff \control|estado4[1] (
	.clk(\clk~combout ),
	.datain(\control|estado4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado4 [1]));

// Location: LCFF_X49_Y11_N1
cycloneii_lcell_ff \control|estado4[2] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\control|state.decode~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado4 [2]));

// Location: LCCOMB_X49_Y11_N24
cycloneii_lcell_comb \control|WideOr8 (
// Equation(s):
// \control|WideOr8~combout  = (!\control|state.memAddr~regout  & (!\control|state.decode~regout  & \control|WideOr6~0_combout ))

	.dataa(\control|state.memAddr~regout ),
	.datab(\control|state.decode~regout ),
	.datac(\control|WideOr6~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr8 .lut_mask = 16'h1010;
defparam \control|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N25
cycloneii_lcell_ff \control|estado4[3] (
	.clk(\clk~combout ),
	.datain(\control|WideOr8~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado4 [3]));

// Location: LCCOMB_X49_Y11_N12
cycloneii_lcell_comb \control|WideOr7 (
// Equation(s):
// \control|WideOr7~combout  = (!\control|state.memWriteSig~regout  & (!\control|state.jump~regout  & (!\control|state.decode~regout  & !\control|state.aluWriteBack~regout )))

	.dataa(\control|state.memWriteSig~regout ),
	.datab(\control|state.jump~regout ),
	.datac(\control|state.decode~regout ),
	.datad(\control|state.aluWriteBack~regout ),
	.cin(gnd),
	.combout(\control|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr7 .lut_mask = 16'h0001;
defparam \control|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N13
cycloneii_lcell_ff \control|estado4[4] (
	.clk(\clk~combout ),
	.datain(\control|WideOr7~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado4 [4]));

// Location: LCCOMB_X49_Y11_N28
cycloneii_lcell_comb \control|WideOr6 (
// Equation(s):
// \control|WideOr6~combout  = (!\control|state.branchSig~regout  & (!\control|state.memReadSig~regout  & \control|WideOr6~0_combout ))

	.dataa(\control|state.branchSig~regout ),
	.datab(\control|state.memReadSig~regout ),
	.datac(\control|WideOr6~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr6 .lut_mask = 16'h1010;
defparam \control|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N29
cycloneii_lcell_ff \control|estado4[5] (
	.clk(\clk~combout ),
	.datain(\control|WideOr6~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado4 [5]));

// Location: LCCOMB_X49_Y11_N0
cycloneii_lcell_comb \control|WideOr5~0 (
// Equation(s):
// \control|WideOr5~0_combout  = (\control|state.memAddr~regout ) # ((\control|state.memWriteBack~regout ) # ((\control|state.decode~regout ) # (\control|state.aluWriteBack~regout )))

	.dataa(\control|state.memAddr~regout ),
	.datab(\control|state.memWriteBack~regout ),
	.datac(\control|state.decode~regout ),
	.datad(\control|state.aluWriteBack~regout ),
	.cin(gnd),
	.combout(\control|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr5~0 .lut_mask = 16'hFFFE;
defparam \control|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N30
cycloneii_lcell_comb \control|WideOr5 (
// Equation(s):
// \control|WideOr5~combout  = (!\control|state.branchSig~regout  & (!\control|state.memWriteSig~regout  & (!\control|state.memReadSig~regout  & !\control|WideOr5~0_combout )))

	.dataa(\control|state.branchSig~regout ),
	.datab(\control|state.memWriteSig~regout ),
	.datac(\control|state.memReadSig~regout ),
	.datad(\control|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\control|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr5 .lut_mask = 16'h0001;
defparam \control|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N31
cycloneii_lcell_ff \control|estado4[6] (
	.clk(\clk~combout ),
	.datain(\control|WideOr5~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|estado4 [6]));

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pcWrite~I (
	.datain(\control|pcWrite~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pcWrite));
// synopsys translate_off
defparam \pcWrite~I .input_async_reset = "none";
defparam \pcWrite~I .input_power_up = "low";
defparam \pcWrite~I .input_register_mode = "none";
defparam \pcWrite~I .input_sync_reset = "none";
defparam \pcWrite~I .oe_async_reset = "none";
defparam \pcWrite~I .oe_power_up = "low";
defparam \pcWrite~I .oe_register_mode = "none";
defparam \pcWrite~I .oe_sync_reset = "none";
defparam \pcWrite~I .operation_mode = "output";
defparam \pcWrite~I .output_async_reset = "none";
defparam \pcWrite~I .output_power_up = "low";
defparam \pcWrite~I .output_register_mode = "none";
defparam \pcWrite~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \branch~I (
	.datain(\control|branch~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(branch));
// synopsys translate_off
defparam \branch~I .input_async_reset = "none";
defparam \branch~I .input_power_up = "low";
defparam \branch~I .input_register_mode = "none";
defparam \branch~I .input_sync_reset = "none";
defparam \branch~I .oe_async_reset = "none";
defparam \branch~I .oe_power_up = "low";
defparam \branch~I .oe_register_mode = "none";
defparam \branch~I .oe_sync_reset = "none";
defparam \branch~I .operation_mode = "output";
defparam \branch~I .output_async_reset = "none";
defparam \branch~I .output_power_up = "low";
defparam \branch~I .output_register_mode = "none";
defparam \branch~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IorD~I (
	.datain(\control|IorD~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IorD));
// synopsys translate_off
defparam \IorD~I .input_async_reset = "none";
defparam \IorD~I .input_power_up = "low";
defparam \IorD~I .input_register_mode = "none";
defparam \IorD~I .input_sync_reset = "none";
defparam \IorD~I .oe_async_reset = "none";
defparam \IorD~I .oe_power_up = "low";
defparam \IorD~I .oe_register_mode = "none";
defparam \IorD~I .oe_sync_reset = "none";
defparam \IorD~I .operation_mode = "output";
defparam \IorD~I .output_async_reset = "none";
defparam \IorD~I .output_power_up = "low";
defparam \IorD~I .output_register_mode = "none";
defparam \IorD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memRead~I (
	.datain(\control|memRead~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memRead));
// synopsys translate_off
defparam \memRead~I .input_async_reset = "none";
defparam \memRead~I .input_power_up = "low";
defparam \memRead~I .input_register_mode = "none";
defparam \memRead~I .input_sync_reset = "none";
defparam \memRead~I .oe_async_reset = "none";
defparam \memRead~I .oe_power_up = "low";
defparam \memRead~I .oe_register_mode = "none";
defparam \memRead~I .oe_sync_reset = "none";
defparam \memRead~I .operation_mode = "output";
defparam \memRead~I .output_async_reset = "none";
defparam \memRead~I .output_power_up = "low";
defparam \memRead~I .output_register_mode = "none";
defparam \memRead~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memWrite~I (
	.datain(\control|memWrite~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memWrite));
// synopsys translate_off
defparam \memWrite~I .input_async_reset = "none";
defparam \memWrite~I .input_power_up = "low";
defparam \memWrite~I .input_register_mode = "none";
defparam \memWrite~I .input_sync_reset = "none";
defparam \memWrite~I .oe_async_reset = "none";
defparam \memWrite~I .oe_power_up = "low";
defparam \memWrite~I .oe_register_mode = "none";
defparam \memWrite~I .oe_sync_reset = "none";
defparam \memWrite~I .operation_mode = "output";
defparam \memWrite~I .output_async_reset = "none";
defparam \memWrite~I .output_power_up = "low";
defparam \memWrite~I .output_register_mode = "none";
defparam \memWrite~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memToReg~I (
	.datain(\control|memToReg~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memToReg));
// synopsys translate_off
defparam \memToReg~I .input_async_reset = "none";
defparam \memToReg~I .input_power_up = "low";
defparam \memToReg~I .input_register_mode = "none";
defparam \memToReg~I .input_sync_reset = "none";
defparam \memToReg~I .oe_async_reset = "none";
defparam \memToReg~I .oe_power_up = "low";
defparam \memToReg~I .oe_register_mode = "none";
defparam \memToReg~I .oe_sync_reset = "none";
defparam \memToReg~I .operation_mode = "output";
defparam \memToReg~I .output_async_reset = "none";
defparam \memToReg~I .output_power_up = "low";
defparam \memToReg~I .output_register_mode = "none";
defparam \memToReg~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IRwrite~I (
	.datain(\control|IRwrite~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRwrite));
// synopsys translate_off
defparam \IRwrite~I .input_async_reset = "none";
defparam \IRwrite~I .input_power_up = "low";
defparam \IRwrite~I .input_register_mode = "none";
defparam \IRwrite~I .input_sync_reset = "none";
defparam \IRwrite~I .oe_async_reset = "none";
defparam \IRwrite~I .oe_power_up = "low";
defparam \IRwrite~I .oe_register_mode = "none";
defparam \IRwrite~I .oe_sync_reset = "none";
defparam \IRwrite~I .operation_mode = "output";
defparam \IRwrite~I .output_async_reset = "none";
defparam \IRwrite~I .output_power_up = "low";
defparam \IRwrite~I .output_register_mode = "none";
defparam \IRwrite~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCsrc[0]~I (
	.datain(\control|PCsrc [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCsrc[0]));
// synopsys translate_off
defparam \PCsrc[0]~I .input_async_reset = "none";
defparam \PCsrc[0]~I .input_power_up = "low";
defparam \PCsrc[0]~I .input_register_mode = "none";
defparam \PCsrc[0]~I .input_sync_reset = "none";
defparam \PCsrc[0]~I .oe_async_reset = "none";
defparam \PCsrc[0]~I .oe_power_up = "low";
defparam \PCsrc[0]~I .oe_register_mode = "none";
defparam \PCsrc[0]~I .oe_sync_reset = "none";
defparam \PCsrc[0]~I .operation_mode = "output";
defparam \PCsrc[0]~I .output_async_reset = "none";
defparam \PCsrc[0]~I .output_power_up = "low";
defparam \PCsrc[0]~I .output_register_mode = "none";
defparam \PCsrc[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCsrc[1]~I (
	.datain(\control|PCsrc [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCsrc[1]));
// synopsys translate_off
defparam \PCsrc[1]~I .input_async_reset = "none";
defparam \PCsrc[1]~I .input_power_up = "low";
defparam \PCsrc[1]~I .input_register_mode = "none";
defparam \PCsrc[1]~I .input_sync_reset = "none";
defparam \PCsrc[1]~I .oe_async_reset = "none";
defparam \PCsrc[1]~I .oe_power_up = "low";
defparam \PCsrc[1]~I .oe_register_mode = "none";
defparam \PCsrc[1]~I .oe_sync_reset = "none";
defparam \PCsrc[1]~I .operation_mode = "output";
defparam \PCsrc[1]~I .output_async_reset = "none";
defparam \PCsrc[1]~I .output_power_up = "low";
defparam \PCsrc[1]~I .output_register_mode = "none";
defparam \PCsrc[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOP[0]~I (
	.datain(\control|aluOP [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOP[0]));
// synopsys translate_off
defparam \aluOP[0]~I .input_async_reset = "none";
defparam \aluOP[0]~I .input_power_up = "low";
defparam \aluOP[0]~I .input_register_mode = "none";
defparam \aluOP[0]~I .input_sync_reset = "none";
defparam \aluOP[0]~I .oe_async_reset = "none";
defparam \aluOP[0]~I .oe_power_up = "low";
defparam \aluOP[0]~I .oe_register_mode = "none";
defparam \aluOP[0]~I .oe_sync_reset = "none";
defparam \aluOP[0]~I .operation_mode = "output";
defparam \aluOP[0]~I .output_async_reset = "none";
defparam \aluOP[0]~I .output_power_up = "low";
defparam \aluOP[0]~I .output_register_mode = "none";
defparam \aluOP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOP[1]~I (
	.datain(\control|aluOP [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOP[1]));
// synopsys translate_off
defparam \aluOP[1]~I .input_async_reset = "none";
defparam \aluOP[1]~I .input_power_up = "low";
defparam \aluOP[1]~I .input_register_mode = "none";
defparam \aluOP[1]~I .input_sync_reset = "none";
defparam \aluOP[1]~I .oe_async_reset = "none";
defparam \aluOP[1]~I .oe_power_up = "low";
defparam \aluOP[1]~I .oe_register_mode = "none";
defparam \aluOP[1]~I .oe_sync_reset = "none";
defparam \aluOP[1]~I .operation_mode = "output";
defparam \aluOP[1]~I .output_async_reset = "none";
defparam \aluOP[1]~I .output_power_up = "low";
defparam \aluOP[1]~I .output_register_mode = "none";
defparam \aluOP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOP[2]~I (
	.datain(\control|aluOP [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOP[2]));
// synopsys translate_off
defparam \aluOP[2]~I .input_async_reset = "none";
defparam \aluOP[2]~I .input_power_up = "low";
defparam \aluOP[2]~I .input_register_mode = "none";
defparam \aluOP[2]~I .input_sync_reset = "none";
defparam \aluOP[2]~I .oe_async_reset = "none";
defparam \aluOP[2]~I .oe_power_up = "low";
defparam \aluOP[2]~I .oe_register_mode = "none";
defparam \aluOP[2]~I .oe_sync_reset = "none";
defparam \aluOP[2]~I .operation_mode = "output";
defparam \aluOP[2]~I .output_async_reset = "none";
defparam \aluOP[2]~I .output_power_up = "low";
defparam \aluOP[2]~I .output_register_mode = "none";
defparam \aluOP[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluSrcA~I (
	.datain(\control|aluSrcA~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluSrcA));
// synopsys translate_off
defparam \aluSrcA~I .input_async_reset = "none";
defparam \aluSrcA~I .input_power_up = "low";
defparam \aluSrcA~I .input_register_mode = "none";
defparam \aluSrcA~I .input_sync_reset = "none";
defparam \aluSrcA~I .oe_async_reset = "none";
defparam \aluSrcA~I .oe_power_up = "low";
defparam \aluSrcA~I .oe_register_mode = "none";
defparam \aluSrcA~I .oe_sync_reset = "none";
defparam \aluSrcA~I .operation_mode = "output";
defparam \aluSrcA~I .output_async_reset = "none";
defparam \aluSrcA~I .output_power_up = "low";
defparam \aluSrcA~I .output_register_mode = "none";
defparam \aluSrcA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluSrcB[0]~I (
	.datain(\control|aluSrcB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluSrcB[0]));
// synopsys translate_off
defparam \aluSrcB[0]~I .input_async_reset = "none";
defparam \aluSrcB[0]~I .input_power_up = "low";
defparam \aluSrcB[0]~I .input_register_mode = "none";
defparam \aluSrcB[0]~I .input_sync_reset = "none";
defparam \aluSrcB[0]~I .oe_async_reset = "none";
defparam \aluSrcB[0]~I .oe_power_up = "low";
defparam \aluSrcB[0]~I .oe_register_mode = "none";
defparam \aluSrcB[0]~I .oe_sync_reset = "none";
defparam \aluSrcB[0]~I .operation_mode = "output";
defparam \aluSrcB[0]~I .output_async_reset = "none";
defparam \aluSrcB[0]~I .output_power_up = "low";
defparam \aluSrcB[0]~I .output_register_mode = "none";
defparam \aluSrcB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluSrcB[1]~I (
	.datain(\control|aluSrcB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluSrcB[1]));
// synopsys translate_off
defparam \aluSrcB[1]~I .input_async_reset = "none";
defparam \aluSrcB[1]~I .input_power_up = "low";
defparam \aluSrcB[1]~I .input_register_mode = "none";
defparam \aluSrcB[1]~I .input_sync_reset = "none";
defparam \aluSrcB[1]~I .oe_async_reset = "none";
defparam \aluSrcB[1]~I .oe_power_up = "low";
defparam \aluSrcB[1]~I .oe_register_mode = "none";
defparam \aluSrcB[1]~I .oe_sync_reset = "none";
defparam \aluSrcB[1]~I .operation_mode = "output";
defparam \aluSrcB[1]~I .output_async_reset = "none";
defparam \aluSrcB[1]~I .output_power_up = "low";
defparam \aluSrcB[1]~I .output_register_mode = "none";
defparam \aluSrcB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regWrite~I (
	.datain(\control|regWrite~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regWrite));
// synopsys translate_off
defparam \regWrite~I .input_async_reset = "none";
defparam \regWrite~I .input_power_up = "low";
defparam \regWrite~I .input_register_mode = "none";
defparam \regWrite~I .input_sync_reset = "none";
defparam \regWrite~I .oe_async_reset = "none";
defparam \regWrite~I .oe_power_up = "low";
defparam \regWrite~I .oe_register_mode = "none";
defparam \regWrite~I .oe_sync_reset = "none";
defparam \regWrite~I .operation_mode = "output";
defparam \regWrite~I .output_async_reset = "none";
defparam \regWrite~I .output_power_up = "low";
defparam \regWrite~I .output_register_mode = "none";
defparam \regWrite~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regDst~I (
	.datain(\control|regDst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regDst));
// synopsys translate_off
defparam \regDst~I .input_async_reset = "none";
defparam \regDst~I .input_power_up = "low";
defparam \regDst~I .input_register_mode = "none";
defparam \regDst~I .input_sync_reset = "none";
defparam \regDst~I .oe_async_reset = "none";
defparam \regDst~I .oe_power_up = "low";
defparam \regDst~I .oe_register_mode = "none";
defparam \regDst~I .oe_sync_reset = "none";
defparam \regDst~I .operation_mode = "output";
defparam \regDst~I .output_async_reset = "none";
defparam \regDst~I .output_power_up = "low";
defparam \regDst~I .output_register_mode = "none";
defparam \regDst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[0]));
// synopsys translate_off
defparam \estado1[0]~I .input_async_reset = "none";
defparam \estado1[0]~I .input_power_up = "low";
defparam \estado1[0]~I .input_register_mode = "none";
defparam \estado1[0]~I .input_sync_reset = "none";
defparam \estado1[0]~I .oe_async_reset = "none";
defparam \estado1[0]~I .oe_power_up = "low";
defparam \estado1[0]~I .oe_register_mode = "none";
defparam \estado1[0]~I .oe_sync_reset = "none";
defparam \estado1[0]~I .operation_mode = "output";
defparam \estado1[0]~I .output_async_reset = "none";
defparam \estado1[0]~I .output_power_up = "low";
defparam \estado1[0]~I .output_register_mode = "none";
defparam \estado1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[1]));
// synopsys translate_off
defparam \estado1[1]~I .input_async_reset = "none";
defparam \estado1[1]~I .input_power_up = "low";
defparam \estado1[1]~I .input_register_mode = "none";
defparam \estado1[1]~I .input_sync_reset = "none";
defparam \estado1[1]~I .oe_async_reset = "none";
defparam \estado1[1]~I .oe_power_up = "low";
defparam \estado1[1]~I .oe_register_mode = "none";
defparam \estado1[1]~I .oe_sync_reset = "none";
defparam \estado1[1]~I .operation_mode = "output";
defparam \estado1[1]~I .output_async_reset = "none";
defparam \estado1[1]~I .output_power_up = "low";
defparam \estado1[1]~I .output_register_mode = "none";
defparam \estado1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[2]));
// synopsys translate_off
defparam \estado1[2]~I .input_async_reset = "none";
defparam \estado1[2]~I .input_power_up = "low";
defparam \estado1[2]~I .input_register_mode = "none";
defparam \estado1[2]~I .input_sync_reset = "none";
defparam \estado1[2]~I .oe_async_reset = "none";
defparam \estado1[2]~I .oe_power_up = "low";
defparam \estado1[2]~I .oe_register_mode = "none";
defparam \estado1[2]~I .oe_sync_reset = "none";
defparam \estado1[2]~I .operation_mode = "output";
defparam \estado1[2]~I .output_async_reset = "none";
defparam \estado1[2]~I .output_power_up = "low";
defparam \estado1[2]~I .output_register_mode = "none";
defparam \estado1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[3]));
// synopsys translate_off
defparam \estado1[3]~I .input_async_reset = "none";
defparam \estado1[3]~I .input_power_up = "low";
defparam \estado1[3]~I .input_register_mode = "none";
defparam \estado1[3]~I .input_sync_reset = "none";
defparam \estado1[3]~I .oe_async_reset = "none";
defparam \estado1[3]~I .oe_power_up = "low";
defparam \estado1[3]~I .oe_register_mode = "none";
defparam \estado1[3]~I .oe_sync_reset = "none";
defparam \estado1[3]~I .operation_mode = "output";
defparam \estado1[3]~I .output_async_reset = "none";
defparam \estado1[3]~I .output_power_up = "low";
defparam \estado1[3]~I .output_register_mode = "none";
defparam \estado1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[4]));
// synopsys translate_off
defparam \estado1[4]~I .input_async_reset = "none";
defparam \estado1[4]~I .input_power_up = "low";
defparam \estado1[4]~I .input_register_mode = "none";
defparam \estado1[4]~I .input_sync_reset = "none";
defparam \estado1[4]~I .oe_async_reset = "none";
defparam \estado1[4]~I .oe_power_up = "low";
defparam \estado1[4]~I .oe_register_mode = "none";
defparam \estado1[4]~I .oe_sync_reset = "none";
defparam \estado1[4]~I .operation_mode = "output";
defparam \estado1[4]~I .output_async_reset = "none";
defparam \estado1[4]~I .output_power_up = "low";
defparam \estado1[4]~I .output_register_mode = "none";
defparam \estado1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[5]));
// synopsys translate_off
defparam \estado1[5]~I .input_async_reset = "none";
defparam \estado1[5]~I .input_power_up = "low";
defparam \estado1[5]~I .input_register_mode = "none";
defparam \estado1[5]~I .input_sync_reset = "none";
defparam \estado1[5]~I .oe_async_reset = "none";
defparam \estado1[5]~I .oe_power_up = "low";
defparam \estado1[5]~I .oe_register_mode = "none";
defparam \estado1[5]~I .oe_sync_reset = "none";
defparam \estado1[5]~I .operation_mode = "output";
defparam \estado1[5]~I .output_async_reset = "none";
defparam \estado1[5]~I .output_power_up = "low";
defparam \estado1[5]~I .output_register_mode = "none";
defparam \estado1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[6]));
// synopsys translate_off
defparam \estado1[6]~I .input_async_reset = "none";
defparam \estado1[6]~I .input_power_up = "low";
defparam \estado1[6]~I .input_register_mode = "none";
defparam \estado1[6]~I .input_sync_reset = "none";
defparam \estado1[6]~I .oe_async_reset = "none";
defparam \estado1[6]~I .oe_power_up = "low";
defparam \estado1[6]~I .oe_register_mode = "none";
defparam \estado1[6]~I .oe_sync_reset = "none";
defparam \estado1[6]~I .operation_mode = "output";
defparam \estado1[6]~I .output_async_reset = "none";
defparam \estado1[6]~I .output_power_up = "low";
defparam \estado1[6]~I .output_register_mode = "none";
defparam \estado1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[0]));
// synopsys translate_off
defparam \estado2[0]~I .input_async_reset = "none";
defparam \estado2[0]~I .input_power_up = "low";
defparam \estado2[0]~I .input_register_mode = "none";
defparam \estado2[0]~I .input_sync_reset = "none";
defparam \estado2[0]~I .oe_async_reset = "none";
defparam \estado2[0]~I .oe_power_up = "low";
defparam \estado2[0]~I .oe_register_mode = "none";
defparam \estado2[0]~I .oe_sync_reset = "none";
defparam \estado2[0]~I .operation_mode = "output";
defparam \estado2[0]~I .output_async_reset = "none";
defparam \estado2[0]~I .output_power_up = "low";
defparam \estado2[0]~I .output_register_mode = "none";
defparam \estado2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[1]));
// synopsys translate_off
defparam \estado2[1]~I .input_async_reset = "none";
defparam \estado2[1]~I .input_power_up = "low";
defparam \estado2[1]~I .input_register_mode = "none";
defparam \estado2[1]~I .input_sync_reset = "none";
defparam \estado2[1]~I .oe_async_reset = "none";
defparam \estado2[1]~I .oe_power_up = "low";
defparam \estado2[1]~I .oe_register_mode = "none";
defparam \estado2[1]~I .oe_sync_reset = "none";
defparam \estado2[1]~I .operation_mode = "output";
defparam \estado2[1]~I .output_async_reset = "none";
defparam \estado2[1]~I .output_power_up = "low";
defparam \estado2[1]~I .output_register_mode = "none";
defparam \estado2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[2]));
// synopsys translate_off
defparam \estado2[2]~I .input_async_reset = "none";
defparam \estado2[2]~I .input_power_up = "low";
defparam \estado2[2]~I .input_register_mode = "none";
defparam \estado2[2]~I .input_sync_reset = "none";
defparam \estado2[2]~I .oe_async_reset = "none";
defparam \estado2[2]~I .oe_power_up = "low";
defparam \estado2[2]~I .oe_register_mode = "none";
defparam \estado2[2]~I .oe_sync_reset = "none";
defparam \estado2[2]~I .operation_mode = "output";
defparam \estado2[2]~I .output_async_reset = "none";
defparam \estado2[2]~I .output_power_up = "low";
defparam \estado2[2]~I .output_register_mode = "none";
defparam \estado2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[3]));
// synopsys translate_off
defparam \estado2[3]~I .input_async_reset = "none";
defparam \estado2[3]~I .input_power_up = "low";
defparam \estado2[3]~I .input_register_mode = "none";
defparam \estado2[3]~I .input_sync_reset = "none";
defparam \estado2[3]~I .oe_async_reset = "none";
defparam \estado2[3]~I .oe_power_up = "low";
defparam \estado2[3]~I .oe_register_mode = "none";
defparam \estado2[3]~I .oe_sync_reset = "none";
defparam \estado2[3]~I .operation_mode = "output";
defparam \estado2[3]~I .output_async_reset = "none";
defparam \estado2[3]~I .output_power_up = "low";
defparam \estado2[3]~I .output_register_mode = "none";
defparam \estado2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[4]));
// synopsys translate_off
defparam \estado2[4]~I .input_async_reset = "none";
defparam \estado2[4]~I .input_power_up = "low";
defparam \estado2[4]~I .input_register_mode = "none";
defparam \estado2[4]~I .input_sync_reset = "none";
defparam \estado2[4]~I .oe_async_reset = "none";
defparam \estado2[4]~I .oe_power_up = "low";
defparam \estado2[4]~I .oe_register_mode = "none";
defparam \estado2[4]~I .oe_sync_reset = "none";
defparam \estado2[4]~I .operation_mode = "output";
defparam \estado2[4]~I .output_async_reset = "none";
defparam \estado2[4]~I .output_power_up = "low";
defparam \estado2[4]~I .output_register_mode = "none";
defparam \estado2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[5]));
// synopsys translate_off
defparam \estado2[5]~I .input_async_reset = "none";
defparam \estado2[5]~I .input_power_up = "low";
defparam \estado2[5]~I .input_register_mode = "none";
defparam \estado2[5]~I .input_sync_reset = "none";
defparam \estado2[5]~I .oe_async_reset = "none";
defparam \estado2[5]~I .oe_power_up = "low";
defparam \estado2[5]~I .oe_register_mode = "none";
defparam \estado2[5]~I .oe_sync_reset = "none";
defparam \estado2[5]~I .operation_mode = "output";
defparam \estado2[5]~I .output_async_reset = "none";
defparam \estado2[5]~I .output_power_up = "low";
defparam \estado2[5]~I .output_register_mode = "none";
defparam \estado2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[6]));
// synopsys translate_off
defparam \estado2[6]~I .input_async_reset = "none";
defparam \estado2[6]~I .input_power_up = "low";
defparam \estado2[6]~I .input_register_mode = "none";
defparam \estado2[6]~I .input_sync_reset = "none";
defparam \estado2[6]~I .oe_async_reset = "none";
defparam \estado2[6]~I .oe_power_up = "low";
defparam \estado2[6]~I .oe_register_mode = "none";
defparam \estado2[6]~I .oe_sync_reset = "none";
defparam \estado2[6]~I .operation_mode = "output";
defparam \estado2[6]~I .output_async_reset = "none";
defparam \estado2[6]~I .output_power_up = "low";
defparam \estado2[6]~I .output_register_mode = "none";
defparam \estado2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[0]~I (
	.datain(\control|estado3 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[0]));
// synopsys translate_off
defparam \estado3[0]~I .input_async_reset = "none";
defparam \estado3[0]~I .input_power_up = "low";
defparam \estado3[0]~I .input_register_mode = "none";
defparam \estado3[0]~I .input_sync_reset = "none";
defparam \estado3[0]~I .oe_async_reset = "none";
defparam \estado3[0]~I .oe_power_up = "low";
defparam \estado3[0]~I .oe_register_mode = "none";
defparam \estado3[0]~I .oe_sync_reset = "none";
defparam \estado3[0]~I .operation_mode = "output";
defparam \estado3[0]~I .output_async_reset = "none";
defparam \estado3[0]~I .output_power_up = "low";
defparam \estado3[0]~I .output_register_mode = "none";
defparam \estado3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[1]~I (
	.datain(\control|estado3 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[1]));
// synopsys translate_off
defparam \estado3[1]~I .input_async_reset = "none";
defparam \estado3[1]~I .input_power_up = "low";
defparam \estado3[1]~I .input_register_mode = "none";
defparam \estado3[1]~I .input_sync_reset = "none";
defparam \estado3[1]~I .oe_async_reset = "none";
defparam \estado3[1]~I .oe_power_up = "low";
defparam \estado3[1]~I .oe_register_mode = "none";
defparam \estado3[1]~I .oe_sync_reset = "none";
defparam \estado3[1]~I .operation_mode = "output";
defparam \estado3[1]~I .output_async_reset = "none";
defparam \estado3[1]~I .output_power_up = "low";
defparam \estado3[1]~I .output_register_mode = "none";
defparam \estado3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[2]~I (
	.datain(\control|estado3 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[2]));
// synopsys translate_off
defparam \estado3[2]~I .input_async_reset = "none";
defparam \estado3[2]~I .input_power_up = "low";
defparam \estado3[2]~I .input_register_mode = "none";
defparam \estado3[2]~I .input_sync_reset = "none";
defparam \estado3[2]~I .oe_async_reset = "none";
defparam \estado3[2]~I .oe_power_up = "low";
defparam \estado3[2]~I .oe_register_mode = "none";
defparam \estado3[2]~I .oe_sync_reset = "none";
defparam \estado3[2]~I .operation_mode = "output";
defparam \estado3[2]~I .output_async_reset = "none";
defparam \estado3[2]~I .output_power_up = "low";
defparam \estado3[2]~I .output_register_mode = "none";
defparam \estado3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[3]~I (
	.datain(\control|estado3 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[3]));
// synopsys translate_off
defparam \estado3[3]~I .input_async_reset = "none";
defparam \estado3[3]~I .input_power_up = "low";
defparam \estado3[3]~I .input_register_mode = "none";
defparam \estado3[3]~I .input_sync_reset = "none";
defparam \estado3[3]~I .oe_async_reset = "none";
defparam \estado3[3]~I .oe_power_up = "low";
defparam \estado3[3]~I .oe_register_mode = "none";
defparam \estado3[3]~I .oe_sync_reset = "none";
defparam \estado3[3]~I .operation_mode = "output";
defparam \estado3[3]~I .output_async_reset = "none";
defparam \estado3[3]~I .output_power_up = "low";
defparam \estado3[3]~I .output_register_mode = "none";
defparam \estado3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[4]~I (
	.datain(\control|estado3 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[4]));
// synopsys translate_off
defparam \estado3[4]~I .input_async_reset = "none";
defparam \estado3[4]~I .input_power_up = "low";
defparam \estado3[4]~I .input_register_mode = "none";
defparam \estado3[4]~I .input_sync_reset = "none";
defparam \estado3[4]~I .oe_async_reset = "none";
defparam \estado3[4]~I .oe_power_up = "low";
defparam \estado3[4]~I .oe_register_mode = "none";
defparam \estado3[4]~I .oe_sync_reset = "none";
defparam \estado3[4]~I .operation_mode = "output";
defparam \estado3[4]~I .output_async_reset = "none";
defparam \estado3[4]~I .output_power_up = "low";
defparam \estado3[4]~I .output_register_mode = "none";
defparam \estado3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[5]~I (
	.datain(\control|estado3 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[5]));
// synopsys translate_off
defparam \estado3[5]~I .input_async_reset = "none";
defparam \estado3[5]~I .input_power_up = "low";
defparam \estado3[5]~I .input_register_mode = "none";
defparam \estado3[5]~I .input_sync_reset = "none";
defparam \estado3[5]~I .oe_async_reset = "none";
defparam \estado3[5]~I .oe_power_up = "low";
defparam \estado3[5]~I .oe_register_mode = "none";
defparam \estado3[5]~I .oe_sync_reset = "none";
defparam \estado3[5]~I .operation_mode = "output";
defparam \estado3[5]~I .output_async_reset = "none";
defparam \estado3[5]~I .output_power_up = "low";
defparam \estado3[5]~I .output_register_mode = "none";
defparam \estado3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[6]~I (
	.datain(\control|estado3 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[6]));
// synopsys translate_off
defparam \estado3[6]~I .input_async_reset = "none";
defparam \estado3[6]~I .input_power_up = "low";
defparam \estado3[6]~I .input_register_mode = "none";
defparam \estado3[6]~I .input_sync_reset = "none";
defparam \estado3[6]~I .oe_async_reset = "none";
defparam \estado3[6]~I .oe_power_up = "low";
defparam \estado3[6]~I .oe_register_mode = "none";
defparam \estado3[6]~I .oe_sync_reset = "none";
defparam \estado3[6]~I .operation_mode = "output";
defparam \estado3[6]~I .output_async_reset = "none";
defparam \estado3[6]~I .output_power_up = "low";
defparam \estado3[6]~I .output_register_mode = "none";
defparam \estado3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[0]~I (
	.datain(\control|estado4 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[0]));
// synopsys translate_off
defparam \estado4[0]~I .input_async_reset = "none";
defparam \estado4[0]~I .input_power_up = "low";
defparam \estado4[0]~I .input_register_mode = "none";
defparam \estado4[0]~I .input_sync_reset = "none";
defparam \estado4[0]~I .oe_async_reset = "none";
defparam \estado4[0]~I .oe_power_up = "low";
defparam \estado4[0]~I .oe_register_mode = "none";
defparam \estado4[0]~I .oe_sync_reset = "none";
defparam \estado4[0]~I .operation_mode = "output";
defparam \estado4[0]~I .output_async_reset = "none";
defparam \estado4[0]~I .output_power_up = "low";
defparam \estado4[0]~I .output_register_mode = "none";
defparam \estado4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[1]~I (
	.datain(\control|estado4 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[1]));
// synopsys translate_off
defparam \estado4[1]~I .input_async_reset = "none";
defparam \estado4[1]~I .input_power_up = "low";
defparam \estado4[1]~I .input_register_mode = "none";
defparam \estado4[1]~I .input_sync_reset = "none";
defparam \estado4[1]~I .oe_async_reset = "none";
defparam \estado4[1]~I .oe_power_up = "low";
defparam \estado4[1]~I .oe_register_mode = "none";
defparam \estado4[1]~I .oe_sync_reset = "none";
defparam \estado4[1]~I .operation_mode = "output";
defparam \estado4[1]~I .output_async_reset = "none";
defparam \estado4[1]~I .output_power_up = "low";
defparam \estado4[1]~I .output_register_mode = "none";
defparam \estado4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[2]~I (
	.datain(\control|estado4 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[2]));
// synopsys translate_off
defparam \estado4[2]~I .input_async_reset = "none";
defparam \estado4[2]~I .input_power_up = "low";
defparam \estado4[2]~I .input_register_mode = "none";
defparam \estado4[2]~I .input_sync_reset = "none";
defparam \estado4[2]~I .oe_async_reset = "none";
defparam \estado4[2]~I .oe_power_up = "low";
defparam \estado4[2]~I .oe_register_mode = "none";
defparam \estado4[2]~I .oe_sync_reset = "none";
defparam \estado4[2]~I .operation_mode = "output";
defparam \estado4[2]~I .output_async_reset = "none";
defparam \estado4[2]~I .output_power_up = "low";
defparam \estado4[2]~I .output_register_mode = "none";
defparam \estado4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[3]~I (
	.datain(\control|estado4 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[3]));
// synopsys translate_off
defparam \estado4[3]~I .input_async_reset = "none";
defparam \estado4[3]~I .input_power_up = "low";
defparam \estado4[3]~I .input_register_mode = "none";
defparam \estado4[3]~I .input_sync_reset = "none";
defparam \estado4[3]~I .oe_async_reset = "none";
defparam \estado4[3]~I .oe_power_up = "low";
defparam \estado4[3]~I .oe_register_mode = "none";
defparam \estado4[3]~I .oe_sync_reset = "none";
defparam \estado4[3]~I .operation_mode = "output";
defparam \estado4[3]~I .output_async_reset = "none";
defparam \estado4[3]~I .output_power_up = "low";
defparam \estado4[3]~I .output_register_mode = "none";
defparam \estado4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[4]~I (
	.datain(\control|estado4 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[4]));
// synopsys translate_off
defparam \estado4[4]~I .input_async_reset = "none";
defparam \estado4[4]~I .input_power_up = "low";
defparam \estado4[4]~I .input_register_mode = "none";
defparam \estado4[4]~I .input_sync_reset = "none";
defparam \estado4[4]~I .oe_async_reset = "none";
defparam \estado4[4]~I .oe_power_up = "low";
defparam \estado4[4]~I .oe_register_mode = "none";
defparam \estado4[4]~I .oe_sync_reset = "none";
defparam \estado4[4]~I .operation_mode = "output";
defparam \estado4[4]~I .output_async_reset = "none";
defparam \estado4[4]~I .output_power_up = "low";
defparam \estado4[4]~I .output_register_mode = "none";
defparam \estado4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[5]~I (
	.datain(\control|estado4 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[5]));
// synopsys translate_off
defparam \estado4[5]~I .input_async_reset = "none";
defparam \estado4[5]~I .input_power_up = "low";
defparam \estado4[5]~I .input_register_mode = "none";
defparam \estado4[5]~I .input_sync_reset = "none";
defparam \estado4[5]~I .oe_async_reset = "none";
defparam \estado4[5]~I .oe_power_up = "low";
defparam \estado4[5]~I .oe_register_mode = "none";
defparam \estado4[5]~I .oe_sync_reset = "none";
defparam \estado4[5]~I .operation_mode = "output";
defparam \estado4[5]~I .output_async_reset = "none";
defparam \estado4[5]~I .output_power_up = "low";
defparam \estado4[5]~I .output_register_mode = "none";
defparam \estado4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[6]~I (
	.datain(\control|estado4 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[6]));
// synopsys translate_off
defparam \estado4[6]~I .input_async_reset = "none";
defparam \estado4[6]~I .input_power_up = "low";
defparam \estado4[6]~I .input_register_mode = "none";
defparam \estado4[6]~I .input_sync_reset = "none";
defparam \estado4[6]~I .oe_async_reset = "none";
defparam \estado4[6]~I .oe_power_up = "low";
defparam \estado4[6]~I .oe_register_mode = "none";
defparam \estado4[6]~I .oe_sync_reset = "none";
defparam \estado4[6]~I .operation_mode = "output";
defparam \estado4[6]~I .output_async_reset = "none";
defparam \estado4[6]~I .output_power_up = "low";
defparam \estado4[6]~I .output_register_mode = "none";
defparam \estado4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida~I (
	.datain(\clk~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida));
// synopsys translate_off
defparam \salida~I .input_async_reset = "none";
defparam \salida~I .input_power_up = "low";
defparam \salida~I .input_register_mode = "none";
defparam \salida~I .input_sync_reset = "none";
defparam \salida~I .oe_async_reset = "none";
defparam \salida~I .oe_power_up = "low";
defparam \salida~I .oe_register_mode = "none";
defparam \salida~I .oe_sync_reset = "none";
defparam \salida~I .operation_mode = "output";
defparam \salida~I .output_async_reset = "none";
defparam \salida~I .output_power_up = "low";
defparam \salida~I .output_register_mode = "none";
defparam \salida~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
