$date
	Wed Aug 25 09:40:19 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! t_w $end
$var wire 1 " t_x $end
$var wire 1 # t_y $end
$var wire 1 $ t_z $end
$var reg 1 % t_a $end
$var reg 1 & t_b $end
$scope module a1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ! w $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 $ z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
1$
1#
0"
0!
$end
#10
0$
1"
1&
1(
#20
0&
0(
1%
1'
#30
0#
1!
1&
1(
#40
1#
1$
0!
0"
0&
0(
0%
0'
