[03/14 22:17:28      0] 
[03/14 22:17:28      0] Cadence Innovus(TM) Implementation System.
[03/14 22:17:28      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/14 22:17:28      0] 
[03/14 22:17:28      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/14 22:17:28      0] Options:	
[03/14 22:17:28      0] Date:		Fri Mar 14 22:17:28 2025
[03/14 22:17:28      0] Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/14 22:17:28      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/14 22:17:28      0] 
[03/14 22:17:28      0] License:
[03/14 22:17:28      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/14 22:17:28      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/14 22:17:29      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/14 22:17:29      0] 
[03/14 22:17:29      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/14 22:17:29      0] 
[03/14 22:17:29      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/14 22:17:29      0] 
[03/14 22:17:37      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/14 22:17:37      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/14 22:17:37      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/14 22:17:37      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/14 22:17:37      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/14 22:17:37      7] @(#)CDS: CPE v15.23-s045
[03/14 22:17:37      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/14 22:17:37      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/14 22:17:37      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/14 22:17:37      7] @(#)CDS: RCDB 11.7
[03/14 22:17:37      7] --- Running on ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/14 22:17:38      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T.

[03/14 22:17:38      8] 
[03/14 22:17:38      8] **INFO:  MMMC transition support version v31-84 
[03/14 22:17:38      8] 
[03/14 22:17:38      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/14 22:17:38      8] <CMD> suppressMessage ENCEXT-2799
[03/14 22:17:38      8] <CMD> getDrawView
[03/14 22:17:38      8] <CMD> loadWorkspace -name Physical
[03/14 22:17:38      8] <CMD> win
[03/14 22:17:44      9] <CMD> set init_pwr_net VDD
[03/14 22:17:44      9] <CMD> set init_gnd_net VSS
[03/14 22:17:44      9] <CMD> set init_verilog ./netlist/fullchip.v
[03/14 22:17:44      9] <CMD> set init_design_netlisttype Verilog
[03/14 22:17:44      9] <CMD> set init_design_settop 1
[03/14 22:17:44      9] <CMD> set init_top_cell fullchip
[03/14 22:17:44      9] <CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
[03/14 22:17:44      9] <CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
[03/14 22:17:44      9] <CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
[03/14 22:17:44      9] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/14 22:17:44      9] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/14 22:17:44      9] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/14 22:17:44      9] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/14 22:17:44      9] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/14 22:17:44      9] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/14 22:17:44      9] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/14 22:17:44      9] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/14 22:17:44      9] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/14 22:17:44      9] 
[03/14 22:17:44      9] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/14 22:17:44      9] 
[03/14 22:17:44      9] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/14 22:17:44      9] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/14 22:17:44      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/14 22:17:44      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/14 22:17:44      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/14 22:17:44      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/14 22:17:44      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/14 22:17:44      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/14 22:17:44      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/14 22:17:44      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/14 22:17:44      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/14 22:17:44      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/14 22:17:44      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/14 22:17:44      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/14 22:17:44      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/14 22:17:44      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/14 22:17:44      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/14 22:17:44      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/14 22:17:44      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/14 22:17:44      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/14 22:17:44      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/14 22:17:44      9] The LEF parser will ignore this statement.
[03/14 22:17:44      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/14 22:17:44      9] Set DBUPerIGU to M2 pitch 400.
[03/14 22:17:44      9] 
[03/14 22:17:44      9] Loading LEF file ./subckt/sram_w16.lef ...
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-200' for more detail.
[03/14 22:17:44      9] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/14 22:17:44      9] To increase the message display limit, refer to the product command reference manual.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 22:17:44      9] Type 'man IMPLF-201' for more detail.
[03/14 22:17:44      9] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/14 22:17:44      9] To increase the message display limit, refer to the product command reference manual.
[03/14 22:17:44      9] 
[03/14 22:17:44      9] viaInitial starts at Fri Mar 14 22:17:44 2025
viaInitial ends at Fri Mar 14 22:17:44 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/14 22:17:44      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/14 22:17:44      9] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/14 22:17:46     11] Read 811 cells in library 'tcbn65gpluswc' 
[03/14 22:17:46     11] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_WC.lib' ...
[03/14 22:17:46     11] Read 1 cells in library 'sram_w16' 
[03/14 22:17:46     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/14 22:17:47     12] Read 811 cells in library 'tcbn65gplusbc' 
[03/14 22:17:47     12] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_BC.lib' ...
[03/14 22:17:47     12] Read 1 cells in library 'sram_w16' 
[03/14 22:17:47     12] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.32min, fe_mem=472.4M) ***
[03/14 22:17:47     12] *** Begin netlist parsing (mem=472.4M) ***
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/14 22:17:47     12] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/14 22:17:47     12] To increase the message display limit, refer to the product command reference manual.
[03/14 22:17:47     12] Created 812 new cells from 4 timing libraries.
[03/14 22:17:47     12] Reading netlist ...
[03/14 22:17:47     12] Backslashed names will retain backslash and a trailing blank character.
[03/14 22:17:47     12] Reading verilog netlist './netlist/fullchip.v'
[03/14 22:17:47     12] **WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.v', check line 59636 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/14 22:17:47     12] Type 'man IMPVL-209' for more detail.
[03/14 22:17:47     12] **WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
[03/14 22:17:47     12] **WARN: (IMPVL-209):	In Verilog file './netlist/fullchip.v', check line 59636 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/14 22:17:47     12] Type 'man IMPVL-209' for more detail.
[03/14 22:17:47     12] **WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.
[03/14 22:17:47     12] 
[03/14 22:17:47     12] *** Memory Usage v#1 (Current mem = 495.980M, initial mem = 149.258M) ***
[03/14 22:17:47     12] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=496.0M) ***
[03/14 22:17:47     12] Set top cell to fullchip.
[03/14 22:17:47     13] Hooked 1624 DB cells to tlib cells.
[03/14 22:17:48     13] Starting recursive module instantiation check.
[03/14 22:17:48     13] No recursion found.
[03/14 22:17:48     13] Building hierarchical netlist for Cell fullchip ...
[03/14 22:17:48     13] *** Netlist is unique.
[03/14 22:17:48     13] ** info: there are 1851 modules.
[03/14 22:17:48     13] ** info: there are 36565 stdCell insts.
[03/14 22:17:48     13] ** info: there are 3 macros.
[03/14 22:17:48     13] 
[03/14 22:17:48     13] *** Memory Usage v#1 (Current mem = 572.492M, initial mem = 149.258M) ***
[03/14 22:17:48     13] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 22:17:48     13] Type 'man IMPFP-3961' for more detail.
[03/14 22:17:48     13] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 22:17:48     13] Type 'man IMPFP-3961' for more detail.
[03/14 22:17:48     13] Set Default Net Delay as 1000 ps.
[03/14 22:17:48     13] Set Default Net Load as 0.5 pF. 
[03/14 22:17:48     13] Set Default Input Pin Transition as 0.1 ps.
[03/14 22:17:48     13] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/14 22:17:48     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/14 22:17:48     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 22:17:48     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 22:17:48     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/14 22:17:48     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/14 22:17:48     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/14 22:17:48     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 22:17:48     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/14 22:17:48     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/14 22:17:48     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/14 22:17:48     13] Importing multi-corner RC tables ... 
[03/14 22:17:48     13] Summary of Active RC-Corners : 
[03/14 22:17:48     13]  
[03/14 22:17:48     13]  Analysis View: WC_VIEW
[03/14 22:17:48     13]     RC-Corner Name        : Cmax
[03/14 22:17:48     13]     RC-Corner Index       : 0
[03/14 22:17:48     13]     RC-Corner Temperature : 125 Celsius
[03/14 22:17:48     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/14 22:17:48     13]     RC-Corner PreRoute Res Factor         : 1
[03/14 22:17:48     13]     RC-Corner PreRoute Cap Factor         : 1
[03/14 22:17:48     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/14 22:17:48     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/14 22:17:48     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/14 22:17:48     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/14 22:17:48     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/14 22:17:48     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/14 22:17:48     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/14 22:17:48     13]  
[03/14 22:17:48     13]  Analysis View: BC_VIEW
[03/14 22:17:48     13]     RC-Corner Name        : Cmin
[03/14 22:17:48     13]     RC-Corner Index       : 1
[03/14 22:17:48     13]     RC-Corner Temperature : -40 Celsius
[03/14 22:17:48     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/14 22:17:48     13]     RC-Corner PreRoute Res Factor         : 1
[03/14 22:17:48     13]     RC-Corner PreRoute Cap Factor         : 1
[03/14 22:17:48     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/14 22:17:48     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/14 22:17:48     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/14 22:17:48     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/14 22:17:48     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/14 22:17:48     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/14 22:17:48     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/14 22:17:48     13] *Info: initialize multi-corner CTS.
[03/14 22:17:48     13] Reading timing constraints file './constraints/fullchip.sdc' ...
[03/14 22:17:48     13] Current (total cpu=0:00:13.9, real=0:00:20.0, peak res=323.6M, current mem=694.4M)
[03/14 22:17:48     13] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[9]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[8]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[7]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[6]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[5]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[4]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/fullchip.sdc, Line 9).
[03/14 22:17:48     13] 
[03/14 22:17:48     13] INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 Warnings and 20 Errors.
[03/14 22:17:48     13] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=338.8M, current mem=711.6M)
[03/14 22:17:48     13] Current (total cpu=0:00:14.0, real=0:00:20.0, peak res=338.8M, current mem=711.6M)
[03/14 22:17:48     14] Summary for sequential cells idenfication: 
[03/14 22:17:48     14] Identified SBFF number: 199
[03/14 22:17:48     14] Identified MBFF number: 0
[03/14 22:17:48     14] Not identified SBFF number: 0
[03/14 22:17:48     14] Not identified MBFF number: 0
[03/14 22:17:48     14] Number of sequential cells which are not FFs: 104
[03/14 22:17:48     14] 
[03/14 22:17:48     14] Total number of combinational cells: 492
[03/14 22:17:48     14] Total number of sequential cells: 303
[03/14 22:17:48     14] Total number of tristate cells: 11
[03/14 22:17:48     14] Total number of level shifter cells: 0
[03/14 22:17:48     14] Total number of power gating cells: 0
[03/14 22:17:48     14] Total number of isolation cells: 0
[03/14 22:17:48     14] Total number of power switch cells: 0
[03/14 22:17:48     14] Total number of pulse generator cells: 0
[03/14 22:17:48     14] Total number of always on buffers: 0
[03/14 22:17:48     14] Total number of retention cells: 0
[03/14 22:17:48     14] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/14 22:17:48     14] Total number of usable buffers: 18
[03/14 22:17:48     14] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/14 22:17:48     14] Total number of unusable buffers: 9
[03/14 22:17:48     14] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/14 22:17:49     14] Total number of usable inverters: 18
[03/14 22:17:49     14] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/14 22:17:49     14] Total number of unusable inverters: 9
[03/14 22:17:49     14] List of identified usable delay cells:
[03/14 22:17:49     14] Total number of identified usable delay cells: 0
[03/14 22:17:49     14] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/14 22:17:49     14] Total number of identified unusable delay cells: 9
[03/14 22:17:49     14] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/14 22:17:49     14] 
[03/14 22:17:49     14] *** Summary of all messages that are not suppressed in this session:
[03/14 22:17:49     14] Severity  ID               Count  Summary                                  
[03/14 22:17:49     14] WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/14 22:17:49     14] WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/14 22:17:49     14] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/14 22:17:49     14] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/14 22:17:49     14] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/14 22:17:49     14] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/14 22:17:49     14] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/14 22:17:49     14] WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
[03/14 22:17:49     14] WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
[03/14 22:17:49     14] WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
[03/14 22:17:49     14] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/14 22:17:49     14] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/14 22:17:49     14] *** Message Summary: 1902 warning(s), 2 error(s)
[03/14 22:17:49     14] 
[03/14 22:17:49     14] <CMD> set_interactive_constraint_modes {CON}
[03/14 22:17:49     14] <CMD> setDesignMode -process 65
[03/14 22:17:49     14] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/14 22:17:49     14] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/14 22:17:49     14] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/14 22:17:49     14] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/14 22:17:49     14] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/14 22:17:49     14] Updating process node dependent CCOpt properties for the 65nm process node.
[03/14 22:17:57     15] <CMD> floorPlan -site core -s 900 1200 10 10 10 10
[03/14 22:17:57     15] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/14 22:17:58     15] <CMD> timeDesign -preplace -prefix preplace
[03/14 22:17:58     15] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/14 22:17:58     15] Set Using Default Delay Limit as 101.
[03/14 22:17:58     15] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/14 22:17:58     15] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/14 22:17:58     15] Set Default Net Delay as 0 ps.
[03/14 22:17:58     15] Set Default Net Load as 0 pF. 
[03/14 22:17:58     15] Effort level <high> specified for reg2reg path_group
[03/14 22:17:59     17] #################################################################################
[03/14 22:17:59     17] # Design Stage: PreRoute
[03/14 22:17:59     17] # Design Name: fullchip
[03/14 22:17:59     17] # Design Mode: 65nm
[03/14 22:17:59     17] # Analysis Mode: MMMC Non-OCV 
[03/14 22:17:59     17] # Parasitics Mode: No SPEF/RCDB
[03/14 22:17:59     17] # Signoff Settings: SI Off 
[03/14 22:17:59     17] #################################################################################
[03/14 22:17:59     17] AAE_INFO: 1 threads acquired from CTE.
[03/14 22:17:59     17] Calculate delays in BcWc mode...
[03/14 22:17:59     17] Topological Sorting (CPU = 0:00:00.1, MEM = 917.8M, InitMEM = 911.2M)
[03/14 22:18:06     24] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 22:18:06     24] End delay calculation. (MEM=1075.12 CPU=0:00:06.0 REAL=0:00:06.0)
[03/14 22:18:06     24] *** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 1075.1M) ***
[03/14 22:18:07     25] *** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:00:25.5 mem=1075.1M)
[03/14 22:18:09     27] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/14 22:18:09     27] Resetting back High Fanout Nets as non-ideal
[03/14 22:18:09     27] Set Default Net Delay as 1000 ps.
[03/14 22:18:09     27] Set Default Net Load as 0.5 pF. 
[03/14 22:18:09     27] Reported timing to dir ./timingReports
[03/14 22:18:09     27] Total CPU time: 11.54 sec
[03/14 22:18:09     27] Total Real time: 11.0 sec
[03/14 22:18:09     27] Total Memory Usage: 1020.417969 Mbytes
[03/14 22:18:09     27] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/14 22:18:09     27] 36568 new pwr-pin connections were made to global net 'VDD'.
[03/14 22:18:09     27] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/14 22:18:09     27] 36568 new gnd-pin connections were made to global net 'VSS'.
[03/14 22:18:09     27] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/14 22:18:09     27] 
[03/14 22:18:09     27] Ring generation is complete; vias are now being generated.
[03/14 22:18:09     27] The power planner created 8 wires.
[03/14 22:18:09     27] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1020.4M) ***
[03/14 22:18:09     27] <CMD> setAddStripeMode -break_at block_ring
[03/14 22:18:09     27] Stripe will break at block ring.
[03/14 22:18:09     27] <CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 5 -start_from left -start 20 -stop 1180
[03/14 22:18:09     27] 
[03/14 22:18:09     27] Starting stripe generation ...
[03/14 22:18:09     27] Non-Default setAddStripeOption Settings :
[03/14 22:18:09     27]   NONE
[03/14 22:18:09     27] Stripe generation is complete; vias are now being generated.
[03/14 22:18:09     27] The power planner created 10 wires.
[03/14 22:18:09     27] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1020.4M) ***
[03/14 22:18:09     27] <CMD> setObjFPlanBox Instance core_instance/kmem_instance 51.218 881.5915 201.218 1161.5915
[03/14 22:18:09     27] <CMD> setObjFPlanBox Instance core_instance/qmem_instance 51.22 546.1355 201.22 826.1355
[03/14 22:18:09     27] <CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 113.4255 48.741 783.4255 198.741
[03/14 22:18:09     27] <CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
[03/14 22:18:09     27] <CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
[03/14 22:18:09     27] <CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
[03/14 22:18:09     27] <CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M3 bottom M3 left M2 right M2}
[03/14 22:18:09     27] 
[03/14 22:18:09     27] Ring generation is complete; vias are now being generated.
[03/14 22:18:09     27] The power planner created 24 wires.
[03/14 22:18:09     27] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1020.4M) ***
[03/14 22:18:09     27] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
[03/14 22:18:09     27] 0 new pwr-pin connection was made to global net 'VDD'.
[03/14 22:18:09     27] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
[03/14 22:18:09     27] 0 new gnd-pin connection was made to global net 'VSS'.
[03/14 22:18:09     27] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
[03/14 22:18:09     27] 0 new pwr-pin connection was made to global net 'VDD'.
[03/14 22:18:09     27] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
[03/14 22:18:09     27] 0 new gnd-pin connection was made to global net 'VSS'.
[03/14 22:18:09     27] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
[03/14 22:18:09     27] 0 new pwr-pin connection was made to global net 'VDD'.
[03/14 22:18:09     27] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
[03/14 22:18:09     27] 0 new gnd-pin connection was made to global net 'VSS'.
[03/14 22:18:09     27] <CMD> sroute
[03/14 22:18:10     27] *** Begin SPECIAL ROUTE on Fri Mar 14 22:18:10 2025 ***
[03/14 22:18:10     27] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
[03/14 22:18:10     27] SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/14 22:18:10     27] 
[03/14 22:18:10     27] Begin option processing ...
[03/14 22:18:10     27] srouteConnectPowerBump set to false
[03/14 22:18:10     27] routeSpecial set to true
[03/14 22:18:10     27] srouteConnectConverterPin set to false
[03/14 22:18:10     27] srouteFollowCorePinEnd set to 3
[03/14 22:18:10     27] srouteJogControl set to "preferWithChanges differentLayer"
[03/14 22:18:10     27] sroutePadPinAllPorts set to true
[03/14 22:18:10     27] sroutePreserveExistingRoutes set to true
[03/14 22:18:10     27] srouteRoutePowerBarPortOnBothDir set to true
[03/14 22:18:10     27] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1904.00 megs.
[03/14 22:18:10     27] 
[03/14 22:18:10     27] Reading DB technology information...
[03/14 22:18:10     27] Finished reading DB technology information.
[03/14 22:18:10     27] Reading floorplan and netlist information...
[03/14 22:18:10     27] Finished reading floorplan and netlist information.
[03/14 22:18:10     28] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/14 22:18:10     28] Read in 847 macros, 72 used
[03/14 22:18:10     28] Read in 74 components
[03/14 22:18:10     28]   71 core components: 71 unplaced, 0 placed, 0 fixed
[03/14 22:18:10     28]   3 block/ring components: 0 unplaced, 3 placed, 0 fixed
[03/14 22:18:10     28] Read in 358 logical pins
[03/14 22:18:10     28] Read in 4 blockages
[03/14 22:18:10     28] Read in 358 nets
[03/14 22:18:10     28] Read in 2 special nets, 2 routed
[03/14 22:18:10     28] Read in 148 terminals
[03/14 22:18:10     28] Begin power routing ...
[03/14 22:18:10     28] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/14 22:18:10     28] Type 'man IMPSR-1256' for more detail.
[03/14 22:18:10     28] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/14 22:18:10     28] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/14 22:18:10     28] Type 'man IMPSR-1256' for more detail.
[03/14 22:18:10     28] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/14 22:18:10     28] CPU time for FollowPin 0 seconds
[03/14 22:18:10     28] CPU time for FollowPin 0 seconds
[03/14 22:18:10     28]   Number of IO ports routed: 0
[03/14 22:18:10     28]   Number of Block ports routed: 6
[03/14 22:18:10     28]   Number of Stripe ports routed: 0
[03/14 22:18:10     28]   Number of Core ports routed: 2092
[03/14 22:18:10     28]   Number of Pad ports routed: 0
[03/14 22:18:10     28]   Number of Power Bump ports routed: 0
[03/14 22:18:10     28]   Number of Followpin connections: 1046
[03/14 22:18:10     28] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1925.00 megs.
[03/14 22:18:10     28] 
[03/14 22:18:10     28] 
[03/14 22:18:10     28] 
[03/14 22:18:10     28]  Begin updating DB with routing results ...
[03/14 22:18:10     28]  Updating DB with 114 via definition ...Extracting standard cell pins and blockage ...... 
[03/14 22:18:10     28] Pin and blockage extraction finished
[03/14 22:18:10     28] 
[03/14 22:18:10     28] 
sroute post-processing starts at Fri Mar 14 22:18:10 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/14 22:18:10     28] sroute post-processing ends at Fri Mar 14 22:18:10 2025

sroute post-processing starts at Fri Mar 14 22:18:10 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/14 22:18:10     28] sroute post-processing ends at Fri Mar 14 22:18:10 2025
sroute: Total CPU time used = 0:0:0
[03/14 22:18:10     28] sroute: Total Real time used = 0:0:1
[03/14 22:18:10     28] sroute: Total Memory used = 18.25 megs
[03/14 22:18:10     28] sroute: Total Peak Memory used = 1038.67 megs
[03/14 22:20:01     50] <CMD> zoomSelected
[03/14 22:20:03     51] <CMD> fit
[03/14 22:20:31     57] <CMD> floorPlan -site core -s 900 1200 10 10 10 10
[03/14 22:20:31     57] <CMD> timeDesign -preplace -prefix preplace
[03/14 22:20:31     57] Set Using Default Delay Limit as 101.
[03/14 22:20:31     57] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/14 22:20:31     57] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/14 22:20:31     57] Set Default Net Delay as 0 ps.
[03/14 22:20:31     57] Set Default Net Load as 0 pF. 
[03/14 22:20:32     57] Effort level <high> specified for reg2reg path_group
[03/14 22:20:33     58] #################################################################################
[03/14 22:20:33     58] # Design Stage: PreRoute
[03/14 22:20:33     58] # Design Name: fullchip
[03/14 22:20:33     58] # Design Mode: 65nm
[03/14 22:20:33     58] # Analysis Mode: MMMC Non-OCV 
[03/14 22:20:33     58] # Parasitics Mode: No SPEF/RCDB
[03/14 22:20:33     58] # Signoff Settings: SI Off 
[03/14 22:20:33     58] #################################################################################
[03/14 22:20:33     59] AAE_INFO: 1 threads acquired from CTE.
[03/14 22:20:33     59] Calculate delays in BcWc mode...
[03/14 22:20:33     59] Topological Sorting (CPU = 0:00:00.1, MEM = 1068.4M, InitMEM = 1062.8M)
[03/14 22:20:39     65] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 22:20:39     65] End delay calculation. (MEM=1142.34 CPU=0:00:05.8 REAL=0:00:06.0)
[03/14 22:20:39     65] *** CDM Built up (cpu=0:00:06.3  real=0:00:06.0  mem= 1142.3M) ***
[03/14 22:20:40     65] *** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:01:06 mem=1142.3M)
[03/14 22:20:42     67] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/14 22:20:42     67] Resetting back High Fanout Nets as non-ideal
[03/14 22:20:42     67] Set Default Net Delay as 1000 ps.
[03/14 22:20:42     67] Set Default Net Load as 0.5 pF. 
[03/14 22:20:42     67] Reported timing to dir ./timingReports
[03/14 22:20:42     67] Total CPU time: 10.51 sec
[03/14 22:20:42     67] Total Real time: 11.0 sec
[03/14 22:20:42     67] Total Memory Usage: 1041.667969 Mbytes
[03/14 22:20:42     67] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/14 22:20:42     67] 0 new pwr-pin connection was made to global net 'VDD'.
[03/14 22:20:42     67] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/14 22:20:42     67] 0 new gnd-pin connection was made to global net 'VSS'.
[03/14 22:20:42     67] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/14 22:20:42     67] 
[03/14 22:20:42     67] Ring generation is complete; vias are now being generated.
[03/14 22:20:42     67] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1041.7M) ***
[03/14 22:20:42     67] <CMD> setAddStripeMode -break_at block_ring
[03/14 22:20:42     67] Stripe will break at block ring.
[03/14 22:20:42     67] <CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 10 -start_from left -start 20 -stop 1180
[03/14 22:20:42     67] 
[03/14 22:20:42     67] Starting stripe generation ...
[03/14 22:20:42     67] Non-Default setAddStripeOption Settings :
[03/14 22:20:42     67]   NONE
[03/14 22:20:42     67] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 21.00) (919.00, 21.00) because same wire already exists.
[03/14 22:20:42     67] **WARN: (IMPPP-170):	The power planner failed to create a wire at (6.00, 29.00) (914.00, 29.00) because same wire already exists.
[03/14 22:20:42     67] Stripe generation is complete; vias are now being generated.
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 276.23) (10.00, 276.57)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 276.23) (910.00, 276.57)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (910.00, 276.23) (919.00, 276.57)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 531.84) (10.00, 532.16)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 531.84) (910.00, 532.16)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (910.00, 531.84) (919.00, 532.16)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 787.43) (10.00, 787.77)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 787.43) (910.00, 787.77)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (910.00, 787.43) (919.00, 787.77)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (1.00, 1043.04) (10.00, 1043.36)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 1043.04) (48.20, 1043.36)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (276.20, 1043.04) (910.00, 1043.36)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (910.00, 1043.04) (919.00, 1043.36)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (6.00, 155.63) (10.00, 155.96)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (10.00, 155.63) (13.25, 155.96)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (906.75, 155.63) (910.00, 155.96)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (910.00, 155.63) (914.00, 155.96)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (11.25, 155.77) (110.40, 155.96)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (110.40, 155.77) (112.43, 155.96)
[03/14 22:20:42     67] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M1 at (336.23, 155.77) (338.40, 155.96)
[03/14 22:20:42     67] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[03/14 22:20:42     67] To increase the message display limit, refer to the product command reference manual.
[03/14 22:20:42     67] The power planner created 54 wires.
[03/14 22:20:42     67] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1041.7M) ***
[03/14 22:20:42     68] <CMD> setObjFPlanBox Instance core_instance/kmem_instance 51.218 881.5915 201.218 1161.5915
[03/14 22:20:42     68] <CMD> setObjFPlanBox Instance core_instance/qmem_instance 51.22 546.1355 201.22 826.1355
[03/14 22:20:42     68] <CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 113.4255 48.741 783.4255 198.741
[03/14 22:20:42     68] <CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
[03/14 22:20:42     68] <CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
[03/14 22:20:42     68] <CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
[03/14 22:20:42     68] <CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M3 bottom M3 left M2 right M2}
[03/14 22:20:42     68] 
[03/14 22:20:42     68] Ring generation is complete; vias are now being generated.
[03/14 22:20:42     68] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1041.7M) ***
[03/14 22:20:42     68] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
[03/14 22:20:42     68] 0 new pwr-pin connection was made to global net 'VDD'.
[03/14 22:20:42     68] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
[03/14 22:20:42     68] 0 new gnd-pin connection was made to global net 'VSS'.
[03/14 22:20:42     68] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
[03/14 22:20:42     68] 0 new pwr-pin connection was made to global net 'VDD'.
[03/14 22:20:42     68] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
[03/14 22:20:42     68] 0 new gnd-pin connection was made to global net 'VSS'.
[03/14 22:20:42     68] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
[03/14 22:20:42     68] 0 new pwr-pin connection was made to global net 'VDD'.
[03/14 22:20:42     68] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
[03/14 22:20:42     68] 0 new gnd-pin connection was made to global net 'VSS'.
[03/14 22:20:42     68] <CMD> sroute
[03/14 22:20:42     68] *** Begin SPECIAL ROUTE on Fri Mar 14 22:20:42 2025 ***
[03/14 22:20:42     68] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
[03/14 22:20:42     68] SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/14 22:20:42     68] 
[03/14 22:20:42     68] Begin option processing ...
[03/14 22:20:42     68] srouteConnectPowerBump set to false
[03/14 22:20:42     68] routeSpecial set to true
[03/14 22:20:42     68] srouteConnectConverterPin set to false
[03/14 22:20:42     68] srouteFollowCorePinEnd set to 3
[03/14 22:20:42     68] srouteJogControl set to "preferWithChanges differentLayer"
[03/14 22:20:42     68] sroutePadPinAllPorts set to true
[03/14 22:20:42     68] sroutePreserveExistingRoutes set to true
[03/14 22:20:42     68] srouteRoutePowerBarPortOnBothDir set to true
[03/14 22:20:42     68] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1925.00 megs.
[03/14 22:20:42     68] 
[03/14 22:20:42     68] Reading DB technology information...
[03/14 22:20:42     68] Finished reading DB technology information.
[03/14 22:20:42     68] Reading floorplan and netlist information...
[03/14 22:20:42     68] Finished reading floorplan and netlist information.
[03/14 22:20:43     68] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/14 22:20:43     68] Read in 847 macros, 72 used
[03/14 22:20:43     68] Read in 74 components
[03/14 22:20:43     68]   71 core components: 71 unplaced, 0 placed, 0 fixed
[03/14 22:20:43     68]   3 block/ring components: 0 unplaced, 3 placed, 0 fixed
[03/14 22:20:43     68] Read in 358 logical pins
[03/14 22:20:43     68] Read in 4 blockages
[03/14 22:20:43     68] Read in 358 nets
[03/14 22:20:43     68] Read in 2 special nets, 2 routed
[03/14 22:20:43     68] Read in 148 terminals
[03/14 22:20:43     68] Begin power routing ...
[03/14 22:20:43     68] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/14 22:20:43     68] Type 'man IMPSR-1256' for more detail.
[03/14 22:20:43     68] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/14 22:20:43     68] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/14 22:20:43     68] Type 'man IMPSR-1256' for more detail.
[03/14 22:20:43     68] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/14 22:20:43     68] CPU time for FollowPin 0 seconds
[03/14 22:20:43     68] CPU time for FollowPin 0 seconds
[03/14 22:20:43     68]   Number of IO ports routed: 0
[03/14 22:20:43     68]   Number of Block ports routed: 0
[03/14 22:20:43     68]   Number of Stripe ports routed: 0
[03/14 22:20:43     68]   Number of Core ports routed: 0
[03/14 22:20:43     68]   Number of Pad ports routed: 0
[03/14 22:20:43     68]   Number of Power Bump ports routed: 0
[03/14 22:20:43     68] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1934.00 megs.
[03/14 22:20:43     68] 
[03/14 22:20:43     68] 
[03/14 22:20:43     68] 
[03/14 22:20:43     68]  Begin updating DB with routing results ...
[03/14 22:20:43     68]  Updating DB with 148 via definition ...
[03/14 22:20:43     68] sroute: Total CPU time used = 0:0:0
[03/14 22:20:43     68] sroute: Total Real time used = 0:0:1
[03/14 22:20:43     68] sroute: Total Memory used = 5.81 megs
[03/14 22:20:43     68] sroute: Total Peak Memory used = 1047.48 megs
[03/14 22:24:00    108] <CMD> zoomIn
[03/14 22:24:01    109] <CMD> panPage -1 0
[03/14 22:24:01    109] <CMD> panPage -1 0
[03/14 22:24:02    109] <CMD> panPage 0 -1
[03/14 22:24:02    109] <CMD> panPage 0 -1
[03/14 22:24:02    109] <CMD> panPage 0 -1
[03/14 22:24:03    109] <CMD> panPage 0 -1
[03/14 22:24:05    110] <CMD> panPage 0 1
[03/14 22:24:06    110] <CMD> panPage 0 -1
[03/14 22:27:20    152] <CMD> panPage 0 1
[03/14 22:27:20    152] <CMD> panPage 0 1
[03/14 22:27:20    152] <CMD> panPage 0 1
[03/14 22:27:20    152] <CMD> panPage 0 1
[03/14 22:27:22    152] <CMD> panPage 0 -1
[03/14 22:27:23    153] <CMD> panPage 0 1
[03/14 22:27:23    153] <CMD> panPage 0 -1
[03/14 22:27:24    153] <CMD> panPage 0 -1
[03/14 22:27:24    153] <CMD> panPage 0 1
[03/14 22:27:24    153] <CMD> panPage 0 1
[03/14 22:27:25    153] <CMD> panPage 0 1
[03/14 22:27:25    153] <CMD> panPage 0 1
[03/14 22:27:25    153] <CMD> panPage 0 1
[03/14 22:27:25    153] <CMD> panPage 0 1
[03/14 22:27:26    153] <CMD> panPage 0 -1
[03/14 22:27:50    158] <CMD> fit
[03/14 22:28:20    164] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 22:28:20    164] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:28:20    164] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 3 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
[03/14 22:28:20    164] Successfully spread [128] pins.
[03/14 22:28:20    164] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1068.5M).
[03/14 22:28:20    164] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:28:20    165] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/14 22:28:20    165] Successfully spread [160] pins.
[03/14 22:28:20    165] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1068.5M).
[03/14 22:28:20    165] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:28:20    165] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 3 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
[03/14 22:28:20    165] Successfully spread [43] pins.
[03/14 22:28:20    165] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1068.5M).
[03/14 22:28:20    165] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:28:20    165] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 3 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/14 22:28:20    165] Successfully spread [27] pins.
[03/14 22:28:20    165] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1068.5M).
[03/14 22:28:23    165] <CMD> checkPinAssignment
[03/14 22:28:23    165] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/14 22:28:23    165] Checking pins of top cell fullchip ... completed
[03/14 22:28:23    165] 
[03/14 22:28:23    165] ===========================================================================================================================
[03/14 22:28:23    165]                                                 checkPinAssignment Summary
[03/14 22:28:23    165] ===========================================================================================================================
[03/14 22:28:23    165] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/14 22:28:23    165] ===========================================================================================================================
[03/14 22:28:23    165] fullchip    |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 22:28:23    165] ===========================================================================================================================
[03/14 22:28:23    165] TOTAL       |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 22:28:23    165] ===========================================================================================================================
[03/14 22:28:23    165] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1068.5M).
[03/14 22:28:27    166] <CMD> fit
[03/14 22:30:21    189] <CMD> legalizePin
[03/14 22:30:21    189] 
[03/14 22:30:21    189] Start pin legalization for the partition [fullchip]:
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location ( 420.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[23]] is [FIXED] at location ( 465.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[22]] is [FIXED] at location ( 462.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[21]] is [FIXED] at location ( 459.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[20]] is [FIXED] at location ( 456.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[19]] is [FIXED] at location ( 453.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[18]] is [FIXED] at location ( 450.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[17]] is [FIXED] at location ( 447.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[16]] is [FIXED] at location ( 444.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[15]] is [FIXED] at location ( 441.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[14]] is [FIXED] at location ( 438.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[13]] is [FIXED] at location ( 435.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[12]] is [FIXED] at location ( 432.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[11]] is [FIXED] at location ( 429.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[10]] is [FIXED] at location ( 426.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[9]] is [FIXED] at location ( 423.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[8]] is [FIXED] at location ( 420.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[7]] is [FIXED] at location ( 417.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[6]] is [FIXED] at location ( 414.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[5]] is [FIXED] at location ( 411.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[4]] is [FIXED] at location ( 408.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[3]] is [FIXED] at location ( 405.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[2]] is [FIXED] at location ( 402.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[1]] is [FIXED] at location ( 399.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_in[0]] is [FIXED] at location ( 396.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 498.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 495.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 492.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 489.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 486.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 483.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 480.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 477.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 474.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 471.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 468.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 465.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 462.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 459.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 456.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 453.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 450.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 447.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 444.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 441.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 438.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 435.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 432.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 429.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [fifo_ext_rd] is [FIXED] at location ( 423.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[18]] is [FIXED] at location ( 522.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[17]] is [FIXED] at location ( 519.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location ( 516.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location ( 513.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location ( 510.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location ( 507.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location ( 504.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location ( 501.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location ( 498.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location ( 495.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location ( 492.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location ( 489.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location ( 486.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location ( 483.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location ( 480.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location ( 477.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location ( 474.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location ( 471.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location ( 468.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] **WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location ( 426.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:30:21    189] Summary report for top level: [fullchip] 
[03/14 22:30:21    189] 	Total Pads                         : 0
[03/14 22:30:21    189] 	Total Pins                         : 358
[03/14 22:30:21    189] 	Legally Assigned Pins              : 288
[03/14 22:30:21    189] 	Illegally Assigned Pins            : 70
[03/14 22:30:21    189] 	Unplaced Pins                      : 0
[03/14 22:30:21    189] 	Constant/Spl Net Pins              : 0
[03/14 22:30:21    189] 	Internal Pins                      : 0
[03/14 22:30:21    189] 	Legally Assigned Feedthrough Pins  : 0
[03/14 22:30:21    189] 	Illegally Assigned Feedthrough Pins: 0
[03/14 22:30:21    189] End of Summary report
[03/14 22:30:21    189] 70 pin(s) of the Partition fullchip could not be legalized.
[03/14 22:30:21    189] End pin legalization for the partition [fullchip].
[03/14 22:30:21    189] 
[03/14 22:30:21    189] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1068.5M).
[03/14 22:32:27    215] <CMD> floorPlan -site core -s 900 1200 10 10 10 10
[03/14 22:32:27    215] <CMD> timeDesign -preplace -prefix preplace
[03/14 22:32:27    215] Set Using Default Delay Limit as 101.
[03/14 22:32:27    215] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/14 22:32:27    215] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/14 22:32:27    215] Set Default Net Delay as 0 ps.
[03/14 22:32:27    215] Set Default Net Load as 0 pF. 
[03/14 22:32:28    215] Effort level <high> specified for reg2reg path_group
[03/14 22:32:29    217] #################################################################################
[03/14 22:32:29    217] # Design Stage: PreRoute
[03/14 22:32:29    217] # Design Name: fullchip
[03/14 22:32:29    217] # Design Mode: 65nm
[03/14 22:32:29    217] # Analysis Mode: MMMC Non-OCV 
[03/14 22:32:29    217] # Parasitics Mode: No SPEF/RCDB
[03/14 22:32:29    217] # Signoff Settings: SI Off 
[03/14 22:32:29    217] #################################################################################
[03/14 22:32:29    217] AAE_INFO: 1 threads acquired from CTE.
[03/14 22:32:29    217] Calculate delays in BcWc mode...
[03/14 22:32:29    217] Topological Sorting (CPU = 0:00:00.1, MEM = 1097.8M, InitMEM = 1092.2M)
[03/14 22:32:35    223] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 22:32:35    223] End delay calculation. (MEM=1171.71 CPU=0:00:05.8 REAL=0:00:06.0)
[03/14 22:32:35    223] *** CDM Built up (cpu=0:00:06.3  real=0:00:06.0  mem= 1171.7M) ***
[03/14 22:32:36    224] *** Done Building Timing Graph (cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:03:44 mem=1171.7M)
[03/14 22:32:38    226] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.868 | -36.868 | -0.719  |
|           TNS (ns):|-10516.5 |-10434.2 |-519.963 |
|    Violating Paths:|  4071   |  4071   |  2686   |
|          All Paths:|  7702   |  7529   |  5061   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/14 22:32:38    226] Resetting back High Fanout Nets as non-ideal
[03/14 22:32:38    226] Set Default Net Delay as 1000 ps.
[03/14 22:32:38    226] Set Default Net Load as 0.5 pF. 
[03/14 22:32:38    226] Reported timing to dir ./timingReports
[03/14 22:32:38    226] Total CPU time: 10.63 sec
[03/14 22:32:38    226] Total Real time: 11.0 sec
[03/14 22:32:38    226] Total Memory Usage: 1067.613281 Mbytes
[03/14 22:32:38    226] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/14 22:32:38    226] 0 new pwr-pin connection was made to global net 'VDD'.
[03/14 22:32:38    226] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/14 22:32:38    226] 0 new gnd-pin connection was made to global net 'VSS'.
[03/14 22:32:38    226] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/14 22:32:38    226] 
[03/14 22:32:38    226] Ring generation is complete; vias are now being generated.
[03/14 22:32:38    226] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1067.6M) ***
[03/14 22:32:38    226] <CMD> setAddStripeMode -break_at block_ring
[03/14 22:32:38    226] Stripe will break at block ring.
[03/14 22:32:38    226] <CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 10 -start_from left -start 20 -stop 1180
[03/14 22:32:38    226] 
[03/14 22:32:38    226] Starting stripe generation ...
[03/14 22:32:38    226] Non-Default setAddStripeOption Settings :
[03/14 22:32:38    226]   NONE
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 21.00) (919.00, 21.00) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 148.77) (110.93, 148.77) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (337.73, 148.77) (919.00, 148.77) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 276.55) (919.00, 276.55) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 404.33) (919.00, 404.33) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 532.10) (919.00, 532.10) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 659.88) (48.72, 659.88) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (275.52, 659.88) (919.00, 659.88) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 787.65) (919.00, 787.65) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 915.42) (48.72, 915.42) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (275.52, 915.42) (919.00, 915.42) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 1043.20) (48.72, 1043.20) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (275.52, 1043.20) (919.00, 1043.20) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.00, 1170.97) (919.00, 1170.97) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 155.27) (12.25, 157.77) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 283.05) (12.25, 285.55) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 410.83) (12.25, 413.33) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 538.60) (12.25, 541.10) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 666.38) (12.25, 668.88) because same wire already exists.
[03/14 22:32:38    226] **WARN: (IMPPP-170):	The power planner failed to create a wire at (12.25, 794.15) (12.25, 796.65) because same wire already exists.
[03/14 22:32:38    226] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[03/14 22:32:38    226] To increase the message display limit, refer to the product command reference manual.
[03/14 22:32:38    226] Stripe generation is complete; vias are now being generated.
[03/14 22:32:38    226] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1067.6M) ***
[03/14 22:32:38    226] <CMD> setObjFPlanBox Instance core_instance/kmem_instance 51.218 881.5915 201.218 1161.5915
[03/14 22:32:38    226] <CMD> setObjFPlanBox Instance core_instance/qmem_instance 51.22 546.1355 201.22 826.1355
[03/14 22:32:38    226] <CMD> setObjFPlanBox Instance core_instance/psum_mem_instance 113.4255 48.741 783.4255 198.741
[03/14 22:32:38    226] <CMD> addHaloToBlock {3 3 3 3} core_instance/qmem_instance
[03/14 22:32:38    226] <CMD> addHaloToBlock {3 3 3 3} core_instance/kmem_instance
[03/14 22:32:38    226] <CMD> addHaloToBlock {3 3 3 3} core_instance/psum_mem_instance
[03/14 22:32:38    226] <CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M1 bottom M1 left M2 right M2}
[03/14 22:32:38    226] 
[03/14 22:32:38    226] Ring generation is complete; vias are now being generated.
[03/14 22:32:38    226] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (111.43, 46.74) (337.23, 47.74)
[03/14 22:32:38    226] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (111.43, 271.34) (337.23, 272.34)
[03/14 22:32:38    226] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (49.22, 544.14) (275.02, 545.14)
[03/14 22:32:38    226] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (49.22, 768.73) (275.02, 769.73)
[03/14 22:32:38    226] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (49.22, 879.59) (275.02, 880.59)
[03/14 22:32:38    226] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (49.22, 1104.19) (275.02, 1105.19)
[03/14 22:32:38    226] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (109.93, 45.24) (338.73, 46.24)
[03/14 22:32:38    226] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (109.93, 272.84) (338.73, 273.84)
[03/14 22:32:38    226] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (47.72, 542.64) (276.52, 543.64)
[03/14 22:32:38    226] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M3 at (47.72, 878.09) (276.52, 879.09)
[03/14 22:32:38    226] The power planner created 10 wires.
[03/14 22:32:38    226] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1067.6M) ***
[03/14 22:32:38    226] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/qmem_instance -verbose -override
[03/14 22:32:38    226] 0 new pwr-pin connection was made to global net 'VDD'.
[03/14 22:32:38    226] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/qmem_instance -verbose -override
[03/14 22:32:38    226] 0 new gnd-pin connection was made to global net 'VSS'.
[03/14 22:32:38    226] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/kmem_instance -verbose -override
[03/14 22:32:38    226] 0 new pwr-pin connection was made to global net 'VDD'.
[03/14 22:32:38    226] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/kmem_instance -verbose -override
[03/14 22:32:38    226] 0 new gnd-pin connection was made to global net 'VSS'.
[03/14 22:32:38    226] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst core_instance/psum_mem_instance -verbose -override
[03/14 22:32:38    226] 0 new pwr-pin connection was made to global net 'VDD'.
[03/14 22:32:38    226] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst core_instance/psum_mem_instance -verbose -override
[03/14 22:32:38    226] 0 new gnd-pin connection was made to global net 'VSS'.
[03/14 22:32:38    226] <CMD> sroute
[03/14 22:32:38    226] *** Begin SPECIAL ROUTE on Fri Mar 14 22:32:38 2025 ***
[03/14 22:32:38    226] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
[03/14 22:32:38    226] SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/14 22:32:38    226] 
[03/14 22:32:38    226] Begin option processing ...
[03/14 22:32:38    226] srouteConnectPowerBump set to false
[03/14 22:32:38    226] routeSpecial set to true
[03/14 22:32:38    226] srouteConnectConverterPin set to false
[03/14 22:32:38    226] srouteFollowCorePinEnd set to 3
[03/14 22:32:38    226] srouteJogControl set to "preferWithChanges differentLayer"
[03/14 22:32:38    226] sroutePadPinAllPorts set to true
[03/14 22:32:38    226] sroutePreserveExistingRoutes set to true
[03/14 22:32:38    226] srouteRoutePowerBarPortOnBothDir set to true
[03/14 22:32:38    226] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1951.00 megs.
[03/14 22:32:38    226] 
[03/14 22:32:38    226] Reading DB technology information...
[03/14 22:32:39    226] Finished reading DB technology information.
[03/14 22:32:39    226] Reading floorplan and netlist information...
[03/14 22:32:39    226] Finished reading floorplan and netlist information.
[03/14 22:32:39    226] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/14 22:32:39    226] Read in 847 macros, 72 used
[03/14 22:32:39    226] Read in 74 components
[03/14 22:32:39    226]   71 core components: 71 unplaced, 0 placed, 0 fixed
[03/14 22:32:39    226]   3 block/ring components: 0 unplaced, 3 placed, 0 fixed
[03/14 22:32:39    226] Read in 358 physical pins
[03/14 22:32:39    226]   358 physical pins: 0 unplaced, 0 placed, 358 fixed
[03/14 22:32:39    226] Read in 4 blockages
[03/14 22:32:39    226] Read in 358 nets
[03/14 22:32:39    226] Read in 2 special nets, 2 routed
[03/14 22:32:39    226] Read in 506 terminals
[03/14 22:32:39    226] Begin power routing ...
[03/14 22:32:39    226] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/14 22:32:39    226] Type 'man IMPSR-1256' for more detail.
[03/14 22:32:39    226] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/14 22:32:39    226] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/14 22:32:39    226] Type 'man IMPSR-1256' for more detail.
[03/14 22:32:39    226] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/14 22:32:39    226] CPU time for FollowPin 0 seconds
[03/14 22:32:39    226] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.200, 879.235), it will not be connected.
[03/14 22:32:39    226] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (276.600, 879.235), it will not be connected.
[03/14 22:32:39    226] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.200, 879.235), it will not be connected.
[03/14 22:32:39    226] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (276.600, 879.235), it will not be connected.
[03/14 22:32:39    226] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.200, 879.235), it will not be connected.
[03/14 22:32:39    226] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.200, 879.235), it will not be connected.
[03/14 22:32:39    226] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (276.600, 879.235), it will not be connected.
[03/14 22:32:39    226] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (276.600, 879.235), it will not be connected.
[03/14 22:32:39    226] CPU time for FollowPin 0 seconds
[03/14 22:32:39    226]   Number of IO ports routed: 0
[03/14 22:32:39    226]   Number of Block ports routed: 0
[03/14 22:32:39    226]   Number of Stripe ports routed: 0
[03/14 22:32:39    226]   Number of Core ports routed: 0
[03/14 22:32:39    226]   Number of Pad ports routed: 0
[03/14 22:32:39    226]   Number of Power Bump ports routed: 0
[03/14 22:32:39    226] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1962.00 megs.
[03/14 22:32:39    226] 
[03/14 22:32:39    226] 
[03/14 22:32:39    226] 
[03/14 22:32:39    226]  Begin updating DB with routing results ...
[03/14 22:32:39    226]  Updating DB with 157 via definition ...
[03/14 22:32:39    226]  Updating DB with 358 io pins ...
[03/14 22:32:39    226] sroute: Total CPU time used = 0:0:0
[03/14 22:32:39    226] sroute: Total Real time used = 0:0:1
[03/14 22:32:39    226] sroute: Total Memory used = 8.28 megs
[03/14 22:32:39    226] sroute: Total Peak Memory used = 1075.89 megs
[03/14 22:33:29    237] <CMD> fit
[03/14 22:33:33    238] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 22:33:33    238] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:33:33    238] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 3 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
[03/14 22:33:33    238] Successfully spread [128] pins.
[03/14 22:33:33    238] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
[03/14 22:33:33    238] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:33:33    238] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/14 22:33:33    238] Successfully spread [160] pins.
[03/14 22:33:33    238] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
[03/14 22:33:33    238] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:33:33    238] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 3 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
[03/14 22:33:33    238] Successfully spread [43] pins.
[03/14 22:33:33    238] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
[03/14 22:33:33    238] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:33:33    238] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 3 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/14 22:33:33    238] Successfully spread [27] pins.
[03/14 22:33:33    238] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
[03/14 22:33:38    239] <CMD> checkPinAssignment
[03/14 22:33:38    239] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/14 22:33:38    239] Checking pins of top cell fullchip ... completed
[03/14 22:33:38    239] 
[03/14 22:33:38    239] ===========================================================================================================================
[03/14 22:33:38    239]                                                 checkPinAssignment Summary
[03/14 22:33:38    239] ===========================================================================================================================
[03/14 22:33:38    239] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/14 22:33:38    239] ===========================================================================================================================
[03/14 22:33:38    239] fullchip    |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 22:33:38    239] ===========================================================================================================================
[03/14 22:33:38    239] TOTAL       |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 22:33:38    239] ===========================================================================================================================
[03/14 22:33:38    239] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
[03/14 22:33:44    240] <CMD> legalizePin
[03/14 22:33:44    240] 
[03/14 22:33:44    240] Start pin legalization for the partition [fullchip]:
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location ( 420.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[23]] is [FIXED] at location ( 465.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[22]] is [FIXED] at location ( 462.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[21]] is [FIXED] at location ( 459.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[20]] is [FIXED] at location ( 456.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[19]] is [FIXED] at location ( 453.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[18]] is [FIXED] at location ( 450.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[17]] is [FIXED] at location ( 447.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[16]] is [FIXED] at location ( 444.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[15]] is [FIXED] at location ( 441.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[14]] is [FIXED] at location ( 438.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[13]] is [FIXED] at location ( 435.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[12]] is [FIXED] at location ( 432.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[11]] is [FIXED] at location ( 429.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[10]] is [FIXED] at location ( 426.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[9]] is [FIXED] at location ( 423.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[8]] is [FIXED] at location ( 420.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[7]] is [FIXED] at location ( 417.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[6]] is [FIXED] at location ( 414.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[5]] is [FIXED] at location ( 411.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[4]] is [FIXED] at location ( 408.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[3]] is [FIXED] at location ( 405.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[2]] is [FIXED] at location ( 402.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[1]] is [FIXED] at location ( 399.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_in[0]] is [FIXED] at location ( 396.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 498.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 495.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 492.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 489.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 486.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 483.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 480.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 477.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 474.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 471.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 468.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 465.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 462.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 459.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 456.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 453.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 450.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 447.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 444.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 441.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 438.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 435.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 432.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 429.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [fifo_ext_rd] is [FIXED] at location ( 423.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[18]] is [FIXED] at location ( 522.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[17]] is [FIXED] at location ( 519.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location ( 516.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location ( 513.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location ( 510.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location ( 507.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location ( 504.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location ( 501.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location ( 498.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location ( 495.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location ( 492.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location ( 489.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location ( 486.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location ( 483.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location ( 480.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location ( 477.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location ( 474.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location ( 471.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location ( 468.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] **WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location ( 426.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:33:44    240] Summary report for top level: [fullchip] 
[03/14 22:33:44    240] 	Total Pads                         : 0
[03/14 22:33:44    240] 	Total Pins                         : 358
[03/14 22:33:44    240] 	Legally Assigned Pins              : 288
[03/14 22:33:44    240] 	Illegally Assigned Pins            : 70
[03/14 22:33:44    240] 	Unplaced Pins                      : 0
[03/14 22:33:44    240] 	Constant/Spl Net Pins              : 0
[03/14 22:33:44    240] 	Internal Pins                      : 0
[03/14 22:33:44    240] 	Legally Assigned Feedthrough Pins  : 0
[03/14 22:33:44    240] 	Illegally Assigned Feedthrough Pins: 0
[03/14 22:33:44    240] End of Summary report
[03/14 22:33:44    240] 70 pin(s) of the Partition fullchip could not be legalized.
[03/14 22:33:44    240] End pin legalization for the partition [fullchip].
[03/14 22:33:44    240] 
[03/14 22:33:44    240] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
[03/14 22:34:47    254] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 22:34:47    254] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:34:47    254] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 2 -spreadType center -spacing 3 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
[03/14 22:34:47    254] Successfully spread [128] pins.
[03/14 22:34:47    254] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
[03/14 22:34:47    254] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:34:47    254] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/14 22:34:47    254] Successfully spread [160] pins.
[03/14 22:34:47    254] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
[03/14 22:34:47    254] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:34:47    254] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 3 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
[03/14 22:34:47    254] Successfully spread [43] pins.
[03/14 22:34:47    254] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
[03/14 22:34:47    254] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:34:47    254] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 3 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/14 22:34:47    254] Successfully spread [27] pins.
[03/14 22:34:47    254] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1075.9M).
[03/14 22:34:49    255] <CMD> checkPinAssignment
[03/14 22:34:49    255] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/14 22:34:49    255] Checking pins of top cell fullchip ... completed
[03/14 22:34:49    255] 
[03/14 22:34:49    255] ===========================================================================================================================
[03/14 22:34:49    255]                                                 checkPinAssignment Summary
[03/14 22:34:49    255] ===========================================================================================================================
[03/14 22:34:49    255] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/14 22:34:49    255] ===========================================================================================================================
[03/14 22:34:49    255] fullchip    |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 22:34:49    255] ===========================================================================================================================
[03/14 22:34:49    255] TOTAL       |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 22:34:49    255] ===========================================================================================================================
[03/14 22:34:49    255] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:34:53    256] <CMD> legalizePin
[03/14 22:34:53    256] 
[03/14 22:34:53    256] Start pin legalization for the partition [fullchip]:
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location (   0.000,  419.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location (   0.000,  422.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location (   0.000,  425.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location (   0.000,  428.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location (   0.000,  431.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location (   0.000,  434.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location (   0.000,  437.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location (   0.000,  440.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location (   0.000,  443.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location (   0.000,  446.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location (   0.000,  449.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location (   0.000,  452.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location (   0.000,  455.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location (   0.000,  458.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location (   0.000,  461.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location (   0.000,  464.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location (   0.000,  467.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location (   0.000,  470.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location (   0.000,  473.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location (   0.000,  476.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location (   0.000,  479.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location (   0.000,  482.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location (   0.000,  485.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location (   0.000,  488.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location (   0.000,  491.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location (   0.000,  494.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location (   0.000,  497.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location (   0.000,  500.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location (   0.000,  503.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location (   0.000,  506.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location (   0.000,  509.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location (   0.000,  512.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location (   0.000,  515.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location (   0.000,  518.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location (   0.000,  521.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location (   0.000,  524.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location (   0.000,  527.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location (   0.000,  530.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location (   0.000,  533.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location (   0.000,  536.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location (   0.000,  539.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location (   0.000,  542.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location (   0.000,  545.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location (   0.000,  548.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location (   0.000,  551.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location (   0.000,  554.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location (   0.000,  557.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location (   0.000,  560.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location (   0.000,  563.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location (   0.000,  566.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location (   0.000,  569.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location (   0.000,  572.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location (   0.000,  575.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location (   0.000,  578.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location (   0.000,  581.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location (   0.000,  584.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location (   0.000,  587.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location (   0.000,  590.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location (   0.000,  593.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location (   0.000,  596.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location (   0.000,  599.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location (   0.000,  602.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location (   0.000,  605.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location (   0.000,  608.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location (   0.000,  611.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location (   0.000,  614.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location (   0.000,  617.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location (   0.000,  620.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location (   0.000,  623.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location (   0.000,  626.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location (   0.000,  629.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location (   0.000,  632.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location (   0.000,  635.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location (   0.000,  638.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location (   0.000,  641.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location (   0.000,  644.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location (   0.000,  647.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location (   0.000,  650.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location (   0.000,  653.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location (   0.000,  656.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location (   0.000,  659.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location (   0.000,  662.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location (   0.000,  665.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location (   0.000,  668.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location (   0.000,  671.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location (   0.000,  674.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location (   0.000,  677.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location (   0.000,  680.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location (   0.000,  683.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location (   0.000,  686.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location (   0.000,  689.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location (   0.000,  692.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location (   0.000,  695.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location (   0.000,  698.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location (   0.000,  701.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location (   0.000,  704.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location (   0.000,  707.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location (   0.000,  710.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location (   0.000,  713.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location (   0.000,  716.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location (   0.000,  719.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location (   0.000,  722.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location (   0.000,  725.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location (   0.000,  728.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location (   0.000,  731.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location (   0.000,  734.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location (   0.000,  737.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location (   0.000,  740.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location (   0.000,  743.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location (   0.000,  746.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location (   0.000,  749.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location (   0.000,  752.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location (   0.000,  755.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location (   0.000,  758.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location (   0.000,  761.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location (   0.000,  764.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location (   0.000,  767.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location (   0.000,  770.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location (   0.000,  773.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location (   0.000,  776.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location (   0.000,  779.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location (   0.000,  782.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location (   0.000,  785.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location (   0.000,  788.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location (   0.000,  791.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location (   0.000,  794.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location (   0.000,  797.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location (   0.000,  800.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 920.000,  371.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 920.000,  374.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 920.000,  377.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 920.000,  380.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 920.000,  383.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 920.000,  386.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 920.000,  389.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 920.000,  392.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 920.000,  395.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 920.000,  398.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 920.000,  401.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 920.000,  404.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 920.000,  407.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 920.000,  410.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 920.000,  413.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 920.000,  416.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 920.000,  419.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 920.000,  422.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 920.000,  425.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 920.000,  428.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 920.000,  431.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 920.000,  434.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 920.000,  437.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 920.000,  440.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 920.000,  443.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 920.000,  446.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 920.000,  449.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 920.000,  452.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 920.000,  455.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 920.000,  458.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 920.000,  461.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 920.000,  464.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 920.000,  467.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 920.000,  470.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 920.000,  473.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 920.000,  476.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 920.000,  479.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 920.000,  482.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 920.000,  485.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 920.000,  488.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 920.000,  491.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 920.000,  494.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 920.000,  497.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 920.000,  500.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 920.000,  503.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 920.000,  506.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 920.000,  509.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 920.000,  512.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 920.000,  515.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 920.000,  518.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 920.000,  521.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 920.000,  524.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 920.000,  527.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 920.000,  530.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 920.000,  533.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 920.000,  536.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 920.000,  539.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 920.000,  542.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 920.000,  545.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 920.000,  548.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 920.000,  551.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 920.000,  554.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 920.000,  557.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 920.000,  560.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 920.000,  563.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 920.000,  566.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 920.000,  569.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 920.000,  572.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 920.000,  575.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 920.000,  578.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 920.000,  581.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 920.000,  584.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 920.000,  587.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 920.000,  590.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 920.000,  593.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 920.000,  596.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 920.000,  599.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 920.000,  602.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 920.000,  605.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 920.000,  608.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 920.000,  611.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 920.000,  614.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 920.000,  617.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 920.000,  620.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 920.000,  623.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 920.000,  626.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 920.000,  629.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 920.000,  632.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 920.000,  635.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 920.000,  638.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 920.000,  641.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 920.000,  644.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 920.000,  647.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 920.000,  650.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 920.000,  653.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 920.000,  656.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 920.000,  659.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 920.000,  662.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 920.000,  665.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 920.000,  668.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 920.000,  671.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 920.000,  674.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 920.000,  677.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 920.000,  680.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 920.000,  683.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 920.000,  686.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 920.000,  689.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 920.000,  692.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 920.000,  695.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 920.000,  698.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 920.000,  701.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 920.000,  704.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 920.000,  707.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 920.000,  710.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 920.000,  713.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 920.000,  716.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 920.000,  719.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 920.000,  722.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 920.000,  725.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 920.000,  728.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 920.000,  731.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 920.000,  734.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 920.000,  737.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 920.000,  740.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 920.000,  743.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 920.000,  746.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 920.000,  749.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 920.000,  752.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 920.000,  755.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 920.000,  758.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 920.000,  761.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 920.000,  764.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 920.000,  767.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 920.000,  770.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 920.000,  773.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 920.000,  776.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 920.000,  779.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 920.000,  782.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 920.000,  785.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 920.000,  788.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 920.000,  791.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 920.000,  794.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 920.000,  797.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 920.000,  800.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 920.000,  803.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 920.000,  806.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 920.000,  809.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 920.000,  812.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 920.000,  815.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 920.000,  818.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 920.000,  821.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 920.000,  824.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 920.000,  827.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 920.000,  830.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 920.000,  833.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 920.000,  836.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 920.000,  839.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 920.000,  842.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 920.000,  845.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] **WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 920.000,  848.800 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:34:53    256] Summary report for top level: [fullchip] 
[03/14 22:34:53    256] 	Total Pads                         : 0
[03/14 22:34:53    256] 	Total Pins                         : 358
[03/14 22:34:53    256] 	Legally Assigned Pins              : 70
[03/14 22:34:53    256] 	Illegally Assigned Pins            : 288
[03/14 22:34:53    256] 	Unplaced Pins                      : 0
[03/14 22:34:53    256] 	Constant/Spl Net Pins              : 0
[03/14 22:34:53    256] 	Internal Pins                      : 0
[03/14 22:34:53    256] 	Legally Assigned Feedthrough Pins  : 0
[03/14 22:34:53    256] 	Illegally Assigned Feedthrough Pins: 0
[03/14 22:34:53    256] End of Summary report
[03/14 22:34:53    256] 288 pin(s) of the Partition fullchip could not be legalized.
[03/14 22:34:53    256] End pin legalization for the partition [fullchip].
[03/14 22:34:53    256] 
[03/14 22:34:53    256] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:35:39    265] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 22:35:39    265] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:35:39    265] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 1 -spreadType center -spacing 3 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
[03/14 22:35:39    265] Successfully spread [128] pins.
[03/14 22:35:39    265] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:35:39    265] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:35:39    266] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/14 22:35:39    266] Successfully spread [160] pins.
[03/14 22:35:39    266] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:35:39    266] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:35:39    266] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 3 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
[03/14 22:35:39    266] Successfully spread [43] pins.
[03/14 22:35:39    266] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:35:39    266] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:35:39    266] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing 3 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/14 22:35:39    266] Successfully spread [27] pins.
[03/14 22:35:39    266] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:35:42    266] <CMD> checkPinAssignment
[03/14 22:35:42    266] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/14 22:35:42    266] Checking pins of top cell fullchip ... completed
[03/14 22:35:42    266] 
[03/14 22:35:42    266] ===========================================================================================================================
[03/14 22:35:42    266]                                                 checkPinAssignment Summary
[03/14 22:35:42    266] ===========================================================================================================================
[03/14 22:35:42    266] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/14 22:35:42    266] ===========================================================================================================================
[03/14 22:35:42    266] fullchip    |     0 |    358 |      0 |     358 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 22:35:42    266] ===========================================================================================================================
[03/14 22:35:42    266] TOTAL       |     0 |    358 |      0 |     358 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 22:35:42    266] ===========================================================================================================================
[03/14 22:35:42    266] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:44:50    385] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 22:44:50    385] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:44:50    385] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 2 -spreadType center -spacing 4 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
[03/14 22:44:50    385] Successfully spread [128] pins.
[03/14 22:44:50    385] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:44:50    385] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:44:50    385] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/14 22:44:50    385] Successfully spread [160] pins.
[03/14 22:44:50    385] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:44:50    385] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:44:50    385] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 4 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
[03/14 22:44:50    385] Successfully spread [43] pins.
[03/14 22:44:50    385] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:44:50    385] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:44:50    385] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 4 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/14 22:44:50    385] Successfully spread [27] pins.
[03/14 22:44:50    385] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:44:52    385] <CMD> checkPinAssignment
[03/14 22:44:52    385] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/14 22:44:52    385] Checking pins of top cell fullchip ... completed
[03/14 22:44:52    385] 
[03/14 22:44:52    385] ===========================================================================================================================
[03/14 22:44:52    385]                                                 checkPinAssignment Summary
[03/14 22:44:52    385] ===========================================================================================================================
[03/14 22:44:52    385] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/14 22:44:52    385] ===========================================================================================================================
[03/14 22:44:52    385] fullchip    |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 22:44:52    385] ===========================================================================================================================
[03/14 22:44:52    385] TOTAL       |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 22:44:52    385] ===========================================================================================================================
[03/14 22:44:52    385] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:55:25    523] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 22:55:25    523] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:55:25    523] <CMD> editPin -fixedPin 1 -fixOverlap 0 -unit MICRON -spreadDirection counterclockwise -side Left -layer 2 -spreadType center -spacing 4 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
[03/14 22:55:25    523] Successfully spread [128] pins.
[03/14 22:55:25    523] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:55:25    523] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:55:25    523] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/14 22:55:25    523] Successfully spread [160] pins.
[03/14 22:55:25    523] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:55:25    523] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:55:25    523] <CMD> editPin -fixedPin 1 -fixOverlap 0 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 4 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
[03/14 22:55:25    523] Successfully spread [43] pins.
[03/14 22:55:25    523] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:55:25    523] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 22:55:25    523] <CMD> editPin -fixedPin 1 -fixOverlap 0 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 4 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/14 22:55:25    523] Successfully spread [27] pins.
[03/14 22:55:25    523] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:55:26    523] <CMD> checkPinAssignment
[03/14 22:55:26    523] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/14 22:55:26    523] Checking pins of top cell fullchip ... completed
[03/14 22:55:26    523] 
[03/14 22:55:26    523] ===========================================================================================================================
[03/14 22:55:26    523]                                                 checkPinAssignment Summary
[03/14 22:55:26    523] ===========================================================================================================================
[03/14 22:55:26    523] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/14 22:55:26    523] ===========================================================================================================================
[03/14 22:55:26    523] fullchip    |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 22:55:26    523] ===========================================================================================================================
[03/14 22:55:26    523] TOTAL       |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 22:55:26    523] ===========================================================================================================================
[03/14 22:55:26    523] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 22:55:31    524] <CMD> legalizePin
[03/14 22:55:31    524] 
[03/14 22:55:31    524] Start pin legalization for the partition [fullchip]:
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location (   0.000,  356.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location (   0.000,  360.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location (   0.000,  364.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location (   0.000,  368.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location (   0.000,  372.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location (   0.000,  376.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location (   0.000,  380.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location (   0.000,  384.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location (   0.000,  388.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location (   0.000,  392.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location (   0.000,  396.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location (   0.000,  400.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location (   0.000,  404.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location (   0.000,  408.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location (   0.000,  412.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location (   0.000,  416.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location (   0.000,  420.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location (   0.000,  424.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location (   0.000,  428.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location (   0.000,  432.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location (   0.000,  436.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location (   0.000,  440.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location (   0.000,  444.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location (   0.000,  448.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location (   0.000,  452.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location (   0.000,  456.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location (   0.000,  460.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location (   0.000,  464.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location (   0.000,  468.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location (   0.000,  472.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location (   0.000,  476.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location (   0.000,  480.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location (   0.000,  484.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location (   0.000,  488.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location (   0.000,  492.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location (   0.000,  496.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location (   0.000,  500.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location (   0.000,  504.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location (   0.000,  508.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location (   0.000,  512.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location (   0.000,  516.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location (   0.000,  520.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location (   0.000,  524.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location (   0.000,  528.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location (   0.000,  532.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location (   0.000,  536.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location (   0.000,  540.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location (   0.000,  544.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location (   0.000,  548.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location (   0.000,  552.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location (   0.000,  556.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location (   0.000,  560.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location (   0.000,  564.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location (   0.000,  568.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location (   0.000,  572.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location (   0.000,  576.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location (   0.000,  580.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location (   0.000,  584.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location (   0.000,  588.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location (   0.000,  592.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location (   0.000,  596.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location (   0.000,  600.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location (   0.000,  604.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location (   0.000,  608.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location (   0.000,  612.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location (   0.000,  616.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location (   0.000,  620.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location (   0.000,  624.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location (   0.000,  628.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location (   0.000,  632.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location (   0.000,  636.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location (   0.000,  640.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location (   0.000,  644.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location (   0.000,  648.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location (   0.000,  652.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location (   0.000,  656.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location (   0.000,  660.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location (   0.000,  664.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location (   0.000,  668.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location (   0.000,  672.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location (   0.000,  676.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location (   0.000,  680.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location (   0.000,  684.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location (   0.000,  688.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location (   0.000,  692.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location (   0.000,  696.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location (   0.000,  700.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location (   0.000,  704.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location (   0.000,  708.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location (   0.000,  712.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location (   0.000,  716.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location (   0.000,  720.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location (   0.000,  724.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location (   0.000,  728.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location (   0.000,  732.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location (   0.000,  736.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location (   0.000,  740.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location (   0.000,  744.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location (   0.000,  748.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location (   0.000,  752.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location (   0.000,  756.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location (   0.000,  760.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location (   0.000,  764.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location (   0.000,  768.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location (   0.000,  772.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location (   0.000,  776.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location (   0.000,  780.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location (   0.000,  784.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location (   0.000,  788.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location (   0.000,  792.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location (   0.000,  796.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location (   0.000,  800.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location (   0.000,  804.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location (   0.000,  808.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location (   0.000,  812.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location (   0.000,  816.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location (   0.000,  820.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location (   0.000,  824.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location (   0.000,  828.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location (   0.000,  832.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location (   0.000,  836.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location (   0.000,  840.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location (   0.000,  844.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location (   0.000,  848.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location (   0.000,  852.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location (   0.000,  856.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location (   0.000,  860.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] **WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location (   0.000,  864.200 2 ) is NOT ON ALLOWED PIN LAYER.
[03/14 22:55:31    524] Moving Pin [out[159]] to LEGAL location ( 920.000  292.200 3 )
[03/14 22:55:31    524] Moving Pin [out[158]] to LEGAL location ( 920.000  296.200 3 )
[03/14 22:55:31    524] Moving Pin [out[157]] to LEGAL location ( 920.000  300.200 3 )
[03/14 22:55:31    524] Moving Pin [out[156]] to LEGAL location ( 920.000  304.200 3 )
[03/14 22:55:31    524] Moving Pin [out[155]] to LEGAL location ( 920.000  308.200 3 )
[03/14 22:55:31    524] Moving Pin [out[154]] to LEGAL location ( 920.000  312.200 3 )
[03/14 22:55:31    524] Moving Pin [out[153]] to LEGAL location ( 920.000  316.200 3 )
[03/14 22:55:31    524] Moving Pin [out[152]] to LEGAL location ( 920.000  320.200 3 )
[03/14 22:55:31    524] Moving Pin [out[151]] to LEGAL location ( 920.000  324.200 3 )
[03/14 22:55:31    524] Moving Pin [out[150]] to LEGAL location ( 920.000  328.200 3 )
[03/14 22:55:31    524] Moving Pin [out[149]] to LEGAL location ( 920.000  332.200 3 )
[03/14 22:55:31    524] Moving Pin [out[148]] to LEGAL location ( 920.000  336.200 3 )
[03/14 22:55:31    524] Moving Pin [out[147]] to LEGAL location ( 920.000  340.200 3 )
[03/14 22:55:31    524] Moving Pin [out[146]] to LEGAL location ( 920.000  344.200 3 )
[03/14 22:55:31    524] Moving Pin [out[145]] to LEGAL location ( 920.000  348.200 3 )
[03/14 22:55:31    524] Moving Pin [out[144]] to LEGAL location ( 920.000  352.200 3 )
[03/14 22:55:31    524] Moving Pin [out[143]] to LEGAL location ( 920.000  356.200 3 )
[03/14 22:55:31    524] Moving Pin [out[142]] to LEGAL location ( 920.000  360.200 3 )
[03/14 22:55:31    524] Moving Pin [out[141]] to LEGAL location ( 920.000  364.200 3 )
[03/14 22:55:31    524] Moving Pin [out[140]] to LEGAL location ( 920.000  368.200 3 )
[03/14 22:55:31    524] Moving Pin [out[139]] to LEGAL location ( 920.000  372.200 3 )
[03/14 22:55:31    524] Moving Pin [out[138]] to LEGAL location ( 920.000  376.200 3 )
[03/14 22:55:31    524] Moving Pin [out[137]] to LEGAL location ( 920.000  380.200 3 )
[03/14 22:55:31    524] Moving Pin [out[136]] to LEGAL location ( 920.000  384.200 3 )
[03/14 22:55:31    524] Moving Pin [out[135]] to LEGAL location ( 920.000  388.200 3 )
[03/14 22:55:31    524] Moving Pin [out[134]] to LEGAL location ( 920.000  392.200 3 )
[03/14 22:55:31    524] Moving Pin [out[133]] to LEGAL location ( 920.000  396.200 3 )
[03/14 22:55:31    524] Moving Pin [out[132]] to LEGAL location ( 920.000  400.200 3 )
[03/14 22:55:31    524] Moving Pin [out[131]] to LEGAL location ( 920.000  404.200 3 )
[03/14 22:55:31    524] Moving Pin [out[130]] to LEGAL location ( 920.000  408.200 3 )
[03/14 22:55:31    524] Moving Pin [out[129]] to LEGAL location ( 920.000  412.200 3 )
[03/14 22:55:31    524] Moving Pin [out[128]] to LEGAL location ( 920.000  416.200 3 )
[03/14 22:55:31    524] Moving Pin [out[127]] to LEGAL location ( 920.000  420.200 3 )
[03/14 22:55:31    524] Moving Pin [out[126]] to LEGAL location ( 920.000  424.200 3 )
[03/14 22:55:31    524] Moving Pin [out[125]] to LEGAL location ( 920.000  428.200 3 )
[03/14 22:55:31    524] Moving Pin [out[124]] to LEGAL location ( 920.000  432.200 3 )
[03/14 22:55:31    524] Moving Pin [out[123]] to LEGAL location ( 920.000  436.200 3 )
[03/14 22:55:31    524] Moving Pin [out[122]] to LEGAL location ( 920.000  440.200 3 )
[03/14 22:55:31    524] Moving Pin [out[121]] to LEGAL location ( 920.000  444.200 3 )
[03/14 22:55:31    524] Moving Pin [out[120]] to LEGAL location ( 920.000  448.200 3 )
[03/14 22:55:31    524] Moving Pin [out[119]] to LEGAL location ( 920.000  452.200 3 )
[03/14 22:55:31    524] Moving Pin [out[118]] to LEGAL location ( 920.000  456.200 3 )
[03/14 22:55:31    524] Moving Pin [out[117]] to LEGAL location ( 920.000  460.200 3 )
[03/14 22:55:31    524] Moving Pin [out[116]] to LEGAL location ( 920.000  464.200 3 )
[03/14 22:55:31    524] Moving Pin [out[115]] to LEGAL location ( 920.000  468.200 3 )
[03/14 22:55:31    524] Moving Pin [out[114]] to LEGAL location ( 920.000  472.200 3 )
[03/14 22:55:31    524] Moving Pin [out[113]] to LEGAL location ( 920.000  476.200 3 )
[03/14 22:55:31    524] Moving Pin [out[112]] to LEGAL location ( 920.000  480.200 3 )
[03/14 22:55:31    524] Moving Pin [out[111]] to LEGAL location ( 920.000  484.200 3 )
[03/14 22:55:31    524] Moving Pin [out[110]] to LEGAL location ( 920.000  488.200 3 )
[03/14 22:55:31    524] Moving Pin [out[109]] to LEGAL location ( 920.000  492.200 3 )
[03/14 22:55:31    524] Moving Pin [out[108]] to LEGAL location ( 920.000  496.200 3 )
[03/14 22:55:31    524] Moving Pin [out[107]] to LEGAL location ( 920.000  500.200 3 )
[03/14 22:55:31    524] Moving Pin [out[106]] to LEGAL location ( 920.000  504.200 3 )
[03/14 22:55:31    524] Moving Pin [out[105]] to LEGAL location ( 920.000  508.200 3 )
[03/14 22:55:31    524] Moving Pin [out[104]] to LEGAL location ( 920.000  512.200 3 )
[03/14 22:55:31    524] Moving Pin [out[103]] to LEGAL location ( 920.000  516.200 3 )
[03/14 22:55:31    524] Moving Pin [out[102]] to LEGAL location ( 920.000  520.200 3 )
[03/14 22:55:31    524] Moving Pin [out[101]] to LEGAL location ( 920.000  524.200 3 )
[03/14 22:55:31    524] Moving Pin [out[100]] to LEGAL location ( 920.000  528.200 3 )
[03/14 22:55:31    524] Moving Pin [out[99]] to LEGAL location ( 920.000  532.200 3 )
[03/14 22:55:31    524] Moving Pin [out[98]] to LEGAL location ( 920.000  536.200 3 )
[03/14 22:55:31    524] Moving Pin [out[97]] to LEGAL location ( 920.000  540.200 3 )
[03/14 22:55:31    524] Moving Pin [out[96]] to LEGAL location ( 920.000  544.200 3 )
[03/14 22:55:31    524] Moving Pin [out[95]] to LEGAL location ( 920.000  548.200 3 )
[03/14 22:55:31    524] Moving Pin [out[94]] to LEGAL location ( 920.000  552.200 3 )
[03/14 22:55:31    524] Moving Pin [out[93]] to LEGAL location ( 920.000  556.200 3 )
[03/14 22:55:31    524] Moving Pin [out[92]] to LEGAL location ( 920.000  560.200 3 )
[03/14 22:55:31    524] Moving Pin [out[91]] to LEGAL location ( 920.000  564.200 3 )
[03/14 22:55:31    524] Moving Pin [out[90]] to LEGAL location ( 920.000  568.200 3 )
[03/14 22:55:31    524] Moving Pin [out[89]] to LEGAL location ( 920.000  572.200 3 )
[03/14 22:55:31    524] Moving Pin [out[88]] to LEGAL location ( 920.000  576.200 3 )
[03/14 22:55:31    524] Moving Pin [out[87]] to LEGAL location ( 920.000  580.200 3 )
[03/14 22:55:31    524] Moving Pin [out[86]] to LEGAL location ( 920.000  584.200 3 )
[03/14 22:55:31    524] Moving Pin [out[85]] to LEGAL location ( 920.000  588.200 3 )
[03/14 22:55:31    524] Moving Pin [out[84]] to LEGAL location ( 920.000  592.200 3 )
[03/14 22:55:31    524] Moving Pin [out[83]] to LEGAL location ( 920.000  596.200 3 )
[03/14 22:55:31    524] Moving Pin [out[82]] to LEGAL location ( 920.000  600.200 3 )
[03/14 22:55:31    524] Moving Pin [out[81]] to LEGAL location ( 920.000  604.200 3 )
[03/14 22:55:31    524] Moving Pin [out[80]] to LEGAL location ( 920.000  608.200 3 )
[03/14 22:55:31    524] Moving Pin [out[79]] to LEGAL location ( 920.000  612.200 3 )
[03/14 22:55:31    524] Moving Pin [out[78]] to LEGAL location ( 920.000  616.200 3 )
[03/14 22:55:31    524] Moving Pin [out[77]] to LEGAL location ( 920.000  620.200 3 )
[03/14 22:55:31    524] Moving Pin [out[76]] to LEGAL location ( 920.000  624.200 3 )
[03/14 22:55:31    524] Moving Pin [out[75]] to LEGAL location ( 920.000  628.200 3 )
[03/14 22:55:31    524] Moving Pin [out[74]] to LEGAL location ( 920.000  632.200 3 )
[03/14 22:55:31    524] Moving Pin [out[73]] to LEGAL location ( 920.000  636.200 3 )
[03/14 22:55:31    524] Moving Pin [out[72]] to LEGAL location ( 920.000  640.200 3 )
[03/14 22:55:31    524] Moving Pin [out[71]] to LEGAL location ( 920.000  644.200 3 )
[03/14 22:55:31    524] Moving Pin [out[70]] to LEGAL location ( 920.000  648.200 3 )
[03/14 22:55:31    524] Moving Pin [out[69]] to LEGAL location ( 920.000  652.200 3 )
[03/14 22:55:31    524] Moving Pin [out[68]] to LEGAL location ( 920.000  656.200 3 )
[03/14 22:55:31    524] Moving Pin [out[67]] to LEGAL location ( 920.000  660.200 3 )
[03/14 22:55:31    524] Moving Pin [out[66]] to LEGAL location ( 920.000  664.200 3 )
[03/14 22:55:31    524] Moving Pin [out[65]] to LEGAL location ( 920.000  668.200 3 )
[03/14 22:55:31    524] Moving Pin [out[64]] to LEGAL location ( 920.000  672.200 3 )
[03/14 22:55:31    524] Moving Pin [out[63]] to LEGAL location ( 920.000  676.200 3 )
[03/14 22:55:31    524] Moving Pin [out[62]] to LEGAL location ( 920.000  680.200 3 )
[03/14 22:55:31    524] Moving Pin [out[61]] to LEGAL location ( 920.000  684.200 3 )
[03/14 22:55:31    524] Moving Pin [out[60]] to LEGAL location ( 920.000  688.200 3 )
[03/14 22:55:31    524] Moving Pin [out[59]] to LEGAL location ( 920.000  692.200 3 )
[03/14 22:55:31    524] Moving Pin [out[58]] to LEGAL location ( 920.000  696.200 3 )
[03/14 22:55:31    524] Moving Pin [out[57]] to LEGAL location ( 920.000  700.200 3 )
[03/14 22:55:31    524] Moving Pin [out[56]] to LEGAL location ( 920.000  704.200 3 )
[03/14 22:55:31    524] Moving Pin [out[55]] to LEGAL location ( 920.000  708.200 3 )
[03/14 22:55:31    524] Moving Pin [out[54]] to LEGAL location ( 920.000  712.200 3 )
[03/14 22:55:31    524] Moving Pin [out[53]] to LEGAL location ( 920.000  716.200 3 )
[03/14 22:55:31    524] Moving Pin [out[52]] to LEGAL location ( 920.000  720.200 3 )
[03/14 22:55:31    524] Moving Pin [out[51]] to LEGAL location ( 920.000  724.200 3 )
[03/14 22:55:31    524] Moving Pin [out[50]] to LEGAL location ( 920.000  728.200 3 )
[03/14 22:55:31    524] Moving Pin [out[49]] to LEGAL location ( 920.000  732.200 3 )
[03/14 22:55:31    524] Moving Pin [out[48]] to LEGAL location ( 920.000  736.200 3 )
[03/14 22:55:31    524] Moving Pin [out[47]] to LEGAL location ( 920.000  740.200 3 )
[03/14 22:55:31    524] Moving Pin [out[46]] to LEGAL location ( 920.000  744.200 3 )
[03/14 22:55:31    524] Moving Pin [out[45]] to LEGAL location ( 920.000  748.200 3 )
[03/14 22:55:31    524] Moving Pin [out[44]] to LEGAL location ( 920.000  752.200 3 )
[03/14 22:55:31    524] Moving Pin [out[43]] to LEGAL location ( 920.000  756.200 3 )
[03/14 22:55:31    524] Moving Pin [out[42]] to LEGAL location ( 920.000  760.200 3 )
[03/14 22:55:31    524] Moving Pin [out[41]] to LEGAL location ( 920.000  764.200 3 )
[03/14 22:55:31    524] Moving Pin [out[40]] to LEGAL location ( 920.000  768.200 3 )
[03/14 22:55:31    524] Moving Pin [out[39]] to LEGAL location ( 920.000  772.200 3 )
[03/14 22:55:31    524] Moving Pin [out[38]] to LEGAL location ( 920.000  776.200 3 )
[03/14 22:55:31    524] Moving Pin [out[37]] to LEGAL location ( 920.000  780.200 3 )
[03/14 22:55:31    524] Moving Pin [out[36]] to LEGAL location ( 920.000  784.200 3 )
[03/14 22:55:31    524] Moving Pin [out[35]] to LEGAL location ( 920.000  788.200 3 )
[03/14 22:55:31    524] Moving Pin [out[34]] to LEGAL location ( 920.000  792.200 3 )
[03/14 22:55:31    524] Moving Pin [out[33]] to LEGAL location ( 920.000  796.200 3 )
[03/14 22:55:31    524] Moving Pin [out[32]] to LEGAL location ( 920.000  800.200 3 )
[03/14 22:55:31    524] Moving Pin [out[31]] to LEGAL location ( 920.000  804.200 3 )
[03/14 22:55:31    524] Moving Pin [out[30]] to LEGAL location ( 920.000  808.200 3 )
[03/14 22:55:31    524] Moving Pin [out[29]] to LEGAL location ( 920.000  812.200 3 )
[03/14 22:55:31    524] Moving Pin [out[28]] to LEGAL location ( 920.000  816.200 3 )
[03/14 22:55:31    524] Moving Pin [out[27]] to LEGAL location ( 920.000  820.200 3 )
[03/14 22:55:31    524] Moving Pin [out[26]] to LEGAL location ( 920.000  824.200 3 )
[03/14 22:55:31    524] Moving Pin [out[25]] to LEGAL location ( 920.000  828.200 3 )
[03/14 22:55:31    524] Moving Pin [out[24]] to LEGAL location ( 920.000  832.200 3 )
[03/14 22:55:31    524] Moving Pin [out[23]] to LEGAL location ( 920.000  836.200 3 )
[03/14 22:55:31    524] Moving Pin [out[22]] to LEGAL location ( 920.000  840.200 3 )
[03/14 22:55:31    524] Moving Pin [out[21]] to LEGAL location ( 920.000  844.200 3 )
[03/14 22:55:31    524] Moving Pin [out[20]] to LEGAL location ( 920.000  848.200 3 )
[03/14 22:55:31    524] Moving Pin [out[19]] to LEGAL location ( 920.000  852.200 3 )
[03/14 22:55:31    524] Moving Pin [out[18]] to LEGAL location ( 920.000  856.200 3 )
[03/14 22:55:31    524] Moving Pin [out[17]] to LEGAL location ( 920.000  860.200 3 )
[03/14 22:55:31    524] Moving Pin [out[16]] to LEGAL location ( 920.000  864.200 3 )
[03/14 22:55:31    524] Moving Pin [out[15]] to LEGAL location ( 920.000  868.200 3 )
[03/14 22:55:31    524] Moving Pin [out[14]] to LEGAL location ( 920.000  872.200 3 )
[03/14 22:55:31    524] Moving Pin [out[13]] to LEGAL location ( 920.000  876.200 3 )
[03/14 22:55:31    524] Moving Pin [out[12]] to LEGAL location ( 920.000  880.200 3 )
[03/14 22:55:31    524] Moving Pin [out[11]] to LEGAL location ( 920.000  884.200 3 )
[03/14 22:55:31    524] Moving Pin [out[10]] to LEGAL location ( 920.000  888.200 3 )
[03/14 22:55:31    524] Moving Pin [out[9]] to LEGAL location ( 920.000  892.200 3 )
[03/14 22:55:31    524] Moving Pin [out[8]] to LEGAL location ( 920.000  896.200 3 )
[03/14 22:55:31    524] Moving Pin [out[7]] to LEGAL location ( 920.000  900.200 3 )
[03/14 22:55:31    524] Moving Pin [out[6]] to LEGAL location ( 920.000  904.200 3 )
[03/14 22:55:31    524] Moving Pin [out[5]] to LEGAL location ( 920.000  908.200 3 )
[03/14 22:55:31    524] Moving Pin [out[4]] to LEGAL location ( 920.000  912.200 3 )
[03/14 22:55:31    524] Moving Pin [out[3]] to LEGAL location ( 920.000  916.200 3 )
[03/14 22:55:31    524] Moving Pin [out[2]] to LEGAL location ( 920.000  920.200 3 )
[03/14 22:55:31    524] Moving Pin [out[1]] to LEGAL location ( 920.000  924.200 3 )
[03/14 22:55:31    524] Moving Pin [out[0]] to LEGAL location ( 920.000  928.200 3 )
[03/14 22:55:31    524] Summary report for top level: [fullchip] 
[03/14 22:55:31    524] 	Total Pads                         : 0
[03/14 22:55:31    524] 	Total Pins                         : 358
[03/14 22:55:31    524] 	Legally Assigned Pins              : 230
[03/14 22:55:31    524] 	Illegally Assigned Pins            : 128
[03/14 22:55:31    524] 	Unplaced Pins                      : 0
[03/14 22:55:31    524] 	Constant/Spl Net Pins              : 0
[03/14 22:55:31    524] 	Internal Pins                      : 0
[03/14 22:55:31    524] 	Legally Assigned Feedthrough Pins  : 0
[03/14 22:55:31    524] 	Illegally Assigned Feedthrough Pins: 0
[03/14 22:55:31    524] End of Summary report
[03/14 22:55:31    524] 160 pin(s) of the Partition fullchip were legalized.
[03/14 22:55:31    524] 128 pin(s) of the Partition fullchip could not be legalized.
[03/14 22:55:31    524] End pin legalization for the partition [fullchip].
[03/14 22:55:31    524] 
[03/14 22:55:31    524] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:00:17    582] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 23:00:17    582] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 23:00:17    582] <CMD> editPin -fixedPin 1 -fixOverlap 0 -unit MICRON -spreadDirection counterclockwise -side Left -layer 1 -spreadType center -spacing 4 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
[03/14 23:00:17    582] Successfully spread [128] pins.
[03/14 23:00:17    582] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:00:17    582] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 23:00:17    582] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/14 23:00:17    582] Successfully spread [160] pins.
[03/14 23:00:17    582] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:00:17    582] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 23:00:17    582] <CMD> editPin -fixedPin 1 -fixOverlap 0 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 4 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
[03/14 23:00:17    582] Successfully spread [43] pins.
[03/14 23:00:17    582] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:00:17    582] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 23:00:17    582] <CMD> editPin -fixedPin 1 -fixOverlap 0 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing 4 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/14 23:00:17    582] Successfully spread [27] pins.
[03/14 23:00:17    582] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:00:19    582] <CMD> checkPinAssignment
[03/14 23:00:19    582] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/14 23:00:19    582] Checking pins of top cell fullchip ... completed
[03/14 23:00:19    582] 
[03/14 23:00:19    582] ===========================================================================================================================
[03/14 23:00:19    582]                                                 checkPinAssignment Summary
[03/14 23:00:19    582] ===========================================================================================================================
[03/14 23:00:19    582] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/14 23:00:19    582] ===========================================================================================================================
[03/14 23:00:19    582] fullchip    |     0 |    358 |      0 |     358 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 23:00:19    582] ===========================================================================================================================
[03/14 23:00:19    582] TOTAL       |     0 |    358 |      0 |     358 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 23:00:19    582] ===========================================================================================================================
[03/14 23:00:19    582] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:00:22    583] <CMD> legalizePin
[03/14 23:00:22    583] 
[03/14 23:00:22    583] Start pin legalization for the partition [fullchip]:
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location ( 407.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[23]] is [FIXED] at location ( 467.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[22]] is [FIXED] at location ( 463.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[21]] is [FIXED] at location ( 459.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[20]] is [FIXED] at location ( 455.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[19]] is [FIXED] at location ( 451.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[18]] is [FIXED] at location ( 447.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[17]] is [FIXED] at location ( 443.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[16]] is [FIXED] at location ( 439.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[15]] is [FIXED] at location ( 435.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[14]] is [FIXED] at location ( 431.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[13]] is [FIXED] at location ( 427.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[12]] is [FIXED] at location ( 423.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[11]] is [FIXED] at location ( 419.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[10]] is [FIXED] at location ( 415.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[9]] is [FIXED] at location ( 411.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[8]] is [FIXED] at location ( 407.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[7]] is [FIXED] at location ( 403.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[6]] is [FIXED] at location ( 399.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[5]] is [FIXED] at location ( 395.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[4]] is [FIXED] at location ( 391.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[3]] is [FIXED] at location ( 387.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[2]] is [FIXED] at location ( 383.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[1]] is [FIXED] at location ( 379.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_in[0]] is [FIXED] at location ( 375.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 511.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 507.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 503.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 499.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 495.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 491.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 487.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 483.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 479.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 475.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 471.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 467.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 463.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 459.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 455.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 451.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 447.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 443.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 439.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 435.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 431.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 427.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 423.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 419.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [fifo_ext_rd] is [FIXED] at location ( 411.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location (   0.000,  356.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location (   0.000,  360.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location (   0.000,  364.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location (   0.000,  368.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location (   0.000,  372.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location (   0.000,  376.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location (   0.000,  380.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location (   0.000,  384.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location (   0.000,  388.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location (   0.000,  392.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location (   0.000,  396.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location (   0.000,  400.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location (   0.000,  404.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location (   0.000,  408.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location (   0.000,  412.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location (   0.000,  416.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location (   0.000,  420.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location (   0.000,  424.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location (   0.000,  428.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location (   0.000,  432.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location (   0.000,  436.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location (   0.000,  440.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location (   0.000,  444.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location (   0.000,  448.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location (   0.000,  452.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location (   0.000,  456.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location (   0.000,  460.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location (   0.000,  464.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location (   0.000,  468.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location (   0.000,  472.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location (   0.000,  476.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location (   0.000,  480.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location (   0.000,  484.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location (   0.000,  488.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location (   0.000,  492.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location (   0.000,  496.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location (   0.000,  500.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location (   0.000,  504.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location (   0.000,  508.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location (   0.000,  512.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location (   0.000,  516.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location (   0.000,  520.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location (   0.000,  524.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location (   0.000,  528.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location (   0.000,  532.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location (   0.000,  536.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location (   0.000,  540.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location (   0.000,  544.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location (   0.000,  548.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location (   0.000,  552.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location (   0.000,  556.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location (   0.000,  560.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location (   0.000,  564.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location (   0.000,  568.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location (   0.000,  572.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location (   0.000,  576.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location (   0.000,  580.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location (   0.000,  584.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location (   0.000,  588.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location (   0.000,  592.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location (   0.000,  596.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location (   0.000,  600.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location (   0.000,  604.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location (   0.000,  608.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location (   0.000,  612.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location (   0.000,  616.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location (   0.000,  620.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location (   0.000,  624.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location (   0.000,  628.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location (   0.000,  632.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location (   0.000,  636.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location (   0.000,  640.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location (   0.000,  644.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location (   0.000,  648.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location (   0.000,  652.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location (   0.000,  656.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location (   0.000,  660.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location (   0.000,  664.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location (   0.000,  668.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location (   0.000,  672.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location (   0.000,  676.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location (   0.000,  680.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location (   0.000,  684.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location (   0.000,  688.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location (   0.000,  692.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location (   0.000,  696.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location (   0.000,  700.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location (   0.000,  704.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location (   0.000,  708.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location (   0.000,  712.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location (   0.000,  716.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location (   0.000,  720.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location (   0.000,  724.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location (   0.000,  728.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location (   0.000,  732.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location (   0.000,  736.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location (   0.000,  740.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location (   0.000,  744.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location (   0.000,  748.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location (   0.000,  752.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location (   0.000,  756.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location (   0.000,  760.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location (   0.000,  764.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location (   0.000,  768.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location (   0.000,  772.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location (   0.000,  776.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location (   0.000,  780.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location (   0.000,  784.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location (   0.000,  788.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location (   0.000,  792.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location (   0.000,  796.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location (   0.000,  800.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location (   0.000,  804.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location (   0.000,  808.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location (   0.000,  812.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location (   0.000,  816.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location (   0.000,  820.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location (   0.000,  824.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location (   0.000,  828.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location (   0.000,  832.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location (   0.000,  836.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location (   0.000,  840.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location (   0.000,  844.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location (   0.000,  848.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location (   0.000,  852.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location (   0.000,  856.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location (   0.000,  860.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location (   0.000,  864.200 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] Moving Pin [out[159]] to LEGAL location ( 920.000  292.200 3 )
[03/14 23:00:22    583] Moving Pin [out[158]] to LEGAL location ( 920.000  296.200 3 )
[03/14 23:00:22    583] Moving Pin [out[157]] to LEGAL location ( 920.000  300.200 3 )
[03/14 23:00:22    583] Moving Pin [out[156]] to LEGAL location ( 920.000  304.200 3 )
[03/14 23:00:22    583] Moving Pin [out[155]] to LEGAL location ( 920.000  308.200 3 )
[03/14 23:00:22    583] Moving Pin [out[154]] to LEGAL location ( 920.000  312.200 3 )
[03/14 23:00:22    583] Moving Pin [out[153]] to LEGAL location ( 920.000  316.200 3 )
[03/14 23:00:22    583] Moving Pin [out[152]] to LEGAL location ( 920.000  320.200 3 )
[03/14 23:00:22    583] Moving Pin [out[151]] to LEGAL location ( 920.000  324.200 3 )
[03/14 23:00:22    583] Moving Pin [out[150]] to LEGAL location ( 920.000  328.200 3 )
[03/14 23:00:22    583] Moving Pin [out[149]] to LEGAL location ( 920.000  332.200 3 )
[03/14 23:00:22    583] Moving Pin [out[148]] to LEGAL location ( 920.000  336.200 3 )
[03/14 23:00:22    583] Moving Pin [out[147]] to LEGAL location ( 920.000  340.200 3 )
[03/14 23:00:22    583] Moving Pin [out[146]] to LEGAL location ( 920.000  344.200 3 )
[03/14 23:00:22    583] Moving Pin [out[145]] to LEGAL location ( 920.000  348.200 3 )
[03/14 23:00:22    583] Moving Pin [out[144]] to LEGAL location ( 920.000  352.200 3 )
[03/14 23:00:22    583] Moving Pin [out[143]] to LEGAL location ( 920.000  356.200 3 )
[03/14 23:00:22    583] Moving Pin [out[142]] to LEGAL location ( 920.000  360.200 3 )
[03/14 23:00:22    583] Moving Pin [out[141]] to LEGAL location ( 920.000  364.200 3 )
[03/14 23:00:22    583] Moving Pin [out[140]] to LEGAL location ( 920.000  368.200 3 )
[03/14 23:00:22    583] Moving Pin [out[139]] to LEGAL location ( 920.000  372.200 3 )
[03/14 23:00:22    583] Moving Pin [out[138]] to LEGAL location ( 920.000  376.200 3 )
[03/14 23:00:22    583] Moving Pin [out[137]] to LEGAL location ( 920.000  380.200 3 )
[03/14 23:00:22    583] Moving Pin [out[136]] to LEGAL location ( 920.000  384.200 3 )
[03/14 23:00:22    583] Moving Pin [out[135]] to LEGAL location ( 920.000  388.200 3 )
[03/14 23:00:22    583] Moving Pin [out[134]] to LEGAL location ( 920.000  392.200 3 )
[03/14 23:00:22    583] Moving Pin [out[133]] to LEGAL location ( 920.000  396.200 3 )
[03/14 23:00:22    583] Moving Pin [out[132]] to LEGAL location ( 920.000  400.200 3 )
[03/14 23:00:22    583] Moving Pin [out[131]] to LEGAL location ( 920.000  404.200 3 )
[03/14 23:00:22    583] Moving Pin [out[130]] to LEGAL location ( 920.000  408.200 3 )
[03/14 23:00:22    583] Moving Pin [out[129]] to LEGAL location ( 920.000  412.200 3 )
[03/14 23:00:22    583] Moving Pin [out[128]] to LEGAL location ( 920.000  416.200 3 )
[03/14 23:00:22    583] Moving Pin [out[127]] to LEGAL location ( 920.000  420.200 3 )
[03/14 23:00:22    583] Moving Pin [out[126]] to LEGAL location ( 920.000  424.200 3 )
[03/14 23:00:22    583] Moving Pin [out[125]] to LEGAL location ( 920.000  428.200 3 )
[03/14 23:00:22    583] Moving Pin [out[124]] to LEGAL location ( 920.000  432.200 3 )
[03/14 23:00:22    583] Moving Pin [out[123]] to LEGAL location ( 920.000  436.200 3 )
[03/14 23:00:22    583] Moving Pin [out[122]] to LEGAL location ( 920.000  440.200 3 )
[03/14 23:00:22    583] Moving Pin [out[121]] to LEGAL location ( 920.000  444.200 3 )
[03/14 23:00:22    583] Moving Pin [out[120]] to LEGAL location ( 920.000  448.200 3 )
[03/14 23:00:22    583] Moving Pin [out[119]] to LEGAL location ( 920.000  452.200 3 )
[03/14 23:00:22    583] Moving Pin [out[118]] to LEGAL location ( 920.000  456.200 3 )
[03/14 23:00:22    583] Moving Pin [out[117]] to LEGAL location ( 920.000  460.200 3 )
[03/14 23:00:22    583] Moving Pin [out[116]] to LEGAL location ( 920.000  464.200 3 )
[03/14 23:00:22    583] Moving Pin [out[115]] to LEGAL location ( 920.000  468.200 3 )
[03/14 23:00:22    583] Moving Pin [out[114]] to LEGAL location ( 920.000  472.200 3 )
[03/14 23:00:22    583] Moving Pin [out[113]] to LEGAL location ( 920.000  476.200 3 )
[03/14 23:00:22    583] Moving Pin [out[112]] to LEGAL location ( 920.000  480.200 3 )
[03/14 23:00:22    583] Moving Pin [out[111]] to LEGAL location ( 920.000  484.200 3 )
[03/14 23:00:22    583] Moving Pin [out[110]] to LEGAL location ( 920.000  488.200 3 )
[03/14 23:00:22    583] Moving Pin [out[109]] to LEGAL location ( 920.000  492.200 3 )
[03/14 23:00:22    583] Moving Pin [out[108]] to LEGAL location ( 920.000  496.200 3 )
[03/14 23:00:22    583] Moving Pin [out[107]] to LEGAL location ( 920.000  500.200 3 )
[03/14 23:00:22    583] Moving Pin [out[106]] to LEGAL location ( 920.000  504.200 3 )
[03/14 23:00:22    583] Moving Pin [out[105]] to LEGAL location ( 920.000  508.200 3 )
[03/14 23:00:22    583] Moving Pin [out[104]] to LEGAL location ( 920.000  512.200 3 )
[03/14 23:00:22    583] Moving Pin [out[103]] to LEGAL location ( 920.000  516.200 3 )
[03/14 23:00:22    583] Moving Pin [out[102]] to LEGAL location ( 920.000  520.200 3 )
[03/14 23:00:22    583] Moving Pin [out[101]] to LEGAL location ( 920.000  524.200 3 )
[03/14 23:00:22    583] Moving Pin [out[100]] to LEGAL location ( 920.000  528.200 3 )
[03/14 23:00:22    583] Moving Pin [out[99]] to LEGAL location ( 920.000  532.200 3 )
[03/14 23:00:22    583] Moving Pin [out[98]] to LEGAL location ( 920.000  536.200 3 )
[03/14 23:00:22    583] Moving Pin [out[97]] to LEGAL location ( 920.000  540.200 3 )
[03/14 23:00:22    583] Moving Pin [out[96]] to LEGAL location ( 920.000  544.200 3 )
[03/14 23:00:22    583] Moving Pin [out[95]] to LEGAL location ( 920.000  548.200 3 )
[03/14 23:00:22    583] Moving Pin [out[94]] to LEGAL location ( 920.000  552.200 3 )
[03/14 23:00:22    583] Moving Pin [out[93]] to LEGAL location ( 920.000  556.200 3 )
[03/14 23:00:22    583] Moving Pin [out[92]] to LEGAL location ( 920.000  560.200 3 )
[03/14 23:00:22    583] Moving Pin [out[91]] to LEGAL location ( 920.000  564.200 3 )
[03/14 23:00:22    583] Moving Pin [out[90]] to LEGAL location ( 920.000  568.200 3 )
[03/14 23:00:22    583] Moving Pin [out[89]] to LEGAL location ( 920.000  572.200 3 )
[03/14 23:00:22    583] Moving Pin [out[88]] to LEGAL location ( 920.000  576.200 3 )
[03/14 23:00:22    583] Moving Pin [out[87]] to LEGAL location ( 920.000  580.200 3 )
[03/14 23:00:22    583] Moving Pin [out[86]] to LEGAL location ( 920.000  584.200 3 )
[03/14 23:00:22    583] Moving Pin [out[85]] to LEGAL location ( 920.000  588.200 3 )
[03/14 23:00:22    583] Moving Pin [out[84]] to LEGAL location ( 920.000  592.200 3 )
[03/14 23:00:22    583] Moving Pin [out[83]] to LEGAL location ( 920.000  596.200 3 )
[03/14 23:00:22    583] Moving Pin [out[82]] to LEGAL location ( 920.000  600.200 3 )
[03/14 23:00:22    583] Moving Pin [out[81]] to LEGAL location ( 920.000  604.200 3 )
[03/14 23:00:22    583] Moving Pin [out[80]] to LEGAL location ( 920.000  608.200 3 )
[03/14 23:00:22    583] Moving Pin [out[79]] to LEGAL location ( 920.000  612.200 3 )
[03/14 23:00:22    583] Moving Pin [out[78]] to LEGAL location ( 920.000  616.200 3 )
[03/14 23:00:22    583] Moving Pin [out[77]] to LEGAL location ( 920.000  620.200 3 )
[03/14 23:00:22    583] Moving Pin [out[76]] to LEGAL location ( 920.000  624.200 3 )
[03/14 23:00:22    583] Moving Pin [out[75]] to LEGAL location ( 920.000  628.200 3 )
[03/14 23:00:22    583] Moving Pin [out[74]] to LEGAL location ( 920.000  632.200 3 )
[03/14 23:00:22    583] Moving Pin [out[73]] to LEGAL location ( 920.000  636.200 3 )
[03/14 23:00:22    583] Moving Pin [out[72]] to LEGAL location ( 920.000  640.200 3 )
[03/14 23:00:22    583] Moving Pin [out[71]] to LEGAL location ( 920.000  644.200 3 )
[03/14 23:00:22    583] Moving Pin [out[70]] to LEGAL location ( 920.000  648.200 3 )
[03/14 23:00:22    583] Moving Pin [out[69]] to LEGAL location ( 920.000  652.200 3 )
[03/14 23:00:22    583] Moving Pin [out[68]] to LEGAL location ( 920.000  656.200 3 )
[03/14 23:00:22    583] Moving Pin [out[67]] to LEGAL location ( 920.000  660.200 3 )
[03/14 23:00:22    583] Moving Pin [out[66]] to LEGAL location ( 920.000  664.200 3 )
[03/14 23:00:22    583] Moving Pin [out[65]] to LEGAL location ( 920.000  668.200 3 )
[03/14 23:00:22    583] Moving Pin [out[64]] to LEGAL location ( 920.000  672.200 3 )
[03/14 23:00:22    583] Moving Pin [out[63]] to LEGAL location ( 920.000  676.200 3 )
[03/14 23:00:22    583] Moving Pin [out[62]] to LEGAL location ( 920.000  680.200 3 )
[03/14 23:00:22    583] Moving Pin [out[61]] to LEGAL location ( 920.000  684.200 3 )
[03/14 23:00:22    583] Moving Pin [out[60]] to LEGAL location ( 920.000  688.200 3 )
[03/14 23:00:22    583] Moving Pin [out[59]] to LEGAL location ( 920.000  692.200 3 )
[03/14 23:00:22    583] Moving Pin [out[58]] to LEGAL location ( 920.000  696.200 3 )
[03/14 23:00:22    583] Moving Pin [out[57]] to LEGAL location ( 920.000  700.200 3 )
[03/14 23:00:22    583] Moving Pin [out[56]] to LEGAL location ( 920.000  704.200 3 )
[03/14 23:00:22    583] Moving Pin [out[55]] to LEGAL location ( 920.000  708.200 3 )
[03/14 23:00:22    583] Moving Pin [out[54]] to LEGAL location ( 920.000  712.200 3 )
[03/14 23:00:22    583] Moving Pin [out[53]] to LEGAL location ( 920.000  716.200 3 )
[03/14 23:00:22    583] Moving Pin [out[52]] to LEGAL location ( 920.000  720.200 3 )
[03/14 23:00:22    583] Moving Pin [out[51]] to LEGAL location ( 920.000  724.200 3 )
[03/14 23:00:22    583] Moving Pin [out[50]] to LEGAL location ( 920.000  728.200 3 )
[03/14 23:00:22    583] Moving Pin [out[49]] to LEGAL location ( 920.000  732.200 3 )
[03/14 23:00:22    583] Moving Pin [out[48]] to LEGAL location ( 920.000  736.200 3 )
[03/14 23:00:22    583] Moving Pin [out[47]] to LEGAL location ( 920.000  740.200 3 )
[03/14 23:00:22    583] Moving Pin [out[46]] to LEGAL location ( 920.000  744.200 3 )
[03/14 23:00:22    583] Moving Pin [out[45]] to LEGAL location ( 920.000  748.200 3 )
[03/14 23:00:22    583] Moving Pin [out[44]] to LEGAL location ( 920.000  752.200 3 )
[03/14 23:00:22    583] Moving Pin [out[43]] to LEGAL location ( 920.000  756.200 3 )
[03/14 23:00:22    583] Moving Pin [out[42]] to LEGAL location ( 920.000  760.200 3 )
[03/14 23:00:22    583] Moving Pin [out[41]] to LEGAL location ( 920.000  764.200 3 )
[03/14 23:00:22    583] Moving Pin [out[40]] to LEGAL location ( 920.000  768.200 3 )
[03/14 23:00:22    583] Moving Pin [out[39]] to LEGAL location ( 920.000  772.200 3 )
[03/14 23:00:22    583] Moving Pin [out[38]] to LEGAL location ( 920.000  776.200 3 )
[03/14 23:00:22    583] Moving Pin [out[37]] to LEGAL location ( 920.000  780.200 3 )
[03/14 23:00:22    583] Moving Pin [out[36]] to LEGAL location ( 920.000  784.200 3 )
[03/14 23:00:22    583] Moving Pin [out[35]] to LEGAL location ( 920.000  788.200 3 )
[03/14 23:00:22    583] Moving Pin [out[34]] to LEGAL location ( 920.000  792.200 3 )
[03/14 23:00:22    583] Moving Pin [out[33]] to LEGAL location ( 920.000  796.200 3 )
[03/14 23:00:22    583] Moving Pin [out[32]] to LEGAL location ( 920.000  800.200 3 )
[03/14 23:00:22    583] Moving Pin [out[31]] to LEGAL location ( 920.000  804.200 3 )
[03/14 23:00:22    583] Moving Pin [out[30]] to LEGAL location ( 920.000  808.200 3 )
[03/14 23:00:22    583] Moving Pin [out[29]] to LEGAL location ( 920.000  812.200 3 )
[03/14 23:00:22    583] Moving Pin [out[28]] to LEGAL location ( 920.000  816.200 3 )
[03/14 23:00:22    583] Moving Pin [out[27]] to LEGAL location ( 920.000  820.200 3 )
[03/14 23:00:22    583] Moving Pin [out[26]] to LEGAL location ( 920.000  824.200 3 )
[03/14 23:00:22    583] Moving Pin [out[25]] to LEGAL location ( 920.000  828.200 3 )
[03/14 23:00:22    583] Moving Pin [out[24]] to LEGAL location ( 920.000  832.200 3 )
[03/14 23:00:22    583] Moving Pin [out[23]] to LEGAL location ( 920.000  836.200 3 )
[03/14 23:00:22    583] Moving Pin [out[22]] to LEGAL location ( 920.000  840.200 3 )
[03/14 23:00:22    583] Moving Pin [out[21]] to LEGAL location ( 920.000  844.200 3 )
[03/14 23:00:22    583] Moving Pin [out[20]] to LEGAL location ( 920.000  848.200 3 )
[03/14 23:00:22    583] Moving Pin [out[19]] to LEGAL location ( 920.000  852.200 3 )
[03/14 23:00:22    583] Moving Pin [out[18]] to LEGAL location ( 920.000  856.200 3 )
[03/14 23:00:22    583] Moving Pin [out[17]] to LEGAL location ( 920.000  860.200 3 )
[03/14 23:00:22    583] Moving Pin [out[16]] to LEGAL location ( 920.000  864.200 3 )
[03/14 23:00:22    583] Moving Pin [out[15]] to LEGAL location ( 920.000  868.200 3 )
[03/14 23:00:22    583] Moving Pin [out[14]] to LEGAL location ( 920.000  872.200 3 )
[03/14 23:00:22    583] Moving Pin [out[13]] to LEGAL location ( 920.000  876.200 3 )
[03/14 23:00:22    583] Moving Pin [out[12]] to LEGAL location ( 920.000  880.200 3 )
[03/14 23:00:22    583] Moving Pin [out[11]] to LEGAL location ( 920.000  884.200 3 )
[03/14 23:00:22    583] Moving Pin [out[10]] to LEGAL location ( 920.000  888.200 3 )
[03/14 23:00:22    583] Moving Pin [out[9]] to LEGAL location ( 920.000  892.200 3 )
[03/14 23:00:22    583] Moving Pin [out[8]] to LEGAL location ( 920.000  896.200 3 )
[03/14 23:00:22    583] Moving Pin [out[7]] to LEGAL location ( 920.000  900.200 3 )
[03/14 23:00:22    583] Moving Pin [out[6]] to LEGAL location ( 920.000  904.200 3 )
[03/14 23:00:22    583] Moving Pin [out[5]] to LEGAL location ( 920.000  908.200 3 )
[03/14 23:00:22    583] Moving Pin [out[4]] to LEGAL location ( 920.000  912.200 3 )
[03/14 23:00:22    583] Moving Pin [out[3]] to LEGAL location ( 920.000  916.200 3 )
[03/14 23:00:22    583] Moving Pin [out[2]] to LEGAL location ( 920.000  920.200 3 )
[03/14 23:00:22    583] Moving Pin [out[1]] to LEGAL location ( 920.000  924.200 3 )
[03/14 23:00:22    583] Moving Pin [out[0]] to LEGAL location ( 920.000  928.200 3 )
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[18]] is [FIXED] at location ( 543.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[17]] is [FIXED] at location ( 539.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location ( 535.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location ( 531.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location ( 527.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location ( 523.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location ( 519.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location ( 515.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location ( 511.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location ( 507.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location ( 503.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location ( 499.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location ( 495.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location ( 491.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location ( 487.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location ( 483.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location ( 479.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location ( 475.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location ( 471.900, 1220.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] **WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location ( 415.900,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/14 23:00:22    583] Summary report for top level: [fullchip] 
[03/14 23:00:22    583] 	Total Pads                         : 0
[03/14 23:00:22    583] 	Total Pins                         : 358
[03/14 23:00:22    583] 	Legally Assigned Pins              : 160
[03/14 23:00:22    583] 	Illegally Assigned Pins            : 198
[03/14 23:00:22    583] 	Unplaced Pins                      : 0
[03/14 23:00:22    583] 	Constant/Spl Net Pins              : 0
[03/14 23:00:22    583] 	Internal Pins                      : 0
[03/14 23:00:22    583] 	Legally Assigned Feedthrough Pins  : 0
[03/14 23:00:22    583] 	Illegally Assigned Feedthrough Pins: 0
[03/14 23:00:22    583] End of Summary report
[03/14 23:00:22    583] 160 pin(s) of the Partition fullchip were legalized.
[03/14 23:00:22    583] 198 pin(s) of the Partition fullchip could not be legalized.
[03/14 23:00:22    583] End pin legalization for the partition [fullchip].
[03/14 23:00:22    583] 
[03/14 23:00:22    583] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:01:29    597] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 23:01:29    597] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 23:01:29    597] <CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 2 -spreadType center -spacing 4 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
[03/14 23:01:29    597] Successfully spread [128] pins.
[03/14 23:01:29    597] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:01:29    597] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 23:01:29    597] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/14 23:01:29    597] Successfully spread [160] pins.
[03/14 23:01:29    597] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:01:29    597] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 23:01:29    597] <CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 4 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
[03/14 23:01:29    597] Successfully spread [43] pins.
[03/14 23:01:29    597] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:01:29    597] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 23:01:29    597] <CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 4 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/14 23:01:29    597] Successfully spread [27] pins.
[03/14 23:01:29    597] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:01:33    597] <CMD> checkPinAssignment
[03/14 23:01:33    597] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/14 23:01:33    597] Checking pins of top cell fullchip ... completed
[03/14 23:01:33    597] 
[03/14 23:01:33    597] ===========================================================================================================================
[03/14 23:01:33    597]                                                 checkPinAssignment Summary
[03/14 23:01:33    597] ===========================================================================================================================
[03/14 23:01:33    597] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/14 23:01:33    597] ===========================================================================================================================
[03/14 23:01:33    597] fullchip    |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 23:01:33    597] ===========================================================================================================================
[03/14 23:01:33    597] TOTAL       |     0 |    358 |     70 |     288 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 23:01:33    597] ===========================================================================================================================
[03/14 23:01:33    597] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:01:55    602] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/14 23:01:55    602] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 23:01:55    602] <CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 4 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
[03/14 23:01:55    602] Successfully spread [128] pins.
[03/14 23:01:55    602] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:01:55    602] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 23:01:55    602] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/14 23:01:55    602] Successfully spread [160] pins.
[03/14 23:01:55    602] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:01:55    602] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 23:01:55    602] <CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 4 -pin {{sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]}}
[03/14 23:01:56    602] Successfully spread [43] pins.
[03/14 23:01:56    602] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1076.0M).
[03/14 23:01:56    602] <CMD> setPinAssignMode -pinEditInBatch true
[03/14 23:01:56    602] <CMD> editPin -fixedPin 0 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 4 -pin {clk fifo_ext_rd reset {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/14 23:01:56    602] Successfully spread [27] pins.
[03/14 23:01:56    602] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:01:57    603] <CMD> checkPinAssignment
[03/14 23:01:57    603] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/14 23:01:57    603] Checking pins of top cell fullchip ... completed
[03/14 23:01:57    603] 
[03/14 23:01:57    603] ===========================================================================================================================
[03/14 23:01:57    603]                                                 checkPinAssignment Summary
[03/14 23:01:57    603] ===========================================================================================================================
[03/14 23:01:57    603] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/14 23:01:57    603] ===========================================================================================================================
[03/14 23:01:57    603] fullchip    |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 23:01:57    603] ===========================================================================================================================
[03/14 23:01:57    603] TOTAL       |     0 |    358 |    288 |      70 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/14 23:01:57    603] ===========================================================================================================================
[03/14 23:01:57    603] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:02:01    603] <CMD> legalizePin
[03/14 23:02:01    603] 
[03/14 23:02:01    603] Start pin legalization for the partition [fullchip]:
[03/14 23:02:01    603] Moving Pin [clk] to LEGAL location ( 407.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[23]] to LEGAL location ( 467.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[22]] to LEGAL location ( 463.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[21]] to LEGAL location ( 459.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[20]] to LEGAL location ( 455.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[19]] to LEGAL location ( 451.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[18]] to LEGAL location ( 447.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[17]] to LEGAL location ( 443.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[16]] to LEGAL location ( 439.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[15]] to LEGAL location ( 435.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[14]] to LEGAL location ( 431.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[13]] to LEGAL location ( 427.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[12]] to LEGAL location ( 423.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[11]] to LEGAL location ( 419.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[10]] to LEGAL location ( 415.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[9]] to LEGAL location ( 411.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[8]] to LEGAL location ( 407.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[7]] to LEGAL location ( 403.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[6]] to LEGAL location ( 399.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[5]] to LEGAL location ( 395.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[4]] to LEGAL location ( 391.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[3]] to LEGAL location ( 387.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[2]] to LEGAL location ( 383.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[1]] to LEGAL location ( 379.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_in[0]] to LEGAL location ( 375.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[23]] to LEGAL location ( 511.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[22]] to LEGAL location ( 507.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[21]] to LEGAL location ( 503.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[20]] to LEGAL location ( 499.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[19]] to LEGAL location ( 495.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[18]] to LEGAL location ( 491.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[17]] to LEGAL location ( 487.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[16]] to LEGAL location ( 483.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[15]] to LEGAL location ( 479.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[14]] to LEGAL location ( 475.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[13]] to LEGAL location ( 471.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[12]] to LEGAL location ( 467.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[11]] to LEGAL location ( 463.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[10]] to LEGAL location ( 459.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[9]] to LEGAL location ( 455.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[8]] to LEGAL location ( 451.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[7]] to LEGAL location ( 447.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[6]] to LEGAL location ( 443.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[5]] to LEGAL location ( 439.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[4]] to LEGAL location ( 435.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[3]] to LEGAL location ( 431.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[2]] to LEGAL location ( 427.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[1]] to LEGAL location ( 423.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [sum_out[0]] to LEGAL location ( 419.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [fifo_ext_rd] to LEGAL location ( 411.900    0.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[18]] to LEGAL location ( 543.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[17]] to LEGAL location ( 539.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[16]] to LEGAL location ( 535.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[15]] to LEGAL location ( 531.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[14]] to LEGAL location ( 527.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[13]] to LEGAL location ( 523.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[12]] to LEGAL location ( 519.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[11]] to LEGAL location ( 515.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[10]] to LEGAL location ( 511.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[9]] to LEGAL location ( 507.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[8]] to LEGAL location ( 503.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[7]] to LEGAL location ( 499.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[6]] to LEGAL location ( 495.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[5]] to LEGAL location ( 491.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[4]] to LEGAL location ( 487.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[3]] to LEGAL location ( 483.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[2]] to LEGAL location ( 479.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[1]] to LEGAL location ( 475.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [inst[0]] to LEGAL location ( 471.900 1220.000 2 )
[03/14 23:02:01    603] Moving Pin [reset] to LEGAL location ( 415.900    0.000 2 )
[03/14 23:02:01    603] Summary report for top level: [fullchip] 
[03/14 23:02:01    603] 	Total Pads                         : 0
[03/14 23:02:01    603] 	Total Pins                         : 358
[03/14 23:02:01    603] 	Legally Assigned Pins              : 358
[03/14 23:02:01    603] 	Illegally Assigned Pins            : 0
[03/14 23:02:01    603] 	Unplaced Pins                      : 0
[03/14 23:02:01    603] 	Constant/Spl Net Pins              : 0
[03/14 23:02:01    603] 	Internal Pins                      : 0
[03/14 23:02:01    603] 	Legally Assigned Feedthrough Pins  : 0
[03/14 23:02:01    603] 	Illegally Assigned Feedthrough Pins: 0
[03/14 23:02:01    603] End of Summary report
[03/14 23:02:01    603] 70 pin(s) of the Partition fullchip were legalized.
[03/14 23:02:01    603] End pin legalization for the partition [fullchip].
[03/14 23:02:01    603] 
[03/14 23:02:01    603] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1076.0M).
[03/14 23:02:15    606] <CMD> saveDesign floorplan.enc
[03/14 23:02:15    606] Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
[03/14 23:02:15    607] Saving AAE Data ...
[03/14 23:02:15    607] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/14 23:02:15    607] Saving mode setting ...
[03/14 23:02:15    607] Saving global file ...
[03/14 23:02:15    607] Saving floorplan file ...
[03/14 23:02:15    607] Saving Drc markers ...
[03/14 23:02:15    607] ... 70 markers are saved ...
[03/14 23:02:15    607] ... 0 geometry drc markers are saved ...
[03/14 23:02:15    607] ... 0 antenna drc markers are saved ...
[03/14 23:02:15    607] Saving placement file ...
[03/14 23:02:15    607] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1076.0M) ***
[03/14 23:02:15    607] Saving route file ...
[03/14 23:02:16    607] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1076.0M) ***
[03/14 23:02:16    607] Saving DEF file ...
[03/14 23:02:16    607] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/14 23:02:16    607] 
[03/14 23:02:16    607] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/14 23:02:16    607] 
[03/14 23:02:16    607] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/14 23:02:17    608] Generated self-contained design floorplan.enc.dat.tmp
[03/14 23:02:17    608] 
[03/14 23:02:17    608] *** Summary of all messages that are not suppressed in this session:
[03/14 23:02:17    608] Severity  ID               Count  Summary                                  
[03/14 23:02:17    608] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/14 23:02:17    608] ERROR     IMPOAX-142           2  %s                                       
[03/14 23:02:17    608] *** Message Summary: 0 warning(s), 3 error(s)
[03/14 23:02:17    608] 
[03/14 23:02:17    608] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOpins false
[03/14 23:02:17    608] <CMD> setOptMode -effort medium -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct false -verbose true
[03/14 23:02:17    608] <CMD> place_opt_design
[03/14 23:02:17    608] *** Starting GigaPlace ***
[03/14 23:02:17    608] **INFO: user set placement options
[03/14 23:02:17    608] setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
[03/14 23:02:17    608] **INFO: user set opt options
[03/14 23:02:17    608] setOptMode -effort medium -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct false -verbose true
[03/14 23:02:17    608] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 23:02:18    608] **INFO: Enable pre-place timing setting for timing analysis
[03/14 23:02:18    608] Set Using Default Delay Limit as 101.
[03/14 23:02:18    608] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/14 23:02:18    608] Set Default Net Delay as 0 ps.
[03/14 23:02:18    608] Set Default Net Load as 0 pF. 
[03/14 23:02:18    608] **INFO: Analyzing IO path groups for slack adjustment
[03/14 23:02:19    610] Effort level <high> specified for reg2reg_tmp.3097 path_group
[03/14 23:02:19    610] #################################################################################
[03/14 23:02:19    610] # Design Stage: PreRoute
[03/14 23:02:19    610] # Design Name: fullchip
[03/14 23:02:19    610] # Design Mode: 65nm
[03/14 23:02:19    610] # Analysis Mode: MMMC Non-OCV 
[03/14 23:02:19    610] # Parasitics Mode: No SPEF/RCDB
[03/14 23:02:19    610] # Signoff Settings: SI Off 
[03/14 23:02:19    610] #################################################################################
[03/14 23:02:19    610] Calculate delays in BcWc mode...
[03/14 23:02:19    610] Topological Sorting (CPU = 0:00:00.1, MEM = 1123.4M, InitMEM = 1117.8M)
[03/14 23:02:26    617] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:02:26    617] End delay calculation. (MEM=1217.42 CPU=0:00:06.3 REAL=0:00:06.0)
[03/14 23:02:26    617] *** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 1217.4M) ***
[03/14 23:02:28    619] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:10.9) (Real : 0:00:10.0) (mem : 1217.4M)
[03/14 23:02:28    619] *** Start deleteBufferTree ***
[03/14 23:02:28    619] *info: Marking 0 level shifter instances dont touch
[03/14 23:02:28    619] *info: Marking 0 always on instances dont touch
[03/14 23:02:28    619] Info: Detect buffers to remove automatically.
[03/14 23:02:28    619] Analyzing netlist ...
[03/14 23:02:28    619] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/14 23:02:29    620] Updating netlist
[03/14 23:02:29    620] 
[03/14 23:02:29    620] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 73 instances (buffers/inverters) removed
[03/14 23:02:29    620] *       :      1 instance  of type 'INVD2' removed
[03/14 23:02:29    620] *       :      8 instances of type 'INVD1' removed
[03/14 23:02:29    620] *       :     11 instances of type 'INVD0' removed
[03/14 23:02:29    620] *       :      7 instances of type 'CKND2' removed
[03/14 23:02:29    620] *       :     31 instances of type 'CKBD2' removed
[03/14 23:02:29    620] *       :      1 instance  of type 'CKBD1' removed
[03/14 23:02:29    620] *       :      9 instances of type 'BUFFD1' removed
[03/14 23:02:29    620] *       :      5 instances of type 'BUFFD0' removed
[03/14 23:02:29    620] *** Finish deleteBufferTree (0:00:00.8) ***
[03/14 23:02:29    620] **INFO: Disable pre-place timing setting for timing analysis
[03/14 23:02:29    620] Set Using Default Delay Limit as 1000.
[03/14 23:02:29    620] Set Default Net Delay as 1000 ps.
[03/14 23:02:29    620] Set Default Net Load as 0.5 pF. 
[03/14 23:02:29    620] Deleted 0 physical inst  (cell - / prefix -).
[03/14 23:02:29    620] Some Marcos are marked as preplaced.
[03/14 23:02:29    620] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/14 23:02:29    620] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/14 23:02:29    620] Define the scan chains before using this option.
[03/14 23:02:29    620] Type 'man IMPSP-9042' for more detail.
[03/14 23:02:29    620] #spOpts: N=65 
[03/14 23:02:29    620] #std cell=36498 (0 fixed + 36498 movable) #block=3 (0 floating + 3 preplaced)
[03/14 23:02:29    620] #ioInst=0 #net=42200 #term=152791 #term/net=3.62, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=277
[03/14 23:02:29    620] stdCell: 36498 single + 0 double + 0 multi
[03/14 23:02:29    620] Total standard cell length = 84.0500 (mm), area = 0.1513 (mm^2)
[03/14 23:02:29    620] Core basic site is core
[03/14 23:02:29    620] Estimated cell power/ground rail width = 0.365 um
[03/14 23:02:29    620] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:02:30    620] Apply auto density screen in pre-place stage.
[03/14 23:02:30    621] Auto density screen increases utilization from 0.165 to 0.166
[03/14 23:02:30    621] Auto density screen runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1202.7M
[03/14 23:02:30    621] Average module density = 0.166.
[03/14 23:02:30    621] Density for the design = 0.166.
[03/14 23:02:30    621]        = stdcell_area 420250 sites (151290 um^2) / alloc_area 2530417 sites (910950 um^2).
[03/14 23:02:30    621] Pin Density = 0.05098.
[03/14 23:02:30    621]             = total # of pins 152791 / total area 2997000.
[03/14 23:02:30    621] Initial padding reaches pin density 0.475 for top
[03/14 23:02:30    621] Initial padding increases density from 0.166 to 0.217 for top
[03/14 23:02:30    621] === lastAutoLevel = 11 
[03/14 23:02:36    627] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:02:36    627] End delay calculation. (MEM=1236.5 CPU=0:00:05.9 REAL=0:00:05.0)
[03/14 23:02:37    628] Clock gating cells determined by native netlist tracing.
[03/14 23:02:39    629] Iteration  1: Total net bbox = 4.664e+05 (2.02e+05 2.64e+05)
[03/14 23:02:39    629]               Est.  stn bbox = 5.081e+05 (2.23e+05 2.85e+05)
[03/14 23:02:39    629]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1300.5M
[03/14 23:02:39    629] Iteration  2: Total net bbox = 4.664e+05 (2.02e+05 2.64e+05)
[03/14 23:02:39    629]               Est.  stn bbox = 5.081e+05 (2.23e+05 2.85e+05)
[03/14 23:02:39    629]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1300.5M
[03/14 23:02:43    632] Iteration  3: Total net bbox = 5.026e+05 (1.80e+05 3.23e+05)
[03/14 23:02:43    632]               Est.  stn bbox = 6.167e+05 (2.27e+05 3.90e+05)
[03/14 23:02:43    632]               cpu = 0:00:03.2 real = 0:00:04.0 mem = 1300.5M
[03/14 23:02:43    633] Total number of setup views is 1.
[03/14 23:02:43    633] Total number of active setup views is 1.
[03/14 23:02:44    634] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/14 23:02:56    646] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:02:56    646] End delay calculation. (MEM=1432.2 CPU=0:00:06.0 REAL=0:00:06.0)
[03/14 23:03:26    676] Iteration  4: Total net bbox = 4.558e+05 (1.82e+05 2.74e+05)
[03/14 23:03:26    676]               Est.  stn bbox = 5.434e+05 (2.26e+05 3.18e+05)
[03/14 23:03:26    676]               cpu = 0:00:43.7 real = 0:00:43.0 mem = 1624.5M
[03/14 23:03:26    676] Iteration  5: Total net bbox = 4.558e+05 (1.82e+05 2.74e+05)
[03/14 23:03:26    676]               Est.  stn bbox = 5.434e+05 (2.26e+05 3.18e+05)
[03/14 23:03:26    676]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1624.5M
[03/14 23:04:09    719] Iteration  6: Total net bbox = 8.913e+05 (4.33e+05 4.58e+05)
[03/14 23:04:09    719]               Est.  stn bbox = 1.061e+06 (5.21e+05 5.39e+05)
[03/14 23:04:09    719]               cpu = 0:00:42.1 real = 0:00:42.0 mem = 1626.2M
[03/14 23:04:09    719] Iteration  7: Total net bbox = 1.140e+06 (5.77e+05 5.63e+05)
[03/14 23:04:09    719]               Est.  stn bbox = 1.310e+06 (6.66e+05 6.44e+05)
[03/14 23:04:09    719]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1626.2M
[03/14 23:04:09    719] Iteration  8: Total net bbox = 1.140e+06 (5.77e+05 5.63e+05)
[03/14 23:04:09    719]               Est.  stn bbox = 1.310e+06 (6.66e+05 6.44e+05)
[03/14 23:04:09    719]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1626.2M
[03/14 23:04:54    764] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/14 23:04:54    764] enableMT= 3
[03/14 23:04:54    764] useHNameCompare= 3 (lazy mode)
[03/14 23:04:54    764] doMTMainInit= 1
[03/14 23:04:54    764] doMTFlushLazyWireDelete= 1
[03/14 23:04:54    764] useFastLRoute= 0
[03/14 23:04:54    764] useFastCRoute= 1
[03/14 23:04:54    764] doMTNetInitAdjWires= 1
[03/14 23:04:54    764] wireMPoolNoThreadCheck= 1
[03/14 23:04:54    764] allMPoolNoThreadCheck= 1
[03/14 23:04:54    764] doNotUseMPoolInCRoute= 1
[03/14 23:04:54    764] doMTSprFixZeroViaCodes= 1
[03/14 23:04:54    764] doMTDtrRoute1CleanupA= 1
[03/14 23:04:54    764] doMTDtrRoute1CleanupB= 1
[03/14 23:04:54    764] doMTWireLenCalc= 0
[03/14 23:04:54    764] doSkipQALenRecalc= 1
[03/14 23:04:54    764] doMTMainCleanup= 1
[03/14 23:04:54    764] doMTMoveCellTermsToMSLayer= 1
[03/14 23:04:54    764] doMTConvertWiresToNewViaCode= 1
[03/14 23:04:54    764] doMTRemoveAntenna= 1
[03/14 23:04:54    764] doMTCheckConnectivity= 1
[03/14 23:04:54    764] enableRuntimeLog= 0
[03/14 23:04:54    764] Congestion driven padding in post-place stage.
[03/14 23:04:54    764] Congestion driven padding increases utilization from 0.217 to 0.217
[03/14 23:04:54    764] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1626.2M
[03/14 23:05:25    795] Iteration  9: Total net bbox = 1.244e+06 (6.01e+05 6.43e+05)
[03/14 23:05:25    795]               Est.  stn bbox = 1.426e+06 (7.00e+05 7.26e+05)
[03/14 23:05:25    795]               cpu = 0:01:16 real = 0:01:16 mem = 1626.2M
[03/14 23:05:25    795] Iteration 10: Total net bbox = 1.244e+06 (6.01e+05 6.43e+05)
[03/14 23:05:25    795]               Est.  stn bbox = 1.426e+06 (7.00e+05 7.26e+05)
[03/14 23:05:25    795]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1626.2M
[03/14 23:06:11    840] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/14 23:06:11    841] Congestion driven padding in post-place stage.
[03/14 23:06:11    841] Congestion driven padding increases utilization from 0.217 to 0.217
[03/14 23:06:11    841] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1626.2M
[03/14 23:06:18    848] Iteration 11: Total net bbox = 1.230e+06 (5.94e+05 6.35e+05)
[03/14 23:06:18    848]               Est.  stn bbox = 1.412e+06 (6.92e+05 7.20e+05)
[03/14 23:06:18    848]               cpu = 0:00:53.3 real = 0:00:53.0 mem = 1626.2M
[03/14 23:06:19    848] Iteration 12: Total net bbox = 1.230e+06 (5.94e+05 6.35e+05)
[03/14 23:06:19    848]               Est.  stn bbox = 1.412e+06 (6.92e+05 7.20e+05)
[03/14 23:06:19    848]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1626.2M
[03/14 23:07:14    904] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/14 23:07:14    904] Congestion driven padding in post-place stage.
[03/14 23:07:14    904] Congestion driven padding increases utilization from 0.217 to 0.218
[03/14 23:07:14    904] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1686.8M
[03/14 23:07:27    917] Iteration 13: Total net bbox = 1.262e+06 (6.09e+05 6.54e+05)
[03/14 23:07:27    917]               Est.  stn bbox = 1.456e+06 (7.13e+05 7.44e+05)
[03/14 23:07:27    917]               cpu = 0:01:09 real = 0:01:08 mem = 1686.8M
[03/14 23:07:27    917] Iteration 14: Total net bbox = 1.262e+06 (6.09e+05 6.54e+05)
[03/14 23:07:27    917]               Est.  stn bbox = 1.456e+06 (7.13e+05 7.44e+05)
[03/14 23:07:27    917]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1686.8M
[03/14 23:08:04    953] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/14 23:08:04    954] Congestion driven padding in post-place stage.
[03/14 23:08:04    954] Congestion driven padding increases utilization from 0.218 to 0.219
[03/14 23:08:04    954] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1686.8M
[03/14 23:08:18    968] Iteration 15: Total net bbox = 1.281e+06 (6.13e+05 6.68e+05)
[03/14 23:08:18    968]               Est.  stn bbox = 1.479e+06 (7.18e+05 7.61e+05)
[03/14 23:08:18    968]               cpu = 0:00:51.1 real = 0:00:51.0 mem = 1686.8M
[03/14 23:08:18    968] Iteration 16: Total net bbox = 1.281e+06 (6.13e+05 6.68e+05)
[03/14 23:08:18    968]               Est.  stn bbox = 1.479e+06 (7.18e+05 7.61e+05)
[03/14 23:08:18    968]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1686.8M
[03/14 23:09:18   1027] Iteration 17: Total net bbox = 1.262e+06 (6.00e+05 6.62e+05)
[03/14 23:09:18   1027]               Est.  stn bbox = 1.456e+06 (7.03e+05 7.53e+05)
[03/14 23:09:18   1027]               cpu = 0:00:59.1 real = 0:01:00.0 mem = 1702.8M
[03/14 23:09:18   1027] Iteration 18: Total net bbox = 1.262e+06 (6.00e+05 6.62e+05)
[03/14 23:09:18   1027]               Est.  stn bbox = 1.456e+06 (7.03e+05 7.53e+05)
[03/14 23:09:18   1027]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1702.8M
[03/14 23:09:18   1027] Finished Global Placement (cpu=0:06:39, real=0:06:41, mem=1702.8M)
[03/14 23:09:18   1028] Info: 129 clock gating cells identified, 0 (on average) moved
[03/14 23:09:19   1028] Core Placement runtime cpu: 0:06:36 real: 0:06:40
[03/14 23:09:19   1028] #spOpts: N=65 mergeVia=F 
[03/14 23:09:19   1028] Core basic site is core
[03/14 23:09:19   1029] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:09:19   1029] *** Starting refinePlace (0:17:09 mem=1277.4M) ***
[03/14 23:09:19   1029] Total net bbox length = 1.262e+06 (5.999e+05 6.620e+05) (ext = 1.881e+05)
[03/14 23:09:19   1029] Starting refinePlace ...
[03/14 23:09:19   1029] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:09:19   1029] default core: bins with density >  0.75 = 4.39 % ( 147 / 3350 )
[03/14 23:09:19   1029] Density distribution unevenness ratio = 71.253%
[03/14 23:09:20   1030]   Spread Effort: high, standalone mode, useDDP on.
[03/14 23:09:20   1030] [CPU] RefinePlace/preRPlace (cpu=0:00:01.3, real=0:00:01.0, mem=1277.4MB) @(0:17:09 - 0:17:11).
[03/14 23:09:20   1030] Move report: preRPlace moves 36498 insts, mean move: 0.55 um, max move: 9.55 um
[03/14 23:09:20   1030] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U119): (146.81, 761.87) --> (146.80, 771.40)
[03/14 23:09:20   1030] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/14 23:09:20   1030] 	Violation at original loc: Placement Blockage Violation
[03/14 23:09:20   1030] wireLenOptFixPriorityInst 0 inst fixed
[03/14 23:09:20   1030] Placement tweakage begins.
[03/14 23:09:21   1030] wire length = 1.389e+06
[03/14 23:09:26   1036] wire length = 1.347e+06
[03/14 23:09:26   1036] Placement tweakage ends.
[03/14 23:09:26   1036] Move report: tweak moves 6598 insts, mean move: 3.50 um, max move: 32.60 um
[03/14 23:09:26   1036] 	Max move on inst (core_instance/sfp_instance/U472): (379.60, 418.60) --> (347.00, 418.60)
[03/14 23:09:26   1036] [CPU] RefinePlace/TweakPlacement (cpu=0:00:06.0, real=0:00:06.0, mem=1277.4MB) @(0:17:11 - 0:17:17).
[03/14 23:09:27   1036] Move report: legalization moves 6 insts, mean move: 0.23 um, max move: 0.40 um
[03/14 23:09:27   1036] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_2_): (276.20, 566.20) --> (276.60, 566.20)
[03/14 23:09:27   1036] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1277.4MB) @(0:17:17 - 0:17:17).
[03/14 23:09:27   1036] Move report: Detail placement moves 36498 insts, mean move: 1.10 um, max move: 33.23 um
[03/14 23:09:27   1036] 	Max move on inst (core_instance/sfp_instance/U472): (379.51, 419.32) --> (347.00, 418.60)
[03/14 23:09:27   1036] 	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 1277.4MB
[03/14 23:09:27   1036] Statistics of distance of Instance movement in refine placement:
[03/14 23:09:27   1036]   maximum (X+Y) =        33.23 um
[03/14 23:09:27   1036]   inst (core_instance/sfp_instance/U472) with max move: (379.512, 419.32) -> (347, 418.6)
[03/14 23:09:27   1036]   mean    (X+Y) =         1.10 um
[03/14 23:09:27   1036] Total instances flipped for WireLenOpt: 2520
[03/14 23:09:27   1036] Summary Report:
[03/14 23:09:27   1036] Instances move: 36498 (out of 36498 movable)
[03/14 23:09:27   1036] Mean displacement: 1.10 um
[03/14 23:09:27   1036] Max displacement: 33.23 um (Instance: core_instance/sfp_instance/U472) (379.512, 419.32) -> (347, 418.6)
[03/14 23:09:27   1036] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/14 23:09:27   1036] Total instances moved : 36498
[03/14 23:09:27   1036] Total net bbox length = 1.225e+06 (5.608e+05 6.638e+05) (ext = 1.881e+05)
[03/14 23:09:27   1036] Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 1277.4MB
[03/14 23:09:27   1036] [CPU] RefinePlace/total (cpu=0:00:07.8, real=0:00:08.0, mem=1277.4MB) @(0:17:09 - 0:17:17).
[03/14 23:09:27   1036] *** Finished refinePlace (0:17:17 mem=1277.4M) ***
[03/14 23:09:27   1036] *** Finished Initial Placement (cpu=0:06:56, real=0:06:58, mem=1277.4M) ***
[03/14 23:09:27   1036] #spOpts: N=65 mergeVia=F 
[03/14 23:09:27   1037] Core basic site is core
[03/14 23:09:27   1037] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:09:27   1037] default core: bins with density >  0.75 = 18.5 % ( 619 / 3350 )
[03/14 23:09:27   1037] Density distribution unevenness ratio = 60.791%
[03/14 23:09:27   1037] [PSP] Started earlyGlobalRoute kernel
[03/14 23:09:27   1037] [PSP] Initial Peak syMemory usage = 1277.4 MB
[03/14 23:09:27   1037] (I)       Reading DB...
[03/14 23:09:27   1037] (I)       congestionReportName   : 
[03/14 23:09:27   1037] (I)       buildTerm2TermWires    : 1
[03/14 23:09:27   1037] (I)       doTrackAssignment      : 1
[03/14 23:09:27   1037] (I)       dumpBookshelfFiles     : 0
[03/14 23:09:27   1037] (I)       numThreads             : 1
[03/14 23:09:27   1037] [NR-eagl] honorMsvRouteConstraint: false
[03/14 23:09:27   1037] (I)       honorPin               : false
[03/14 23:09:27   1037] (I)       honorPinGuide          : true
[03/14 23:09:27   1037] (I)       honorPartition         : false
[03/14 23:09:27   1037] (I)       allowPartitionCrossover: false
[03/14 23:09:27   1037] (I)       honorSingleEntry       : true
[03/14 23:09:27   1037] (I)       honorSingleEntryStrong : true
[03/14 23:09:27   1037] (I)       handleViaSpacingRule   : false
[03/14 23:09:27   1037] (I)       PDConstraint           : none
[03/14 23:09:27   1037] (I)       expBetterNDRHandling   : false
[03/14 23:09:27   1037] [NR-eagl] honorClockSpecNDR      : 0
[03/14 23:09:27   1037] (I)       routingEffortLevel     : 3
[03/14 23:09:27   1037] [NR-eagl] minRouteLayer          : 2
[03/14 23:09:27   1037] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 23:09:27   1037] (I)       numRowsPerGCell        : 1
[03/14 23:09:27   1037] (I)       speedUpLargeDesign     : 0
[03/14 23:09:27   1037] (I)       speedUpBlkViolationClean: 0
[03/14 23:09:27   1037] (I)       multiThreadingTA       : 0
[03/14 23:09:27   1037] (I)       blockedPinEscape       : 1
[03/14 23:09:27   1037] (I)       blkAwareLayerSwitching : 0
[03/14 23:09:27   1037] (I)       betterClockWireModeling: 1
[03/14 23:09:27   1037] (I)       punchThroughDistance   : 500.00
[03/14 23:09:27   1037] (I)       scenicBound            : 1.15
[03/14 23:09:27   1037] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 23:09:27   1037] (I)       source-to-sink ratio   : 0.00
[03/14 23:09:27   1037] (I)       targetCongestionRatioH : 1.00
[03/14 23:09:27   1037] (I)       targetCongestionRatioV : 1.00
[03/14 23:09:27   1037] (I)       layerCongestionRatio   : 0.70
[03/14 23:09:27   1037] (I)       m1CongestionRatio      : 0.10
[03/14 23:09:27   1037] (I)       m2m3CongestionRatio    : 0.70
[03/14 23:09:27   1037] (I)       localRouteEffort       : 1.00
[03/14 23:09:27   1037] (I)       numSitesBlockedByOneVia: 8.00
[03/14 23:09:27   1037] (I)       supplyScaleFactorH     : 1.00
[03/14 23:09:27   1037] (I)       supplyScaleFactorV     : 1.00
[03/14 23:09:27   1037] (I)       highlight3DOverflowFactor: 0.00
[03/14 23:09:27   1037] (I)       doubleCutViaModelingRatio: 0.00
[03/14 23:09:27   1037] (I)       blockTrack             : 
[03/14 23:09:27   1037] (I)       readTROption           : true
[03/14 23:09:27   1037] (I)       extraSpacingBothSide   : false
[03/14 23:09:27   1037] [NR-eagl] numTracksPerClockWire  : 0
[03/14 23:09:27   1037] (I)       routeSelectedNetsOnly  : false
[03/14 23:09:27   1037] (I)       before initializing RouteDB syMemory usage = 1307.4 MB
[03/14 23:09:27   1037] (I)       starting read tracks
[03/14 23:09:27   1037] (I)       build grid graph
[03/14 23:09:27   1037] (I)       build grid graph start
[03/14 23:09:27   1037] [NR-eagl] Layer1 has no routable track
[03/14 23:09:27   1037] [NR-eagl] Layer2 has single uniform track structure
[03/14 23:09:27   1037] [NR-eagl] Layer3 has single uniform track structure
[03/14 23:09:27   1037] [NR-eagl] Layer4 has single uniform track structure
[03/14 23:09:27   1037] [NR-eagl] Layer5 has single uniform track structure
[03/14 23:09:27   1037] [NR-eagl] Layer6 has single uniform track structure
[03/14 23:09:27   1037] [NR-eagl] Layer7 has single uniform track structure
[03/14 23:09:27   1037] [NR-eagl] Layer8 has single uniform track structure
[03/14 23:09:27   1037] (I)       build grid graph end
[03/14 23:09:27   1037] (I)       Layer1   numNetMinLayer=42200
[03/14 23:09:27   1037] (I)       Layer2   numNetMinLayer=0
[03/14 23:09:27   1037] (I)       Layer3   numNetMinLayer=0
[03/14 23:09:27   1037] (I)       Layer4   numNetMinLayer=0
[03/14 23:09:27   1037] (I)       Layer5   numNetMinLayer=0
[03/14 23:09:27   1037] (I)       Layer6   numNetMinLayer=0
[03/14 23:09:27   1037] (I)       Layer7   numNetMinLayer=0
[03/14 23:09:27   1037] (I)       Layer8   numNetMinLayer=0
[03/14 23:09:27   1037] (I)       numViaLayers=7
[03/14 23:09:27   1037] (I)       end build via table
[03/14 23:09:27   1037] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 23:09:27   1037] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/14 23:09:27   1037] (I)       readDataFromPlaceDB
[03/14 23:09:27   1037] (I)       Read net information..
[03/14 23:09:27   1037] [NR-eagl] Read numTotalNets=42200  numIgnoredNets=0
[03/14 23:09:27   1037] (I)       Read testcase time = 0.010 seconds
[03/14 23:09:27   1037] 
[03/14 23:09:27   1037] (I)       totalPins=152791  totalGlobalPin=151042 (98.86%)
[03/14 23:09:27   1037] (I)       Model blockage into capacity
[03/14 23:09:27   1037] (I)       Read numBlocks=4397  numPreroutedWires=0  numCapScreens=0
[03/14 23:09:28   1037] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 23:09:28   1037] (I)       blocked area on Layer2 : 716929599200  (15.97%)
[03/14 23:09:28   1037] (I)       blocked area on Layer3 : 625440673600  (13.93%)
[03/14 23:09:28   1037] (I)       blocked area on Layer4 : 622458955200  (13.86%)
[03/14 23:09:28   1037] (I)       blocked area on Layer5 : 2418928000  (0.05%)
[03/14 23:09:28   1037] (I)       blocked area on Layer6 : 2240299200  (0.05%)
[03/14 23:09:28   1037] (I)       blocked area on Layer7 : 328186800000  (7.31%)
[03/14 23:09:28   1037] (I)       blocked area on Layer8 : 0  (0.00%)
[03/14 23:09:28   1037] (I)       Modeling time = 0.170 seconds
[03/14 23:09:28   1037] 
[03/14 23:09:28   1037] (I)       Number of ignored nets = 0
[03/14 23:09:28   1037] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:09:28   1037] (I)       Number of clock nets = 130.  Ignored: No
[03/14 23:09:28   1037] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:09:28   1037] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:09:28   1037] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:09:28   1037] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:09:28   1037] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:09:28   1037] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:09:28   1037] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:09:28   1037] [NR-eagl] There are 130 clock nets ( 0 with NDR ).
[03/14 23:09:28   1037] (I)       Before initializing earlyGlobalRoute syMemory usage = 1307.4 MB
[03/14 23:09:28   1037] (I)       Layer1  viaCost=300.00
[03/14 23:09:28   1037] (I)       Layer2  viaCost=100.00
[03/14 23:09:28   1037] (I)       Layer3  viaCost=100.00
[03/14 23:09:28   1037] (I)       Layer4  viaCost=100.00
[03/14 23:09:28   1037] (I)       Layer5  viaCost=100.00
[03/14 23:09:28   1037] (I)       Layer6  viaCost=200.00
[03/14 23:09:28   1037] (I)       Layer7  viaCost=100.00
[03/14 23:09:28   1037] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:09:28   1037] (I)       routing area        :  (0, 0) - (1840000, 2440000)
[03/14 23:09:28   1037] (I)       core area           :  (20000, 20000) - (1820000, 2420000)
[03/14 23:09:28   1037] (I)       Site Width          :   400  (dbu)
[03/14 23:09:28   1037] (I)       Row Height          :  3600  (dbu)
[03/14 23:09:28   1037] (I)       GCell Width         :  3600  (dbu)
[03/14 23:09:28   1037] (I)       GCell Height        :  3600  (dbu)
[03/14 23:09:28   1037] (I)       grid                :   511   678     8
[03/14 23:09:28   1037] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:09:28   1037] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:09:28   1037] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:09:28   1037] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:09:28   1037] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:09:28   1037] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/14 23:09:28   1037] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:09:28   1037] (I)       Total num of tracks :     0  4600  6099  4600  6099  4600  1525  1150
[03/14 23:09:28   1037] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:09:28   1037] (I)       --------------------------------------------------------
[03/14 23:09:28   1037] 
[03/14 23:09:28   1037] [NR-eagl] ============ Routing rule table ============
[03/14 23:09:28   1037] [NR-eagl] Rule id 0. Nets 42200 
[03/14 23:09:28   1037] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 23:09:28   1037] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:09:28   1037] [NR-eagl] ========================================
[03/14 23:09:28   1037] [NR-eagl] 
[03/14 23:09:28   1037] (I)       After initializing earlyGlobalRoute syMemory usage = 1321.3 MB
[03/14 23:09:28   1037] (I)       Loading and dumping file time : 0.50 seconds
[03/14 23:09:28   1037] (I)       ============= Initialization =============
[03/14 23:09:28   1037] (I)       total 2D Cap : 15767376 = (6532309 H, 9235067 V)
[03/14 23:09:28   1037] [NR-eagl] Layer group 1: route 42200 net(s) in layer range [2, 8]
[03/14 23:09:28   1037] (I)       ============  Phase 1a Route ============
[03/14 23:09:28   1038] (I)       Phase 1a runs 0.15 seconds
[03/14 23:09:28   1038] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[03/14 23:09:28   1038] (I)       Usage: 736378 = (336849 H, 399529 V) = (5.16% H, 4.33% V) = (6.063e+05um H, 7.192e+05um V)
[03/14 23:09:28   1038] (I)       
[03/14 23:09:28   1038] (I)       ============  Phase 1b Route ============
[03/14 23:09:28   1038] (I)       Phase 1b runs 0.04 seconds
[03/14 23:09:28   1038] (I)       Usage: 736386 = (336852 H, 399534 V) = (5.16% H, 4.33% V) = (6.063e+05um H, 7.192e+05um V)
[03/14 23:09:28   1038] (I)       
[03/14 23:09:28   1038] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.325495e+06um
[03/14 23:09:28   1038] (I)       ============  Phase 1c Route ============
[03/14 23:09:28   1038] (I)       Level2 Grid: 103 x 136
[03/14 23:09:28   1038] (I)       Phase 1c runs 0.07 seconds
[03/14 23:09:28   1038] (I)       Usage: 736386 = (336852 H, 399534 V) = (5.16% H, 4.33% V) = (6.063e+05um H, 7.192e+05um V)
[03/14 23:09:28   1038] (I)       
[03/14 23:09:28   1038] (I)       ============  Phase 1d Route ============
[03/14 23:09:28   1038] (I)       Phase 1d runs 0.05 seconds
[03/14 23:09:28   1038] (I)       Usage: 736390 = (336856 H, 399534 V) = (5.16% H, 4.33% V) = (6.063e+05um H, 7.192e+05um V)
[03/14 23:09:28   1038] (I)       
[03/14 23:09:28   1038] (I)       ============  Phase 1e Route ============
[03/14 23:09:28   1038] (I)       Phase 1e runs 0.02 seconds
[03/14 23:09:28   1038] (I)       Usage: 736390 = (336856 H, 399534 V) = (5.16% H, 4.33% V) = (6.063e+05um H, 7.192e+05um V)
[03/14 23:09:28   1038] (I)       
[03/14 23:09:28   1038] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.325502e+06um
[03/14 23:09:28   1038] [NR-eagl] 
[03/14 23:09:28   1038] (I)       ============  Phase 1l Route ============
[03/14 23:09:28   1038] (I)       dpBasedLA: time=0.21  totalOF=3618  totalVia=300697  totalWL=736375  total(Via+WL)=1037072 
[03/14 23:09:28   1038] (I)       Total Global Routing Runtime: 0.85 seconds
[03/14 23:09:29   1038] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:09:29   1038] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 23:09:29   1038] (I)       
[03/14 23:09:29   1038] (I)       ============= track Assignment ============
[03/14 23:09:29   1038] (I)       extract Global 3D Wires
[03/14 23:09:29   1038] (I)       Extract Global WL : time=0.02
[03/14 23:09:29   1038] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 23:09:29   1038] (I)       Initialization real time=0.05 seconds
[03/14 23:09:29   1039] (I)       Kernel real time=0.51 seconds
[03/14 23:09:29   1039] (I)       End Greedy Track Assignment
[03/14 23:09:29   1039] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 151725
[03/14 23:09:29   1039] [NR-eagl] Layer2(M2)(V) length: 3.384620e+05um, number of vias: 216726
[03/14 23:09:29   1039] [NR-eagl] Layer3(M3)(H) length: 3.989707e+05um, number of vias: 14918
[03/14 23:09:29   1039] [NR-eagl] Layer4(M4)(V) length: 1.958511e+05um, number of vias: 5975
[03/14 23:09:29   1039] [NR-eagl] Layer5(M5)(H) length: 2.034843e+05um, number of vias: 2100
[03/14 23:09:29   1039] [NR-eagl] Layer6(M6)(V) length: 1.891599e+05um, number of vias: 128
[03/14 23:09:29   1039] [NR-eagl] Layer7(M7)(H) length: 1.200580e+04um, number of vias: 114
[03/14 23:09:29   1039] [NR-eagl] Layer8(M8)(V) length: 1.203108e+04um, number of vias: 0
[03/14 23:09:29   1039] [NR-eagl] Total length: 1.349965e+06um, number of vias: 391686
[03/14 23:09:29   1039] [NR-eagl] End Peak syMemory usage = 1297.4 MB
[03/14 23:09:29   1039] [NR-eagl] Early Global Router Kernel+IO runtime : 2.33 seconds
[03/14 23:09:29   1039] **placeDesign ... cpu = 0: 7:11, real = 0: 7:12, mem = 1290.6M **
[03/14 23:09:29   1039] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 23:09:29   1039] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/14 23:09:29   1039] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/14 23:09:29   1039] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/14 23:09:29   1039] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/14 23:09:29   1039] -setupDynamicPowerViewAsDefaultView false
[03/14 23:09:29   1039]                                            # bool, default=false, private
[03/14 23:09:29   1039] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/14 23:09:29   1039] #spOpts: N=65 
[03/14 23:09:29   1039] Core basic site is core
[03/14 23:09:30   1039] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:09:30   1039] #spOpts: N=65 mergeVia=F 
[03/14 23:09:30   1040] GigaOpt running with 1 threads.
[03/14 23:09:30   1040] Info: 1 threads available for lower-level modules during optimization.
[03/14 23:09:30   1040] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/14 23:09:30   1040] 	Cell FILL1_LL, site bcore.
[03/14 23:09:30   1040] 	Cell FILL_NW_HH, site bcore.
[03/14 23:09:30   1040] 	Cell FILL_NW_LL, site bcore.
[03/14 23:09:30   1040] 	Cell GFILL, site gacore.
[03/14 23:09:30   1040] 	Cell GFILL10, site gacore.
[03/14 23:09:30   1040] 	Cell GFILL2, site gacore.
[03/14 23:09:30   1040] 	Cell GFILL3, site gacore.
[03/14 23:09:30   1040] 	Cell GFILL4, site gacore.
[03/14 23:09:30   1040] 	Cell LVLLHCD1, site bcore.
[03/14 23:09:30   1040] 	Cell LVLLHCD2, site bcore.
[03/14 23:09:30   1040] 	Cell LVLLHCD4, site bcore.
[03/14 23:09:30   1040] 	Cell LVLLHCD8, site bcore.
[03/14 23:09:30   1040] 	Cell LVLLHD1, site bcore.
[03/14 23:09:30   1040] 	Cell LVLLHD2, site bcore.
[03/14 23:09:30   1040] 	Cell LVLLHD4, site bcore.
[03/14 23:09:30   1040] 	Cell LVLLHD8, site bcore.
[03/14 23:09:30   1040] .
[03/14 23:09:30   1040] Summary for sequential cells idenfication: 
[03/14 23:09:30   1040] Identified SBFF number: 199
[03/14 23:09:30   1040] Identified MBFF number: 0
[03/14 23:09:30   1040] Not identified SBFF number: 0
[03/14 23:09:30   1040] Not identified MBFF number: 0
[03/14 23:09:30   1040] Number of sequential cells which are not FFs: 104
[03/14 23:09:30   1040] 
[03/14 23:09:30   1040] Updating RC grid for preRoute extraction ...
[03/14 23:09:30   1040] Initializing multi-corner capacitance tables ... 
[03/14 23:09:30   1040] Initializing multi-corner resistance tables ...
[03/14 23:09:32   1041] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1300.7M, totSessionCpu=0:17:22 **
[03/14 23:09:32   1041] *** Change effort level medium to high ***
[03/14 23:09:32   1041] Added -handlePreroute to trialRouteMode
[03/14 23:09:32   1041] *** optDesign -preCTS ***
[03/14 23:09:32   1041] DRC Margin: user margin 0.0; extra margin 0.2
[03/14 23:09:32   1041] Setup Target Slack: user slack 0; extra slack 0.1
[03/14 23:09:32   1041] Hold Target Slack: user slack 0
[03/14 23:09:32   1041] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/14 23:09:32   1041] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/14 23:09:32   1041] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/14 23:09:32   1041] -setupDynamicPowerViewAsDefaultView false
[03/14 23:09:32   1041]                                            # bool, default=false, private
[03/14 23:09:32   1041] Start to check current routing status for nets...
[03/14 23:09:32   1042] Using hname+ instead name for net compare
[03/14 23:09:32   1042] All nets are already routed correctly.
[03/14 23:09:32   1042] End to check current routing status for nets (mem=1300.7M)
[03/14 23:09:32   1042] Extraction called for design 'fullchip' of instances=36501 and nets=42648 using extraction engine 'preRoute' .
[03/14 23:09:32   1042] PreRoute RC Extraction called for design fullchip.
[03/14 23:09:32   1042] RC Extraction called in multi-corner(2) mode.
[03/14 23:09:32   1042] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:09:32   1042] RCMode: PreRoute
[03/14 23:09:32   1042]       RC Corner Indexes            0       1   
[03/14 23:09:32   1042] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:09:32   1042] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:09:32   1042] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:09:32   1042] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:09:32   1042] Shrink Factor                : 1.00000
[03/14 23:09:32   1042] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:09:32   1042] Using capacitance table file ...
[03/14 23:09:32   1042] Updating RC grid for preRoute extraction ...
[03/14 23:09:32   1042] Initializing multi-corner capacitance tables ... 
[03/14 23:09:32   1042] Initializing multi-corner resistance tables ...
[03/14 23:09:32   1042] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1300.656M)
[03/14 23:09:32   1042] ** Profile ** Start :  cpu=0:00:00.0, mem=1300.7M
[03/14 23:09:33   1042] ** Profile ** Other data :  cpu=0:00:00.2, mem=1300.7M
[03/14 23:09:33   1042] #################################################################################
[03/14 23:09:33   1042] # Design Stage: PreRoute
[03/14 23:09:33   1042] # Design Name: fullchip
[03/14 23:09:33   1042] # Design Mode: 65nm
[03/14 23:09:33   1042] # Analysis Mode: MMMC Non-OCV 
[03/14 23:09:33   1042] # Parasitics Mode: No SPEF/RCDB
[03/14 23:09:33   1042] # Signoff Settings: SI Off 
[03/14 23:09:33   1042] #################################################################################
[03/14 23:09:34   1044] AAE_INFO: 1 threads acquired from CTE.
[03/14 23:09:34   1044] Calculate delays in BcWc mode...
[03/14 23:09:34   1044] Topological Sorting (CPU = 0:00:00.1, MEM = 1336.4M, InitMEM = 1330.8M)
[03/14 23:09:42   1051] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:09:42   1051] End delay calculation. (MEM=1410.32 CPU=0:00:07.1 REAL=0:00:07.0)
[03/14 23:09:42   1051] *** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 1410.3M) ***
[03/14 23:09:42   1052] *** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:09.0 totSessionCpu=0:17:33 mem=1410.3M)
[03/14 23:09:42   1052] ** Profile ** Overall slacks :  cpu=0:00:09.8, mem=1410.3M
[03/14 23:09:43   1053] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1410.3M
[03/14 23:09:43   1053] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -66.883 |
|           TNS (ns):|-22949.1 |
|    Violating Paths:|  6445   |
|          All Paths:|  7702   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1239 (1239)    |   -0.421   |   1342 (1342)    |
|   max_tran     |   1279 (19008)   |   -7.166   |   1279 (19008)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.406%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1410.3M
[03/14 23:09:43   1053] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 1353.1M, totSessionCpu=0:17:34 **
[03/14 23:09:43   1053] ** INFO : this run is activating medium effort placeOptDesign flow
[03/14 23:09:43   1053] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:09:43   1053] #spOpts: N=65 mergeVia=F 
[03/14 23:09:44   1053] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:09:44   1053] #spOpts: N=65 mergeVia=F 
[03/14 23:09:44   1054] *** Starting optimizing excluded clock nets MEM= 1353.1M) ***
[03/14 23:09:44   1054] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1353.1M) ***
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Type 'man IMPOPT-3663' for more detail.
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Power view               = WC_VIEW
[03/14 23:09:44   1054] Number of VT partitions  = 2
[03/14 23:09:44   1054] Standard cells in design = 811
[03/14 23:09:44   1054] Instances in design      = 36501
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Instance distribution across the VT partitions:
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054]  LVT : inst = 26 (0.1%), cells = 335 (41%)
[03/14 23:09:44   1054]    Lib tcbn65gpluswc        : inst = 26 (0.1%)
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054]  HVT : inst = 36471 (99.9%), cells = 457 (56%)
[03/14 23:09:44   1054]    Lib tcbn65gpluswc        : inst = 36471 (99.9%)
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Reporting took 0 sec
[03/14 23:09:44   1054] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:09:44   1054] optDesignOneStep: Leakage Power Flow
[03/14 23:09:44   1054] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:09:44   1054] Info: 130 clock nets excluded from IPO operation.
[03/14 23:09:44   1054] Design State:
[03/14 23:09:44   1054]     #signal nets       :  42281
[03/14 23:09:44   1054]     #routed signal nets:  0
[03/14 23:09:44   1054]     #clock nets        :  0
[03/14 23:09:44   1054]     #routed clock nets :  0
[03/14 23:09:44   1054] OptMgr: Begin leakage power optimization
[03/14 23:09:44   1054] OptMgr: Number of active setup views: 1
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Power Net Detected:
[03/14 23:09:44   1054]     Voltage	    Name
[03/14 23:09:44   1054]     0.00V	    VSS
[03/14 23:09:44   1054]     0.90V	    VDD
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Begin Power Analysis
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054]     0.00V	    VSS
[03/14 23:09:44   1054]     0.90V	    VDD
[03/14 23:09:44   1054] Begin Processing Timing Library for Power Calculation
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Begin Processing Timing Library for Power Calculation
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Begin Processing Power Net/Grid for Power Calculation
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1063.89MB/1063.89MB)
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Begin Processing Timing Window Data for Power Calculation
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1064.01MB/1064.01MB)
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Begin Processing User Attributes
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1064.04MB/1064.04MB)
[03/14 23:09:44   1054] 
[03/14 23:09:44   1054] Begin Processing Signal Activity
[03/14 23:09:44   1054] 
[03/14 23:09:46   1056] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1066.79MB/1066.79MB)
[03/14 23:09:46   1056] 
[03/14 23:09:46   1056] Begin Power Computation
[03/14 23:09:46   1056] 
[03/14 23:09:46   1056]       ----------------------------------------------------------
[03/14 23:09:46   1056]       # of cell(s) missing both power/leakage table: 0
[03/14 23:09:46   1056]       # of cell(s) missing power table: 2
[03/14 23:09:46   1056]       # of cell(s) missing leakage table: 1
[03/14 23:09:46   1056]       # of MSMV cell(s) missing power_level: 0
[03/14 23:09:46   1056]       ----------------------------------------------------------
[03/14 23:09:46   1056] CellName                                  Missing Table(s)
[03/14 23:09:46   1056] TIEL                                      internal power, 
[03/14 23:09:46   1056] sram_w16                                  internal power, leakge power, 
[03/14 23:09:46   1056] 
[03/14 23:09:46   1056] 
[03/14 23:09:47   1056] Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1066.95MB/1066.95MB)
[03/14 23:09:47   1056] 
[03/14 23:09:47   1056] Begin Processing User Attributes
[03/14 23:09:47   1056] 
[03/14 23:09:47   1056] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1066.95MB/1066.95MB)
[03/14 23:09:47   1056] 
[03/14 23:09:47   1056] Ended Power Analysis: (cpu=0:00:03, real=0:00:02, mem(process/total)=1066.98MB/1066.98MB)
[03/14 23:09:47   1056] 
[03/14 23:09:47   1057] OptMgr: Optimization mode is pre-route
[03/14 23:09:47   1057] OptMgr: current WNS: -66.983 ns
[03/14 23:09:47   1057] OptMgr: Using aggressive mode for Force Mode
[03/14 23:09:47   1057] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:09:47   1057] #spOpts: N=65 mergeVia=F 
[03/14 23:09:48   1058] 
[03/14 23:09:48   1058] Design leakage power (state independent) = 1.150 mW
[03/14 23:09:48   1058] Resizable instances =  36368 (99.6%), leakage = 1.148 mW (99.9%)
[03/14 23:09:48   1058] Leakage power distribution among resizable instances:
[03/14 23:09:48   1058]  Total LVT =     25 ( 0.1%), lkg = 0.001 mW ( 0.1%)
[03/14 23:09:48   1058]    -ve slk =     25 ( 0.1%), lkg = 0.001 mW ( 0.1%)
[03/14 23:09:48   1058]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/14 23:09:48   1058]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/14 23:09:48   1058]  Total HVT =  36343 (99.6%), lkg = 1.148 mW (99.8%)
[03/14 23:09:48   1058]    -ve slk =  36111 (98.9%), lkg = 1.144 mW (99.5%)
[03/14 23:09:48   1058] 
[03/14 23:09:48   1058] OptMgr: Begin forced downsizing
[03/14 23:09:50   1060] OptMgr: 89 instances resized in force mode
[03/14 23:09:50   1060] OptMgr: Updating timing
[03/14 23:09:51   1061] OptMgr: Design WNS: -67.262 ns
[03/14 23:09:51   1061] OptMgr: 25 (28%) instances reverted to original cell
[03/14 23:09:51   1061] OptMgr: Updating timing
[03/14 23:09:51   1061] OptMgr: Design WNS: -67.262 ns
[03/14 23:09:51   1061] 
[03/14 23:09:51   1061] Design leakage power (state independent) = 1.149 mW
[03/14 23:09:51   1061] Resizable instances =  36368 (99.6%), leakage = 1.148 mW (99.9%)
[03/14 23:09:51   1061] Leakage power distribution among resizable instances:
[03/14 23:09:51   1061]  Total LVT =     21 ( 0.1%), lkg = 0.001 mW ( 0.0%)
[03/14 23:09:51   1061]    -ve slk =     21 ( 0.1%), lkg = 0.001 mW ( 0.0%)
[03/14 23:09:51   1061]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/14 23:09:51   1061]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/14 23:09:51   1061]  Total HVT =  36347 (99.6%), lkg = 1.147 mW (99.8%)
[03/14 23:09:51   1061]    -ve slk =  36115 (98.9%), lkg = 1.144 mW (99.6%)
[03/14 23:09:51   1061] 
[03/14 23:09:52   1061] 
[03/14 23:09:52   1061] Summary: cell sizing
[03/14 23:09:52   1061] 
[03/14 23:09:52   1061]  64 instances changed cell type
[03/14 23:09:52   1061] 
[03/14 23:09:52   1061]                        UpSize    DownSize   SameSize   Total
[03/14 23:09:52   1061]                        ------    --------   --------   -----
[03/14 23:09:52   1061]     Sequential            0          0          0          0
[03/14 23:09:52   1061]  Combinational            0          0         64         64
[03/14 23:09:52   1061] 
[03/14 23:09:52   1061]     1 instances changed cell type from      AOI21D1   to    AOI21D0
[03/14 23:09:52   1061]     3 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/14 23:09:52   1061]     8 instances changed cell type from        INVD1   to      CKND0
[03/14 23:09:52   1061]    47 instances changed cell type from       NR2XD0   to      NR2D0
[03/14 23:09:52   1061]     5 instances changed cell type from       OA21D1   to     OA21D0
[03/14 23:09:52   1061]   checkSum: 64
[03/14 23:09:52   1061] 
[03/14 23:09:52   1061] 
[03/14 23:09:52   1062] 
[03/14 23:09:52   1062] Begin Power Analysis
[03/14 23:09:52   1062] 
[03/14 23:09:52   1062]     0.00V	    VSS
[03/14 23:09:52   1062]     0.90V	    VDD
[03/14 23:09:52   1062] Begin Processing Timing Library for Power Calculation
[03/14 23:09:52   1062] 
[03/14 23:09:52   1062] Begin Processing Timing Library for Power Calculation
[03/14 23:09:52   1062] 
[03/14 23:09:52   1062] 
[03/14 23:09:52   1062] 
[03/14 23:09:52   1062] Begin Processing Power Net/Grid for Power Calculation
[03/14 23:09:52   1062] 
[03/14 23:09:52   1062] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1084.04MB/1084.04MB)
[03/14 23:09:52   1062] 
[03/14 23:09:52   1062] Begin Processing Timing Window Data for Power Calculation
[03/14 23:09:52   1062] 
[03/14 23:09:52   1062] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1084.04MB/1084.04MB)
[03/14 23:09:52   1062] 
[03/14 23:09:52   1062] Begin Processing User Attributes
[03/14 23:09:52   1062] 
[03/14 23:09:52   1062] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1084.04MB/1084.04MB)
[03/14 23:09:52   1062] 
[03/14 23:09:52   1062] Begin Processing Signal Activity
[03/14 23:09:52   1062] 
[03/14 23:09:54   1064] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1088.98MB/1088.98MB)
[03/14 23:09:54   1064] 
[03/14 23:09:54   1064] Begin Power Computation
[03/14 23:09:54   1064] 
[03/14 23:09:54   1064]       ----------------------------------------------------------
[03/14 23:09:54   1064]       # of cell(s) missing both power/leakage table: 0
[03/14 23:09:54   1064]       # of cell(s) missing power table: 2
[03/14 23:09:54   1064]       # of cell(s) missing leakage table: 1
[03/14 23:09:54   1064]       # of MSMV cell(s) missing power_level: 0
[03/14 23:09:54   1064]       ----------------------------------------------------------
[03/14 23:09:54   1064] CellName                                  Missing Table(s)
[03/14 23:09:54   1064] TIEL                                      internal power, 
[03/14 23:09:54   1064] sram_w16                                  internal power, leakge power, 
[03/14 23:09:54   1064] 
[03/14 23:09:54   1064] 
[03/14 23:09:55   1065] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1088.98MB/1088.98MB)
[03/14 23:09:55   1065] 
[03/14 23:09:55   1065] Begin Processing User Attributes
[03/14 23:09:55   1065] 
[03/14 23:09:55   1065] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1088.98MB/1088.98MB)
[03/14 23:09:55   1065] 
[03/14 23:09:55   1065] Ended Power Analysis: (cpu=0:00:02, real=0:00:03, mem(process/total)=1088.98MB/1088.98MB)
[03/14 23:09:55   1065] 
[03/14 23:09:55   1065] OptMgr: Leakage power optimization took: 11 seconds
[03/14 23:09:55   1065] OptMgr: End leakage power optimization
[03/14 23:09:55   1065] The useful skew maximum allowed delay is: 0.2
[03/14 23:09:56   1065] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:09:56   1065] optDesignOneStep: Leakage Power Flow
[03/14 23:09:56   1065] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:09:56   1066] Info: 130 clock nets excluded from IPO operation.
[03/14 23:09:57   1067] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:09:57   1067] #spOpts: N=65 
[03/14 23:09:57   1067] *info: There are 18 candidate Buffer cells
[03/14 23:09:57   1067] *info: There are 18 candidate Inverter cells
[03/14 23:09:59   1069] 
[03/14 23:09:59   1069] Netlist preparation processing... 
[03/14 23:09:59   1069] 
[03/14 23:09:59   1069] Constant propagation run...
[03/14 23:09:59   1069] CPU of constant propagation run : 0:00:00.0 (mem :1538.2M)
[03/14 23:09:59   1069] 
[03/14 23:09:59   1069] Dangling output instance removal run...
[03/14 23:09:59   1069] CPU of dangling output instance removal run : 0:00:00.0 (mem :1538.2M)
[03/14 23:09:59   1069] 
[03/14 23:09:59   1069] Dont care observability instance removal run...
[03/14 23:09:59   1069] CPU of dont care observability instance removal run : 0:00:00.1 (mem :1538.2M)
[03/14 23:09:59   1069] 
[03/14 23:09:59   1069] Removed instances... 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8923 (MUX3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8922 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8921 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8920 (MUX3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8919 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8918 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8917 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8916 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8915 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8914 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8913 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8912 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8911 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8910 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8909 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8908 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8907 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8906 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8905 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8904 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8903 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8902 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8901 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8900 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8899 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8898 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8897 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8896 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8895 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8894 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8893 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8892 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8891 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8890 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8889 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8888 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8887 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8886 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8885 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8884 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8883 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8882 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8881 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8880 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8879 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8878 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8877 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8876 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8875 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8874 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8873 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8872 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8871 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8870 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8869 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8868 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8867 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8866 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8865 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8864 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8863 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8862 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8861 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8860 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8859 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8858 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8857 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8856 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8855 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8854 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8853 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8852 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8851 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8850 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8849 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8848 (AOI221D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8847 (OAI22D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8846 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8845 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8844 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8843 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8842 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8841 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8840 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8839 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8838 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8837 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8836 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8835 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8834 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8833 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8832 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8831 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8830 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8829 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8828 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8827 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8826 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8825 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8824 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8823 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8822 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8821 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8820 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8819 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8818 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8817 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8816 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8815 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8814 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8813 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8812 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8811 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8810 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8809 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8808 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8807 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8806 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8805 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8804 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8803 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8802 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8801 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8800 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8799 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8798 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8797 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8796 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8795 (OAI31D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8794 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8793 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8792 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8791 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8790 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8789 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8788 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8787 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8786 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8785 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8784 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8783 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8782 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8781 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8780 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8779 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8778 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8777 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8776 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8775 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8774 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8773 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8772 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8771 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8770 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8769 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8768 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8767 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8766 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8765 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8764 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8763 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8762 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8761 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8760 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8759 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8758 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8757 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8756 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8755 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8754 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8753 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8752 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8751 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8750 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8749 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8748 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8747 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8746 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8745 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8744 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8743 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8742 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8741 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8740 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8739 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8738 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8737 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8736 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8735 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8734 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8733 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8732 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8731 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8730 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8729 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8728 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8727 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8726 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8725 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8724 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8723 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8722 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8721 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8720 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8719 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8718 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8717 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8716 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8715 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8714 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8713 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8712 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8711 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8710 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8709 (OA31D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8708 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8707 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8706 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8705 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8704 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8703 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8702 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8701 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8700 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8699 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8698 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8697 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8696 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8695 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8694 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8693 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8692 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8691 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8690 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8689 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8688 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8687 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8686 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8685 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8684 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8683 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8682 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8681 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8680 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8679 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8678 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8677 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8676 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8675 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8674 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8673 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8672 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8671 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8670 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8669 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8668 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8667 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8666 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8665 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8664 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8663 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8662 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8661 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8660 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8659 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8658 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8657 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8656 (OR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8655 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8654 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8653 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8652 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8651 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8650 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8649 (OAI31D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8648 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8647 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8646 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8645 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8644 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8643 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8642 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8641 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8640 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8639 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8638 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8637 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8636 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8635 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8634 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8633 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8632 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8631 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8630 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8629 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8628 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8627 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8626 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8625 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8624 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8623 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8622 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8621 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8620 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8619 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8618 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8617 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8616 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8615 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8614 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8613 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8612 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8611 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8610 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8609 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8608 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8607 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8606 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8605 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8604 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8603 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8602 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8601 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8600 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8599 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8598 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8597 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8596 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8595 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8594 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8593 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8592 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8591 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8590 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8589 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8588 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8587 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8586 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8585 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8584 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8583 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8582 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8581 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8580 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8579 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8578 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8577 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8576 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8575 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8574 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8573 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8572 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8571 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8570 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8569 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8568 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8567 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8566 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8565 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8564 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8563 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8562 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8561 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8560 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8559 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8558 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8557 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8556 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8555 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8554 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8553 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8552 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8551 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8550 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8549 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8548 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8547 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8546 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8545 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8544 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8543 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8542 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8541 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8540 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8539 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8538 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8537 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8536 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8535 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8534 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8533 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8532 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8531 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8530 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8529 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8528 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8527 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8526 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8525 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8524 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8523 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8522 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8521 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8520 (INR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8519 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8518 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8517 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8516 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8515 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8514 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8513 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8512 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8511 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8510 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8509 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8508 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8507 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8506 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8505 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8504 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8503 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8502 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8501 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8500 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8499 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8498 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8497 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8496 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8495 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8494 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8493 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8492 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8491 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8490 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8489 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8488 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8487 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8486 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8485 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8484 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8483 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8482 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8481 (OA31D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8480 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8479 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8478 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8477 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8476 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8475 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8474 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8473 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8472 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8471 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8470 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8469 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8468 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8467 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8466 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8465 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8464 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8463 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8462 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8461 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8460 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8459 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8458 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8457 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8456 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8455 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8454 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8453 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8452 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8451 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8450 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8449 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8448 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8447 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8446 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8445 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8444 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8443 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8442 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8441 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8440 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8439 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8438 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8437 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8436 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8435 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8434 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8433 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8432 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8431 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8430 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8429 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8428 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8427 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8426 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8425 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8424 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8423 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8422 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8421 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8420 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8419 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8418 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8417 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8416 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8415 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8414 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8413 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8412 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8411 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8410 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8409 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8408 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8407 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8406 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8405 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8404 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8403 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8402 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8401 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8400 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8399 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8398 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8397 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8396 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8395 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8394 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8393 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8392 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8391 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8390 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8389 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8388 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8387 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8386 (OA31D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8385 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8384 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8383 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8382 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8381 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8380 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8379 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8378 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8377 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8376 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8375 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8374 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8373 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8372 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8371 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8370 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8369 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8368 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8367 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8366 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8365 (INR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8364 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8363 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8362 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8361 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8360 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8359 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8358 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8357 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8356 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8355 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8354 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8353 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8352 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8351 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8350 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8349 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8348 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8347 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8346 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8345 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8344 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8343 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8342 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8341 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8340 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8339 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8338 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8337 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8336 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8335 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8334 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8333 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8332 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8331 (OR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8330 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8329 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8328 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8327 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8326 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8325 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8324 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8323 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8322 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8321 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8320 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8319 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8318 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8317 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8316 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8315 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8314 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8313 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8312 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8311 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8310 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8309 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8308 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8307 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8306 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8305 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8304 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8303 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8302 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8301 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8300 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8299 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8298 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8297 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8296 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8295 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8294 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8293 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8292 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8291 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8290 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8289 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8288 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8287 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8286 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8285 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8284 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8283 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8282 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8281 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8280 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8279 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8278 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8277 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8276 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8275 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8274 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8273 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8272 (OAI31D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8271 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8270 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8269 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8268 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8267 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8266 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8265 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8264 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8263 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8262 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8261 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8260 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8259 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8258 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8257 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8256 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8255 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8254 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8253 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8252 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8251 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8250 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8249 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8248 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8247 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8246 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8245 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8244 (OR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8243 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8242 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8241 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8240 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8239 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8238 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8237 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8236 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8235 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8234 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8233 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8232 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8231 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8230 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8229 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8228 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8227 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8226 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8225 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8224 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8223 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8222 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8221 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8220 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8219 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8218 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8217 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8216 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8215 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8214 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8213 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8212 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8211 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8210 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8209 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8208 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8207 (IAO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8206 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8205 (INR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8204 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8203 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8202 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8201 (OR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8200 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8199 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8198 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8197 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8196 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8195 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8194 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8193 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8192 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8191 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8190 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8189 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8188 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8187 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8186 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8185 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8184 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8183 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8182 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8181 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8180 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8179 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8178 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8177 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8176 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8175 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8174 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8173 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8172 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8171 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8170 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8169 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8168 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8167 (OR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8166 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8165 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8164 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8163 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8162 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8161 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8160 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8159 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8158 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8157 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8156 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8155 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8154 (OR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8153 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8152 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8151 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8150 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8149 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8148 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8147 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8146 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8145 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8144 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8143 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8142 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8141 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8140 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8139 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8138 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8137 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8136 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8135 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8134 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8133 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8132 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8131 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8130 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8129 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8128 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8127 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8126 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8125 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8124 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8123 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8122 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8121 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8120 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8119 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8118 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8117 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8116 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8115 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8114 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8113 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8112 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8111 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8110 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8109 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8108 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8107 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8106 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8105 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8104 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8103 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8102 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8101 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8100 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8099 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8098 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8097 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8096 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8095 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8094 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8093 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8092 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8091 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8090 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8089 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8088 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8087 (AOI22D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8086 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8085 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8084 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8083 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8082 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8081 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8080 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8079 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8078 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8077 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8076 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8075 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8074 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8073 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8072 (OR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8071 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8070 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8069 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8068 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8067 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8066 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8065 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8064 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8063 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8062 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8061 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8060 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8059 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8058 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8057 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8056 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8055 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8054 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8053 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8052 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8051 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8050 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8049 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8048 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8047 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8046 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8045 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8044 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8043 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8042 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8041 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8040 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8039 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8038 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8037 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8036 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8035 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8034 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8033 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8032 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8031 (NR3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8030 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8029 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8028 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8027 (AOI22D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8026 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8025 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8024 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8023 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8022 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8021 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8020 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8019 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8018 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8017 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8016 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8015 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8014 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8013 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8012 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8011 (XNR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8010 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8009 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8008 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8007 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8006 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8005 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8004 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8003 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8002 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8001 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U8000 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7999 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7998 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7997 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7996 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7995 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7994 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7993 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7992 (INR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7991 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7990 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7989 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7988 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7987 (AOI22D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7986 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7985 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7984 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7983 (CKXOR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7982 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7981 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7980 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7979 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7978 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7977 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7976 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7975 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7974 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7973 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7972 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7971 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7970 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7969 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7968 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7967 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7966 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7965 (MAOI222D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7964 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7963 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7962 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7961 (IND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7960 (OAI22D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7959 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7958 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7957 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7956 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7955 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7954 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7953 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7952 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7951 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7950 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7949 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7948 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7947 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7946 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7945 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7944 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7943 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7942 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7941 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7940 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7939 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7938 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7937 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7936 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7935 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7934 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7933 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7932 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7931 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7930 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7929 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7928 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7927 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7926 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7925 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7924 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7923 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7922 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7921 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7920 (IOA21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7919 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7918 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7917 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7916 (AO21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7915 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U7914 (MUX2ND0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U439 (AOI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U436 (OAI211D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U417 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U416 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U414 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U413 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U412 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U395 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U394 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U359 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U358 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U321 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U320 (OAI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U319 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U280 (AOI21D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U259 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U258 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U257 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U256 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U237 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U236 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U221 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U196 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U195 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U194 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U177 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U163 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U146 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U145 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U128 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U127 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U112 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U111 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U110 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U97 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U96 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U79 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U78 (ND3D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U62 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U61 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U50 (INVD0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U49 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U40 (NR2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U39 (CKND2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U34 (CKAN2D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/U4 (AOI32D0) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_0_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_1_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_2_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_3_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_4_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_5_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_6_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_7_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_8_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_9_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_10_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_11_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_12_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_13_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_14_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_15_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_16_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_17_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_18_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign7_reg_19_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_8_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_9_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_10_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_11_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_12_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_13_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_14_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_15_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_16_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_17_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_18_ (DFQD1) 
[03/14 23:09:59   1069] 	-Remove inst core_instance/sfp_instance/sfp_out_sign6_reg_19_ (DFQD1) 
[03/14 23:09:59   1069] 
[03/14 23:09:59   1069] Replaced instances... 
[03/14 23:09:59   1069] 
[03/14 23:09:59   1069] Removed 1088 instances
[03/14 23:09:59   1069] 	CPU for removing db instances : 0:00:00.1 (mem :1538.2M)
[03/14 23:09:59   1069] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1538.2M)
[03/14 23:09:59   1069] CPU of: netlist preparation :0:00:00.2 (mem :1538.2M)
[03/14 23:09:59   1069] 
[03/14 23:09:59   1069] Mark undriven nets with IPOIgnored run...
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
[03/14 23:09:59   1069] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[03/14 23:09:59   1069] To increase the message display limit, refer to the product command reference manual.
[03/14 23:09:59   1069] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1538.2M)
[03/14 23:09:59   1069] *info: Marking 0 isolation instances dont touch
[03/14 23:09:59   1069] *info: Marking 0 level shifter instances dont touch
[03/14 23:10:01   1071] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:10:01   1071] #spOpts: N=65 mergeVia=F 
[03/14 23:10:01   1071] 
[03/14 23:10:01   1071] Completed downsize cell map
[03/14 23:10:02   1072] Forced downsizing resized 14 out of 35410 instances
[03/14 23:10:02   1072]      #inst not ok to resize: 130
[03/14 23:10:02   1072]      #inst with no smaller cells: 35225
[03/14 23:10:02   1072] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:10:02   1072] optDesignOneStep: Leakage Power Flow
[03/14 23:10:02   1072] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:10:02   1072] Info: 130 clock nets excluded from IPO operation.
[03/14 23:10:02   1072] Begin: Area Reclaim Optimization
[03/14 23:10:03   1073] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:10:03   1073] #spOpts: N=65 mergeVia=F 
[03/14 23:10:04   1074] Reclaim Optimization WNS Slack -69.258  TNS Slack -24411.493 Density 16.12
[03/14 23:10:04   1074] +----------+---------+--------+----------+------------+--------+
[03/14 23:10:04   1074] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/14 23:10:04   1074] +----------+---------+--------+----------+------------+--------+
[03/14 23:10:04   1074] |    16.12%|        -| -69.258|-24411.493|   0:00:00.0| 1621.0M|
[03/14 23:10:06   1076] |    16.12%|        0| -69.258|-24411.494|   0:00:02.0| 1621.0M|
[03/14 23:10:07   1077] |    16.12%|        0| -69.258|-24411.494|   0:00:01.0| 1621.0M|
[03/14 23:10:08   1078] |    16.12%|        0| -69.258|-24411.494|   0:00:01.0| 1621.0M|
[03/14 23:10:08   1078] +----------+---------+--------+----------+------------+--------+
[03/14 23:10:08   1078] Reclaim Optimization End WNS Slack -69.258  TNS Slack -24411.493 Density 16.12
[03/14 23:10:08   1078] 
[03/14 23:10:08   1078] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/14 23:10:08   1078] --------------------------------------------------------------
[03/14 23:10:08   1078] |                                   | Total     | Sequential |
[03/14 23:10:08   1078] --------------------------------------------------------------
[03/14 23:10:08   1078] | Num insts resized                 |       0  |       0    |
[03/14 23:10:08   1078] | Num insts undone                  |       0  |       0    |
[03/14 23:10:08   1078] | Num insts Downsized               |       0  |       0    |
[03/14 23:10:08   1078] | Num insts Samesized               |       0  |       0    |
[03/14 23:10:08   1078] | Num insts Upsized                 |       0  |       0    |
[03/14 23:10:08   1078] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 23:10:08   1078] --------------------------------------------------------------
[03/14 23:10:08   1078] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:10:08   1078] 0 Ndr or Layer constraints added by optimization 
[03/14 23:10:08   1078] **** End NDR-Layer Usage Statistics ****
[03/14 23:10:08   1078] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.5) (real = 0:00:06.0) **
[03/14 23:10:08   1078] Executing incremental physical updates
[03/14 23:10:08   1078] Executing incremental physical updates
[03/14 23:10:08   1078] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1465.45M, totSessionCpu=0:17:58).
[03/14 23:10:08   1078] Leakage Power Opt: re-selecting buf/inv list 
[03/14 23:10:08   1079] Summary for sequential cells idenfication: 
[03/14 23:10:08   1079] Identified SBFF number: 199
[03/14 23:10:08   1079] Identified MBFF number: 0
[03/14 23:10:08   1079] Not identified SBFF number: 0
[03/14 23:10:08   1079] Not identified MBFF number: 0
[03/14 23:10:08   1079] Number of sequential cells which are not FFs: 104
[03/14 23:10:08   1079] 
[03/14 23:10:08   1079] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:10:08   1079] optDesignOneStep: Leakage Power Flow
[03/14 23:10:08   1079] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:10:08   1079] Begin: GigaOpt high fanout net optimization
[03/14 23:10:08   1079] Info: 130 clock nets excluded from IPO operation.
[03/14 23:10:09   1079] Summary for sequential cells idenfication: 
[03/14 23:10:09   1079] Identified SBFF number: 199
[03/14 23:10:09   1079] Identified MBFF number: 0
[03/14 23:10:09   1079] Not identified SBFF number: 0
[03/14 23:10:09   1079] Not identified MBFF number: 0
[03/14 23:10:09   1079] Number of sequential cells which are not FFs: 104
[03/14 23:10:09   1079] 
[03/14 23:10:09   1079] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:10:09   1079] #spOpts: N=65 
[03/14 23:10:14   1084] DEBUG: @coeDRVCandCache::init.
[03/14 23:10:14   1084] +----------+---------+--------+----------+------------+--------+
[03/14 23:10:14   1084] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/14 23:10:14   1084] +----------+---------+--------+----------+------------+--------+
[03/14 23:10:14   1084] |    16.12%|        -| -69.258|-24411.493|   0:00:00.0| 1599.0M|
[03/14 23:10:14   1084] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:10:14   1084] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:10:14   1084] |    16.12%|        -| -69.258|-24411.493|   0:00:00.0| 1599.0M|
[03/14 23:10:14   1084] +----------+---------+--------+----------+------------+--------+
[03/14 23:10:14   1084] 
[03/14 23:10:14   1084] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1599.0M) ***
[03/14 23:10:14   1084] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:10:14   1084] 0 Ndr or Layer constraints added by optimization 
[03/14 23:10:14   1084] **** End NDR-Layer Usage Statistics ****
[03/14 23:10:14   1084] DEBUG: @coeDRVCandCache::cleanup.
[03/14 23:10:14   1084] End: GigaOpt high fanout net optimization
[03/14 23:10:14   1084] Begin: GigaOpt DRV Optimization
[03/14 23:10:14   1084] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/14 23:10:14   1084] Info: 130 clock nets excluded from IPO operation.
[03/14 23:10:14   1084] PhyDesignGrid: maxLocalDensity 3.00
[03/14 23:10:14   1084] #spOpts: N=65 mergeVia=F 
[03/14 23:10:18   1088] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:10:18   1088] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/14 23:10:18   1088] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:10:18   1088] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/14 23:10:18   1088] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:10:18   1088] DEBUG: @coeDRVCandCache::init.
[03/14 23:10:18   1088] Info: violation cost 100298.960938 (cap = 1576.619507, tran = 98704.296875, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[03/14 23:10:18   1088] |  2065   | 21657   |  1902   |   1902  |     0   |     0   |     0   |     0   | -69.26 |          0|          0|          0|  16.12  |            |           |
[03/14 23:10:45   1115] Info: violation cost 38.690121 (cap = 4.883774, tran = 33.806351, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:10:45   1115] |    60   |   845   |    38   |     38  |     0   |     0   |     0   |     0   | -49.50 |        544|          0|       1814|  16.32  |   0:00:27.0|    1643.3M|
[03/14 23:10:46   1116] Info: violation cost 0.911655 (cap = 0.171796, tran = 0.739859, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:10:46   1116] |     3   |     6   |     2   |      2  |     0   |     0   |     0   |     0   | -49.25 |         17|          0|         42|  16.33  |   0:00:01.0|    1643.3M|
[03/14 23:10:46   1116] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:10:46   1116] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:10:46   1116] 0 Ndr or Layer constraints added by optimization 
[03/14 23:10:46   1116] **** End NDR-Layer Usage Statistics ****
[03/14 23:10:46   1116] 
[03/14 23:10:46   1116] *** Finish DRV Fixing (cpu=0:00:28.4 real=0:00:29.0 mem=1643.3M) ***
[03/14 23:10:46   1116] 
[03/14 23:10:46   1116] DEBUG: @coeDRVCandCache::cleanup.
[03/14 23:10:46   1116] End: GigaOpt DRV Optimization
[03/14 23:10:46   1116] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/14 23:10:46   1116] Leakage Power Opt: resetting the buf/inv selection
[03/14 23:10:46   1116] **optDesign ... cpu = 0:01:15, real = 0:01:14, mem = 1492.4M, totSessionCpu=0:18:37 **
[03/14 23:10:46   1116] Leakage Power Opt: re-selecting buf/inv list 
[03/14 23:10:46   1116] Summary for sequential cells idenfication: 
[03/14 23:10:46   1116] Identified SBFF number: 199
[03/14 23:10:46   1116] Identified MBFF number: 0
[03/14 23:10:46   1116] Not identified SBFF number: 0
[03/14 23:10:46   1116] Not identified MBFF number: 0
[03/14 23:10:46   1116] Number of sequential cells which are not FFs: 104
[03/14 23:10:46   1116] 
[03/14 23:10:46   1116] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:10:46   1116] optDesignOneStep: Leakage Power Flow
[03/14 23:10:46   1116] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:10:46   1116] Begin: GigaOpt Global Optimization
[03/14 23:10:46   1116] *info: use new DP (enabled)
[03/14 23:10:46   1116] Info: 130 clock nets excluded from IPO operation.
[03/14 23:10:46   1116] PhyDesignGrid: maxLocalDensity 1.20
[03/14 23:10:46   1116] #spOpts: N=65 mergeVia=F 
[03/14 23:10:46   1116] Summary for sequential cells idenfication: 
[03/14 23:10:46   1116] Identified SBFF number: 199
[03/14 23:10:46   1116] Identified MBFF number: 0
[03/14 23:10:46   1116] Not identified SBFF number: 0
[03/14 23:10:46   1116] Not identified MBFF number: 0
[03/14 23:10:46   1116] Number of sequential cells which are not FFs: 104
[03/14 23:10:46   1116] 
[03/14 23:10:49   1120] *info: 130 clock nets excluded
[03/14 23:10:49   1120] *info: 2 special nets excluded.
[03/14 23:10:49   1120] *info: 1511 no-driver nets excluded.
[03/14 23:10:55   1126] ** GigaOpt Global Opt WNS Slack -49.253  TNS Slack -13829.511 
[03/14 23:10:56   1126] +--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:10:56   1126] |  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:10:56   1126] +--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:10:56   1126] | -49.253|-13829.511|    16.33%|   0:00:01.0| 1630.0M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:11:38   1168] | -48.412|-12515.316|    16.57%|   0:00:42.0| 1786.8M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/14 23:11:59   1189] | -44.877|-11626.402|    16.69%|   0:00:21.0| 1770.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/14 23:12:03   1194] | -44.877|-11626.402|    16.69%|   0:00:04.0| 1770.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/14 23:13:45   1295] | -36.630| -9546.065|    17.25%|   0:01:42.0| 1770.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:14:22   1332] | -36.361| -9523.394|    17.41%|   0:00:37.0| 1764.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
[03/14 23:14:38   1348] | -35.825| -9353.417|    17.47%|   0:00:16.0| 1783.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:14:42   1352] | -35.825| -9353.417|    17.47%|   0:00:04.0| 1783.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:15:25   1395] | -34.314| -8915.900|    17.71%|   0:00:43.0| 1783.9M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:15:55   1425] | -34.477| -8928.821|    17.76%|   0:00:30.0| 1822.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:16:08   1438] | -34.052| -8873.392|    17.79%|   0:00:13.0| 1784.0M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:16:12   1442] | -34.052| -8873.392|    17.79%|   0:00:04.0| 1784.0M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:16:35   1465] | -32.995| -8704.415|    17.93%|   0:00:23.0| 1784.0M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:16:57   1487] | -33.023| -8727.482|    17.94%|   0:00:22.0| 1841.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:17:08   1497] | -32.903| -8664.007|    17.97%|   0:00:11.0| 1841.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:17:12   1501] | -32.903| -8664.007|    17.97%|   0:00:04.0| 1841.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:17:27   1516] | -33.061| -8646.472|    18.03%|   0:00:15.0| 1841.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:17:40   1529] | -33.061| -8630.944|    18.03%|   0:00:13.0| 1841.2M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:17:40   1529] +--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:17:40   1529] 
[03/14 23:17:40   1529] *** Finish pre-CTS Global Setup Fixing (cpu=0:06:44 real=0:06:45 mem=1841.2M) ***
[03/14 23:17:40   1529] 
[03/14 23:17:40   1529] *** Finish pre-CTS Setup Fixing (cpu=0:06:44 real=0:06:45 mem=1841.2M) ***
[03/14 23:17:40   1529] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:17:40   1529] Layer 7 has 10 constrained nets 
[03/14 23:17:40   1529] **** End NDR-Layer Usage Statistics ****
[03/14 23:17:40   1529] ** GigaOpt Global Opt End WNS Slack -33.061  TNS Slack -8630.944 
[03/14 23:17:40   1529] End: GigaOpt Global Optimization
[03/14 23:17:40   1529] Leakage Power Opt: resetting the buf/inv selection
[03/14 23:17:40   1530] 
[03/14 23:17:40   1530] Active setup views:
[03/14 23:17:40   1530]  WC_VIEW
[03/14 23:17:40   1530]   Dominating endpoints: 0
[03/14 23:17:40   1530]   Dominating TNS: -0.000
[03/14 23:17:40   1530] 
[03/14 23:17:40   1530] *** Timing NOT met, worst failing slack is -33.061
[03/14 23:17:40   1530] *** Check timing (0:00:00.1)
[03/14 23:17:40   1530] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:17:40   1530] optDesignOneStep: Leakage Power Flow
[03/14 23:17:40   1530] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:17:40   1530] Info: 130 clock nets excluded from IPO operation.
[03/14 23:17:40   1530] Begin: Area Reclaim Optimization
[03/14 23:17:41   1531] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:17:41   1531] #spOpts: N=65 mergeVia=F 
[03/14 23:17:42   1532] Reclaim Optimization WNS Slack -33.061  TNS Slack -8630.944 Density 18.03
[03/14 23:17:42   1532] +----------+---------+--------+---------+------------+--------+
[03/14 23:17:42   1532] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/14 23:17:42   1532] +----------+---------+--------+---------+------------+--------+
[03/14 23:17:42   1532] |    18.03%|        -| -33.061|-8630.944|   0:00:00.0| 1711.3M|
[03/14 23:17:48   1538] |    18.03%|       15| -33.057|-8630.848|   0:00:06.0| 1713.0M|
[03/14 23:17:49   1538] |    18.03%|        6| -33.056|-8630.852|   0:00:01.0| 1732.1M|
[03/14 23:17:52   1542] |    18.01%|      115| -33.056|-8630.957|   0:00:03.0| 1732.1M|
[03/14 23:18:14   1563] |    17.72%|     3917| -32.956|-8637.191|   0:00:22.0| 1732.1M|
[03/14 23:18:15   1564] |    17.71%|       85| -32.956|-8637.065|   0:00:01.0| 1732.1M|
[03/14 23:18:15   1565] |    17.71%|        5| -32.956|-8637.066|   0:00:00.0| 1732.1M|
[03/14 23:18:15   1565] |    17.71%|        0| -32.956|-8637.066|   0:00:00.0| 1732.1M|
[03/14 23:18:15   1565] +----------+---------+--------+---------+------------+--------+
[03/14 23:18:15   1565] Reclaim Optimization End WNS Slack -32.956  TNS Slack -8637.066 Density 17.71
[03/14 23:18:15   1565] 
[03/14 23:18:15   1565] ** Summary: Restruct = 15 Buffer Deletion = 21 Declone = 109 Resize = 3410 **
[03/14 23:18:15   1565] --------------------------------------------------------------
[03/14 23:18:15   1565] |                                   | Total     | Sequential |
[03/14 23:18:15   1565] --------------------------------------------------------------
[03/14 23:18:15   1565] | Num insts resized                 |    3333  |       0    |
[03/14 23:18:15   1565] | Num insts undone                  |     595  |       0    |
[03/14 23:18:15   1565] | Num insts Downsized               |    3333  |       0    |
[03/14 23:18:15   1565] | Num insts Samesized               |       0  |       0    |
[03/14 23:18:15   1565] | Num insts Upsized                 |       0  |       0    |
[03/14 23:18:15   1565] | Num multiple commits+uncommits    |      81  |       -    |
[03/14 23:18:15   1565] --------------------------------------------------------------
[03/14 23:18:15   1565] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:18:15   1565] Layer 7 has 4 constrained nets 
[03/14 23:18:15   1565] **** End NDR-Layer Usage Statistics ****
[03/14 23:18:15   1565] ** Finished Core Area Reclaim Optimization (cpu = 0:00:34.9) (real = 0:00:35.0) **
[03/14 23:18:15   1565] Executing incremental physical updates
[03/14 23:18:15   1565] Executing incremental physical updates
[03/14 23:18:15   1565] *** Finished Area Reclaim Optimization (cpu=0:00:35, real=0:00:35, mem=1564.24M, totSessionCpu=0:26:05).
[03/14 23:18:16   1566] setup target slack: 0.1
[03/14 23:18:16   1566] extra slack: 0.1
[03/14 23:18:16   1566] std delay: 0.0142
[03/14 23:18:16   1566] real setup target slack: 0.0142
[03/14 23:18:16   1566] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:18:16   1566] #spOpts: N=65 
[03/14 23:18:16   1566] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 23:18:16   1566] [NR-eagl] Started earlyGlobalRoute kernel
[03/14 23:18:16   1566] [NR-eagl] Initial Peak syMemory usage = 1564.2 MB
[03/14 23:18:16   1566] (I)       Reading DB...
[03/14 23:18:17   1566] (I)       congestionReportName   : 
[03/14 23:18:17   1566] (I)       buildTerm2TermWires    : 0
[03/14 23:18:17   1566] (I)       doTrackAssignment      : 1
[03/14 23:18:17   1566] (I)       dumpBookshelfFiles     : 0
[03/14 23:18:17   1566] (I)       numThreads             : 1
[03/14 23:18:17   1566] [NR-eagl] honorMsvRouteConstraint: false
[03/14 23:18:17   1566] (I)       honorPin               : false
[03/14 23:18:17   1566] (I)       honorPinGuide          : true
[03/14 23:18:17   1566] (I)       honorPartition         : false
[03/14 23:18:17   1566] (I)       allowPartitionCrossover: false
[03/14 23:18:17   1566] (I)       honorSingleEntry       : true
[03/14 23:18:17   1566] (I)       honorSingleEntryStrong : true
[03/14 23:18:17   1566] (I)       handleViaSpacingRule   : false
[03/14 23:18:17   1566] (I)       PDConstraint           : none
[03/14 23:18:17   1566] (I)       expBetterNDRHandling   : false
[03/14 23:18:17   1566] [NR-eagl] honorClockSpecNDR      : 0
[03/14 23:18:17   1566] (I)       routingEffortLevel     : 3
[03/14 23:18:17   1566] [NR-eagl] minRouteLayer          : 2
[03/14 23:18:17   1566] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 23:18:17   1566] (I)       numRowsPerGCell        : 1
[03/14 23:18:17   1566] (I)       speedUpLargeDesign     : 0
[03/14 23:18:17   1566] (I)       speedUpBlkViolationClean: 0
[03/14 23:18:17   1566] (I)       multiThreadingTA       : 0
[03/14 23:18:17   1566] (I)       blockedPinEscape       : 1
[03/14 23:18:17   1566] (I)       blkAwareLayerSwitching : 0
[03/14 23:18:17   1566] (I)       betterClockWireModeling: 1
[03/14 23:18:17   1566] (I)       punchThroughDistance   : 500.00
[03/14 23:18:17   1566] (I)       scenicBound            : 1.15
[03/14 23:18:17   1566] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 23:18:17   1566] (I)       source-to-sink ratio   : 0.00
[03/14 23:18:17   1566] (I)       targetCongestionRatioH : 1.00
[03/14 23:18:17   1566] (I)       targetCongestionRatioV : 1.00
[03/14 23:18:17   1566] (I)       layerCongestionRatio   : 0.70
[03/14 23:18:17   1566] (I)       m1CongestionRatio      : 0.10
[03/14 23:18:17   1566] (I)       m2m3CongestionRatio    : 0.70
[03/14 23:18:17   1566] (I)       localRouteEffort       : 1.00
[03/14 23:18:17   1566] (I)       numSitesBlockedByOneVia: 8.00
[03/14 23:18:17   1566] (I)       supplyScaleFactorH     : 1.00
[03/14 23:18:17   1566] (I)       supplyScaleFactorV     : 1.00
[03/14 23:18:17   1566] (I)       highlight3DOverflowFactor: 0.00
[03/14 23:18:17   1566] (I)       doubleCutViaModelingRatio: 0.00
[03/14 23:18:17   1566] (I)       blockTrack             : 
[03/14 23:18:17   1566] (I)       readTROption           : true
[03/14 23:18:17   1566] (I)       extraSpacingBothSide   : false
[03/14 23:18:17   1566] [NR-eagl] numTracksPerClockWire  : 0
[03/14 23:18:17   1566] (I)       routeSelectedNetsOnly  : false
[03/14 23:18:17   1566] (I)       before initializing RouteDB syMemory usage = 1596.5 MB
[03/14 23:18:17   1566] (I)       starting read tracks
[03/14 23:18:17   1566] (I)       build grid graph
[03/14 23:18:17   1566] (I)       build grid graph start
[03/14 23:18:17   1566] [NR-eagl] Layer1 has no routable track
[03/14 23:18:17   1566] [NR-eagl] Layer2 has single uniform track structure
[03/14 23:18:17   1566] [NR-eagl] Layer3 has single uniform track structure
[03/14 23:18:17   1566] [NR-eagl] Layer4 has single uniform track structure
[03/14 23:18:17   1566] [NR-eagl] Layer5 has single uniform track structure
[03/14 23:18:17   1566] [NR-eagl] Layer6 has single uniform track structure
[03/14 23:18:17   1566] [NR-eagl] Layer7 has single uniform track structure
[03/14 23:18:17   1566] [NR-eagl] Layer8 has single uniform track structure
[03/14 23:18:17   1566] (I)       build grid graph end
[03/14 23:18:17   1566] (I)       Layer1   numNetMinLayer=43946
[03/14 23:18:17   1566] (I)       Layer2   numNetMinLayer=0
[03/14 23:18:17   1566] (I)       Layer3   numNetMinLayer=0
[03/14 23:18:17   1566] (I)       Layer4   numNetMinLayer=0
[03/14 23:18:17   1566] (I)       Layer5   numNetMinLayer=0
[03/14 23:18:17   1566] (I)       Layer6   numNetMinLayer=0
[03/14 23:18:17   1566] (I)       Layer7   numNetMinLayer=4
[03/14 23:18:17   1566] (I)       Layer8   numNetMinLayer=0
[03/14 23:18:17   1566] (I)       numViaLayers=7
[03/14 23:18:17   1566] (I)       end build via table
[03/14 23:18:17   1566] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 23:18:17   1566] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/14 23:18:17   1566] (I)       readDataFromPlaceDB
[03/14 23:18:17   1566] (I)       Read net information..
[03/14 23:18:17   1566] [NR-eagl] Read numTotalNets=43950  numIgnoredNets=9
[03/14 23:18:17   1566] (I)       Read testcase time = 0.020 seconds
[03/14 23:18:17   1566] 
[03/14 23:18:17   1566] (I)       totalPins=154684  totalGlobalPin=149705 (96.78%)
[03/14 23:18:17   1566] (I)       Model blockage into capacity
[03/14 23:18:17   1566] (I)       Read numBlocks=4397  numPreroutedWires=0  numCapScreens=0
[03/14 23:18:17   1566] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 23:18:17   1566] (I)       blocked area on Layer2 : 716929599200  (15.97%)
[03/14 23:18:17   1566] (I)       blocked area on Layer3 : 625440673600  (13.93%)
[03/14 23:18:17   1566] (I)       blocked area on Layer4 : 622458955200  (13.86%)
[03/14 23:18:17   1566] (I)       blocked area on Layer5 : 2418928000  (0.05%)
[03/14 23:18:17   1566] (I)       blocked area on Layer6 : 2240299200  (0.05%)
[03/14 23:18:17   1566] (I)       blocked area on Layer7 : 328186800000  (7.31%)
[03/14 23:18:17   1566] (I)       blocked area on Layer8 : 0  (0.00%)
[03/14 23:18:17   1566] (I)       Modeling time = 0.180 seconds
[03/14 23:18:17   1566] 
[03/14 23:18:17   1566] (I)       Number of ignored nets = 9
[03/14 23:18:17   1566] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:18:17   1566] (I)       Number of clock nets = 130.  Ignored: No
[03/14 23:18:17   1566] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:18:17   1566] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:18:17   1566] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:18:17   1566] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:18:17   1566] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:18:17   1566] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:18:17   1566] (I)       Number of two pin nets which has pins at the same location = 9.  Ignored: Yes
[03/14 23:18:17   1566] [NR-eagl] There are 130 clock nets ( 0 with NDR ).
[03/14 23:18:17   1566] (I)       Before initializing earlyGlobalRoute syMemory usage = 1603.5 MB
[03/14 23:18:17   1566] (I)       Layer1  viaCost=300.00
[03/14 23:18:17   1566] (I)       Layer2  viaCost=100.00
[03/14 23:18:17   1566] (I)       Layer3  viaCost=100.00
[03/14 23:18:17   1566] (I)       Layer4  viaCost=100.00
[03/14 23:18:17   1566] (I)       Layer5  viaCost=100.00
[03/14 23:18:17   1566] (I)       Layer6  viaCost=200.00
[03/14 23:18:17   1566] (I)       Layer7  viaCost=100.00
[03/14 23:18:17   1566] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:18:17   1566] (I)       routing area        :  (0, 0) - (1840000, 2440000)
[03/14 23:18:17   1566] (I)       core area           :  (20000, 20000) - (1820000, 2420000)
[03/14 23:18:17   1566] (I)       Site Width          :   400  (dbu)
[03/14 23:18:17   1566] (I)       Row Height          :  3600  (dbu)
[03/14 23:18:17   1566] (I)       GCell Width         :  3600  (dbu)
[03/14 23:18:17   1566] (I)       GCell Height        :  3600  (dbu)
[03/14 23:18:17   1566] (I)       grid                :   511   678     8
[03/14 23:18:17   1566] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:18:17   1566] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:18:17   1566] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:18:17   1566] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:18:17   1566] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:18:17   1566] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/14 23:18:17   1566] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:18:17   1566] (I)       Total num of tracks :     0  4600  6099  4600  6099  4600  1525  1150
[03/14 23:18:17   1566] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:18:17   1566] (I)       --------------------------------------------------------
[03/14 23:18:17   1566] 
[03/14 23:18:17   1566] [NR-eagl] ============ Routing rule table ============
[03/14 23:18:17   1566] [NR-eagl] Rule id 0. Nets 43941 
[03/14 23:18:17   1566] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 23:18:17   1566] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:18:17   1566] [NR-eagl] ========================================
[03/14 23:18:17   1566] [NR-eagl] 
[03/14 23:18:17   1566] (I)       After initializing earlyGlobalRoute syMemory usage = 1620.1 MB
[03/14 23:18:17   1566] (I)       Loading and dumping file time : 0.61 seconds
[03/14 23:18:17   1566] (I)       ============= Initialization =============
[03/14 23:18:17   1567] (I)       total 2D Cap : 15767376 = (6532309 H, 9235067 V)
[03/14 23:18:17   1567] [NR-eagl] Layer group 2: route 43941 net(s) in layer range [2, 8]
[03/14 23:18:17   1567] (I)       ============  Phase 1a Route ============
[03/14 23:18:17   1567] (I)       Phase 1a runs 0.18 seconds
[03/14 23:18:17   1567] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[03/14 23:18:17   1567] (I)       Usage: 737612 = (341756 H, 395856 V) = (5.23% H, 4.29% V) = (6.152e+05um H, 7.125e+05um V)
[03/14 23:18:17   1567] (I)       
[03/14 23:18:17   1567] (I)       ============  Phase 1b Route ============
[03/14 23:18:18   1567] (I)       Phase 1b runs 0.05 seconds
[03/14 23:18:18   1567] (I)       Usage: 737615 = (341757 H, 395858 V) = (5.23% H, 4.29% V) = (6.152e+05um H, 7.125e+05um V)
[03/14 23:18:18   1567] (I)       
[03/14 23:18:18   1567] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.327707e+06um
[03/14 23:18:18   1567] (I)       ============  Phase 1c Route ============
[03/14 23:18:18   1567] (I)       Level2 Grid: 103 x 136
[03/14 23:18:18   1567] (I)       Phase 1c runs 0.05 seconds
[03/14 23:18:18   1567] (I)       Usage: 737615 = (341757 H, 395858 V) = (5.23% H, 4.29% V) = (6.152e+05um H, 7.125e+05um V)
[03/14 23:18:18   1567] (I)       
[03/14 23:18:18   1567] (I)       ============  Phase 1d Route ============
[03/14 23:18:18   1567] (I)       Usage: 737615 = (341757 H, 395858 V) = (5.23% H, 4.29% V) = (6.152e+05um H, 7.125e+05um V)
[03/14 23:18:18   1567] (I)       
[03/14 23:18:18   1567] (I)       ============  Phase 1e Route ============
[03/14 23:18:18   1567] (I)       Phase 1e runs 0.02 seconds
[03/14 23:18:18   1567] (I)       Usage: 737615 = (341757 H, 395858 V) = (5.23% H, 4.29% V) = (6.152e+05um H, 7.125e+05um V)
[03/14 23:18:18   1567] (I)       
[03/14 23:18:18   1567] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.327707e+06um
[03/14 23:18:18   1567] [NR-eagl] 
[03/14 23:18:18   1567] (I)       ============  Phase 1l Route ============
[03/14 23:18:18   1567] (I)       dpBasedLA: time=0.24  totalOF=3779  totalVia=303978  totalWL=737606  total(Via+WL)=1041584 
[03/14 23:18:18   1567] (I)       Total Global Routing Runtime: 0.86 seconds
[03/14 23:18:18   1567] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:18:18   1567] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 23:18:18   1567] (I)       
[03/14 23:18:18   1567] [NR-eagl] End Peak syMemory usage = 1620.1 MB
[03/14 23:18:18   1567] [NR-eagl] Early Global Router Kernel+IO runtime : 1.57 seconds
[03/14 23:18:18   1567] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 23:18:18   1567] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/14 23:18:18   1567] 
[03/14 23:18:18   1567] ** np local hotspot detection info verbose **
[03/14 23:18:18   1567] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/14 23:18:18   1567] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/14 23:18:18   1567] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/14 23:18:18   1567] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/14 23:18:18   1567] 
[03/14 23:18:18   1568] #spOpts: N=65 
[03/14 23:18:18   1568] Apply auto density screen in post-place stage.
[03/14 23:18:18   1568] Auto density screen increases utilization from 0.177 to 0.177
[03/14 23:18:18   1568] Auto density screen runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1620.1M
[03/14 23:18:18   1568] *** Starting refinePlace (0:26:08 mem=1620.1M) ***
[03/14 23:18:18   1568] Total net bbox length = 1.243e+06 (5.760e+05 6.674e+05) (ext = 1.823e+05)
[03/14 23:18:19   1568] default core: bins with density >  0.75 = 7.01 % ( 235 / 3350 )
[03/14 23:18:19   1568] Density distribution unevenness ratio = 53.895%
[03/14 23:18:19   1568] RPlace IncrNP: Rollback Lev = -5
[03/14 23:18:19   1568] RPlace: Density =1.066667, incremental np is triggered.
[03/14 23:18:19   1568] incr SKP is on..., with optDC mode
[03/14 23:18:19   1568] tdgpInitIgnoreNetLoadFix on 
[03/14 23:18:24   1573] Congestion driven padding in post-place stage.
[03/14 23:18:25   1574] Congestion driven padding increases utilization from 0.228 to 0.228
[03/14 23:18:25   1574] Congestion driven padding runtime: cpu = 0:00:01.0 real = 0:00:01.0 mem = 1700.5M
[03/14 23:20:00   1669] default core: bins with density >  0.75 = 4.27 % ( 143 / 3350 )
[03/14 23:20:00   1669] Density distribution unevenness ratio = 51.490%
[03/14 23:20:00   1669] RPlace postIncrNP: Density = 1.066667 -> 0.904444.
[03/14 23:20:00   1669] RPlace postIncrNP Info: Density distribution changes:
[03/14 23:20:00   1669] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/14 23:20:00   1669] [1.05 - 1.10] :	 1 (0.03%) -> 0 (0.00%)
[03/14 23:20:00   1669] [1.00 - 1.05] :	 1 (0.03%) -> 0 (0.00%)
[03/14 23:20:00   1669] [0.95 - 1.00] :	 11 (0.33%) -> 0 (0.00%)
[03/14 23:20:00   1669] [0.90 - 0.95] :	 29 (0.87%) -> 1 (0.03%)
[03/14 23:20:00   1669] [0.85 - 0.90] :	 46 (1.37%) -> 9 (0.27%)
[03/14 23:20:00   1669] [0.80 - 0.85] :	 66 (1.97%) -> 53 (1.58%)
[03/14 23:20:00   1669] [CPU] RefinePlace/IncrNP (cpu=0:01:41, real=0:01:42, mem=1947.6MB) @(0:26:08 - 0:27:49).
[03/14 23:20:00   1669] Move report: incrNP moves 37931 insts, mean move: 5.18 um, max move: 116.40 um
[03/14 23:20:00   1669] 	Max move on inst (core_instance/sfp_instance/FE_OFC6280_sum_this_core_17_): (483.80, 371.80) --> (437.60, 301.60)
[03/14 23:20:00   1669] Move report: Timing Driven Placement moves 37931 insts, mean move: 5.18 um, max move: 116.40 um
[03/14 23:20:00   1669] 	Max move on inst (core_instance/sfp_instance/FE_OFC6280_sum_this_core_17_): (483.80, 371.80) --> (437.60, 301.60)
[03/14 23:20:00   1669] 	Runtime: CPU: 0:01:41 REAL: 0:01:42 MEM: 1947.6MB
[03/14 23:20:00   1669] Starting refinePlace ...
[03/14 23:20:01   1669] default core: bins with density >  0.75 = 4.24 % ( 142 / 3350 )
[03/14 23:20:01   1669] Density distribution unevenness ratio = 51.200%
[03/14 23:20:02   1670]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:20:02   1670] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:02.0, mem=1947.6MB) @(0:27:49 - 0:27:51).
[03/14 23:20:02   1670] Move report: preRPlace moves 3018 insts, mean move: 0.51 um, max move: 5.40 um
[03/14 23:20:02   1670] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1885): (167.40, 791.20) --> (169.20, 787.60)
[03/14 23:20:02   1670] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/14 23:20:02   1670] wireLenOptFixPriorityInst 0 inst fixed
[03/14 23:20:02   1670] Placement tweakage begins.
[03/14 23:20:02   1670] wire length = 1.411e+06
[03/14 23:20:06   1674] wire length = 1.362e+06
[03/14 23:20:06   1674] Placement tweakage ends.
[03/14 23:20:06   1674] Move report: tweak moves 4910 insts, mean move: 2.57 um, max move: 41.40 um
[03/14 23:20:06   1674] 	Max move on inst (core_instance/mac_array_instance/FE_OFC6586_q_temp_678_): (479.60, 573.40) --> (521.00, 573.40)
[03/14 23:20:06   1674] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.8, real=0:00:04.0, mem=1947.6MB) @(0:27:51 - 0:27:55).
[03/14 23:20:06   1674] Move report: legalization moves 20 insts, mean move: 0.50 um, max move: 2.00 um
[03/14 23:20:06   1674] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_69_): (276.40, 587.80) --> (276.60, 586.00)
[03/14 23:20:06   1674] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1947.6MB) @(0:27:55 - 0:27:55).
[03/14 23:20:06   1674] Move report: Detail placement moves 7409 insts, mean move: 1.88 um, max move: 41.40 um
[03/14 23:20:06   1674] 	Max move on inst (core_instance/mac_array_instance/FE_OFC6586_q_temp_678_): (479.60, 573.40) --> (521.00, 573.40)
[03/14 23:20:06   1674] 	Runtime: CPU: 0:00:05.6 REAL: 0:00:06.0 MEM: 1947.6MB
[03/14 23:20:06   1674] Statistics of distance of Instance movement in refine placement:
[03/14 23:20:06   1674]   maximum (X+Y) =       116.40 um
[03/14 23:20:06   1674]   inst (core_instance/sfp_instance/FE_OFC6280_sum_this_core_17_) with max move: (483.8, 371.8) -> (437.6, 301.6)
[03/14 23:20:06   1674]   mean    (X+Y) =         5.25 um
[03/14 23:20:06   1674] Total instances flipped for WireLenOpt: 2547
[03/14 23:20:06   1674] Total instances flipped, including legalization: 101
[03/14 23:20:06   1674] Summary Report:
[03/14 23:20:06   1674] Instances move: 37940 (out of 38248 movable)
[03/14 23:20:06   1674] Mean displacement: 5.25 um
[03/14 23:20:06   1674] Max displacement: 116.40 um (Instance: core_instance/sfp_instance/FE_OFC6280_sum_this_core_17_) (483.8, 371.8) -> (437.6, 301.6)
[03/14 23:20:06   1674] 	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
[03/14 23:20:06   1674] Total instances moved : 37940
[03/14 23:20:06   1674] Total net bbox length = 1.246e+06 (5.685e+05 6.771e+05) (ext = 1.813e+05)
[03/14 23:20:06   1674] Runtime: CPU: 0:01:47 REAL: 0:01:48 MEM: 1947.6MB
[03/14 23:20:06   1674] [CPU] RefinePlace/total (cpu=0:01:47, real=0:01:48, mem=1947.6MB) @(0:26:08 - 0:27:55).
[03/14 23:20:06   1674] *** Finished refinePlace (0:27:55 mem=1947.6M) ***
[03/14 23:20:06   1675] #spOpts: N=65 
[03/14 23:20:06   1675] default core: bins with density >  0.75 = 18.4 % ( 615 / 3350 )
[03/14 23:20:06   1675] Density distribution unevenness ratio = 59.830%
[03/14 23:20:06   1675] Trial Route Overflow 0(H) 0(V)
[03/14 23:20:06   1675] Starting congestion repair ...
[03/14 23:20:06   1675] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/14 23:20:06   1675] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 23:20:06   1675] (I)       Reading DB...
[03/14 23:20:07   1675] (I)       congestionReportName   : 
[03/14 23:20:07   1675] (I)       buildTerm2TermWires    : 1
[03/14 23:20:07   1675] (I)       doTrackAssignment      : 1
[03/14 23:20:07   1675] (I)       dumpBookshelfFiles     : 0
[03/14 23:20:07   1675] (I)       numThreads             : 1
[03/14 23:20:07   1675] [NR-eagl] honorMsvRouteConstraint: false
[03/14 23:20:07   1675] (I)       honorPin               : false
[03/14 23:20:07   1675] (I)       honorPinGuide          : true
[03/14 23:20:07   1675] (I)       honorPartition         : false
[03/14 23:20:07   1675] (I)       allowPartitionCrossover: false
[03/14 23:20:07   1675] (I)       honorSingleEntry       : true
[03/14 23:20:07   1675] (I)       honorSingleEntryStrong : true
[03/14 23:20:07   1675] (I)       handleViaSpacingRule   : false
[03/14 23:20:07   1675] (I)       PDConstraint           : none
[03/14 23:20:07   1675] (I)       expBetterNDRHandling   : false
[03/14 23:20:07   1675] [NR-eagl] honorClockSpecNDR      : 0
[03/14 23:20:07   1675] (I)       routingEffortLevel     : 3
[03/14 23:20:07   1675] [NR-eagl] minRouteLayer          : 2
[03/14 23:20:07   1675] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 23:20:07   1675] (I)       numRowsPerGCell        : 1
[03/14 23:20:07   1675] (I)       speedUpLargeDesign     : 0
[03/14 23:20:07   1675] (I)       speedUpBlkViolationClean: 0
[03/14 23:20:07   1675] (I)       multiThreadingTA       : 0
[03/14 23:20:07   1675] (I)       blockedPinEscape       : 1
[03/14 23:20:07   1675] (I)       blkAwareLayerSwitching : 0
[03/14 23:20:07   1675] (I)       betterClockWireModeling: 1
[03/14 23:20:07   1675] (I)       punchThroughDistance   : 500.00
[03/14 23:20:07   1675] (I)       scenicBound            : 1.15
[03/14 23:20:07   1675] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 23:20:07   1675] (I)       source-to-sink ratio   : 0.00
[03/14 23:20:07   1675] (I)       targetCongestionRatioH : 1.00
[03/14 23:20:07   1675] (I)       targetCongestionRatioV : 1.00
[03/14 23:20:07   1675] (I)       layerCongestionRatio   : 0.70
[03/14 23:20:07   1675] (I)       m1CongestionRatio      : 0.10
[03/14 23:20:07   1675] (I)       m2m3CongestionRatio    : 0.70
[03/14 23:20:07   1675] (I)       localRouteEffort       : 1.00
[03/14 23:20:07   1675] (I)       numSitesBlockedByOneVia: 8.00
[03/14 23:20:07   1675] (I)       supplyScaleFactorH     : 1.00
[03/14 23:20:07   1675] (I)       supplyScaleFactorV     : 1.00
[03/14 23:20:07   1675] (I)       highlight3DOverflowFactor: 0.00
[03/14 23:20:07   1675] (I)       doubleCutViaModelingRatio: 0.00
[03/14 23:20:07   1675] (I)       blockTrack             : 
[03/14 23:20:07   1675] (I)       readTROption           : true
[03/14 23:20:07   1675] (I)       extraSpacingBothSide   : false
[03/14 23:20:07   1675] [NR-eagl] numTracksPerClockWire  : 0
[03/14 23:20:07   1675] (I)       routeSelectedNetsOnly  : false
[03/14 23:20:07   1675] (I)       before initializing RouteDB syMemory usage = 1947.6 MB
[03/14 23:20:07   1675] (I)       starting read tracks
[03/14 23:20:07   1675] (I)       build grid graph
[03/14 23:20:07   1675] (I)       build grid graph start
[03/14 23:20:07   1675] [NR-eagl] Layer1 has no routable track
[03/14 23:20:07   1675] [NR-eagl] Layer2 has single uniform track structure
[03/14 23:20:07   1675] [NR-eagl] Layer3 has single uniform track structure
[03/14 23:20:07   1675] [NR-eagl] Layer4 has single uniform track structure
[03/14 23:20:07   1675] [NR-eagl] Layer5 has single uniform track structure
[03/14 23:20:07   1675] [NR-eagl] Layer6 has single uniform track structure
[03/14 23:20:07   1675] [NR-eagl] Layer7 has single uniform track structure
[03/14 23:20:07   1675] [NR-eagl] Layer8 has single uniform track structure
[03/14 23:20:07   1675] (I)       build grid graph end
[03/14 23:20:07   1675] (I)       Layer1   numNetMinLayer=43946
[03/14 23:20:07   1675] (I)       Layer2   numNetMinLayer=0
[03/14 23:20:07   1675] (I)       Layer3   numNetMinLayer=0
[03/14 23:20:07   1675] (I)       Layer4   numNetMinLayer=0
[03/14 23:20:07   1675] (I)       Layer5   numNetMinLayer=0
[03/14 23:20:07   1675] (I)       Layer6   numNetMinLayer=0
[03/14 23:20:07   1675] (I)       Layer7   numNetMinLayer=4
[03/14 23:20:07   1675] (I)       Layer8   numNetMinLayer=0
[03/14 23:20:07   1675] (I)       numViaLayers=7
[03/14 23:20:07   1675] (I)       end build via table
[03/14 23:20:07   1675] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 23:20:07   1675] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/14 23:20:07   1675] (I)       readDataFromPlaceDB
[03/14 23:20:07   1675] (I)       Read net information..
[03/14 23:20:07   1675] [NR-eagl] Read numTotalNets=43950  numIgnoredNets=0
[03/14 23:20:07   1675] (I)       Read testcase time = 0.010 seconds
[03/14 23:20:07   1675] 
[03/14 23:20:07   1675] (I)       totalPins=154702  totalGlobalPin=152404 (98.51%)
[03/14 23:20:07   1675] (I)       Model blockage into capacity
[03/14 23:20:07   1675] (I)       Read numBlocks=4397  numPreroutedWires=0  numCapScreens=0
[03/14 23:20:07   1675] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 23:20:07   1675] (I)       blocked area on Layer2 : 716929599200  (15.97%)
[03/14 23:20:07   1675] (I)       blocked area on Layer3 : 625440673600  (13.93%)
[03/14 23:20:07   1675] (I)       blocked area on Layer4 : 622458955200  (13.86%)
[03/14 23:20:07   1675] (I)       blocked area on Layer5 : 2418928000  (0.05%)
[03/14 23:20:07   1675] (I)       blocked area on Layer6 : 2240299200  (0.05%)
[03/14 23:20:07   1675] (I)       blocked area on Layer7 : 328186800000  (7.31%)
[03/14 23:20:07   1675] (I)       blocked area on Layer8 : 0  (0.00%)
[03/14 23:20:07   1675] (I)       Modeling time = 0.170 seconds
[03/14 23:20:07   1675] 
[03/14 23:20:07   1675] (I)       Number of ignored nets = 0
[03/14 23:20:07   1675] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:20:07   1675] (I)       Number of clock nets = 130.  Ignored: No
[03/14 23:20:07   1675] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:20:07   1675] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:20:07   1675] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:20:07   1675] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:20:07   1675] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:20:07   1675] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:20:07   1675] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:20:07   1675] [NR-eagl] There are 130 clock nets ( 0 with NDR ).
[03/14 23:20:07   1675] (I)       Before initializing earlyGlobalRoute syMemory usage = 1947.6 MB
[03/14 23:20:07   1675] (I)       Layer1  viaCost=300.00
[03/14 23:20:07   1675] (I)       Layer2  viaCost=100.00
[03/14 23:20:07   1675] (I)       Layer3  viaCost=100.00
[03/14 23:20:07   1675] (I)       Layer4  viaCost=100.00
[03/14 23:20:07   1675] (I)       Layer5  viaCost=100.00
[03/14 23:20:07   1675] (I)       Layer6  viaCost=200.00
[03/14 23:20:07   1675] (I)       Layer7  viaCost=100.00
[03/14 23:20:07   1675] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:20:07   1675] (I)       routing area        :  (0, 0) - (1840000, 2440000)
[03/14 23:20:07   1675] (I)       core area           :  (20000, 20000) - (1820000, 2420000)
[03/14 23:20:07   1675] (I)       Site Width          :   400  (dbu)
[03/14 23:20:07   1675] (I)       Row Height          :  3600  (dbu)
[03/14 23:20:07   1675] (I)       GCell Width         :  3600  (dbu)
[03/14 23:20:07   1675] (I)       GCell Height        :  3600  (dbu)
[03/14 23:20:07   1675] (I)       grid                :   511   678     8
[03/14 23:20:07   1675] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:20:07   1675] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:20:07   1675] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:20:07   1675] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:20:07   1675] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:20:07   1675] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/14 23:20:07   1675] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:20:07   1675] (I)       Total num of tracks :     0  4600  6099  4600  6099  4600  1525  1150
[03/14 23:20:07   1675] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:20:07   1675] (I)       --------------------------------------------------------
[03/14 23:20:07   1675] 
[03/14 23:20:07   1675] [NR-eagl] ============ Routing rule table ============
[03/14 23:20:07   1675] [NR-eagl] Rule id 0. Nets 43950 
[03/14 23:20:07   1675] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 23:20:07   1675] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:20:07   1675] [NR-eagl] ========================================
[03/14 23:20:07   1675] [NR-eagl] 
[03/14 23:20:07   1675] (I)       After initializing earlyGlobalRoute syMemory usage = 1947.6 MB
[03/14 23:20:07   1675] (I)       Loading and dumping file time : 0.54 seconds
[03/14 23:20:07   1675] (I)       ============= Initialization =============
[03/14 23:20:07   1675] (I)       total 2D Cap : 15767376 = (6532309 H, 9235067 V)
[03/14 23:20:07   1675] [NR-eagl] Layer group 2: route 43950 net(s) in layer range [2, 8]
[03/14 23:20:07   1675] (I)       ============  Phase 1a Route ============
[03/14 23:20:07   1676] (I)       Phase 1a runs 0.17 seconds
[03/14 23:20:07   1676] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[03/14 23:20:07   1676] (I)       Usage: 744654 = (339757 H, 404897 V) = (5.20% H, 4.38% V) = (6.116e+05um H, 7.288e+05um V)
[03/14 23:20:07   1676] (I)       
[03/14 23:20:07   1676] (I)       ============  Phase 1b Route ============
[03/14 23:20:07   1676] (I)       Phase 1b runs 0.04 seconds
[03/14 23:20:07   1676] (I)       Usage: 744654 = (339757 H, 404897 V) = (5.20% H, 4.38% V) = (6.116e+05um H, 7.288e+05um V)
[03/14 23:20:07   1676] (I)       
[03/14 23:20:07   1676] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.340377e+06um
[03/14 23:20:07   1676] (I)       ============  Phase 1c Route ============
[03/14 23:20:07   1676] (I)       Level2 Grid: 103 x 136
[03/14 23:20:07   1676] (I)       Phase 1c runs 0.05 seconds
[03/14 23:20:07   1676] (I)       Usage: 744658 = (339757 H, 404901 V) = (5.20% H, 4.38% V) = (6.116e+05um H, 7.288e+05um V)
[03/14 23:20:07   1676] (I)       
[03/14 23:20:07   1676] (I)       ============  Phase 1d Route ============
[03/14 23:20:07   1676] (I)       Usage: 744658 = (339757 H, 404901 V) = (5.20% H, 4.38% V) = (6.116e+05um H, 7.288e+05um V)
[03/14 23:20:07   1676] (I)       
[03/14 23:20:07   1676] (I)       ============  Phase 1e Route ============
[03/14 23:20:07   1676] (I)       Phase 1e runs 0.02 seconds
[03/14 23:20:07   1676] (I)       Usage: 744658 = (339757 H, 404901 V) = (5.20% H, 4.38% V) = (6.116e+05um H, 7.288e+05um V)
[03/14 23:20:07   1676] (I)       
[03/14 23:20:07   1676] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.340384e+06um
[03/14 23:20:07   1676] [NR-eagl] 
[03/14 23:20:07   1676] (I)       ============  Phase 1l Route ============
[03/14 23:20:08   1676] (I)       dpBasedLA: time=0.21  totalOF=3122  totalVia=306005  totalWL=744649  total(Via+WL)=1050654 
[03/14 23:20:08   1676] (I)       Total Global Routing Runtime: 0.79 seconds
[03/14 23:20:08   1676] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:20:08   1676] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 23:20:08   1676] (I)       
[03/14 23:20:08   1676] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 23:20:08   1676] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/14 23:20:08   1676] 
[03/14 23:20:08   1676] ** np local hotspot detection info verbose **
[03/14 23:20:08   1676] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/14 23:20:08   1676] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/14 23:20:08   1676] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/14 23:20:08   1676] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/14 23:20:08   1676] 
[03/14 23:20:08   1676] describeCongestion: hCong = 0.00 vCong = 0.00
[03/14 23:20:08   1676] Skipped repairing congestion.
[03/14 23:20:08   1676] (I)       ============= track Assignment ============
[03/14 23:20:08   1676] (I)       extract Global 3D Wires
[03/14 23:20:08   1676] (I)       Extract Global WL : time=0.02
[03/14 23:20:08   1676] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 23:20:08   1676] (I)       Initialization real time=0.05 seconds
[03/14 23:20:08   1677] (I)       Kernel real time=0.50 seconds
[03/14 23:20:08   1677] (I)       End Greedy Track Assignment
[03/14 23:20:08   1677] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 153636
[03/14 23:20:08   1677] [NR-eagl] Layer2(M2)(V) length: 3.461115e+05um, number of vias: 218217
[03/14 23:20:08   1677] [NR-eagl] Layer3(M3)(H) length: 4.043024e+05um, number of vias: 15468
[03/14 23:20:08   1677] [NR-eagl] Layer4(M4)(V) length: 2.019432e+05um, number of vias: 6289
[03/14 23:20:08   1677] [NR-eagl] Layer5(M5)(H) length: 2.054363e+05um, number of vias: 2475
[03/14 23:20:08   1677] [NR-eagl] Layer6(M6)(V) length: 1.851634e+05um, number of vias: 293
[03/14 23:20:08   1677] [NR-eagl] Layer7(M7)(H) length: 9.620300e+03um, number of vias: 342
[03/14 23:20:08   1677] [NR-eagl] Layer8(M8)(V) length: 1.085423e+04um, number of vias: 0
[03/14 23:20:08   1677] [NR-eagl] Total length: 1.363431e+06um, number of vias: 396720
[03/14 23:20:09   1677] End of congRepair (cpu=0:00:02.7, real=0:00:03.0)
[03/14 23:20:09   1677] Start to check current routing status for nets...
[03/14 23:20:09   1677] Using hname+ instead name for net compare
[03/14 23:20:09   1678] All nets are already routed correctly.
[03/14 23:20:09   1678] End to check current routing status for nets (mem=1544.8M)
[03/14 23:20:09   1678] Extraction called for design 'fullchip' of instances=38251 and nets=45526 using extraction engine 'preRoute' .
[03/14 23:20:09   1678] PreRoute RC Extraction called for design fullchip.
[03/14 23:20:09   1678] RC Extraction called in multi-corner(2) mode.
[03/14 23:20:09   1678] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:20:09   1678] RCMode: PreRoute
[03/14 23:20:09   1678]       RC Corner Indexes            0       1   
[03/14 23:20:09   1678] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:20:09   1678] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:20:09   1678] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:20:09   1678] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:20:09   1678] Shrink Factor                : 1.00000
[03/14 23:20:09   1678] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:20:09   1678] Using capacitance table file ...
[03/14 23:20:09   1678] Updating RC grid for preRoute extraction ...
[03/14 23:20:09   1678] Initializing multi-corner capacitance tables ... 
[03/14 23:20:09   1678] Initializing multi-corner resistance tables ...
[03/14 23:20:10   1678] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1544.762M)
[03/14 23:20:11   1680] Compute RC Scale Done ...
[03/14 23:20:11   1680] **optDesign ... cpu = 0:10:38, real = 0:10:39, mem = 1537.7M, totSessionCpu=0:28:00 **
[03/14 23:20:11   1680] #################################################################################
[03/14 23:20:11   1680] # Design Stage: PreRoute
[03/14 23:20:11   1680] # Design Name: fullchip
[03/14 23:20:11   1680] # Design Mode: 65nm
[03/14 23:20:11   1680] # Analysis Mode: MMMC Non-OCV 
[03/14 23:20:11   1680] # Parasitics Mode: No SPEF/RCDB
[03/14 23:20:11   1680] # Signoff Settings: SI Off 
[03/14 23:20:11   1680] #################################################################################
[03/14 23:20:13   1681] AAE_INFO: 1 threads acquired from CTE.
[03/14 23:20:13   1681] Calculate delays in BcWc mode...
[03/14 23:20:13   1682] Topological Sorting (CPU = 0:00:00.1, MEM = 1561.9M, InitMEM = 1556.1M)
[03/14 23:20:21   1689] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:20:21   1689] End delay calculation. (MEM=1635.93 CPU=0:00:07.3 REAL=0:00:08.0)
[03/14 23:20:21   1689] *** CDM Built up (cpu=0:00:09.4  real=0:00:10.0  mem= 1635.9M) ***
[03/14 23:20:22   1690] *** Timing NOT met, worst failing slack is -32.918
[03/14 23:20:22   1690] *** Check timing (0:00:10.4)
[03/14 23:20:22   1690] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:20:22   1690] optDesignOneStep: Leakage Power Flow
[03/14 23:20:22   1690] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:20:22   1690] Begin: GigaOpt Optimization in TNS mode
[03/14 23:20:22   1690] Effort level <high> specified for reg2reg path_group
[03/14 23:20:25   1693] **INFO: Flow update: High effort is not optimizable.
[03/14 23:20:25   1693] Info: 130 clock nets excluded from IPO operation.
[03/14 23:20:25   1693] PhyDesignGrid: maxLocalDensity 0.95
[03/14 23:20:25   1693] #spOpts: N=65 
[03/14 23:20:25   1693] Core basic site is core
[03/14 23:20:25   1693] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:20:29   1697] *info: 130 clock nets excluded
[03/14 23:20:29   1697] *info: 2 special nets excluded.
[03/14 23:20:29   1697] *info: 1551 no-driver nets excluded.
[03/14 23:20:30   1698] ** GigaOpt Optimizer WNS Slack -32.918 TNS Slack -8736.942 Density 17.71
[03/14 23:20:30   1698] Optimizer TNS Opt
[03/14 23:20:30   1698] Active Path Group: reg2reg  
[03/14 23:20:30   1698] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:20:30   1698] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:20:30   1698] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:20:30   1698] | -32.918|  -32.918|-8735.485|-8736.942|    17.71%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:30   1699] | -32.705|  -32.705|-8731.254|-8732.711|    17.71%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:30   1699] | -32.548|  -32.548|-8728.120|-8729.577|    17.71%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:30   1699] | -32.454|  -32.454|-8726.236|-8727.693|    17.71%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:30   1699] | -32.371|  -32.371|-8724.578|-8726.035|    17.71%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:31   1699] | -32.358|  -32.358|-8720.734|-8722.190|    17.71%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
[03/14 23:20:31   1699] | -32.312|  -32.312|-8718.578|-8720.035|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
[03/14 23:20:31   1699] | -32.250|  -32.250|-8715.784|-8717.241|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
[03/14 23:20:31   1700] | -32.250|  -32.250|-8712.996|-8714.453|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
[03/14 23:20:31   1700] | -32.223|  -32.223|-8711.690|-8713.147|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:31   1700] | -32.184|  -32.184|-8708.914|-8710.371|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
[03/14 23:20:31   1700] | -32.149|  -32.149|-8708.808|-8710.264|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:32   1700] | -32.121|  -32.121|-8703.441|-8704.898|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:32   1700] | -32.087|  -32.087|-8701.674|-8703.130|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:32   1700] | -32.063|  -32.063|-8699.870|-8701.327|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:20:32   1700] | -32.040|  -32.040|-8697.889|-8699.346|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:32   1700] | -32.009|  -32.009|-8694.763|-8696.220|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:32   1700] | -31.976|  -31.976|-8691.478|-8692.934|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:32   1700] | -31.954|  -31.954|-8690.533|-8691.990|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:20:32   1701] | -31.930|  -31.930|-8687.653|-8689.110|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:32   1701] | -31.907|  -31.907|-8686.209|-8687.666|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:32   1701] | -31.884|  -31.884|-8684.292|-8685.749|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:20:32   1701] | -31.857|  -31.857|-8681.096|-8682.553|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:32   1701] | -31.835|  -31.835|-8678.192|-8679.648|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:32   1701] | -31.802|  -31.802|-8677.900|-8679.357|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:20:33   1701] | -31.783|  -31.783|-8673.932|-8675.389|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:33   1701] | -31.744|  -31.744|-8671.761|-8673.218|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:33   1701] | -31.720|  -31.720|-8667.387|-8668.844|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:33   1701] | -31.687|  -31.687|-8664.258|-8665.714|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:33   1702] | -31.658|  -31.658|-8662.998|-8664.455|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:20:33   1702] | -31.636|  -31.636|-8659.755|-8661.211|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:20:34   1702] | -31.587|  -31.587|-8655.393|-8656.850|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:20:34   1702] | -31.565|  -31.565|-8651.148|-8652.604|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:34   1702] | -31.543|  -31.543|-8649.896|-8651.353|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:34   1702] | -31.521|  -31.521|-8647.620|-8649.077|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:20:34   1702] | -31.493|  -31.493|-8644.068|-8645.525|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:20:34   1702] | -31.468|  -31.468|-8642.058|-8643.515|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:34   1703] | -31.435|  -31.435|-8637.844|-8639.301|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:34   1703] | -31.404|  -31.404|-8634.941|-8636.398|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:35   1703] | -31.363|  -31.363|-8630.710|-8632.166|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:35   1703] | -31.335|  -31.335|-8627.638|-8629.095|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:35   1703] | -31.300|  -31.300|-8623.081|-8624.538|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
[03/14 23:20:35   1703] | -31.264|  -31.264|-8617.841|-8619.298|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:35   1703] | -31.211|  -31.211|-8611.814|-8613.271|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:20:36   1704] | -31.188|  -31.188|-8609.450|-8610.907|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:36   1704] | -31.169|  -31.169|-8606.300|-8607.757|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:36   1704] | -31.159|  -31.159|-8603.988|-8605.444|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:36   1704] | -31.126|  -31.126|-8600.597|-8602.053|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:36   1704] | -31.100|  -31.100|-8597.645|-8599.102|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:20:36   1704] | -31.073|  -31.073|-8595.809|-8597.266|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:36   1705] | -31.049|  -31.049|-8591.409|-8592.866|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:20:37   1705] | -31.018|  -31.018|-8587.626|-8589.082|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
[03/14 23:20:37   1705] | -30.989|  -30.989|-8584.094|-8585.551|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:37   1705] | -30.968|  -30.968|-8580.567|-8582.023|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:37   1705] | -30.938|  -30.938|-8578.543|-8580.000|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:38   1706] | -30.912|  -30.912|-8572.787|-8574.243|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:38   1706] | -30.889|  -30.889|-8570.658|-8572.114|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:38   1706] | -30.860|  -30.860|-8567.599|-8569.056|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:38   1706] | -30.841|  -30.841|-8562.449|-8563.906|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:38   1706] | -30.821|  -30.821|-8561.240|-8562.697|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:38   1706] | -30.796|  -30.796|-8559.362|-8560.819|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:20:39   1707] | -30.772|  -30.772|-8556.172|-8557.628|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:39   1707] | -30.737|  -30.737|-8554.002|-8555.459|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
[03/14 23:20:39   1707] | -30.709|  -30.709|-8548.248|-8549.705|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:39   1707] | -30.680|  -30.680|-8545.351|-8546.807|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:39   1707] | -30.644|  -30.644|-8541.094|-8542.550|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:40   1708] | -30.621|  -30.621|-8538.161|-8539.618|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:40   1708] | -30.593|  -30.593|-8534.712|-8536.169|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
[03/14 23:20:40   1708] | -30.557|  -30.557|-8530.817|-8532.273|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:40   1708] | -30.524|  -30.524|-8525.601|-8527.058|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
[03/14 23:20:41   1708] | -30.501|  -30.501|-8521.896|-8523.354|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:41   1709] | -30.493|  -30.493|-8519.374|-8520.831|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:41   1709] | -30.466|  -30.466|-8518.975|-8520.431|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:41   1709] | -30.443|  -30.443|-8513.890|-8515.347|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:41   1709] | -30.422|  -30.422|-8511.521|-8512.978|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:41   1709] | -30.408|  -30.408|-8510.619|-8512.076|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:42   1710] | -30.397|  -30.397|-8509.088|-8510.544|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:42   1710] | -30.380|  -30.380|-8506.897|-8508.354|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:42   1710] | -30.361|  -30.361|-8504.173|-8505.630|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:42   1710] | -30.341|  -30.341|-8502.680|-8504.137|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:43   1710] | -30.323|  -30.323|-8499.946|-8501.403|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:43   1711] | -30.293|  -30.293|-8497.373|-8498.830|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:43   1711] | -30.264|  -30.264|-8493.098|-8494.554|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:20:43   1711] | -30.244|  -30.244|-8489.711|-8491.167|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:44   1712] | -30.224|  -30.224|-8487.831|-8489.288|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:44   1712] | -30.197|  -30.197|-8484.899|-8486.355|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:44   1712] | -30.168|  -30.168|-8481.383|-8482.840|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:20:44   1712] | -30.147|  -30.147|-8478.040|-8479.497|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:45   1713] | -30.123|  -30.123|-8475.157|-8476.613|    17.72%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
[03/14 23:20:45   1713] | -30.101|  -30.101|-8472.432|-8473.889|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:45   1713] | -30.128|  -30.128|-8472.161|-8473.617|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:45   1713] | -30.091|  -30.091|-8471.415|-8472.872|    17.72%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:46   1713] | -30.072|  -30.072|-8469.715|-8471.172|    17.73%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:46   1714] | -30.066|  -30.066|-8467.159|-8468.616|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
[03/14 23:20:46   1714] | -30.042|  -30.042|-8466.050|-8467.507|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
[03/14 23:20:47   1714] | -30.028|  -30.028|-8462.428|-8463.884|    17.73%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:47   1715] | -30.015|  -30.015|-8460.824|-8462.280|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:47   1715] | -30.003|  -30.003|-8459.067|-8460.524|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:47   1715] | -29.990|  -29.990|-8458.164|-8459.620|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:48   1715] | -29.975|  -29.975|-8456.205|-8457.662|    17.73%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:48   1716] | -30.023|  -30.023|-8455.956|-8457.413|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:48   1716] | -29.964|  -29.964|-8454.774|-8456.231|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:48   1716] | -29.950|  -29.950|-8453.033|-8454.490|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:48   1716] | -29.943|  -29.943|-8452.234|-8453.691|    17.73%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:49   1716] | -29.927|  -29.927|-8450.935|-8452.391|    17.74%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:49   1717] | -29.906|  -29.906|-8448.624|-8450.081|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:49   1717] | -29.893|  -29.893|-8447.378|-8448.835|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:50   1717] | -29.870|  -29.870|-8444.813|-8446.271|    17.74%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:50   1718] | -29.854|  -29.854|-8442.389|-8443.846|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:50   1718] | -29.843|  -29.843|-8439.760|-8441.216|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:51   1718] | -29.823|  -29.823|-8438.773|-8440.230|    17.74%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:51   1719] | -29.809|  -29.809|-8437.360|-8438.817|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
[03/14 23:20:51   1719] | -29.795|  -29.795|-8434.864|-8436.320|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
[03/14 23:20:52   1719] | -29.780|  -29.780|-8433.817|-8435.273|    17.74%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
[03/14 23:20:52   1720] | -29.764|  -29.764|-8431.935|-8433.392|    17.74%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
[03/14 23:20:52   1720] | -29.748|  -29.748|-8429.532|-8430.989|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:53   1720] | -29.735|  -29.735|-8427.919|-8429.376|    17.75%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:53   1721] | -29.725|  -29.725|-8427.509|-8428.966|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:53   1721] | -29.710|  -29.710|-8426.827|-8428.284|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:54   1721] | -29.692|  -29.692|-8423.209|-8424.665|    17.75%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:54   1722] | -29.680|  -29.680|-8421.079|-8422.536|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:54   1722] | -29.666|  -29.666|-8420.387|-8421.844|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:54   1722] | -29.647|  -29.647|-8419.600|-8421.057|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:20:55   1722] | -29.634|  -29.634|-8416.666|-8418.123|    17.75%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:55   1723] | -29.623|  -29.623|-8416.487|-8417.944|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:55   1723] | -29.609|  -29.609|-8415.111|-8416.567|    17.75%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:56   1723] | -29.596|  -29.596|-8414.164|-8415.620|    17.76%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:20:56   1724] | -29.584|  -29.584|-8412.872|-8414.328|    17.76%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:56   1724] | -29.564|  -29.564|-8411.611|-8413.068|    17.76%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:57   1725] | -29.551|  -29.551|-8411.134|-8412.591|    17.76%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:57   1725] | -29.540|  -29.540|-8411.084|-8412.540|    17.76%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:58   1726] | -29.526|  -29.526|-8409.550|-8411.007|    17.76%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:58   1726] | -29.514|  -29.514|-8408.289|-8409.745|    17.76%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:59   1726] | -29.502|  -29.502|-8407.976|-8409.433|    17.76%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:20:59   1727] | -29.490|  -29.490|-8406.313|-8407.770|    17.76%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:21:00   1727] | -29.479|  -29.479|-8404.896|-8406.352|    17.76%|   0:00:01.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:21:00   1728] | -29.470|  -29.470|-8403.333|-8404.789|    17.77%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:00   1728] | -29.470|  -29.470|-8402.765|-8404.221|    17.77%|   0:00:00.0| 1713.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:01   1728] | -29.452|  -29.452|-8401.903|-8403.360|    17.77%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:01   1728] | -29.450|  -29.450|-8400.884|-8402.341|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:02   1729] | -29.432|  -29.432|-8399.984|-8401.441|    17.77%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:02   1730] | -29.432|  -29.432|-8398.978|-8400.435|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:02   1730] | -29.410|  -29.410|-8398.391|-8399.848|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
[03/14 23:21:02   1730] | -29.409|  -29.409|-8396.784|-8398.241|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
[03/14 23:21:03   1730] | -29.408|  -29.408|-8396.526|-8397.983|    17.77%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:03   1730] | -29.408|  -29.408|-8395.668|-8397.125|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:03   1731] | -29.393|  -29.393|-8395.272|-8396.729|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:03   1731] | -29.393|  -29.393|-8393.704|-8395.161|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:03   1731] | -29.393|  -29.393|-8393.414|-8394.871|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:03   1731] | -29.378|  -29.378|-8393.000|-8394.457|    17.77%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:04   1731] | -29.378|  -29.378|-8392.263|-8393.720|    17.78%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:04   1731] | -29.378|  -29.378|-8392.137|-8393.594|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:04   1732] | -29.364|  -29.364|-8391.465|-8392.922|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:04   1732] | -29.364|  -29.364|-8391.061|-8392.518|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:04   1732] | -29.342|  -29.342|-8390.463|-8391.920|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:05   1732] | -29.337|  -29.337|-8389.081|-8390.538|    17.78%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:05   1733] | -29.334|  -29.334|-8388.731|-8390.188|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:06   1733] | -29.322|  -29.322|-8387.836|-8389.293|    17.78%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:06   1734] | -29.312|  -29.312|-8386.131|-8387.588|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:07   1734] | -29.310|  -29.310|-8384.844|-8386.301|    17.78%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:07   1734] | -29.310|  -29.310|-8384.601|-8386.057|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:07   1734] | -29.303|  -29.303|-8384.376|-8385.833|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:07   1735] | -29.303|  -29.303|-8384.132|-8385.588|    17.78%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:07   1735] | -29.295|  -29.295|-8383.492|-8384.948|    17.78%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:08   1735] | -29.286|  -29.286|-8382.626|-8384.082|    17.79%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:08   1736] | -29.269|  -29.269|-8380.940|-8382.397|    17.79%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:09   1736] | -29.261|  -29.261|-8378.660|-8380.117|    17.79%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:21:09   1737] | -29.255|  -29.255|-8378.017|-8379.474|    17.79%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:21:09   1737] | -29.249|  -29.249|-8376.954|-8378.411|    17.79%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:21:10   1737] | -29.238|  -29.238|-8376.669|-8378.126|    17.79%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:21:10   1738] | -29.232|  -29.232|-8375.753|-8377.210|    17.79%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:21:11   1739] | -29.217|  -29.217|-8373.952|-8375.408|    17.79%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:12   1740] | -29.213|  -29.213|-8372.709|-8374.166|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:13   1740] | -29.208|  -29.208|-8371.307|-8372.764|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:13   1740] | -29.204|  -29.204|-8370.724|-8372.180|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:13   1741] | -29.204|  -29.204|-8370.325|-8371.782|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:13   1741] | -29.197|  -29.197|-8370.184|-8371.640|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:14   1742] | -29.194|  -29.194|-8369.716|-8371.173|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:15   1742] | -29.182|  -29.182|-8369.468|-8370.925|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:16   1743] | -29.182|  -29.182|-8367.502|-8368.959|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:16   1743] | -29.165|  -29.165|-8366.104|-8367.560|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:17   1744] | -29.152|  -29.152|-8364.659|-8366.116|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:17   1745] | -29.151|  -29.151|-8362.958|-8364.414|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:17   1745] | -29.138|  -29.138|-8362.704|-8364.160|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:18   1745] | -29.138|  -29.138|-8361.892|-8363.349|    17.80%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:18   1745] | -29.130|  -29.130|-8361.737|-8363.194|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:18   1746] | -29.131|  -29.131|-8360.830|-8362.287|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:18   1746] | -29.122|  -29.122|-8360.636|-8362.093|    17.80%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:19   1746] | -29.120|  -29.120|-8359.174|-8360.630|    17.81%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:19   1746] | -29.098|  -29.098|-8358.705|-8360.162|    17.81%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
[03/14 23:21:19   1747] | -29.097|  -29.097|-8357.311|-8358.767|    17.81%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:20   1747] | -29.097|  -29.097|-8357.074|-8358.530|    17.81%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:20   1747] | -29.074|  -29.074|-8356.156|-8357.612|    17.81%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:21:21   1748] | -29.064|  -29.064|-8354.091|-8355.548|    17.81%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:21:21   1749] | -29.036|  -29.036|-8351.275|-8352.732|    17.81%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:21:22   1750] | -29.029|  -29.029|-8350.178|-8351.635|    17.81%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:21:23   1750] | -29.016|  -29.016|-8349.338|-8350.795|    17.81%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:21:24   1751] | -29.004|  -29.004|-8347.919|-8349.376|    17.81%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:21:24   1752] | -28.987|  -28.987|-8345.905|-8347.362|    17.81%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:25   1753] | -28.981|  -28.981|-8344.200|-8345.657|    17.82%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
[03/14 23:21:26   1753] | -28.963|  -28.963|-8342.907|-8344.364|    17.82%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:27   1754] | -28.949|  -28.949|-8340.604|-8342.061|    17.82%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:27   1754] | -28.942|  -28.942|-8339.904|-8341.361|    17.82%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:21:27   1755] | -28.937|  -28.937|-8338.904|-8340.361|    17.82%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:21:28   1755] | -28.920|  -28.920|-8337.780|-8339.237|    17.82%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:28   1756] | -28.909|  -28.909|-8334.699|-8336.156|    17.82%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:29   1756] | -28.900|  -28.900|-8333.984|-8335.441|    17.82%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:29   1756] | -28.884|  -28.884|-8332.160|-8333.617|    17.83%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:29   1756] | -28.864|  -28.864|-8331.000|-8332.456|    17.83%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:30   1757] | -28.846|  -28.846|-8328.548|-8330.005|    17.83%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:30   1757] | -28.822|  -28.822|-8325.554|-8327.011|    17.83%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:31   1758] | -28.811|  -28.811|-8323.611|-8325.068|    17.83%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:31   1759] | -28.794|  -28.794|-8321.660|-8323.116|    17.83%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:32   1759] | -28.777|  -28.777|-8319.174|-8320.630|    17.83%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:33   1760] | -28.761|  -28.761|-8318.107|-8319.564|    17.83%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:33   1760] | -28.748|  -28.748|-8316.163|-8317.620|    17.83%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
[03/14 23:21:34   1761] | -28.748|  -28.748|-8314.587|-8316.044|    17.84%|   0:00:01.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
[03/14 23:21:34   1761] | -28.742|  -28.742|-8314.413|-8315.869|    17.84%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:34   1762] | -28.742|  -28.742|-8313.748|-8315.204|    17.84%|   0:00:00.0| 1717.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:35   1762] | -28.742|  -28.742|-8313.640|-8315.097|    17.84%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:21:35   1763] | -28.742|  -28.742|-8312.505|-8313.962|    17.84%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:21:37   1764] | -28.742|  -28.742|-8310.932|-8312.389|    17.84%|   0:00:02.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
[03/14 23:21:37   1765] | -28.742|  -28.742|-8310.494|-8311.951|    17.84%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
[03/14 23:21:38   1765] | -28.742|  -28.742|-8309.673|-8311.130|    17.84%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:21:38   1765] | -28.742|  -28.742|-8309.492|-8310.948|    17.84%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:21:38   1765] | -28.742|  -28.742|-8309.416|-8310.873|    17.84%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:21:38   1766] | -28.742|  -28.742|-8308.614|-8310.070|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:21:39   1766] | -28.742|  -28.742|-8308.463|-8309.920|    17.85%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:21:39   1766] | -28.742|  -28.742|-8308.192|-8309.648|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:21:40   1767] | -28.742|  -28.742|-8306.852|-8308.308|    17.85%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:21:40   1767] | -28.742|  -28.742|-8306.830|-8308.286|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:21:41   1768] | -28.742|  -28.742|-8306.777|-8308.234|    17.85%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:41   1768] | -28.742|  -28.742|-8306.623|-8308.080|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:42   1769] | -28.742|  -28.742|-8307.333|-8308.790|    17.85%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
[03/14 23:21:42   1769] | -28.742|  -28.742|-8306.849|-8308.306|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:43   1770] | -28.742|  -28.742|-8306.353|-8307.810|    17.85%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:43   1770] | -28.742|  -28.742|-8306.033|-8307.490|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:21:43   1771] | -28.742|  -28.742|-8305.825|-8307.282|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:21:44   1771] | -28.742|  -28.742|-8305.819|-8307.276|    17.85%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:21:44   1772] | -28.742|  -28.742|-8304.314|-8305.771|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_2_/D  |
[03/14 23:21:44   1772] | -28.742|  -28.742|-8304.240|-8305.697|    17.85%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_2_/D  |
[03/14 23:21:45   1773] | -28.742|  -28.742|-8303.076|-8304.532|    17.86%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
[03/14 23:21:46   1773] | -28.742|  -28.742|-8303.066|-8304.523|    17.86%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
[03/14 23:21:46   1773] | -28.742|  -28.742|-8302.215|-8303.672|    17.86%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
[03/14 23:21:46   1773] | -28.742|  -28.742|-8302.104|-8303.560|    17.86%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
[03/14 23:21:46   1773] | -28.742|  -28.742|-8301.898|-8303.355|    17.86%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
[03/14 23:21:47   1774] | -28.742|  -28.742|-8301.511|-8302.967|    17.86%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
[03/14 23:21:48   1775] | -28.742|  -28.742|-8301.038|-8302.494|    17.86%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
[03/14 23:21:49   1776] | -28.742|  -28.742|-8300.345|-8301.802|    17.86%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
[03/14 23:21:49   1776] | -28.742|  -28.742|-8300.340|-8301.797|    17.86%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
[03/14 23:21:49   1776] | -28.742|  -28.742|-8299.804|-8301.261|    17.86%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
[03/14 23:21:49   1776] | -28.742|  -28.742|-8299.799|-8301.256|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
[03/14 23:21:50   1777] | -28.742|  -28.742|-8298.900|-8300.356|    17.87%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
[03/14 23:21:50   1777] | -28.742|  -28.742|-8298.516|-8299.972|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
[03/14 23:21:51   1778] | -28.742|  -28.742|-8298.165|-8299.621|    17.87%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
[03/14 23:21:51   1778] | -28.742|  -28.742|-8297.401|-8298.857|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
[03/14 23:21:51   1778] | -28.742|  -28.742|-8297.299|-8298.756|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
[03/14 23:21:52   1779] | -28.742|  -28.742|-8297.293|-8298.750|    17.87%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
[03/14 23:21:52   1779] | -28.742|  -28.742|-8296.720|-8298.176|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:21:52   1779] | -28.742|  -28.742|-8296.592|-8298.049|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:21:53   1780] | -28.742|  -28.742|-8296.476|-8297.933|    17.87%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:21:53   1780] | -28.742|  -28.742|-8295.255|-8296.712|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:21:53   1781] | -28.742|  -28.742|-8295.182|-8296.638|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
[03/14 23:21:54   1781] | -28.742|  -28.742|-8294.852|-8296.308|    17.87%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
[03/14 23:21:54   1781] | -28.742|  -28.742|-8294.810|-8296.267|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
[03/14 23:21:54   1781] | -28.742|  -28.742|-8294.674|-8296.131|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
[03/14 23:21:54   1781] | -28.742|  -28.742|-8294.665|-8296.122|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
[03/14 23:21:54   1781] | -28.742|  -28.742|-8294.580|-8296.036|    17.87%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
[03/14 23:21:55   1782] | -28.742|  -28.742|-8294.489|-8295.946|    17.87%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:21:56   1783] | -28.742|  -28.742|-8294.286|-8295.742|    17.88%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:21:56   1783] | -28.742|  -28.742|-8293.451|-8294.907|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:21:57   1784] | -28.742|  -28.742|-8293.445|-8294.902|    17.88%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:21:57   1784] | -28.742|  -28.742|-8293.294|-8294.751|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:21:57   1784] | -28.742|  -28.742|-8293.289|-8294.745|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:21:58   1785] | -28.742|  -28.742|-8292.830|-8294.286|    17.88%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:21:59   1786] | -28.742|  -28.742|-8292.695|-8294.152|    17.88%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:21:59   1786] | -28.742|  -28.742|-8292.452|-8293.908|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:21:59   1786] | -28.742|  -28.742|-8292.321|-8293.778|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:22:01   1788] | -28.742|  -28.742|-8291.382|-8292.839|    17.88%|   0:00:02.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
[03/14 23:22:02   1789] | -28.742|  -28.742|-8290.884|-8292.341|    17.88%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
[03/14 23:22:02   1789] | -28.742|  -28.742|-8290.798|-8292.254|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
[03/14 23:22:02   1789] | -28.742|  -28.742|-8290.760|-8292.216|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
[03/14 23:22:02   1789] | -28.742|  -28.742|-8290.758|-8292.214|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
[03/14 23:22:02   1789] | -28.742|  -28.742|-8290.712|-8292.169|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
[03/14 23:22:03   1790] | -28.742|  -28.742|-8290.413|-8291.870|    17.88%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
[03/14 23:22:03   1790] | -28.742|  -28.742|-8290.357|-8291.814|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
[03/14 23:22:03   1790] | -28.742|  -28.742|-8290.212|-8291.669|    17.88%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
[03/14 23:22:04   1791] | -28.742|  -28.742|-8290.011|-8291.467|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
[03/14 23:22:04   1791] | -28.742|  -28.742|-8290.006|-8291.463|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
[03/14 23:22:05   1792] | -28.742|  -28.742|-8289.887|-8291.344|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:22:05   1792] | -28.742|  -28.742|-8289.574|-8291.031|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:22:05   1792] | -28.742|  -28.742|-8289.524|-8290.981|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:22:06   1793] | -28.742|  -28.742|-8289.262|-8290.719|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
[03/14 23:22:06   1793] | -28.742|  -28.742|-8289.107|-8290.564|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
[03/14 23:22:07   1794] | -28.742|  -28.742|-8288.799|-8290.256|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:22:08   1795] | -28.742|  -28.742|-8288.727|-8290.184|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:22:08   1795] | -28.742|  -28.742|-8288.709|-8290.166|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:22:09   1796] | -28.742|  -28.742|-8288.557|-8290.014|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:22:09   1796] | -28.742|  -28.742|-8288.415|-8289.872|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:22:09   1796] | -28.742|  -28.742|-8288.358|-8289.815|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:22:09   1796] | -28.742|  -28.742|-8288.308|-8289.765|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
[03/14 23:22:10   1797] | -28.742|  -28.742|-8288.303|-8289.760|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
[03/14 23:22:10   1797] | -28.742|  -28.742|-8288.280|-8289.736|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
[03/14 23:22:10   1797] | -28.742|  -28.742|-8288.273|-8289.730|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
[03/14 23:22:10   1797] | -28.742|  -28.742|-8288.212|-8289.669|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
[03/14 23:22:10   1797] | -28.742|  -28.742|-8288.199|-8289.656|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
[03/14 23:22:11   1797] | -28.742|  -28.742|-8288.187|-8289.644|    17.89%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
[03/14 23:22:11   1798] | -28.742|  -28.742|-8288.181|-8289.638|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
[03/14 23:22:11   1798] | -28.742|  -28.742|-8288.151|-8289.608|    17.89%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
[03/14 23:22:11   1798] | -28.742|  -28.742|-8287.982|-8289.439|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
[03/14 23:22:12   1799] | -28.742|  -28.742|-8287.976|-8289.432|    17.89%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
[03/14 23:22:12   1799] | -28.742|  -28.742|-8287.973|-8289.429|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
[03/14 23:22:12   1799] | -28.742|  -28.742|-8287.960|-8289.416|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
[03/14 23:22:12   1799] | -28.742|  -28.742|-8287.928|-8289.385|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
[03/14 23:22:13   1800] | -28.742|  -28.742|-8287.903|-8289.360|    17.89%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
[03/14 23:22:13   1800] | -28.742|  -28.742|-8287.894|-8289.351|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
[03/14 23:22:13   1800] | -28.742|  -28.742|-8287.891|-8289.348|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_8_/D  |
[03/14 23:22:13   1800] | -28.742|  -28.742|-8287.859|-8289.316|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
[03/14 23:22:14   1800] | -28.742|  -28.742|-8287.840|-8289.297|    17.89%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
[03/14 23:22:14   1800] | -28.742|  -28.742|-8287.836|-8289.292|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
[03/14 23:22:14   1801] | -28.742|  -28.742|-8287.798|-8289.254|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
[03/14 23:22:14   1801] | -28.742|  -28.742|-8287.777|-8289.234|    17.89%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
[03/14 23:22:14   1801] | -28.742|  -28.742|-8287.772|-8289.229|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
[03/14 23:22:15   1801] | -28.742|  -28.742|-8287.759|-8289.216|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
[03/14 23:22:15   1802] | -28.742|  -28.742|-8287.715|-8289.172|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
[03/14 23:22:15   1802] | -28.742|  -28.742|-8287.712|-8289.168|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
[03/14 23:22:15   1802] | -28.742|  -28.742|-8287.692|-8289.149|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
[03/14 23:22:15   1802] | -28.742|  -28.742|-8287.688|-8289.145|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
[03/14 23:22:15   1802] | -28.742|  -28.742|-8287.684|-8289.141|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
[03/14 23:22:16   1802] | -28.742|  -28.742|-8287.654|-8289.111|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
[03/14 23:22:16   1802] | -28.742|  -28.742|-8287.644|-8289.101|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
[03/14 23:22:16   1803] | -28.742|  -28.742|-8287.641|-8289.098|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
[03/14 23:22:16   1803] | -28.742|  -28.742|-8287.636|-8289.093|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_3_/D  |
[03/14 23:22:16   1803] | -28.742|  -28.742|-8287.631|-8289.088|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_3_/D  |
[03/14 23:22:16   1803] | -28.742|  -28.742|-8287.626|-8289.083|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
[03/14 23:22:16   1803] | -28.742|  -28.742|-8287.577|-8289.034|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
[03/14 23:22:16   1803] | -28.742|  -28.742|-8287.572|-8289.029|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
[03/14 23:22:17   1803] | -28.743|  -28.743|-8287.535|-8288.992|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
[03/14 23:22:17   1803] | -28.743|  -28.743|-8287.531|-8288.988|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
[03/14 23:22:17   1804] | -28.743|  -28.743|-8287.450|-8288.907|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
[03/14 23:22:17   1804] | -28.743|  -28.743|-8287.447|-8288.904|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
[03/14 23:22:17   1804] | -28.743|  -28.743|-8287.394|-8288.851|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
[03/14 23:22:17   1804] | -28.743|  -28.743|-8287.384|-8288.841|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
[03/14 23:22:17   1804] | -28.743|  -28.743|-8287.346|-8288.803|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
[03/14 23:22:18   1805] | -28.743|  -28.743|-8287.291|-8288.748|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
[03/14 23:22:18   1805] | -28.743|  -28.743|-8287.285|-8288.742|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
[03/14 23:22:18   1805] | -28.743|  -28.743|-8287.261|-8288.718|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
[03/14 23:22:18   1805] | -28.743|  -28.743|-8287.237|-8288.694|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
[03/14 23:22:18   1805] | -28.743|  -28.743|-8287.230|-8288.688|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
[03/14 23:22:19   1805] | -28.743|  -28.743|-8287.222|-8288.678|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
[03/14 23:22:19   1806] | -28.743|  -28.743|-8287.120|-8288.577|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
[03/14 23:22:19   1806] | -28.743|  -28.743|-8287.097|-8288.554|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
[03/14 23:22:19   1806] | -28.743|  -28.743|-8287.054|-8288.511|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_1_/D  |
[03/14 23:22:19   1806] | -28.743|  -28.743|-8286.113|-8287.570|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:22:20   1806] | -28.743|  -28.743|-8285.158|-8286.615|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:22:20   1806] | -28.743|  -28.743|-8284.007|-8285.463|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:22:20   1806] | -28.743|  -28.743|-8283.232|-8284.688|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:22:20   1806] | -28.743|  -28.743|-8282.974|-8284.431|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:22:20   1806] | -28.743|  -28.743|-8282.923|-8284.380|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:22:20   1807] | -28.743|  -28.743|-8282.584|-8284.041|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:22:21   1808] | -28.743|  -28.743|-8267.332|-8268.789|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:22:21   1808] | -28.743|  -28.743|-8266.921|-8268.378|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:22:21   1808] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:22   1809] | -28.743|  -28.743|-8236.129|-8237.585|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:22:22   1809] | -28.743|  -28.743|-8235.384|-8236.841|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:22:22   1809] | -28.743|  -28.743|-8234.880|-8236.337|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:22:22   1809] | -28.743|  -28.743|-8234.759|-8236.216|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:22:23   1810] | -28.743|  -28.743|-8214.791|-8216.248|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:22:23   1810] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:24   1811] | -28.743|  -28.743|-8196.561|-8198.018|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:22:24   1811] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:24   1811] | -28.743|  -28.743|-8186.803|-8188.259|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:22:24   1811] | -28.743|  -28.743|-8180.211|-8181.668|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
[03/14 23:22:24   1811] | -28.743|  -28.743|-8178.062|-8179.519|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
[03/14 23:22:26   1813] | -28.743|  -28.743|-8137.387|-8138.844|    17.90%|   0:00:02.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:26   1813] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:26   1813] | -28.743|  -28.743|-8119.580|-8121.037|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:26   1813] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:26   1813] | -28.743|  -28.743|-8110.101|-8111.557|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:26   1813] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:27   1814] | -28.743|  -28.743|-8098.677|-8100.134|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:22:28   1815] | -28.743|  -28.743|-8083.214|-8084.671|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:22:28   1815] | -28.743|  -28.743|-8080.607|-8082.063|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:22:28   1815] | -28.743|  -28.743|-8077.295|-8078.751|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:22:28   1815] | -28.743|  -28.743|-8076.629|-8078.085|    17.90%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:22:29   1815] | -28.743|  -28.743|-8062.559|-8064.016|    17.90%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:22:29   1815] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:22:29   1816] | -28.743|  -28.743|-8050.809|-8052.266|    17.91%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:29   1816] |        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/14 23:22:30   1817] | -28.743|  -28.743|-8036.630|-8038.087|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:30   1817] |        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/14 23:22:30   1817] | -28.743|  -28.743|-8029.721|-8031.177|    17.91%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:22:30   1817] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:22:31   1818] | -28.743|  -28.743|-8023.122|-8024.579|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:22:31   1818] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/14 23:22:31   1818] | -28.743|  -28.743|-8012.578|-8014.035|    17.91%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:31   1818] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:22:32   1819] | -28.743|  -28.743|-8004.209|-8005.666|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:22:32   1819] | -28.743|  -28.743|-7994.633|-7996.090|    17.91%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:22:33   1819] | -28.743|  -28.743|-7991.603|-7993.060|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:22:33   1820] | -28.743|  -28.743|-7986.672|-7988.128|    17.91%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:22:33   1820] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:22:34   1820] | -28.743|  -28.743|-7971.876|-7973.333|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:22:34   1820] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:22:35   1821] | -28.743|  -28.743|-7963.442|-7964.899|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:22:36   1822] | -28.743|  -28.743|-7952.707|-7954.164|    17.91%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:22:36   1822] | -28.743|  -28.743|-7951.946|-7953.403|    17.91%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:22:36   1822] | -28.743|  -28.743|-7948.678|-7950.134|    17.92%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:22:36   1823] | -28.743|  -28.743|-7944.707|-7946.164|    17.92%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:22:36   1823] | -28.743|  -28.743|-7943.357|-7944.814|    17.92%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:22:36   1823] | -28.743|  -28.743|-7942.708|-7944.165|    17.92%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:22:37   1824] | -28.743|  -28.743|-7935.274|-7936.730|    17.92%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:22:37   1824] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/14 23:22:38   1824] | -28.743|  -28.743|-7924.721|-7926.178|    17.92%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:38   1824] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:39   1825] | -28.743|  -28.743|-7917.514|-7918.971|    17.92%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:39   1825] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:39   1826] | -28.743|  -28.743|-7911.302|-7912.758|    17.92%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:39   1826] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:40   1827] | -28.743|  -28.743|-7898.416|-7899.873|    17.92%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:40   1827] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:41   1827] | -28.743|  -28.743|-7893.514|-7894.971|    17.92%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:41   1827] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:42   1828] | -28.743|  -28.743|-7884.818|-7886.274|    17.92%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:42   1828] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:42   1829] | -28.743|  -28.743|-7879.978|-7881.435|    17.93%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:42   1829] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:43   1830] | -28.743|  -28.743|-7873.015|-7874.471|    17.93%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:43   1830] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:44   1830] | -28.743|  -28.743|-7865.159|-7866.616|    17.93%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:44   1830] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:45   1831] | -28.743|  -28.743|-7858.400|-7859.857|    17.93%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:45   1831] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:45   1832] | -28.743|  -28.743|-7852.444|-7853.901|    17.93%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:45   1832] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:46   1833] | -28.743|  -28.743|-7843.455|-7844.911|    17.94%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:22:47   1834] | -28.743|  -28.743|-7836.387|-7837.843|    17.94%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:22:47   1834] | -28.743|  -28.743|-7835.146|-7836.602|    17.94%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:22:48   1835] | -28.743|  -28.743|-7832.987|-7834.444|    17.94%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:48   1835] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/14 23:22:49   1836] | -28.743|  -28.743|-7824.781|-7826.238|    17.94%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:22:49   1836] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:22:50   1837] | -28.743|  -28.743|-7817.582|-7819.039|    17.94%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:22:51   1838] | -28.743|  -28.743|-7812.591|-7814.048|    17.95%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:22:52   1839] | -28.743|  -28.743|-7808.210|-7809.667|    17.95%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:52   1839] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/14 23:22:52   1839] | -28.743|  -28.743|-7808.071|-7809.528|    17.95%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:52   1839] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/14 23:22:53   1839] | -28.743|  -28.743|-7806.278|-7807.735|    17.95%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:53   1839] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/14 23:22:53   1839] | -28.743|  -28.743|-7806.232|-7807.688|    17.95%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:53   1839] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/14 23:22:53   1840] | -28.743|  -28.743|-7805.763|-7807.220|    17.95%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:53   1840] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/14 23:22:54   1840] | -28.743|  -28.743|-7805.758|-7807.215|    17.95%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:54   1840] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/14 23:22:54   1840] | -28.743|  -28.743|-7805.732|-7807.189|    17.95%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:54   1840] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/14 23:22:55   1842] | -28.743|  -28.743|-7798.398|-7799.855|    17.95%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:55   1842] |        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
[03/14 23:22:55   1842] | -28.743|  -28.743|-7798.059|-7799.516|    17.95%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:55   1842] |        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
[03/14 23:22:56   1842] | -28.743|  -28.743|-7793.691|-7795.148|    17.96%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:56   1842] |        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
[03/14 23:22:56   1843] | -28.743|  -28.743|-7793.451|-7794.907|    17.96%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:56   1843] |        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
[03/14 23:22:57   1843] | -28.743|  -28.743|-7788.929|-7790.385|    17.96%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:57   1843] |        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
[03/14 23:22:57   1844] | -28.743|  -28.743|-7788.853|-7790.310|    17.96%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:57   1844] |        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
[03/14 23:22:59   1845] | -28.743|  -28.743|-7784.283|-7785.740|    17.96%|   0:00:02.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:59   1845] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/14 23:22:59   1845] | -28.743|  -28.743|-7784.025|-7785.482|    17.96%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:22:59   1845] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/14 23:23:00   1846] | -28.743|  -28.743|-7779.920|-7781.377|    17.96%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:23:00   1846] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/14 23:23:00   1846] | -28.743|  -28.743|-7779.635|-7781.092|    17.96%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:23:00   1846] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/14 23:23:01   1847] | -28.743|  -28.743|-7775.986|-7777.442|    17.97%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:23:01   1847] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/14 23:23:01   1848] | -28.743|  -28.743|-7774.662|-7776.119|    17.97%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:23:01   1848] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/14 23:23:03   1849] | -28.743|  -28.743|-7770.244|-7771.701|    17.97%|   0:00:02.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:23:03   1849] |        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/14 23:23:04   1850] | -28.743|  -28.743|-7766.207|-7767.663|    17.97%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:23:04   1850] |        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
[03/14 23:23:05   1851] | -28.743|  -28.743|-7762.833|-7764.290|    17.97%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:23:05   1851] |        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
[03/14 23:23:05   1852] | -28.743|  -28.743|-7757.998|-7759.454|    17.97%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:05   1852] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:06   1853] | -28.743|  -28.743|-7755.655|-7757.111|    17.98%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:06   1853] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:07   1853] | -28.743|  -28.743|-7751.833|-7753.289|    17.98%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:07   1853] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:08   1854] | -28.743|  -28.743|-7746.832|-7748.289|    17.98%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:08   1854] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:08   1854] | -28.743|  -28.743|-7745.510|-7746.967|    17.98%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:08   1854] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:08   1855] | -28.743|  -28.743|-7737.833|-7739.290|    17.98%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:08   1855] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:10   1856] | -28.743|  -28.743|-7734.784|-7736.241|    17.99%|   0:00:02.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:10   1856] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:11   1857] | -28.743|  -28.743|-7732.053|-7733.510|    17.99%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:11   1857] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:12   1858] | -28.743|  -28.743|-7729.515|-7730.972|    17.99%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:12   1858] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:12   1859] | -28.743|  -28.743|-7725.279|-7726.736|    17.99%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:12   1859] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:12   1859] | -28.743|  -28.743|-7723.520|-7724.977|    18.00%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:12   1859] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:13   1860] | -28.743|  -28.743|-7719.432|-7720.889|    18.00%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:13   1860] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:14   1860] | -28.743|  -28.743|-7718.276|-7719.733|    18.00%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:14   1860] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:15   1861] | -28.743|  -28.743|-7716.962|-7718.419|    18.00%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:15   1861] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:15   1861] | -28.743|  -28.743|-7716.604|-7718.061|    18.00%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:15   1861] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:16   1862] | -28.743|  -28.743|-7714.975|-7716.431|    18.00%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:16   1862] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:16   1863] | -28.743|  -28.743|-7710.326|-7711.783|    18.01%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:16   1863] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:17   1863] | -28.743|  -28.743|-7708.539|-7709.996|    18.01%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:17   1863] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:17   1864] | -28.743|  -28.743|-7707.052|-7708.509|    18.01%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:17   1864] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:18   1864] | -28.743|  -28.743|-7704.091|-7705.548|    18.01%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:18   1864] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:19   1865] | -28.743|  -28.743|-7701.514|-7702.971|    18.02%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:19   1865] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:20   1866] | -28.743|  -28.743|-7699.732|-7701.189|    18.02%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:20   1866] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:20   1866] | -28.743|  -28.743|-7699.201|-7700.658|    18.02%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:20   1866] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:20   1866] | -28.743|  -28.743|-7696.804|-7698.261|    18.02%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:20   1866] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:21   1867] | -28.743|  -28.743|-7694.659|-7696.116|    18.02%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:21   1867] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:21   1868] | -28.743|  -28.743|-7693.179|-7694.636|    18.02%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:21   1868] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:22   1869] | -28.743|  -28.743|-7691.386|-7692.842|    18.02%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:22   1869] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:23   1869] | -28.743|  -28.743|-7689.771|-7691.228|    18.03%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:23   1869] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:23   1869] | -28.743|  -28.743|-7688.360|-7689.817|    18.03%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:23:23   1869] |        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/14 23:23:24   1870] | -28.743|  -28.743|-7686.177|-7687.634|    18.03%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
[03/14 23:23:24   1870] | -28.743|  -28.743|-7686.068|-7687.524|    18.03%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
[03/14 23:23:24   1871] | -28.743|  -28.743|-7685.047|-7686.504|    18.03%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
[03/14 23:23:25   1871] | -28.743|  -28.743|-7684.050|-7685.507|    18.03%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
[03/14 23:23:25   1872] | -28.743|  -28.743|-7681.899|-7683.356|    18.03%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:23:25   1872] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/14 23:23:26   1873] | -28.743|  -28.743|-7679.708|-7681.165|    18.04%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:23:26   1873] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:27   1873] | -28.743|  -28.743|-7677.084|-7678.541|    18.04%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:27   1873] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/14 23:23:28   1874] | -28.743|  -28.743|-7675.547|-7677.004|    18.04%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:28   1874] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/14 23:23:29   1875] | -28.743|  -28.743|-7672.641|-7674.098|    18.04%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:29   1875] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/14 23:23:29   1875] | -28.743|  -28.743|-7670.148|-7671.605|    18.04%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:29   1875] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/14 23:23:30   1876] | -28.743|  -28.743|-7667.536|-7668.993|    18.04%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:30   1876] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/14 23:23:31   1877] | -28.743|  -28.743|-7664.492|-7665.949|    18.05%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:23:31   1877] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:31   1878] | -28.743|  -28.743|-7663.472|-7664.929|    18.05%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:23:31   1878] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:32   1878] | -28.743|  -28.743|-7660.032|-7661.489|    18.05%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:32   1878] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/14 23:23:32   1879] | -28.743|  -28.743|-7656.276|-7657.733|    18.05%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:32   1879] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/14 23:23:33   1879] | -28.743|  -28.743|-7654.646|-7656.104|    18.05%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:33   1879] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/14 23:23:33   1879] | -28.743|  -28.743|-7652.070|-7653.527|    18.06%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:33   1879] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/14 23:23:34   1880] | -28.743|  -28.743|-7650.799|-7652.256|    18.06%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:34   1880] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/14 23:23:34   1880] | -28.743|  -28.743|-7649.558|-7651.015|    18.06%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:23:34   1880] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:35   1881] | -28.743|  -28.743|-7648.559|-7650.016|    18.06%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:23:35   1881] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:35   1881] | -28.743|  -28.743|-7646.677|-7648.133|    18.06%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:23:35   1881] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:35   1882] | -28.743|  -28.743|-7645.792|-7647.249|    18.06%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:23:35   1882] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:36   1882] | -28.743|  -28.743|-7644.313|-7645.771|    18.07%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:36   1882] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/14 23:23:36   1882] | -28.743|  -28.743|-7640.386|-7641.843|    18.07%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:36   1882] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/14 23:23:36   1883] | -28.743|  -28.743|-7638.444|-7639.900|    18.07%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:23:36   1883] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:23:37   1883] | -28.743|  -28.743|-7636.583|-7638.039|    18.07%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:37   1883] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/14 23:23:38   1884] | -28.743|  -28.743|-7635.155|-7636.611|    18.07%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:38   1884] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:39   1885] | -28.743|  -28.743|-7632.923|-7634.380|    18.07%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:39   1885] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:39   1885] | -28.743|  -28.743|-7632.854|-7634.311|    18.07%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:39   1885] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:39   1885] | -28.743|  -28.743|-7628.686|-7630.143|    18.07%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:39   1885] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:40   1886] | -28.743|  -28.743|-7626.192|-7627.649|    18.08%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:40   1886] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:41   1887] | -28.743|  -28.743|-7625.218|-7626.675|    18.08%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:41   1887] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:41   1887] | -28.743|  -28.743|-7623.866|-7625.323|    18.08%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:41   1887] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:41   1888] | -28.743|  -28.743|-7620.964|-7622.421|    18.08%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:41   1888] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:42   1888] | -28.743|  -28.743|-7618.386|-7619.843|    18.09%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:42   1888] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:42   1889] | -28.743|  -28.743|-7617.807|-7619.264|    18.09%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:42   1889] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:43   1889] | -28.743|  -28.743|-7616.073|-7617.530|    18.09%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:43   1889] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:43   1890] | -28.743|  -28.743|-7614.384|-7615.841|    18.09%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:43   1890] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:23:44   1890] | -28.743|  -28.743|-7612.530|-7613.987|    18.09%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
[03/14 23:23:44   1890] | -28.743|  -28.743|-7611.514|-7612.971|    18.09%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
[03/14 23:23:45   1891] | -28.743|  -28.743|-7610.995|-7612.451|    18.09%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
[03/14 23:23:46   1892] | -28.743|  -28.743|-7606.687|-7608.144|    18.10%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:46   1892] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:47   1893] | -28.743|  -28.743|-7604.799|-7606.255|    18.10%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:47   1893] |        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/14 23:23:47   1893] | -28.743|  -28.743|-7604.543|-7606.000|    18.10%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:47   1893] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:47   1894] | -28.743|  -28.743|-7602.057|-7603.513|    18.10%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:47   1894] |        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/14 23:23:48   1895] | -28.743|  -28.743|-7601.541|-7602.997|    18.10%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:48   1895] |        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/14 23:23:48   1895] | -28.743|  -28.743|-7600.585|-7602.042|    18.10%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:48   1895] |        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/14 23:23:49   1895] | -28.743|  -28.743|-7598.247|-7599.704|    18.11%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:23:49   1895] |        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/14 23:23:50   1896] | -28.743|  -28.743|-7597.036|-7598.492|    18.11%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:23:50   1896] |        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/14 23:23:50   1897] | -28.743|  -28.743|-7595.765|-7597.222|    18.11%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:50   1897] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:51   1897] | -28.743|  -28.743|-7595.693|-7597.150|    18.11%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:51   1897] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:51   1898] | -28.743|  -28.743|-7595.263|-7596.720|    18.11%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:51   1898] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:52   1898] | -28.743|  -28.743|-7595.236|-7596.692|    18.11%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:52   1898] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:52   1898] | -28.743|  -28.743|-7594.985|-7596.442|    18.11%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:52   1898] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:52   1898] | -28.743|  -28.743|-7594.330|-7595.786|    18.11%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:52   1898] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:52   1898] | -28.743|  -28.743|-7594.281|-7595.738|    18.11%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:52   1898] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:52   1898] | -28.743|  -28.743|-7593.833|-7595.290|    18.11%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:52   1898] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:53   1899] | -28.743|  -28.743|-7593.226|-7594.682|    18.11%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:53   1899] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:53   1899] | -28.743|  -28.743|-7592.857|-7594.314|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:53   1899] |        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/14 23:23:53   1900] | -28.743|  -28.743|-7592.550|-7594.007|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:53   1900] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/14 23:23:54   1900] | -28.743|  -28.743|-7591.990|-7593.447|    18.12%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:54   1900] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/14 23:23:54   1900] | -28.743|  -28.743|-7591.978|-7593.434|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:54   1900] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/14 23:23:54   1900] | -28.743|  -28.743|-7591.862|-7593.319|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:23:54   1900] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/14 23:23:55   1901] | -28.743|  -28.743|-7591.806|-7593.263|    18.12%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:55   1901] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/14 23:23:55   1901] | -28.743|  -28.743|-7591.793|-7593.250|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
[03/14 23:23:56   1902] | -28.743|  -28.743|-7591.167|-7592.623|    18.12%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:23:56   1902] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/14 23:23:56   1902] | -28.743|  -28.743|-7590.753|-7592.209|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:23:56   1902] |        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
[03/14 23:23:57   1903] | -28.743|  -28.743|-7589.708|-7591.165|    18.12%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:23:57   1903] |        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
[03/14 23:23:57   1903] | -28.743|  -28.743|-7587.847|-7589.303|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
[03/14 23:23:57   1903] | -28.743|  -28.743|-7587.447|-7588.903|    18.12%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
[03/14 23:23:58   1904] | -28.743|  -28.743|-7587.060|-7588.516|    18.13%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
[03/14 23:23:58   1904] | -28.743|  -28.743|-7586.555|-7588.012|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
[03/14 23:23:58   1904] | -28.743|  -28.743|-7585.444|-7586.901|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
[03/14 23:23:58   1904] | -28.743|  -28.743|-7584.502|-7585.958|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
[03/14 23:23:58   1904] | -28.743|  -28.743|-7584.161|-7585.618|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_13_/D         |
[03/14 23:23:59   1905] | -28.743|  -28.743|-7583.132|-7584.589|    18.13%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:23:59   1905] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/14 23:24:00   1906] | -28.743|  -28.743|-7582.893|-7584.349|    18.13%|   0:00:01.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:24:00   1906] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/14 23:24:00   1906] | -28.743|  -28.743|-7582.639|-7584.095|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:24:00   1906] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/14 23:24:00   1906] | -28.743|  -28.743|-7582.584|-7584.041|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:24:00   1906] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/14 23:24:00   1906] | -28.743|  -28.743|-7582.584|-7584.041|    18.13%|   0:00:00.0| 1736.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:24:00   1906] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:24:00   1906] 
[03/14 23:24:00   1906] *** Finish Core Optimize Step (cpu=0:03:28 real=0:03:30 mem=1736.1M) ***
[03/14 23:24:00   1906] 
[03/14 23:24:00   1906] *** Finished Optimize Step Cumulative (cpu=0:03:28 real=0:03:30 mem=1736.1M) ***
[03/14 23:24:00   1906] ** GigaOpt Optimizer WNS Slack -28.743 TNS Slack -7584.041 Density 18.13
[03/14 23:24:01   1907] ** GigaOpt Optimizer WNS Slack -28.743 TNS Slack -7584.041 Density 18.13
[03/14 23:24:01   1907] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:24:01   1907] Layer 7 has 4 constrained nets 
[03/14 23:24:01   1907] **** End NDR-Layer Usage Statistics ****
[03/14 23:24:01   1907] 
[03/14 23:24:01   1907] *** Finish pre-CTS Setup Fixing (cpu=0:03:29 real=0:03:32 mem=1736.1M) ***
[03/14 23:24:01   1907] 
[03/14 23:24:01   1907] End: GigaOpt Optimization in TNS mode
[03/14 23:24:01   1907] setup target slack: 0.1
[03/14 23:24:01   1907] extra slack: 0.1
[03/14 23:24:01   1907] std delay: 0.0142
[03/14 23:24:01   1907] real setup target slack: 0.0142
[03/14 23:24:01   1907] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:24:01   1907] #spOpts: N=65 
[03/14 23:24:02   1908] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 23:24:02   1908] [NR-eagl] Started earlyGlobalRoute kernel
[03/14 23:24:02   1908] [NR-eagl] Initial Peak syMemory usage = 1581.4 MB
[03/14 23:24:02   1908] (I)       Reading DB...
[03/14 23:24:02   1908] (I)       congestionReportName   : 
[03/14 23:24:02   1908] (I)       buildTerm2TermWires    : 0
[03/14 23:24:02   1908] (I)       doTrackAssignment      : 1
[03/14 23:24:02   1908] (I)       dumpBookshelfFiles     : 0
[03/14 23:24:02   1908] (I)       numThreads             : 1
[03/14 23:24:02   1908] [NR-eagl] honorMsvRouteConstraint: false
[03/14 23:24:02   1908] (I)       honorPin               : false
[03/14 23:24:02   1908] (I)       honorPinGuide          : true
[03/14 23:24:02   1908] (I)       honorPartition         : false
[03/14 23:24:02   1908] (I)       allowPartitionCrossover: false
[03/14 23:24:02   1908] (I)       honorSingleEntry       : true
[03/14 23:24:02   1908] (I)       honorSingleEntryStrong : true
[03/14 23:24:02   1908] (I)       handleViaSpacingRule   : false
[03/14 23:24:02   1908] (I)       PDConstraint           : none
[03/14 23:24:02   1908] (I)       expBetterNDRHandling   : false
[03/14 23:24:02   1908] [NR-eagl] honorClockSpecNDR      : 0
[03/14 23:24:02   1908] (I)       routingEffortLevel     : 3
[03/14 23:24:02   1908] [NR-eagl] minRouteLayer          : 2
[03/14 23:24:02   1908] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 23:24:02   1908] (I)       numRowsPerGCell        : 1
[03/14 23:24:02   1908] (I)       speedUpLargeDesign     : 0
[03/14 23:24:02   1908] (I)       speedUpBlkViolationClean: 0
[03/14 23:24:02   1908] (I)       multiThreadingTA       : 0
[03/14 23:24:02   1908] (I)       blockedPinEscape       : 1
[03/14 23:24:02   1908] (I)       blkAwareLayerSwitching : 0
[03/14 23:24:02   1908] (I)       betterClockWireModeling: 1
[03/14 23:24:02   1908] (I)       punchThroughDistance   : 500.00
[03/14 23:24:02   1908] (I)       scenicBound            : 1.15
[03/14 23:24:02   1908] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 23:24:02   1908] (I)       source-to-sink ratio   : 0.00
[03/14 23:24:02   1908] (I)       targetCongestionRatioH : 1.00
[03/14 23:24:02   1908] (I)       targetCongestionRatioV : 1.00
[03/14 23:24:02   1908] (I)       layerCongestionRatio   : 0.70
[03/14 23:24:02   1908] (I)       m1CongestionRatio      : 0.10
[03/14 23:24:02   1908] (I)       m2m3CongestionRatio    : 0.70
[03/14 23:24:02   1908] (I)       localRouteEffort       : 1.00
[03/14 23:24:02   1908] (I)       numSitesBlockedByOneVia: 8.00
[03/14 23:24:02   1908] (I)       supplyScaleFactorH     : 1.00
[03/14 23:24:02   1908] (I)       supplyScaleFactorV     : 1.00
[03/14 23:24:02   1908] (I)       highlight3DOverflowFactor: 0.00
[03/14 23:24:02   1908] (I)       doubleCutViaModelingRatio: 0.00
[03/14 23:24:02   1908] (I)       blockTrack             : 
[03/14 23:24:02   1908] (I)       readTROption           : true
[03/14 23:24:02   1908] (I)       extraSpacingBothSide   : false
[03/14 23:24:02   1908] [NR-eagl] numTracksPerClockWire  : 0
[03/14 23:24:02   1908] (I)       routeSelectedNetsOnly  : false
[03/14 23:24:02   1908] (I)       before initializing RouteDB syMemory usage = 1617.4 MB
[03/14 23:24:02   1908] (I)       starting read tracks
[03/14 23:24:02   1908] (I)       build grid graph
[03/14 23:24:02   1908] (I)       build grid graph start
[03/14 23:24:02   1908] [NR-eagl] Layer1 has no routable track
[03/14 23:24:02   1908] [NR-eagl] Layer2 has single uniform track structure
[03/14 23:24:02   1908] [NR-eagl] Layer3 has single uniform track structure
[03/14 23:24:02   1908] [NR-eagl] Layer4 has single uniform track structure
[03/14 23:24:02   1908] [NR-eagl] Layer5 has single uniform track structure
[03/14 23:24:02   1908] [NR-eagl] Layer6 has single uniform track structure
[03/14 23:24:02   1908] [NR-eagl] Layer7 has single uniform track structure
[03/14 23:24:02   1908] [NR-eagl] Layer8 has single uniform track structure
[03/14 23:24:02   1908] (I)       build grid graph end
[03/14 23:24:02   1908] (I)       Layer1   numNetMinLayer=44407
[03/14 23:24:02   1908] (I)       Layer2   numNetMinLayer=0
[03/14 23:24:02   1908] (I)       Layer3   numNetMinLayer=0
[03/14 23:24:02   1908] (I)       Layer4   numNetMinLayer=0
[03/14 23:24:02   1908] (I)       Layer5   numNetMinLayer=0
[03/14 23:24:02   1908] (I)       Layer6   numNetMinLayer=0
[03/14 23:24:02   1908] (I)       Layer7   numNetMinLayer=4
[03/14 23:24:02   1908] (I)       Layer8   numNetMinLayer=0
[03/14 23:24:02   1908] (I)       numViaLayers=7
[03/14 23:24:02   1908] (I)       end build via table
[03/14 23:24:02   1908] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 23:24:02   1908] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/14 23:24:02   1908] (I)       readDataFromPlaceDB
[03/14 23:24:02   1908] (I)       Read net information..
[03/14 23:24:02   1908] [NR-eagl] Read numTotalNets=44411  numIgnoredNets=1
[03/14 23:24:02   1908] (I)       Read testcase time = 0.010 seconds
[03/14 23:24:02   1908] 
[03/14 23:24:02   1908] (I)       totalPins=155622  totalGlobalPin=152696 (98.12%)
[03/14 23:24:02   1908] (I)       Model blockage into capacity
[03/14 23:24:02   1908] (I)       Read numBlocks=4397  numPreroutedWires=0  numCapScreens=0
[03/14 23:24:02   1908] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 23:24:02   1908] (I)       blocked area on Layer2 : 716929599200  (15.97%)
[03/14 23:24:02   1908] (I)       blocked area on Layer3 : 625440673600  (13.93%)
[03/14 23:24:02   1908] (I)       blocked area on Layer4 : 622458955200  (13.86%)
[03/14 23:24:02   1908] (I)       blocked area on Layer5 : 2418928000  (0.05%)
[03/14 23:24:02   1908] (I)       blocked area on Layer6 : 2240299200  (0.05%)
[03/14 23:24:02   1908] (I)       blocked area on Layer7 : 328186800000  (7.31%)
[03/14 23:24:02   1908] (I)       blocked area on Layer8 : 0  (0.00%)
[03/14 23:24:02   1908] (I)       Modeling time = 0.190 seconds
[03/14 23:24:02   1908] 
[03/14 23:24:02   1908] (I)       Number of ignored nets = 1
[03/14 23:24:02   1908] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:24:02   1908] (I)       Number of clock nets = 130.  Ignored: No
[03/14 23:24:02   1908] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:24:02   1908] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:24:02   1908] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:24:02   1908] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:24:02   1908] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:24:02   1908] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:24:02   1908] (I)       Number of two pin nets which has pins at the same location = 1.  Ignored: Yes
[03/14 23:24:02   1908] [NR-eagl] There are 130 clock nets ( 0 with NDR ).
[03/14 23:24:02   1908] (I)       Before initializing earlyGlobalRoute syMemory usage = 1617.4 MB
[03/14 23:24:02   1908] (I)       Layer1  viaCost=300.00
[03/14 23:24:02   1908] (I)       Layer2  viaCost=100.00
[03/14 23:24:02   1908] (I)       Layer3  viaCost=100.00
[03/14 23:24:02   1908] (I)       Layer4  viaCost=100.00
[03/14 23:24:02   1908] (I)       Layer5  viaCost=100.00
[03/14 23:24:02   1908] (I)       Layer6  viaCost=200.00
[03/14 23:24:02   1908] (I)       Layer7  viaCost=100.00
[03/14 23:24:02   1908] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:24:02   1908] (I)       routing area        :  (0, 0) - (1840000, 2440000)
[03/14 23:24:02   1908] (I)       core area           :  (20000, 20000) - (1820000, 2420000)
[03/14 23:24:02   1908] (I)       Site Width          :   400  (dbu)
[03/14 23:24:02   1908] (I)       Row Height          :  3600  (dbu)
[03/14 23:24:02   1908] (I)       GCell Width         :  3600  (dbu)
[03/14 23:24:02   1908] (I)       GCell Height        :  3600  (dbu)
[03/14 23:24:02   1908] (I)       grid                :   511   678     8
[03/14 23:24:02   1908] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:24:02   1908] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:24:02   1908] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:24:02   1908] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:24:02   1908] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:24:02   1908] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/14 23:24:02   1908] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:24:02   1908] (I)       Total num of tracks :     0  4600  6099  4600  6099  4600  1525  1150
[03/14 23:24:02   1908] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:24:02   1908] (I)       --------------------------------------------------------
[03/14 23:24:02   1908] 
[03/14 23:24:02   1908] [NR-eagl] ============ Routing rule table ============
[03/14 23:24:02   1908] [NR-eagl] Rule id 0. Nets 44410 
[03/14 23:24:02   1908] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 23:24:02   1908] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:24:02   1908] [NR-eagl] ========================================
[03/14 23:24:02   1908] [NR-eagl] 
[03/14 23:24:02   1908] (I)       After initializing earlyGlobalRoute syMemory usage = 1634.0 MB
[03/14 23:24:02   1908] (I)       Loading and dumping file time : 0.62 seconds
[03/14 23:24:02   1908] (I)       ============= Initialization =============
[03/14 23:24:02   1908] (I)       total 2D Cap : 15767376 = (6532309 H, 9235067 V)
[03/14 23:24:02   1908] [NR-eagl] Layer group 2: route 44410 net(s) in layer range [2, 8]
[03/14 23:24:02   1908] (I)       ============  Phase 1a Route ============
[03/14 23:24:03   1909] (I)       Phase 1a runs 0.17 seconds
[03/14 23:24:03   1909] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[03/14 23:24:03   1909] (I)       Usage: 751080 = (343091 H, 407989 V) = (5.25% H, 4.42% V) = (6.176e+05um H, 7.344e+05um V)
[03/14 23:24:03   1909] (I)       
[03/14 23:24:03   1909] (I)       ============  Phase 1b Route ============
[03/14 23:24:03   1909] (I)       Phase 1b runs 0.04 seconds
[03/14 23:24:03   1909] (I)       Usage: 751080 = (343091 H, 407989 V) = (5.25% H, 4.42% V) = (6.176e+05um H, 7.344e+05um V)
[03/14 23:24:03   1909] (I)       
[03/14 23:24:03   1909] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.351944e+06um
[03/14 23:24:03   1909] (I)       ============  Phase 1c Route ============
[03/14 23:24:03   1909] (I)       Level2 Grid: 103 x 136
[03/14 23:24:03   1909] (I)       Phase 1c runs 0.05 seconds
[03/14 23:24:03   1909] (I)       Usage: 751084 = (343091 H, 407993 V) = (5.25% H, 4.42% V) = (6.176e+05um H, 7.344e+05um V)
[03/14 23:24:03   1909] (I)       
[03/14 23:24:03   1909] (I)       ============  Phase 1d Route ============
[03/14 23:24:03   1909] (I)       Usage: 751084 = (343091 H, 407993 V) = (5.25% H, 4.42% V) = (6.176e+05um H, 7.344e+05um V)
[03/14 23:24:03   1909] (I)       
[03/14 23:24:03   1909] (I)       ============  Phase 1e Route ============
[03/14 23:24:03   1909] (I)       Phase 1e runs 0.01 seconds
[03/14 23:24:03   1909] (I)       Usage: 751084 = (343091 H, 407993 V) = (5.25% H, 4.42% V) = (6.176e+05um H, 7.344e+05um V)
[03/14 23:24:03   1909] (I)       
[03/14 23:24:03   1909] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.351951e+06um
[03/14 23:24:03   1909] [NR-eagl] 
[03/14 23:24:03   1909] (I)       ============  Phase 1l Route ============
[03/14 23:24:03   1909] (I)       dpBasedLA: time=0.22  totalOF=3248  totalVia=307922  totalWL=751075  total(Via+WL)=1058997 
[03/14 23:24:03   1909] (I)       Total Global Routing Runtime: 0.81 seconds
[03/14 23:24:03   1909] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:24:03   1909] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 23:24:03   1909] (I)       
[03/14 23:24:03   1909] [NR-eagl] End Peak syMemory usage = 1634.0 MB
[03/14 23:24:03   1909] [NR-eagl] Early Global Router Kernel+IO runtime : 1.52 seconds
[03/14 23:24:03   1909] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 23:24:03   1909] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/14 23:24:03   1909] 
[03/14 23:24:03   1909] ** np local hotspot detection info verbose **
[03/14 23:24:03   1909] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/14 23:24:03   1909] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/14 23:24:03   1909] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/14 23:24:03   1909] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/14 23:24:03   1909] 
[03/14 23:24:03   1909] #spOpts: N=65 
[03/14 23:24:03   1909] Apply auto density screen in post-place stage.
[03/14 23:24:04   1910] Auto density screen increases utilization from 0.181 to 0.181
[03/14 23:24:04   1910] Auto density screen runtime: cpu = 0:00:00.2 real = 0:00:01.0 mem = 1634.0M
[03/14 23:24:04   1910] *** Starting refinePlace (0:31:50 mem=1634.0M) ***
[03/14 23:24:04   1910] Total net bbox length = 1.259e+06 (5.756e+05 6.835e+05) (ext = 1.813e+05)
[03/14 23:24:04   1910] default core: bins with density >  0.75 = 5.13 % ( 172 / 3350 )
[03/14 23:24:04   1910] Density distribution unevenness ratio = 52.003%
[03/14 23:24:04   1910] RPlace IncrNP: Rollback Lev = -5
[03/14 23:24:04   1910] RPlace: Density =0.910000, incremental np is triggered.
[03/14 23:24:04   1910] incr SKP is on..., with optDC mode
[03/14 23:24:04   1910] tdgpInitIgnoreNetLoadFix on 
[03/14 23:24:09   1915] Congestion driven padding in post-place stage.
[03/14 23:24:10   1916] Congestion driven padding increases utilization from 0.240 to 0.239
[03/14 23:24:10   1916] Congestion driven padding runtime: cpu = 0:00:01.0 real = 0:00:01.0 mem = 1714.3M
[03/14 23:25:31   1996] default core: bins with density >  0.75 = 3.01 % ( 101 / 3350 )
[03/14 23:25:31   1996] Density distribution unevenness ratio = 50.381%
[03/14 23:25:31   1996] RPlace postIncrNP: Density = 0.910000 -> 0.864444.
[03/14 23:25:31   1996] RPlace postIncrNP Info: Density distribution changes:
[03/14 23:25:31   1996] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/14 23:25:31   1996] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/14 23:25:31   1996] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/14 23:25:31   1996] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/14 23:25:31   1996] [0.90 - 0.95] :	 1 (0.03%) -> 0 (0.00%)
[03/14 23:25:31   1996] [0.85 - 0.90] :	 15 (0.45%) -> 2 (0.06%)
[03/14 23:25:31   1996] [0.80 - 0.85] :	 49 (1.46%) -> 26 (0.78%)
[03/14 23:25:31   1996] [CPU] RefinePlace/IncrNP (cpu=0:01:27, real=0:01:27, mem=1965.2MB) @(0:31:50 - 0:33:17).
[03/14 23:25:31   1996] Move report: incrNP moves 37790 insts, mean move: 3.34 um, max move: 35.00 um
[03/14 23:25:31   1996] 	Max move on inst (core_instance/sfp_instance/FE_OCPC7263_fifo_out_81_): (454.00, 456.40) --> (438.80, 436.60)
[03/14 23:25:31   1996] Move report: Timing Driven Placement moves 37790 insts, mean move: 3.34 um, max move: 35.00 um
[03/14 23:25:31   1996] 	Max move on inst (core_instance/sfp_instance/FE_OCPC7263_fifo_out_81_): (454.00, 456.40) --> (438.80, 436.60)
[03/14 23:25:31   1996] 	Runtime: CPU: 0:01:27 REAL: 0:01:27 MEM: 1965.2MB
[03/14 23:25:31   1996] Starting refinePlace ...
[03/14 23:25:31   1997] default core: bins with density >  0.75 = 2.93 % ( 98 / 3350 )
[03/14 23:25:31   1997] Density distribution unevenness ratio = 50.081%
[03/14 23:25:32   1998]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:25:32   1998] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=1965.2MB) @(0:33:17 - 0:33:18).
[03/14 23:25:32   1998] Move report: preRPlace moves 2646 insts, mean move: 0.45 um, max move: 5.20 um
[03/14 23:25:32   1998] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1860): (193.20, 841.60) --> (189.80, 843.40)
[03/14 23:25:32   1998] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/14 23:25:32   1998] wireLenOptFixPriorityInst 0 inst fixed
[03/14 23:25:32   1998] Placement tweakage begins.
[03/14 23:25:32   1998] wire length = 1.435e+06
[03/14 23:25:36   2002] wire length = 1.385e+06
[03/14 23:25:36   2002] Placement tweakage ends.
[03/14 23:25:36   2002] Move report: tweak moves 4693 insts, mean move: 2.55 um, max move: 44.20 um
[03/14 23:25:36   2002] 	Max move on inst (core_instance/sfp_instance/FE_OCPC7295_abs_139_): (398.00, 409.60) --> (353.80, 409.60)
[03/14 23:25:36   2002] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.9, real=0:00:04.0, mem=1965.2MB) @(0:33:18 - 0:33:22).
[03/14 23:25:36   2002] Move report: legalization moves 13 insts, mean move: 0.58 um, max move: 2.20 um
[03/14 23:25:36   2002] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFC2519_q_temp_452_): (276.40, 721.00) --> (278.60, 721.00)
[03/14 23:25:36   2002] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1965.2MB) @(0:33:22 - 0:33:23).
[03/14 23:25:36   2002] Move report: Detail placement moves 6864 insts, mean move: 1.89 um, max move: 44.20 um
[03/14 23:25:36   2002] 	Max move on inst (core_instance/sfp_instance/FE_OCPC7295_abs_139_): (398.00, 409.60) --> (353.80, 409.60)
[03/14 23:25:36   2002] 	Runtime: CPU: 0:00:05.7 REAL: 0:00:05.0 MEM: 1965.2MB
[03/14 23:25:36   2002] Statistics of distance of Instance movement in refine placement:
[03/14 23:25:36   2002]   maximum (X+Y) =        70.00 um
[03/14 23:25:36   2002]   inst (core_instance/sfp_instance/FE_OCPC7263_fifo_out_81_) with max move: (454, 456.4) -> (403.8, 436.6)
[03/14 23:25:36   2002]   mean    (X+Y) =         3.45 um
[03/14 23:25:36   2002] Total instances flipped for WireLenOpt: 2505
[03/14 23:25:36   2002] Total instances flipped, including legalization: 190
[03/14 23:25:36   2002] Summary Report:
[03/14 23:25:36   2002] Instances move: 37829 (out of 38709 movable)
[03/14 23:25:36   2002] Mean displacement: 3.45 um
[03/14 23:25:36   2002] Max displacement: 70.00 um (Instance: core_instance/sfp_instance/FE_OCPC7263_fifo_out_81_) (454, 456.4) -> (403.8, 436.6)
[03/14 23:25:36   2002] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
[03/14 23:25:36   2002] Total instances moved : 37829
[03/14 23:25:36   2002] Total net bbox length = 1.267e+06 (5.778e+05 6.897e+05) (ext = 1.814e+05)
[03/14 23:25:36   2002] Runtime: CPU: 0:01:32 REAL: 0:01:32 MEM: 1965.2MB
[03/14 23:25:36   2002] [CPU] RefinePlace/total (cpu=0:01:32, real=0:01:32, mem=1965.2MB) @(0:31:50 - 0:33:23).
[03/14 23:25:36   2002] *** Finished refinePlace (0:33:23 mem=1965.2M) ***
[03/14 23:25:36   2002] #spOpts: N=65 
[03/14 23:25:37   2002] default core: bins with density >  0.75 = 17.3 % ( 580 / 3350 )
[03/14 23:25:37   2002] Density distribution unevenness ratio = 59.036%
[03/14 23:25:37   2002] Trial Route Overflow 0(H) 0(V)
[03/14 23:25:37   2002] Starting congestion repair ...
[03/14 23:25:37   2002] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/14 23:25:37   2002] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 23:25:37   2002] (I)       Reading DB...
[03/14 23:25:37   2003] (I)       congestionReportName   : 
[03/14 23:25:37   2003] (I)       buildTerm2TermWires    : 1
[03/14 23:25:37   2003] (I)       doTrackAssignment      : 1
[03/14 23:25:37   2003] (I)       dumpBookshelfFiles     : 0
[03/14 23:25:37   2003] (I)       numThreads             : 1
[03/14 23:25:37   2003] [NR-eagl] honorMsvRouteConstraint: false
[03/14 23:25:37   2003] (I)       honorPin               : false
[03/14 23:25:37   2003] (I)       honorPinGuide          : true
[03/14 23:25:37   2003] (I)       honorPartition         : false
[03/14 23:25:37   2003] (I)       allowPartitionCrossover: false
[03/14 23:25:37   2003] (I)       honorSingleEntry       : true
[03/14 23:25:37   2003] (I)       honorSingleEntryStrong : true
[03/14 23:25:37   2003] (I)       handleViaSpacingRule   : false
[03/14 23:25:37   2003] (I)       PDConstraint           : none
[03/14 23:25:37   2003] (I)       expBetterNDRHandling   : false
[03/14 23:25:37   2003] [NR-eagl] honorClockSpecNDR      : 0
[03/14 23:25:37   2003] (I)       routingEffortLevel     : 3
[03/14 23:25:37   2003] [NR-eagl] minRouteLayer          : 2
[03/14 23:25:37   2003] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 23:25:37   2003] (I)       numRowsPerGCell        : 1
[03/14 23:25:37   2003] (I)       speedUpLargeDesign     : 0
[03/14 23:25:37   2003] (I)       speedUpBlkViolationClean: 0
[03/14 23:25:37   2003] (I)       multiThreadingTA       : 0
[03/14 23:25:37   2003] (I)       blockedPinEscape       : 1
[03/14 23:25:37   2003] (I)       blkAwareLayerSwitching : 0
[03/14 23:25:37   2003] (I)       betterClockWireModeling: 1
[03/14 23:25:37   2003] (I)       punchThroughDistance   : 500.00
[03/14 23:25:37   2003] (I)       scenicBound            : 1.15
[03/14 23:25:37   2003] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 23:25:37   2003] (I)       source-to-sink ratio   : 0.00
[03/14 23:25:37   2003] (I)       targetCongestionRatioH : 1.00
[03/14 23:25:37   2003] (I)       targetCongestionRatioV : 1.00
[03/14 23:25:37   2003] (I)       layerCongestionRatio   : 0.70
[03/14 23:25:37   2003] (I)       m1CongestionRatio      : 0.10
[03/14 23:25:37   2003] (I)       m2m3CongestionRatio    : 0.70
[03/14 23:25:37   2003] (I)       localRouteEffort       : 1.00
[03/14 23:25:37   2003] (I)       numSitesBlockedByOneVia: 8.00
[03/14 23:25:37   2003] (I)       supplyScaleFactorH     : 1.00
[03/14 23:25:37   2003] (I)       supplyScaleFactorV     : 1.00
[03/14 23:25:37   2003] (I)       highlight3DOverflowFactor: 0.00
[03/14 23:25:37   2003] (I)       doubleCutViaModelingRatio: 0.00
[03/14 23:25:37   2003] (I)       blockTrack             : 
[03/14 23:25:37   2003] (I)       readTROption           : true
[03/14 23:25:37   2003] (I)       extraSpacingBothSide   : false
[03/14 23:25:37   2003] [NR-eagl] numTracksPerClockWire  : 0
[03/14 23:25:37   2003] (I)       routeSelectedNetsOnly  : false
[03/14 23:25:37   2003] (I)       before initializing RouteDB syMemory usage = 1965.2 MB
[03/14 23:25:37   2003] (I)       starting read tracks
[03/14 23:25:37   2003] (I)       build grid graph
[03/14 23:25:37   2003] (I)       build grid graph start
[03/14 23:25:37   2003] [NR-eagl] Layer1 has no routable track
[03/14 23:25:37   2003] [NR-eagl] Layer2 has single uniform track structure
[03/14 23:25:37   2003] [NR-eagl] Layer3 has single uniform track structure
[03/14 23:25:37   2003] [NR-eagl] Layer4 has single uniform track structure
[03/14 23:25:37   2003] [NR-eagl] Layer5 has single uniform track structure
[03/14 23:25:37   2003] [NR-eagl] Layer6 has single uniform track structure
[03/14 23:25:37   2003] [NR-eagl] Layer7 has single uniform track structure
[03/14 23:25:37   2003] [NR-eagl] Layer8 has single uniform track structure
[03/14 23:25:37   2003] (I)       build grid graph end
[03/14 23:25:37   2003] (I)       Layer1   numNetMinLayer=44407
[03/14 23:25:37   2003] (I)       Layer2   numNetMinLayer=0
[03/14 23:25:37   2003] (I)       Layer3   numNetMinLayer=0
[03/14 23:25:37   2003] (I)       Layer4   numNetMinLayer=0
[03/14 23:25:37   2003] (I)       Layer5   numNetMinLayer=0
[03/14 23:25:37   2003] (I)       Layer6   numNetMinLayer=0
[03/14 23:25:37   2003] (I)       Layer7   numNetMinLayer=4
[03/14 23:25:37   2003] (I)       Layer8   numNetMinLayer=0
[03/14 23:25:37   2003] (I)       numViaLayers=7
[03/14 23:25:37   2003] (I)       end build via table
[03/14 23:25:37   2003] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 23:25:37   2003] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/14 23:25:37   2003] (I)       readDataFromPlaceDB
[03/14 23:25:37   2003] (I)       Read net information..
[03/14 23:25:37   2003] [NR-eagl] Read numTotalNets=44411  numIgnoredNets=0
[03/14 23:25:37   2003] (I)       Read testcase time = 0.020 seconds
[03/14 23:25:37   2003] 
[03/14 23:25:37   2003] (I)       totalPins=155624  totalGlobalPin=153322 (98.52%)
[03/14 23:25:37   2003] (I)       Model blockage into capacity
[03/14 23:25:37   2003] (I)       Read numBlocks=4397  numPreroutedWires=0  numCapScreens=0
[03/14 23:25:37   2003] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 23:25:37   2003] (I)       blocked area on Layer2 : 716929599200  (15.97%)
[03/14 23:25:37   2003] (I)       blocked area on Layer3 : 625440673600  (13.93%)
[03/14 23:25:37   2003] (I)       blocked area on Layer4 : 622458955200  (13.86%)
[03/14 23:25:37   2003] (I)       blocked area on Layer5 : 2418928000  (0.05%)
[03/14 23:25:37   2003] (I)       blocked area on Layer6 : 2240299200  (0.05%)
[03/14 23:25:37   2003] (I)       blocked area on Layer7 : 328186800000  (7.31%)
[03/14 23:25:37   2003] (I)       blocked area on Layer8 : 0  (0.00%)
[03/14 23:25:37   2003] (I)       Modeling time = 0.190 seconds
[03/14 23:25:37   2003] 
[03/14 23:25:37   2003] (I)       Number of ignored nets = 0
[03/14 23:25:37   2003] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:25:37   2003] (I)       Number of clock nets = 130.  Ignored: No
[03/14 23:25:37   2003] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:25:37   2003] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:25:37   2003] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:25:37   2003] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:25:37   2003] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:25:37   2003] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:25:37   2003] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:25:37   2003] [NR-eagl] There are 130 clock nets ( 0 with NDR ).
[03/14 23:25:37   2003] (I)       Before initializing earlyGlobalRoute syMemory usage = 1965.2 MB
[03/14 23:25:37   2003] (I)       Layer1  viaCost=300.00
[03/14 23:25:37   2003] (I)       Layer2  viaCost=100.00
[03/14 23:25:37   2003] (I)       Layer3  viaCost=100.00
[03/14 23:25:37   2003] (I)       Layer4  viaCost=100.00
[03/14 23:25:37   2003] (I)       Layer5  viaCost=100.00
[03/14 23:25:37   2003] (I)       Layer6  viaCost=200.00
[03/14 23:25:37   2003] (I)       Layer7  viaCost=100.00
[03/14 23:25:37   2003] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:25:37   2003] (I)       routing area        :  (0, 0) - (1840000, 2440000)
[03/14 23:25:37   2003] (I)       core area           :  (20000, 20000) - (1820000, 2420000)
[03/14 23:25:37   2003] (I)       Site Width          :   400  (dbu)
[03/14 23:25:37   2003] (I)       Row Height          :  3600  (dbu)
[03/14 23:25:37   2003] (I)       GCell Width         :  3600  (dbu)
[03/14 23:25:37   2003] (I)       GCell Height        :  3600  (dbu)
[03/14 23:25:37   2003] (I)       grid                :   511   678     8
[03/14 23:25:37   2003] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:25:37   2003] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:25:37   2003] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:25:37   2003] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:25:37   2003] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:25:37   2003] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/14 23:25:37   2003] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:25:37   2003] (I)       Total num of tracks :     0  4600  6099  4600  6099  4600  1525  1150
[03/14 23:25:37   2003] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:25:37   2003] (I)       --------------------------------------------------------
[03/14 23:25:37   2003] 
[03/14 23:25:37   2003] [NR-eagl] ============ Routing rule table ============
[03/14 23:25:37   2003] [NR-eagl] Rule id 0. Nets 44411 
[03/14 23:25:37   2003] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 23:25:37   2003] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:25:37   2003] [NR-eagl] ========================================
[03/14 23:25:37   2003] [NR-eagl] 
[03/14 23:25:37   2003] (I)       After initializing earlyGlobalRoute syMemory usage = 1965.2 MB
[03/14 23:25:37   2003] (I)       Loading and dumping file time : 0.57 seconds
[03/14 23:25:37   2003] (I)       ============= Initialization =============
[03/14 23:25:37   2003] (I)       total 2D Cap : 15767376 = (6532309 H, 9235067 V)
[03/14 23:25:37   2003] [NR-eagl] Layer group 2: route 44411 net(s) in layer range [2, 8]
[03/14 23:25:37   2003] (I)       ============  Phase 1a Route ============
[03/14 23:25:38   2003] (I)       Phase 1a runs 0.20 seconds
[03/14 23:25:38   2003] (I)       blkAvoiding Routing :  time=0.05  numBlkSegs=0
[03/14 23:25:38   2003] (I)       Usage: 757561 = (345114 H, 412447 V) = (5.28% H, 4.47% V) = (6.212e+05um H, 7.424e+05um V)
[03/14 23:25:38   2003] (I)       
[03/14 23:25:38   2003] (I)       ============  Phase 1b Route ============
[03/14 23:25:38   2003] (I)       Phase 1b runs 0.05 seconds
[03/14 23:25:38   2003] (I)       Usage: 757564 = (345114 H, 412450 V) = (5.28% H, 4.47% V) = (6.212e+05um H, 7.424e+05um V)
[03/14 23:25:38   2003] (I)       
[03/14 23:25:38   2003] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.363615e+06um
[03/14 23:25:38   2003] (I)       ============  Phase 1c Route ============
[03/14 23:25:38   2003] (I)       Level2 Grid: 103 x 136
[03/14 23:25:38   2004] (I)       Phase 1c runs 0.05 seconds
[03/14 23:25:38   2004] (I)       Usage: 757568 = (345114 H, 412454 V) = (5.28% H, 4.47% V) = (6.212e+05um H, 7.424e+05um V)
[03/14 23:25:38   2004] (I)       
[03/14 23:25:38   2004] (I)       ============  Phase 1d Route ============
[03/14 23:25:38   2004] (I)       Usage: 757568 = (345114 H, 412454 V) = (5.28% H, 4.47% V) = (6.212e+05um H, 7.424e+05um V)
[03/14 23:25:38   2004] (I)       
[03/14 23:25:38   2004] (I)       ============  Phase 1e Route ============
[03/14 23:25:38   2004] (I)       Phase 1e runs 0.02 seconds
[03/14 23:25:38   2004] (I)       Usage: 757568 = (345114 H, 412454 V) = (5.28% H, 4.47% V) = (6.212e+05um H, 7.424e+05um V)
[03/14 23:25:38   2004] (I)       
[03/14 23:25:38   2004] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.363622e+06um
[03/14 23:25:38   2004] [NR-eagl] 
[03/14 23:25:38   2004] (I)       ============  Phase 1l Route ============
[03/14 23:25:38   2004] (I)       dpBasedLA: time=0.24  totalOF=3012  totalVia=308225  totalWL=757559  total(Via+WL)=1065784 
[03/14 23:25:38   2004] (I)       Total Global Routing Runtime: 0.90 seconds
[03/14 23:25:38   2004] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:25:38   2004] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 23:25:38   2004] (I)       
[03/14 23:25:38   2004] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 23:25:38   2004] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/14 23:25:38   2004] 
[03/14 23:25:38   2004] ** np local hotspot detection info verbose **
[03/14 23:25:38   2004] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/14 23:25:38   2004] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/14 23:25:38   2004] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/14 23:25:38   2004] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/14 23:25:38   2004] 
[03/14 23:25:38   2004] describeCongestion: hCong = 0.00 vCong = 0.00
[03/14 23:25:38   2004] Skipped repairing congestion.
[03/14 23:25:38   2004] (I)       ============= track Assignment ============
[03/14 23:25:38   2004] (I)       extract Global 3D Wires
[03/14 23:25:38   2004] (I)       Extract Global WL : time=0.03
[03/14 23:25:38   2004] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 23:25:38   2004] (I)       Initialization real time=0.05 seconds
[03/14 23:25:39   2005] (I)       Kernel real time=0.52 seconds
[03/14 23:25:39   2005] (I)       End Greedy Track Assignment
[03/14 23:25:39   2005] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 154558
[03/14 23:25:39   2005] [NR-eagl] Layer2(M2)(V) length: 3.561935e+05um, number of vias: 219796
[03/14 23:25:39   2005] [NR-eagl] Layer3(M3)(H) length: 4.147826e+05um, number of vias: 15362
[03/14 23:25:39   2005] [NR-eagl] Layer4(M4)(V) length: 2.065518e+05um, number of vias: 6231
[03/14 23:25:39   2005] [NR-eagl] Layer5(M5)(H) length: 2.037085e+05um, number of vias: 2454
[03/14 23:25:39   2005] [NR-eagl] Layer6(M6)(V) length: 1.849811e+05um, number of vias: 281
[03/14 23:25:39   2005] [NR-eagl] Layer7(M7)(H) length: 1.066780e+04um, number of vias: 348
[03/14 23:25:39   2005] [NR-eagl] Layer8(M8)(V) length: 9.722565e+03um, number of vias: 0
[03/14 23:25:39   2005] [NR-eagl] Total length: 1.386608e+06um, number of vias: 399030
[03/14 23:25:39   2005] End of congRepair (cpu=0:00:02.9, real=0:00:02.0)
[03/14 23:25:39   2005] Start to check current routing status for nets...
[03/14 23:25:39   2005] Using hname+ instead name for net compare
[03/14 23:25:40   2005] All nets are already routed correctly.
[03/14 23:25:40   2005] End to check current routing status for nets (mem=1552.4M)
[03/14 23:25:40   2005] Extraction called for design 'fullchip' of instances=38712 and nets=45987 using extraction engine 'preRoute' .
[03/14 23:25:40   2005] PreRoute RC Extraction called for design fullchip.
[03/14 23:25:40   2005] RC Extraction called in multi-corner(2) mode.
[03/14 23:25:40   2005] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:25:40   2005] RCMode: PreRoute
[03/14 23:25:40   2005]       RC Corner Indexes            0       1   
[03/14 23:25:40   2005] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:25:40   2005] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:25:40   2005] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:25:40   2005] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:25:40   2005] Shrink Factor                : 1.00000
[03/14 23:25:40   2005] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:25:40   2005] Using capacitance table file ...
[03/14 23:25:40   2005] Updating RC grid for preRoute extraction ...
[03/14 23:25:40   2005] Initializing multi-corner capacitance tables ... 
[03/14 23:25:40   2006] Initializing multi-corner resistance tables ...
[03/14 23:25:40   2006] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1552.387M)
[03/14 23:25:42   2008] Compute RC Scale Done ...
[03/14 23:25:42   2008] **optDesign ... cpu = 0:16:06, real = 0:16:10, mem = 1545.3M, totSessionCpu=0:33:28 **
[03/14 23:25:42   2008] Include MVT Delays for Hold Opt
[03/14 23:25:42   2008] #################################################################################
[03/14 23:25:42   2008] # Design Stage: PreRoute
[03/14 23:25:42   2008] # Design Name: fullchip
[03/14 23:25:42   2008] # Design Mode: 65nm
[03/14 23:25:42   2008] # Analysis Mode: MMMC Non-OCV 
[03/14 23:25:42   2008] # Parasitics Mode: No SPEF/RCDB
[03/14 23:25:42   2008] # Signoff Settings: SI Off 
[03/14 23:25:42   2008] #################################################################################
[03/14 23:25:44   2010] AAE_INFO: 1 threads acquired from CTE.
[03/14 23:25:44   2010] Calculate delays in BcWc mode...
[03/14 23:25:44   2010] Topological Sorting (CPU = 0:00:00.1, MEM = 1558.5M, InitMEM = 1552.6M)
[03/14 23:25:52   2018] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:25:52   2018] End delay calculation. (MEM=1632.5 CPU=0:00:07.6 REAL=0:00:08.0)
[03/14 23:25:52   2018] *** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1632.5M) ***
[03/14 23:25:53   2019] Leakage Power Opt: re-selecting buf/inv list 
[03/14 23:25:53   2019] Summary for sequential cells idenfication: 
[03/14 23:25:53   2019] Identified SBFF number: 199
[03/14 23:25:53   2019] Identified MBFF number: 0
[03/14 23:25:53   2019] Not identified SBFF number: 0
[03/14 23:25:53   2019] Not identified MBFF number: 0
[03/14 23:25:53   2019] Number of sequential cells which are not FFs: 104
[03/14 23:25:53   2019] 
[03/14 23:25:54   2019] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:25:54   2019] optDesignOneStep: Leakage Power Flow
[03/14 23:25:54   2019] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:25:54   2019] Begin: GigaOpt DRV Optimization
[03/14 23:25:54   2019] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[03/14 23:25:54   2019] Info: 130 clock nets excluded from IPO operation.
[03/14 23:25:54   2020] Summary for sequential cells idenfication: 
[03/14 23:25:54   2020] Identified SBFF number: 199
[03/14 23:25:54   2020] Identified MBFF number: 0
[03/14 23:25:54   2020] Not identified SBFF number: 0
[03/14 23:25:54   2020] Not identified MBFF number: 0
[03/14 23:25:54   2020] Number of sequential cells which are not FFs: 104
[03/14 23:25:54   2020] 
[03/14 23:25:54   2020] PhyDesignGrid: maxLocalDensity 3.00
[03/14 23:25:54   2020] #spOpts: N=65 
[03/14 23:25:54   2020] Core basic site is core
[03/14 23:25:54   2020] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:26:00   2025] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:26:00   2025] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/14 23:26:00   2025] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:26:00   2025] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/14 23:26:00   2025] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:26:00   2025] DEBUG: @coeDRVCandCache::init.
[03/14 23:26:00   2026] Info: violation cost 23.774208 (cap = 6.647398, tran = 16.126808, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[03/14 23:26:00   2026] |    98   |   307   |    44   |     44  |     0   |     0   |     0   |     0   | -28.92 |          0|          0|          0|  18.13  |            |           |
[03/14 23:26:04   2030] Info: violation cost 8.535449 (cap = 0.000000, tran = 8.535449, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:26:04   2030] |     9   |   632   |     0   |      0  |     0   |     0   |     0   |     0   | -28.96 |         41|          0|        105|  18.14  |   0:00:04.0|    1727.9M|
[03/14 23:26:04   2030] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:26:04   2030] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -28.96 |          0|          0|          9|  18.14  |   0:00:00.0|    1727.9M|
[03/14 23:26:04   2030] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:26:04   2030] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -28.96 |          0|          0|          0|  18.14  |   0:00:00.0|    1727.9M|
[03/14 23:26:04   2030] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:26:04   2030] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:26:04   2030] Layer 7 has 4 constrained nets 
[03/14 23:26:04   2030] **** End NDR-Layer Usage Statistics ****
[03/14 23:26:04   2030] 
[03/14 23:26:04   2030] *** Finish DRV Fixing (cpu=0:00:05.3 real=0:00:05.0 mem=1727.9M) ***
[03/14 23:26:04   2030] 
[03/14 23:26:05   2031] *** Starting refinePlace (0:33:51 mem=1759.9M) ***
[03/14 23:26:05   2031] Total net bbox length = 1.269e+06 (5.788e+05 6.904e+05) (ext = 1.814e+05)
[03/14 23:26:05   2031] default core: bins with density >  0.75 = 3.04 % ( 102 / 3350 )
[03/14 23:26:05   2031] Density distribution unevenness ratio = 69.008%
[03/14 23:26:05   2031] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1759.9MB) @(0:33:51 - 0:33:51).
[03/14 23:26:05   2031] Starting refinePlace ...
[03/14 23:26:05   2031] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:26:05   2031] default core: bins with density >  0.75 = 2.93 % ( 98 / 3350 )
[03/14 23:26:05   2031] Density distribution unevenness ratio = 68.556%
[03/14 23:26:06   2032]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:26:06   2032] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=1759.9MB) @(0:33:51 - 0:33:53).
[03/14 23:26:06   2032] Move report: preRPlace moves 91 insts, mean move: 0.65 um, max move: 4.80 um
[03/14 23:26:06   2032] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC7669_n197): (398.00, 847.00) --> (395.00, 845.20)
[03/14 23:26:06   2032] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
[03/14 23:26:06   2032] wireLenOptFixPriorityInst 0 inst fixed
[03/14 23:26:07   2032] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:26:07   2032] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1759.9MB) @(0:33:53 - 0:33:53).
[03/14 23:26:07   2033] Move report: Detail placement moves 91 insts, mean move: 0.65 um, max move: 4.80 um
[03/14 23:26:07   2033] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC7669_n197): (398.00, 847.00) --> (395.00, 845.20)
[03/14 23:26:07   2033] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1759.9MB
[03/14 23:26:07   2033] Statistics of distance of Instance movement in refine placement:
[03/14 23:26:07   2033]   maximum (X+Y) =         4.80 um
[03/14 23:26:07   2033]   inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC7669_n197) with max move: (398, 847) -> (395, 845.2)
[03/14 23:26:07   2033]   mean    (X+Y) =         0.65 um
[03/14 23:26:07   2033] Summary Report:
[03/14 23:26:07   2033] Instances move: 91 (out of 38750 movable)
[03/14 23:26:07   2033] Mean displacement: 0.65 um
[03/14 23:26:07   2033] Max displacement: 4.80 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC7669_n197) (398, 847) -> (395, 845.2)
[03/14 23:26:07   2033] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
[03/14 23:26:07   2033] Total instances moved : 91
[03/14 23:26:07   2033] Total net bbox length = 1.269e+06 (5.789e+05 6.904e+05) (ext = 1.814e+05)
[03/14 23:26:07   2033] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1759.9MB
[03/14 23:26:07   2033] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=1759.9MB) @(0:33:51 - 0:33:53).
[03/14 23:26:07   2033] *** Finished refinePlace (0:33:53 mem=1759.9M) ***
[03/14 23:26:07   2033] Finished re-routing un-routed nets (0:00:00.0 1759.9M)
[03/14 23:26:07   2033] 
[03/14 23:26:07   2033] 
[03/14 23:26:07   2033] Density : 0.1814
[03/14 23:26:07   2033] Max route overflow : 0.0000
[03/14 23:26:07   2033] 
[03/14 23:26:07   2033] 
[03/14 23:26:07   2033] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=1759.9M) ***
[03/14 23:26:07   2033] DEBUG: @coeDRVCandCache::cleanup.
[03/14 23:26:07   2033] End: GigaOpt DRV Optimization
[03/14 23:26:07   2033] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/14 23:26:07   2033] Leakage Power Opt: resetting the buf/inv selection
[03/14 23:26:07   2033] ** Profile ** Start :  cpu=0:00:00.0, mem=1581.3M
[03/14 23:26:07   2033] ** Profile ** Other data :  cpu=0:00:00.2, mem=1581.3M
[03/14 23:26:08   2034] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1591.3M
[03/14 23:26:08   2034] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1591.3M
[03/14 23:26:08   2034] 
------------------------------------------------------------
     Summary (cpu=0.23min real=0.22min mem=1581.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.961 | -28.961 | -0.177  |
|           TNS (ns):| -7801.2 | -7793.4 | -42.300 |
|    Violating Paths:|  3935   |  3718   |   941   |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    105 (105)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.144%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1591.3M
[03/14 23:26:08   2034] **optDesign ... cpu = 0:16:33, real = 0:16:36, mem = 1581.3M, totSessionCpu=0:33:55 **
[03/14 23:26:08   2034] *** Timing NOT met, worst failing slack is -28.961
[03/14 23:26:08   2034] *** Check timing (0:00:00.0)
[03/14 23:26:08   2034] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:26:08   2034] optDesignOneStep: Leakage Power Flow
[03/14 23:26:08   2034] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:26:08   2034] Begin: GigaOpt Optimization in WNS mode
[03/14 23:26:08   2035] Info: 130 clock nets excluded from IPO operation.
[03/14 23:26:08   2035] PhyDesignGrid: maxLocalDensity 1.00
[03/14 23:26:08   2035] #spOpts: N=65 
[03/14 23:26:12   2038] *info: 130 clock nets excluded
[03/14 23:26:12   2038] *info: 2 special nets excluded.
[03/14 23:26:12   2038] *info: 1551 no-driver nets excluded.
[03/14 23:26:13   2040] ** GigaOpt Optimizer WNS Slack -28.961 TNS Slack -7801.168 Density 18.14
[03/14 23:26:13   2040] Optimizer WNS Pass 0
[03/14 23:26:14   2040] Active Path Group: reg2reg  
[03/14 23:26:14   2040] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:26:14   2040] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:26:14   2040] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:26:14   2040] | -28.961|  -28.961|-7793.387|-7801.168|    18.14%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
[03/14 23:26:14   2040] | -28.893|  -28.893|-7792.640|-7800.422|    18.14%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:14   2040] | -28.885|  -28.885|-7792.002|-7799.783|    18.14%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:14   2040] | -28.846|  -28.846|-7791.215|-7798.997|    18.14%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:14   2040] | -28.815|  -28.815|-7789.959|-7797.741|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:15   2041] | -28.796|  -28.796|-7789.389|-7797.171|    18.15%|   0:00:01.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:15   2041] | -28.780|  -28.780|-7787.918|-7795.700|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:15   2041] | -28.771|  -28.771|-7787.325|-7795.106|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:15   2041] | -28.760|  -28.760|-7787.208|-7794.990|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:26:15   2041] | -28.750|  -28.750|-7786.281|-7794.062|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:15   2041] | -28.737|  -28.737|-7786.597|-7794.379|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:15   2041] | -28.725|  -28.725|-7785.305|-7793.086|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:26:15   2041] | -28.709|  -28.709|-7785.161|-7792.942|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:15   2042] | -28.708|  -28.708|-7785.214|-7792.996|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:16   2042] | -28.709|  -28.709|-7784.616|-7792.397|    18.15%|   0:00:01.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:16   2042] | -28.691|  -28.691|-7784.640|-7792.421|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:16   2042] | -28.683|  -28.683|-7783.982|-7791.763|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:16   2042] | -28.668|  -28.668|-7783.471|-7791.253|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:16   2042] | -28.657|  -28.657|-7782.949|-7790.730|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:16   2042] | -28.650|  -28.650|-7782.810|-7790.591|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:16   2042] | -28.644|  -28.644|-7782.142|-7789.923|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:16   2042] | -28.637|  -28.637|-7782.169|-7789.951|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:16   2042] | -28.638|  -28.638|-7781.881|-7789.662|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:16   2042] | -28.629|  -28.629|-7782.037|-7789.819|    18.15%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:17   2043] | -28.613|  -28.613|-7781.348|-7789.130|    18.16%|   0:00:01.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:26:17   2043] | -28.596|  -28.596|-7779.814|-7787.596|    18.16%|   0:00:00.0| 1715.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:17   2043] | -28.593|  -28.593|-7779.496|-7787.277|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:18   2044] | -28.580|  -28.580|-7776.055|-7783.836|    18.16%|   0:00:01.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
[03/14 23:26:18   2044] | -28.571|  -28.571|-7775.646|-7783.428|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:18   2044] | -28.562|  -28.562|-7774.042|-7781.824|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
[03/14 23:26:18   2044] | -28.558|  -28.558|-7773.795|-7781.576|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
[03/14 23:26:18   2044] | -28.553|  -28.553|-7773.675|-7781.457|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:18   2044] | -28.546|  -28.546|-7773.672|-7781.454|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:18   2044] | -28.538|  -28.538|-7772.603|-7780.384|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:18   2044] | -28.531|  -28.531|-7772.282|-7780.063|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:26:18   2044] | -28.521|  -28.521|-7771.983|-7779.765|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:18   2044] | -28.521|  -28.521|-7771.427|-7779.208|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:19   2045] | -28.513|  -28.513|-7771.181|-7778.962|    18.16%|   0:00:01.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:26:19   2045] | -28.507|  -28.507|-7770.717|-7778.498|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:19   2045] | -28.505|  -28.505|-7770.309|-7778.090|    18.16%|   0:00:00.0| 1716.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:19   2045] | -28.497|  -28.497|-7770.055|-7777.837|    18.16%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:19   2045] | -28.489|  -28.489|-7769.328|-7777.110|    18.16%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:26:19   2045] | -28.479|  -28.479|-7768.532|-7776.313|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:19   2045] | -28.469|  -28.469|-7768.035|-7775.816|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:19   2045] | -28.461|  -28.461|-7766.363|-7774.145|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:26:20   2046] | -28.450|  -28.450|-7765.349|-7773.131|    18.17%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
[03/14 23:26:20   2046] | -28.431|  -28.431|-7764.233|-7772.014|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
[03/14 23:26:20   2046] | -28.424|  -28.424|-7763.267|-7771.048|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:20   2046] | -28.416|  -28.416|-7761.966|-7769.748|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
[03/14 23:26:20   2046] | -28.408|  -28.408|-7761.101|-7768.882|    18.17%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:21   2047] | -28.400|  -28.400|-7760.480|-7768.262|    18.17%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:26:21   2047] | -28.390|  -28.390|-7759.555|-7767.337|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:21   2047] | -28.378|  -28.378|-7758.204|-7765.986|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:21   2047] | -28.367|  -28.367|-7757.768|-7765.549|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:26:21   2047] | -28.350|  -28.350|-7755.386|-7763.167|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:26:22   2048] | -28.342|  -28.342|-7754.652|-7762.433|    18.18%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:22   2048] | -28.334|  -28.334|-7754.094|-7761.875|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:22   2048] | -28.323|  -28.323|-7751.045|-7758.827|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:22   2048] | -28.316|  -28.316|-7750.477|-7758.258|    18.18%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:23   2049] | -28.305|  -28.305|-7749.321|-7757.102|    18.19%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:26:23   2049] | -28.294|  -28.294|-7748.393|-7756.174|    18.19%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:23   2049] | -28.286|  -28.286|-7747.994|-7755.776|    18.19%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:23   2049] | -28.278|  -28.278|-7746.715|-7754.496|    18.19%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:26:23   2049] | -28.270|  -28.270|-7745.872|-7753.653|    18.19%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:26:24   2050] | -28.264|  -28.264|-7744.572|-7752.353|    18.20%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:24   2050] | -28.254|  -28.254|-7744.209|-7751.991|    18.20%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:24   2050] | -28.244|  -28.244|-7742.882|-7750.664|    18.20%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:25   2051] | -28.237|  -28.237|-7742.054|-7749.835|    18.20%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:25   2051] | -28.229|  -28.229|-7741.338|-7749.119|    18.20%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:25   2051] | -28.221|  -28.221|-7740.478|-7748.259|    18.20%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:26:25   2051] | -28.214|  -28.214|-7740.129|-7747.911|    18.20%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:25   2051] | -28.206|  -28.206|-7739.182|-7746.963|    18.21%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
[03/14 23:26:26   2052] | -28.197|  -28.197|-7738.409|-7746.191|    18.21%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:26   2052] | -28.189|  -28.189|-7737.344|-7745.125|    18.21%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:26   2052] | -28.181|  -28.181|-7736.694|-7744.476|    18.21%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:27   2053] | -28.173|  -28.173|-7736.423|-7744.204|    18.21%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/14 23:26:27   2053] | -28.165|  -28.165|-7735.046|-7742.827|    18.22%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:26:27   2053] | -28.157|  -28.157|-7734.252|-7742.034|    18.22%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:27   2053] | -28.149|  -28.149|-7733.957|-7741.738|    18.22%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:28   2054] | -28.141|  -28.141|-7733.172|-7740.954|    18.22%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:28   2054] | -28.131|  -28.131|-7732.566|-7740.348|    18.22%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:26:29   2055] | -28.119|  -28.119|-7730.569|-7738.351|    18.22%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:29   2055] | -28.107|  -28.107|-7729.526|-7737.307|    18.23%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:30   2056] | -28.097|  -28.097|-7727.917|-7735.698|    18.23%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:30   2056] | -28.089|  -28.089|-7727.157|-7734.938|    18.23%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:30   2056] | -28.080|  -28.080|-7726.338|-7734.120|    18.23%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:30   2056] | -28.071|  -28.071|-7725.818|-7733.599|    18.23%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:26:31   2057] | -28.068|  -28.068|-7724.792|-7732.573|    18.24%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:31   2057] | -28.060|  -28.060|-7723.551|-7731.333|    18.24%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:32   2057] | -28.050|  -28.050|-7723.064|-7730.846|    18.24%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:26:32   2058] | -28.045|  -28.045|-7721.570|-7729.351|    18.24%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:26:32   2058] | -28.035|  -28.035|-7721.437|-7729.219|    18.24%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:33   2058] | -28.027|  -28.027|-7720.405|-7728.187|    18.25%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:33   2059] | -28.020|  -28.020|-7719.110|-7726.891|    18.25%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/14 23:26:33   2059] | -28.024|  -28.024|-7718.777|-7726.558|    18.25%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:33   2059] | -28.007|  -28.007|-7718.539|-7726.320|    18.25%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:34   2060] | -27.998|  -27.998|-7717.543|-7725.325|    18.25%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:34   2060] | -27.988|  -27.988|-7716.706|-7724.487|    18.25%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:26:35   2061] | -27.986|  -27.986|-7715.753|-7723.535|    18.26%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:35   2061] | -27.986|  -27.986|-7715.523|-7723.304|    18.26%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:36   2062] | -27.978|  -27.978|-7715.259|-7723.041|    18.26%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:36   2062] | -27.976|  -27.976|-7715.021|-7722.802|    18.26%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:36   2062] | -27.976|  -27.976|-7714.741|-7722.522|    18.26%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:37   2063] | -27.973|  -27.973|-7714.354|-7722.135|    18.26%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:37   2063] | -27.964|  -27.964|-7713.978|-7721.759|    18.26%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_10_/D |
[03/14 23:26:37   2063] | -27.956|  -27.956|-7712.517|-7720.299|    18.27%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:37   2063] | -27.950|  -27.950|-7711.971|-7719.752|    18.27%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:37   2063] | -27.950|  -27.950|-7711.595|-7719.376|    18.27%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:37   2063] | -27.942|  -27.942|-7711.409|-7719.190|    18.27%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:26:38   2064] | -27.939|  -27.939|-7710.456|-7718.237|    18.27%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:38   2064] | -27.939|  -27.939|-7710.423|-7718.204|    18.27%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:38   2064] | -27.935|  -27.935|-7709.781|-7717.562|    18.27%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:39   2064] | -27.931|  -27.931|-7709.442|-7717.224|    18.27%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:39   2065] | -27.928|  -27.928|-7709.417|-7717.198|    18.28%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:39   2065] | -27.920|  -27.920|-7709.020|-7716.801|    18.28%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:40   2066] | -27.912|  -27.912|-7706.423|-7714.205|    18.28%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:26:40   2066] | -27.904|  -27.904|-7706.222|-7714.003|    18.28%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:40   2066] | -27.900|  -27.900|-7705.880|-7713.662|    18.28%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:40   2066] | -27.898|  -27.898|-7705.328|-7713.109|    18.28%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:41   2067] | -27.890|  -27.890|-7704.734|-7712.516|    18.28%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:26:41   2067] | -27.882|  -27.882|-7704.317|-7712.098|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:42   2068] | -27.879|  -27.879|-7703.022|-7710.804|    18.29%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:26:42   2068] | -27.875|  -27.875|-7702.865|-7710.647|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:42   2068] | -27.875|  -27.875|-7702.771|-7710.553|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:42   2068] | -27.875|  -27.875|-7702.742|-7710.523|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:42   2068] | -27.868|  -27.868|-7702.614|-7710.396|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:43   2069] | -27.870|  -27.870|-7702.427|-7710.208|    18.29%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:43   2069] | -27.868|  -27.868|-7702.120|-7709.901|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:43   2069] | -27.863|  -27.863|-7702.012|-7709.793|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:44   2069] | -27.868|  -27.868|-7701.402|-7709.184|    18.29%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:44   2070] | -27.861|  -27.861|-7701.260|-7709.042|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:44   2070] | -27.853|  -27.853|-7701.042|-7708.824|    18.29%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:26:45   2070] | -27.857|  -27.857|-7700.315|-7708.097|    18.29%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:45   2071] | -27.846|  -27.846|-7700.043|-7707.824|    18.29%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:45   2071] | -27.846|  -27.846|-7699.611|-7707.393|    18.29%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:45   2071] | -27.840|  -27.840|-7699.381|-7707.163|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:46   2072] | -27.842|  -27.842|-7699.031|-7706.812|    18.30%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_14_/D |
[03/14 23:26:46   2072] | -27.837|  -27.837|-7698.825|-7706.606|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:46   2072] | -27.837|  -27.837|-7698.620|-7706.401|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:46   2072] | -27.834|  -27.834|-7698.461|-7706.242|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:46   2072] | -27.834|  -27.834|-7698.223|-7706.004|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:46   2072] | -27.826|  -27.826|-7697.988|-7705.769|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:47   2073] | -27.830|  -27.830|-7697.408|-7705.190|    18.30%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:47   2073] | -27.822|  -27.822|-7697.277|-7705.059|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:47   2073] | -27.825|  -27.825|-7697.102|-7704.884|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:47   2073] | -27.820|  -27.820|-7696.975|-7704.757|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:48   2074] | -27.812|  -27.812|-7696.452|-7704.233|    18.30%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:26:48   2074] | -27.811|  -27.811|-7695.058|-7702.840|    18.30%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:48   2074] | -27.806|  -27.806|-7694.815|-7702.597|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:49   2074] | -27.798|  -27.798|-7694.599|-7702.380|    18.30%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:49   2075] | -27.800|  -27.800|-7694.084|-7701.866|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:50   2076] | -27.797|  -27.797|-7694.020|-7701.801|    18.30%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:50   2076] | -27.796|  -27.796|-7693.711|-7701.493|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:51   2076] | -27.788|  -27.788|-7693.521|-7701.302|    18.30%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:51   2077] | -27.791|  -27.791|-7692.894|-7700.676|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:51   2077] | -27.785|  -27.785|-7692.809|-7700.590|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:52   2077] | -27.784|  -27.784|-7692.421|-7700.202|    18.30%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:52   2077] | -27.779|  -27.779|-7692.321|-7700.103|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:52   2078] | -27.779|  -27.779|-7692.116|-7699.897|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:52   2078] | -27.779|  -27.779|-7692.068|-7699.849|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:52   2078] | -27.772|  -27.772|-7691.910|-7699.691|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:52   2078] | -27.776|  -27.776|-7691.337|-7699.118|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:52   2078] | -27.776|  -27.776|-7691.257|-7699.039|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:53   2079] | -27.775|  -27.775|-7691.249|-7699.031|    18.30%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:53   2079] | -27.772|  -27.772|-7691.081|-7698.862|    18.30%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:53   2079] | -27.767|  -27.767|-7690.834|-7698.616|    18.31%|   0:00:00.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:54   2079] | -27.765|  -27.765|-7690.695|-7698.477|    18.31%|   0:00:01.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:54   2079] | -27.765|  -27.765|-7690.517|-7698.298|    18.31%|   0:00:00.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:26:54   2080] | -27.764|  -27.764|-7690.296|-7698.078|    18.31%|   0:00:00.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:56   2081] | -27.754|  -27.754|-7690.083|-7697.864|    18.31%|   0:00:02.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:26:57   2083] | -27.746|  -27.746|-7689.003|-7696.784|    18.31%|   0:00:01.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:26:59   2084] | -27.744|  -27.744|-7688.439|-7696.221|    18.31%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:26:59   2085] | -27.743|  -27.743|-7687.833|-7695.614|    18.31%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:01   2087] | -27.734|  -27.734|-7687.645|-7695.427|    18.31%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:03   2089] | -27.728|  -27.728|-7686.557|-7694.339|    18.31%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:04   2089] | -27.719|  -27.719|-7685.431|-7693.212|    18.31%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:27:04   2090] | -27.720|  -27.720|-7684.963|-7692.745|    18.31%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:05   2090] | -27.712|  -27.712|-7684.710|-7692.492|    18.31%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:06   2092] | -27.715|  -27.715|-7683.663|-7691.445|    18.31%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:08   2093] | -27.708|  -27.708|-7683.506|-7691.288|    18.31%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:27:09   2094] | -27.708|  -27.708|-7682.552|-7690.333|    18.31%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:11   2097] | -27.701|  -27.701|-7682.408|-7690.189|    18.31%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:11   2097] | -27.704|  -27.704|-7682.265|-7690.047|    18.31%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:13   2098] | -27.695|  -27.695|-7682.109|-7689.891|    18.31%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:27:13   2099] | -27.696|  -27.696|-7681.664|-7689.445|    18.31%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:17   2102] | -27.687|  -27.687|-7681.489|-7689.271|    18.31%|   0:00:04.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:18   2104] | -27.686|  -27.686|-7680.942|-7688.724|    18.31%|   0:00:01.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:19   2104] | -27.677|  -27.677|-7680.712|-7688.494|    18.31%|   0:00:01.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:27:19   2105] | -27.679|  -27.679|-7680.051|-7687.832|    18.32%|   0:00:00.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:20   2105] | -27.672|  -27.672|-7679.587|-7687.368|    18.32%|   0:00:01.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:20   2106] | -27.669|  -27.669|-7679.611|-7687.393|    18.32%|   0:00:00.0| 1758.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:21   2106] | -27.667|  -27.667|-7679.315|-7687.096|    18.32%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:27:21   2107] | -27.666|  -27.666|-7678.963|-7686.745|    18.32%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:23   2109] | -27.661|  -27.661|-7678.716|-7686.498|    18.32%|   0:00:02.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:27:23   2109] | -27.664|  -27.664|-7678.396|-7686.177|    18.32%|   0:00:00.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:27:24   2109] | -27.662|  -27.662|-7678.318|-7686.099|    18.32%|   0:00:01.0| 1720.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:27:24   2110] | -27.674|  -27.674|-7676.070|-7683.851|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:27:24   2110] | -27.660|  -27.660|-7677.282|-7685.064|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:27:25   2111] | -27.654|  -27.654|-7676.943|-7684.725|    18.32%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:27   2113] | -27.657|  -27.657|-7676.638|-7684.420|    18.32%|   0:00:02.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:27   2113] | -27.653|  -27.653|-7676.579|-7684.360|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:28   2113] | -27.655|  -27.655|-7676.544|-7684.326|    18.32%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:28   2114] | -27.649|  -27.649|-7676.220|-7684.002|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:29   2115] | -27.647|  -27.647|-7676.345|-7684.126|    18.32%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:29   2115] | -27.651|  -27.651|-7676.321|-7684.103|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:29   2115] | -27.647|  -27.647|-7676.279|-7684.061|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:30   2115] | -27.647|  -27.647|-7676.247|-7684.029|    18.32%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:31   2117] | -27.643|  -27.643|-7676.195|-7683.977|    18.32%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:31   2117] | -27.648|  -27.648|-7675.869|-7683.650|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:32   2117] | -27.644|  -27.644|-7675.827|-7683.608|    18.32%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:32   2118] | -27.643|  -27.643|-7675.799|-7683.581|    18.32%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:32   2118] | -27.648|  -27.648|-7675.764|-7683.545|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:33   2118] | -27.643|  -27.643|-7675.682|-7683.463|    18.33%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:34   2119] | -27.643|  -27.643|-7675.650|-7683.431|    18.33%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:35   2120] | -27.643|  -27.643|-7675.651|-7683.432|    18.33%|   0:00:01.0| 1739.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:35   2120] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:27:35   2120] 
[03/14 23:27:35   2120] *** Finish Core Optimize Step (cpu=0:01:21 real=0:01:21 mem=1739.6M) ***
[03/14 23:27:35   2121] Active Path Group: default 
[03/14 23:27:35   2121] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:27:35   2121] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:27:35   2121] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:27:35   2121] |  -0.177|  -27.643| -42.380|-7683.432|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/14 23:27:35   2121] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_15_/E                             |
[03/14 23:27:35   2121] |  -0.163|  -27.643| -36.978|-7682.891|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign1_reg_11_/D |
[03/14 23:27:35   2121] |  -0.140|  -27.642| -27.650|-7682.869|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_5_/D  |
[03/14 23:27:35   2121] |  -0.133|  -27.642| -27.026|-7682.869|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_5_/D  |
[03/14 23:27:35   2121] |  -0.122|  -27.642| -26.733|-7682.869|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/14 23:27:35   2121] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_72_/D                           |
[03/14 23:27:35   2121] |  -0.108|  -27.642| -24.605|-7680.741|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/14 23:27:35   2121] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_15_/E                             |
[03/14 23:27:35   2121] |  -0.071|  -27.642| -17.477|-7672.906|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:27:35   2121] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 23:27:36   2121] |  -0.057|  -27.642| -13.743|-7672.347|    18.33%|   0:00:01.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:27:36   2121] |        |         |        |         |          |            |        |          |         | q7_reg_18_/E                                       |
[03/14 23:27:36   2121] |  -0.048|  -27.642|  -9.568|-7669.303|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:27:36   2121] |        |         |        |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/14 23:27:36   2121] |  -0.039|  -27.642|  -8.987|-7669.305|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:27:36   2121] |        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/14 23:27:36   2122] |  -0.038|  -27.642|  -2.995|-7667.527|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
[03/14 23:27:36   2122] |  -0.028|  -27.642|  -2.195|-7667.376|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
[03/14 23:27:37   2122] |  -0.018|  -27.642|  -0.656|-7659.031|    18.33%|   0:00:01.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:27:37   2122] |        |         |        |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/14 23:27:37   2122] |  -0.010|  -27.642|  -0.315|-7659.027|    18.33%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:27:37   2122] |        |         |        |         |          |            |        |          |         | q8_reg_15_/D                                       |
[03/14 23:27:38   2123] |  -0.002|  -27.642|  -0.009|-7658.734|    18.33%|   0:00:01.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:27:38   2123] |        |         |        |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/14 23:27:38   2123] |   0.006|  -27.642|   0.000|-7652.504|    18.34%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:27:38   2123] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/14 23:27:38   2123] |   0.014|  -27.642|   0.000|-7648.132|    18.34%|   0:00:00.0| 1739.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/14 23:27:38   2123] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_59_/D                           |
[03/14 23:27:38   2124] |   0.021|  -27.642|   0.000|-7623.111|    18.34%|   0:00:00.0| 1739.6M|        NA|       NA| NA                                                 |
[03/14 23:27:38   2124] |   0.021|  -27.642|   0.000|-7623.111|    18.34%|   0:00:00.0| 1739.6M|   WC_VIEW|       NA| NA                                                 |
[03/14 23:27:38   2124] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:27:38   2124] 
[03/14 23:27:38   2124] *** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=1739.6M) ***
[03/14 23:27:38   2124] 
[03/14 23:27:38   2124] *** Finished Optimize Step Cumulative (cpu=0:01:24 real=0:01:24 mem=1739.6M) ***
[03/14 23:27:38   2124] ** GigaOpt Optimizer WNS Slack -27.642 TNS Slack -7623.111 Density 18.34
[03/14 23:27:38   2124] *** Starting refinePlace (0:35:25 mem=1755.7M) ***
[03/14 23:27:39   2124] Total net bbox length = 1.271e+06 (5.800e+05 6.910e+05) (ext = 1.814e+05)
[03/14 23:27:39   2124] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:27:39   2124] default core: bins with density >  0.75 = 3.16 % ( 106 / 3350 )
[03/14 23:27:39   2124] Density distribution unevenness ratio = 69.019%
[03/14 23:27:39   2124] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1755.7MB) @(0:35:25 - 0:35:25).
[03/14 23:27:39   2124] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:27:39   2124] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1755.7MB
[03/14 23:27:39   2124] Starting refinePlace ...
[03/14 23:27:39   2124] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:27:39   2124] default core: bins with density >  0.75 = 3.01 % ( 101 / 3350 )
[03/14 23:27:39   2124] Density distribution unevenness ratio = 68.559%
[03/14 23:27:40   2126]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:27:40   2126] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=1755.7MB) @(0:35:25 - 0:35:26).
[03/14 23:27:40   2126] Move report: preRPlace moves 1795 insts, mean move: 0.56 um, max move: 3.60 um
[03/14 23:27:40   2126] 	Max move on inst (core_instance/sfp_instance/U1634): (199.40, 375.40) --> (201.20, 377.20)
[03/14 23:27:40   2126] 	Length: 10 sites, height: 1 rows, site name: core, cell type: CKXOR2D1
[03/14 23:27:40   2126] Move report: Detail placement moves 1795 insts, mean move: 0.56 um, max move: 3.60 um
[03/14 23:27:40   2126] 	Max move on inst (core_instance/sfp_instance/U1634): (199.40, 375.40) --> (201.20, 377.20)
[03/14 23:27:40   2126] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1755.7MB
[03/14 23:27:40   2126] Statistics of distance of Instance movement in refine placement:
[03/14 23:27:40   2126]   maximum (X+Y) =         3.60 um
[03/14 23:27:40   2126]   inst (core_instance/sfp_instance/U1634) with max move: (199.4, 375.4) -> (201.2, 377.2)
[03/14 23:27:40   2126]   mean    (X+Y) =         0.56 um
[03/14 23:27:40   2126] Summary Report:
[03/14 23:27:40   2126] Instances move: 1795 (out of 39395 movable)
[03/14 23:27:40   2126] Mean displacement: 0.56 um
[03/14 23:27:40   2126] Max displacement: 3.60 um (Instance: core_instance/sfp_instance/U1634) (199.4, 375.4) -> (201.2, 377.2)
[03/14 23:27:40   2126] 	Length: 10 sites, height: 1 rows, site name: core, cell type: CKXOR2D1
[03/14 23:27:40   2126] Total instances moved : 1795
[03/14 23:27:40   2126] Total net bbox length = 1.272e+06 (5.805e+05 6.911e+05) (ext = 1.814e+05)
[03/14 23:27:40   2126] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1755.7MB
[03/14 23:27:40   2126] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=1755.7MB) @(0:35:25 - 0:35:26).
[03/14 23:27:40   2126] *** Finished refinePlace (0:35:26 mem=1755.7M) ***
[03/14 23:27:40   2126] Finished re-routing un-routed nets (0:00:00.0 1755.7M)
[03/14 23:27:40   2126] 
[03/14 23:27:40   2126] 
[03/14 23:27:40   2126] Density : 0.1834
[03/14 23:27:40   2126] Max route overflow : 0.0000
[03/14 23:27:40   2126] 
[03/14 23:27:40   2126] 
[03/14 23:27:40   2126] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=1755.7M) ***
[03/14 23:27:41   2126] ** GigaOpt Optimizer WNS Slack -27.642 TNS Slack -7623.111 Density 18.34
[03/14 23:27:41   2126] Optimizer WNS Pass 1
[03/14 23:27:41   2127] Active Path Group: reg2reg  
[03/14 23:27:41   2127] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:27:41   2127] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:27:41   2127] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:27:41   2127] | -27.642|  -27.642|-7623.111|-7623.111|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:45   2131] | -27.643|  -27.643|-7622.758|-7622.758|    18.34%|   0:00:04.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:45   2131] | -27.639|  -27.639|-7622.712|-7622.712|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:46   2132] | -27.642|  -27.642|-7622.572|-7622.572|    18.34%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:46   2132] | -27.638|  -27.638|-7622.474|-7622.474|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:47   2132] | -27.640|  -27.640|-7622.342|-7622.342|    18.34%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:47   2133] | -27.632|  -27.632|-7622.172|-7622.172|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:48   2134] | -27.632|  -27.632|-7621.455|-7621.455|    18.34%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:49   2134] | -27.631|  -27.631|-7621.466|-7621.466|    18.34%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:27:49   2134] | -27.635|  -27.635|-7619.733|-7619.733|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:27:49   2134] | -27.631|  -27.631|-7621.476|-7621.476|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:27:49   2135] | -27.636|  -27.636|-7619.661|-7619.661|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:27:49   2135] | -27.624|  -27.624|-7619.535|-7619.535|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:27:54   2139] | -27.623|  -27.623|-7619.620|-7619.620|    18.34%|   0:00:05.0| 1774.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:56   2142] | -27.629|  -27.629|-7619.567|-7619.567|    18.34%|   0:00:02.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:27:56   2142] | -27.629|  -27.629|-7619.551|-7619.551|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:27:56   2142] | -27.618|  -27.618|-7619.262|-7619.262|    18.34%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:57   2142] | -27.621|  -27.621|-7619.137|-7619.137|    18.35%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:57   2143] | -27.615|  -27.615|-7618.838|-7618.838|    18.35%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:58   2143] | -27.614|  -27.614|-7618.846|-7618.846|    18.35%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:27:59   2145] | -27.613|  -27.613|-7618.651|-7618.651|    18.35%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:28:00   2145] | -27.611|  -27.611|-7618.464|-7618.464|    18.35%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:00   2146] | -27.608|  -27.608|-7618.180|-7618.180|    18.35%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:01   2146] | -27.611|  -27.611|-7617.941|-7617.941|    18.35%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:01   2146] | -27.608|  -27.608|-7617.899|-7617.899|    18.35%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:01   2147] | -27.606|  -27.606|-7617.847|-7617.847|    18.35%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:01   2147] | -27.603|  -27.603|-7617.799|-7617.799|    18.35%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:02   2148] | -27.606|  -27.606|-7617.501|-7617.501|    18.35%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:08   2154] | -27.603|  -27.603|-7617.454|-7617.454|    18.35%|   0:00:06.0| 1774.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:09   2155] | -27.603|  -27.603|-7617.436|-7617.436|    18.35%|   0:00:01.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:10   2156] | -27.603|  -27.603|-7617.438|-7617.438|    18.35%|   0:00:01.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:10   2156] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:28:10   2156] 
[03/14 23:28:10   2156] *** Finish Core Optimize Step (cpu=0:00:29.0 real=0:00:29.0 mem=1736.6M) ***
[03/14 23:28:10   2156] 
[03/14 23:28:10   2156] *** Finished Optimize Step Cumulative (cpu=0:00:29.1 real=0:00:29.0 mem=1736.6M) ***
[03/14 23:28:10   2156] ** GigaOpt Optimizer WNS Slack -27.603 TNS Slack -7617.438 Density 18.35
[03/14 23:28:10   2156] *** Starting refinePlace (0:35:57 mem=1736.6M) ***
[03/14 23:28:10   2156] Total net bbox length = 1.272e+06 (5.807e+05 6.913e+05) (ext = 1.814e+05)
[03/14 23:28:10   2156] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:28:10   2156] default core: bins with density >  0.75 = 3.22 % ( 108 / 3350 )
[03/14 23:28:10   2156] Density distribution unevenness ratio = 69.018%
[03/14 23:28:10   2156] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1736.6MB) @(0:35:57 - 0:35:57).
[03/14 23:28:10   2156] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:28:10   2156] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1736.6MB
[03/14 23:28:10   2156] Starting refinePlace ...
[03/14 23:28:11   2156] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:28:11   2156] default core: bins with density >  0.75 = 3.07 % ( 103 / 3350 )
[03/14 23:28:11   2156] Density distribution unevenness ratio = 68.554%
[03/14 23:28:12   2158]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:28:12   2158] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:01.0, mem=1742.9MB) @(0:35:57 - 0:35:58).
[03/14 23:28:12   2158] Move report: preRPlace moves 290 insts, mean move: 0.44 um, max move: 2.40 um
[03/14 23:28:12   2158] 	Max move on inst (core_instance/sfp_instance/FE_OCPC8052_n2624): (248.80, 287.20) --> (249.40, 285.40)
[03/14 23:28:12   2158] 	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
[03/14 23:28:12   2158] Move report: Detail placement moves 290 insts, mean move: 0.44 um, max move: 2.40 um
[03/14 23:28:12   2158] 	Max move on inst (core_instance/sfp_instance/FE_OCPC8052_n2624): (248.80, 287.20) --> (249.40, 285.40)
[03/14 23:28:12   2158] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1742.9MB
[03/14 23:28:12   2158] Statistics of distance of Instance movement in refine placement:
[03/14 23:28:12   2158]   maximum (X+Y) =         2.40 um
[03/14 23:28:12   2158]   inst (core_instance/sfp_instance/FE_OCPC8052_n2624) with max move: (248.8, 287.2) -> (249.4, 285.4)
[03/14 23:28:12   2158]   mean    (X+Y) =         0.44 um
[03/14 23:28:12   2158] Summary Report:
[03/14 23:28:12   2158] Instances move: 290 (out of 39420 movable)
[03/14 23:28:12   2158] Mean displacement: 0.44 um
[03/14 23:28:12   2158] Max displacement: 2.40 um (Instance: core_instance/sfp_instance/FE_OCPC8052_n2624) (248.8, 287.2) -> (249.4, 285.4)
[03/14 23:28:12   2158] 	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
[03/14 23:28:12   2158] Total instances moved : 290
[03/14 23:28:12   2158] Total net bbox length = 1.272e+06 (5.807e+05 6.913e+05) (ext = 1.814e+05)
[03/14 23:28:12   2158] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1742.9MB
[03/14 23:28:12   2158] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=1742.9MB) @(0:35:57 - 0:35:58).
[03/14 23:28:12   2158] *** Finished refinePlace (0:35:58 mem=1742.9M) ***
[03/14 23:28:12   2158] Finished re-routing un-routed nets (0:00:00.0 1742.9M)
[03/14 23:28:12   2158] 
[03/14 23:28:12   2158] 
[03/14 23:28:12   2158] Density : 0.1835
[03/14 23:28:12   2158] Max route overflow : 0.0000
[03/14 23:28:12   2158] 
[03/14 23:28:12   2158] 
[03/14 23:28:12   2158] *** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=1742.9M) ***
[03/14 23:28:13   2159] ** GigaOpt Optimizer WNS Slack -27.603 TNS Slack -7617.438 Density 18.35
[03/14 23:28:13   2159] Optimizer WNS Pass 2
[03/14 23:28:13   2159] Active Path Group: reg2reg  
[03/14 23:28:13   2159] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:28:13   2159] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:28:13   2159] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:28:13   2159] | -27.603|  -27.603|-7617.438|-7617.438|    18.35%|   0:00:00.0| 1742.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:18   2164] | -27.595|  -27.595|-7615.428|-7615.428|    18.35%|   0:00:05.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:28:19   2165] | -27.595|  -27.595|-7614.848|-7614.848|    18.36%|   0:00:01.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:28:19   2165] | -27.583|  -27.583|-7615.294|-7615.294|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:28:20   2166] | -27.583|  -27.583|-7615.139|-7615.139|    18.36%|   0:00:01.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:28:20   2166] | -27.576|  -27.576|-7614.682|-7614.682|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:28:21   2167] | -27.567|  -27.567|-7613.605|-7613.605|    18.36%|   0:00:01.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:28:22   2167] | -27.568|  -27.568|-7613.080|-7613.080|    18.36%|   0:00:01.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:28:22   2168] | -27.580|  -27.580|-7613.048|-7613.048|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:28:22   2168] | -27.567|  -27.567|-7612.792|-7612.792|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:28:22   2168] | -27.562|  -27.562|-7612.867|-7612.867|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:28:22   2168] | -27.567|  -27.567|-7612.686|-7612.686|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:28:22   2168] | -27.562|  -27.562|-7612.762|-7612.762|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:28:22   2168] | -27.558|  -27.558|-7612.536|-7612.536|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:23   2169] | -27.555|  -27.555|-7612.160|-7612.160|    18.36%|   0:00:01.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:28:23   2169] | -27.554|  -27.554|-7611.960|-7611.960|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:25   2170] | -27.553|  -27.553|-7611.902|-7611.902|    18.36%|   0:00:02.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:28:25   2170] | -27.552|  -27.552|-7611.902|-7611.902|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:28   2174] | -27.548|  -27.548|-7611.780|-7611.780|    18.36%|   0:00:03.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:28:30   2176] | -27.562|  -27.562|-7611.420|-7611.420|    18.36%|   0:00:02.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/14 23:28:30   2176] | -27.548|  -27.548|-7611.242|-7611.242|    18.36%|   0:00:00.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:31   2177] | -27.540|  -27.540|-7610.488|-7610.488|    18.36%|   0:00:01.0| 1762.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:33   2179] | -27.544|  -27.544|-7609.933|-7609.933|    18.36%|   0:00:02.0| 1739.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:40   2186] | -27.539|  -27.539|-7609.897|-7609.897|    18.36%|   0:00:07.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:40   2186] | -27.540|  -27.540|-7609.896|-7609.896|    18.36%|   0:00:00.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:41   2187] | -27.540|  -27.540|-7609.886|-7609.886|    18.36%|   0:00:01.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:41   2187] | -27.540|  -27.540|-7609.886|-7609.886|    18.36%|   0:00:00.0| 1777.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:42   2187] | -27.540|  -27.540|-7609.886|-7609.886|    18.36%|   0:00:01.0| 1739.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:28:42   2187] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:28:42   2187] 
[03/14 23:28:42   2187] *** Finish Core Optimize Step (cpu=0:00:28.6 real=0:00:29.0 mem=1739.3M) ***
[03/14 23:28:42   2187] 
[03/14 23:28:42   2187] *** Finished Optimize Step Cumulative (cpu=0:00:28.7 real=0:00:29.0 mem=1739.3M) ***
[03/14 23:28:42   2187] ** GigaOpt Optimizer WNS Slack -27.540 TNS Slack -7609.886 Density 18.36
[03/14 23:28:42   2188] *** Starting refinePlace (0:36:28 mem=1739.3M) ***
[03/14 23:28:42   2188] Total net bbox length = 1.272e+06 (5.807e+05 6.915e+05) (ext = 1.814e+05)
[03/14 23:28:42   2188] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:28:42   2188] default core: bins with density >  0.75 = 3.25 % ( 109 / 3350 )
[03/14 23:28:42   2188] Density distribution unevenness ratio = 69.018%
[03/14 23:28:42   2188] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1739.3MB) @(0:36:28 - 0:36:28).
[03/14 23:28:42   2188] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:28:42   2188] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1739.3MB
[03/14 23:28:42   2188] Starting refinePlace ...
[03/14 23:28:42   2188] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:28:42   2188] default core: bins with density >  0.75 =  3.1 % ( 104 / 3350 )
[03/14 23:28:42   2188] Density distribution unevenness ratio = 68.553%
[03/14 23:28:43   2189]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:28:43   2189] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=1745.1MB) @(0:36:28 - 0:36:30).
[03/14 23:28:43   2189] Move report: preRPlace moves 149 insts, mean move: 0.48 um, max move: 2.20 um
[03/14 23:28:43   2189] 	Max move on inst (core_instance/sfp_instance/FE_OCPC8254_n1612): (202.80, 283.60) --> (202.40, 281.80)
[03/14 23:28:43   2189] 	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
[03/14 23:28:43   2189] Move report: Detail placement moves 149 insts, mean move: 0.48 um, max move: 2.20 um
[03/14 23:28:43   2189] 	Max move on inst (core_instance/sfp_instance/FE_OCPC8254_n1612): (202.80, 283.60) --> (202.40, 281.80)
[03/14 23:28:43   2189] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1745.1MB
[03/14 23:28:43   2189] Statistics of distance of Instance movement in refine placement:
[03/14 23:28:43   2189]   maximum (X+Y) =         2.20 um
[03/14 23:28:43   2189]   inst (core_instance/sfp_instance/FE_OCPC8254_n1612) with max move: (202.8, 283.6) -> (202.4, 281.8)
[03/14 23:28:43   2189]   mean    (X+Y) =         0.48 um
[03/14 23:28:43   2189] Summary Report:
[03/14 23:28:43   2189] Instances move: 149 (out of 39433 movable)
[03/14 23:28:43   2189] Mean displacement: 0.48 um
[03/14 23:28:43   2189] Max displacement: 2.20 um (Instance: core_instance/sfp_instance/FE_OCPC8254_n1612) (202.8, 283.6) -> (202.4, 281.8)
[03/14 23:28:43   2189] 	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
[03/14 23:28:43   2189] Total instances moved : 149
[03/14 23:28:44   2189] Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
[03/14 23:28:44   2189] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1745.1MB
[03/14 23:28:44   2189] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=1745.1MB) @(0:36:28 - 0:36:30).
[03/14 23:28:44   2189] *** Finished refinePlace (0:36:30 mem=1745.1M) ***
[03/14 23:28:44   2190] Finished re-routing un-routed nets (0:00:00.0 1745.1M)
[03/14 23:28:44   2190] 
[03/14 23:28:44   2190] 
[03/14 23:28:44   2190] Density : 0.1836
[03/14 23:28:44   2190] Max route overflow : 0.0000
[03/14 23:28:44   2190] 
[03/14 23:28:44   2190] 
[03/14 23:28:44   2190] *** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=1745.1M) ***
[03/14 23:28:44   2190] ** GigaOpt Optimizer WNS Slack -27.540 TNS Slack -7609.886 Density 18.36
[03/14 23:28:44   2190] Optimizer WNS Pass 3
[03/14 23:28:44   2190] Active Path Group: reg2reg  
[03/14 23:28:45   2190] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:28:45   2190] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:28:45   2190] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:28:45   2190] | -27.540|  -27.540|-7609.886|-7609.886|    18.36%|   0:00:01.0| 1745.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:05   2211] | -27.538|  -27.538|-7609.687|-7609.687|    18.36%|   0:00:20.0| 1783.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:06   2211] | -27.538|  -27.538|-7609.686|-7609.686|    18.36%|   0:00:01.0| 1783.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:06   2211] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:29:06   2211] 
[03/14 23:29:06   2211] *** Finish Core Optimize Step (cpu=0:00:21.1 real=0:00:22.0 mem=1783.3M) ***
[03/14 23:29:06   2211] 
[03/14 23:29:06   2211] *** Finished Optimize Step Cumulative (cpu=0:00:21.1 real=0:00:22.0 mem=1783.3M) ***
[03/14 23:29:06   2211] ** GigaOpt Optimizer WNS Slack -27.538 TNS Slack -7609.686 Density 18.36
[03/14 23:29:06   2212] *** Starting refinePlace (0:36:52 mem=1783.3M) ***
[03/14 23:29:06   2212] Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
[03/14 23:29:06   2212] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:29:06   2212] default core: bins with density >  0.75 = 3.25 % ( 109 / 3350 )
[03/14 23:29:06   2212] Density distribution unevenness ratio = 69.018%
[03/14 23:29:06   2212] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1783.3MB) @(0:36:52 - 0:36:52).
[03/14 23:29:06   2212] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:29:06   2212] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1783.3MB
[03/14 23:29:06   2212] Starting refinePlace ...
[03/14 23:29:06   2212] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:29:06   2212] default core: bins with density >  0.75 =  3.1 % ( 104 / 3350 )
[03/14 23:29:06   2212] Density distribution unevenness ratio = 68.553%
[03/14 23:29:06   2212]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:29:06   2212] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1783.3MB) @(0:36:52 - 0:36:53).
[03/14 23:29:06   2212] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:29:06   2212] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:29:06   2212] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1783.3MB
[03/14 23:29:06   2212] Statistics of distance of Instance movement in refine placement:
[03/14 23:29:06   2212]   maximum (X+Y) =         0.00 um
[03/14 23:29:06   2212]   mean    (X+Y) =         0.00 um
[03/14 23:29:06   2212] Summary Report:
[03/14 23:29:06   2212] Instances move: 0 (out of 39431 movable)
[03/14 23:29:06   2212] Mean displacement: 0.00 um
[03/14 23:29:06   2212] Max displacement: 0.00 um 
[03/14 23:29:06   2212] Total instances moved : 0
[03/14 23:29:06   2212] Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
[03/14 23:29:06   2212] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1783.3MB
[03/14 23:29:06   2212] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1783.3MB) @(0:36:52 - 0:36:53).
[03/14 23:29:06   2212] *** Finished refinePlace (0:36:53 mem=1783.3M) ***
[03/14 23:29:07   2213] Finished re-routing un-routed nets (0:00:00.0 1783.3M)
[03/14 23:29:07   2213] 
[03/14 23:29:07   2213] 
[03/14 23:29:07   2213] Density : 0.1836
[03/14 23:29:07   2213] Max route overflow : 0.0000
[03/14 23:29:07   2213] 
[03/14 23:29:07   2213] 
[03/14 23:29:07   2213] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1783.3M) ***
[03/14 23:29:07   2213] ** GigaOpt Optimizer WNS Slack -27.538 TNS Slack -7609.686 Density 18.36
[03/14 23:29:07   2213] Optimizer WNS Pass 4
[03/14 23:29:07   2213] Active Path Group: reg2reg  
[03/14 23:29:07   2213] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:29:07   2213] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:29:07   2213] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:29:07   2213] | -27.538|  -27.538|-7609.686|-7609.686|    18.36%|   0:00:00.0| 1783.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:16   2222] | -27.538|  -27.538|-7607.861|-7607.861|    18.36%|   0:00:09.0| 1760.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:29:16   2222] | -27.530|  -27.530|-7607.796|-7607.796|    18.36%|   0:00:00.0| 1760.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:18   2224] | -27.524|  -27.524|-7607.398|-7607.398|    18.36%|   0:00:02.0| 1760.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:26   2232] | -27.524|  -27.524|-7607.511|-7607.511|    18.37%|   0:00:08.0| 1760.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:32   2238] | -27.523|  -27.523|-7607.489|-7607.489|    18.37%|   0:00:06.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:33   2239] | -27.523|  -27.523|-7607.420|-7607.420|    18.37%|   0:00:01.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:34   2240] Analyzing useful skew in preCTS mode ...
[03/14 23:29:34   2240] skewClock did not found any end points to delay or to advance
[03/14 23:29:34   2240] skewClock did not found any end points to delay or to advance
[03/14 23:29:34   2240] skewClock did not found any end points to delay or to advance
[03/14 23:29:34   2240] skewClock did not found any end points to delay or to advance
[03/14 23:29:34   2240] | -27.523|  -27.523|-7607.424|-7607.424|    18.37%|   0:00:01.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:35   2241] | -27.523|  -27.523|-7607.424|-7607.424|    18.37%|   0:00:01.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:35   2241] | -27.523|  -27.523|-7607.424|-7607.424|    18.37%|   0:00:00.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:35   2241] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:29:35   2241] 
[03/14 23:29:35   2241] *** Finish Core Optimize Step (cpu=0:00:27.5 real=0:00:28.0 mem=1779.6M) ***
[03/14 23:29:35   2241] 
[03/14 23:29:35   2241] *** Finished Optimize Step Cumulative (cpu=0:00:27.6 real=0:00:28.0 mem=1779.6M) ***
[03/14 23:29:35   2241] ** GigaOpt Optimizer WNS Slack -27.523 TNS Slack -7607.424 Density 18.37
[03/14 23:29:35   2241] *** Starting refinePlace (0:37:22 mem=1779.6M) ***
[03/14 23:29:35   2241] Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
[03/14 23:29:35   2241] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:29:35   2241] default core: bins with density >  0.75 = 3.25 % ( 109 / 3350 )
[03/14 23:29:35   2241] Density distribution unevenness ratio = 69.018%
[03/14 23:29:35   2241] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1779.6MB) @(0:37:22 - 0:37:22).
[03/14 23:29:35   2241] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:29:35   2241] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1779.6MB
[03/14 23:29:35   2241] Starting refinePlace ...
[03/14 23:29:35   2241] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:29:35   2241] default core: bins with density >  0.75 =  3.1 % ( 104 / 3350 )
[03/14 23:29:35   2241] Density distribution unevenness ratio = 68.550%
[03/14 23:29:36   2242]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:29:36   2242] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1779.6MB) @(0:37:22 - 0:37:22).
[03/14 23:29:36   2242] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:29:36   2242] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:29:36   2242] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1779.6MB
[03/14 23:29:36   2242] Statistics of distance of Instance movement in refine placement:
[03/14 23:29:36   2242]   maximum (X+Y) =         0.00 um
[03/14 23:29:36   2242]   mean    (X+Y) =         0.00 um
[03/14 23:29:36   2242] Summary Report:
[03/14 23:29:36   2242] Instances move: 0 (out of 39438 movable)
[03/14 23:29:36   2242] Mean displacement: 0.00 um
[03/14 23:29:36   2242] Max displacement: 0.00 um 
[03/14 23:29:36   2242] Total instances moved : 0
[03/14 23:29:36   2242] Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
[03/14 23:29:36   2242] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1779.6MB
[03/14 23:29:36   2242] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1779.6MB) @(0:37:22 - 0:37:22).
[03/14 23:29:36   2242] *** Finished refinePlace (0:37:22 mem=1779.6M) ***
[03/14 23:29:36   2242] Finished re-routing un-routed nets (0:00:00.0 1779.6M)
[03/14 23:29:36   2242] 
[03/14 23:29:36   2242] 
[03/14 23:29:36   2242] Density : 0.1837
[03/14 23:29:36   2242] Max route overflow : 0.0000
[03/14 23:29:36   2242] 
[03/14 23:29:36   2242] 
[03/14 23:29:36   2242] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1779.6M) ***
[03/14 23:29:36   2242] ** GigaOpt Optimizer WNS Slack -27.523 TNS Slack -7607.424 Density 18.37
[03/14 23:29:36   2243] Optimizer WNS Pass 5
[03/14 23:29:37   2243] Active Path Group: reg2reg  
[03/14 23:29:37   2243] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:29:37   2243] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:29:37   2243] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:29:37   2243] | -27.523|  -27.523|-7607.424|-7607.424|    18.37%|   0:00:00.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:57   2263] | -27.521|  -27.521|-7607.387|-7607.387|    18.37%|   0:00:20.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:57   2263] | -27.525|  -27.525|-7605.647|-7605.647|    18.37%|   0:00:00.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:57   2263] | -27.521|  -27.521|-7605.557|-7605.557|    18.37%|   0:00:00.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:58   2264] Analyzing useful skew in preCTS mode ...
[03/14 23:29:58   2264] skewClock did not found any end points to delay or to advance
[03/14 23:29:58   2264] skewClock did not found any end points to delay or to advance
[03/14 23:29:58   2264] skewClock did not found any end points to delay or to advance
[03/14 23:29:58   2264] skewClock did not found any end points to delay or to advance
[03/14 23:29:58   2265] | -27.525|  -27.525|-7605.776|-7605.776|    18.37%|   0:00:01.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:59   2265] | -27.521|  -27.521|-7605.687|-7605.687|    18.37%|   0:00:01.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:59   2265] | -27.521|  -27.521|-7605.686|-7605.686|    18.37%|   0:00:00.0| 1779.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:29:59   2265] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:29:59   2265] 
[03/14 23:29:59   2265] *** Finish Core Optimize Step (cpu=0:00:22.4 real=0:00:22.0 mem=1779.6M) ***
[03/14 23:29:59   2265] 
[03/14 23:29:59   2265] *** Finished Optimize Step Cumulative (cpu=0:00:22.4 real=0:00:22.0 mem=1779.6M) ***
[03/14 23:29:59   2265] ** GigaOpt Optimizer WNS Slack -27.521 TNS Slack -7605.686 Density 18.37
[03/14 23:29:59   2265] *** Starting refinePlace (0:37:46 mem=1779.6M) ***
[03/14 23:29:59   2265] Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
[03/14 23:29:59   2266] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:29:59   2266] default core: bins with density >  0.75 = 3.25 % ( 109 / 3350 )
[03/14 23:29:59   2266] Density distribution unevenness ratio = 69.018%
[03/14 23:29:59   2266] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1779.6MB) @(0:37:46 - 0:37:46).
[03/14 23:29:59   2266] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:29:59   2266] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1779.6MB
[03/14 23:29:59   2266] Starting refinePlace ...
[03/14 23:29:59   2266] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:30:00   2266] default core: bins with density >  0.75 =  3.1 % ( 104 / 3350 )
[03/14 23:30:00   2266] Density distribution unevenness ratio = 68.550%
[03/14 23:30:00   2266]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:30:00   2266] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1779.6MB) @(0:37:46 - 0:37:46).
[03/14 23:30:00   2266] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:30:00   2266] wireLenOptFixPriorityInst 0 inst fixed
[03/14 23:30:00   2266] Move report: legalization moves 35 insts, mean move: 1.44 um, max move: 4.20 um
[03/14 23:30:00   2266] 	Max move on inst (core_instance/sfp_instance/FE_OCPC7945_n4650): (312.80, 276.40) --> (315.20, 278.20)
[03/14 23:30:00   2266] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1779.6MB) @(0:37:46 - 0:37:47).
[03/14 23:30:00   2266] Move report: Detail placement moves 35 insts, mean move: 1.44 um, max move: 4.20 um
[03/14 23:30:00   2266] 	Max move on inst (core_instance/sfp_instance/FE_OCPC7945_n4650): (312.80, 276.40) --> (315.20, 278.20)
[03/14 23:30:00   2266] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1779.6MB
[03/14 23:30:00   2266] Statistics of distance of Instance movement in refine placement:
[03/14 23:30:00   2266]   maximum (X+Y) =         4.20 um
[03/14 23:30:00   2266]   inst (core_instance/sfp_instance/FE_OCPC7945_n4650) with max move: (312.8, 276.4) -> (315.2, 278.2)
[03/14 23:30:00   2266]   mean    (X+Y) =         1.44 um
[03/14 23:30:00   2266] Total instances flipped for legalization: 72
[03/14 23:30:00   2266] Summary Report:
[03/14 23:30:00   2266] Instances move: 35 (out of 39438 movable)
[03/14 23:30:00   2266] Mean displacement: 1.44 um
[03/14 23:30:00   2266] Max displacement: 4.20 um (Instance: core_instance/sfp_instance/FE_OCPC7945_n4650) (312.8, 276.4) -> (315.2, 278.2)
[03/14 23:30:00   2266] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
[03/14 23:30:00   2266] Total instances moved : 35
[03/14 23:30:00   2266] Total net bbox length = 1.272e+06 (5.808e+05 6.915e+05) (ext = 1.814e+05)
[03/14 23:30:00   2266] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1779.6MB
[03/14 23:30:00   2266] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1779.6MB) @(0:37:46 - 0:37:47).
[03/14 23:30:00   2266] *** Finished refinePlace (0:37:47 mem=1779.6M) ***
[03/14 23:30:00   2266] Finished re-routing un-routed nets (0:00:00.0 1779.6M)
[03/14 23:30:00   2266] 
[03/14 23:30:00   2267] 
[03/14 23:30:00   2267] Density : 0.1837
[03/14 23:30:00   2267] Max route overflow : 0.0000
[03/14 23:30:00   2267] 
[03/14 23:30:00   2267] 
[03/14 23:30:00   2267] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1779.6M) ***
[03/14 23:30:01   2267] ** GigaOpt Optimizer WNS Slack -27.521 TNS Slack -7605.686 Density 18.37
[03/14 23:30:01   2267] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:30:01   2267] Layer 7 has 22 constrained nets 
[03/14 23:30:01   2267] **** End NDR-Layer Usage Statistics ****
[03/14 23:30:01   2267] 
[03/14 23:30:01   2267] *** Finish pre-CTS Setup Fixing (cpu=0:03:48 real=0:03:48 mem=1779.6M) ***
[03/14 23:30:01   2267] 
[03/14 23:30:01   2267] End: GigaOpt Optimization in WNS mode
[03/14 23:30:01   2267] *** Timing NOT met, worst failing slack is -27.521
[03/14 23:30:01   2267] *** Check timing (0:00:00.0)
[03/14 23:30:01   2267] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:30:01   2267] optDesignOneStep: Leakage Power Flow
[03/14 23:30:01   2267] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:30:01   2267] Begin: GigaOpt Optimization in TNS mode
[03/14 23:30:01   2268] **INFO: Flow update: High effort is not optimizable.
[03/14 23:30:01   2268] Info: 130 clock nets excluded from IPO operation.
[03/14 23:30:01   2268] PhyDesignGrid: maxLocalDensity 0.95
[03/14 23:30:01   2268] #spOpts: N=65 
[03/14 23:30:05   2271] *info: 130 clock nets excluded
[03/14 23:30:05   2271] *info: 2 special nets excluded.
[03/14 23:30:05   2271] *info: 1551 no-driver nets excluded.
[03/14 23:30:06   2273] ** GigaOpt Optimizer WNS Slack -27.521 TNS Slack -7605.686 Density 18.37
[03/14 23:30:06   2273] Optimizer TNS Opt
[03/14 23:30:06   2273] Active Path Group: reg2reg  
[03/14 23:30:07   2273] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:30:07   2273] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:30:07   2273] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:30:07   2273] | -27.521|  -27.521|-7605.686|-7605.686|    18.37%|   0:00:01.0| 1719.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:30:24   2290] | -27.518|  -27.518|-7604.112|-7604.112|    18.37%|   0:00:17.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:30:31   2297] | -27.518|  -27.518|-7603.991|-7603.991|    18.37%|   0:00:07.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:30:31   2297] | -27.518|  -27.518|-7603.898|-7603.898|    18.37%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:30:32   2299] | -27.518|  -27.518|-7603.391|-7603.391|    18.37%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/14 23:30:33   2299] | -27.518|  -27.518|-7602.642|-7602.642|    18.37%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:30:34   2300] | -27.518|  -27.518|-7601.266|-7601.266|    18.37%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
[03/14 23:30:35   2301] | -27.519|  -27.519|-7601.014|-7601.014|    18.37%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
[03/14 23:30:35   2302] | -27.511|  -27.511|-7599.668|-7599.668|    18.37%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
[03/14 23:30:37   2303] | -27.511|  -27.511|-7599.099|-7599.099|    18.37%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:30:38   2305] | -27.511|  -27.511|-7598.324|-7598.324|    18.38%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
[03/14 23:30:39   2305] | -27.511|  -27.511|-7598.110|-7598.110|    18.38%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
[03/14 23:30:39   2305] | -27.511|  -27.511|-7598.108|-7598.108|    18.38%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_17_/D |
[03/14 23:30:39   2306] | -27.511|  -27.511|-7597.521|-7597.521|    18.38%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
[03/14 23:30:40   2306] | -27.511|  -27.511|-7597.087|-7597.087|    18.38%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
[03/14 23:30:40   2306] | -27.511|  -27.511|-7596.487|-7596.487|    18.38%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/14 23:30:41   2307] | -27.511|  -27.511|-7596.010|-7596.010|    18.38%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
[03/14 23:30:41   2307] | -27.511|  -27.511|-7595.748|-7595.748|    18.38%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_18_/D |
[03/14 23:30:42   2308] | -27.511|  -27.511|-7595.011|-7595.011|    18.38%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
[03/14 23:30:43   2309] | -27.511|  -27.511|-7594.945|-7594.945|    18.38%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
[03/14 23:30:43   2309] | -27.511|  -27.511|-7594.837|-7594.837|    18.38%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
[03/14 23:30:43   2309] | -27.511|  -27.511|-7594.827|-7594.827|    18.38%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
[03/14 23:30:44   2310] | -27.512|  -27.512|-7594.398|-7594.398|    18.38%|   0:00:01.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
[03/14 23:30:44   2310] | -27.512|  -27.512|-7594.308|-7594.308|    18.39%|   0:00:00.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
[03/14 23:30:45   2312] | -27.512|  -27.512|-7594.158|-7594.158|    18.39%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
[03/14 23:30:46   2312] | -27.512|  -27.512|-7594.138|-7594.138|    18.39%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
[03/14 23:30:47   2313] | -27.512|  -27.512|-7593.528|-7593.528|    18.39%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:30:47   2313] | -27.512|  -27.512|-7593.099|-7593.099|    18.39%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/14 23:30:47   2313] | -27.512|  -27.512|-7592.929|-7592.929|    18.39%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
[03/14 23:30:49   2315] | -27.512|  -27.512|-7592.681|-7592.681|    18.39%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/14 23:30:49   2315] | -27.512|  -27.512|-7592.448|-7592.448|    18.39%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
[03/14 23:30:50   2316] | -27.512|  -27.512|-7592.429|-7592.429|    18.39%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:30:52   2318] | -27.512|  -27.512|-7591.943|-7591.943|    18.39%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
[03/14 23:30:53   2319] | -27.512|  -27.512|-7591.399|-7591.399|    18.39%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
[03/14 23:30:53   2319] | -27.513|  -27.513|-7591.082|-7591.082|    18.39%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
[03/14 23:30:54   2320] | -27.513|  -27.513|-7591.068|-7591.068|    18.39%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
[03/14 23:30:54   2320] | -27.513|  -27.513|-7590.718|-7590.718|    18.39%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
[03/14 23:30:54   2320] | -27.513|  -27.513|-7590.494|-7590.494|    18.39%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_13_/D |
[03/14 23:30:56   2322] | -27.513|  -27.513|-7590.069|-7590.069|    18.39%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/14 23:30:57   2323] | -27.513|  -27.513|-7589.467|-7589.467|    18.40%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
[03/14 23:30:57   2323] | -27.513|  -27.513|-7589.459|-7589.459|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:30:58   2324] | -27.513|  -27.513|-7589.042|-7589.042|    18.40%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
[03/14 23:30:58   2324] | -27.513|  -27.513|-7589.033|-7589.033|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
[03/14 23:30:58   2324] | -27.513|  -27.513|-7588.999|-7588.999|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/14 23:31:02   2328] | -27.513|  -27.513|-7588.182|-7588.182|    18.39%|   0:00:04.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
[03/14 23:31:04   2330] | -27.513|  -27.513|-7587.954|-7587.954|    18.39%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
[03/14 23:31:05   2332] | -27.513|  -27.513|-7587.927|-7587.927|    18.39%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:31:09   2335] | -27.513|  -27.513|-7587.772|-7587.772|    18.39%|   0:00:04.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
[03/14 23:31:09   2335] | -27.513|  -27.513|-7587.637|-7587.637|    18.40%|   0:00:00.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
[03/14 23:31:10   2336] | -27.513|  -27.513|-7587.363|-7587.363|    18.40%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
[03/14 23:31:10   2336] | -27.513|  -27.513|-7587.188|-7587.188|    18.40%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
[03/14 23:31:11   2337] | -27.513|  -27.513|-7587.108|-7587.108|    18.40%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
[03/14 23:31:12   2338] | -27.513|  -27.513|-7586.371|-7586.371|    18.40%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
[03/14 23:31:13   2339] | -27.513|  -27.513|-7586.048|-7586.048|    18.40%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:31:14   2340] | -27.513|  -27.513|-7585.725|-7585.725|    18.40%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
[03/14 23:31:14   2340] | -27.513|  -27.513|-7585.419|-7585.419|    18.40%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:31:17   2343] | -27.513|  -27.513|-7584.996|-7584.996|    18.40%|   0:00:03.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:31:17   2343] | -27.514|  -27.514|-7584.963|-7584.963|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:31:18   2344] | -27.514|  -27.514|-7584.800|-7584.800|    18.40%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
[03/14 23:31:18   2344] | -27.514|  -27.514|-7584.297|-7584.297|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:31:18   2344] | -27.514|  -27.514|-7584.146|-7584.146|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
[03/14 23:31:19   2345] | -27.514|  -27.514|-7583.916|-7583.916|    18.40%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/14 23:31:19   2345] | -27.514|  -27.514|-7583.708|-7583.708|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
[03/14 23:31:20   2346] | -27.514|  -27.514|-7583.546|-7583.546|    18.40%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
[03/14 23:31:20   2346] | -27.514|  -27.514|-7583.536|-7583.536|    18.40%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
[03/14 23:31:21   2347] | -27.514|  -27.514|-7583.203|-7583.203|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:31:22   2348] | -27.514|  -27.514|-7582.542|-7582.542|    18.40%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
[03/14 23:31:24   2350] | -27.514|  -27.514|-7582.126|-7582.126|    18.41%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
[03/14 23:31:25   2351] | -27.514|  -27.514|-7582.120|-7582.120|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
[03/14 23:31:26   2352] | -27.514|  -27.514|-7581.887|-7581.887|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_15_/D |
[03/14 23:31:27   2353] | -27.514|  -27.514|-7581.773|-7581.773|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:31:27   2353] | -27.514|  -27.514|-7581.703|-7581.703|    18.41%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
[03/14 23:31:27   2353] | -27.514|  -27.514|-7581.464|-7581.464|    18.41%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:31:27   2353] | -27.514|  -27.514|-7581.336|-7581.336|    18.41%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
[03/14 23:31:28   2354] | -27.514|  -27.514|-7581.323|-7581.323|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_16_/D |
[03/14 23:31:30   2356] | -27.514|  -27.514|-7581.125|-7581.125|    18.41%|   0:00:02.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
[03/14 23:31:30   2356] | -27.514|  -27.514|-7581.121|-7581.121|    18.41%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
[03/14 23:31:31   2357] | -27.514|  -27.514|-7581.117|-7581.117|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
[03/14 23:31:31   2357] | -27.514|  -27.514|-7580.986|-7580.986|    18.41%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
[03/14 23:31:31   2357] | -27.514|  -27.514|-7580.606|-7580.606|    18.41%|   0:00:00.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
[03/14 23:31:32   2358] | -27.514|  -27.514|-7580.235|-7580.235|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
[03/14 23:31:33   2359] | -27.514|  -27.514|-7579.924|-7579.924|    18.41%|   0:00:01.0| 1761.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
[03/14 23:31:34   2361] | -27.514|  -27.514|-7579.604|-7579.604|    18.41%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
[03/14 23:31:43   2369] | -27.514|  -27.514|-7579.233|-7579.233|    18.41%|   0:00:09.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:31:44   2370] | -27.510|  -27.510|-7577.989|-7577.989|    18.41%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
[03/14 23:31:44   2370] | -27.510|  -27.510|-7577.645|-7577.645|    18.41%|   0:00:00.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
[03/14 23:31:48   2374] | -27.510|  -27.510|-7577.193|-7577.193|    18.41%|   0:00:04.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
[03/14 23:31:51   2377] | -27.510|  -27.510|-7576.905|-7576.905|    18.41%|   0:00:03.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:31:52   2378] | -27.509|  -27.509|-7576.153|-7576.153|    18.41%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
[03/14 23:31:52   2378] | -27.509|  -27.509|-7576.123|-7576.123|    18.41%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
[03/14 23:31:52   2378] | -27.509|  -27.509|-7576.079|-7576.079|    18.41%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
[03/14 23:31:54   2380] | -27.509|  -27.509|-7575.531|-7575.531|    18.42%|   0:00:02.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:31:55   2381] | -27.509|  -27.509|-7575.314|-7575.314|    18.42%|   0:00:01.0| 1723.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
[03/14 23:31:56   2381] | -27.509|  -27.509|-7575.272|-7575.272|    18.42%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:31:56   2382] | -27.509|  -27.509|-7575.204|-7575.204|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:31:56   2382] | -27.509|  -27.509|-7575.162|-7575.162|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:31:56   2382] | -27.509|  -27.509|-7575.094|-7575.094|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:31:57   2383] | -27.509|  -27.509|-7574.333|-7574.333|    18.42%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
[03/14 23:32:05   2391] | -27.510|  -27.510|-7574.275|-7574.275|    18.42%|   0:00:08.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:32:05   2391] | -27.510|  -27.510|-7574.146|-7574.146|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
[03/14 23:32:06   2392] | -27.510|  -27.510|-7574.115|-7574.115|    18.42%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
[03/14 23:32:06   2392] | -27.510|  -27.510|-7574.079|-7574.079|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:32:08   2394] | -27.510|  -27.510|-7574.009|-7574.009|    18.42%|   0:00:02.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
[03/14 23:32:08   2394] | -27.510|  -27.510|-7573.907|-7573.907|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:32:08   2394] | -27.510|  -27.510|-7573.839|-7573.839|    18.42%|   0:00:00.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:32:09   2395] | -27.510|  -27.510|-7573.833|-7573.833|    18.42%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_14_/D |
[03/14 23:32:10   2396] | -27.510|  -27.510|-7573.597|-7573.597|    18.42%|   0:00:01.0| 1742.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
[03/14 23:32:12   2398] | -27.510|  -27.510|-7573.372|-7573.372|    18.42%|   0:00:02.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
[03/14 23:32:12   2398] | -27.510|  -27.510|-7573.259|-7573.259|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
[03/14 23:32:12   2398] | -27.510|  -27.510|-7573.049|-7573.049|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
[03/14 23:32:13   2398] | -27.510|  -27.510|-7572.972|-7572.972|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
[03/14 23:32:13   2399] | -27.510|  -27.510|-7572.866|-7572.866|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
[03/14 23:32:14   2399] | -27.510|  -27.510|-7572.825|-7572.825|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
[03/14 23:32:14   2400] | -27.510|  -27.510|-7572.589|-7572.589|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_17_/D |
[03/14 23:32:14   2400] | -27.510|  -27.510|-7572.525|-7572.525|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
[03/14 23:32:14   2400] | -27.510|  -27.510|-7572.520|-7572.520|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
[03/14 23:32:16   2402] | -27.513|  -27.513|-7572.354|-7572.354|    18.42%|   0:00:02.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
[03/14 23:32:16   2402] | -27.513|  -27.513|-7572.287|-7572.287|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
[03/14 23:32:16   2402] | -27.513|  -27.513|-7572.163|-7572.163|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
[03/14 23:32:16   2402] | -27.513|  -27.513|-7572.094|-7572.094|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
[03/14 23:32:17   2402] | -27.513|  -27.513|-7572.091|-7572.091|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
[03/14 23:32:18   2404] | -27.513|  -27.513|-7572.056|-7572.056|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
[03/14 23:32:18   2404] | -27.513|  -27.513|-7572.048|-7572.048|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
[03/14 23:32:19   2405] | -27.513|  -27.513|-7572.039|-7572.039|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
[03/14 23:32:20   2406] | -27.513|  -27.513|-7571.876|-7571.876|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
[03/14 23:32:21   2407] | -27.513|  -27.513|-7571.706|-7571.706|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
[03/14 23:32:21   2407] | -27.513|  -27.513|-7571.696|-7571.696|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
[03/14 23:32:21   2407] | -27.513|  -27.513|-7571.670|-7571.670|    18.42%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
[03/14 23:32:22   2408] | -27.513|  -27.513|-7571.440|-7571.440|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
[03/14 23:32:23   2408] | -27.513|  -27.513|-7571.146|-7571.146|    18.42%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
[03/14 23:32:23   2409] | -27.513|  -27.513|-7570.994|-7570.994|    18.43%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
[03/14 23:32:23   2409] | -27.513|  -27.513|-7570.727|-7570.727|    18.43%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_2_/D  |
[03/14 23:32:24   2410] | -27.513|  -27.513|-7570.423|-7570.423|    18.43%|   0:00:01.0| 1720.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
[03/14 23:32:24   2410] | -27.513|  -27.513|-7570.350|-7570.350|    18.43%|   0:00:00.0| 1720.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
[03/14 23:32:24   2410] | -27.513|  -27.513|-7570.346|-7570.346|    18.43%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
[03/14 23:32:25   2411] | -27.513|  -27.513|-7570.213|-7570.213|    18.43%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
[03/14 23:32:26   2412] | -27.513|  -27.513|-7569.889|-7569.889|    18.43%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
[03/14 23:32:26   2412] | -27.514|  -27.514|-7569.322|-7569.322|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
[03/14 23:32:28   2414] | -27.514|  -27.514|-7569.192|-7569.192|    18.43%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_8_/D  |
[03/14 23:32:29   2414] | -27.514|  -27.514|-7569.101|-7569.101|    18.43%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
[03/14 23:32:29   2415] | -27.514|  -27.514|-7569.022|-7569.022|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
[03/14 23:32:29   2415] | -27.514|  -27.514|-7569.004|-7569.004|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
[03/14 23:32:29   2415] | -27.514|  -27.514|-7568.799|-7568.799|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
[03/14 23:32:30   2415] | -27.514|  -27.514|-7568.700|-7568.700|    18.43%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
[03/14 23:32:30   2415] | -27.514|  -27.514|-7568.682|-7568.682|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
[03/14 23:32:30   2416] | -27.514|  -27.514|-7568.679|-7568.679|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
[03/14 23:32:31   2417] | -27.514|  -27.514|-7568.673|-7568.673|    18.43%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
[03/14 23:32:31   2417] | -27.514|  -27.514|-7568.668|-7568.668|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_8_/D  |
[03/14 23:32:31   2417] | -27.514|  -27.514|-7568.425|-7568.425|    18.43%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
[03/14 23:32:33   2419] | -27.514|  -27.514|-7568.381|-7568.381|    18.43%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
[03/14 23:32:34   2419] | -27.514|  -27.514|-7568.315|-7568.315|    18.43%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
[03/14 23:32:34   2420] | -27.514|  -27.514|-7568.301|-7568.301|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
[03/14 23:32:36   2422] | -27.514|  -27.514|-7568.288|-7568.288|    18.44%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
[03/14 23:32:36   2422] | -27.514|  -27.514|-7568.009|-7568.009|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
[03/14 23:32:37   2422] | -27.514|  -27.514|-7567.980|-7567.980|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
[03/14 23:32:37   2423] | -27.514|  -27.514|-7567.805|-7567.805|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
[03/14 23:32:37   2423] | -27.514|  -27.514|-7567.779|-7567.779|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
[03/14 23:32:37   2423] | -27.514|  -27.514|-7567.774|-7567.774|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
[03/14 23:32:38   2423] | -27.514|  -27.514|-7567.402|-7567.402|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
[03/14 23:32:38   2424] | -27.514|  -27.514|-7567.327|-7567.327|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_6_/D  |
[03/14 23:32:39   2425] | -27.514|  -27.514|-7567.108|-7567.108|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
[03/14 23:32:39   2425] | -27.514|  -27.514|-7567.100|-7567.100|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
[03/14 23:32:40   2425] | -27.514|  -27.514|-7566.978|-7566.978|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
[03/14 23:32:40   2426] | -27.514|  -27.514|-7566.874|-7566.874|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
[03/14 23:32:40   2426] | -27.514|  -27.514|-7566.860|-7566.860|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_7_/D  |
[03/14 23:32:42   2428] | -27.514|  -27.514|-7566.493|-7566.493|    18.44%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
[03/14 23:32:43   2429] | -27.514|  -27.514|-7566.407|-7566.407|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
[03/14 23:32:44   2430] | -27.514|  -27.514|-7566.172|-7566.172|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
[03/14 23:32:44   2430] | -27.514|  -27.514|-7565.965|-7565.965|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
[03/14 23:32:44   2430] | -27.514|  -27.514|-7565.928|-7565.928|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
[03/14 23:32:44   2430] | -27.514|  -27.514|-7565.913|-7565.913|    18.44%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
[03/14 23:32:45   2430] | -27.514|  -27.514|-7565.868|-7565.868|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
[03/14 23:32:46   2432] | -27.514|  -27.514|-7565.505|-7565.505|    18.44%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_9_/D  |
[03/14 23:32:48   2433] | -27.514|  -27.514|-7565.325|-7565.325|    18.44%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
[03/14 23:32:48   2434] | -27.514|  -27.514|-7565.313|-7565.313|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
[03/14 23:32:49   2435] | -27.514|  -27.514|-7565.161|-7565.161|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
[03/14 23:32:50   2436] | -27.514|  -27.514|-7564.961|-7564.961|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
[03/14 23:32:50   2436] | -27.514|  -27.514|-7564.856|-7564.856|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
[03/14 23:32:51   2436] | -27.514|  -27.514|-7564.779|-7564.779|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
[03/14 23:32:54   2440] | -27.514|  -27.514|-7564.749|-7564.749|    18.44%|   0:00:03.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
[03/14 23:32:54   2440] | -27.514|  -27.514|-7564.651|-7564.651|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
[03/14 23:32:55   2440] | -27.514|  -27.514|-7564.630|-7564.630|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
[03/14 23:32:55   2441] | -27.514|  -27.514|-7564.597|-7564.597|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
[03/14 23:32:55   2441] | -27.514|  -27.514|-7564.529|-7564.529|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
[03/14 23:32:56   2442] | -27.514|  -27.514|-7564.317|-7564.317|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
[03/14 23:32:57   2443] | -27.514|  -27.514|-7564.304|-7564.304|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
[03/14 23:32:57   2443] | -27.514|  -27.514|-7564.295|-7564.295|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
[03/14 23:32:57   2443] | -27.514|  -27.514|-7564.287|-7564.287|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
[03/14 23:32:57   2443] | -27.514|  -27.514|-7564.259|-7564.259|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
[03/14 23:32:58   2444] | -27.514|  -27.514|-7564.180|-7564.180|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
[03/14 23:32:59   2444] | -27.514|  -27.514|-7564.177|-7564.177|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
[03/14 23:32:59   2445] | -27.514|  -27.514|-7564.089|-7564.089|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/14 23:33:00   2445] | -27.514|  -27.514|-7564.076|-7564.076|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/14 23:33:00   2446] | -27.514|  -27.514|-7563.974|-7563.974|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/14 23:33:02   2448] | -27.513|  -27.513|-7565.846|-7565.846|    18.44%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/14 23:33:02   2448] | -27.513|  -27.513|-7564.439|-7564.439|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/14 23:33:02   2448] | -27.513|  -27.513|-7564.197|-7564.197|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/14 23:33:02   2448] | -27.513|  -27.513|-7564.029|-7564.029|    18.44%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/14 23:33:04   2450] | -27.513|  -27.513|-7563.925|-7563.925|    18.44%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/14 23:33:06   2452] | -27.513|  -27.513|-7563.911|-7563.911|    18.44%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/14 23:33:07   2452] | -27.513|  -27.513|-7563.885|-7563.885|    18.44%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/14 23:33:08   2453] | -27.513|  -27.513|-7563.819|-7563.819|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
[03/14 23:33:08   2454] | -27.513|  -27.513|-7563.811|-7563.811|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
[03/14 23:33:09   2455] | -27.513|  -27.513|-7563.698|-7563.698|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
[03/14 23:33:09   2455] | -27.513|  -27.513|-7563.672|-7563.672|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
[03/14 23:33:09   2455] | -27.513|  -27.513|-7563.651|-7563.651|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
[03/14 23:33:10   2455] | -27.513|  -27.513|-7563.627|-7563.627|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
[03/14 23:33:11   2457] | -27.513|  -27.513|-7563.611|-7563.611|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
[03/14 23:33:12   2457] | -27.513|  -27.513|-7563.530|-7563.530|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:12   2457] | -27.513|  -27.513|-7563.515|-7563.515|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
[03/14 23:33:12   2458] | -27.513|  -27.513|-7563.456|-7563.456|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
[03/14 23:33:12   2458] | -27.513|  -27.513|-7563.400|-7563.400|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
[03/14 23:33:12   2458] | -27.513|  -27.513|-7563.324|-7563.324|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
[03/14 23:33:12   2458] | -27.513|  -27.513|-7563.277|-7563.277|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
[03/14 23:33:13   2458] | -27.513|  -27.513|-7563.272|-7563.272|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
[03/14 23:33:13   2458] | -27.513|  -27.513|-7563.141|-7563.141|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
[03/14 23:33:13   2459] | -27.513|  -27.513|-7563.054|-7563.054|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
[03/14 23:33:13   2459] | -27.513|  -27.513|-7563.005|-7563.005|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
[03/14 23:33:14   2459] | -27.513|  -27.513|-7562.898|-7562.898|    18.45%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
[03/14 23:33:14   2459] | -27.513|  -27.513|-7562.860|-7562.860|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
[03/14 23:33:14   2459] | -27.513|  -27.513|-7562.764|-7562.764|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
[03/14 23:33:14   2460] | -27.513|  -27.513|-7562.758|-7562.758|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
[03/14 23:33:14   2460] | -27.513|  -27.513|-7562.676|-7562.676|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
[03/14 23:33:14   2460] | -27.513|  -27.513|-7562.620|-7562.620|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
[03/14 23:33:14   2460] | -27.513|  -27.513|-7562.604|-7562.604|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
[03/14 23:33:14   2460] | -27.513|  -27.513|-7562.476|-7562.476|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
[03/14 23:33:15   2460] | -27.513|  -27.513|-7562.433|-7562.433|    18.45%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
[03/14 23:33:15   2461] | -27.513|  -27.513|-7562.398|-7562.398|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
[03/14 23:33:15   2461] | -27.513|  -27.513|-7562.318|-7562.318|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_2_/D  |
[03/14 23:33:15   2461] | -27.513|  -27.513|-7562.181|-7562.181|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
[03/14 23:33:15   2461] | -27.513|  -27.513|-7562.080|-7562.080|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
[03/14 23:33:16   2461] | -27.513|  -27.513|-7562.009|-7562.009|    18.45%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:16   2461] | -27.513|  -27.513|-7561.997|-7561.997|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:16   2461] | -27.513|  -27.513|-7561.944|-7561.944|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:16   2462] | -27.513|  -27.513|-7561.938|-7561.938|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:16   2462] | -27.513|  -27.513|-7561.851|-7561.851|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:16   2462] | -27.513|  -27.513|-7561.826|-7561.826|    18.45%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:17   2462] | -27.513|  -27.513|-7561.756|-7561.756|    18.45%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:17   2463] | -27.513|  -27.513|-7561.683|-7561.683|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:17   2463] | -27.513|  -27.513|-7561.612|-7561.612|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:18   2463] | -27.513|  -27.513|-7561.521|-7561.521|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:18   2464] | -27.513|  -27.513|-7561.447|-7561.447|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:18   2464] | -27.513|  -27.513|-7561.330|-7561.330|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:18   2464] | -27.513|  -27.513|-7561.228|-7561.228|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:18   2464] | -27.513|  -27.513|-7561.158|-7561.158|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:19   2464] | -27.513|  -27.513|-7561.049|-7561.049|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:19   2464] | -27.513|  -27.513|-7560.943|-7560.943|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:19   2465] | -27.513|  -27.513|-7560.878|-7560.878|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:19   2465] | -27.513|  -27.513|-7560.753|-7560.753|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:20   2465] | -27.513|  -27.513|-7560.692|-7560.692|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:20   2466] | -27.513|  -27.513|-7560.633|-7560.633|    18.45%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:20   2466] | -27.513|  -27.513|-7560.566|-7560.566|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:21   2466] | -27.513|  -27.513|-7560.499|-7560.499|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:21   2467] | -27.513|  -27.513|-7560.350|-7560.350|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:22   2467] | -27.513|  -27.513|-7560.273|-7560.273|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:23   2469] | -27.513|  -27.513|-7560.217|-7560.217|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:24   2469] | -27.513|  -27.513|-7560.169|-7560.169|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:24   2470] | -27.513|  -27.513|-7560.130|-7560.130|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:24   2470] | -27.513|  -27.513|-7560.096|-7560.096|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:25   2470] | -27.513|  -27.513|-7560.003|-7560.003|    18.45%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:25   2470] | -27.513|  -27.513|-7559.959|-7559.959|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:25   2470] | -27.513|  -27.513|-7559.940|-7559.940|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:25   2471] | -27.513|  -27.513|-7559.929|-7559.929|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:25   2471] | -27.513|  -27.513|-7559.920|-7559.920|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:25   2471] | -27.513|  -27.513|-7559.910|-7559.910|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:27   2473] | -27.513|  -27.513|-7559.890|-7559.890|    18.46%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:28   2473] | -27.513|  -27.513|-7559.671|-7559.671|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/14 23:33:28   2474] | -27.513|  -27.513|-7559.664|-7559.664|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
[03/14 23:33:28   2474] | -27.513|  -27.513|-7559.660|-7559.660|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
[03/14 23:33:28   2474] | -27.513|  -27.513|-7559.655|-7559.655|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
[03/14 23:33:28   2474] | -27.513|  -27.513|-7557.030|-7557.030|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:29   2474] | -27.513|  -27.513|-7554.261|-7554.261|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:29   2474] | -27.513|  -27.513|-7553.496|-7553.496|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:29   2474] | -27.513|  -27.513|-7552.866|-7552.866|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:29   2474] | -27.513|  -27.513|-7552.789|-7552.789|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:29   2474] | -27.513|  -27.513|-7552.770|-7552.770|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:29   2474] | -27.513|  -27.513|-7552.451|-7552.451|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:29   2474] | -27.513|  -27.513|-7552.379|-7552.379|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:29   2475] | -27.513|  -27.513|-7552.130|-7552.130|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:29   2475] | -27.513|  -27.513|-7550.272|-7550.272|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:30   2475] | -27.513|  -27.513|-7550.154|-7550.154|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:30   2475] | -27.513|  -27.513|-7550.016|-7550.016|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:30   2475] | -27.513|  -27.513|-7549.930|-7549.930|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:30   2476] | -27.513|  -27.513|-7549.812|-7549.812|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:30   2476] | -27.513|  -27.513|-7549.715|-7549.715|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:31   2476] | -27.513|  -27.513|-7549.433|-7549.433|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:31   2476] | -27.513|  -27.513|-7549.386|-7549.386|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:31   2476] | -27.513|  -27.513|-7549.352|-7549.352|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:31   2476] | -27.513|  -27.513|-7549.229|-7549.229|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:31   2477] | -27.513|  -27.513|-7549.185|-7549.185|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:31   2477] | -27.513|  -27.513|-7549.100|-7549.100|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:31   2477] | -27.513|  -27.513|-7549.004|-7549.004|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:31   2477] | -27.513|  -27.513|-7548.929|-7548.929|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:31   2477] | -27.513|  -27.513|-7548.818|-7548.818|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:32   2477] | -27.513|  -27.513|-7548.751|-7548.751|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:32   2477] | -27.513|  -27.513|-7548.683|-7548.683|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:32   2477] | -27.513|  -27.513|-7548.582|-7548.582|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:32   2478] | -27.513|  -27.513|-7548.537|-7548.537|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:32   2478] | -27.512|  -27.512|-7548.154|-7548.154|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:33   2478] | -27.512|  -27.512|-7548.071|-7548.071|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:33   2479] | -27.510|  -27.510|-7548.034|-7548.034|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:33   2479] | -27.510|  -27.510|-7547.948|-7547.948|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:33   2479] | -27.510|  -27.510|-7547.775|-7547.775|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:34   2479] | -27.510|  -27.510|-7547.745|-7547.745|    18.46%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:34   2479] | -27.510|  -27.510|-7547.709|-7547.709|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:34   2479] | -27.510|  -27.510|-7547.654|-7547.654|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:34   2480] | -27.510|  -27.510|-7547.579|-7547.579|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:34   2480] | -27.510|  -27.510|-7547.553|-7547.553|    18.46%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:34   2480] | -27.510|  -27.510|-7547.515|-7547.515|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:35   2480] | -27.510|  -27.510|-7547.466|-7547.466|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:35   2480] | -27.510|  -27.510|-7547.247|-7547.247|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:35   2480] | -27.510|  -27.510|-7547.228|-7547.228|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:35   2481] | -27.510|  -27.510|-7547.172|-7547.172|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:36   2481] | -27.510|  -27.510|-7547.114|-7547.114|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:36   2481] | -27.510|  -27.510|-7547.085|-7547.085|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:36   2481] | -27.510|  -27.510|-7547.065|-7547.065|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:33:37   2483] | -27.510|  -27.510|-7547.062|-7547.062|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
[03/14 23:33:38   2483] | -27.510|  -27.510|-7542.963|-7542.963|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
[03/14 23:33:38   2483] | -27.510|  -27.510|-7542.960|-7542.960|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
[03/14 23:33:38   2484] | -27.510|  -27.510|-7541.890|-7541.890|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
[03/14 23:33:39   2484] | -27.510|  -27.510|-7540.431|-7540.431|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
[03/14 23:33:41   2486] | -27.510|  -27.510|-7530.760|-7530.760|    18.47%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:33:41   2486] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:41   2487] | -27.510|  -27.510|-7522.644|-7522.644|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:33:41   2487] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:42   2487] | -27.510|  -27.510|-7516.750|-7516.750|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:33:42   2487] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:43   2488] | -27.510|  -27.510|-7511.460|-7511.460|    18.47%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:33:43   2488] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:43   2489] | -27.510|  -27.510|-7506.972|-7506.972|    18.47%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:33:43   2489] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:44   2489] | -27.510|  -27.510|-7500.442|-7500.442|    18.48%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:33:44   2489] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:45   2491] | -27.510|  -27.510|-7494.500|-7494.500|    18.48%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:33:46   2491] | -27.510|  -27.510|-7491.126|-7491.126|    18.48%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:33:46   2492] | -27.510|  -27.510|-7490.005|-7490.005|    18.48%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:33:47   2492] | -27.510|  -27.510|-7484.480|-7484.480|    18.48%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:33:48   2493] | -27.510|  -27.510|-7481.463|-7481.463|    18.49%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:33:48   2494] | -27.510|  -27.510|-7479.540|-7479.540|    18.49%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:33:49   2495] | -27.510|  -27.510|-7475.561|-7475.561|    18.49%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:33:49   2495] | -27.510|  -27.510|-7475.496|-7475.496|    18.49%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:33:50   2495] | -27.510|  -27.510|-7474.065|-7474.065|    18.49%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:33:50   2496] | -27.510|  -27.510|-7470.732|-7470.732|    18.50%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_19_/D         |
[03/14 23:33:51   2496] | -27.510|  -27.510|-7466.750|-7466.750|    18.50%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:33:51   2496] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:52   2497] | -27.510|  -27.510|-7465.750|-7465.750|    18.50%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:33:52   2497] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:53   2498] | -27.510|  -27.510|-7463.308|-7463.308|    18.50%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:33:53   2498] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:54   2500] | -27.510|  -27.510|-7459.736|-7459.736|    18.51%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:33:54   2500] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:33:55   2500] | -27.510|  -27.510|-7457.151|-7457.151|    18.51%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:33:55   2500] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:55   2501] | -27.510|  -27.510|-7455.237|-7455.237|    18.51%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:33:55   2501] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:33:56   2501] | -27.510|  -27.510|-7453.373|-7453.373|    18.51%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:33:56   2501] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:56   2502] | -27.510|  -27.510|-7451.395|-7451.395|    18.51%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:33:56   2502] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:57   2502] | -27.510|  -27.510|-7449.596|-7449.596|    18.51%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:33:57   2502] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:33:58   2503] | -27.510|  -27.510|-7445.888|-7445.888|    18.51%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:33:58   2503] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:33:59   2504] | -27.510|  -27.510|-7444.770|-7444.770|    18.51%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:33:59   2504] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:00   2505] | -27.510|  -27.510|-7443.560|-7443.560|    18.52%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:34:00   2505] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:00   2505] | -27.510|  -27.510|-7441.863|-7441.863|    18.52%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:34:00   2505] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:00   2506] | -27.510|  -27.510|-7440.189|-7440.189|    18.52%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:34:00   2506] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:01   2507] | -27.510|  -27.510|-7436.576|-7436.576|    18.52%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:34:01   2507] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:02   2508] | -27.510|  -27.510|-7434.597|-7434.597|    18.52%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:34:02   2508] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:03   2509] | -27.510|  -27.510|-7433.383|-7433.383|    18.53%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:34:03   2509] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:04   2510] | -27.510|  -27.510|-7430.058|-7430.058|    18.53%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:34:04   2510] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:07   2512] | -27.510|  -27.510|-7420.304|-7420.304|    18.53%|   0:00:03.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:34:07   2512] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:07   2513] | -27.510|  -27.510|-7418.365|-7418.365|    18.53%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:07   2513] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:08   2513] | -27.510|  -27.510|-7415.657|-7415.657|    18.54%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:08   2513] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:09   2514] | -27.510|  -27.510|-7413.013|-7413.013|    18.54%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:09   2514] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:10   2515] | -27.510|  -27.510|-7411.645|-7411.645|    18.54%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:10   2515] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:11   2516] | -27.510|  -27.510|-7408.245|-7408.245|    18.54%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:11   2516] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:11   2516] | -27.510|  -27.510|-7407.787|-7407.787|    18.54%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:34:11   2516] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:34:11   2517] | -27.510|  -27.510|-7404.345|-7404.345|    18.54%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:34:11   2517] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:13   2518] | -27.510|  -27.510|-7402.055|-7402.055|    18.55%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:13   2518] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:13   2518] | -27.510|  -27.510|-7401.126|-7401.126|    18.55%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:34:13   2518] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:14   2519] | -27.510|  -27.510|-7398.268|-7398.268|    18.55%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:34:14   2519] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:34:15   2521] | -27.510|  -27.510|-7395.226|-7395.226|    18.55%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:15   2521] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:16   2521] | -27.510|  -27.510|-7393.134|-7393.134|    18.55%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:16   2521] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:17   2523] | -27.510|  -27.510|-7391.328|-7391.328|    18.55%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:17   2523] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:17   2523] | -27.510|  -27.510|-7390.355|-7390.355|    18.55%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:34:17   2523] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:34:19   2524] | -27.510|  -27.510|-7386.976|-7386.976|    18.56%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:34:19   2524] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:20   2525] | -27.510|  -27.510|-7384.197|-7384.197|    18.56%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:34:20   2525] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:21   2526] | -27.510|  -27.510|-7380.308|-7380.308|    18.56%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:21   2526] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:22   2528] | -27.510|  -27.510|-7377.224|-7377.224|    18.57%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:34:23   2528] | -27.510|  -27.510|-7375.314|-7375.314|    18.57%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:34:24   2529] | -27.510|  -27.510|-7372.293|-7372.293|    18.57%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:34:24   2530] | -27.510|  -27.510|-7370.167|-7370.167|    18.58%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:34:25   2531] | -27.510|  -27.510|-7365.798|-7365.798|    18.58%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:34:25   2531] | -27.510|  -27.510|-7365.783|-7365.783|    18.58%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:34:26   2532] | -27.510|  -27.510|-7363.337|-7363.337|    18.59%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_18_/D         |
[03/14 23:34:28   2534] | -27.510|  -27.510|-7358.714|-7358.714|    18.59%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:34:28   2534] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:30   2535] | -27.510|  -27.510|-7352.798|-7352.798|    18.60%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:34:30   2535] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:31   2537] | -27.510|  -27.510|-7348.546|-7348.546|    18.60%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:34:31   2537] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:32   2537] | -27.510|  -27.510|-7347.771|-7347.771|    18.60%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:34:32   2537] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:34   2539] | -27.510|  -27.510|-7345.661|-7345.661|    18.61%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:34:34   2539] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:34   2539] | -27.510|  -27.510|-7345.033|-7345.033|    18.61%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:34:34   2539] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:36   2541] | -27.510|  -27.510|-7342.521|-7342.521|    18.61%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:34:36   2541] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:37   2542] | -27.510|  -27.510|-7340.551|-7340.551|    18.61%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:37   2542] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:38   2543] | -27.510|  -27.510|-7339.600|-7339.600|    18.62%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:34:38   2543] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:39   2544] | -27.510|  -27.510|-7338.439|-7338.439|    18.62%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:34:39   2544] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:40   2545] | -27.510|  -27.510|-7336.132|-7336.132|    18.62%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:40   2545] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:41   2547] | -27.510|  -27.510|-7334.860|-7334.860|    18.62%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:34:41   2547] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:42   2548] | -27.510|  -27.510|-7331.064|-7331.064|    18.62%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:42   2548] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:43   2549] | -27.510|  -27.510|-7330.444|-7330.444|    18.62%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:34:43   2549] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:44   2550] | -27.510|  -27.510|-7329.958|-7329.958|    18.63%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:34:44   2550] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:44   2550] | -27.510|  -27.510|-7328.878|-7328.878|    18.63%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:44   2550] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:46   2551] | -27.510|  -27.510|-7324.771|-7324.771|    18.63%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:34:46   2551] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:47   2553] | -27.510|  -27.510|-7320.359|-7320.359|    18.63%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:34:47   2553] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:49   2554] | -27.510|  -27.510|-7317.225|-7317.225|    18.64%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:34:49   2554] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:51   2556] | -27.510|  -27.510|-7314.382|-7314.382|    18.64%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:51   2556] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:51   2556] | -27.510|  -27.510|-7312.922|-7312.922|    18.64%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:34:51   2556] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:53   2559] | -27.510|  -27.510|-7310.208|-7310.208|    18.65%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:34:53   2559] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:55   2560] | -27.510|  -27.510|-7309.258|-7309.258|    18.65%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:34:55   2560] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:55   2560] | -27.510|  -27.510|-7308.724|-7308.724|    18.65%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:34:55   2560] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:56   2561] | -27.510|  -27.510|-7307.439|-7307.439|    18.65%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:34:56   2561] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:57   2562] | -27.510|  -27.510|-7305.777|-7305.777|    18.65%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:34:57   2562] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:57   2562] | -27.510|  -27.510|-7305.739|-7305.739|    18.65%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:34:57   2562] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:34:58   2563] | -27.510|  -27.510|-7300.704|-7300.704|    18.66%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:34:58   2563] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:00   2566] | -27.510|  -27.510|-7299.010|-7299.010|    18.67%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:00   2566] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:02   2567] | -27.510|  -27.510|-7297.121|-7297.121|    18.67%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:35:02   2567] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:02   2567] | -27.510|  -27.510|-7296.212|-7296.212|    18.67%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:35:02   2567] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:03   2569] | -27.510|  -27.510|-7295.808|-7295.808|    18.68%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:35:03   2569] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:04   2569] | -27.510|  -27.510|-7294.986|-7294.986|    18.68%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:35:04   2569] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:05   2570] | -27.510|  -27.510|-7293.391|-7293.391|    18.68%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:35:05   2570] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:06   2571] | -27.510|  -27.510|-7291.796|-7291.796|    18.68%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:35:06   2571] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:07   2572] | -27.510|  -27.510|-7291.241|-7291.241|    18.68%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:35:07   2572] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:07   2573] | -27.510|  -27.510|-7290.670|-7290.670|    18.68%|   0:00:00.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:35:07   2573] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:08   2574] | -27.510|  -27.510|-7287.539|-7287.539|    18.69%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:35:08   2574] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:10   2575] | -27.510|  -27.510|-7282.555|-7282.555|    18.70%|   0:00:02.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:35:10   2575] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:11   2576] | -27.510|  -27.510|-7282.320|-7282.320|    18.70%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:35:11   2576] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:12   2577] | -27.510|  -27.510|-7279.488|-7279.488|    18.70%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:35:12   2577] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:13   2579] | -27.510|  -27.510|-7277.628|-7277.628|    18.71%|   0:00:01.0| 1761.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:35:13   2579] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:16   2581] | -27.510|  -27.510|-7275.375|-7275.375|    18.71%|   0:00:03.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:35:16   2581] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:17   2583] | -27.510|  -27.510|-7274.134|-7274.134|    18.72%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:17   2583] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:19   2584] | -27.510|  -27.510|-7273.230|-7273.230|    18.72%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:35:19   2584] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:20   2586] | -27.510|  -27.510|-7272.414|-7272.414|    18.72%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:35:20   2586] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:22   2588] | -27.510|  -27.510|-7272.368|-7272.368|    18.73%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:35:22   2588] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:22   2588] | -27.510|  -27.510|-7272.155|-7272.155|    18.73%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:35:22   2588] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:24   2589] | -27.510|  -27.510|-7271.035|-7271.035|    18.73%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:35:24   2589] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/14 23:35:25   2591] | -27.510|  -27.510|-7268.650|-7268.650|    18.73%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:35:25   2591] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/14 23:35:27   2592] | -27.510|  -27.510|-7264.065|-7264.065|    18.73%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:35:27   2592] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/14 23:35:28   2593] | -27.510|  -27.510|-7262.696|-7262.696|    18.74%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:35:28   2593] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/14 23:35:29   2594] | -27.510|  -27.510|-7262.370|-7262.370|    18.74%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:35:29   2594] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/14 23:35:29   2594] | -27.510|  -27.510|-7262.065|-7262.065|    18.74%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:35:29   2594] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/14 23:35:29   2595] | -27.510|  -27.510|-7259.139|-7259.139|    18.74%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:29   2595] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:31   2596] | -27.510|  -27.510|-7258.877|-7258.877|    18.75%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:35:31   2596] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/14 23:35:32   2597] | -27.510|  -27.510|-7258.119|-7258.119|    18.75%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:35:32   2597] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/14 23:35:33   2598] | -27.510|  -27.510|-7257.844|-7257.844|    18.75%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:33   2598] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:33   2598] | -27.510|  -27.510|-7257.191|-7257.191|    18.75%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:33   2598] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:34   2599] | -27.510|  -27.510|-7256.101|-7256.101|    18.75%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:34   2599] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:34   2600] | -27.510|  -27.510|-7254.491|-7254.491|    18.75%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:34   2600] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:35   2600] | -27.510|  -27.510|-7253.712|-7253.712|    18.76%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:35   2600] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:37   2603] | -27.510|  -27.510|-7253.430|-7253.430|    18.76%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:37   2603] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:37   2603] | -27.510|  -27.510|-7253.413|-7253.413|    18.76%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:37   2603] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:38   2603] | -27.510|  -27.510|-7252.351|-7252.351|    18.76%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:38   2603] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:38   2604] | -27.510|  -27.510|-7250.513|-7250.513|    18.77%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:35:38   2604] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/14 23:35:40   2605] | -27.510|  -27.510|-7250.237|-7250.237|    18.77%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:35:40   2605] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/14 23:35:40   2605] | -27.510|  -27.510|-7249.372|-7249.372|    18.77%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:35:40   2605] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/14 23:35:40   2606] | -27.510|  -27.510|-7248.091|-7248.091|    18.77%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:35:40   2606] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:35:41   2606] | -27.510|  -27.510|-7245.901|-7245.901|    18.77%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:35:41   2606] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/14 23:35:42   2608] | -27.510|  -27.510|-7244.505|-7244.505|    18.78%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:42   2608] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:44   2609] | -27.510|  -27.510|-7243.497|-7243.497|    18.78%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:44   2609] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:45   2610] | -27.510|  -27.510|-7243.389|-7243.389|    18.78%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:45   2610] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:46   2612] | -27.510|  -27.510|-7242.396|-7242.396|    18.78%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:46   2612] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:46   2612] | -27.510|  -27.510|-7242.078|-7242.078|    18.78%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:35:46   2612] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:35:48   2613] | -27.510|  -27.510|-7241.104|-7241.104|    18.78%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:35:50   2615] | -27.510|  -27.510|-7240.787|-7240.787|    18.78%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:35:51   2617] | -27.510|  -27.510|-7240.049|-7240.049|    18.79%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:35:51   2617] | -27.510|  -27.510|-7239.967|-7239.967|    18.79%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:35:52   2618] | -27.510|  -27.510|-7235.799|-7235.799|    18.80%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:35:53   2618] | -27.510|  -27.510|-7234.458|-7234.458|    18.80%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:35:54   2620] | -27.510|  -27.510|-7232.922|-7232.922|    18.80%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:35:55   2620] | -27.510|  -27.510|-7232.795|-7232.795|    18.80%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:35:55   2621] | -27.510|  -27.510|-7232.449|-7232.449|    18.81%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:35:55   2621] | -27.510|  -27.510|-7231.354|-7231.354|    18.81%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/14 23:35:57   2622] | -27.510|  -27.510|-7230.403|-7230.403|    18.81%|   0:00:02.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:35:57   2622] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:35:57   2623] | -27.510|  -27.510|-7230.287|-7230.287|    18.81%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:35:57   2623] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:35:57   2623] | -27.510|  -27.510|-7229.398|-7229.398|    18.81%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:35:57   2623] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:35:58   2624] | -27.510|  -27.510|-7228.944|-7228.944|    18.82%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:35:58   2624] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:35:59   2624] | -27.510|  -27.510|-7226.650|-7226.650|    18.82%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:35:59   2624] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:35:59   2624] | -27.510|  -27.510|-7226.438|-7226.438|    18.82%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:35:59   2624] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:36:00   2625] | -27.510|  -27.510|-7225.921|-7225.921|    18.82%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:00   2625] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:36:01   2626] | -27.510|  -27.510|-7224.758|-7224.758|    18.82%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:01   2626] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:36:01   2626] | -27.510|  -27.510|-7224.683|-7224.683|    18.82%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:01   2626] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:36:01   2626] | -27.510|  -27.510|-7223.608|-7223.608|    18.83%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:01   2626] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:36:02   2627] | -27.510|  -27.510|-7222.591|-7222.591|    18.83%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:02   2627] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:36:02   2628] | -27.510|  -27.510|-7222.089|-7222.089|    18.83%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:02   2628] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:36:03   2628] | -27.510|  -27.510|-7220.733|-7220.733|    18.83%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:36:03   2628] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:36:04   2629] | -27.510|  -27.510|-7219.542|-7219.542|    18.83%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:36:04   2629] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:36:04   2629] | -27.510|  -27.510|-7219.164|-7219.164|    18.83%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:36:04   2629] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:36:05   2631] | -27.510|  -27.510|-7218.881|-7218.881|    18.84%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:36:05   2631] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/14 23:36:06   2631] | -27.510|  -27.510|-7218.837|-7218.837|    18.84%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:06   2631] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:36:06   2631] | -27.510|  -27.510|-7218.722|-7218.722|    18.84%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:06   2631] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:36:07   2632] | -27.510|  -27.510|-7217.903|-7217.903|    18.84%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:07   2632] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:36:07   2632] | -27.510|  -27.510|-7217.156|-7217.156|    18.84%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:07   2632] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:36:07   2633] | -27.510|  -27.510|-7216.781|-7216.781|    18.84%|   0:00:00.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:07   2633] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:36:08   2634] | -27.510|  -27.510|-7216.570|-7216.570|    18.84%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:08   2634] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:36:09   2634] | -27.510|  -27.510|-7215.963|-7215.963|    18.85%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:09   2634] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:36:10   2635] | -27.510|  -27.510|-7215.731|-7215.731|    18.85%|   0:00:01.0| 1723.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:10   2635] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/14 23:36:11   2636] | -27.510|  -27.510|-7215.697|-7215.697|    18.85%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:36:11   2636] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:36:12   2638] | -27.510|  -27.510|-7215.484|-7215.484|    18.85%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:36:12   2638] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:36:14   2639] | -27.510|  -27.510|-7214.173|-7214.173|    18.86%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:36:14   2639] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/14 23:36:15   2640] | -27.510|  -27.510|-7213.663|-7213.663|    18.86%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:36:15   2640] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/14 23:36:16   2642] | -27.510|  -27.510|-7213.284|-7213.284|    18.86%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:36:16   2642] |        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
[03/14 23:36:18   2643] | -27.510|  -27.510|-7211.557|-7211.557|    18.87%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:36:18   2643] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/14 23:36:20   2645] | -27.510|  -27.510|-7210.968|-7210.968|    18.87%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:36:20   2645] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/14 23:36:21   2646] | -27.510|  -27.510|-7209.292|-7209.292|    18.87%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:36:21   2646] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/14 23:36:21   2646] | -27.510|  -27.510|-7209.042|-7209.042|    18.87%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:36:21   2646] |        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/14 23:36:23   2648] | -27.510|  -27.510|-7207.460|-7207.460|    18.88%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:36:23   2648] |        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/14 23:36:23   2648] | -27.510|  -27.510|-7207.204|-7207.204|    18.88%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:36:23   2648] |        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/14 23:36:24   2649] | -27.510|  -27.510|-7205.282|-7205.282|    18.89%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:36:24   2649] |        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/14 23:36:25   2651] | -27.510|  -27.510|-7205.279|-7205.279|    18.89%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:36:25   2651] |        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/14 23:36:26   2651] | -27.510|  -27.510|-7203.565|-7203.565|    18.89%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:36:26   2651] |        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/14 23:36:27   2652] | -27.510|  -27.510|-7203.254|-7203.254|    18.90%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
[03/14 23:36:27   2653] | -27.510|  -27.510|-7202.389|-7202.389|    18.90%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_15_/D         |
[03/14 23:36:29   2654] | -27.510|  -27.510|-7200.790|-7200.790|    18.90%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:36:29   2654] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:36:30   2655] | -27.510|  -27.510|-7200.429|-7200.429|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:30   2655] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:36:31   2656] | -27.510|  -27.510|-7200.178|-7200.178|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:36:31   2656] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:36:31   2656] | -27.510|  -27.510|-7199.805|-7199.805|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:36:31   2656] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:36:32   2657] | -27.510|  -27.510|-7199.421|-7199.421|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:36:32   2657] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:36:32   2658] | -27.510|  -27.510|-7199.273|-7199.273|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:36:32   2658] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:36:33   2658] | -27.510|  -27.510|-7198.646|-7198.646|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:36:33   2658] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:36:34   2659] | -27.510|  -27.510|-7198.046|-7198.046|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:34   2659] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:36:34   2660] | -27.510|  -27.510|-7198.030|-7198.030|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:34   2660] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:36:34   2660] | -27.510|  -27.510|-7197.731|-7197.731|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:36:34   2660] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:36:35   2660] | -27.510|  -27.510|-7197.135|-7197.135|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:36:35   2660] |        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/14 23:36:35   2661] | -27.510|  -27.510|-7197.002|-7197.002|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:36:35   2661] |        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/14 23:36:36   2661] | -27.510|  -27.510|-7197.000|-7197.000|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_14_/D         |
[03/14 23:36:36   2661] | -27.510|  -27.510|-7196.996|-7196.996|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:36:36   2661] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/14 23:36:36   2662] | -27.510|  -27.510|-7196.976|-7196.976|    18.91%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:36:36   2662] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/14 23:36:37   2663] | -27.510|  -27.510|-7196.287|-7196.287|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:36:37   2663] |        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
[03/14 23:36:38   2663] | -27.510|  -27.510|-7195.408|-7195.408|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:36:38   2663] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/14 23:36:39   2664] | -27.510|  -27.510|-7195.229|-7195.229|    18.91%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:36:39   2664] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/14 23:36:39   2665] | -27.510|  -27.510|-7195.194|-7195.194|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:36:39   2665] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/14 23:36:39   2665] | -27.510|  -27.510|-7194.997|-7194.997|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:36:39   2665] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/14 23:36:40   2666] | -27.510|  -27.510|-7194.754|-7194.754|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:36:40   2666] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/14 23:36:41   2666] | -27.510|  -27.510|-7194.057|-7194.057|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:36:41   2666] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/14 23:36:41   2666] | -27.510|  -27.510|-7193.348|-7193.348|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:36:41   2666] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/14 23:36:42   2668] | -27.510|  -27.510|-7192.983|-7192.983|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:36:42   2668] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/14 23:36:43   2668] | -27.510|  -27.510|-7192.868|-7192.868|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:36:43   2668] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/14 23:36:43   2669] | -27.510|  -27.510|-7192.455|-7192.455|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:43   2669] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/14 23:36:44   2669] | -27.510|  -27.510|-7191.570|-7191.570|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:44   2669] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/14 23:36:45   2670] | -27.510|  -27.510|-7191.483|-7191.483|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:45   2670] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/14 23:36:45   2671] | -27.510|  -27.510|-7191.021|-7191.021|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:45   2671] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/14 23:36:46   2671] | -27.510|  -27.510|-7190.897|-7190.897|    18.92%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:46   2671] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/14 23:36:46   2672] | -27.510|  -27.510|-7190.054|-7190.054|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:46   2672] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/14 23:36:48   2674] | -27.510|  -27.510|-7188.353|-7188.353|    18.92%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:48   2674] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/14 23:36:48   2674] | -27.510|  -27.510|-7187.825|-7187.825|    18.92%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:48   2674] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/14 23:36:49   2674] | -27.510|  -27.510|-7186.889|-7186.889|    18.93%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:49   2674] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/14 23:36:50   2675] | -27.510|  -27.510|-7186.540|-7186.540|    18.93%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:50   2675] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/14 23:36:50   2676] | -27.510|  -27.510|-7186.351|-7186.351|    18.93%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:36:50   2676] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/14 23:36:52   2677] | -27.510|  -27.510|-7185.318|-7185.318|    18.93%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:36:52   2677] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/14 23:36:53   2678] | -27.510|  -27.510|-7184.925|-7184.925|    18.93%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:36:53   2678] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/14 23:36:53   2679] | -27.510|  -27.510|-7184.621|-7184.621|    18.93%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:36:53   2679] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/14 23:36:55   2680] | -27.510|  -27.510|-7184.479|-7184.479|    18.94%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:36:55   2680] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/14 23:36:56   2681] | -27.510|  -27.510|-7183.834|-7183.834|    18.94%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:36:56   2681] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/14 23:36:56   2682] | -27.510|  -27.510|-7183.683|-7183.683|    18.94%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:36:56   2682] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/14 23:36:57   2683] | -27.510|  -27.510|-7182.718|-7182.718|    18.94%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:36:57   2683] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/14 23:36:59   2684] | -27.510|  -27.510|-7182.001|-7182.001|    18.94%|   0:00:02.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:36:59   2684] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/14 23:37:00   2685] | -27.510|  -27.510|-7181.878|-7181.878|    18.95%|   0:00:01.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:37:00   2685] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/14 23:37:00   2685] | -27.510|  -27.510|-7181.360|-7181.360|    18.95%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:37:00   2685] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/14 23:37:00   2685] | -27.511|  -27.511|-7181.360|-7181.360|    18.95%|   0:00:00.0| 1742.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:37:00   2685] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:37:00   2685] 
[03/14 23:37:00   2685] *** Finish Core Optimize Step (cpu=0:06:53 real=0:06:54 mem=1742.8M) ***
[03/14 23:37:00   2686] Active Path Group: default 
[03/14 23:37:00   2686] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:37:00   2686] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:37:00   2686] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:37:00   2686] |  -0.023|  -27.511|  -0.064|-7181.360|    18.95%|   0:00:00.0| 1742.8M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
[03/14 23:37:01   2686] |   0.020|  -27.510|   0.000|-7181.334|    18.95%|   0:00:01.0| 1742.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:37:01   2686] |        |         |        |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/14 23:37:01   2686] |   0.019|  -27.511|   0.000|-7181.334|    18.95%|   0:00:00.0| 1742.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:37:01   2686] |        |         |        |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/14 23:37:01   2686] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:37:01   2686] 
[03/14 23:37:01   2686] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1742.8M) ***
[03/14 23:37:01   2686] 
[03/14 23:37:01   2686] *** Finished Optimize Step Cumulative (cpu=0:06:53 real=0:06:55 mem=1742.8M) ***
[03/14 23:37:01   2686] ** GigaOpt Optimizer WNS Slack -27.511 TNS Slack -7181.334 Density 18.95
[03/14 23:37:01   2686] Placement Snapshot: Density distribution:
[03/14 23:37:01   2686] [1.00 -  +++]: 1943 (65.80%)
[03/14 23:37:01   2686] [0.95 - 1.00]: 23 (0.78%)
[03/14 23:37:01   2686] [0.90 - 0.95]: 18 (0.61%)
[03/14 23:37:01   2686] [0.85 - 0.90]: 16 (0.54%)
[03/14 23:37:01   2686] [0.80 - 0.85]: 13 (0.44%)
[03/14 23:37:01   2686] [0.75 - 0.80]: 21 (0.71%)
[03/14 23:37:01   2686] [0.70 - 0.75]: 24 (0.81%)
[03/14 23:37:01   2686] [0.65 - 0.70]: 42 (1.42%)
[03/14 23:37:01   2686] [0.60 - 0.65]: 45 (1.52%)
[03/14 23:37:01   2686] [0.55 - 0.60]: 31 (1.05%)
[03/14 23:37:01   2686] [0.50 - 0.55]: 42 (1.42%)
[03/14 23:37:01   2686] [0.45 - 0.50]: 61 (2.07%)
[03/14 23:37:01   2686] [0.40 - 0.45]: 83 (2.81%)
[03/14 23:37:01   2686] [0.35 - 0.40]: 164 (5.55%)
[03/14 23:37:01   2686] [0.30 - 0.35]: 177 (5.99%)
[03/14 23:37:01   2686] [0.25 - 0.30]: 139 (4.71%)
[03/14 23:37:01   2686] [0.20 - 0.25]: 51 (1.73%)
[03/14 23:37:01   2686] [0.15 - 0.20]: 33 (1.12%)
[03/14 23:37:01   2686] [0.10 - 0.15]: 22 (0.75%)
[03/14 23:37:01   2686] [0.05 - 0.10]: 5 (0.17%)
[03/14 23:37:01   2686] [0.00 - 0.05]: 0 (0.00%)
[03/14 23:37:01   2686] Begin: Area Reclaim Optimization
[03/14 23:37:01   2686] Reclaim Optimization WNS Slack -27.511  TNS Slack -7181.334 Density 18.95
[03/14 23:37:01   2686] +----------+---------+--------+---------+------------+--------+
[03/14 23:37:01   2686] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/14 23:37:01   2686] +----------+---------+--------+---------+------------+--------+
[03/14 23:37:01   2686] |    18.95%|        -| -27.511|-7181.334|   0:00:00.0| 1742.8M|
[03/14 23:37:06   2691] |    18.91%|      163| -27.510|-7179.298|   0:00:05.0| 1742.8M|
[03/14 23:37:15   2700] |    18.87%|      680| -27.508|-7182.161|   0:00:09.0| 1742.8M|
[03/14 23:37:15   2700] |    18.87%|        0| -27.508|-7182.161|   0:00:00.0| 1742.8M|
[03/14 23:37:15   2700] +----------+---------+--------+---------+------------+--------+
[03/14 23:37:15   2700] Reclaim Optimization End WNS Slack -27.508  TNS Slack -7182.161 Density 18.87
[03/14 23:37:15   2700] 
[03/14 23:37:15   2700] ** Summary: Restruct = 0 Buffer Deletion = 120 Declone = 47 Resize = 544 **
[03/14 23:37:15   2700] --------------------------------------------------------------
[03/14 23:37:15   2700] |                                   | Total     | Sequential |
[03/14 23:37:15   2700] --------------------------------------------------------------
[03/14 23:37:15   2700] | Num insts resized                 |     544  |       0    |
[03/14 23:37:15   2700] | Num insts undone                  |     136  |       0    |
[03/14 23:37:15   2700] | Num insts Downsized               |     544  |       0    |
[03/14 23:37:15   2700] | Num insts Samesized               |       0  |       0    |
[03/14 23:37:15   2700] | Num insts Upsized                 |       0  |       0    |
[03/14 23:37:15   2700] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 23:37:15   2700] --------------------------------------------------------------
[03/14 23:37:15   2700] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:37:15   2700] Layer 7 has 395 constrained nets 
[03/14 23:37:15   2700] **** End NDR-Layer Usage Statistics ****
[03/14 23:37:15   2700] ** Finished Core Area Reclaim Optimization (cpu = 0:00:14.6) (real = 0:00:14.0) **
[03/14 23:37:15   2700] *** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:14, mem=1720.05M, totSessionCpu=0:45:01).
[03/14 23:37:15   2700] Placement Snapshot: Density distribution:
[03/14 23:37:15   2700] [1.00 -  +++]: 1943 (65.80%)
[03/14 23:37:15   2700] [0.95 - 1.00]: 23 (0.78%)
[03/14 23:37:15   2700] [0.90 - 0.95]: 18 (0.61%)
[03/14 23:37:15   2700] [0.85 - 0.90]: 16 (0.54%)
[03/14 23:37:15   2700] [0.80 - 0.85]: 13 (0.44%)
[03/14 23:37:15   2700] [0.75 - 0.80]: 21 (0.71%)
[03/14 23:37:15   2700] [0.70 - 0.75]: 24 (0.81%)
[03/14 23:37:15   2700] [0.65 - 0.70]: 43 (1.46%)
[03/14 23:37:15   2700] [0.60 - 0.65]: 47 (1.59%)
[03/14 23:37:15   2700] [0.55 - 0.60]: 30 (1.02%)
[03/14 23:37:15   2700] [0.50 - 0.55]: 44 (1.49%)
[03/14 23:37:15   2700] [0.45 - 0.50]: 60 (2.03%)
[03/14 23:37:15   2700] [0.40 - 0.45]: 81 (2.74%)
[03/14 23:37:15   2700] [0.35 - 0.40]: 178 (6.03%)
[03/14 23:37:15   2700] [0.30 - 0.35]: 171 (5.79%)
[03/14 23:37:15   2700] [0.25 - 0.30]: 130 (4.40%)
[03/14 23:37:15   2700] [0.20 - 0.25]: 51 (1.73%)
[03/14 23:37:15   2700] [0.15 - 0.20]: 34 (1.15%)
[03/14 23:37:15   2700] [0.10 - 0.15]: 21 (0.71%)
[03/14 23:37:15   2700] [0.05 - 0.10]: 5 (0.17%)
[03/14 23:37:15   2700] [0.00 - 0.05]: 0 (0.00%)
[03/14 23:37:15   2701] *** Starting refinePlace (0:45:01 mem=1736.1M) ***
[03/14 23:37:15   2701] Total net bbox length = 1.281e+06 (5.870e+05 6.940e+05) (ext = 1.814e+05)
[03/14 23:37:16   2701] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:37:16   2701] default core: bins with density >  0.75 = 4.54 % ( 152 / 3350 )
[03/14 23:37:16   2701] Density distribution unevenness ratio = 69.031%
[03/14 23:37:16   2701] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1736.1MB) @(0:45:01 - 0:45:01).
[03/14 23:37:16   2701] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:37:16   2701] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1736.1MB
[03/14 23:37:16   2701] Starting refinePlace ...
[03/14 23:37:16   2701] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:37:16   2701] default core: bins with density >  0.75 = 4.42 % ( 148 / 3350 )
[03/14 23:37:16   2701] Density distribution unevenness ratio = 68.569%
[03/14 23:37:17   2702]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:37:17   2702] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:01.0, mem=1750.4MB) @(0:45:01 - 0:45:03).
[03/14 23:37:17   2702] Move report: preRPlace moves 4172 insts, mean move: 0.64 um, max move: 5.80 um
[03/14 23:37:17   2702] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1997): (573.60, 614.80) --> (575.80, 618.40)
[03/14 23:37:17   2702] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/14 23:37:17   2702] wireLenOptFixPriorityInst 0 inst fixed
[03/14 23:37:17   2703] Move report: legalization moves 1 insts, mean move: 2.00 um, max move: 2.00 um
[03/14 23:37:17   2703] 	Max move on inst (core_instance/sfp_instance/FE_OCPC7849_n5631): (338.40, 262.00) --> (338.60, 260.20)
[03/14 23:37:17   2703] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1750.4MB) @(0:45:03 - 0:45:03).
[03/14 23:37:17   2703] Move report: Detail placement moves 4172 insts, mean move: 0.64 um, max move: 5.80 um
[03/14 23:37:17   2703] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1997): (573.60, 614.80) --> (575.80, 618.40)
[03/14 23:37:17   2703] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1750.4MB
[03/14 23:37:17   2703] Statistics of distance of Instance movement in refine placement:
[03/14 23:37:17   2703]   maximum (X+Y) =         5.80 um
[03/14 23:37:17   2703]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1997) with max move: (573.6, 614.8) -> (575.8, 618.4)
[03/14 23:37:17   2703]   mean    (X+Y) =         0.64 um
[03/14 23:37:17   2703] Total instances flipped for legalization: 1
[03/14 23:37:17   2703] Summary Report:
[03/14 23:37:17   2703] Instances move: 4172 (out of 39583 movable)
[03/14 23:37:17   2703] Mean displacement: 0.64 um
[03/14 23:37:17   2703] Max displacement: 5.80 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1997) (573.6, 614.8) -> (575.8, 618.4)
[03/14 23:37:17   2703] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/14 23:37:17   2703] Total instances moved : 4172
[03/14 23:37:17   2703] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:37:17   2703] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1750.4MB
[03/14 23:37:17   2703] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=1750.4MB) @(0:45:01 - 0:45:03).
[03/14 23:37:17   2703] *** Finished refinePlace (0:45:03 mem=1750.4M) ***
[03/14 23:37:18   2703] Finished re-routing un-routed nets (0:00:00.0 1750.4M)
[03/14 23:37:18   2703] 
[03/14 23:37:18   2703] 
[03/14 23:37:18   2703] Density : 0.1887
[03/14 23:37:18   2703] Max route overflow : 0.0000
[03/14 23:37:18   2703] 
[03/14 23:37:18   2703] 
[03/14 23:37:18   2703] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=1750.4M) ***
[03/14 23:37:18   2703] ** GigaOpt Optimizer WNS Slack -27.508 TNS Slack -7182.161 Density 18.87
[03/14 23:37:18   2703] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:37:18   2703] Layer 7 has 395 constrained nets 
[03/14 23:37:18   2703] **** End NDR-Layer Usage Statistics ****
[03/14 23:37:18   2703] 
[03/14 23:37:18   2703] *** Finish pre-CTS Setup Fixing (cpu=0:07:11 real=0:07:12 mem=1750.4M) ***
[03/14 23:37:18   2703] 
[03/14 23:37:18   2704] End: GigaOpt Optimization in TNS mode
[03/14 23:37:18   2704] Info: 130 clock nets excluded from IPO operation.
[03/14 23:37:18   2704] Begin: Area Reclaim Optimization
[03/14 23:37:18   2704] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:37:18   2704] #spOpts: N=65 mergeVia=F 
[03/14 23:37:19   2705] Reclaim Optimization WNS Slack -27.508  TNS Slack -7182.161 Density 18.87
[03/14 23:37:19   2705] +----------+---------+--------+---------+------------+--------+
[03/14 23:37:19   2705] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/14 23:37:19   2705] +----------+---------+--------+---------+------------+--------+
[03/14 23:37:19   2705] |    18.87%|        -| -27.508|-7182.161|   0:00:00.0| 1740.4M|
[03/14 23:37:20   2705] |    18.87%|        0| -27.508|-7182.161|   0:00:01.0| 1740.4M|
[03/14 23:37:21   2706] |    18.87%|       32| -27.508|-7182.114|   0:00:01.0| 1740.4M|
[03/14 23:37:21   2707] |    18.87%|        4| -27.508|-7182.110|   0:00:00.0| 1740.4M|
[03/14 23:37:21   2707] |    18.87%|        0| -27.508|-7182.110|   0:00:00.0| 1740.4M|
[03/14 23:37:21   2707] +----------+---------+--------+---------+------------+--------+
[03/14 23:37:21   2707] Reclaim Optimization End WNS Slack -27.508  TNS Slack -7182.110 Density 18.87
[03/14 23:37:21   2707] 
[03/14 23:37:21   2707] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 33 **
[03/14 23:37:21   2707] --------------------------------------------------------------
[03/14 23:37:21   2707] |                                   | Total     | Sequential |
[03/14 23:37:21   2707] --------------------------------------------------------------
[03/14 23:37:21   2707] | Num insts resized                 |      30  |       0    |
[03/14 23:37:21   2707] | Num insts undone                  |       3  |       0    |
[03/14 23:37:21   2707] | Num insts Downsized               |      30  |       0    |
[03/14 23:37:21   2707] | Num insts Samesized               |       0  |       0    |
[03/14 23:37:21   2707] | Num insts Upsized                 |       0  |       0    |
[03/14 23:37:21   2707] | Num multiple commits+uncommits    |       3  |       -    |
[03/14 23:37:21   2707] --------------------------------------------------------------
[03/14 23:37:21   2707] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:37:21   2707] Layer 7 has 395 constrained nets 
[03/14 23:37:21   2707] **** End NDR-Layer Usage Statistics ****
[03/14 23:37:21   2707] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
[03/14 23:37:22   2707] *** Starting refinePlace (0:45:08 mem=1740.4M) ***
[03/14 23:37:22   2707] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:37:22   2707] Starting refinePlace ...
[03/14 23:37:22   2707] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:37:22   2707] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:37:22   2707] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1740.4MB) @(0:45:08 - 0:45:08).
[03/14 23:37:22   2707] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:37:22   2707] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1740.4MB
[03/14 23:37:22   2708] Statistics of distance of Instance movement in refine placement:
[03/14 23:37:22   2708]   maximum (X+Y) =         0.00 um
[03/14 23:37:22   2708]   mean    (X+Y) =         0.00 um
[03/14 23:37:22   2708] Summary Report:
[03/14 23:37:22   2708] Instances move: 0 (out of 39583 movable)
[03/14 23:37:22   2708] Mean displacement: 0.00 um
[03/14 23:37:22   2708] Max displacement: 0.00 um 
[03/14 23:37:22   2708] Total instances moved : 0
[03/14 23:37:22   2708] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:37:22   2708] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1740.4MB
[03/14 23:37:22   2708] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1740.4MB) @(0:45:08 - 0:45:08).
[03/14 23:37:22   2708] *** Finished refinePlace (0:45:08 mem=1740.4M) ***
[03/14 23:37:22   2708] Finished re-routing un-routed nets (0:00:00.0 1740.4M)
[03/14 23:37:22   2708] 
[03/14 23:37:23   2708] 
[03/14 23:37:23   2708] Density : 0.1887
[03/14 23:37:23   2708] Max route overflow : 0.0000
[03/14 23:37:23   2708] 
[03/14 23:37:23   2708] 
[03/14 23:37:23   2708] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:02.0 mem=1740.4M) ***
[03/14 23:37:23   2708] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=1591.57M, totSessionCpu=0:45:09).
[03/14 23:37:23   2709] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 23:37:23   2709] [PSP] Started earlyGlobalRoute kernel
[03/14 23:37:23   2709] [PSP] Initial Peak syMemory usage = 1591.6 MB
[03/14 23:37:23   2709] (I)       Reading DB...
[03/14 23:37:23   2709] (I)       congestionReportName   : 
[03/14 23:37:23   2709] (I)       buildTerm2TermWires    : 1
[03/14 23:37:23   2709] (I)       doTrackAssignment      : 1
[03/14 23:37:23   2709] (I)       dumpBookshelfFiles     : 0
[03/14 23:37:23   2709] (I)       numThreads             : 1
[03/14 23:37:23   2709] [NR-eagl] honorMsvRouteConstraint: false
[03/14 23:37:23   2709] (I)       honorPin               : false
[03/14 23:37:23   2709] (I)       honorPinGuide          : true
[03/14 23:37:23   2709] (I)       honorPartition         : false
[03/14 23:37:23   2709] (I)       allowPartitionCrossover: false
[03/14 23:37:23   2709] (I)       honorSingleEntry       : true
[03/14 23:37:23   2709] (I)       honorSingleEntryStrong : true
[03/14 23:37:23   2709] (I)       handleViaSpacingRule   : false
[03/14 23:37:23   2709] (I)       PDConstraint           : none
[03/14 23:37:23   2709] (I)       expBetterNDRHandling   : false
[03/14 23:37:23   2709] [NR-eagl] honorClockSpecNDR      : 0
[03/14 23:37:23   2709] (I)       routingEffortLevel     : 3
[03/14 23:37:23   2709] [NR-eagl] minRouteLayer          : 2
[03/14 23:37:23   2709] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 23:37:23   2709] (I)       numRowsPerGCell        : 1
[03/14 23:37:23   2709] (I)       speedUpLargeDesign     : 0
[03/14 23:37:23   2709] (I)       speedUpBlkViolationClean: 0
[03/14 23:37:23   2709] (I)       multiThreadingTA       : 0
[03/14 23:37:23   2709] (I)       blockedPinEscape       : 1
[03/14 23:37:23   2709] (I)       blkAwareLayerSwitching : 0
[03/14 23:37:23   2709] (I)       betterClockWireModeling: 1
[03/14 23:37:23   2709] (I)       punchThroughDistance   : 500.00
[03/14 23:37:23   2709] (I)       scenicBound            : 1.15
[03/14 23:37:23   2709] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 23:37:23   2709] (I)       source-to-sink ratio   : 0.00
[03/14 23:37:23   2709] (I)       targetCongestionRatioH : 1.00
[03/14 23:37:23   2709] (I)       targetCongestionRatioV : 1.00
[03/14 23:37:23   2709] (I)       layerCongestionRatio   : 0.70
[03/14 23:37:23   2709] (I)       m1CongestionRatio      : 0.10
[03/14 23:37:23   2709] (I)       m2m3CongestionRatio    : 0.70
[03/14 23:37:23   2709] (I)       localRouteEffort       : 1.00
[03/14 23:37:23   2709] (I)       numSitesBlockedByOneVia: 8.00
[03/14 23:37:23   2709] (I)       supplyScaleFactorH     : 1.00
[03/14 23:37:23   2709] (I)       supplyScaleFactorV     : 1.00
[03/14 23:37:23   2709] (I)       highlight3DOverflowFactor: 0.00
[03/14 23:37:23   2709] (I)       doubleCutViaModelingRatio: 0.00
[03/14 23:37:23   2709] (I)       blockTrack             : 
[03/14 23:37:23   2709] (I)       readTROption           : true
[03/14 23:37:23   2709] (I)       extraSpacingBothSide   : false
[03/14 23:37:23   2709] [NR-eagl] numTracksPerClockWire  : 0
[03/14 23:37:23   2709] (I)       routeSelectedNetsOnly  : false
[03/14 23:37:23   2709] (I)       before initializing RouteDB syMemory usage = 1632.8 MB
[03/14 23:37:23   2709] (I)       starting read tracks
[03/14 23:37:23   2709] (I)       build grid graph
[03/14 23:37:23   2709] (I)       build grid graph start
[03/14 23:37:23   2709] [NR-eagl] Layer1 has no routable track
[03/14 23:37:23   2709] [NR-eagl] Layer2 has single uniform track structure
[03/14 23:37:23   2709] [NR-eagl] Layer3 has single uniform track structure
[03/14 23:37:23   2709] [NR-eagl] Layer4 has single uniform track structure
[03/14 23:37:23   2709] [NR-eagl] Layer5 has single uniform track structure
[03/14 23:37:23   2709] [NR-eagl] Layer6 has single uniform track structure
[03/14 23:37:23   2709] [NR-eagl] Layer7 has single uniform track structure
[03/14 23:37:23   2709] [NR-eagl] Layer8 has single uniform track structure
[03/14 23:37:23   2709] (I)       build grid graph end
[03/14 23:37:23   2709] (I)       Layer1   numNetMinLayer=44890
[03/14 23:37:23   2709] (I)       Layer2   numNetMinLayer=0
[03/14 23:37:23   2709] (I)       Layer3   numNetMinLayer=0
[03/14 23:37:23   2709] (I)       Layer4   numNetMinLayer=0
[03/14 23:37:23   2709] (I)       Layer5   numNetMinLayer=0
[03/14 23:37:23   2709] (I)       Layer6   numNetMinLayer=0
[03/14 23:37:23   2709] (I)       Layer7   numNetMinLayer=395
[03/14 23:37:23   2709] (I)       Layer8   numNetMinLayer=0
[03/14 23:37:23   2709] (I)       numViaLayers=7
[03/14 23:37:23   2709] (I)       end build via table
[03/14 23:37:23   2709] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 23:37:23   2709] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/14 23:37:23   2709] (I)       readDataFromPlaceDB
[03/14 23:37:23   2709] (I)       Read net information..
[03/14 23:37:23   2709] [NR-eagl] Read numTotalNets=45285  numIgnoredNets=0
[03/14 23:37:23   2709] (I)       Read testcase time = 0.020 seconds
[03/14 23:37:23   2709] 
[03/14 23:37:23   2709] (I)       totalPins=157597  totalGlobalPin=154828 (98.24%)
[03/14 23:37:23   2709] (I)       Model blockage into capacity
[03/14 23:37:23   2709] (I)       Read numBlocks=4397  numPreroutedWires=0  numCapScreens=0
[03/14 23:37:24   2709] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 23:37:24   2709] (I)       blocked area on Layer2 : 716929599200  (15.97%)
[03/14 23:37:24   2709] (I)       blocked area on Layer3 : 625440673600  (13.93%)
[03/14 23:37:24   2709] (I)       blocked area on Layer4 : 622458955200  (13.86%)
[03/14 23:37:24   2709] (I)       blocked area on Layer5 : 2418928000  (0.05%)
[03/14 23:37:24   2709] (I)       blocked area on Layer6 : 2240299200  (0.05%)
[03/14 23:37:24   2709] (I)       blocked area on Layer7 : 328186800000  (7.31%)
[03/14 23:37:24   2709] (I)       blocked area on Layer8 : 0  (0.00%)
[03/14 23:37:24   2709] (I)       Modeling time = 0.170 seconds
[03/14 23:37:24   2709] 
[03/14 23:37:24   2709] (I)       Number of ignored nets = 0
[03/14 23:37:24   2709] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:37:24   2709] (I)       Number of clock nets = 130.  Ignored: No
[03/14 23:37:24   2709] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:37:24   2709] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:37:24   2709] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:37:24   2709] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:37:24   2709] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:37:24   2709] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:37:24   2709] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:37:24   2709] [NR-eagl] There are 130 clock nets ( 0 with NDR ).
[03/14 23:37:24   2709] (I)       Before initializing earlyGlobalRoute syMemory usage = 1627.6 MB
[03/14 23:37:24   2709] (I)       Layer1  viaCost=300.00
[03/14 23:37:24   2709] (I)       Layer2  viaCost=100.00
[03/14 23:37:24   2709] (I)       Layer3  viaCost=100.00
[03/14 23:37:24   2709] (I)       Layer4  viaCost=100.00
[03/14 23:37:24   2709] (I)       Layer5  viaCost=100.00
[03/14 23:37:24   2709] (I)       Layer6  viaCost=200.00
[03/14 23:37:24   2709] (I)       Layer7  viaCost=100.00
[03/14 23:37:24   2709] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:37:24   2709] (I)       routing area        :  (0, 0) - (1840000, 2440000)
[03/14 23:37:24   2709] (I)       core area           :  (20000, 20000) - (1820000, 2420000)
[03/14 23:37:24   2709] (I)       Site Width          :   400  (dbu)
[03/14 23:37:24   2709] (I)       Row Height          :  3600  (dbu)
[03/14 23:37:24   2709] (I)       GCell Width         :  3600  (dbu)
[03/14 23:37:24   2709] (I)       GCell Height        :  3600  (dbu)
[03/14 23:37:24   2709] (I)       grid                :   511   678     8
[03/14 23:37:24   2709] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:37:24   2709] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:37:24   2709] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:37:24   2709] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:37:24   2709] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:37:24   2709] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/14 23:37:24   2709] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:37:24   2709] (I)       Total num of tracks :     0  4600  6099  4600  6099  4600  1525  1150
[03/14 23:37:24   2709] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:37:24   2709] (I)       --------------------------------------------------------
[03/14 23:37:24   2709] 
[03/14 23:37:24   2709] [NR-eagl] ============ Routing rule table ============
[03/14 23:37:24   2709] [NR-eagl] Rule id 0. Nets 45285 
[03/14 23:37:24   2709] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 23:37:24   2709] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:37:24   2709] [NR-eagl] ========================================
[03/14 23:37:24   2709] [NR-eagl] 
[03/14 23:37:24   2709] (I)       After initializing earlyGlobalRoute syMemory usage = 1644.1 MB
[03/14 23:37:24   2709] (I)       Loading and dumping file time : 0.59 seconds
[03/14 23:37:24   2709] (I)       ============= Initialization =============
[03/14 23:37:24   2709] (I)       total 2D Cap : 1508022 = (728322 H, 779700 V)
[03/14 23:37:24   2709] [NR-eagl] Layer group 1: route 395 net(s) in layer range [7, 8]
[03/14 23:37:24   2709] (I)       ============  Phase 1a Route ============
[03/14 23:37:24   2709] (I)       Phase 1a runs 0.00 seconds
[03/14 23:37:24   2709] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=24
[03/14 23:37:24   2709] (I)       Usage: 22349 = (7082 H, 15267 V) = (0.97% H, 1.96% V) = (1.275e+04um H, 2.748e+04um V)
[03/14 23:37:24   2709] (I)       
[03/14 23:37:24   2709] (I)       ============  Phase 1b Route ============
[03/14 23:37:24   2709] (I)       Phase 1b runs 0.00 seconds
[03/14 23:37:24   2709] (I)       Usage: 22352 = (7084 H, 15268 V) = (0.97% H, 1.96% V) = (1.275e+04um H, 2.748e+04um V)
[03/14 23:37:24   2709] (I)       
[03/14 23:37:24   2709] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.023360e+04um
[03/14 23:37:24   2709] (I)       ============  Phase 1c Route ============
[03/14 23:37:24   2709] (I)       Level2 Grid: 103 x 136
[03/14 23:37:24   2709] (I)       Phase 1c runs 0.01 seconds
[03/14 23:37:24   2709] (I)       Usage: 22356 = (7088 H, 15268 V) = (0.97% H, 1.96% V) = (1.276e+04um H, 2.748e+04um V)
[03/14 23:37:24   2709] (I)       
[03/14 23:37:24   2709] (I)       ============  Phase 1d Route ============
[03/14 23:37:24   2709] (I)       Phase 1d runs 0.00 seconds
[03/14 23:37:24   2709] (I)       Usage: 22356 = (7088 H, 15268 V) = (0.97% H, 1.96% V) = (1.276e+04um H, 2.748e+04um V)
[03/14 23:37:24   2709] (I)       
[03/14 23:37:24   2709] (I)       ============  Phase 1e Route ============
[03/14 23:37:24   2709] (I)       Phase 1e runs 0.00 seconds
[03/14 23:37:24   2709] (I)       Usage: 22356 = (7088 H, 15268 V) = (0.97% H, 1.96% V) = (1.276e+04um H, 2.748e+04um V)
[03/14 23:37:24   2709] (I)       
[03/14 23:37:24   2709] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.024080e+04um
[03/14 23:37:24   2709] [NR-eagl] 
[03/14 23:37:24   2709] (I)       dpBasedLA: time=0.01  totalOF=1603  totalVia=14763  totalWL=22356  total(Via+WL)=37119 
[03/14 23:37:24   2709] (I)       total 2D Cap : 15767376 = (6532309 H, 9235067 V)
[03/14 23:37:24   2709] [NR-eagl] Layer group 2: route 44890 net(s) in layer range [2, 8]
[03/14 23:37:24   2709] (I)       ============  Phase 1a Route ============
[03/14 23:37:24   2710] (I)       Phase 1a runs 0.17 seconds
[03/14 23:37:24   2710] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[03/14 23:37:24   2710] (I)       Usage: 764426 = (349899 H, 414527 V) = (5.36% H, 4.49% V) = (6.298e+05um H, 7.461e+05um V)
[03/14 23:37:24   2710] (I)       
[03/14 23:37:24   2710] (I)       ============  Phase 1b Route ============
[03/14 23:37:24   2710] (I)       Phase 1b runs 0.04 seconds
[03/14 23:37:24   2710] (I)       Usage: 764429 = (349899 H, 414530 V) = (5.36% H, 4.49% V) = (6.298e+05um H, 7.462e+05um V)
[03/14 23:37:24   2710] (I)       
[03/14 23:37:24   2710] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.335731e+06um
[03/14 23:37:24   2710] (I)       ============  Phase 1c Route ============
[03/14 23:37:24   2710] (I)       Level2 Grid: 103 x 136
[03/14 23:37:24   2710] (I)       Phase 1c runs 0.05 seconds
[03/14 23:37:24   2710] (I)       Usage: 764433 = (349899 H, 414534 V) = (5.36% H, 4.49% V) = (6.298e+05um H, 7.462e+05um V)
[03/14 23:37:24   2710] (I)       
[03/14 23:37:24   2710] (I)       ============  Phase 1d Route ============
[03/14 23:37:24   2710] (I)       Usage: 764433 = (349899 H, 414534 V) = (5.36% H, 4.49% V) = (6.298e+05um H, 7.462e+05um V)
[03/14 23:37:24   2710] (I)       
[03/14 23:37:24   2710] (I)       ============  Phase 1e Route ============
[03/14 23:37:24   2710] (I)       Phase 1e runs 0.02 seconds
[03/14 23:37:24   2710] (I)       Usage: 764433 = (349899 H, 414534 V) = (5.36% H, 4.49% V) = (6.298e+05um H, 7.462e+05um V)
[03/14 23:37:24   2710] (I)       
[03/14 23:37:24   2710] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.335739e+06um
[03/14 23:37:24   2710] [NR-eagl] 
[03/14 23:37:25   2710] (I)       dpBasedLA: time=0.21  totalOF=4680  totalVia=307276  totalWL=742069  total(Via+WL)=1049345 
[03/14 23:37:25   2710] (I)       ============  Phase 1l Route ============
[03/14 23:37:25   2710] (I)       Total Global Routing Runtime: 0.97 seconds
[03/14 23:37:25   2710] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:37:25   2710] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 23:37:25   2710] (I)       
[03/14 23:37:25   2710] (I)       ============= track Assignment ============
[03/14 23:37:25   2710] (I)       extract Global 3D Wires
[03/14 23:37:25   2710] (I)       Extract Global WL : time=0.03
[03/14 23:37:25   2710] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 23:37:25   2710] (I)       Initialization real time=0.05 seconds
[03/14 23:37:25   2711] (I)       Kernel real time=0.52 seconds
[03/14 23:37:25   2711] (I)       End Greedy Track Assignment
[03/14 23:37:25   2711] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 156531
[03/14 23:37:25   2711] [NR-eagl] Layer2(M2)(V) length: 3.466673e+05um, number of vias: 221302
[03/14 23:37:25   2711] [NR-eagl] Layer3(M3)(H) length: 4.085016e+05um, number of vias: 17151
[03/14 23:37:25   2711] [NR-eagl] Layer4(M4)(V) length: 2.033969e+05um, number of vias: 8121
[03/14 23:37:25   2711] [NR-eagl] Layer5(M5)(H) length: 2.108843e+05um, number of vias: 4175
[03/14 23:37:25   2711] [NR-eagl] Layer6(M6)(V) length: 1.755995e+05um, number of vias: 2126
[03/14 23:37:25   2711] [NR-eagl] Layer7(M7)(H) length: 1.845300e+04um, number of vias: 2537
[03/14 23:37:25   2711] [NR-eagl] Layer8(M8)(V) length: 3.603224e+04um, number of vias: 0
[03/14 23:37:25   2711] [NR-eagl] Total length: 1.399535e+06um, number of vias: 411943
[03/14 23:37:26   2711] [NR-eagl] End Peak syMemory usage = 1571.2 MB
[03/14 23:37:26   2711] [NR-eagl] Early Global Router Kernel+IO runtime : 2.88 seconds
[03/14 23:37:26   2711] Extraction called for design 'fullchip' of instances=39586 and nets=46861 using extraction engine 'preRoute' .
[03/14 23:37:26   2711] PreRoute RC Extraction called for design fullchip.
[03/14 23:37:26   2711] RC Extraction called in multi-corner(2) mode.
[03/14 23:37:26   2711] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:37:26   2711] RCMode: PreRoute
[03/14 23:37:26   2711]       RC Corner Indexes            0       1   
[03/14 23:37:26   2711] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:37:26   2711] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:37:26   2711] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:37:26   2711] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:37:26   2711] Shrink Factor                : 1.00000
[03/14 23:37:26   2711] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:37:26   2711] Using capacitance table file ...
[03/14 23:37:26   2712] Updating RC grid for preRoute extraction ...
[03/14 23:37:26   2712] Initializing multi-corner capacitance tables ... 
[03/14 23:37:26   2712] Initializing multi-corner resistance tables ...
[03/14 23:37:26   2712] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1563.895M)
[03/14 23:37:28   2713] Compute RC Scale Done ...
[03/14 23:37:28   2713] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 23:37:28   2713] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/14 23:37:28   2713] 
[03/14 23:37:28   2713] ** np local hotspot detection info verbose **
[03/14 23:37:28   2713] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/14 23:37:28   2713] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/14 23:37:28   2713] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/14 23:37:28   2713] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/14 23:37:28   2713] 
[03/14 23:37:28   2714] #################################################################################
[03/14 23:37:28   2714] # Design Stage: PreRoute
[03/14 23:37:28   2714] # Design Name: fullchip
[03/14 23:37:28   2714] # Design Mode: 65nm
[03/14 23:37:28   2714] # Analysis Mode: MMMC Non-OCV 
[03/14 23:37:28   2714] # Parasitics Mode: No SPEF/RCDB
[03/14 23:37:28   2714] # Signoff Settings: SI Off 
[03/14 23:37:28   2714] #################################################################################
[03/14 23:37:30   2715] AAE_INFO: 1 threads acquired from CTE.
[03/14 23:37:30   2715] Calculate delays in BcWc mode...
[03/14 23:37:30   2715] Topological Sorting (CPU = 0:00:00.1, MEM = 1619.1M, InitMEM = 1619.1M)
[03/14 23:37:37   2723] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:37:37   2723] End delay calculation. (MEM=1654.99 CPU=0:00:07.4 REAL=0:00:07.0)
[03/14 23:37:37   2723] *** CDM Built up (cpu=0:00:09.6  real=0:00:09.0  mem= 1655.0M) ***
[03/14 23:37:38   2724] Begin: GigaOpt postEco DRV Optimization
[03/14 23:37:39   2724] Info: 130 clock nets excluded from IPO operation.
[03/14 23:37:39   2724] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:37:39   2724] #spOpts: N=65 
[03/14 23:37:39   2724] Core basic site is core
[03/14 23:37:39   2724] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:37:43   2729] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:37:43   2729] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/14 23:37:43   2729] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:37:43   2729] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/14 23:37:43   2729] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:37:43   2729] DEBUG: @coeDRVCandCache::init.
[03/14 23:37:44   2729] Info: violation cost 0.195549 (cap = 0.012304, tran = 0.183245, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:37:44   2729] |     9   |    34   |     1   |      1  |     0   |     0   |     0   |     0   | -27.75 |          0|          0|          0|  18.87  |            |           |
[03/14 23:37:44   2730] Info: violation cost 0.000529 (cap = 0.000000, tran = 0.000529, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:37:44   2730] |     1   |     1   |     0   |      0  |     0   |     0   |     0   |     0   | -27.75 |          2|          0|          8|  18.87  |   0:00:00.0|    1731.3M|
[03/14 23:37:44   2730] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:37:44   2730] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -27.75 |          0|          0|          1|  18.87  |   0:00:00.0|    1731.3M|
[03/14 23:37:44   2730] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:37:44   2730] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -27.75 |          0|          0|          0|  18.87  |   0:00:00.0|    1731.3M|
[03/14 23:37:44   2730] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:37:44   2730] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:37:44   2730] Layer 7 has 226 constrained nets 
[03/14 23:37:44   2730] **** End NDR-Layer Usage Statistics ****
[03/14 23:37:44   2730] 
[03/14 23:37:44   2730] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1731.3M) ***
[03/14 23:37:44   2730] 
[03/14 23:37:44   2730] *** Starting refinePlace (0:45:31 mem=1763.3M) ***
[03/14 23:37:44   2730] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:37:44   2730] Starting refinePlace ...
[03/14 23:37:44   2730] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:37:44   2730] Move report: legalization moves 2 insts, mean move: 1.20 um, max move: 1.80 um
[03/14 23:37:44   2730] 	Max move on inst (core_instance/FE_OFC9079_kmem_out_116_): (214.20, 859.60) --> (214.20, 861.40)
[03/14 23:37:44   2730] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1763.3MB) @(0:45:31 - 0:45:31).
[03/14 23:37:45   2730] Move report: Detail placement moves 2 insts, mean move: 1.20 um, max move: 1.80 um
[03/14 23:37:45   2730] 	Max move on inst (core_instance/FE_OFC9079_kmem_out_116_): (214.20, 859.60) --> (214.20, 861.40)
[03/14 23:37:45   2730] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1763.3MB
[03/14 23:37:45   2730] Statistics of distance of Instance movement in refine placement:
[03/14 23:37:45   2730]   maximum (X+Y) =         1.80 um
[03/14 23:37:45   2730]   inst (core_instance/FE_OFC9079_kmem_out_116_) with max move: (214.2, 859.6) -> (214.2, 861.4)
[03/14 23:37:45   2730]   mean    (X+Y) =         1.20 um
[03/14 23:37:45   2730] Summary Report:
[03/14 23:37:45   2730] Instances move: 2 (out of 39585 movable)
[03/14 23:37:45   2730] Mean displacement: 1.20 um
[03/14 23:37:45   2730] Max displacement: 1.80 um (Instance: core_instance/FE_OFC9079_kmem_out_116_) (214.2, 859.6) -> (214.2, 861.4)
[03/14 23:37:45   2730] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
[03/14 23:37:45   2730] Total instances moved : 2
[03/14 23:37:45   2730] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:37:45   2730] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1763.3MB
[03/14 23:37:45   2730] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1763.3MB) @(0:45:31 - 0:45:31).
[03/14 23:37:45   2730] *** Finished refinePlace (0:45:31 mem=1763.3M) ***
[03/14 23:37:45   2731] Finished re-routing un-routed nets (0:00:00.0 1763.3M)
[03/14 23:37:45   2731] 
[03/14 23:37:45   2731] 
[03/14 23:37:45   2731] Density : 0.1887
[03/14 23:37:45   2731] Max route overflow : 0.0000
[03/14 23:37:45   2731] 
[03/14 23:37:45   2731] 
[03/14 23:37:45   2731] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1763.3M) ***
[03/14 23:37:45   2731] DEBUG: @coeDRVCandCache::cleanup.
[03/14 23:37:45   2731] End: GigaOpt postEco DRV Optimization
[03/14 23:37:45   2731] GigaOpt: WNS changes after routing: -27.508 -> -27.753 (bump = 0.245)
[03/14 23:37:45   2731] Begin: GigaOpt postEco optimization
[03/14 23:37:45   2731] Info: 130 clock nets excluded from IPO operation.
[03/14 23:37:45   2731] PhyDesignGrid: maxLocalDensity 1.00
[03/14 23:37:45   2731] #spOpts: N=65 
[03/14 23:37:48   2734] *info: 130 clock nets excluded
[03/14 23:37:48   2734] *info: 2 special nets excluded.
[03/14 23:37:48   2734] *info: 1551 no-driver nets excluded.
[03/14 23:37:49   2735] ** GigaOpt Optimizer WNS Slack -27.753 TNS Slack -7290.737 Density 18.87
[03/14 23:37:49   2735] Optimizer WNS Pass 0
[03/14 23:37:49   2735] Active Path Group: reg2reg  
[03/14 23:37:49   2735] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:37:49   2735] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:37:49   2735] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:37:49   2735] | -27.753|  -27.753|-7290.737|-7290.737|    18.87%|   0:00:00.0| 1746.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:37:51   2737] | -27.690|  -27.690|-7289.756|-7289.756|    18.87%|   0:00:02.0| 1745.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:37:52   2738] | -27.685|  -27.685|-7289.654|-7289.654|    18.87%|   0:00:01.0| 1745.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:01   2747] | -27.684|  -27.684|-7289.630|-7289.630|    18.87%|   0:00:09.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:01   2747] | -27.684|  -27.684|-7289.631|-7289.631|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:01   2747] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:01   2747] 
[03/14 23:38:01   2747] *** Finish Core Optimize Step (cpu=0:00:11.5 real=0:00:12.0 mem=1764.1M) ***
[03/14 23:38:01   2747] Active Path Group: default 
[03/14 23:38:01   2747] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:01   2747] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:38:01   2747] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:01   2747] |  -0.003|  -27.684|  -0.003|-7289.631|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign4_reg_13_/D |
[03/14 23:38:01   2747] |   0.000|  -27.684|   0.000|-7289.631|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|       NA| NA                                                 |
[03/14 23:38:01   2747] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:01   2747] 
[03/14 23:38:01   2747] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1764.1M) ***
[03/14 23:38:01   2747] 
[03/14 23:38:01   2747] *** Finished Optimize Step Cumulative (cpu=0:00:11.7 real=0:00:12.0 mem=1764.1M) ***
[03/14 23:38:01   2747] ** GigaOpt Optimizer WNS Slack -27.684 TNS Slack -7289.631 Density 18.87
[03/14 23:38:01   2747] *** Starting refinePlace (0:45:48 mem=1764.1M) ***
[03/14 23:38:01   2747] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:38:01   2747] Starting refinePlace ...
[03/14 23:38:01   2747] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:38:02   2747] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:38:02   2747] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1764.1MB) @(0:45:48 - 0:45:48).
[03/14 23:38:02   2747] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:38:02   2747] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1764.1MB
[03/14 23:38:02   2748] Statistics of distance of Instance movement in refine placement:
[03/14 23:38:02   2748]   maximum (X+Y) =         0.00 um
[03/14 23:38:02   2748]   mean    (X+Y) =         0.00 um
[03/14 23:38:02   2748] Summary Report:
[03/14 23:38:02   2748] Instances move: 0 (out of 39599 movable)
[03/14 23:38:02   2748] Mean displacement: 0.00 um
[03/14 23:38:02   2748] Max displacement: 0.00 um 
[03/14 23:38:02   2748] Total instances moved : 0
[03/14 23:38:02   2748] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:38:02   2748] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1764.1MB
[03/14 23:38:02   2748] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1764.1MB) @(0:45:48 - 0:45:48).
[03/14 23:38:02   2748] *** Finished refinePlace (0:45:48 mem=1764.1M) ***
[03/14 23:38:02   2748] Finished re-routing un-routed nets (0:00:00.0 1764.1M)
[03/14 23:38:02   2748] 
[03/14 23:38:02   2748] 
[03/14 23:38:02   2748] Density : 0.1887
[03/14 23:38:02   2748] Max route overflow : 0.0000
[03/14 23:38:02   2748] 
[03/14 23:38:02   2748] 
[03/14 23:38:02   2748] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1764.1M) ***
[03/14 23:38:02   2748] ** GigaOpt Optimizer WNS Slack -27.684 TNS Slack -7289.631 Density 18.87
[03/14 23:38:02   2748] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:38:02   2748] Layer 7 has 226 constrained nets 
[03/14 23:38:02   2748] **** End NDR-Layer Usage Statistics ****
[03/14 23:38:02   2748] 
[03/14 23:38:02   2748] *** Finish pre-CTS Setup Fixing (cpu=0:00:13.7 real=0:00:13.0 mem=1764.1M) ***
[03/14 23:38:02   2748] 
[03/14 23:38:02   2748] End: GigaOpt postEco optimization
[03/14 23:38:03   2749] GigaOpt: WNS changes after postEco optimization: -27.508 -> -27.684 (bump = 0.176)
[03/14 23:38:03   2749] Begin: GigaOpt nonLegal postEco optimization
[03/14 23:38:03   2749] Info: 130 clock nets excluded from IPO operation.
[03/14 23:38:03   2749] PhyDesignGrid: maxLocalDensity 1.00
[03/14 23:38:03   2749] #spOpts: N=65 
[03/14 23:38:05   2751] *info: 130 clock nets excluded
[03/14 23:38:05   2751] *info: 2 special nets excluded.
[03/14 23:38:05   2751] *info: 1551 no-driver nets excluded.
[03/14 23:38:06   2752] ** GigaOpt Optimizer WNS Slack -27.684 TNS Slack -7289.631 Density 18.87
[03/14 23:38:06   2752] Optimizer WNS Pass 0
[03/14 23:38:07   2753] Active Path Group: reg2reg  
[03/14 23:38:07   2753] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:07   2753] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:38:07   2753] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:07   2753] | -27.684|  -27.684|-7289.631|-7289.631|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:08   2754] | -27.658|  -27.658|-7289.110|-7289.110|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:08   2754] | -27.658|  -27.658|-7289.110|-7289.110|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:08   2754] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:08   2754] 
[03/14 23:38:08   2754] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=1764.1M) ***
[03/14 23:38:08   2754] 
[03/14 23:38:08   2754] *** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:02.0 mem=1764.1M) ***
[03/14 23:38:08   2754] ** GigaOpt Optimizer WNS Slack -27.658 TNS Slack -7289.110 Density 18.87
[03/14 23:38:08   2754] *** Starting refinePlace (0:45:55 mem=1764.1M) ***
[03/14 23:38:08   2754] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:38:08   2754] Starting refinePlace ...
[03/14 23:38:08   2755] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:38:09   2755] default core: bins with density >  0.75 = 4.45 % ( 149 / 3350 )
[03/14 23:38:09   2755] Density distribution unevenness ratio = 68.548%
[03/14 23:38:09   2755]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:38:09   2755] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1764.1MB) @(0:45:55 - 0:45:55).
[03/14 23:38:09   2755] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:38:09   2755] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:38:09   2755] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1764.1MB
[03/14 23:38:09   2755] Statistics of distance of Instance movement in refine placement:
[03/14 23:38:09   2755]   maximum (X+Y) =         0.00 um
[03/14 23:38:09   2755]   mean    (X+Y) =         0.00 um
[03/14 23:38:09   2755] Summary Report:
[03/14 23:38:09   2755] Instances move: 0 (out of 39598 movable)
[03/14 23:38:09   2755] Mean displacement: 0.00 um
[03/14 23:38:09   2755] Max displacement: 0.00 um 
[03/14 23:38:09   2755] Total instances moved : 0
[03/14 23:38:09   2755] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:38:09   2755] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1764.1MB
[03/14 23:38:09   2755] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1764.1MB) @(0:45:55 - 0:45:55).
[03/14 23:38:09   2755] *** Finished refinePlace (0:45:55 mem=1764.1M) ***
[03/14 23:38:09   2755] Finished re-routing un-routed nets (0:00:00.0 1764.1M)
[03/14 23:38:09   2755] 
[03/14 23:38:09   2755] 
[03/14 23:38:09   2755] Density : 0.1887
[03/14 23:38:09   2755] Max route overflow : 0.0000
[03/14 23:38:09   2755] 
[03/14 23:38:09   2755] 
[03/14 23:38:09   2755] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1764.1M) ***
[03/14 23:38:09   2756] ** GigaOpt Optimizer WNS Slack -27.658 TNS Slack -7289.110 Density 18.87
[03/14 23:38:09   2756] Optimizer WNS Pass 1
[03/14 23:38:10   2756] Active Path Group: reg2reg  
[03/14 23:38:10   2756] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:10   2756] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:38:10   2756] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:10   2756] | -27.658|  -27.658|-7289.110|-7289.110|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:11   2757] | -27.657|  -27.657|-7289.123|-7289.123|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:11   2758] | -27.657|  -27.657|-7289.122|-7289.122|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:11   2758] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:11   2758] 
[03/14 23:38:11   2758] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=1764.1M) ***
[03/14 23:38:11   2758] 
[03/14 23:38:11   2758] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:01.0 mem=1764.1M) ***
[03/14 23:38:11   2758] ** GigaOpt Optimizer WNS Slack -27.657 TNS Slack -7289.122 Density 18.87
[03/14 23:38:12   2758] *** Starting refinePlace (0:45:58 mem=1764.1M) ***
[03/14 23:38:12   2758] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:38:12   2758] Starting refinePlace ...
[03/14 23:38:12   2758] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:38:12   2758] default core: bins with density >  0.75 = 4.45 % ( 149 / 3350 )
[03/14 23:38:12   2758] Density distribution unevenness ratio = 68.548%
[03/14 23:38:12   2758]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:38:12   2758] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1764.1MB) @(0:45:59 - 0:45:59).
[03/14 23:38:12   2758] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:38:12   2758] wireLenOptFixPriorityInst 0 inst fixed
[03/14 23:38:12   2759] Move report: legalization moves 6 insts, mean move: 1.07 um, max move: 2.40 um
[03/14 23:38:12   2759] 	Max move on inst (core_instance/sfp_instance/U1206): (222.40, 400.60) --> (224.80, 400.60)
[03/14 23:38:12   2759] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1764.1MB) @(0:45:59 - 0:45:59).
[03/14 23:38:12   2759] Move report: Detail placement moves 6 insts, mean move: 1.07 um, max move: 2.40 um
[03/14 23:38:12   2759] 	Max move on inst (core_instance/sfp_instance/U1206): (222.40, 400.60) --> (224.80, 400.60)
[03/14 23:38:12   2759] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1764.1MB
[03/14 23:38:12   2759] Statistics of distance of Instance movement in refine placement:
[03/14 23:38:12   2759]   maximum (X+Y) =         2.40 um
[03/14 23:38:12   2759]   inst (core_instance/sfp_instance/U1206) with max move: (222.4, 400.6) -> (224.8, 400.6)
[03/14 23:38:12   2759]   mean    (X+Y) =         1.07 um
[03/14 23:38:12   2759] Summary Report:
[03/14 23:38:12   2759] Instances move: 6 (out of 39598 movable)
[03/14 23:38:12   2759] Mean displacement: 1.07 um
[03/14 23:38:12   2759] Max displacement: 2.40 um (Instance: core_instance/sfp_instance/U1206) (222.4, 400.6) -> (224.8, 400.6)
[03/14 23:38:12   2759] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
[03/14 23:38:12   2759] Total instances moved : 6
[03/14 23:38:12   2759] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:38:12   2759] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1764.1MB
[03/14 23:38:12   2759] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1764.1MB) @(0:45:58 - 0:45:59).
[03/14 23:38:12   2759] *** Finished refinePlace (0:45:59 mem=1764.1M) ***
[03/14 23:38:13   2759] Finished re-routing un-routed nets (0:00:00.0 1764.1M)
[03/14 23:38:13   2759] 
[03/14 23:38:13   2759] 
[03/14 23:38:13   2759] Density : 0.1887
[03/14 23:38:13   2759] Max route overflow : 0.0000
[03/14 23:38:13   2759] 
[03/14 23:38:13   2759] 
[03/14 23:38:13   2759] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=1764.1M) ***
[03/14 23:38:13   2759] ** GigaOpt Optimizer WNS Slack -27.657 TNS Slack -7289.122 Density 18.87
[03/14 23:38:13   2760] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:38:13   2760] Layer 7 has 226 constrained nets 
[03/14 23:38:13   2760] **** End NDR-Layer Usage Statistics ****
[03/14 23:38:13   2760] 
[03/14 23:38:13   2760] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.4 real=0:00:07.0 mem=1764.1M) ***
[03/14 23:38:13   2760] 
[03/14 23:38:13   2760] End: GigaOpt nonLegal postEco optimization
[03/14 23:38:14   2760] **INFO: Flow update: High effort is not optimizable.
[03/14 23:38:14   2760] GigaOpt: WNS changes after routing: -27.508 -> -27.657 (bump = 0.149)
[03/14 23:38:14   2760] Begin: GigaOpt postEco optimization
[03/14 23:38:14   2760] Info: 130 clock nets excluded from IPO operation.
[03/14 23:38:14   2760] PhyDesignGrid: maxLocalDensity 1.00
[03/14 23:38:14   2760] #spOpts: N=65 
[03/14 23:38:16   2763] *info: 130 clock nets excluded
[03/14 23:38:16   2763] *info: 2 special nets excluded.
[03/14 23:38:16   2763] *info: 1551 no-driver nets excluded.
[03/14 23:38:18   2764] ** GigaOpt Optimizer WNS Slack -27.657 TNS Slack -7289.122 Density 18.87
[03/14 23:38:18   2764] Optimizer WNS Pass 0
[03/14 23:38:18   2764] Active Path Group: reg2reg  
[03/14 23:38:18   2764] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:18   2764] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:38:18   2764] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:18   2764] | -27.657|  -27.657|-7289.122|-7289.122|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:30   2776] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:12.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:30   2776] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:30   2776] 
[03/14 23:38:30   2776] *** Finish Core Optimize Step (cpu=0:00:12.0 real=0:00:12.0 mem=1764.1M) ***
[03/14 23:38:30   2776] 
[03/14 23:38:30   2776] *** Finished Optimize Step Cumulative (cpu=0:00:12.0 real=0:00:12.0 mem=1764.1M) ***
[03/14 23:38:30   2776] ** GigaOpt Optimizer WNS Slack -27.648 TNS Slack -7289.030 Density 18.87
[03/14 23:38:30   2777] *** Starting refinePlace (0:46:17 mem=1764.1M) ***
[03/14 23:38:30   2777] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:38:30   2777] Starting refinePlace ...
[03/14 23:38:30   2777] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:38:30   2777] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:38:30   2777] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1764.1MB) @(0:46:17 - 0:46:17).
[03/14 23:38:30   2777] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:38:30   2777] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1764.1MB
[03/14 23:38:30   2777] Statistics of distance of Instance movement in refine placement:
[03/14 23:38:30   2777]   maximum (X+Y) =         0.00 um
[03/14 23:38:30   2777]   mean    (X+Y) =         0.00 um
[03/14 23:38:30   2777] Summary Report:
[03/14 23:38:30   2777] Instances move: 0 (out of 39599 movable)
[03/14 23:38:30   2777] Mean displacement: 0.00 um
[03/14 23:38:30   2777] Max displacement: 0.00 um 
[03/14 23:38:30   2777] Total instances moved : 0
[03/14 23:38:30   2777] Total net bbox length = 1.282e+06 (5.877e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:38:30   2777] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1764.1MB
[03/14 23:38:30   2777] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1764.1MB) @(0:46:17 - 0:46:17).
[03/14 23:38:30   2777] *** Finished refinePlace (0:46:17 mem=1764.1M) ***
[03/14 23:38:31   2777] Finished re-routing un-routed nets (0:00:00.0 1764.1M)
[03/14 23:38:31   2777] 
[03/14 23:38:31   2777] 
[03/14 23:38:31   2777] Density : 0.1887
[03/14 23:38:31   2777] Max route overflow : 0.0000
[03/14 23:38:31   2777] 
[03/14 23:38:31   2777] 
[03/14 23:38:31   2777] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1764.1M) ***
[03/14 23:38:31   2778] ** GigaOpt Optimizer WNS Slack -27.648 TNS Slack -7289.030 Density 18.87
[03/14 23:38:31   2778] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:38:31   2778] Layer 7 has 225 constrained nets 
[03/14 23:38:31   2778] **** End NDR-Layer Usage Statistics ****
[03/14 23:38:31   2778] 
[03/14 23:38:31   2778] *** Finish pre-CTS Setup Fixing (cpu=0:00:14.0 real=0:00:14.0 mem=1764.1M) ***
[03/14 23:38:31   2778] 
[03/14 23:38:31   2778] End: GigaOpt postEco optimization
[03/14 23:38:31   2778] *** Steiner Routed Nets: 0.024%; Threshold: 100; Threshold for Hold: 100
[03/14 23:38:31   2778] Start to check current routing status for nets...
[03/14 23:38:31   2778] Using hname+ instead name for net compare
[03/14 23:38:31   2778] All nets are already routed correctly.
[03/14 23:38:31   2778] End to check current routing status for nets (mem=1729.8M)
[03/14 23:38:31   2778] Begin: GigaOpt Optimization in post-eco TNS mode
[03/14 23:38:31   2778] Info: 130 clock nets excluded from IPO operation.
[03/14 23:38:31   2778] PhyDesignGrid: maxLocalDensity 1.00
[03/14 23:38:31   2778] #spOpts: N=65 
[03/14 23:38:31   2778] Core basic site is core
[03/14 23:38:32   2778] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:38:34   2781] *info: 130 clock nets excluded
[03/14 23:38:34   2781] *info: 2 special nets excluded.
[03/14 23:38:34   2781] *info: 1551 no-driver nets excluded.
[03/14 23:38:36   2782] ** GigaOpt Optimizer WNS Slack -27.648 TNS Slack -7289.030 Density 18.87
[03/14 23:38:36   2782] Optimizer TNS Opt
[03/14 23:38:36   2782] Active Path Group: reg2reg  
[03/14 23:38:36   2782] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:36   2782] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:38:36   2782] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:36   2782] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:37   2783] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
[03/14 23:38:37   2784] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
[03/14 23:38:38   2784] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
[03/14 23:38:38   2785] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
[03/14 23:38:38   2785] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
[03/14 23:38:42   2788] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:04.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:38:42   2788] |        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/14 23:38:42   2789] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:38:42   2789] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/14 23:38:43   2790] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:38:43   2790] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/14 23:38:43   2790] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:38:43   2790] |        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
[03/14 23:38:44   2791] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:38:44   2791] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 23:38:45   2791] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:38:45   2791] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/14 23:38:45   2792] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:38:45   2792] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/14 23:38:45   2792] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:38:45   2792] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/14 23:38:46   2792] | -27.648|  -27.648|-7289.030|-7289.030|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:38:46   2792] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/14 23:38:46   2793] | -27.648|  -27.648|-7287.395|-7287.395|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:38:46   2793] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/14 23:38:46   2793] | -27.648|  -27.648|-7287.313|-7287.313|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:38:46   2793] |        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
[03/14 23:38:47   2793] | -27.648|  -27.648|-7287.313|-7287.313|    18.87%|   0:00:01.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:38:47   2793] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/14 23:38:47   2793] | -27.648|  -27.648|-7287.313|-7287.313|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:38:47   2793] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/14 23:38:47   2793] | -27.648|  -27.648|-7286.844|-7286.844|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:38:47   2793] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/14 23:38:47   2793] | -27.648|  -27.648|-7286.848|-7286.848|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:38:47   2793] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/14 23:38:47   2793] | -27.648|  -27.648|-7286.845|-7286.845|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:38:47   2793] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/14 23:38:47   2793] | -27.648|  -27.648|-7286.845|-7286.845|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:38:47   2793] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
[03/14 23:38:47   2793] | -27.648|  -27.648|-7286.848|-7286.848|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:38:47   2793] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
[03/14 23:38:47   2793] | -27.648|  -27.648|-7282.551|-7282.551|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:38:47   2793] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
[03/14 23:38:47   2794] | -27.648|  -27.648|-7274.612|-7274.612|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:38:47   2794] |        |         |         |         |          |            |        |          |         | q1_reg_0_/D                                        |
[03/14 23:38:47   2794] | -27.648|  -27.648|-7271.032|-7271.032|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/14 23:38:47   2794] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_29_/E                             |
[03/14 23:38:47   2794] | -27.648|  -27.648|-7271.032|-7271.032|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/14 23:38:47   2794] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_31_/E                             |
[03/14 23:38:47   2794] | -27.648|  -27.648|-7271.032|-7271.032|    18.87%|   0:00:00.0| 1764.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:38:47   2794] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:38:47   2794] 
[03/14 23:38:47   2794] *** Finish Core Optimize Step (cpu=0:00:11.4 real=0:00:11.0 mem=1764.1M) ***
[03/14 23:38:47   2794] 
[03/14 23:38:47   2794] *** Finished Optimize Step Cumulative (cpu=0:00:11.5 real=0:00:11.0 mem=1764.1M) ***
[03/14 23:38:47   2794] ** GigaOpt Optimizer WNS Slack -27.648 TNS Slack -7271.032 Density 18.87
[03/14 23:38:47   2794] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:38:47   2794] Layer 7 has 225 constrained nets 
[03/14 23:38:47   2794] **** End NDR-Layer Usage Statistics ****
[03/14 23:38:47   2794] 
[03/14 23:38:47   2794] *** Finish pre-CTS Setup Fixing (cpu=0:00:12.3 real=0:00:12.0 mem=1764.1M) ***
[03/14 23:38:47   2794] 
[03/14 23:38:47   2794] End: GigaOpt Optimization in post-eco TNS mode
[03/14 23:38:47   2794] **optDesign ... cpu = 0:29:13, real = 0:29:15, mem = 1596.2M, totSessionCpu=0:46:35 **
[03/14 23:38:48   2794] ** Profile ** Start :  cpu=0:00:00.0, mem=1596.2M
[03/14 23:38:48   2794] ** Profile ** Other data :  cpu=0:00:00.2, mem=1596.2M
[03/14 23:38:48   2795] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1596.2M
[03/14 23:38:49   2795] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1596.2M
[03/14 23:38:49   2795] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.648 | -27.648 |  0.003  |
|           TNS (ns):| -7271.0 | -7271.0 |  0.000  |
|    Violating Paths:|  3400   |  3400   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    105 (105)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.870%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1596.2M
[03/14 23:38:49   2795] Info: 130 clock nets excluded from IPO operation.
[03/14 23:38:49   2795] 
[03/14 23:38:49   2795] Begin Power Analysis
[03/14 23:38:49   2795] 
[03/14 23:38:49   2796]     0.00V	    VSS
[03/14 23:38:49   2796]     0.90V	    VDD
[03/14 23:38:49   2796] Begin Processing Timing Library for Power Calculation
[03/14 23:38:49   2796] 
[03/14 23:38:49   2796] Begin Processing Timing Library for Power Calculation
[03/14 23:38:49   2796] 
[03/14 23:38:49   2796] 
[03/14 23:38:49   2796] 
[03/14 23:38:49   2796] Begin Processing Power Net/Grid for Power Calculation
[03/14 23:38:49   2796] 
[03/14 23:38:49   2796] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.32MB/1276.32MB)
[03/14 23:38:49   2796] 
[03/14 23:38:49   2796] Begin Processing Timing Window Data for Power Calculation
[03/14 23:38:49   2796] 
[03/14 23:38:49   2796] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.32MB/1276.32MB)
[03/14 23:38:49   2796] 
[03/14 23:38:49   2796] Begin Processing User Attributes
[03/14 23:38:49   2796] 
[03/14 23:38:49   2796] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.32MB/1276.32MB)
[03/14 23:38:49   2796] 
[03/14 23:38:49   2796] Begin Processing Signal Activity
[03/14 23:38:49   2796] 
[03/14 23:38:52   2799] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total)=1277.86MB/1277.86MB)
[03/14 23:38:52   2799] 
[03/14 23:38:52   2799] Begin Power Computation
[03/14 23:38:52   2799] 
[03/14 23:38:52   2799]       ----------------------------------------------------------
[03/14 23:38:52   2799]       # of cell(s) missing both power/leakage table: 0
[03/14 23:38:52   2799]       # of cell(s) missing power table: 2
[03/14 23:38:52   2799]       # of cell(s) missing leakage table: 1
[03/14 23:38:52   2799]       # of MSMV cell(s) missing power_level: 0
[03/14 23:38:52   2799]       ----------------------------------------------------------
[03/14 23:38:52   2799] CellName                                  Missing Table(s)
[03/14 23:38:52   2799] TIEL                                      internal power, 
[03/14 23:38:52   2799] sram_w16                                  internal power, leakge power, 
[03/14 23:38:52   2799] 
[03/14 23:38:52   2799] 
[03/14 23:39:01   2808] Ended Power Computation: (cpu=0:00:08, real=0:00:09, mem(process/total)=1277.96MB/1277.96MB)
[03/14 23:39:01   2808] 
[03/14 23:39:01   2808] Begin Processing User Attributes
[03/14 23:39:01   2808] 
[03/14 23:39:01   2808] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1277.96MB/1277.96MB)
[03/14 23:39:01   2808] 
[03/14 23:39:01   2808] Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1277.96MB/1277.96MB)
[03/14 23:39:01   2808] 
[03/14 23:39:03   2810]   Timing Snapshot: (REF)
[03/14 23:39:03   2810]      Weighted WNS: -27.648
[03/14 23:39:03   2810]       All  PG WNS: -27.648
[03/14 23:39:03   2810]       High PG WNS: -27.648
[03/14 23:39:03   2810]       All  PG TNS: -7271.032
[03/14 23:39:03   2810]       High PG TNS: -7271.032
[03/14 23:39:03   2810]          Tran DRV: 0
[03/14 23:39:03   2810]           Cap DRV: 105
[03/14 23:39:03   2810]        Fanout DRV: 0
[03/14 23:39:03   2810]            Glitch: 0
[03/14 23:39:03   2810]    Category Slack: { [L, -27.648] [H, -27.648] }
[03/14 23:39:03   2810] 
[03/14 23:39:03   2810] Begin: Power Optimization
[03/14 23:39:03   2810] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:39:03   2810] #spOpts: N=65 mergeVia=F 
[03/14 23:39:05   2811] Reclaim Optimization WNS Slack -27.648  TNS Slack -7271.032 Density 18.87
[03/14 23:39:05   2811] +----------+---------+--------+---------+------------+--------+
[03/14 23:39:05   2811] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/14 23:39:05   2811] +----------+---------+--------+---------+------------+--------+
[03/14 23:39:05   2811] |    18.87%|        -| -27.648|-7271.032|   0:00:00.0| 1747.3M|
[03/14 23:39:08   2815] |    18.87%|        0| -27.648|-7271.032|   0:00:03.0| 1747.3M|
[03/14 23:39:47   2853] |    18.87%|       37| -27.648|-7269.681|   0:00:39.0| 1747.3M|
[03/14 23:39:51   2857] |    18.87%|        6| -27.648|-7269.681|   0:00:04.0| 1747.3M|
[03/14 23:40:05   2871] |    18.86%|     1742| -27.647|-7266.029|   0:00:14.0| 1751.3M|
[03/14 23:40:05   2871] +----------+---------+--------+---------+------------+--------+
[03/14 23:40:05   2871] Reclaim Optimization End WNS Slack -27.647  TNS Slack -7266.029 Density 18.86
[03/14 23:40:05   2871] 
[03/14 23:40:05   2871] ** Summary: Restruct = 6 Buffer Deletion = 0 Declone = 0 Resize = 1803 **
[03/14 23:40:05   2871] --------------------------------------------------------------
[03/14 23:40:05   2871] |                                   | Total     | Sequential |
[03/14 23:40:05   2871] --------------------------------------------------------------
[03/14 23:40:05   2871] | Num insts resized                 |    1423  |       0    |
[03/14 23:40:05   2871] | Num insts undone                  |      61  |       0    |
[03/14 23:40:05   2871] | Num insts Downsized               |      59  |       0    |
[03/14 23:40:05   2871] | Num insts Samesized               |    1364  |       0    |
[03/14 23:40:05   2871] | Num insts Upsized                 |       0  |       0    |
[03/14 23:40:05   2871] | Num multiple commits+uncommits    |     258  |       -    |
[03/14 23:40:05   2871] --------------------------------------------------------------
[03/14 23:40:05   2871] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:40:05   2871] Layer 7 has 225 constrained nets 
[03/14 23:40:05   2871] **** End NDR-Layer Usage Statistics ****
[03/14 23:40:05   2871] ** Finished Core Power Optimization (cpu = 0:01:02) (real = 0:01:02) **
[03/14 23:40:05   2872] Executing incremental physical updates
[03/14 23:40:05   2872] #spOpts: N=65 mergeVia=F 
[03/14 23:40:05   2872] *** Starting refinePlace (0:47:52 mem=1716.9M) ***
[03/14 23:40:05   2872] Total net bbox length = 1.282e+06 (5.878e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:40:05   2872] default core: bins with density >  0.75 = 4.57 % ( 153 / 3350 )
[03/14 23:40:05   2872] Density distribution unevenness ratio = 69.042%
[03/14 23:40:05   2872] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1716.9MB) @(0:47:52 - 0:47:52).
[03/14 23:40:05   2872] Starting refinePlace ...
[03/14 23:40:05   2872] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:40:05   2872] default core: bins with density >  0.75 = 4.45 % ( 149 / 3350 )
[03/14 23:40:05   2872] Density distribution unevenness ratio = 68.567%
[03/14 23:40:06   2873]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 23:40:06   2873] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=1716.9MB) @(0:47:52 - 0:47:54).
[03/14 23:40:06   2873] Move report: preRPlace moves 192 insts, mean move: 0.66 um, max move: 3.20 um
[03/14 23:40:06   2873] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U588): (478.40, 703.00) --> (479.80, 701.20)
[03/14 23:40:06   2873] 	Length: 17 sites, height: 1 rows, site name: core, cell type: OAI221D4
[03/14 23:40:07   2873] wireLenOptFixPriorityInst 0 inst fixed
[03/14 23:40:07   2873] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:40:07   2873] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1716.9MB) @(0:47:54 - 0:47:54).
[03/14 23:40:07   2873] Move report: Detail placement moves 192 insts, mean move: 0.66 um, max move: 3.20 um
[03/14 23:40:07   2873] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U588): (478.40, 703.00) --> (479.80, 701.20)
[03/14 23:40:07   2873] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1716.9MB
[03/14 23:40:07   2873] Statistics of distance of Instance movement in refine placement:
[03/14 23:40:07   2873]   maximum (X+Y) =         3.20 um
[03/14 23:40:07   2873]   inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U588) with max move: (478.4, 703) -> (479.8, 701.2)
[03/14 23:40:07   2873]   mean    (X+Y) =         0.66 um
[03/14 23:40:07   2873] Total instances flipped for legalization: 3
[03/14 23:40:07   2873] Summary Report:
[03/14 23:40:07   2873] Instances move: 192 (out of 39593 movable)
[03/14 23:40:07   2873] Mean displacement: 0.66 um
[03/14 23:40:07   2873] Max displacement: 3.20 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U588) (478.4, 703) -> (479.8, 701.2)
[03/14 23:40:07   2873] 	Length: 17 sites, height: 1 rows, site name: core, cell type: OAI221D4
[03/14 23:40:07   2873] Total instances moved : 192
[03/14 23:40:07   2873] Total net bbox length = 1.282e+06 (5.878e+05 6.944e+05) (ext = 1.814e+05)
[03/14 23:40:07   2873] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1716.9MB
[03/14 23:40:07   2873] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=1716.9MB) @(0:47:52 - 0:47:54).
[03/14 23:40:07   2873] *** Finished refinePlace (0:47:54 mem=1716.9M) ***
[03/14 23:40:08   2875]   Timing Snapshot: (TGT)
[03/14 23:40:08   2875]      Weighted WNS: -27.647
[03/14 23:40:08   2875]       All  PG WNS: -27.647
[03/14 23:40:08   2875]       High PG WNS: -27.647
[03/14 23:40:08   2875]       All  PG TNS: -7266.029
[03/14 23:40:08   2875]       High PG TNS: -7266.029
[03/14 23:40:08   2875]          Tran DRV: 0
[03/14 23:40:08   2875]           Cap DRV: 0
[03/14 23:40:08   2875]        Fanout DRV: 0
[03/14 23:40:08   2875]            Glitch: 0
[03/14 23:40:08   2875]    Category Slack: { [L, -27.647] [H, -27.647] }
[03/14 23:40:08   2875] 
[03/14 23:40:08   2875] Checking setup slack degradation ...
[03/14 23:40:08   2875] 
[03/14 23:40:08   2875] Recovery Manager:
[03/14 23:40:08   2875]   Low  Effort WNS Jump: 0.000 (REF: -27.648, TGT: -27.647, Threshold: 0.010) - Skip
[03/14 23:40:08   2875]   High Effort WNS Jump: 0.000 (REF: -27.648, TGT: -27.647, Threshold: 0.010) - Skip
[03/14 23:40:08   2875]   Low  Effort TNS Jump: 0.000 (REF: -7271.032, TGT: -7266.029, Threshold: 50.000) - Skip
[03/14 23:40:08   2875]   High Effort TNS Jump: 0.000 (REF: -7271.032, TGT: -7266.029, Threshold: 50.000) - Skip
[03/14 23:40:08   2875] 
[03/14 23:40:09   2876] Info: 130 clock nets excluded from IPO operation.
[03/14 23:40:09   2876] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:40:09   2876] #spOpts: N=65 mergeVia=F 
[03/14 23:40:11   2878] Info: 130 clock nets excluded from IPO operation.
[03/14 23:40:13   2879] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:40:13   2879] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:40:13   2879] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:40:13   2879] | -27.647|  -27.647|-7266.029|-7266.029|    18.86%|   0:00:00.0| 1751.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:40:13   2879] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:40:13   2879] 
[03/14 23:40:13   2879] *** Finish pre-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1751.3M) ***
[03/14 23:40:13   2879] 
[03/14 23:40:13   2879] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1751.3M) ***
[03/14 23:40:13   2879] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:40:13   2879] Layer 7 has 225 constrained nets 
[03/14 23:40:13   2879] **** End NDR-Layer Usage Statistics ****
[03/14 23:40:13   2880] 
[03/14 23:40:13   2880] Begin Power Analysis
[03/14 23:40:13   2880] 
[03/14 23:40:13   2880]     0.00V	    VSS
[03/14 23:40:13   2880]     0.90V	    VDD
[03/14 23:40:13   2880] Begin Processing Timing Library for Power Calculation
[03/14 23:40:13   2880] 
[03/14 23:40:13   2880] Begin Processing Timing Library for Power Calculation
[03/14 23:40:13   2880] 
[03/14 23:40:13   2880] 
[03/14 23:40:13   2880] 
[03/14 23:40:13   2880] Begin Processing Power Net/Grid for Power Calculation
[03/14 23:40:13   2880] 
[03/14 23:40:13   2880] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.70MB/1342.70MB)
[03/14 23:40:13   2880] 
[03/14 23:40:13   2880] Begin Processing Timing Window Data for Power Calculation
[03/14 23:40:13   2880] 
[03/14 23:40:13   2880] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.70MB/1342.70MB)
[03/14 23:40:13   2880] 
[03/14 23:40:13   2880] Begin Processing User Attributes
[03/14 23:40:13   2880] 
[03/14 23:40:13   2880] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.70MB/1342.70MB)
[03/14 23:40:13   2880] 
[03/14 23:40:13   2880] Begin Processing Signal Activity
[03/14 23:40:13   2880] 
[03/14 23:40:16   2883] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1342.70MB/1342.70MB)
[03/14 23:40:16   2883] 
[03/14 23:40:16   2883] Begin Power Computation
[03/14 23:40:16   2883] 
[03/14 23:40:16   2883]       ----------------------------------------------------------
[03/14 23:40:16   2883]       # of cell(s) missing both power/leakage table: 0
[03/14 23:40:16   2883]       # of cell(s) missing power table: 2
[03/14 23:40:16   2883]       # of cell(s) missing leakage table: 1
[03/14 23:40:16   2883]       # of MSMV cell(s) missing power_level: 0
[03/14 23:40:16   2883]       ----------------------------------------------------------
[03/14 23:40:16   2883] CellName                                  Missing Table(s)
[03/14 23:40:16   2883] TIEL                                      internal power, 
[03/14 23:40:16   2883] sram_w16                                  internal power, leakge power, 
[03/14 23:40:16   2883] 
[03/14 23:40:16   2883] 
[03/14 23:40:26   2892] Ended Power Computation: (cpu=0:00:10, real=0:00:09, mem(process/total)=1342.70MB/1342.70MB)
[03/14 23:40:26   2892] 
[03/14 23:40:26   2892] Begin Processing User Attributes
[03/14 23:40:26   2892] 
[03/14 23:40:26   2892] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1342.70MB/1342.70MB)
[03/14 23:40:26   2892] 
[03/14 23:40:26   2892] Ended Power Analysis: (cpu=0:00:13, real=0:00:12, mem(process/total)=1342.70MB/1342.70MB)
[03/14 23:40:26   2892] 
[03/14 23:40:26   2893] *** Finished Leakage Power Optimization (cpu=0:01:23, real=0:01:23, mem=1596.51M, totSessionCpu=0:48:14).
[03/14 23:40:27   2893] Extraction called for design 'fullchip' of instances=39596 and nets=46871 using extraction engine 'preRoute' .
[03/14 23:40:27   2893] PreRoute RC Extraction called for design fullchip.
[03/14 23:40:27   2893] RC Extraction called in multi-corner(2) mode.
[03/14 23:40:27   2893] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:40:27   2893] RCMode: PreRoute
[03/14 23:40:27   2893]       RC Corner Indexes            0       1   
[03/14 23:40:27   2893] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:40:27   2893] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:40:27   2893] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:40:27   2893] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:40:27   2893] Shrink Factor                : 1.00000
[03/14 23:40:27   2893] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:40:27   2893] Using capacitance table file ...
[03/14 23:40:27   2893] Initializing multi-corner capacitance tables ... 
[03/14 23:40:27   2894] Initializing multi-corner resistance tables ...
[03/14 23:40:27   2894] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1565.395M)
[03/14 23:40:27   2894] doiPBLastSyncSlave
[03/14 23:40:27   2894] #################################################################################
[03/14 23:40:27   2894] # Design Stage: PreRoute
[03/14 23:40:27   2894] # Design Name: fullchip
[03/14 23:40:27   2894] # Design Mode: 65nm
[03/14 23:40:27   2894] # Analysis Mode: MMMC Non-OCV 
[03/14 23:40:27   2894] # Parasitics Mode: No SPEF/RCDB
[03/14 23:40:27   2894] # Signoff Settings: SI Off 
[03/14 23:40:27   2894] #################################################################################
[03/14 23:40:29   2896] AAE_INFO: 1 threads acquired from CTE.
[03/14 23:40:29   2896] Calculate delays in BcWc mode...
[03/14 23:40:29   2896] Topological Sorting (CPU = 0:00:00.1, MEM = 1582.5M, InitMEM = 1576.4M)
[03/14 23:40:37   2904] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:40:37   2904] End delay calculation. (MEM=1656.52 CPU=0:00:07.7 REAL=0:00:07.0)
[03/14 23:40:37   2904] *** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1656.5M) ***
[03/14 23:40:38   2905] 
[03/14 23:40:38   2905] Begin Power Analysis
[03/14 23:40:38   2905] 
[03/14 23:40:38   2905]     0.00V	    VSS
[03/14 23:40:38   2905]     0.90V	    VDD
[03/14 23:40:38   2905] Begin Processing Timing Library for Power Calculation
[03/14 23:40:38   2905] 
[03/14 23:40:38   2905] Begin Processing Timing Library for Power Calculation
[03/14 23:40:38   2905] 
[03/14 23:40:38   2905] 
[03/14 23:40:38   2905] 
[03/14 23:40:38   2905] Begin Processing Power Net/Grid for Power Calculation
[03/14 23:40:38   2905] 
[03/14 23:40:38   2905] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1290.77MB/1290.77MB)
[03/14 23:40:38   2905] 
[03/14 23:40:38   2905] Begin Processing Timing Window Data for Power Calculation
[03/14 23:40:38   2905] 
[03/14 23:40:39   2906] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1290.78MB/1290.78MB)
[03/14 23:40:39   2906] 
[03/14 23:40:39   2906] Begin Processing User Attributes
[03/14 23:40:39   2906] 
[03/14 23:40:39   2906] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1290.78MB/1290.78MB)
[03/14 23:40:39   2906] 
[03/14 23:40:39   2906] Begin Processing Signal Activity
[03/14 23:40:39   2906] 
[03/14 23:40:41   2908] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total)=1291.65MB/1291.65MB)
[03/14 23:40:41   2908] 
[03/14 23:40:41   2908] Begin Power Computation
[03/14 23:40:41   2908] 
[03/14 23:40:41   2908]       ----------------------------------------------------------
[03/14 23:40:41   2908]       # of cell(s) missing both power/leakage table: 0
[03/14 23:40:41   2908]       # of cell(s) missing power table: 2
[03/14 23:40:41   2908]       # of cell(s) missing leakage table: 1
[03/14 23:40:41   2908]       # of MSMV cell(s) missing power_level: 0
[03/14 23:40:41   2908]       ----------------------------------------------------------
[03/14 23:40:41   2908] CellName                                  Missing Table(s)
[03/14 23:40:41   2908] TIEL                                      internal power, 
[03/14 23:40:41   2908] sram_w16                                  internal power, leakge power, 
[03/14 23:40:41   2908] 
[03/14 23:40:41   2908] 
[03/14 23:40:50   2917] Ended Power Computation: (cpu=0:00:10, real=0:00:09, mem(process/total)=1291.65MB/1291.65MB)
[03/14 23:40:50   2917] 
[03/14 23:40:50   2917] Begin Processing User Attributes
[03/14 23:40:50   2917] 
[03/14 23:40:50   2917] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1291.65MB/1291.65MB)
[03/14 23:40:50   2917] 
[03/14 23:40:50   2917] Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1291.65MB/1291.65MB)
[03/14 23:40:50   2917] 
[03/14 23:40:51   2918] <optDesign CMD> Restore Using all VT Cells
[03/14 23:40:51   2918] Reported timing to dir ./timingReports
[03/14 23:40:51   2918] **optDesign ... cpu = 0:31:17, real = 0:31:19, mem = 1596.2M, totSessionCpu=0:48:39 **
[03/14 23:40:51   2918] ** Profile ** Start :  cpu=0:00:00.0, mem=1596.2M
[03/14 23:40:51   2918] ** Profile ** Other data :  cpu=0:00:00.2, mem=1596.2M
[03/14 23:40:52   2918] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1606.3M
[03/14 23:40:54   2921] ** Profile ** Total reports :  cpu=0:00:02.4, mem=1598.2M
[03/14 23:40:55   2922] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1598.2M
[03/14 23:40:55   2922] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.640 | -27.640 |  0.005  |
|           TNS (ns):| -7265.5 | -7265.5 |  0.000  |
|    Violating Paths:|  3353   |  3353   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    105 (105)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.859%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1598.2M
[03/14 23:40:55   2922] **optDesign ... cpu = 0:31:20, real = 0:31:23, mem = 1596.2M, totSessionCpu=0:48:42 **
[03/14 23:40:55   2922] *** Finished optDesign ***
[03/14 23:40:55   2922] 
[03/14 23:40:55   2922] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:31:46 real=  0:31:49)
[03/14 23:40:55   2922] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.0 real=0:00:05.0)
[03/14 23:40:55   2922] 	OPT_RUNTIME:            reclaim (count =  5): (cpu=  0:01:03 real=  0:01:03)
[03/14 23:40:55   2922] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:06:53 real=  0:06:54)
[03/14 23:40:55   2922] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:03:34 real=  0:03:35)
[03/14 23:40:55   2922] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:11:00 real=  0:11:03)
[03/14 23:40:55   2922] 	OPT_RUNTIME:             tnsOpt (count =  3): (cpu=  0:10:33 real=  0:10:36)
[03/14 23:40:55   2922] 	OPT_RUNTIME:          phyUpdate (count = 14): (cpu=0:00:23.2 real=0:00:21.2)
[03/14 23:40:55   2922] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:03:58 real=  0:03:58)
[03/14 23:40:55   2922] 	OPT_RUNTIME:             wnsOpt (count = 10): (cpu=  0:04:02 real=  0:04:02)
[03/14 23:40:55   2922] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:37 real=  0:01:36)
[03/14 23:40:55   2922] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:39 real=  0:01:39)
[03/14 23:40:55   2922] Info: pop threads available for lower-level modules during optimization.
[03/14 23:40:55   2922] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/14 23:40:55   2922] **place_opt_design ... cpu = 0:38:34, real = 0:38:38, mem = 1521.5M **
[03/14 23:40:55   2922] *** Finished GigaPlace ***
[03/14 23:40:55   2922] 
[03/14 23:40:55   2922] *** Summary of all messages that are not suppressed in this session:
[03/14 23:40:55   2922] Severity  ID               Count  Summary                                  
[03/14 23:40:55   2922] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/14 23:40:55   2922] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/14 23:40:55   2922] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/14 23:40:55   2922] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/14 23:40:55   2922] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/14 23:40:55   2922] WARNING   IMPOPT-7098         56  WARNING: %s is an undriven net with %d f...
[03/14 23:40:55   2922] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/14 23:40:55   2922] *** Message Summary: 66 warning(s), 0 error(s)
[03/14 23:40:55   2922] 
[03/14 23:40:55   2922] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/14 23:40:55   2922] #spOpts: N=65 
[03/14 23:40:55   2922] Core basic site is core
[03/14 23:40:55   2922]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/14 23:40:55   2922] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:40:57   2923] *INFO: Adding fillers to top-module.
[03/14 23:40:57   2923] *INFO:   Added 56677 filler insts (cell DCAP32 / prefix FILLER).
[03/14 23:40:57   2923] *INFO:   Added 3775 filler insts (cell DCAP16 / prefix FILLER).
[03/14 23:40:57   2923] *INFO:   Added 6652 filler insts (cell DCAP8 / prefix FILLER).
[03/14 23:40:57   2923] *INFO:   Added 10614 filler insts (cell DCAP4 / prefix FILLER).
[03/14 23:40:57   2923] *INFO:   Added 30917 filler insts (cell DCAP / prefix FILLER).
[03/14 23:40:57   2923] *INFO: Total 108635 filler insts added - prefix FILLER (CPU: 0:00:01.4).
[03/14 23:40:57   2923] For 108635 new insts, 108635 new pwr-pin connections were made to global net 'VDD'.
[03/14 23:40:57   2923] 108635 new gnd-pin connections were made to global net 'VSS'.
[03/14 23:40:57   2923] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/14 23:40:57   2923] For 148231 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/14 23:40:57   2923] 0 new gnd-pin connection was made to global net 'VSS'.
[03/14 23:40:57   2923] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/14 23:40:57   2923] <CMD> saveDesign placement.enc
[03/14 23:40:57   2923] Writing Netlist "placement.enc.dat/fullchip.v.gz" ...
[03/14 23:40:57   2924] Saving AAE Data ...
[03/14 23:40:57   2924] Saving preference file placement.enc.dat/gui.pref.tcl ...
[03/14 23:40:57   2924] Saving mode setting ...
[03/14 23:40:57   2924] Saving global file ...
[03/14 23:40:57   2924] Saving floorplan file ...
[03/14 23:40:57   2924] Saving Drc markers ...
[03/14 23:40:57   2924] ... 70 markers are saved ...
[03/14 23:40:57   2924] ... 0 geometry drc markers are saved ...
[03/14 23:40:57   2924] ... 0 antenna drc markers are saved ...
[03/14 23:40:57   2924] Saving placement file ...
[03/14 23:40:58   2924] *** Completed savePlace (cpu=0:00:00.2 real=0:00:01.0 mem=1556.6M) ***
[03/14 23:40:58   2924] Saving route file ...
[03/14 23:40:59   2925] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1558.8M) ***
[03/14 23:40:59   2925] Saving DEF file ...
[03/14 23:40:59   2925] Saving rc congestion map placement.enc.dat/fullchip.congmap.gz ...
[03/14 23:40:59   2925] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/14 23:40:59   2925] 
[03/14 23:40:59   2925] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/14 23:40:59   2925] 
[03/14 23:40:59   2925] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/14 23:41:01   2926] Generated self-contained design placement.enc.dat
[03/14 23:41:01   2926] 
[03/14 23:41:01   2926] *** Summary of all messages that are not suppressed in this session:
[03/14 23:41:01   2926] Severity  ID               Count  Summary                                  
[03/14 23:41:01   2926] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/14 23:41:01   2926] ERROR     IMPOAX-142           2  %s                                       
[03/14 23:41:01   2926] *** Message Summary: 0 warning(s), 3 error(s)
[03/14 23:41:01   2926] 
[03/14 23:42:22   2943] <CMD> set_ccopt_property -update_io_latency false
[03/14 23:42:22   2943] <CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
[03/14 23:42:22   2943] Creating clock tree spec for modes (timing configs): CON
[03/14 23:42:22   2943] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/14 23:42:25   2946] Analyzing clock structure... 
[03/14 23:42:25   2946] Analyzing clock structure done.
[03/14 23:42:25   2946] Wrote: ./constraints/fullchip.ccopt
[03/14 23:42:25   2946] <CMD> ccopt_design
[03/14 23:42:25   2946] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/14 23:42:25   2946] (ccopt_design): create_ccopt_clock_tree_spec
[03/14 23:42:25   2946] Creating clock tree spec for modes (timing configs): CON
[03/14 23:42:25   2946] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/14 23:42:27   2948] Analyzing clock structure... 
[03/14 23:42:27   2948] Analyzing clock structure done.
[03/14 23:42:27   2948] Extracting original clock gating for clk... 
[03/14 23:42:27   2948]   clock_tree clk contains 5184 sinks and 0 clock gates.
[03/14 23:42:27   2948]     Found 3 implicit ignore or stop or exclude pins - run report_ccopt_clock_trees -list_special_pins for more details.
[03/14 23:42:27   2948]   Extraction for clk complete.
[03/14 23:42:27   2948] Extracting original clock gating for clk done.
[03/14 23:42:27   2948] Checking clock tree convergence... 
[03/14 23:42:27   2948] Checking clock tree convergence done.
[03/14 23:42:27   2948] Preferred extra space for top nets is 0
[03/14 23:42:27   2948] Preferred extra space for trunk nets is 1
[03/14 23:42:27   2948] Preferred extra space for leaf nets is 1
[03/14 23:42:27   2948] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/14 23:42:27   2948] Set place::cacheFPlanSiteMark to 1
[03/14 23:42:27   2948] Using CCOpt effort low.
[03/14 23:42:27   2948] #spOpts: N=65 
[03/14 23:42:28   2949] Core basic site is core
[03/14 23:42:28   2949] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:42:28   2949] Begin checking placement ... (start mem=1559.8M, init mem=1559.8M)
[03/14 23:42:28   2949] *info: Placed = 148231         (Fixed = 3)
[03/14 23:42:28   2949] *info: Unplaced = 0           
[03/14 23:42:28   2949] Placement Density:99.38%(916402/922147)
[03/14 23:42:28   2949] Finished checkPlace (cpu: total=0:00:00.6, vio checks=0:00:00.3; mem=1559.8M)
[03/14 23:42:28   2949] Validating CTS configuration... 
[03/14 23:42:28   2949]   Non-default CCOpt properties:
[03/14 23:42:28   2949]   preferred_extra_space is set for at least one key
[03/14 23:42:28   2949]   route_type is set for at least one key
[03/14 23:42:28   2949]   update_io_latency: 0 (default: true)
[03/14 23:42:28   2949] setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
[03/14 23:42:28   2949] #spOpts: N=65 
[03/14 23:42:28   2949] Core basic site is core
[03/14 23:42:28   2949] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:42:28   2949]   Route type trimming info:
[03/14 23:42:28   2949]     No route type modifications were made.
[03/14 23:42:28   2949]   Clock tree balancer configuration for clock_tree clk:
[03/14 23:42:28   2949]   Non-default CCOpt properties for clock tree clk:
[03/14 23:42:28   2949]     route_type (leaf): default_route_type_leaf (default: default)
[03/14 23:42:28   2949]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/14 23:42:28   2949]     route_type (top): default_route_type_nonleaf (default: default)
[03/14 23:42:28   2950]   For power_domain auto-default and effective power_domain auto-default:
[03/14 23:42:28   2950]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 23:42:28   2950]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 23:42:28   2950]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/14 23:42:28   2950]     Unblocked area available for placement of any clock cells in power_domain auto-default: 982580.742um^2
[03/14 23:42:28   2950]   Top Routing info:
[03/14 23:42:28   2950]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 23:42:28   2950]     Unshielded; Mask Constraint: 0.
[03/14 23:42:28   2950]   Trunk Routing info:
[03/14 23:42:28   2950]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 23:42:28   2950]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/14 23:42:28   2950]   Leaf Routing info:
[03/14 23:42:28   2950]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/14 23:42:28   2950]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/14 23:42:28   2950]   Rebuilding timing graph... 
[03/14 23:42:30   2951]   Rebuilding timing graph done.
[03/14 23:42:30   2951]   For timing_corner WC:setup, late:
[03/14 23:42:30   2951]     Slew time target (leaf):    0.105ns
[03/14 23:42:30   2951]     Slew time target (trunk):   0.105ns
[03/14 23:42:30   2951]     Slew time target (top):     0.105ns
[03/14 23:42:30   2951]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/14 23:42:30   2951]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/14 23:42:30   2951]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/14 23:42:30   2951]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/14 23:42:30   2951]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/14 23:42:31   2952]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/14 23:42:31   2952]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/14 23:42:31   2952]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/14 23:42:31   2952]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/14 23:42:31   2952]   Clock tree balancer configuration for skew_group clk/CON:
[03/14 23:42:31   2952]     Sources:                     pin clk
[03/14 23:42:31   2952]     Total number of sinks:       5184
[03/14 23:42:31   2952]     Delay constrained sinks:     5181
[03/14 23:42:31   2952]     Non-leaf sinks:              0
[03/14 23:42:31   2952]     Ignore pins:                 0
[03/14 23:42:31   2952]    Timing corner WC:setup.late:
[03/14 23:42:31   2952]     Skew target:                 0.057ns
[03/14 23:42:31   2952] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 23:42:31   2952] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 23:42:31   2952] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 23:42:31   2952]   
[03/14 23:42:31   2952]   Via Selection for Estimated Routes (rule default):
[03/14 23:42:31   2952]   
[03/14 23:42:31   2952]   ----------------------------------------------------------------
[03/14 23:42:31   2952]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/14 23:42:31   2952]   Range                    (Ohm)    (fF)     (fs)     Only
[03/14 23:42:31   2952]   ----------------------------------------------------------------
[03/14 23:42:31   2952]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/14 23:42:31   2952]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/14 23:42:31   2952]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/14 23:42:31   2952]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/14 23:42:31   2952]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/14 23:42:31   2952]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/14 23:42:31   2952]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/14 23:42:31   2952]   ----------------------------------------------------------------
[03/14 23:42:31   2952]   
[03/14 23:42:31   2952] Validating CTS configuration done.
[03/14 23:42:31   2952] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/14 23:42:31   2952]  * CCOpt property update_io_latency is false
[03/14 23:42:31   2952] 
[03/14 23:42:31   2952] All good
[03/14 23:42:31   2952] Executing ccopt post-processing.
[03/14 23:42:31   2952] Synthesizing clock trees with CCOpt...
[03/14 23:42:31   2952] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 23:42:31   2952] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 23:42:31   2952] [PSP] Started earlyGlobalRoute kernel
[03/14 23:42:31   2952] [PSP] Initial Peak syMemory usage = 1623.3 MB
[03/14 23:42:31   2952] (I)       Reading DB...
[03/14 23:42:31   2952] (I)       congestionReportName   : 
[03/14 23:42:31   2952] (I)       buildTerm2TermWires    : 1
[03/14 23:42:31   2952] (I)       doTrackAssignment      : 1
[03/14 23:42:31   2952] (I)       dumpBookshelfFiles     : 0
[03/14 23:42:31   2952] (I)       numThreads             : 1
[03/14 23:42:31   2952] [NR-eagl] honorMsvRouteConstraint: false
[03/14 23:42:31   2952] (I)       honorPin               : false
[03/14 23:42:31   2952] (I)       honorPinGuide          : true
[03/14 23:42:31   2952] (I)       honorPartition         : false
[03/14 23:42:31   2952] (I)       allowPartitionCrossover: false
[03/14 23:42:31   2952] (I)       honorSingleEntry       : true
[03/14 23:42:31   2952] (I)       honorSingleEntryStrong : true
[03/14 23:42:31   2952] (I)       handleViaSpacingRule   : false
[03/14 23:42:31   2952] (I)       PDConstraint           : none
[03/14 23:42:31   2952] (I)       expBetterNDRHandling   : false
[03/14 23:42:31   2952] [NR-eagl] honorClockSpecNDR      : 0
[03/14 23:42:31   2952] (I)       routingEffortLevel     : 3
[03/14 23:42:31   2952] [NR-eagl] minRouteLayer          : 2
[03/14 23:42:31   2952] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 23:42:31   2952] (I)       numRowsPerGCell        : 1
[03/14 23:42:31   2952] (I)       speedUpLargeDesign     : 0
[03/14 23:42:31   2952] (I)       speedUpBlkViolationClean: 0
[03/14 23:42:31   2952] (I)       multiThreadingTA       : 0
[03/14 23:42:31   2952] (I)       blockedPinEscape       : 1
[03/14 23:42:31   2952] (I)       blkAwareLayerSwitching : 0
[03/14 23:42:31   2952] (I)       betterClockWireModeling: 1
[03/14 23:42:31   2952] (I)       punchThroughDistance   : 500.00
[03/14 23:42:31   2952] (I)       scenicBound            : 1.15
[03/14 23:42:31   2952] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 23:42:31   2952] (I)       source-to-sink ratio   : 0.00
[03/14 23:42:31   2952] (I)       targetCongestionRatioH : 1.00
[03/14 23:42:31   2952] (I)       targetCongestionRatioV : 1.00
[03/14 23:42:31   2952] (I)       layerCongestionRatio   : 0.70
[03/14 23:42:31   2952] (I)       m1CongestionRatio      : 0.10
[03/14 23:42:31   2952] (I)       m2m3CongestionRatio    : 0.70
[03/14 23:42:31   2952] (I)       localRouteEffort       : 1.00
[03/14 23:42:31   2952] (I)       numSitesBlockedByOneVia: 8.00
[03/14 23:42:31   2952] (I)       supplyScaleFactorH     : 1.00
[03/14 23:42:31   2952] (I)       supplyScaleFactorV     : 1.00
[03/14 23:42:31   2952] (I)       highlight3DOverflowFactor: 0.00
[03/14 23:42:31   2952] (I)       doubleCutViaModelingRatio: 0.00
[03/14 23:42:31   2952] (I)       blockTrack             : 
[03/14 23:42:31   2952] (I)       readTROption           : true
[03/14 23:42:31   2952] (I)       extraSpacingBothSide   : false
[03/14 23:42:31   2952] [NR-eagl] numTracksPerClockWire  : 0
[03/14 23:42:31   2952] (I)       routeSelectedNetsOnly  : false
[03/14 23:42:31   2952] (I)       before initializing RouteDB syMemory usage = 1665.3 MB
[03/14 23:42:31   2952] (I)       starting read tracks
[03/14 23:42:31   2952] (I)       build grid graph
[03/14 23:42:31   2952] (I)       build grid graph start
[03/14 23:42:31   2952] [NR-eagl] Layer1 has no routable track
[03/14 23:42:31   2952] [NR-eagl] Layer2 has single uniform track structure
[03/14 23:42:31   2952] [NR-eagl] Layer3 has single uniform track structure
[03/14 23:42:31   2952] [NR-eagl] Layer4 has single uniform track structure
[03/14 23:42:31   2952] [NR-eagl] Layer5 has single uniform track structure
[03/14 23:42:31   2952] [NR-eagl] Layer6 has single uniform track structure
[03/14 23:42:31   2952] [NR-eagl] Layer7 has single uniform track structure
[03/14 23:42:31   2952] [NR-eagl] Layer8 has single uniform track structure
[03/14 23:42:31   2952] (I)       build grid graph end
[03/14 23:42:31   2952] (I)       Layer1   numNetMinLayer=45070
[03/14 23:42:31   2952] (I)       Layer2   numNetMinLayer=0
[03/14 23:42:31   2952] (I)       Layer3   numNetMinLayer=0
[03/14 23:42:31   2952] (I)       Layer4   numNetMinLayer=0
[03/14 23:42:31   2952] (I)       Layer5   numNetMinLayer=0
[03/14 23:42:31   2952] (I)       Layer6   numNetMinLayer=0
[03/14 23:42:31   2952] (I)       Layer7   numNetMinLayer=225
[03/14 23:42:31   2952] (I)       Layer8   numNetMinLayer=0
[03/14 23:42:31   2952] (I)       numViaLayers=7
[03/14 23:42:31   2952] (I)       end build via table
[03/14 23:42:31   2952] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 23:42:31   2952] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/14 23:42:31   2952] (I)       readDataFromPlaceDB
[03/14 23:42:31   2952] (I)       Read net information..
[03/14 23:42:31   2952] [NR-eagl] Read numTotalNets=45295  numIgnoredNets=0
[03/14 23:42:31   2952] (I)       Read testcase time = 0.010 seconds
[03/14 23:42:31   2952] 
[03/14 23:42:31   2952] (I)       totalPins=157616  totalGlobalPin=154839 (98.24%)
[03/14 23:42:31   2952] (I)       Model blockage into capacity
[03/14 23:42:31   2952] (I)       Read numBlocks=4397  numPreroutedWires=0  numCapScreens=0
[03/14 23:42:31   2953] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 23:42:31   2953] (I)       blocked area on Layer2 : 716929599200  (15.97%)
[03/14 23:42:31   2953] (I)       blocked area on Layer3 : 625440673600  (13.93%)
[03/14 23:42:31   2953] (I)       blocked area on Layer4 : 622458955200  (13.86%)
[03/14 23:42:31   2953] (I)       blocked area on Layer5 : 2418928000  (0.05%)
[03/14 23:42:31   2953] (I)       blocked area on Layer6 : 2240299200  (0.05%)
[03/14 23:42:31   2953] (I)       blocked area on Layer7 : 328186800000  (7.31%)
[03/14 23:42:31   2953] (I)       blocked area on Layer8 : 0  (0.00%)
[03/14 23:42:31   2953] (I)       Modeling time = 0.170 seconds
[03/14 23:42:31   2953] 
[03/14 23:42:32   2953] (I)       Number of ignored nets = 0
[03/14 23:42:32   2953] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/14 23:42:32   2953] (I)       Number of clock nets = 130.  Ignored: No
[03/14 23:42:32   2953] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:42:32   2953] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:42:32   2953] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:42:32   2953] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:42:32   2953] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:42:32   2953] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:42:32   2953] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:42:32   2953] [NR-eagl] There are 130 clock nets ( 0 with NDR ).
[03/14 23:42:32   2953] (I)       Before initializing earlyGlobalRoute syMemory usage = 1665.3 MB
[03/14 23:42:32   2953] (I)       Layer1  viaCost=300.00
[03/14 23:42:32   2953] (I)       Layer2  viaCost=100.00
[03/14 23:42:32   2953] (I)       Layer3  viaCost=100.00
[03/14 23:42:32   2953] (I)       Layer4  viaCost=100.00
[03/14 23:42:32   2953] (I)       Layer5  viaCost=100.00
[03/14 23:42:32   2953] (I)       Layer6  viaCost=200.00
[03/14 23:42:32   2953] (I)       Layer7  viaCost=100.00
[03/14 23:42:32   2953] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:42:32   2953] (I)       routing area        :  (0, 0) - (1840000, 2440000)
[03/14 23:42:32   2953] (I)       core area           :  (20000, 20000) - (1820000, 2420000)
[03/14 23:42:32   2953] (I)       Site Width          :   400  (dbu)
[03/14 23:42:32   2953] (I)       Row Height          :  3600  (dbu)
[03/14 23:42:32   2953] (I)       GCell Width         :  3600  (dbu)
[03/14 23:42:32   2953] (I)       GCell Height        :  3600  (dbu)
[03/14 23:42:32   2953] (I)       grid                :   511   678     8
[03/14 23:42:32   2953] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:42:32   2953] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:42:32   2953] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:42:32   2953] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:42:32   2953] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:42:32   2953] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/14 23:42:32   2953] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:42:32   2953] (I)       Total num of tracks :     0  4600  6099  4600  6099  4600  1525  1150
[03/14 23:42:32   2953] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:42:32   2953] (I)       --------------------------------------------------------
[03/14 23:42:32   2953] 
[03/14 23:42:32   2953] [NR-eagl] ============ Routing rule table ============
[03/14 23:42:32   2953] [NR-eagl] Rule id 0. Nets 45295 
[03/14 23:42:32   2953] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 23:42:32   2953] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:42:32   2953] [NR-eagl] ========================================
[03/14 23:42:32   2953] [NR-eagl] 
[03/14 23:42:32   2953] (I)       After initializing earlyGlobalRoute syMemory usage = 1665.3 MB
[03/14 23:42:32   2953] (I)       Loading and dumping file time : 0.76 seconds
[03/14 23:42:32   2953] (I)       ============= Initialization =============
[03/14 23:42:32   2953] (I)       total 2D Cap : 1508022 = (728322 H, 779700 V)
[03/14 23:42:32   2953] [NR-eagl] Layer group 1: route 225 net(s) in layer range [7, 8]
[03/14 23:42:32   2953] (I)       ============  Phase 1a Route ============
[03/14 23:42:32   2953] (I)       Phase 1a runs 0.00 seconds
[03/14 23:42:32   2953] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=21
[03/14 23:42:32   2953] (I)       Usage: 19513 = (6076 H, 13437 V) = (0.83% H, 1.72% V) = (1.094e+04um H, 2.419e+04um V)
[03/14 23:42:32   2953] (I)       
[03/14 23:42:32   2953] (I)       ============  Phase 1b Route ============
[03/14 23:42:32   2953] (I)       Phase 1b runs 0.00 seconds
[03/14 23:42:32   2953] (I)       Usage: 19516 = (6078 H, 13438 V) = (0.83% H, 1.72% V) = (1.094e+04um H, 2.419e+04um V)
[03/14 23:42:32   2953] (I)       
[03/14 23:42:32   2953] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.512880e+04um
[03/14 23:42:32   2953] (I)       ============  Phase 1c Route ============
[03/14 23:42:32   2953] (I)       Level2 Grid: 103 x 136
[03/14 23:42:32   2953] (I)       Phase 1c runs 0.01 seconds
[03/14 23:42:32   2953] (I)       Usage: 19522 = (6084 H, 13438 V) = (0.84% H, 1.72% V) = (1.095e+04um H, 2.419e+04um V)
[03/14 23:42:32   2953] (I)       
[03/14 23:42:32   2953] (I)       ============  Phase 1d Route ============
[03/14 23:42:32   2953] (I)       Phase 1d runs 0.00 seconds
[03/14 23:42:32   2953] (I)       Usage: 19523 = (6085 H, 13438 V) = (0.84% H, 1.72% V) = (1.095e+04um H, 2.419e+04um V)
[03/14 23:42:32   2953] (I)       
[03/14 23:42:32   2953] (I)       ============  Phase 1e Route ============
[03/14 23:42:32   2953] (I)       Phase 1e runs 0.00 seconds
[03/14 23:42:32   2953] (I)       Usage: 19523 = (6085 H, 13438 V) = (0.84% H, 1.72% V) = (1.095e+04um H, 2.419e+04um V)
[03/14 23:42:32   2953] (I)       
[03/14 23:42:32   2953] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.514140e+04um
[03/14 23:42:32   2953] [NR-eagl] 
[03/14 23:42:32   2953] (I)       dpBasedLA: time=0.01  totalOF=1214  totalVia=11276  totalWL=19523  total(Via+WL)=30799 
[03/14 23:42:32   2953] (I)       total 2D Cap : 15767376 = (6532309 H, 9235067 V)
[03/14 23:42:32   2953] [NR-eagl] Layer group 2: route 45070 net(s) in layer range [2, 8]
[03/14 23:42:32   2953] (I)       ============  Phase 1a Route ============
[03/14 23:42:32   2953] (I)       Phase 1a runs 0.17 seconds
[03/14 23:42:32   2953] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[03/14 23:42:32   2953] (I)       Usage: 764445 = (349990 H, 414455 V) = (5.36% H, 4.49% V) = (6.300e+05um H, 7.460e+05um V)
[03/14 23:42:32   2953] (I)       
[03/14 23:42:32   2953] (I)       ============  Phase 1b Route ============
[03/14 23:42:32   2953] (I)       Phase 1b runs 0.04 seconds
[03/14 23:42:32   2953] (I)       Usage: 764449 = (349990 H, 414459 V) = (5.36% H, 4.49% V) = (6.300e+05um H, 7.460e+05um V)
[03/14 23:42:32   2953] (I)       
[03/14 23:42:32   2953] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.340867e+06um
[03/14 23:42:32   2953] (I)       ============  Phase 1c Route ============
[03/14 23:42:32   2953] (I)       Level2 Grid: 103 x 136
[03/14 23:42:32   2953] (I)       Phase 1c runs 0.05 seconds
[03/14 23:42:32   2953] (I)       Usage: 764453 = (349990 H, 414463 V) = (5.36% H, 4.49% V) = (6.300e+05um H, 7.460e+05um V)
[03/14 23:42:32   2953] (I)       
[03/14 23:42:32   2953] (I)       ============  Phase 1d Route ============
[03/14 23:42:32   2953] (I)       Usage: 764453 = (349990 H, 414463 V) = (5.36% H, 4.49% V) = (6.300e+05um H, 7.460e+05um V)
[03/14 23:42:32   2953] (I)       
[03/14 23:42:32   2953] (I)       ============  Phase 1e Route ============
[03/14 23:42:32   2953] (I)       Phase 1e runs 0.02 seconds
[03/14 23:42:32   2953] (I)       Usage: 764453 = (349990 H, 414463 V) = (5.36% H, 4.49% V) = (6.300e+05um H, 7.460e+05um V)
[03/14 23:42:32   2953] (I)       
[03/14 23:42:32   2953] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.340874e+06um
[03/14 23:42:32   2953] [NR-eagl] 
[03/14 23:42:33   2954] (I)       dpBasedLA: time=0.22  totalOF=4228  totalVia=308338  totalWL=744921  total(Via+WL)=1053259 
[03/14 23:42:33   2954] (I)       ============  Phase 1l Route ============
[03/14 23:42:33   2954] (I)       Total Global Routing Runtime: 0.96 seconds
[03/14 23:42:33   2954] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:42:33   2954] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/14 23:42:33   2954] (I)       
[03/14 23:42:33   2954] (I)       ============= track Assignment ============
[03/14 23:42:33   2954] (I)       extract Global 3D Wires
[03/14 23:42:33   2954] (I)       Extract Global WL : time=0.03
[03/14 23:42:33   2954] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 23:42:33   2954] (I)       Initialization real time=0.05 seconds
[03/14 23:42:33   2954] (I)       Kernel real time=0.52 seconds
[03/14 23:42:33   2954] (I)       End Greedy Track Assignment
[03/14 23:42:33   2954] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 156550
[03/14 23:42:33   2954] [NR-eagl] Layer2(M2)(V) length: 3.487209e+05um, number of vias: 221668
[03/14 23:42:33   2954] [NR-eagl] Layer3(M3)(H) length: 4.099630e+05um, number of vias: 16824
[03/14 23:42:33   2954] [NR-eagl] Layer4(M4)(V) length: 2.061407e+05um, number of vias: 7614
[03/14 23:42:33   2954] [NR-eagl] Layer5(M5)(H) length: 2.111635e+05um, number of vias: 3687
[03/14 23:42:33   2954] [NR-eagl] Layer6(M6)(V) length: 1.766896e+05um, number of vias: 1603
[03/14 23:42:33   2954] [NR-eagl] Layer7(M7)(H) length: 1.687640e+04um, number of vias: 2005
[03/14 23:42:33   2954] [NR-eagl] Layer8(M8)(V) length: 3.008056e+04um, number of vias: 0
[03/14 23:42:33   2954] [NR-eagl] Total length: 1.399635e+06um, number of vias: 409951
[03/14 23:42:33   2955] [NR-eagl] End Peak syMemory usage = 1581.3 MB
[03/14 23:42:33   2955] [NR-eagl] Early Global Router Kernel+IO runtime : 2.73 seconds
[03/14 23:42:33   2955] setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
[03/14 23:42:33   2955] #spOpts: N=65 
[03/14 23:42:34   2955] Core basic site is core
[03/14 23:42:34   2955] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:42:34   2955] Validating CTS configuration... 
[03/14 23:42:34   2955]   Non-default CCOpt properties:
[03/14 23:42:34   2955]   cts_merge_clock_gates is set for at least one key
[03/14 23:42:34   2955]   cts_merge_clock_logic is set for at least one key
[03/14 23:42:34   2955]   preferred_extra_space is set for at least one key
[03/14 23:42:34   2955]   route_type is set for at least one key
[03/14 23:42:34   2955]   update_io_latency: 0 (default: true)
[03/14 23:42:34   2955]   Route type trimming info:
[03/14 23:42:34   2955]     No route type modifications were made.
[03/14 23:42:34   2955]   Clock tree balancer configuration for clock_tree clk:
[03/14 23:42:34   2955]   Non-default CCOpt properties for clock tree clk:
[03/14 23:42:34   2955]     cts_merge_clock_gates: true (default: false)
[03/14 23:42:34   2955]     cts_merge_clock_logic: true (default: false)
[03/14 23:42:34   2955]     route_type (leaf): default_route_type_leaf (default: default)
[03/14 23:42:34   2955]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/14 23:42:34   2955]     route_type (top): default_route_type_nonleaf (default: default)
[03/14 23:42:34   2955]   For power_domain auto-default and effective power_domain auto-default:
[03/14 23:42:34   2955]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/14 23:42:34   2955]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/14 23:42:34   2955]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/14 23:42:34   2955]     Unblocked area available for placement of any clock cells in power_domain auto-default: 982580.742um^2
[03/14 23:42:34   2955]   Top Routing info:
[03/14 23:42:34   2955]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 23:42:34   2955]     Unshielded; Mask Constraint: 0.
[03/14 23:42:34   2955]   Trunk Routing info:
[03/14 23:42:34   2955]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/14 23:42:34   2955]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/14 23:42:34   2955]   Leaf Routing info:
[03/14 23:42:34   2955]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/14 23:42:34   2955]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/14 23:42:34   2955] Updating RC grid for preRoute extraction ...
[03/14 23:42:34   2955] Initializing multi-corner capacitance tables ... 
[03/14 23:42:34   2955] Initializing multi-corner resistance tables ...
[03/14 23:42:34   2956]   Rebuilding timing graph... 
[03/14 23:42:35   2956]   Rebuilding timing graph done.
[03/14 23:42:35   2956]   For timing_corner WC:setup, late:
[03/14 23:42:35   2956]     Slew time target (leaf):    0.105ns
[03/14 23:42:35   2956]     Slew time target (trunk):   0.105ns
[03/14 23:42:35   2956]     Slew time target (top):     0.105ns
[03/14 23:42:35   2956]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/14 23:42:35   2956]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/14 23:42:35   2956]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/14 23:42:35   2956]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/14 23:42:35   2956]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/14 23:42:35   2956]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/14 23:42:35   2956]   Clock tree balancer configuration for skew_group clk/CON:
[03/14 23:42:35   2956]     Sources:                     pin clk
[03/14 23:42:35   2956]     Total number of sinks:       5184
[03/14 23:42:35   2956]     Delay constrained sinks:     5181
[03/14 23:42:35   2956]     Non-leaf sinks:              0
[03/14 23:42:35   2956]     Ignore pins:                 0
[03/14 23:42:35   2956]    Timing corner WC:setup.late:
[03/14 23:42:35   2956]     Skew target:                 0.057ns
[03/14 23:42:35   2956] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 23:42:35   2956] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 23:42:35   2956] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/14 23:42:35   2956]   
[03/14 23:42:35   2956]   Via Selection for Estimated Routes (rule default):
[03/14 23:42:35   2956]   
[03/14 23:42:35   2956]   ----------------------------------------------------------------
[03/14 23:42:35   2956]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/14 23:42:35   2956]   Range                    (Ohm)    (fF)     (fs)     Only
[03/14 23:42:35   2956]   ----------------------------------------------------------------
[03/14 23:42:35   2956]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/14 23:42:35   2956]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/14 23:42:35   2956]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/14 23:42:35   2956]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/14 23:42:35   2956]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/14 23:42:35   2956]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/14 23:42:35   2956]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/14 23:42:35   2956]   ----------------------------------------------------------------
[03/14 23:42:35   2956]   
[03/14 23:42:35   2956] Validating CTS configuration done.
[03/14 23:42:35   2956] Adding driver cell for primary IO roots...
[03/14 23:42:35   2956] Maximizing clock DAG abstraction... 
[03/14 23:42:35   2956] Maximizing clock DAG abstraction done.
[03/14 23:42:35   2956] Synthesizing clock trees... #spOpts: N=65 
[03/14 23:42:35   2957] 
[03/14 23:42:35   2957]   Merging duplicate siblings in DAG... 
[03/14 23:42:35   2957]     Resynthesising clock tree into netlist... 
[03/14 23:42:36   2957]     Resynthesising clock tree into netlist done.
[03/14 23:42:36   2957]     Summary of the merge of duplicate siblings
[03/14 23:42:36   2957]     
[03/14 23:42:36   2957]     ----------------------------------------------------------
[03/14 23:42:36   2957]     Description                          Number of occurrences
[03/14 23:42:36   2957]     ----------------------------------------------------------
[03/14 23:42:36   2957]     Total clock gates                              0
[03/14 23:42:36   2957]     Globally unique enables                        0
[03/14 23:42:36   2957]     Potentially mergeable clock gates              0
[03/14 23:42:36   2957]     Actually merged                                0
[03/14 23:42:36   2957]     ----------------------------------------------------------
[03/14 23:42:36   2957]     
[03/14 23:42:36   2957]     
[03/14 23:42:36   2957]     Disconnecting clock tree from netlist... 
[03/14 23:42:36   2957]     Disconnecting clock tree from netlist done.
[03/14 23:42:36   2957]   Merging duplicate siblings in DAG done.
[03/14 23:42:36   2957]   Clustering... 
[03/14 23:42:36   2957]     Clock DAG stats before clustering:
[03/14 23:42:36   2957]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/14 23:42:36   2957]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/14 23:42:36   2957]     Clustering clock_tree clk... 
[03/14 23:42:36   2957]       Creating channel graph for ccopt_3_8... 
[03/14 23:42:36   2957]       Creating channel graph for ccopt_3_8 done.
[03/14 23:42:36   2957]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/14 23:42:36   2957]         Channel graph considering 3 blockages
[03/14 23:42:36   2957]         Fully blocked area 0 square microns
[03/14 23:42:36   2957]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/14 23:42:36   2957]       Rebuilding timing graph... 
[03/14 23:42:36   2958]       Rebuilding timing graph done.
[03/14 23:42:42   2963]     Clustering clock_tree clk done.
[03/14 23:42:42   2963]     Clock DAG stats after bottom-up phase:
[03/14 23:42:42   2963]       cell counts    : b=102, i=0, cg=0, l=0, total=102
[03/14 23:42:42   2963]       cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
[03/14 23:42:42   2963]     Legalizing clock trees... 
[03/14 23:42:42   2963]       Resynthesising clock tree into netlist... 
[03/14 23:42:42   2963]       Resynthesising clock tree into netlist done.
[03/14 23:42:42   2964] #spOpts: N=65 
[03/14 23:42:43   2964] *** Starting refinePlace (0:49:24 mem=1647.3M) ***
[03/14 23:42:43   2964] Total net bbox length = 1.274e+06 (5.848e+05 6.890e+05) (ext = 1.811e+05)
[03/14 23:42:43   2964] Starting refinePlace ...
[03/14 23:42:43   2964] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/14 23:42:43   2964] Type 'man IMPSP-2002' for more detail.
[03/14 23:42:43   2964] Total net bbox length = 1.274e+06 (5.848e+05 6.890e+05) (ext = 1.811e+05)
[03/14 23:42:43   2964] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1647.3MB
[03/14 23:42:43   2964] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1647.3MB) @(0:49:24 - 0:49:24).
[03/14 23:42:43   2964] *** Finished refinePlace (0:49:24 mem=1647.3M) ***
[03/14 23:42:43   2964] #spOpts: N=65 
[03/14 23:42:43   2964]       Disconnecting clock tree from netlist... 
[03/14 23:42:43   2964]       Disconnecting clock tree from netlist done.
[03/14 23:42:43   2965] #spOpts: N=65 
[03/14 23:42:43   2965]       Rebuilding timing graph... 
[03/14 23:42:44   2965]       Rebuilding timing graph done.
[03/14 23:42:44   2966]       
[03/14 23:42:44   2966]       Clock tree legalization - Histogram:
[03/14 23:42:44   2966]       ====================================
[03/14 23:42:44   2966]       
[03/14 23:42:44   2966]       --------------------------------
[03/14 23:42:44   2966]       Movement (um)    Number of cells
[03/14 23:42:44   2966]       --------------------------------
[03/14 23:42:44   2966]       [3.6,4.158)            13
[03/14 23:42:44   2966]       [4.158,4.716)           1
[03/14 23:42:44   2966]       [4.716,5.274)           1
[03/14 23:42:44   2966]       [5.274,5.832)           2
[03/14 23:42:44   2966]       [5.832,6.39)            2
[03/14 23:42:44   2966]       [6.39,6.948)            0
[03/14 23:42:44   2966]       [6.948,7.506)           1
[03/14 23:42:44   2966]       [7.506,8.064)           4
[03/14 23:42:44   2966]       [8.064,8.622)           0
[03/14 23:42:44   2966]       [8.622,9.18)            1
[03/14 23:42:44   2966]       --------------------------------
[03/14 23:42:44   2966]       
[03/14 23:42:44   2966]       
[03/14 23:42:44   2966]       Clock tree legalization - Top 10 Movements:
[03/14 23:42:44   2966]       ===========================================
[03/14 23:42:44   2966]       
[03/14 23:42:44   2966]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 23:42:44   2966]       Movement (um)    Desired              Achieved             Node
[03/14 23:42:44   2966]                        location             location             
[03/14 23:42:44   2966]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 23:42:44   2966]           9.18         (431.507,473.317)    (424.493,475.483)    ccl clock buffer, uid:A1934c (a lib_cell CKBD16) at (421.400,474.400), in power domain auto-default
[03/14 23:42:44   2966]           8            (594.308,476.918)    (595.107,484.118)    ccl clock buffer, uid:A196ab (a lib_cell CKBD16) at (592.600,483.400), in power domain auto-default
[03/14 23:42:44   2966]           7.6          (432.092,479.082)    (439.692,479.082)    ccl clock buffer, uid:A1951b (a lib_cell CKBD16) at (436.600,478.000), in power domain auto-default
[03/14 23:42:44   2966]           7.6          (432.092,648.283)    (424.493,648.283)    ccl clock buffer, uid:A19520 (a lib_cell CKBD16) at (421.400,647.200), in power domain auto-default
[03/14 23:42:44   2966]           7.6          (431.507,473.317)    (439.108,473.317)    ccl clock buffer, uid:A19353 (a lib_cell CKBD16) at (436.600,472.600), in power domain auto-default
[03/14 23:42:44   2966]           7.2          (540.107,552.518)    (540.107,545.317)    ccl clock buffer, uid:A196b3 (a lib_cell CKBD16) at (537.600,544.600), in power domain auto-default
[03/14 23:42:44   2966]           6.35         (431.507,473.317)    (432.092,479.082)    ccl clock buffer, uid:A1973a (a lib_cell CKBD16) at (429.000,478.000), in power domain auto-default
[03/14 23:42:44   2966]           6            (432.092,479.082)    (429.692,482.683)    ccl clock buffer, uid:A19501 (a lib_cell CKBD16) at (426.600,481.600), in power domain auto-default
[03/14 23:42:44   2966]           5.65         (426.707,642.518)    (426.092,637.482)    ccl clock buffer, uid:A19509 (a lib_cell CKBD16) at (423.000,636.400), in power domain auto-default
[03/14 23:42:44   2966]           5.62         (431.507,473.317)    (432.092,468.283)    ccl clock buffer, uid:A19763 (a lib_cell CKBD16) at (429.000,467.200), in power domain auto-default
[03/14 23:42:44   2966]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 23:42:44   2966]       
[03/14 23:42:44   2966]     Legalizing clock trees done.
[03/14 23:42:44   2966]     Clock DAG stats after 'Clustering':
[03/14 23:42:44   2966]       cell counts    : b=102, i=0, cg=0, l=0, total=102
[03/14 23:42:44   2966]       cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
[03/14 23:42:44   2966]       gate capacitance : top=0.000pF, trunk=0.555pF, leaf=4.640pF, total=5.196pF
[03/14 23:42:44   2966]       wire capacitance : top=0.000pF, trunk=0.817pF, leaf=4.335pF, total=5.152pF
[03/14 23:42:44   2966]       wire lengths   : top=0.000um, trunk=5344.633um, leaf=22929.850um, total=28274.482um
[03/14 23:42:44   2966]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:44   2966]     Clock DAG net violations after 'Clustering':none
[03/14 23:42:44   2966]     Clock tree state after 'Clustering':
[03/14 23:42:44   2966]       clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
[03/14 23:42:45   2966]       skew_group clk/CON: insertion delay [min=0.347, max=0.427, avg=0.388, sd=0.018], skew [0.080 vs 0.057*, 89.9% {0.358, 0.387, 0.416}] (wid=0.043 ws=0.028) (gid=0.387 gs=0.064)
[03/14 23:42:45   2966]     Clock network insertion delays are now [0.347ns, 0.427ns] average 0.388ns std.dev 0.018ns
[03/14 23:42:45   2966]   Clustering done.
[03/14 23:42:45   2966]   Resynthesising clock tree into netlist... 
[03/14 23:42:45   2966]   Resynthesising clock tree into netlist done.
[03/14 23:42:45   2966]   Updating congestion map to accurately time the clock tree... 
[03/14 23:42:45   2966]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148204 and nets=50713 using extraction engine 'preRoute' .
[03/14 23:42:45   2966] PreRoute RC Extraction called for design fullchip.
[03/14 23:42:45   2966] RC Extraction called in multi-corner(2) mode.
[03/14 23:42:45   2966] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:42:45   2966] RCMode: PreRoute
[03/14 23:42:45   2966]       RC Corner Indexes            0       1   
[03/14 23:42:45   2966] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:42:45   2966] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:42:45   2966] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:42:45   2966] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:42:45   2966] Shrink Factor                : 1.00000
[03/14 23:42:45   2966] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:42:45   2966] Using capacitance table file ...
[03/14 23:42:45   2966] Updating RC grid for preRoute extraction ...
[03/14 23:42:45   2966] Initializing multi-corner capacitance tables ... 
[03/14 23:42:45   2967] Initializing multi-corner resistance tables ...
[03/14 23:42:46   2967] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1582.035M)
[03/14 23:42:46   2967] 
[03/14 23:42:46   2967]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/14 23:42:46   2967]   Updating congestion map to accurately time the clock tree done.
[03/14 23:42:46   2967]   Disconnecting clock tree from netlist... 
[03/14 23:42:46   2967]   Disconnecting clock tree from netlist done.
[03/14 23:42:46   2967]   Rebuilding timing graph... 
[03/14 23:42:46   2967]   Rebuilding timing graph done.
[03/14 23:42:46   2968]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/14 23:42:46   2968]   Rebuilding timing graph   cell counts    : b=102, i=0, cg=0, l=0, total=102
[03/14 23:42:46   2968]   Rebuilding timing graph   cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
[03/14 23:42:46   2968]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.555pF, leaf=4.640pF, total=5.196pF
[03/14 23:42:46   2968]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.824pF, leaf=4.378pF, total=5.202pF
[03/14 23:42:46   2968]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5344.633um, leaf=22929.850um, total=28274.482um
[03/14 23:42:46   2968]   Rebuilding timing graph   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:46   2968]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/14 23:42:46   2968]   Clock tree state After congestion update:
[03/14 23:42:46   2968]     clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
[03/14 23:42:46   2968]     skew_group clk/CON: insertion delay [min=0.348, max=0.428, avg=0.389, sd=0.017], skew [0.080 vs 0.057*, 90.9% {0.360, 0.389, 0.417}] (wid=0.044 ws=0.028) (gid=0.387 gs=0.064)
[03/14 23:42:47   2968]   Clock network insertion delays are now [0.348ns, 0.428ns] average 0.389ns std.dev 0.017ns
[03/14 23:42:47   2968]   Fixing clock tree slew time and max cap violations... 
[03/14 23:42:47   2968]     Fixing clock tree overload: 
[03/14 23:42:47   2968]     Fixing clock tree overload: .
[03/14 23:42:47   2968]     Fixing clock tree overload: ..
[03/14 23:42:47   2968]     Fixing clock tree overload: ...
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% 
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% .
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ..
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ...
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% 
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% .
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ..
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ...
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/14 23:42:47   2968]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/14 23:42:47   2968]       cell counts    : b=102, i=0, cg=0, l=0, total=102
[03/14 23:42:47   2968]       cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
[03/14 23:42:47   2968]       gate capacitance : top=0.000pF, trunk=0.555pF, leaf=4.640pF, total=5.196pF
[03/14 23:42:47   2968]       wire capacitance : top=0.000pF, trunk=0.824pF, leaf=4.378pF, total=5.202pF
[03/14 23:42:47   2968]       wire lengths   : top=0.000um, trunk=5344.633um, leaf=22929.850um, total=28274.482um
[03/14 23:42:47   2968]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:47   2968]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/14 23:42:47   2968]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/14 23:42:47   2968]       clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
[03/14 23:42:47   2968]       skew_group clk/CON: insertion delay [min=0.348, max=0.428, avg=0.389, sd=0.017], skew [0.080 vs 0.057*, 90.9% {0.360, 0.389, 0.417}] (wid=0.044 ws=0.028) (gid=0.387 gs=0.064)
[03/14 23:42:47   2968]     Clock network insertion delays are now [0.348ns, 0.428ns] average 0.389ns std.dev 0.017ns
[03/14 23:42:47   2968]   Fixing clock tree slew time and max cap violations done.
[03/14 23:42:47   2968]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/14 23:42:47   2968]     Fixing clock tree overload: 
[03/14 23:42:47   2968]     Fixing clock tree overload: .
[03/14 23:42:47   2968]     Fixing clock tree overload: ..
[03/14 23:42:47   2968]     Fixing clock tree overload: ...
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% 
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% .
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ..
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ...
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% 
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% .
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ..
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ...
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/14 23:42:47   2968]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/14 23:42:47   2968]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/14 23:42:47   2968]       cell counts    : b=102, i=0, cg=0, l=0, total=102
[03/14 23:42:47   2968]       cell areas     : b=1028.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1028.160um^2
[03/14 23:42:47   2968]       gate capacitance : top=0.000pF, trunk=0.555pF, leaf=4.640pF, total=5.196pF
[03/14 23:42:47   2968]       wire capacitance : top=0.000pF, trunk=0.824pF, leaf=4.378pF, total=5.202pF
[03/14 23:42:47   2968]       wire lengths   : top=0.000um, trunk=5344.633um, leaf=22929.850um, total=28274.482um
[03/14 23:42:47   2968]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:47   2968]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/14 23:42:47   2968]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/14 23:42:47   2968]       clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
[03/14 23:42:47   2968]       skew_group clk/CON: insertion delay [min=0.348, max=0.428, avg=0.389, sd=0.017], skew [0.080 vs 0.057*, 90.9% {0.360, 0.389, 0.417}] (wid=0.044 ws=0.028) (gid=0.387 gs=0.064)
[03/14 23:42:47   2968]     Clock network insertion delays are now [0.348ns, 0.428ns] average 0.389ns std.dev 0.017ns
[03/14 23:42:47   2968]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/14 23:42:47   2968]   Removing unnecessary root buffering... 
[03/14 23:42:47   2968]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/14 23:42:47   2968]       cell counts    : b=101, i=0, cg=0, l=0, total=101
[03/14 23:42:47   2968]       cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
[03/14 23:42:47   2968]       gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.640pF, total=5.190pF
[03/14 23:42:47   2968]       wire capacitance : top=0.000pF, trunk=0.804pF, leaf=4.400pF, total=5.204pF
[03/14 23:42:47   2968]       wire lengths   : top=0.000um, trunk=5253.690um, leaf=23123.645um, total=28377.336um
[03/14 23:42:47   2968]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:47   2968]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/14 23:42:47   2968]     Clock tree state after 'Removing unnecessary root buffering':
[03/14 23:42:47   2968]       clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
[03/14 23:42:47   2968]       skew_group clk/CON: insertion delay [min=0.292, max=0.371, avg=0.333, sd=0.017], skew [0.080 vs 0.057*, 91% {0.304, 0.332, 0.361}] (wid=0.053 ws=0.029) (gid=0.322 gs=0.064)
[03/14 23:42:47   2968]     Clock network insertion delays are now [0.292ns, 0.371ns] average 0.333ns std.dev 0.017ns
[03/14 23:42:47   2968]   Removing unnecessary root buffering done.
[03/14 23:42:47   2968]   Equalizing net lengths... 
[03/14 23:42:47   2968]     Clock DAG stats after 'Equalizing net lengths':
[03/14 23:42:47   2968]       cell counts    : b=101, i=0, cg=0, l=0, total=101
[03/14 23:42:47   2968]       cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
[03/14 23:42:47   2968]       gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.640pF, total=5.190pF
[03/14 23:42:47   2968]       wire capacitance : top=0.000pF, trunk=0.804pF, leaf=4.400pF, total=5.204pF
[03/14 23:42:47   2968]       wire lengths   : top=0.000um, trunk=5253.690um, leaf=23123.645um, total=28377.336um
[03/14 23:42:47   2968]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:47   2968]     Clock DAG net violations after 'Equalizing net lengths':none
[03/14 23:42:47   2968]     Clock tree state after 'Equalizing net lengths':
[03/14 23:42:47   2968]       clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
[03/14 23:42:47   2968]       skew_group clk/CON: insertion delay [min=0.292, max=0.371, avg=0.333, sd=0.017], skew [0.080 vs 0.057*, 91% {0.304, 0.332, 0.361}] (wid=0.053 ws=0.029) (gid=0.322 gs=0.064)
[03/14 23:42:47   2968]     Clock network insertion delays are now [0.292ns, 0.371ns] average 0.333ns std.dev 0.017ns
[03/14 23:42:47   2968]   Equalizing net lengths done.
[03/14 23:42:47   2968]   Reducing insertion delay 1... 
[03/14 23:42:47   2969]     Clock DAG stats after 'Reducing insertion delay 1':
[03/14 23:42:47   2969]       cell counts    : b=101, i=0, cg=0, l=0, total=101
[03/14 23:42:47   2969]       cell areas     : b=1018.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1018.080um^2
[03/14 23:42:47   2969]       gate capacitance : top=0.000pF, trunk=0.550pF, leaf=4.640pF, total=5.190pF
[03/14 23:42:47   2969]       wire capacitance : top=0.000pF, trunk=0.804pF, leaf=4.400pF, total=5.204pF
[03/14 23:42:47   2969]       wire lengths   : top=0.000um, trunk=5253.690um, leaf=23123.645um, total=28377.336um
[03/14 23:42:47   2969]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:47   2969]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/14 23:42:47   2969]     Clock tree state after 'Reducing insertion delay 1':
[03/14 23:42:47   2969]       clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
[03/14 23:42:47   2969]       skew_group clk/CON: insertion delay [min=0.292, max=0.371, avg=0.333, sd=0.017], skew [0.080 vs 0.057*, 91% {0.304, 0.332, 0.361}] (wid=0.053 ws=0.029) (gid=0.322 gs=0.064)
[03/14 23:42:47   2969]     Clock network insertion delays are now [0.292ns, 0.371ns] average 0.333ns std.dev 0.017ns
[03/14 23:42:47   2969]   Reducing insertion delay 1 done.
[03/14 23:42:47   2969]   Removing longest path buffering... 
[03/14 23:42:49   2970]     Clock DAG stats after removing longest path buffering:
[03/14 23:42:49   2970]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:49   2970]       cell areas     : b=977.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=977.760um^2
[03/14 23:42:49   2970]       gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.640pF, total=5.168pF
[03/14 23:42:49   2970]       wire capacitance : top=0.000pF, trunk=0.797pF, leaf=4.402pF, total=5.198pF
[03/14 23:42:49   2970]       wire lengths   : top=0.000um, trunk=5218.385um, leaf=23133.263um, total=28351.648um
[03/14 23:42:49   2970]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:49   2970]     Clock DAG net violations after removing longest path buffering:none
[03/14 23:42:49   2970]     Clock tree state after removing longest path buffering:
[03/14 23:42:49   2970]       clock_tree clk: worst slew is leaf(0.103),trunk(0.097),top(nil), margined worst slew is leaf(0.103),trunk(0.097),top(nil)
[03/14 23:42:49   2970]       skew_group clk/CON: insertion delay [min=0.297, max=0.350, avg=0.326, sd=0.011], skew [0.053 vs 0.057, 100% {0.297, 0.325, 0.350}] (wid=0.059 ws=0.035) (gid=0.306 gs=0.048)
[03/14 23:42:49   2970]     Clock network insertion delays are now [0.297ns, 0.350ns] average 0.326ns std.dev 0.011ns
[03/14 23:42:49   2970]     Clock DAG stats after 'Removing longest path buffering':
[03/14 23:42:49   2970]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:49   2970]       cell areas     : b=977.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=977.760um^2
[03/14 23:42:49   2970]       gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.640pF, total=5.168pF
[03/14 23:42:49   2970]       wire capacitance : top=0.000pF, trunk=0.797pF, leaf=4.402pF, total=5.198pF
[03/14 23:42:49   2970]       wire lengths   : top=0.000um, trunk=5218.385um, leaf=23133.263um, total=28351.648um
[03/14 23:42:49   2970]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:49   2970]     Clock DAG net violations after 'Removing longest path buffering':none
[03/14 23:42:49   2970]     Clock tree state after 'Removing longest path buffering':
[03/14 23:42:49   2970]       clock_tree clk: worst slew is leaf(0.103),trunk(0.097),top(nil), margined worst slew is leaf(0.103),trunk(0.097),top(nil)
[03/14 23:42:49   2970]       skew_group clk/CON: insertion delay [min=0.297, max=0.350, avg=0.326, sd=0.011], skew [0.053 vs 0.057, 100% {0.297, 0.325, 0.350}] (wid=0.059 ws=0.035) (gid=0.306 gs=0.048)
[03/14 23:42:49   2970]     Clock network insertion delays are now [0.297ns, 0.350ns] average 0.326ns std.dev 0.011ns
[03/14 23:42:49   2970]   Removing longest path buffering done.
[03/14 23:42:49   2970]   Reducing insertion delay 2... 
[03/14 23:42:51   2972]     Path optimization required 536 stage delay updates 
[03/14 23:42:51   2972]     Clock DAG stats after 'Reducing insertion delay 2':
[03/14 23:42:51   2972]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:51   2972]       cell areas     : b=977.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=977.760um^2
[03/14 23:42:51   2972]       gate capacitance : top=0.000pF, trunk=0.528pF, leaf=4.640pF, total=5.168pF
[03/14 23:42:51   2972]       wire capacitance : top=0.000pF, trunk=0.798pF, leaf=4.401pF, total=5.199pF
[03/14 23:42:51   2972]       wire lengths   : top=0.000um, trunk=5220.857um, leaf=23127.051um, total=28347.908um
[03/14 23:42:51   2972]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:51   2972]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/14 23:42:51   2972]     Clock tree state after 'Reducing insertion delay 2':
[03/14 23:42:51   2972]       clock_tree clk: worst slew is leaf(0.103),trunk(0.096),top(nil), margined worst slew is leaf(0.103),trunk(0.096),top(nil)
[03/14 23:42:51   2972]       skew_group clk/CON: insertion delay [min=0.289, max=0.340, avg=0.318, sd=0.011], skew [0.051 vs 0.057, 100% {0.289, 0.317, 0.340}] (wid=0.052 ws=0.034) (gid=0.303 gs=0.048)
[03/14 23:42:51   2972]     Clock network insertion delays are now [0.289ns, 0.340ns] average 0.318ns std.dev 0.011ns
[03/14 23:42:51   2972]   Reducing insertion delay 2 done.
[03/14 23:42:51   2972]   Reducing clock tree power 1... 
[03/14 23:42:51   2972]     Resizing gates: 
[03/14 23:42:51   2972]     Resizing gates: .
[03/14 23:42:51   2972]     Resizing gates: ..
[03/14 23:42:51   2972]     Resizing gates: ...
[03/14 23:42:51   2973]     Resizing gates: ... 20% 
[03/14 23:42:52   2973]     Resizing gates: ... 20% .
[03/14 23:42:52   2973]     Resizing gates: ... 20% ..
[03/14 23:42:52   2973]     Resizing gates: ... 20% ...
[03/14 23:42:52   2973]     Resizing gates: ... 20% ... 40% 
[03/14 23:42:52   2973]     Resizing gates: ... 20% ... 40% .
[03/14 23:42:52   2973]     Resizing gates: ... 20% ... 40% ..
[03/14 23:42:52   2974]     Resizing gates: ... 20% ... 40% ...
[03/14 23:42:52   2974]     Resizing gates: ... 20% ... 40% ... 60% 
[03/14 23:42:53   2974]     Resizing gates: ... 20% ... 40% ... 60% .
[03/14 23:42:53   2974]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/14 23:42:53   2974]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/14 23:42:53   2974]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/14 23:42:53   2974]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/14 23:42:53   2974]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/14 23:42:53   2974]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/14 23:42:53   2975]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/14 23:42:53   2975]     Clock DAG stats after 'Reducing clock tree power 1':
[03/14 23:42:53   2975]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:53   2975]       cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
[03/14 23:42:53   2975]       gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
[03/14 23:42:53   2975]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
[03/14 23:42:53   2975]       wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
[03/14 23:42:53   2975]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:53   2975]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/14 23:42:53   2975]     Clock tree state after 'Reducing clock tree power 1':
[03/14 23:42:53   2975]       clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:53   2975]       skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
[03/14 23:42:53   2975]     Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
[03/14 23:42:53   2975]   Reducing clock tree power 1 done.
[03/14 23:42:53   2975]   Reducing clock tree power 2... 
[03/14 23:42:53   2975]     Path optimization required 0 stage delay updates 
[03/14 23:42:53   2975]     Clock DAG stats after 'Reducing clock tree power 2':
[03/14 23:42:53   2975]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:53   2975]       cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
[03/14 23:42:53   2975]       gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
[03/14 23:42:53   2975]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
[03/14 23:42:53   2975]       wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
[03/14 23:42:53   2975]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:53   2975]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/14 23:42:53   2975]     Clock tree state after 'Reducing clock tree power 2':
[03/14 23:42:53   2975]       clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:54   2975]       skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
[03/14 23:42:54   2975]     Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
[03/14 23:42:54   2975]   Reducing clock tree power 2 done.
[03/14 23:42:54   2975]   Approximately balancing fragments step... 
[03/14 23:42:54   2975]     Resolving skew group constraints... 
[03/14 23:42:54   2975]       Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
[03/14 23:42:54   2975]     Resolving skew group constraints done.
[03/14 23:42:54   2975]     Approximately balancing fragments... 
[03/14 23:42:54   2975]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/14 23:42:54   2975]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/14 23:42:54   2975]           cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:54   2975]           cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
[03/14 23:42:54   2975]           gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
[03/14 23:42:54   2975]           wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
[03/14 23:42:54   2975]           wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
[03/14 23:42:54   2975]           sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:54   2975]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/14 23:42:54   2975]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/14 23:42:54   2975]     Approximately balancing fragments done.
[03/14 23:42:54   2975]     Clock DAG stats after 'Approximately balancing fragments step':
[03/14 23:42:54   2975]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:54   2975]       cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
[03/14 23:42:54   2975]       gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
[03/14 23:42:54   2975]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
[03/14 23:42:54   2975]       wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
[03/14 23:42:54   2975]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:54   2975]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/14 23:42:54   2975]     Clock tree state after 'Approximately balancing fragments step':
[03/14 23:42:54   2975]       clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:54   2975]     Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
[03/14 23:42:54   2975]   Approximately balancing fragments step done.
[03/14 23:42:54   2976]   Clock DAG stats after Approximately balancing fragments:
[03/14 23:42:54   2976]     cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:54   2976]     cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
[03/14 23:42:54   2976]     gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
[03/14 23:42:54   2976]     wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
[03/14 23:42:54   2976]     wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
[03/14 23:42:54   2976]     sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:54   2976]   Clock DAG net violations after Approximately balancing fragments:none
[03/14 23:42:54   2976]   Clock tree state after Approximately balancing fragments:
[03/14 23:42:54   2976]     clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:54   2976]     skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
[03/14 23:42:54   2976]   Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
[03/14 23:42:54   2976]   Improving fragments clock skew... 
[03/14 23:42:54   2976]     Clock DAG stats after 'Improving fragments clock skew':
[03/14 23:42:54   2976]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:54   2976]       cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
[03/14 23:42:54   2976]       gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
[03/14 23:42:54   2976]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
[03/14 23:42:54   2976]       wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
[03/14 23:42:54   2976]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:54   2976]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/14 23:42:54   2976]     Clock tree state after 'Improving fragments clock skew':
[03/14 23:42:54   2976]       clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:54   2976]       skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
[03/14 23:42:55   2976]     Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
[03/14 23:42:55   2976]   Improving fragments clock skew done.
[03/14 23:42:55   2976]   Approximately balancing step... 
[03/14 23:42:55   2976]     Resolving skew group constraints... 
[03/14 23:42:55   2976]       Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
[03/14 23:42:55   2976]     Resolving skew group constraints done.
[03/14 23:42:55   2976]     Approximately balancing... 
[03/14 23:42:55   2976]       Approximately balancing, wire and cell delays, iteration 1... 
[03/14 23:42:55   2976]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/14 23:42:55   2976]           cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:55   2976]           cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
[03/14 23:42:55   2976]           gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
[03/14 23:42:55   2976]           wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
[03/14 23:42:55   2976]           wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
[03/14 23:42:55   2976]           sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:55   2976]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/14 23:42:55   2976]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/14 23:42:55   2976]     Approximately balancing done.
[03/14 23:42:55   2976]     Clock DAG stats after 'Approximately balancing step':
[03/14 23:42:55   2976]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:55   2976]       cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
[03/14 23:42:55   2976]       gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
[03/14 23:42:55   2976]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
[03/14 23:42:55   2976]       wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
[03/14 23:42:55   2976]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:55   2976]     Clock DAG net violations after 'Approximately balancing step':none
[03/14 23:42:55   2976]     Clock tree state after 'Approximately balancing step':
[03/14 23:42:55   2976]       clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:55   2976]       skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
[03/14 23:42:55   2976]     Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
[03/14 23:42:55   2976]   Approximately balancing step done.
[03/14 23:42:55   2976]   Fixing clock tree overload... 
[03/14 23:42:55   2976]     Fixing clock tree overload: 
[03/14 23:42:55   2976]     Fixing clock tree overload: .
[03/14 23:42:55   2976]     Fixing clock tree overload: ..
[03/14 23:42:55   2976]     Fixing clock tree overload: ...
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% 
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% .
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ..
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ...
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% 
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% .
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% ..
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% ...
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/14 23:42:55   2976]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/14 23:42:55   2976]     Clock DAG stats after 'Fixing clock tree overload':
[03/14 23:42:55   2976]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:55   2976]       cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
[03/14 23:42:55   2976]       gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
[03/14 23:42:55   2976]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
[03/14 23:42:55   2976]       wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
[03/14 23:42:55   2976]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:55   2976]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/14 23:42:55   2976]     Clock tree state after 'Fixing clock tree overload':
[03/14 23:42:55   2976]       clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:55   2976]       skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
[03/14 23:42:55   2976]     Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
[03/14 23:42:55   2976]   Fixing clock tree overload done.
[03/14 23:42:55   2976]   Approximately balancing paths... 
[03/14 23:42:55   2976]     Added 0 buffers.
[03/14 23:42:55   2976]     Clock DAG stats after 'Approximately balancing paths':
[03/14 23:42:55   2976]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:55   2976]       cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
[03/14 23:42:55   2976]       gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
[03/14 23:42:55   2976]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=4.397pF, total=5.196pF
[03/14 23:42:55   2976]       wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
[03/14 23:42:55   2976]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:55   2976]     Clock DAG net violations after 'Approximately balancing paths':none
[03/14 23:42:55   2976]     Clock tree state after 'Approximately balancing paths':
[03/14 23:42:55   2976]       clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:55   2976]       skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.339, 0.355}] (wid=0.051 ws=0.032) (gid=0.327 gs=0.043)
[03/14 23:42:55   2976]     Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
[03/14 23:42:55   2976]   Approximately balancing paths done.
[03/14 23:42:55   2976]   Resynthesising clock tree into netlist... 
[03/14 23:42:55   2977]   Resynthesising clock tree into netlist done.
[03/14 23:42:55   2977]   Updating congestion map to accurately time the clock tree... 
[03/14 23:42:56   2977]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148199 and nets=50709 using extraction engine 'preRoute' .
[03/14 23:42:56   2977] PreRoute RC Extraction called for design fullchip.
[03/14 23:42:56   2977] RC Extraction called in multi-corner(2) mode.
[03/14 23:42:56   2977] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:42:56   2977] RCMode: PreRoute
[03/14 23:42:56   2977]       RC Corner Indexes            0       1   
[03/14 23:42:56   2977] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:42:56   2977] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:42:56   2977] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:42:56   2977] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:42:56   2977] Shrink Factor                : 1.00000
[03/14 23:42:56   2977] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:42:56   2977] Using capacitance table file ...
[03/14 23:42:56   2977] Updating RC grid for preRoute extraction ...
[03/14 23:42:56   2977] Initializing multi-corner capacitance tables ... 
[03/14 23:42:56   2977] Initializing multi-corner resistance tables ...
[03/14 23:42:56   2978] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1582.039M)
[03/14 23:42:56   2978] 
[03/14 23:42:56   2978]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/14 23:42:56   2978]   Updating congestion map to accurately time the clock tree done.
[03/14 23:42:56   2978]   Disconnecting clock tree from netlist... 
[03/14 23:42:56   2978]   Disconnecting clock tree from netlist done.
[03/14 23:42:56   2978]   Rebuilding timing graph... 
[03/14 23:42:56   2978]   Rebuilding timing graph done.
[03/14 23:42:57   2978]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/14 23:42:57   2978]   Rebuilding timing graph   cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:57   2978]   Rebuilding timing graph   cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
[03/14 23:42:57   2978]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
[03/14 23:42:57   2978]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.397pF, total=5.197pF
[03/14 23:42:57   2978]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
[03/14 23:42:57   2978]   Rebuilding timing graph   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:57   2978]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/14 23:42:57   2978]   Clock tree state After congestion update:
[03/14 23:42:57   2978]     clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:57   2978]     skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.340, 0.355}] (wid=0.051 ws=0.033) (gid=0.327 gs=0.043)
[03/14 23:42:57   2978]   Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
[03/14 23:42:57   2978]   Improving clock skew... 
[03/14 23:42:57   2978]     Clock DAG stats after 'Improving clock skew':
[03/14 23:42:57   2978]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:57   2978]       cell areas     : b=759.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=759.600um^2
[03/14 23:42:57   2978]       gate capacitance : top=0.000pF, trunk=0.415pF, leaf=4.638pF, total=5.054pF
[03/14 23:42:57   2978]       wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.397pF, total=5.197pF
[03/14 23:42:57   2978]       wire lengths   : top=0.000um, trunk=5227.775um, leaf=23101.873um, total=28329.648um
[03/14 23:42:57   2978]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:57   2978]     Clock DAG net violations after 'Improving clock skew':none
[03/14 23:42:57   2978]     Clock tree state after 'Improving clock skew':
[03/14 23:42:57   2978]       clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:57   2978]       skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.339, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.340, 0.355}] (wid=0.051 ws=0.033) (gid=0.327 gs=0.043)
[03/14 23:42:57   2978]     Clock network insertion delays are now [0.316ns, 0.355ns] average 0.339ns std.dev 0.008ns
[03/14 23:42:57   2978]   Improving clock skew done.
[03/14 23:42:57   2978]   Reducing clock tree power 3... 
[03/14 23:42:57   2978]     Initial gate capacitance is (rise=5.054pF fall=5.037pF).
[03/14 23:42:57   2978]     Resizing gates: 
[03/14 23:42:57   2978]     Resizing gates: .
[03/14 23:42:57   2979]     Resizing gates: ..
[03/14 23:42:58   2979]     Resizing gates: ...
[03/14 23:42:58   2979]     Resizing gates: ... 20% 
[03/14 23:42:58   2979]     Resizing gates: ... 20% .
[03/14 23:42:58   2979]     Resizing gates: ... 20% ..
[03/14 23:42:58   2979]     Resizing gates: ... 20% ...
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% 
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% .
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% ..
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% ...
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% ... 60% 
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% ... 60% .
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/14 23:42:58   2979]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/14 23:42:58   2979]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/14 23:42:58   2979]     Iteration 1: gate capacitance is (rise=5.050pF fall=5.034pF).
[03/14 23:42:58   2980]     Clock DAG stats after 'Reducing clock tree power 3':
[03/14 23:42:58   2980]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:58   2980]       cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
[03/14 23:42:58   2980]       gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
[03/14 23:42:58   2980]       wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.397pF, total=5.197pF
[03/14 23:42:58   2980]       wire lengths   : top=0.000um, trunk=5230.742um, leaf=23101.653um, total=28332.395um
[03/14 23:42:58   2980]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:58   2980]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/14 23:42:58   2980]     Clock tree state after 'Reducing clock tree power 3':
[03/14 23:42:58   2980]       clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:58   2980]       skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.340, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.342, 0.355}] (wid=0.050 ws=0.032) (gid=0.327 gs=0.033)
[03/14 23:42:58   2980]     Clock network insertion delays are now [0.316ns, 0.355ns] average 0.340ns std.dev 0.008ns
[03/14 23:42:58   2980]   Reducing clock tree power 3 done.
[03/14 23:42:58   2980]   Improving insertion delay... 
[03/14 23:42:58   2980]     Clock DAG stats after improving insertion delay:
[03/14 23:42:58   2980]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:58   2980]       cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
[03/14 23:42:58   2980]       gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
[03/14 23:42:58   2980]       wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.397pF, total=5.197pF
[03/14 23:42:58   2980]       wire lengths   : top=0.000um, trunk=5230.742um, leaf=23101.653um, total=28332.395um
[03/14 23:42:58   2980]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:58   2980]     Clock DAG net violations after improving insertion delay:none
[03/14 23:42:58   2980]     Clock tree state after improving insertion delay:
[03/14 23:42:58   2980]       clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:58   2980]       skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.340, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.342, 0.355}] (wid=0.050 ws=0.032) (gid=0.327 gs=0.033)
[03/14 23:42:59   2980]     Clock network insertion delays are now [0.316ns, 0.355ns] average 0.340ns std.dev 0.008ns
[03/14 23:42:59   2980]     Clock DAG stats after 'Improving insertion delay':
[03/14 23:42:59   2980]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:42:59   2980]       cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
[03/14 23:42:59   2980]       gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
[03/14 23:42:59   2980]       wire capacitance : top=0.000pF, trunk=0.800pF, leaf=4.397pF, total=5.197pF
[03/14 23:42:59   2980]       wire lengths   : top=0.000um, trunk=5230.742um, leaf=23101.653um, total=28332.395um
[03/14 23:42:59   2980]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:42:59   2980]     Clock DAG net violations after 'Improving insertion delay':none
[03/14 23:42:59   2980]     Clock tree state after 'Improving insertion delay':
[03/14 23:42:59   2980]       clock_tree clk: worst slew is leaf(0.104),trunk(0.100),top(nil), margined worst slew is leaf(0.104),trunk(0.100),top(nil)
[03/14 23:42:59   2980]       skew_group clk/CON: insertion delay [min=0.316, max=0.355, avg=0.340, sd=0.008], skew [0.039 vs 0.057, 100% {0.316, 0.342, 0.355}] (wid=0.050 ws=0.032) (gid=0.327 gs=0.033)
[03/14 23:42:59   2980]     Clock network insertion delays are now [0.316ns, 0.355ns] average 0.340ns std.dev 0.008ns
[03/14 23:42:59   2980]   Improving insertion delay done.
[03/14 23:42:59   2980]   Total capacitance is (rise=10.247pF fall=10.231pF), of which (rise=5.197pF fall=5.197pF) is wire, and (rise=5.050pF fall=5.034pF) is gate.
[03/14 23:42:59   2980]   Legalizer releasing space for clock trees... 
[03/14 23:42:59   2980]   Legalizer releasing space for clock trees done.
[03/14 23:42:59   2980]   Updating netlist... 
[03/14 23:42:59   2980] *
[03/14 23:42:59   2980] * Starting clock placement refinement...
[03/14 23:42:59   2980] *
[03/14 23:42:59   2980] * First pass: Refine non-clock instances...
[03/14 23:42:59   2980] *
[03/14 23:42:59   2980] #spOpts: N=65 
[03/14 23:42:59   2980] *** Starting refinePlace (0:49:41 mem=1647.3M) ***
[03/14 23:42:59   2981] Total net bbox length = 1.274e+06 (5.847e+05 6.892e+05) (ext = 1.810e+05)
[03/14 23:42:59   2981] Starting refinePlace ...
[03/14 23:42:59   2981] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/14 23:42:59   2981] Type 'man IMPSP-2002' for more detail.
[03/14 23:42:59   2981] Total net bbox length = 1.274e+06 (5.847e+05 6.892e+05) (ext = 1.810e+05)
[03/14 23:42:59   2981] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1647.3MB
[03/14 23:42:59   2981] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1647.3MB) @(0:49:41 - 0:49:41).
[03/14 23:42:59   2981] *** Finished refinePlace (0:49:41 mem=1647.3M) ***
[03/14 23:42:59   2981] *
[03/14 23:42:59   2981] * Second pass: Refine clock instances...
[03/14 23:42:59   2981] *
[03/14 23:42:59   2981] #spOpts: N=65 mergeVia=F 
[03/14 23:43:00   2981] *** Starting refinePlace (0:49:41 mem=1647.3M) ***
[03/14 23:43:00   2981] Total net bbox length = 1.274e+06 (5.847e+05 6.892e+05) (ext = 1.810e+05)
[03/14 23:43:00   2981] Starting refinePlace ...
[03/14 23:43:00   2981] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/14 23:43:00   2981] Type 'man IMPSP-2002' for more detail.
[03/14 23:43:00   2981] Total net bbox length = 1.274e+06 (5.847e+05 6.892e+05) (ext = 1.810e+05)
[03/14 23:43:00   2981] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1647.3MB
[03/14 23:43:00   2981] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1647.3MB) @(0:49:41 - 0:49:42).
[03/14 23:43:00   2981] *** Finished refinePlace (0:49:42 mem=1647.3M) ***
[03/14 23:43:00   2981] *
[03/14 23:43:00   2981] * No clock instances moved during refinement.
[03/14 23:43:00   2981] *
[03/14 23:43:00   2981] * Finished with clock placement refinement.
[03/14 23:43:00   2981] *
[03/14 23:43:00   2981] #spOpts: N=65 
[03/14 23:43:00   2982] 
[03/14 23:43:00   2982]     Rebuilding timing graph... 
[03/14 23:43:00   2982]     Rebuilding timing graph done.
[03/14 23:43:02   2983]     Clock implementation routing... Net route status summary:
[03/14 23:43:02   2983]   Clock:        98 (unrouted=98, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/14 23:43:02   2983]   Non-clock: 45165 (unrouted=0, trialRouted=45165, noStatus=0, routed=0, fixed=0)
[03/14 23:43:02   2983] (Not counting 5446 nets with <2 term connections)
[03/14 23:43:02   2983] 
[03/14 23:43:02   2983]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148199 and nets=50709 using extraction engine 'preRoute' .
[03/14 23:43:02   2983] PreRoute RC Extraction called for design fullchip.
[03/14 23:43:02   2983] RC Extraction called in multi-corner(2) mode.
[03/14 23:43:02   2983] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:43:02   2983] RCMode: PreRoute
[03/14 23:43:02   2983]       RC Corner Indexes            0       1   
[03/14 23:43:02   2983] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:43:02   2983] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:43:02   2983] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:43:02   2983] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:43:02   2983] Shrink Factor                : 1.00000
[03/14 23:43:02   2983] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:43:02   2983] Using capacitance table file ...
[03/14 23:43:02   2983] Updating RC grid for preRoute extraction ...
[03/14 23:43:02   2983] Initializing multi-corner capacitance tables ... 
[03/14 23:43:02   2983] Initializing multi-corner resistance tables ...
[03/14 23:43:02   2984] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1648.812M)
[03/14 23:43:02   2984] 
[03/14 23:43:02   2984]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/14 23:43:03   2984] 
[03/14 23:43:03   2984] CCOPT: Preparing to route 98 clock nets with NanoRoute.
[03/14 23:43:03   2984]   All net are default rule.
[03/14 23:43:03   2984]   Removed pre-existing routes for 98 nets.
[03/14 23:43:03   2984]   Preferred NanoRoute mode settings: Current
[03/14 23:43:03   2984] 
[03/14 23:43:03   2984]   drouteAutoStop = "false"
[03/14 23:43:03   2984]   drouteEndIteration = "20"
[03/14 23:43:03   2984]   drouteExpDeterministicMultiThread = "true"
[03/14 23:43:03   2984]   envHonorGlobalRoute = "false"
[03/14 23:43:03   2984]   grouteExpUseNanoRoute2 = "false"
[03/14 23:43:03   2984]   routeAllowPinAsFeedthrough = "false"
[03/14 23:43:03   2984]   routeExpDeterministicMultiThread = "true"
[03/14 23:43:03   2984]   routeSelectedNetOnly = "true"
[03/14 23:43:03   2984]   routeWithEco = "true"
[03/14 23:43:03   2984]   routeWithSiDriven = "false"
[03/14 23:43:03   2984]   routeWithTimingDriven = "false"
[03/14 23:43:03   2984]       Clock detailed routing... 
[03/14 23:43:03   2984] globalDetailRoute
[03/14 23:43:03   2984] 
[03/14 23:43:03   2984] #setNanoRouteMode -drouteAutoStop false
[03/14 23:43:03   2984] #setNanoRouteMode -drouteEndIteration 20
[03/14 23:43:03   2984] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/14 23:43:03   2984] #setNanoRouteMode -routeSelectedNetOnly true
[03/14 23:43:03   2984] #setNanoRouteMode -routeWithEco true
[03/14 23:43:03   2984] #setNanoRouteMode -routeWithSiDriven false
[03/14 23:43:03   2984] #setNanoRouteMode -routeWithTimingDriven false
[03/14 23:43:03   2984] #Start globalDetailRoute on Fri Mar 14 23:43:03 2025
[03/14 23:43:03   2984] #
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/14 23:43:03   2984] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/14 23:43:03   2984] #To increase the message display limit, refer to the product command reference manual.
[03/14 23:43:04   2986] ### Net info: total nets: 50709
[03/14 23:43:04   2986] ### Net info: dirty nets: 98
[03/14 23:43:04   2986] ### Net info: marked as disconnected nets: 0
[03/14 23:43:04   2986] ### Net info: fully routed nets: 0
[03/14 23:43:04   2986] ### Net info: trivial (single pin) nets: 0
[03/14 23:43:04   2986] ### Net info: unrouted nets: 50709
[03/14 23:43:04   2986] ### Net info: re-extraction nets: 0
[03/14 23:43:04   2986] ### Net info: selected nets: 98
[03/14 23:43:04   2986] ### Net info: ignored nets: 0
[03/14 23:43:04   2986] ### Net info: skip routing nets: 0
[03/14 23:43:04   2986] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/14 23:43:04   2986] #Start routing data preparation.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/14 23:43:04   2986] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/14 23:43:04   2986] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/14 23:43:05   2986] #Minimum voltage of a net in the design = 0.000.
[03/14 23:43:05   2986] #Maximum voltage of a net in the design = 1.100.
[03/14 23:43:05   2986] #Voltage range [0.000 - 0.000] has 1 net.
[03/14 23:43:05   2986] #Voltage range [0.900 - 1.100] has 1 net.
[03/14 23:43:05   2986] #Voltage range [0.000 - 1.100] has 50707 nets.
[03/14 23:43:29   3011] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/14 23:43:29   3011] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/14 23:43:29   3011] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/14 23:43:29   3011] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/14 23:43:29   3011] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/14 23:43:29   3011] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/14 23:43:29   3011] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/14 23:43:29   3011] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1934c core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U16. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1934c core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U17. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19501 core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19505 core_instance/ofifo_inst/col_idx_2__fifo_instance/U213. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19505 core_instance/ofifo_inst/col_idx_2__fifo_instance/U190. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19505 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1950e core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1950e core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19518 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19518 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19518 core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U3. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1951b core_instance/ofifo_inst/col_idx_4__fifo_instance/U144. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1951b core_instance/ofifo_inst/col_idx_4__fifo_instance/U106. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1957f core_instance/sfp_instance/fifo_inst_int/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U6. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19584 core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U6. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19584 core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U4. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19585 core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U17. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19585 core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/U14. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19588 core_instance/ofifo_inst/col_idx_4__fifo_instance/U15. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A196ae core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/14 23:43:31   3013] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/14 23:43:31   3013] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/14 23:43:31   3013] #To increase the message display limit, refer to the product command reference manual.
[03/14 23:43:31   3013] #WARNING (NRDB-2110) Found 162 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/14 23:43:31   3013] #Regenerating Ggrids automatically.
[03/14 23:43:31   3013] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/14 23:43:31   3013] #Using automatically generated G-grids.
[03/14 23:43:31   3013] #Done routing data preparation.
[03/14 23:43:31   3013] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1347.37 (MB), peak = 1700.20 (MB)
[03/14 23:43:31   3013] #Merging special wires...
[03/14 23:43:31   3013] #reading routing guides ......
[03/14 23:43:31   3013] #Number of eco nets is 0
[03/14 23:43:31   3013] #
[03/14 23:43:31   3013] #Start data preparation...
[03/14 23:43:31   3013] #
[03/14 23:43:31   3013] #Data preparation is done on Fri Mar 14 23:43:31 2025
[03/14 23:43:31   3013] #
[03/14 23:43:31   3013] #Analyzing routing resource...
[03/14 23:43:33   3014] #Routing resource analysis is done on Fri Mar 14 23:43:33 2025
[03/14 23:43:33   3014] #
[03/14 23:43:33   3014] #  Resource Analysis:
[03/14 23:43:33   3014] #
[03/14 23:43:33   3014] #               Routing  #Avail      #Track     #Total     %Gcell
[03/14 23:43:33   3014] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/14 23:43:33   3014] #  --------------------------------------------------------------
[03/14 23:43:33   3014] #  Metal 1        H        5198         901      124949    95.94%
[03/14 23:43:33   3014] #  Metal 2        V        3894         706      124949    13.47%
[03/14 23:43:33   3014] #  Metal 3        H        5275         824      124949    13.16%
[03/14 23:43:33   3014] #  Metal 4        V        4111         489      124949    13.10%
[03/14 23:43:33   3014] #  Metal 5        H        6099           0      124949     0.01%
[03/14 23:43:33   3014] #  Metal 6        V        4600           0      124949     0.02%
[03/14 23:43:33   3014] #  Metal 7        H        1424         100      124949     2.51%
[03/14 23:43:33   3014] #  Metal 8        V        1150           0      124949     0.00%
[03/14 23:43:33   3014] #  --------------------------------------------------------------
[03/14 23:43:33   3014] #  Total                  31752       7.60%  999592    17.28%
[03/14 23:43:33   3014] #
[03/14 23:43:33   3014] #  98 nets (0.19%) with 1 preferred extra spacing.
[03/14 23:43:33   3014] #
[03/14 23:43:33   3014] #
[03/14 23:43:33   3015] #Routing guide is on.
[03/14 23:43:33   3015] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1359.28 (MB), peak = 1700.20 (MB)
[03/14 23:43:33   3015] #
[03/14 23:43:33   3015] #start global routing iteration 1...
[03/14 23:43:34   3016] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1482.25 (MB), peak = 1700.20 (MB)
[03/14 23:43:34   3016] #
[03/14 23:43:34   3016] #start global routing iteration 2...
[03/14 23:43:35   3017] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1482.52 (MB), peak = 1700.20 (MB)
[03/14 23:43:35   3017] #
[03/14 23:43:35   3017] #
[03/14 23:43:35   3017] #Total number of trivial nets (e.g. < 2 pins) = 5446 (skipped).
[03/14 23:43:35   3017] #Total number of selected nets for routing = 98.
[03/14 23:43:35   3017] #Total number of unselected nets (but routable) for routing = 45165 (skipped).
[03/14 23:43:35   3017] #Total number of nets in the design = 50709.
[03/14 23:43:35   3017] #
[03/14 23:43:35   3017] #45165 skipped nets do not have any wires.
[03/14 23:43:35   3017] #98 routable nets have only global wires.
[03/14 23:43:35   3017] #98 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 23:43:35   3017] #
[03/14 23:43:35   3017] #Routed net constraints summary:
[03/14 23:43:35   3017] #------------------------------------------------
[03/14 23:43:35   3017] #        Rules   Pref Extra Space   Unconstrained  
[03/14 23:43:35   3017] #------------------------------------------------
[03/14 23:43:35   3017] #      Default                 98               0  
[03/14 23:43:35   3017] #------------------------------------------------
[03/14 23:43:35   3017] #        Total                 98               0  
[03/14 23:43:35   3017] #------------------------------------------------
[03/14 23:43:35   3017] #
[03/14 23:43:35   3017] #Routing constraints summary of the whole design:
[03/14 23:43:35   3017] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/14 23:43:35   3017] #-------------------------------------------------------------------
[03/14 23:43:35   3017] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/14 23:43:35   3017] #-------------------------------------------------------------------
[03/14 23:43:35   3017] #      Default                 98                225           44940  
[03/14 23:43:35   3017] #-------------------------------------------------------------------
[03/14 23:43:35   3017] #        Total                 98                225           44940  
[03/14 23:43:35   3017] #-------------------------------------------------------------------
[03/14 23:43:35   3017] #
[03/14 23:43:35   3017] #
[03/14 23:43:35   3017] #  Congestion Analysis: (blocked Gcells are excluded)
[03/14 23:43:35   3017] #
[03/14 23:43:35   3017] #                 OverCon          
[03/14 23:43:35   3017] #                  #Gcell    %Gcell
[03/14 23:43:35   3017] #     Layer           (1)   OverCon
[03/14 23:43:35   3017] #  --------------------------------
[03/14 23:43:35   3017] #   Metal 1      0(0.00%)   (0.00%)
[03/14 23:43:35   3017] #   Metal 2      0(0.00%)   (0.00%)
[03/14 23:43:35   3017] #   Metal 3      0(0.00%)   (0.00%)
[03/14 23:43:35   3017] #   Metal 4      0(0.00%)   (0.00%)
[03/14 23:43:35   3017] #   Metal 5      0(0.00%)   (0.00%)
[03/14 23:43:35   3017] #   Metal 6      0(0.00%)   (0.00%)
[03/14 23:43:35   3017] #   Metal 7      0(0.00%)   (0.00%)
[03/14 23:43:35   3017] #   Metal 8      0(0.00%)   (0.00%)
[03/14 23:43:35   3017] #  --------------------------------
[03/14 23:43:35   3017] #     Total      0(0.00%)   (0.00%)
[03/14 23:43:35   3017] #
[03/14 23:43:35   3017] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/14 23:43:35   3017] #  Overflow after GR: 0.00% H + 0.00% V
[03/14 23:43:35   3017] #
[03/14 23:43:35   3017] #Complete Global Routing.
[03/14 23:43:35   3017] #Total number of nets with non-default rule or having extra spacing = 98
[03/14 23:43:35   3017] #Total wire length = 28151 um.
[03/14 23:43:35   3017] #Total half perimeter of net bounding box = 13543 um.
[03/14 23:43:35   3017] #Total wire length on LAYER M1 = 0 um.
[03/14 23:43:35   3017] #Total wire length on LAYER M2 = 6 um.
[03/14 23:43:35   3017] #Total wire length on LAYER M3 = 16735 um.
[03/14 23:43:35   3017] #Total wire length on LAYER M4 = 11410 um.
[03/14 23:43:35   3017] #Total wire length on LAYER M5 = 0 um.
[03/14 23:43:35   3017] #Total wire length on LAYER M6 = 0 um.
[03/14 23:43:35   3017] #Total wire length on LAYER M7 = 0 um.
[03/14 23:43:35   3017] #Total wire length on LAYER M8 = 0 um.
[03/14 23:43:35   3017] #Total number of vias = 13411
[03/14 23:43:35   3017] #Up-Via Summary (total 13411):
[03/14 23:43:35   3017] #           
[03/14 23:43:35   3017] #-----------------------
[03/14 23:43:35   3017] #  Metal 1         5375
[03/14 23:43:35   3017] #  Metal 2         4797
[03/14 23:43:35   3017] #  Metal 3         3239
[03/14 23:43:35   3017] #-----------------------
[03/14 23:43:35   3017] #                 13411 
[03/14 23:43:35   3017] #
[03/14 23:43:35   3017] #Total number of involved priority nets 98
[03/14 23:43:35   3017] #Maximum src to sink distance for priority net 567.0
[03/14 23:43:35   3017] #Average of max src_to_sink distance for priority net 118.5
[03/14 23:43:35   3017] #Average of ave src_to_sink distance for priority net 71.2
[03/14 23:43:35   3017] #Max overcon = 0 track.
[03/14 23:43:35   3017] #Total overcon = 0.00%.
[03/14 23:43:35   3017] #Worst layer Gcell overcon rate = 0.00%.
[03/14 23:43:35   3017] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1481.88 (MB), peak = 1700.20 (MB)
[03/14 23:43:35   3017] #
[03/14 23:43:36   3017] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.80 (MB), peak = 1700.20 (MB)
[03/14 23:43:36   3017] #Start Track Assignment.
[03/14 23:43:36   3018] #Done with 3714 horizontal wires in 4 hboxes and 2510 vertical wires in 3 hboxes.
[03/14 23:43:37   3018] #Done with 41 horizontal wires in 4 hboxes and 16 vertical wires in 3 hboxes.
[03/14 23:43:37   3018] #Complete Track Assignment.
[03/14 23:43:37   3018] #Total number of nets with non-default rule or having extra spacing = 98
[03/14 23:43:37   3018] #Total wire length = 30892 um.
[03/14 23:43:37   3018] #Total half perimeter of net bounding box = 13543 um.
[03/14 23:43:37   3018] #Total wire length on LAYER M1 = 2862 um.
[03/14 23:43:37   3018] #Total wire length on LAYER M2 = 6 um.
[03/14 23:43:37   3018] #Total wire length on LAYER M3 = 16622 um.
[03/14 23:43:37   3018] #Total wire length on LAYER M4 = 11403 um.
[03/14 23:43:37   3018] #Total wire length on LAYER M5 = 0 um.
[03/14 23:43:37   3018] #Total wire length on LAYER M6 = 0 um.
[03/14 23:43:37   3018] #Total wire length on LAYER M7 = 0 um.
[03/14 23:43:37   3018] #Total wire length on LAYER M8 = 0 um.
[03/14 23:43:37   3018] #Total number of vias = 13411
[03/14 23:43:37   3018] #Up-Via Summary (total 13411):
[03/14 23:43:37   3018] #           
[03/14 23:43:37   3018] #-----------------------
[03/14 23:43:37   3018] #  Metal 1         5375
[03/14 23:43:37   3018] #  Metal 2         4797
[03/14 23:43:37   3018] #  Metal 3         3239
[03/14 23:43:37   3018] #-----------------------
[03/14 23:43:37   3019] #                 13411 
[03/14 23:43:37   3019] #
[03/14 23:43:37   3019] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1375.59 (MB), peak = 1700.20 (MB)
[03/14 23:43:37   3019] #
[03/14 23:43:37   3019] #Cpu time = 00:00:32
[03/14 23:43:37   3019] #Elapsed time = 00:00:32
[03/14 23:43:37   3019] #Increased memory = 57.78 (MB)
[03/14 23:43:37   3019] #Total memory = 1375.63 (MB)
[03/14 23:43:37   3019] #Peak memory = 1700.20 (MB)
[03/14 23:43:38   3019] #
[03/14 23:43:38   3019] #Start Detail Routing..
[03/14 23:43:38   3019] #start initial detail routing ...
[03/14 23:43:39   3021] #    completing 10% with 0 violations
[03/14 23:43:39   3021] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1388.48 (MB), peak = 1700.20 (MB)
[03/14 23:43:39   3021] #    completing 20% with 0 violations
[03/14 23:43:39   3021] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1394.79 (MB), peak = 1700.20 (MB)
[03/14 23:43:42   3024] #    completing 30% with 0 violations
[03/14 23:43:42   3024] #    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1395.32 (MB), peak = 1700.20 (MB)
[03/14 23:43:55   3037] #    completing 40% with 0 violations
[03/14 23:43:55   3037] #    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1402.05 (MB), peak = 1700.20 (MB)
[03/14 23:44:05   3047] #    completing 50% with 0 violations
[03/14 23:44:05   3047] #    cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1391.58 (MB), peak = 1700.20 (MB)
[03/14 23:44:14   3055] #    completing 60% with 0 violations
[03/14 23:44:14   3055] #    cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1388.45 (MB), peak = 1700.20 (MB)
[03/14 23:44:19   3061] #    completing 70% with 0 violations
[03/14 23:44:19   3061] #    cpu time = 00:00:41, elapsed time = 00:00:42, memory = 1389.56 (MB), peak = 1700.20 (MB)
[03/14 23:44:21   3062] #    completing 80% with 0 violations
[03/14 23:44:21   3062] #    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1407.20 (MB), peak = 1700.20 (MB)
[03/14 23:44:21   3062] #    completing 90% with 0 violations
[03/14 23:44:21   3062] #    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1407.20 (MB), peak = 1700.20 (MB)
[03/14 23:44:21   3062] #    completing 100% with 0 violations
[03/14 23:44:21   3062] #    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1407.20 (MB), peak = 1700.20 (MB)
[03/14 23:44:21   3062] # ECO: 4.9% of the total area was rechecked for DRC, and 16.8% required routing.
[03/14 23:44:21   3062] #    number of violations = 0
[03/14 23:44:21   3062] #cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1407.20 (MB), peak = 1700.20 (MB)
[03/14 23:44:21   3062] #start 1st optimization iteration ...
[03/14 23:44:21   3062] #    number of violations = 0
[03/14 23:44:21   3062] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1369.57 (MB), peak = 1700.20 (MB)
[03/14 23:44:21   3062] #Complete Detail Routing.
[03/14 23:44:21   3062] #Total number of nets with non-default rule or having extra spacing = 98
[03/14 23:44:21   3062] #Total wire length = 29121 um.
[03/14 23:44:21   3062] #Total half perimeter of net bounding box = 13543 um.
[03/14 23:44:21   3062] #Total wire length on LAYER M1 = 9 um.
[03/14 23:44:21   3062] #Total wire length on LAYER M2 = 1302 um.
[03/14 23:44:21   3062] #Total wire length on LAYER M3 = 15231 um.
[03/14 23:44:21   3062] #Total wire length on LAYER M4 = 12579 um.
[03/14 23:44:21   3062] #Total wire length on LAYER M5 = 0 um.
[03/14 23:44:21   3062] #Total wire length on LAYER M6 = 0 um.
[03/14 23:44:21   3062] #Total wire length on LAYER M7 = 0 um.
[03/14 23:44:21   3062] #Total wire length on LAYER M8 = 0 um.
[03/14 23:44:21   3062] #Total number of vias = 15345
[03/14 23:44:21   3062] #Total number of multi-cut vias = 96 (  0.6%)
[03/14 23:44:21   3062] #Total number of single cut vias = 15249 ( 99.4%)
[03/14 23:44:21   3062] #Up-Via Summary (total 15345):
[03/14 23:44:21   3062] #                   single-cut          multi-cut      Total
[03/14 23:44:21   3062] #-----------------------------------------------------------
[03/14 23:44:21   3062] #  Metal 1        5268 ( 98.2%)        96 (  1.8%)       5364
[03/14 23:44:21   3062] #  Metal 2        5144 (100.0%)         0 (  0.0%)       5144
[03/14 23:44:21   3062] #  Metal 3        4837 (100.0%)         0 (  0.0%)       4837
[03/14 23:44:21   3062] #-----------------------------------------------------------
[03/14 23:44:21   3062] #                15249 ( 99.4%)        96 (  0.6%)      15345 
[03/14 23:44:21   3062] #
[03/14 23:44:21   3062] #Total number of DRC violations = 0
[03/14 23:44:21   3062] #Total number of overlapping instance violations = 1
[03/14 23:44:21   3062] #Cpu time = 00:00:44
[03/14 23:44:21   3062] #Elapsed time = 00:00:44
[03/14 23:44:21   3062] #Increased memory = -8.68 (MB)
[03/14 23:44:21   3062] #Total memory = 1366.95 (MB)
[03/14 23:44:21   3062] #Peak memory = 1700.20 (MB)
[03/14 23:44:21   3062] #detailRoute Statistics:
[03/14 23:44:21   3062] #Cpu time = 00:00:44
[03/14 23:44:21   3062] #Elapsed time = 00:00:44
[03/14 23:44:21   3062] #Increased memory = -8.68 (MB)
[03/14 23:44:21   3062] #Total memory = 1366.95 (MB)
[03/14 23:44:21   3062] #Peak memory = 1700.20 (MB)
[03/14 23:44:21   3063] #
[03/14 23:44:21   3063] #globalDetailRoute statistics:
[03/14 23:44:21   3063] #Cpu time = 00:01:19
[03/14 23:44:21   3063] #Elapsed time = 00:01:19
[03/14 23:44:21   3063] #Increased memory = 55.95 (MB)
[03/14 23:44:21   3063] #Total memory = 1325.39 (MB)
[03/14 23:44:21   3063] #Peak memory = 1700.20 (MB)
[03/14 23:44:21   3063] #Number of warnings = 71
[03/14 23:44:21   3063] #Total number of warnings = 71
[03/14 23:44:21   3063] #Number of fails = 0
[03/14 23:44:21   3063] #Total number of fails = 0
[03/14 23:44:21   3063] #Complete globalDetailRoute on Fri Mar 14 23:44:21 2025
[03/14 23:44:21   3063] #
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]       Clock detailed routing done.
[03/14 23:44:21   3063] Checking guided vs. routed lengths for 98 nets...
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]       
[03/14 23:44:21   3063]       Guided max path lengths
[03/14 23:44:21   3063]       =======================
[03/14 23:44:21   3063]       
[03/14 23:44:21   3063]       ---------------------------------------
[03/14 23:44:21   3063]       From (um)    To (um)    Number of paths
[03/14 23:44:21   3063]       ---------------------------------------
[03/14 23:44:21   3063]          0.000     100.000          67
[03/14 23:44:21   3063]        100.000     200.000          22
[03/14 23:44:21   3063]        200.000     300.000           4
[03/14 23:44:21   3063]        300.000     400.000           3
[03/14 23:44:21   3063]        400.000     500.000           1
[03/14 23:44:21   3063]        500.000     600.000           1
[03/14 23:44:21   3063]       ---------------------------------------
[03/14 23:44:21   3063]       
[03/14 23:44:21   3063]       Deviation of routing from guided max path lengths
[03/14 23:44:21   3063]       =================================================
[03/14 23:44:21   3063]       
[03/14 23:44:21   3063]       --------------------------------------
[03/14 23:44:21   3063]       From (%)    To (%)     Number of paths
[03/14 23:44:21   3063]       --------------------------------------
[03/14 23:44:21   3063]       below         0.000          12
[03/14 23:44:21   3063]         0.000      10.000          29
[03/14 23:44:21   3063]        10.000      20.000          17
[03/14 23:44:21   3063]        20.000      30.000          20
[03/14 23:44:21   3063]        30.000      40.000           7
[03/14 23:44:21   3063]        40.000      50.000           7
[03/14 23:44:21   3063]        50.000      60.000           0
[03/14 23:44:21   3063]        60.000      70.000           2
[03/14 23:44:21   3063]        70.000      80.000           1
[03/14 23:44:21   3063]        80.000      90.000           1
[03/14 23:44:21   3063]        90.000     100.000           2
[03/14 23:44:21   3063]       --------------------------------------
[03/14 23:44:21   3063]       
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]     Top 10 notable deviations of routed length from guided length
[03/14 23:44:21   3063]     =============================================================
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]     Net core_instance/ofifo_inst/CTS_51 (99 terminals)
[03/14 23:44:21   3063]     Guided length:  max path =    62.503um, total =   372.970um
[03/14 23:44:21   3063]     Routed length:  max path =   123.200um, total =   417.820um
[03/14 23:44:21   3063]     Deviation:      max path =    97.112%,  total =    12.025%
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]     Net core_instance/mac_array_instance/CTS_59 (99 terminals)
[03/14 23:44:21   3063]     Guided length:  max path =    82.555um, total =   373.993um
[03/14 23:44:21   3063]     Routed length:  max path =   158.200um, total =   438.260um
[03/14 23:44:21   3063]     Deviation:      max path =    91.630%,  total =    17.184%
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]     Net core_instance/CTS_102 (81 terminals)
[03/14 23:44:21   3063]     Guided length:  max path =    92.310um, total =   317.528um
[03/14 23:44:21   3063]     Routed length:  max path =   169.600um, total =   375.500um
[03/14 23:44:21   3063]     Deviation:      max path =    83.729%,  total =    18.257%
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]     Net core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_8 (61 terminals)
[03/14 23:44:21   3063]     Guided length:  max path =    58.750um, total =   236.340um
[03/14 23:44:21   3063]     Routed length:  max path =   105.000um, total =   271.360um
[03/14 23:44:21   3063]     Deviation:      max path =    78.723%,  total =    14.818%
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]     Net core_instance/mac_array_instance/CTS_58 (101 terminals)
[03/14 23:44:21   3063]     Guided length:  max path =    85.703um, total =   377.855um
[03/14 23:44:21   3063]     Routed length:  max path =   138.200um, total =   440.140um
[03/14 23:44:21   3063]     Deviation:      max path =    61.256%,  total =    16.484%
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]     Net core_instance/ofifo_inst/CTS_53 (97 terminals)
[03/14 23:44:21   3063]     Guided length:  max path =    92.062um, total =   362.848um
[03/14 23:44:21   3063]     Routed length:  max path =   148.000um, total =   437.740um
[03/14 23:44:21   3063]     Deviation:      max path =    60.760%,  total =    20.640%
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]     Net core_instance/mac_array_instance/CTS_57 (82 terminals)
[03/14 23:44:21   3063]     Guided length:  max path =    64.023um, total =   293.548um
[03/14 23:44:21   3063]     Routed length:  max path =    94.600um, total =   353.460um
[03/14 23:44:21   3063]     Deviation:      max path =    47.761%,  total =    20.410%
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]     Net core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_11 (65 terminals)
[03/14 23:44:21   3063]     Guided length:  max path =    61.017um, total =   264.625um
[03/14 23:44:21   3063]     Routed length:  max path =    89.000um, total =   293.240um
[03/14 23:44:21   3063]     Deviation:      max path =    45.860%,  total =    10.813%
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]     Net core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_8 (93 terminals)
[03/14 23:44:21   3063]     Guided length:  max path =    83.612um, total =   396.303um
[03/14 23:44:21   3063]     Routed length:  max path =   121.600um, total =   439.260um
[03/14 23:44:21   3063]     Deviation:      max path =    45.433%,  total =    10.840%
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063]     Net core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_11 (58 terminals)
[03/14 23:44:21   3063]     Guided length:  max path =    53.683um, total =   226.850um
[03/14 23:44:21   3063]     Routed length:  max path =    76.000um, total =   260.540um
[03/14 23:44:21   3063]     Deviation:      max path =    41.573%,  total =    14.851%
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063] Set FIXED routing status on 98 net(s)
[03/14 23:44:21   3063] Set FIXED placed status on 97 instance(s)
[03/14 23:44:21   3063] Net route status summary:
[03/14 23:44:21   3063]   Clock:        98 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=98)
[03/14 23:44:21   3063]   Non-clock: 45165 (unrouted=45165, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/14 23:44:21   3063] (Not counting 5446 nets with <2 term connections)
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063] CCOPT: Done with clock implementation routing.
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063] 
[03/14 23:44:21   3063] CCOPT: Starting congestion repair using flow wrapper.
[03/14 23:44:21   3063] Trial Route Overflow 0(H) 0(V)
[03/14 23:44:21   3063] Starting congestion repair ...
[03/14 23:44:21   3063] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/14 23:44:21   3063] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 23:44:21   3063] (I)       Reading DB...
[03/14 23:44:22   3063] (I)       congestionReportName   : 
[03/14 23:44:22   3063] (I)       buildTerm2TermWires    : 1
[03/14 23:44:22   3063] (I)       doTrackAssignment      : 1
[03/14 23:44:22   3063] (I)       dumpBookshelfFiles     : 0
[03/14 23:44:22   3063] (I)       numThreads             : 1
[03/14 23:44:22   3063] [NR-eagl] honorMsvRouteConstraint: false
[03/14 23:44:22   3063] (I)       honorPin               : false
[03/14 23:44:22   3063] (I)       honorPinGuide          : true
[03/14 23:44:22   3063] (I)       honorPartition         : false
[03/14 23:44:22   3063] (I)       allowPartitionCrossover: false
[03/14 23:44:22   3063] (I)       honorSingleEntry       : true
[03/14 23:44:22   3063] (I)       honorSingleEntryStrong : true
[03/14 23:44:22   3063] (I)       handleViaSpacingRule   : false
[03/14 23:44:22   3063] (I)       PDConstraint           : none
[03/14 23:44:22   3063] (I)       expBetterNDRHandling   : false
[03/14 23:44:22   3063] [NR-eagl] honorClockSpecNDR      : 0
[03/14 23:44:22   3063] (I)       routingEffortLevel     : 3
[03/14 23:44:22   3063] [NR-eagl] minRouteLayer          : 2
[03/14 23:44:22   3063] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 23:44:22   3063] (I)       numRowsPerGCell        : 1
[03/14 23:44:22   3063] (I)       speedUpLargeDesign     : 0
[03/14 23:44:22   3063] (I)       speedUpBlkViolationClean: 0
[03/14 23:44:22   3063] (I)       multiThreadingTA       : 0
[03/14 23:44:22   3063] (I)       blockedPinEscape       : 1
[03/14 23:44:22   3063] (I)       blkAwareLayerSwitching : 0
[03/14 23:44:22   3063] (I)       betterClockWireModeling: 1
[03/14 23:44:22   3063] (I)       punchThroughDistance   : 500.00
[03/14 23:44:22   3063] (I)       scenicBound            : 1.15
[03/14 23:44:22   3063] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 23:44:22   3063] (I)       source-to-sink ratio   : 0.00
[03/14 23:44:22   3063] (I)       targetCongestionRatioH : 1.00
[03/14 23:44:22   3063] (I)       targetCongestionRatioV : 1.00
[03/14 23:44:22   3063] (I)       layerCongestionRatio   : 0.70
[03/14 23:44:22   3063] (I)       m1CongestionRatio      : 0.10
[03/14 23:44:22   3063] (I)       m2m3CongestionRatio    : 0.70
[03/14 23:44:22   3063] (I)       localRouteEffort       : 1.00
[03/14 23:44:22   3063] (I)       numSitesBlockedByOneVia: 8.00
[03/14 23:44:22   3063] (I)       supplyScaleFactorH     : 1.00
[03/14 23:44:22   3063] (I)       supplyScaleFactorV     : 1.00
[03/14 23:44:22   3063] (I)       highlight3DOverflowFactor: 0.00
[03/14 23:44:22   3063] (I)       doubleCutViaModelingRatio: 0.00
[03/14 23:44:22   3063] (I)       blockTrack             : 
[03/14 23:44:22   3063] (I)       readTROption           : true
[03/14 23:44:22   3063] (I)       extraSpacingBothSide   : false
[03/14 23:44:22   3063] [NR-eagl] numTracksPerClockWire  : 0
[03/14 23:44:22   3063] (I)       routeSelectedNetsOnly  : false
[03/14 23:44:22   3063] (I)       before initializing RouteDB syMemory usage = 1709.2 MB
[03/14 23:44:22   3063] (I)       starting read tracks
[03/14 23:44:22   3063] (I)       build grid graph
[03/14 23:44:22   3063] (I)       build grid graph start
[03/14 23:44:22   3063] [NR-eagl] Layer1 has no routable track
[03/14 23:44:22   3063] [NR-eagl] Layer2 has single uniform track structure
[03/14 23:44:22   3063] [NR-eagl] Layer3 has single uniform track structure
[03/14 23:44:22   3063] [NR-eagl] Layer4 has single uniform track structure
[03/14 23:44:22   3063] [NR-eagl] Layer5 has single uniform track structure
[03/14 23:44:22   3063] [NR-eagl] Layer6 has single uniform track structure
[03/14 23:44:22   3063] [NR-eagl] Layer7 has single uniform track structure
[03/14 23:44:22   3063] [NR-eagl] Layer8 has single uniform track structure
[03/14 23:44:22   3063] (I)       build grid graph end
[03/14 23:44:22   3063] (I)       Layer1   numNetMinLayer=44940
[03/14 23:44:22   3063] (I)       Layer2   numNetMinLayer=0
[03/14 23:44:22   3063] (I)       Layer3   numNetMinLayer=98
[03/14 23:44:22   3063] (I)       Layer4   numNetMinLayer=0
[03/14 23:44:22   3063] (I)       Layer5   numNetMinLayer=0
[03/14 23:44:22   3063] (I)       Layer6   numNetMinLayer=0
[03/14 23:44:22   3063] (I)       Layer7   numNetMinLayer=225
[03/14 23:44:22   3063] (I)       Layer8   numNetMinLayer=0
[03/14 23:44:22   3063] (I)       numViaLayers=7
[03/14 23:44:22   3063] (I)       end build via table
[03/14 23:44:22   3063] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 23:44:22   3063] [NR-eagl] numPreroutedNet = 98  numPreroutedWires = 16128
[03/14 23:44:22   3063] (I)       readDataFromPlaceDB
[03/14 23:44:22   3063] (I)       Read net information..
[03/14 23:44:22   3063] [NR-eagl] Read numTotalNets=45263  numIgnoredNets=98
[03/14 23:44:22   3063] (I)       Read testcase time = 0.020 seconds
[03/14 23:44:22   3063] 
[03/14 23:44:22   3063] (I)       totalPins=152173  totalGlobalPin=149456 (98.21%)
[03/14 23:44:22   3063] (I)       Model blockage into capacity
[03/14 23:44:22   3063] (I)       Read numBlocks=4397  numPreroutedWires=16128  numCapScreens=0
[03/14 23:44:22   3064] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 23:44:22   3064] (I)       blocked area on Layer2 : 716929599200  (15.97%)
[03/14 23:44:22   3064] (I)       blocked area on Layer3 : 625440673600  (13.93%)
[03/14 23:44:22   3064] (I)       blocked area on Layer4 : 622458955200  (13.86%)
[03/14 23:44:22   3064] (I)       blocked area on Layer5 : 2418928000  (0.05%)
[03/14 23:44:22   3064] (I)       blocked area on Layer6 : 2240299200  (0.05%)
[03/14 23:44:22   3064] (I)       blocked area on Layer7 : 328186800000  (7.31%)
[03/14 23:44:22   3064] (I)       blocked area on Layer8 : 0  (0.00%)
[03/14 23:44:22   3064] (I)       Modeling time = 0.190 seconds
[03/14 23:44:22   3064] 
[03/14 23:44:22   3064] (I)       Number of ignored nets = 98
[03/14 23:44:22   3064] (I)       Number of fixed nets = 98.  Ignored: Yes
[03/14 23:44:22   3064] (I)       Number of clock nets = 98.  Ignored: No
[03/14 23:44:22   3064] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:44:22   3064] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:44:22   3064] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:44:22   3064] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:44:22   3064] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:44:22   3064] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:44:22   3064] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:44:22   3064] (I)       Before initializing earlyGlobalRoute syMemory usage = 1709.2 MB
[03/14 23:44:22   3064] (I)       Layer1  viaCost=300.00
[03/14 23:44:22   3064] (I)       Layer2  viaCost=100.00
[03/14 23:44:22   3064] (I)       Layer3  viaCost=100.00
[03/14 23:44:22   3064] (I)       Layer4  viaCost=100.00
[03/14 23:44:22   3064] (I)       Layer5  viaCost=100.00
[03/14 23:44:22   3064] (I)       Layer6  viaCost=200.00
[03/14 23:44:22   3064] (I)       Layer7  viaCost=100.00
[03/14 23:44:22   3064] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:44:22   3064] (I)       routing area        :  (0, 0) - (1840000, 2440000)
[03/14 23:44:22   3064] (I)       core area           :  (20000, 20000) - (1820000, 2420000)
[03/14 23:44:22   3064] (I)       Site Width          :   400  (dbu)
[03/14 23:44:22   3064] (I)       Row Height          :  3600  (dbu)
[03/14 23:44:22   3064] (I)       GCell Width         :  3600  (dbu)
[03/14 23:44:22   3064] (I)       GCell Height        :  3600  (dbu)
[03/14 23:44:22   3064] (I)       grid                :   511   678     8
[03/14 23:44:22   3064] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:44:22   3064] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:44:22   3064] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:44:22   3064] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:44:22   3064] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:44:22   3064] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/14 23:44:22   3064] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:44:22   3064] (I)       Total num of tracks :     0  4600  6099  4600  6099  4600  1525  1150
[03/14 23:44:22   3064] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:44:22   3064] (I)       --------------------------------------------------------
[03/14 23:44:22   3064] 
[03/14 23:44:22   3064] [NR-eagl] ============ Routing rule table ============
[03/14 23:44:22   3064] [NR-eagl] Rule id 0. Nets 0 
[03/14 23:44:22   3064] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/14 23:44:22   3064] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/14 23:44:22   3064] [NR-eagl] Rule id 1. Nets 45165 
[03/14 23:44:22   3064] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 23:44:22   3064] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:44:22   3064] [NR-eagl] ========================================
[03/14 23:44:22   3064] [NR-eagl] 
[03/14 23:44:22   3064] (I)       After initializing earlyGlobalRoute syMemory usage = 1725.7 MB
[03/14 23:44:22   3064] (I)       Loading and dumping file time : 0.83 seconds
[03/14 23:44:22   3064] (I)       free getNanoCongMap()->getMpool()
[03/14 23:44:22   3064] (I)       ============= Initialization =============
[03/14 23:44:22   3064] (I)       total 2D Cap : 1508022 = (728322 H, 779700 V)
[03/14 23:44:22   3064] [NR-eagl] Layer group 1: route 225 net(s) in layer range [7, 8]
[03/14 23:44:22   3064] (I)       ============  Phase 1a Route ============
[03/14 23:44:22   3064] (I)       Phase 1a runs 0.01 seconds
[03/14 23:44:22   3064] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=21
[03/14 23:44:22   3064] (I)       Usage: 19513 = (6076 H, 13437 V) = (0.83% H, 1.72% V) = (1.094e+04um H, 2.419e+04um V)
[03/14 23:44:22   3064] (I)       
[03/14 23:44:22   3064] (I)       ============  Phase 1b Route ============
[03/14 23:44:22   3064] (I)       Phase 1b runs 0.00 seconds
[03/14 23:44:22   3064] (I)       Usage: 19516 = (6078 H, 13438 V) = (0.83% H, 1.72% V) = (1.094e+04um H, 2.419e+04um V)
[03/14 23:44:22   3064] (I)       
[03/14 23:44:22   3064] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.512880e+04um
[03/14 23:44:22   3064] (I)       ============  Phase 1c Route ============
[03/14 23:44:22   3064] (I)       Level2 Grid: 103 x 136
[03/14 23:44:22   3064] (I)       Phase 1c runs 0.01 seconds
[03/14 23:44:22   3064] (I)       Usage: 19522 = (6084 H, 13438 V) = (0.84% H, 1.72% V) = (1.095e+04um H, 2.419e+04um V)
[03/14 23:44:22   3064] (I)       
[03/14 23:44:22   3064] (I)       ============  Phase 1d Route ============
[03/14 23:44:22   3064] (I)       Phase 1d runs 0.00 seconds
[03/14 23:44:22   3064] (I)       Usage: 19523 = (6085 H, 13438 V) = (0.84% H, 1.72% V) = (1.095e+04um H, 2.419e+04um V)
[03/14 23:44:22   3064] (I)       
[03/14 23:44:22   3064] (I)       ============  Phase 1e Route ============
[03/14 23:44:22   3064] (I)       Phase 1e runs 0.00 seconds
[03/14 23:44:22   3064] (I)       Usage: 19523 = (6085 H, 13438 V) = (0.84% H, 1.72% V) = (1.095e+04um H, 2.419e+04um V)
[03/14 23:44:22   3064] (I)       
[03/14 23:44:22   3064] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.514140e+04um
[03/14 23:44:22   3064] [NR-eagl] 
[03/14 23:44:22   3064] (I)       dpBasedLA: time=0.01  totalOF=2520  totalVia=11276  totalWL=19523  total(Via+WL)=30799 
[03/14 23:44:22   3064] (I)       total 2D Cap : 15767376 = (6532309 H, 9235067 V)
[03/14 23:44:22   3064] [NR-eagl] Layer group 2: route 44940 net(s) in layer range [2, 8]
[03/14 23:44:22   3064] (I)       ============  Phase 1a Route ============
[03/14 23:44:23   3064] (I)       Phase 1a runs 0.16 seconds
[03/14 23:44:23   3064] (I)       blkAvoiding Routing :  time=0.05  numBlkSegs=0
[03/14 23:44:23   3064] (I)       Usage: 741063 = (338903 H, 402160 V) = (5.19% H, 4.35% V) = (6.100e+05um H, 7.239e+05um V)
[03/14 23:44:23   3064] (I)       
[03/14 23:44:23   3064] (I)       ============  Phase 1b Route ============
[03/14 23:44:23   3064] (I)       Phase 1b runs 0.03 seconds
[03/14 23:44:23   3064] (I)       Usage: 741067 = (338903 H, 402164 V) = (5.19% H, 4.35% V) = (6.100e+05um H, 7.239e+05um V)
[03/14 23:44:23   3064] (I)       
[03/14 23:44:23   3064] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 1.298779e+06um
[03/14 23:44:23   3064] (I)       ============  Phase 1c Route ============
[03/14 23:44:23   3064] (I)       Level2 Grid: 103 x 136
[03/14 23:44:23   3064] (I)       Phase 1c runs 0.04 seconds
[03/14 23:44:23   3064] (I)       Usage: 741071 = (338903 H, 402168 V) = (5.19% H, 4.35% V) = (6.100e+05um H, 7.239e+05um V)
[03/14 23:44:23   3064] (I)       
[03/14 23:44:23   3064] (I)       ============  Phase 1d Route ============
[03/14 23:44:23   3064] (I)       Phase 1d runs 0.05 seconds
[03/14 23:44:23   3064] (I)       Usage: 741071 = (338903 H, 402168 V) = (5.19% H, 4.35% V) = (6.100e+05um H, 7.239e+05um V)
[03/14 23:44:23   3064] (I)       
[03/14 23:44:23   3064] (I)       ============  Phase 1e Route ============
[03/14 23:44:23   3064] (I)       Phase 1e runs 0.02 seconds
[03/14 23:44:23   3064] (I)       Usage: 741071 = (338903 H, 402168 V) = (5.19% H, 4.35% V) = (6.100e+05um H, 7.239e+05um V)
[03/14 23:44:23   3064] (I)       
[03/14 23:44:23   3064] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.298786e+06um
[03/14 23:44:23   3064] [NR-eagl] 
[03/14 23:44:23   3065] (I)       dpBasedLA: time=0.25  totalOF=5325  totalVia=297931  totalWL=721540  total(Via+WL)=1019471 
[03/14 23:44:23   3065] (I)       ============  Phase 1l Route ============
[03/14 23:44:23   3065] (I)       Total Global Routing Runtime: 1.04 seconds
[03/14 23:44:23   3065] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:44:23   3065] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/14 23:44:23   3065] (I)       
[03/14 23:44:23   3065] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 23:44:23   3065] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/14 23:44:23   3065] 
[03/14 23:44:23   3065] ** np local hotspot detection info verbose **
[03/14 23:44:23   3065] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/14 23:44:23   3065] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/14 23:44:23   3065] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/14 23:44:23   3065] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/14 23:44:23   3065] 
[03/14 23:44:23   3065] describeCongestion: hCong = 0.00 vCong = 0.00
[03/14 23:44:23   3065] Skipped repairing congestion.
[03/14 23:44:23   3065] (I)       ============= track Assignment ============
[03/14 23:44:23   3065] (I)       extract Global 3D Wires
[03/14 23:44:23   3065] (I)       Extract Global WL : time=0.03
[03/14 23:44:24   3065] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 23:44:24   3065] (I)       Initialization real time=0.05 seconds
[03/14 23:44:24   3065] (I)       Kernel real time=0.49 seconds
[03/14 23:44:24   3065] (I)       End Greedy Track Assignment
[03/14 23:44:24   3066] [NR-eagl] Layer1(M1)(F) length: 8.600000e+00um, number of vias: 156475
[03/14 23:44:24   3066] [NR-eagl] Layer2(M2)(V) length: 3.289291e+05um, number of vias: 216458
[03/14 23:44:24   3066] [NR-eagl] Layer3(M3)(H) length: 3.911046e+05um, number of vias: 22031
[03/14 23:44:24   3066] [NR-eagl] Layer4(M4)(V) length: 2.137655e+05um, number of vias: 8295
[03/14 23:44:24   3066] [NR-eagl] Layer5(M5)(H) length: 2.232326e+05um, number of vias: 3807
[03/14 23:44:24   3066] [NR-eagl] Layer6(M6)(V) length: 1.791156e+05um, number of vias: 1629
[03/14 23:44:24   3066] [NR-eagl] Layer7(M7)(H) length: 1.845030e+04um, number of vias: 2024
[03/14 23:44:24   3066] [NR-eagl] Layer8(M8)(V) length: 3.072657e+04um, number of vias: 0
[03/14 23:44:24   3066] [NR-eagl] Total length: 1.385333e+06um, number of vias: 410719
[03/14 23:44:24   3066] End of congRepair (cpu=0:00:02.9, real=0:00:03.0)
[03/14 23:44:24   3066] 
[03/14 23:44:24   3066] CCOPT: Done with congestion repair using flow wrapper.
[03/14 23:44:24   3066] 
[03/14 23:44:24   3066] #spOpts: N=65 
[03/14 23:44:24   3066] Core basic site is core
[03/14 23:44:25   3066] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:44:25   3066]     Clock implementation routing done.
[03/14 23:44:25   3066]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148199 and nets=50709 using extraction engine 'preRoute' .
[03/14 23:44:25   3066] PreRoute RC Extraction called for design fullchip.
[03/14 23:44:25   3066] RC Extraction called in multi-corner(2) mode.
[03/14 23:44:25   3066] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:44:25   3066] RCMode: PreRoute
[03/14 23:44:25   3066]       RC Corner Indexes            0       1   
[03/14 23:44:25   3066] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:44:25   3066] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:44:25   3066] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:44:25   3066] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:44:25   3066] Shrink Factor                : 1.00000
[03/14 23:44:25   3066] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:44:25   3066] Using capacitance table file ...
[03/14 23:44:25   3066] Updating RC grid for preRoute extraction ...
[03/14 23:44:25   3066] Initializing multi-corner capacitance tables ... 
[03/14 23:44:25   3066] Initializing multi-corner resistance tables ...
[03/14 23:44:25   3067] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1648.832M)
[03/14 23:44:25   3067] 
[03/14 23:44:25   3067]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/14 23:44:25   3067]     Rebuilding timing graph... 
[03/14 23:44:26   3067]     Rebuilding timing graph done.
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Routing Correlation Report
[03/14 23:44:27   3069]     ==========================
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Top/Trunk Low-Fanout (<=5) Routes:
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/14 23:44:27   3069]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Gate Delay           ns          0.075        0.075      1.002       0.013        0.013      1.000      1.016         0.984
[03/14 23:44:27   3069]     S->S Wire Len.       um        181.671      183.100      1.008     157.898      159.706      1.000      1.011         0.989
[03/14 23:44:27   3069]     S->S Wire Res.       Ohm       207.063      208.153      1.005     172.846      174.979      1.000      1.012         0.988
[03/14 23:44:27   3069]     S->S Wire Res./um    Ohm         1.187        1.178      0.992       0.358        0.357      0.991      0.989         0.993
[03/14 23:44:27   3069]     Total Wire Len.      um        392.903      395.600      1.007     248.409      250.176      1.000      1.007         0.993
[03/14 23:44:27   3069]     Trans. Time          ns          0.060        0.061      1.006       0.026        0.027      1.000      1.016         0.984
[03/14 23:44:27   3069]     Wire Cap.            fF         57.292       57.677      1.007      36.534       36.735      1.000      1.005         0.994
[03/14 23:44:27   3069]     Wire Cap./um         fF          0.128        0.128      0.998       0.059        0.059      1.000      0.993         1.007
[03/14 23:44:27   3069]     Wire Delay           ns          0.007        0.007      1.025       0.007        0.008      0.999      1.029         0.970
[03/14 23:44:27   3069]     Wire Skew            ns          0.005        0.005      1.017       0.007        0.007      1.000      1.012         0.988
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Top/Trunk High-Fanout (>5) Routes:
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/14 23:44:27   3069]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Gate Delay           ns          0.086        0.086      1.003       0.005        0.005      0.998      1.001         0.995
[03/14 23:44:27   3069]     S->S Wire Len.       um         73.171       75.294      1.029      63.890       64.841      0.999      1.014         0.984
[03/14 23:44:27   3069]     S->S Wire Res.       Ohm        91.068       92.863      1.020      70.898       72.484      0.998      1.020         0.976
[03/14 23:44:27   3069]     S->S Wire Res./um    Ohm         1.536        1.488      0.968       0.554        0.503      0.980      0.889         1.080
[03/14 23:44:27   3069]     Total Wire Len.      um        310.053      316.100      1.020     109.235      108.593      0.999      0.993         1.005
[03/14 23:44:27   3069]     Trans. Time          ns          0.078        0.079      1.006       0.010        0.011      0.999      1.010         0.989
[03/14 23:44:27   3069]     Wire Cap.            fF         49.913       50.501      1.012      15.355       15.348      0.999      0.999         1.000
[03/14 23:44:27   3069]     Wire Cap./um         fF          0.163        0.161      0.991       0.006        0.005      0.995      0.882         1.122
[03/14 23:44:27   3069]     Wire Delay           ns          0.003        0.003      1.037       0.003        0.003      0.993      1.035         0.954
[03/14 23:44:27   3069]     Wire Skew            ns          0.006        0.006      1.036       0.003        0.003      0.997      1.013         0.981
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Leaf Routes:
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/14 23:44:27   3069]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Gate Delay           ns          0.093        0.092      0.986      0.006         0.006      0.978      0.968         0.989
[03/14 23:44:27   3069]     S->S Wire Len.       um         48.503       59.921      1.235     24.889        31.762      0.880      1.123         0.690
[03/14 23:44:27   3069]     S->S Wire Res.       Ohm        76.421       85.379      1.117     34.570        41.921      0.866      1.051         0.714
[03/14 23:44:27   3069]     S->S Wire Res./um    Ohm         1.658        1.484      0.895      0.301         0.213      0.830      0.588         1.172
[03/14 23:44:27   3069]     Total Wire Len.      um        275.020      283.602      1.031     75.296        78.258      0.993      1.032         0.956
[03/14 23:44:27   3069]     Trans. Time          ns          0.091        0.091      0.998      0.009         0.009      0.982      1.019         0.947
[03/14 23:44:27   3069]     Wire Cap.            fF         52.345       50.611      0.967     15.048        14.513      0.995      0.960         1.032
[03/14 23:44:27   3069]     Wire Cap./um         fF          0.190        0.178      0.938      0.014         0.011      0.987      0.783         1.244
[03/14 23:44:27   3069]     Wire Delay           ns          0.004        0.006      1.341      0.002         0.004      0.834      1.280         0.544
[03/14 23:44:27   3069]     Wire Skew            ns          0.000        0.000      2.000      0.000         0.000      1.000      2.000         0.500
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     --------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Route Sink Pin                                                                                  Difference (%)
[03/14 23:44:27   3069]     --------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1951d/I        16.667
[03/14 23:44:27   3069]     core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1973e/I                               -15.789
[03/14 23:44:27   3069]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1973a/I                                                  -12.500
[03/14 23:44:27   3069]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19739/I                                                  -11.538
[03/14 23:44:27   3069]     core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19755/I                                      -7.692
[03/14 23:44:27   3069]     --------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/14 23:44:27   3069]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     M1                              0.000um       2.600um       1.787         0.272         0.487
[03/14 23:44:27   3069]     M2                              0.000um       3.600um       1.599         0.282         0.451
[03/14 23:44:27   3069]     M3                           1071.690um    1085.000um       1.599         0.282         0.451
[03/14 23:44:27   3069]     M4                           1678.630um    1678.000um       1.599         0.282         0.451
[03/14 23:44:27   3069]     Preferred Layer Adherence     100.000%       99.776%          -             -             -
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     No transition time violation increases to report
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     -------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Route Sink Pin                                                                           Difference (%)
[03/14 23:44:27   3069]     -------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1957e/I       -100.000
[03/14 23:44:27   3069]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19501/I                                            -66.667
[03/14 23:44:27   3069]     core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A19353/I        -57.143
[03/14 23:44:27   3069]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1951b/I                                            -55.556
[03/14 23:44:27   3069]     core_instance/sfp_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1934e/I                               -40.000
[03/14 23:44:27   3069]     -------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/14 23:44:27   3069]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     M1                              0.000um       0.200um       1.787         0.272         0.487
[03/14 23:44:27   3069]     M2                              0.000um      19.600um       1.599         0.282         0.451
[03/14 23:44:27   3069]     M3                           1339.955um    1366.400um       1.599         0.282         0.451
[03/14 23:44:27   3069]     M4                           1140.467um    1142.600um       1.599         0.282         0.451
[03/14 23:44:27   3069]     Preferred Layer Adherence     100.000%       99.217%          -             -             -
[03/14 23:44:27   3069]     ------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     No transition time violation increases to report
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Top Wire Delay Differences (Leaf routes):
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     ---------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Route Sink Pin                                                                 Difference (%)
[03/14 23:44:27   3069]     ---------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     core_instance/ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_/CP                    -535.000
[03/14 23:44:27   3069]     core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_79_/CP       -500.000
[03/14 23:44:27   3069]     core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_3_/CP                    -477.273
[03/14 23:44:27   3069]     core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_12_/CP                  -472.727
[03/14 23:44:27   3069]     core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/CP                   -456.522
[03/14 23:44:27   3069]     ---------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Clock Tree Layer Assignment (Leaf Routes):
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     --------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/14 23:44:27   3069]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/14 23:44:27   3069]     --------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     M1                               0.000um        5.800um       1.787         0.272         0.487
[03/14 23:44:27   3069]     M2                               0.000um     1278.400um       1.599         0.282         0.451
[03/14 23:44:27   3069]     M3                           11148.733um    12780.000um       1.599         0.282         0.451
[03/14 23:44:27   3069]     M4                           11952.920um     9758.395um       1.599         0.282         0.451
[03/14 23:44:27   3069]     Preferred Layer Adherence      100.000%        94.609%          -             -             -
[03/14 23:44:27   3069]     --------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     No transition time violation increases to report
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Via Selection for Estimated Routes (rule default):
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     ----------------------------------------------------------------
[03/14 23:44:27   3069]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/14 23:44:27   3069]     Range                    (Ohm)    (fF)     (fs)     Only
[03/14 23:44:27   3069]     ----------------------------------------------------------------
[03/14 23:44:27   3069]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/14 23:44:27   3069]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/14 23:44:27   3069]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/14 23:44:27   3069]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/14 23:44:27   3069]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/14 23:44:27   3069]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/14 23:44:27   3069]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/14 23:44:27   3069]     ----------------------------------------------------------------
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Post-Route Via Usage Statistics:
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/14 23:44:27   3069]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/14 23:44:27   3069]                                                             Count                          Count                            Count                 
[03/14 23:44:27   3069]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -         1          1%          -        -          -         -
[03/14 23:44:27   3069]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       4          0%        -        -           -           -        -          -         -
[03/14 23:44:27   3069]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    5167         98%       ER        95         87%        ER         -          -         -
[03/14 23:44:27   3069]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      42          1%        -         7          6%          -        -          -         -
[03/14 23:44:27   3069]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      41          1%        -         6          6%          -        -          -         -
[03/14 23:44:27   3069]     M2-M3    VIA23_1cut          1.500    0.030    0.046    5033        100%       ER       109        100%        ER         -          -         -
[03/14 23:44:27   3069]     M2-M3    VIA23_1cut_V        1.500    0.030    0.046       2          0%        -        -           -           -        -          -         -
[03/14 23:44:27   3069]     M3-M4    VIA34_1cut          1.500    0.030    0.046    4690        100%       ER       146        100%        ER         -          -         -
[03/14 23:44:27   3069]     M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
[03/14 23:44:27   3069]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Tag Key:
[03/14 23:44:27   3069]     	E=Used for route estimates;
[03/14 23:44:27   3069]     	R=Most frequently used by router for this net type and layer transition.
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     
[03/14 23:44:27   3069]     Clock DAG stats after routing clock trees:
[03/14 23:44:27   3069]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:44:27   3069]       cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
[03/14 23:44:27   3069]       gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
[03/14 23:44:27   3069]       wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
[03/14 23:44:27   3069]       wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
[03/14 23:44:27   3069]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:44:27   3069]     Clock DAG net violations after routing clock trees:none
[03/14 23:44:27   3069]     Clock tree state after routing clock trees:
[03/14 23:44:27   3069]       clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/14 23:44:28   3069]       skew_group clk/CON: insertion delay [min=0.315, max=0.357, avg=0.341, sd=0.008], skew [0.042 vs 0.057, 100% {0.315, 0.341, 0.357}] (wid=0.059 ws=0.041) (gid=0.326 gs=0.034)
[03/14 23:44:28   3069]     Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
[03/14 23:44:28   3069]     Legalizer reserving space for clock trees... 
[03/14 23:44:28   3069]     Legalizer reserving space for clock trees done.
[03/14 23:44:28   3069]     PostConditioning... 
[03/14 23:44:28   3069]       Update timing... 
[03/14 23:44:28   3069]         Updating timing graph... 
[03/14 23:44:28   3069]           
[03/14 23:44:28   3070] #################################################################################
[03/14 23:44:28   3070] # Design Stage: PreRoute
[03/14 23:44:28   3070] # Design Name: fullchip
[03/14 23:44:28   3070] # Design Mode: 65nm
[03/14 23:44:28   3070] # Analysis Mode: MMMC Non-OCV 
[03/14 23:44:28   3070] # Parasitics Mode: No SPEF/RCDB
[03/14 23:44:28   3070] # Signoff Settings: SI Off 
[03/14 23:44:28   3070] #################################################################################
[03/14 23:44:30   3071] AAE_INFO: 1 threads acquired from CTE.
[03/14 23:44:30   3071] Calculate delays in BcWc mode...
[03/14 23:44:30   3071] Topological Sorting (CPU = 0:00:00.1, MEM = 1713.6M, InitMEM = 1713.6M)
[03/14 23:44:38   3079] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:44:38   3079] End delay calculation. (MEM=1787.62 CPU=0:00:07.7 REAL=0:00:08.0)
[03/14 23:44:38   3079] *** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1787.6M) ***
[03/14 23:44:38   3079]         Updating timing graph done.
[03/14 23:44:38   3079]         Updating latch analysis... 
[03/14 23:44:39   3080]         Updating latch analysis done.
[03/14 23:44:39   3080]       Update timing done.
[03/14 23:44:39   3080]       Invalidating timing
[03/14 23:44:39   3080]       PostConditioning active optimizations:
[03/14 23:44:39   3080]        - DRV fixing with cell sizing
[03/14 23:44:39   3080]       
[03/14 23:44:39   3080]       Currently running CTS, using active skew data
[03/14 23:44:39   3080]       Rebuilding timing graph... 
[03/14 23:44:39   3080]       Rebuilding timing graph done.
[03/14 23:44:39   3081]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/14 23:44:39   3081]       Rebuilding timing graph   cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:44:39   3081]       Rebuilding timing graph   cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
[03/14 23:44:39   3081]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
[03/14 23:44:39   3081]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
[03/14 23:44:39   3081]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
[03/14 23:44:39   3081]       Rebuilding timing graph   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:44:39   3081]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
[03/14 23:44:39   3081]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/14 23:44:39   3081]       Clock DAG stats PostConditioning initial state:
[03/14 23:44:39   3081]         cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:44:39   3081]         cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
[03/14 23:44:39   3081]         gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
[03/14 23:44:39   3081]         wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
[03/14 23:44:39   3081]         wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
[03/14 23:44:39   3081]         sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:44:39   3081]       Clock DAG net violations PostConditioning initial state:none
[03/14 23:44:39   3081]       Recomputing CTS skew targets... 
[03/14 23:44:39   3081]         Resolving skew group constraints... 
[03/14 23:44:40   3081]           Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
[03/14 23:44:40   3081]         Resolving skew group constraints done.
[03/14 23:44:40   3081]       Recomputing CTS skew targets done.
[03/14 23:44:40   3081]       Fixing DRVs... 
[03/14 23:44:40   3081]         Fixing clock tree DRVs: 
[03/14 23:44:40   3081]         Fixing clock tree DRVs: .
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ..
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ...
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% 
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% .
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ..
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ...
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/14 23:44:40   3081]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/14 23:44:40   3081]         CCOpt-PostConditioning: considered: 98, tested: 98, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
[03/14 23:44:40   3081]         
[03/14 23:44:40   3081]         PRO Statistics: Fix DRVs (cell sizing):
[03/14 23:44:40   3081]         =======================================
[03/14 23:44:40   3081]         
[03/14 23:44:40   3081]         Cell changes by Net Type:
[03/14 23:44:40   3081]         
[03/14 23:44:40   3081]         ------------------------------
[03/14 23:44:40   3081]         Net Type    Attempted    Sized
[03/14 23:44:40   3081]         ------------------------------
[03/14 23:44:40   3081]         top             0          0
[03/14 23:44:40   3081]         trunk           0          0
[03/14 23:44:40   3081]         leaf            0          0
[03/14 23:44:40   3081]         ------------------------------
[03/14 23:44:40   3081]         Total       -              0
[03/14 23:44:40   3081]         ------------------------------
[03/14 23:44:40   3081]         
[03/14 23:44:40   3081]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[03/14 23:44:40   3081]         Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
[03/14 23:44:40   3081]         
[03/14 23:44:40   3081]         Clock DAG stats PostConditioning after DRV fixing:
[03/14 23:44:40   3081]           cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:44:40   3081]           cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
[03/14 23:44:40   3081]           gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
[03/14 23:44:40   3081]           wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
[03/14 23:44:40   3081]           wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
[03/14 23:44:40   3081]           sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:44:40   3081]         Clock DAG net violations PostConditioning after DRV fixing:none
[03/14 23:44:40   3081]         Clock tree state PostConditioning after DRV fixing:
[03/14 23:44:40   3081]           clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/14 23:44:40   3081]           skew_group clk/CON: insertion delay [min=0.315, max=0.357, avg=0.341, sd=0.008], skew [0.042 vs 0.057, 100% {0.315, 0.341, 0.357}] (wid=0.059 ws=0.041) (gid=0.326 gs=0.034)
[03/14 23:44:40   3081]         Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
[03/14 23:44:40   3081]       Fixing DRVs done.
[03/14 23:44:40   3081]       
[03/14 23:44:40   3081]       Slew Diagnostics: After DRV fixing
[03/14 23:44:40   3081]       ==================================
[03/14 23:44:40   3081]       
[03/14 23:44:40   3081]       Global Causes:
[03/14 23:44:40   3081]       
[03/14 23:44:40   3081]       -------------------------------------
[03/14 23:44:40   3081]       Cause
[03/14 23:44:40   3081]       -------------------------------------
[03/14 23:44:40   3081]       DRV fixing with buffering is disabled
[03/14 23:44:40   3081]       -------------------------------------
[03/14 23:44:40   3081]       
[03/14 23:44:40   3081]       Top 5 overslews:
[03/14 23:44:40   3081]       
[03/14 23:44:40   3081]       ---------------------------------
[03/14 23:44:40   3081]       Overslew    Causes    Driving Pin
[03/14 23:44:40   3081]       ---------------------------------
[03/14 23:44:40   3081]         (empty table)
[03/14 23:44:40   3081]       ---------------------------------
[03/14 23:44:40   3081]       
[03/14 23:44:40   3081]       Slew Diagnostics Counts:
[03/14 23:44:40   3081]       
[03/14 23:44:40   3081]       -------------------
[03/14 23:44:40   3081]       Cause    Occurences
[03/14 23:44:40   3081]       -------------------
[03/14 23:44:40   3081]         (empty table)
[03/14 23:44:40   3081]       -------------------
[03/14 23:44:40   3081]       
[03/14 23:44:40   3081]       Reconnecting optimized routes... 
[03/14 23:44:40   3081]       Reconnecting optimized routes done.
[03/14 23:44:40   3081] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[03/14 23:44:40   3081]       Set dirty flag on 0 insts, 0 nets
[03/14 23:44:40   3081]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=148199 and nets=50709 using extraction engine 'preRoute' .
[03/14 23:44:40   3081] PreRoute RC Extraction called for design fullchip.
[03/14 23:44:40   3081] RC Extraction called in multi-corner(2) mode.
[03/14 23:44:40   3081] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:44:40   3081] RCMode: PreRoute
[03/14 23:44:40   3081]       RC Corner Indexes            0       1   
[03/14 23:44:40   3081] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:44:40   3081] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:44:40   3081] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:44:40   3081] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:44:40   3081] Shrink Factor                : 1.00000
[03/14 23:44:40   3081] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:44:40   3081] Using capacitance table file ...
[03/14 23:44:40   3081] Updating RC grid for preRoute extraction ...
[03/14 23:44:40   3081] Initializing multi-corner capacitance tables ... 
[03/14 23:44:40   3082] Initializing multi-corner resistance tables ...
[03/14 23:44:41   3082] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1656.375M)
[03/14 23:44:41   3082] 
[03/14 23:44:41   3082]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/14 23:44:41   3082]       Rebuilding timing graph... 
[03/14 23:44:42   3084]       Rebuilding timing graph done.
[03/14 23:44:43   3084]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/14 23:44:43   3084]       Rebuilding timing graph   cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:44:43   3084]       Rebuilding timing graph   cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
[03/14 23:44:43   3084]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
[03/14 23:44:43   3084]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
[03/14 23:44:43   3084]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
[03/14 23:44:43   3084]       Rebuilding timing graph   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:44:43   3084]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[03/14 23:44:43   3084]     PostConditioning done.
[03/14 23:44:43   3084] Net route status summary:
[03/14 23:44:43   3084]   Clock:        98 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=98)
[03/14 23:44:43   3084]   Non-clock: 45165 (unrouted=0, trialRouted=45165, noStatus=0, routed=0, fixed=0)
[03/14 23:44:43   3084] (Not counting 5446 nets with <2 term connections)
[03/14 23:44:43   3084]     Clock DAG stats after post-conditioning:
[03/14 23:44:43   3084]       cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:44:43   3084]       cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
[03/14 23:44:43   3084]       gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
[03/14 23:44:43   3084]       wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
[03/14 23:44:43   3084]       wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
[03/14 23:44:43   3084]       sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:44:43   3084]     Clock DAG net violations after post-conditioning:none
[03/14 23:44:43   3084]     Clock tree state after post-conditioning:
[03/14 23:44:43   3084]       clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/14 23:44:43   3084]       skew_group clk/CON: insertion delay [min=0.315, max=0.357, avg=0.341, sd=0.008], skew [0.042 vs 0.057, 100% {0.315, 0.341, 0.357}] (wid=0.059 ws=0.041) (gid=0.326 gs=0.034)
[03/14 23:44:43   3085]     Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
[03/14 23:44:43   3085]   Updating netlist done.
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   Clock DAG stats at end of CTS:
[03/14 23:44:43   3085]   ==============================
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   -------------------------------
[03/14 23:44:43   3085]   Cell type      Count    Area
[03/14 23:44:43   3085]   -------------------------------
[03/14 23:44:43   3085]   Buffers         97      752.400
[03/14 23:44:43   3085]   Inverters        0        0.000
[03/14 23:44:43   3085]   Clock Gates      0        0.000
[03/14 23:44:43   3085]   Clock Logic      0        0.000
[03/14 23:44:43   3085]   All             97      752.400
[03/14 23:44:43   3085]   -------------------------------
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   Clock DAG wire lengths at end of CTS:
[03/14 23:44:43   3085]   =====================================
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   --------------------
[03/14 23:44:43   3085]   Type     Wire Length
[03/14 23:44:43   3085]   --------------------
[03/14 23:44:43   3085]   Top           0.000
[03/14 23:44:43   3085]   Trunk      5298.000
[03/14 23:44:43   3085]   Leaf      23822.595
[03/14 23:44:43   3085]   Total     29120.595
[03/14 23:44:43   3085]   --------------------
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   Clock DAG capacitances at end of CTS:
[03/14 23:44:43   3085]   =====================================
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   ---------------------------------
[03/14 23:44:43   3085]   Type     Gate     Wire     Total
[03/14 23:44:43   3085]   ---------------------------------
[03/14 23:44:43   3085]   Top      0.000    0.000     0.000
[03/14 23:44:43   3085]   Trunk    0.411    0.808     1.219
[03/14 23:44:43   3085]   Leaf     4.638    4.251     8.889
[03/14 23:44:43   3085]   Total    5.050    5.059    10.109
[03/14 23:44:43   3085]   ---------------------------------
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   Clock DAG sink capacitances at end of CTS:
[03/14 23:44:43   3085]   ==========================================
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   --------------------------------------------------------
[03/14 23:44:43   3085]   Count    Total    Average    Std. Dev.    Min      Max
[03/14 23:44:43   3085]   --------------------------------------------------------
[03/14 23:44:43   3085]   5184     4.635     0.001       0.001      0.001    0.039
[03/14 23:44:43   3085]   --------------------------------------------------------
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   Clock DAG net violations at end of CTS:
[03/14 23:44:43   3085]   =======================================
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   None
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   Clock tree summary at end of CTS:
[03/14 23:44:43   3085]   =================================
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   -----------------------------------------------------
[03/14 23:44:43   3085]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/14 23:44:43   3085]   -----------------------------------------------------
[03/14 23:44:43   3085]   clock_tree clk         0.104               0.105
[03/14 23:44:43   3085]   -----------------------------------------------------
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   Skew group summary at end of CTS:
[03/14 23:44:43   3085]   =================================
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:43   3085]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/14 23:44:43   3085]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:43   3085]   WC:setup.late    clk/CON       0.315     0.357     0.042       0.057         0.041           0.017           0.341        0.008     100% {0.315, 0.341, 0.357}
[03/14 23:44:43   3085]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085]   Found a total of 0 clock tree pins with a slew violation.
[03/14 23:44:43   3085]   
[03/14 23:44:43   3085] Synthesizing clock trees done.
[03/14 23:44:43   3085] Connecting clock gate test enables... 
[03/14 23:44:43   3085] Connecting clock gate test enables done.
[03/14 23:44:43   3085] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/14 23:44:43   3085]  * CCOpt property update_io_latency is false
[03/14 23:44:43   3085] 
[03/14 23:44:43   3085] Setting all clocks to propagated mode.
[03/14 23:44:43   3085] Resetting all latency settings from fanout cone of clock 'clk'
[03/14 23:44:43   3085] Resetting all latency settings from fanout cone of clock 'clk'
[03/14 23:44:45   3086] Clock DAG stats after update timingGraph:
[03/14 23:44:45   3086]   cell counts    : b=97, i=0, cg=0, l=0, total=97
[03/14 23:44:45   3086]   cell areas     : b=752.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=752.400um^2
[03/14 23:44:45   3086]   gate capacitance : top=0.000pF, trunk=0.411pF, leaf=4.638pF, total=5.050pF
[03/14 23:44:45   3086]   wire capacitance : top=0.000pF, trunk=0.808pF, leaf=4.251pF, total=5.059pF
[03/14 23:44:45   3086]   wire lengths   : top=0.000um, trunk=5298.000um, leaf=23822.595um, total=29120.595um
[03/14 23:44:45   3086]   sink capacitance : count=5184, total=4.635pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
[03/14 23:44:45   3086] Clock DAG net violations after update timingGraph:none
[03/14 23:44:45   3086] Clock tree state after update timingGraph:
[03/14 23:44:45   3086]   clock_tree clk: worst slew is leaf(0.105),trunk(0.104),top(nil), margined worst slew is leaf(0.105),trunk(0.104),top(nil)
[03/14 23:44:45   3087]   skew_group clk/CON: insertion delay [min=0.315, max=0.357, avg=0.341, sd=0.008], skew [0.042 vs 0.057, 100% {0.315, 0.341, 0.357}] (wid=0.059 ws=0.041) (gid=0.326 gs=0.034)
[03/14 23:44:45   3087] Clock network insertion delays are now [0.315ns, 0.357ns] average 0.341ns std.dev 0.008ns
[03/14 23:44:45   3087] Logging CTS constraint violations... 
[03/14 23:44:45   3087]   No violations found.
[03/14 23:44:45   3087] Logging CTS constraint violations done.
[03/14 23:44:45   3087] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/14 23:44:45   3087] Synthesizing clock trees with CCOpt done.
[03/14 23:44:45   3087] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/14 23:44:45   3087] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/14 23:44:45   3087] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/14 23:44:45   3087] -setupDynamicPowerViewAsDefaultView false
[03/14 23:44:45   3087]                                            # bool, default=false, private
[03/14 23:44:45   3087] #spOpts: N=65 
[03/14 23:44:45   3087] #spOpts: N=65 mergeVia=F 
[03/14 23:44:46   3087] GigaOpt running with 1 threads.
[03/14 23:44:46   3087] Info: 1 threads available for lower-level modules during optimization.
[03/14 23:44:46   3087] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/14 23:44:46   3087] 	Cell FILL1_LL, site bcore.
[03/14 23:44:46   3087] 	Cell FILL_NW_HH, site bcore.
[03/14 23:44:46   3087] 	Cell FILL_NW_LL, site bcore.
[03/14 23:44:46   3087] 	Cell GFILL, site gacore.
[03/14 23:44:46   3087] 	Cell GFILL10, site gacore.
[03/14 23:44:46   3087] 	Cell GFILL2, site gacore.
[03/14 23:44:46   3087] 	Cell GFILL3, site gacore.
[03/14 23:44:46   3087] 	Cell GFILL4, site gacore.
[03/14 23:44:46   3087] 	Cell LVLLHCD1, site bcore.
[03/14 23:44:46   3087] 	Cell LVLLHCD2, site bcore.
[03/14 23:44:46   3087] 	Cell LVLLHCD4, site bcore.
[03/14 23:44:46   3087] 	Cell LVLLHCD8, site bcore.
[03/14 23:44:46   3087] 	Cell LVLLHD1, site bcore.
[03/14 23:44:46   3087] 	Cell LVLLHD2, site bcore.
[03/14 23:44:46   3087] 	Cell LVLLHD4, site bcore.
[03/14 23:44:46   3087] 	Cell LVLLHD8, site bcore.
[03/14 23:44:46   3087] .
[03/14 23:44:47   3088] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1647.6M, totSessionCpu=0:51:29 **
[03/14 23:44:47   3088] *** Change effort level medium to high ***
[03/14 23:44:47   3088] *** optDesign -postCTS ***
[03/14 23:44:47   3088] DRC Margin: user margin 0.0; extra margin 0.2
[03/14 23:44:47   3088] Hold Target Slack: user slack 0
[03/14 23:44:47   3088] Setup Target Slack: user slack 0; extra slack 0.1
[03/14 23:44:47   3088] setUsefulSkewMode -noEcoRoute
[03/14 23:44:47   3088] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/14 23:44:47   3088] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/14 23:44:47   3088] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/14 23:44:47   3088] -setupDynamicPowerViewAsDefaultView false
[03/14 23:44:47   3088]                                            # bool, default=false, private
[03/14 23:44:47   3089] Start to check current routing status for nets...
[03/14 23:44:47   3089] Using hname+ instead name for net compare
[03/14 23:44:47   3089] All nets are already routed correctly.
[03/14 23:44:47   3089] End to check current routing status for nets (mem=1647.6M)
[03/14 23:44:49   3090] Compute RC Scale Done ...
[03/14 23:44:49   3091] ** Profile ** Start :  cpu=0:00:00.0, mem=1843.9M
[03/14 23:44:49   3091] ** Profile ** Other data :  cpu=0:00:00.3, mem=1843.9M
[03/14 23:44:49   3091] #################################################################################
[03/14 23:44:49   3091] # Design Stage: PreRoute
[03/14 23:44:49   3091] # Design Name: fullchip
[03/14 23:44:49   3091] # Design Mode: 65nm
[03/14 23:44:49   3091] # Analysis Mode: MMMC Non-OCV 
[03/14 23:44:49   3091] # Parasitics Mode: No SPEF/RCDB
[03/14 23:44:49   3091] # Signoff Settings: SI Off 
[03/14 23:44:49   3091] #################################################################################
[03/14 23:44:50   3091] AAE_INFO: 1 threads acquired from CTE.
[03/14 23:44:50   3091] Calculate delays in BcWc mode...
[03/14 23:44:50   3091] Topological Sorting (CPU = 0:00:00.1, MEM = 1841.9M, InitMEM = 1841.9M)
[03/14 23:44:57   3099] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:44:57   3099] End delay calculation. (MEM=1802.45 CPU=0:00:07.5 REAL=0:00:07.0)
[03/14 23:44:57   3099] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1802.4M) ***
[03/14 23:44:58   3100] *** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:09.0 totSessionCpu=0:51:40 mem=1802.4M)
[03/14 23:44:58   3100] ** Profile ** Overall slacks :  cpu=0:00:09.2, mem=1802.4M
[03/14 23:44:59   3101] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1802.4M
[03/14 23:44:59   3101] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -27.662 |
|           TNS (ns):| -7275.2 |
|    Violating Paths:|  3358   |
|          All Paths:|  7670   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.920%
       (99.438% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1802.4M
[03/14 23:44:59   3101] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1731.1M, totSessionCpu=0:51:41 **
[03/14 23:44:59   3101] ** INFO : this run is activating low effort ccoptDesign flow
[03/14 23:44:59   3101] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:44:59   3101] #spOpts: N=65 mergeVia=F 
[03/14 23:45:00   3101] 
[03/14 23:45:00   3101] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/14 23:45:00   3101] 
[03/14 23:45:00   3101] Type 'man IMPOPT-3663' for more detail.
[03/14 23:45:00   3101] 
[03/14 23:45:00   3101] Power view               = WC_VIEW
[03/14 23:45:00   3101] Number of VT partitions  = 2
[03/14 23:45:00   3101] Standard cells in design = 811
[03/14 23:45:00   3101] Instances in design      = 39564
[03/14 23:45:00   3101] 
[03/14 23:45:00   3101] Instance distribution across the VT partitions:
[03/14 23:45:00   3101] 
[03/14 23:45:00   3101]  LVT : inst = 13279 (33.6%), cells = 335 (41%)
[03/14 23:45:00   3101]    Lib tcbn65gpluswc        : inst = 13279 (33.6%)
[03/14 23:45:00   3101] 
[03/14 23:45:00   3101]  HVT : inst = 26281 (66.4%), cells = 457 (56%)
[03/14 23:45:00   3101]    Lib tcbn65gpluswc        : inst = 26281 (66.4%)
[03/14 23:45:00   3101] 
[03/14 23:45:00   3101] Reporting took 0 sec
[03/14 23:45:01   3102] *** Starting optimizing excluded clock nets MEM= 1731.2M) ***
[03/14 23:45:01   3102] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1731.2M) ***
[03/14 23:45:01   3102] *** Starting optimizing excluded clock nets MEM= 1731.2M) ***
[03/14 23:45:01   3102] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1731.2M) ***
[03/14 23:45:01   3103] Include MVT Delays for Hold Opt
[03/14 23:45:02   3104] *** Timing NOT met, worst failing slack is -27.663
[03/14 23:45:02   3104] *** Check timing (0:00:00.0)
[03/14 23:45:02   3104] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:45:02   3104] optDesignOneStep: Leakage Power Flow
[03/14 23:45:02   3104] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:45:02   3104] Begin: GigaOpt Optimization in TNS mode
[03/14 23:45:02   3104] Info: 98 nets with fixed/cover wires excluded.
[03/14 23:45:02   3104] Info: 95 clock nets excluded from IPO operation.
[03/14 23:45:02   3104] PhyDesignGrid: maxLocalDensity 0.95
[03/14 23:45:02   3104] #spOpts: N=65 
[03/14 23:45:03   3104] Summary for sequential cells idenfication: 
[03/14 23:45:03   3104] Identified SBFF number: 199
[03/14 23:45:03   3104] Identified MBFF number: 0
[03/14 23:45:03   3104] Not identified SBFF number: 0
[03/14 23:45:03   3104] Not identified MBFF number: 0
[03/14 23:45:03   3104] Number of sequential cells which are not FFs: 104
[03/14 23:45:03   3104] 
[03/14 23:45:06   3108] *info: 95 clock nets excluded
[03/14 23:45:06   3108] *info: 2 special nets excluded.
[03/14 23:45:06   3108] *info: 1551 no-driver nets excluded.
[03/14 23:45:06   3108] *info: 98 nets with fixed/cover wires excluded.
[03/14 23:45:07   3109] Effort level <high> specified for reg2reg path_group
[03/14 23:45:10   3112] ** GigaOpt Optimizer WNS Slack -27.663 TNS Slack -7275.187 Density 99.44
[03/14 23:45:10   3112] Optimizer TNS Opt
[03/14 23:45:11   3112] Active Path Group: reg2reg  
[03/14 23:45:11   3112] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:45:11   3112] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:45:11   3112] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:45:11   3112] | -27.663|  -27.663|-7275.187|-7275.187|    99.44%|   0:00:00.0| 1885.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:45:15   3116] | -27.663|  -27.663|-7275.195|-7275.195|    99.44%|   0:00:04.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
[03/14 23:45:16   3118] | -27.663|  -27.663|-7275.181|-7275.181|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/14 23:45:18   3119] | -27.663|  -27.663|-7275.163|-7275.163|    99.44%|   0:00:02.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:45:19   3120] | -27.663|  -27.663|-7275.160|-7275.160|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
[03/14 23:45:20   3121] | -27.663|  -27.663|-7275.142|-7275.142|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
[03/14 23:45:20   3122] | -27.663|  -27.663|-7275.090|-7275.090|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
[03/14 23:45:21   3123] | -27.664|  -27.664|-7275.103|-7275.103|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
[03/14 23:45:22   3123] | -27.664|  -27.664|-7275.104|-7275.104|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
[03/14 23:45:22   3124] | -27.664|  -27.664|-7275.104|-7275.104|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
[03/14 23:45:24   3125] | -27.664|  -27.664|-7275.104|-7275.104|    99.44%|   0:00:02.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_20_/D         |
[03/14 23:45:24   3126] | -27.664|  -27.664|-7271.994|-7271.994|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:45:24   3126] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/14 23:45:26   3128] | -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:02.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:45:26   3128] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/14 23:45:30   3131] | -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:04.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:30   3131] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:45:31   3133] | -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:45:31   3133] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/14 23:45:33   3134] | -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:02.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:45:33   3134] |        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
[03/14 23:45:34   3136] | -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:45:34   3136] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/14 23:45:36   3137] | -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:02.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:36   3137] |        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
[03/14 23:45:37   3139] | -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:45:37   3139] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/14 23:45:39   3140] | -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:02.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:45:39   3140] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/14 23:45:40   3142] | -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:40   3142] |        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/14 23:45:41   3143] | -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:45:41   3143] |        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
[03/14 23:45:42   3144] | -27.664|  -27.664|-7270.331|-7270.331|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:42   3144] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/14 23:45:43   3144] | -27.664|  -27.664|-7270.197|-7270.197|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:45:43   3144] |        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
[03/14 23:45:44   3145] | -27.664|  -27.664|-7270.197|-7270.197|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:45:44   3145] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/14 23:45:45   3146] | -27.664|  -27.664|-7269.149|-7269.149|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:45:45   3146] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/14 23:45:45   3147] | -27.664|  -27.664|-7269.149|-7269.149|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:45:45   3147] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/14 23:45:46   3147] | -27.664|  -27.664|-7268.768|-7268.768|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:45:46   3147] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/14 23:45:46   3147] | -27.664|  -27.664|-7267.997|-7267.997|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:45:46   3147] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/14 23:45:46   3147] | -27.664|  -27.664|-7267.680|-7267.680|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:45:46   3147] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/14 23:45:46   3148] | -27.664|  -27.664|-7267.600|-7267.600|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:45:46   3148] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
[03/14 23:45:46   3148] | -27.664|  -27.664|-7267.423|-7267.423|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:45:46   3148] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
[03/14 23:45:46   3148] | -27.664|  -27.664|-7266.913|-7266.913|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:46   3148] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/14 23:45:46   3148] | -27.664|  -27.664|-7266.529|-7266.529|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:46   3148] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/14 23:45:46   3148] | -27.664|  -27.664|-7266.233|-7266.233|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:46   3148] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
[03/14 23:45:46   3148] | -27.664|  -27.664|-7266.203|-7266.203|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:46   3148] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
[03/14 23:45:46   3148] | -27.664|  -27.664|-7266.172|-7266.172|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:46   3148] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
[03/14 23:45:46   3148] | -27.664|  -27.664|-7266.158|-7266.158|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:46   3148] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
[03/14 23:45:47   3148] | -27.664|  -27.664|-7265.563|-7265.563|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:47   3148] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
[03/14 23:45:47   3148] | -27.664|  -27.664|-7265.149|-7265.149|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:45:47   3148] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
[03/14 23:45:47   3149] | -27.664|  -27.664|-7265.003|-7265.003|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:47   3149] |        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
[03/14 23:45:47   3149] | -27.664|  -27.664|-7264.993|-7264.993|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:47   3149] |        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
[03/14 23:45:47   3149] | -27.664|  -27.664|-7262.861|-7262.861|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:45:47   3149] |        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
[03/14 23:45:48   3149] | -27.664|  -27.664|-7258.524|-7258.524|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:45:48   3149] |        |         |         |         |          |            |        |          |         | q14_reg_0_/D                                       |
[03/14 23:45:48   3149] | -27.664|  -27.664|-7255.808|-7255.808|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:45:48   3149] |        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
[03/14 23:45:48   3150] | -27.664|  -27.664|-7249.620|-7249.620|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:45:48   3150] |        |         |         |         |          |            |        |          |         | q9_reg_0_/D                                        |
[03/14 23:45:48   3150] | -27.664|  -27.664|-7249.586|-7249.586|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/14 23:45:48   3150] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
[03/14 23:45:48   3150] | -27.664|  -27.664|-7249.554|-7249.554|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/14 23:45:48   3150] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
[03/14 23:45:49   3150] | -27.664|  -27.664|-7249.529|-7249.529|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/14 23:45:49   3150] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_11_/E                             |
[03/14 23:45:49   3150] | -27.664|  -27.664|-7246.982|-7246.982|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/14 23:45:49   3150] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_92_/E                             |
[03/14 23:45:49   3151] | -27.664|  -27.664|-7240.385|-7240.385|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/14 23:45:49   3151] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_1_/E                              |
[03/14 23:45:49   3151] | -27.664|  -27.664|-7239.251|-7239.251|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/14 23:45:49   3151] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_33_/E                             |
[03/14 23:45:50   3151] | -27.664|  -27.664|-7237.002|-7237.002|    99.44%|   0:00:01.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:45:50   3151] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
[03/14 23:45:50   3151] | -27.664|  -27.664|-7236.950|-7236.950|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:45:50   3151] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
[03/14 23:45:50   3152] | -27.664|  -27.664|-7236.950|-7236.950|    99.44%|   0:00:00.0| 1950.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:45:50   3152] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:45:50   3152] 
[03/14 23:45:50   3152] *** Finish Core Optimize Step (cpu=0:00:39.3 real=0:00:39.0 mem=1950.9M) ***
[03/14 23:45:50   3152] 
[03/14 23:45:50   3152] *** Finished Optimize Step Cumulative (cpu=0:00:39.4 real=0:00:39.0 mem=1950.9M) ***
[03/14 23:45:50   3152] ** GigaOpt Optimizer WNS Slack -27.664 TNS Slack -7236.950 Density 99.44
[03/14 23:45:51   3152] *** Starting refinePlace (0:52:33 mem=1966.9M) ***
[03/14 23:45:51   3152] Total net bbox length = 1.274e+06 (5.846e+05 6.891e+05) (ext = 1.810e+05)
[03/14 23:45:51   3152] default core: bins with density >  0.75 = 88.1 % ( 2953 / 3350 )
[03/14 23:45:51   3152] Density distribution unevenness ratio = 0.457%
[03/14 23:45:51   3152] RPlace IncrNP: Rollback Lev = -3
[03/14 23:45:51   3152] RPlace: Density =1.084444, incremental np is triggered.
[03/14 23:45:51   3153] nrCritNet: 1.40% ( 635 / 45258 ) cutoffSlk: -27588.4ps stdDelay: 14.2ps
[03/14 23:46:12   3174] default core: bins with density >  0.75 = 88.3 % ( 2958 / 3350 )
[03/14 23:46:12   3174] Density distribution unevenness ratio = 1.465%
[03/14 23:46:12   3174] RPlace postIncrNP: Density = 1.084444 -> 1.318889.
[03/14 23:46:12   3174] RPlace postIncrNP Info: Density distribution changes:
[03/14 23:46:12   3174] [1.10+      ] :	 0 (0.00%) -> 115 (3.43%)
[03/14 23:46:12   3174] [1.05 - 1.10] :	 1 (0.03%) -> 129 (3.85%)
[03/14 23:46:12   3174] [1.00 - 1.05] :	 50 (1.49%) -> 627 (18.72%)
[03/14 23:46:12   3174] [0.95 - 1.00] :	 2862 (85.43%) -> 1682 (50.21%)
[03/14 23:46:12   3174] [0.90 - 0.95] :	 40 (1.19%) -> 271 (8.09%)
[03/14 23:46:12   3174] [0.85 - 0.90] :	 0 (0.00%) -> 104 (3.10%)
[03/14 23:46:12   3174] [0.80 - 0.85] :	 0 (0.00%) -> 23 (0.69%)
[03/14 23:46:12   3174] [CPU] RefinePlace/IncrNP (cpu=0:00:21.2, real=0:00:21.0, mem=2130.9MB) @(0:52:33 - 0:52:54).
[03/14 23:46:12   3174] Move report: incrNP moves 136501 insts, mean move: 3.19 um, max move: 46.00 um
[03/14 23:46:12   3174] 	Max move on inst (core_instance/sfp_instance/FE_OCPC8585_sum_this_core_22_): (467.60, 364.60) --> (450.40, 335.80)
[03/14 23:46:12   3174] Move report: Timing Driven Placement moves 136501 insts, mean move: 3.19 um, max move: 46.00 um
[03/14 23:46:12   3174] 	Max move on inst (core_instance/sfp_instance/FE_OCPC8585_sum_this_core_22_): (467.60, 364.60) --> (450.40, 335.80)
[03/14 23:46:12   3174] 	Runtime: CPU: 0:00:21.3 REAL: 0:00:21.0 MEM: 2130.9MB
[03/14 23:46:12   3174] Starting refinePlace ...
[03/14 23:46:12   3174] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/14 23:46:12   3174] Type 'man IMPSP-2002' for more detail.
[03/14 23:46:12   3174] Total net bbox length = 1.207e+06 (5.773e+05 6.301e+05) (ext = 1.809e+05)
[03/14 23:46:12   3174] Runtime: CPU: 0:00:21.4 REAL: 0:00:21.0 MEM: 2130.9MB
[03/14 23:46:12   3174] [CPU] RefinePlace/total (cpu=0:00:21.4, real=0:00:21.0, mem=2130.9MB) @(0:52:33 - 0:52:54).
[03/14 23:46:12   3174] *** Finished refinePlace (0:52:54 mem=2130.9M) ***
[03/14 23:46:12   3174] Finished re-routing un-routed nets (0:00:00.2 2130.9M)
[03/14 23:46:12   3174] 
[03/14 23:46:20   3182] 
[03/14 23:46:20   3182] Density : 0.9944
[03/14 23:46:20   3182] Max route overflow : 0.0001
[03/14 23:46:20   3182] 
[03/14 23:46:20   3182] 
[03/14 23:46:20   3182] *** Finish Physical Update (cpu=0:00:30.4 real=0:00:30.0 mem=2130.9M) ***
[03/14 23:46:21   3183] ** GigaOpt Optimizer WNS Slack -27.694 TNS Slack -7322.059 Density 99.44
[03/14 23:46:21   3183] Recovering Place ECO bump
[03/14 23:46:22   3184] Active Path Group: reg2reg  
[03/14 23:46:22   3184] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:46:22   3184] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:46:22   3184] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:46:22   3184] | -27.694|  -27.694|-7322.059|-7322.059|    99.44%|   0:00:00.0| 2130.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:46:22   3184] | -27.672|  -27.672|-7321.617|-7321.617|    99.44%|   0:00:00.0| 2130.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:46:27   3189] | -27.668|  -27.668|-7321.647|-7321.647|    99.44%|   0:00:05.0| 2130.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:46:28   3189] | -27.664|  -27.664|-7321.651|-7321.651|    99.44%|   0:00:01.0| 2130.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:46:28   3189] | -27.665|  -27.665|-7321.651|-7321.651|    99.44%|   0:00:00.0| 2130.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:46:28   3189] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:46:28   3189] 
[03/14 23:46:28   3189] *** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:06.0 mem=2130.9M) ***
[03/14 23:46:28   3189] 
[03/14 23:46:28   3189] *** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2130.9M) ***
[03/14 23:46:28   3189] ** GigaOpt Optimizer WNS Slack -27.665 TNS Slack -7321.651 Density 99.44
[03/14 23:46:28   3190] *** Starting refinePlace (0:53:10 mem=2130.9M) ***
[03/14 23:46:28   3190] Total net bbox length = 1.210e+06 (5.773e+05 6.330e+05) (ext = 1.809e+05)
[03/14 23:46:28   3190] Starting refinePlace ...
[03/14 23:46:28   3190] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/14 23:46:28   3190] Type 'man IMPSP-2002' for more detail.
[03/14 23:46:28   3190] Total net bbox length = 1.210e+06 (5.773e+05 6.330e+05) (ext = 1.809e+05)
[03/14 23:46:28   3190] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2130.9MB
[03/14 23:46:28   3190] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2130.9MB) @(0:53:10 - 0:53:11).
[03/14 23:46:28   3190] *** Finished refinePlace (0:53:11 mem=2130.9M) ***
[03/14 23:46:28   3190] Finished re-routing un-routed nets (0:00:00.0 2130.9M)
[03/14 23:46:28   3190] 
[03/14 23:46:30   3191] 
[03/14 23:46:30   3191] Density : 0.9944
[03/14 23:46:30   3191] Max route overflow : 0.0001
[03/14 23:46:30   3191] 
[03/14 23:46:30   3191] 
[03/14 23:46:30   3191] *** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2130.9M) ***
[03/14 23:46:30   3192] ** GigaOpt Optimizer WNS Slack -27.665 TNS Slack -7324.754 Density 99.44
[03/14 23:46:30   3192] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:46:30   3192] Layer 3 has 98 constrained nets 
[03/14 23:46:30   3192] Layer 7 has 225 constrained nets 
[03/14 23:46:30   3192] **** End NDR-Layer Usage Statistics ****
[03/14 23:46:30   3192] 
[03/14 23:46:30   3192] *** Finish post-CTS Setup Fixing (cpu=0:01:23 real=0:01:23 mem=2130.9M) ***
[03/14 23:46:30   3192] 
[03/14 23:46:30   3192] End: GigaOpt Optimization in TNS mode
[03/14 23:46:30   3192] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:46:30   3192] optDesignOneStep: Leakage Power Flow
[03/14 23:46:30   3192] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:46:30   3192] Begin: GigaOpt Optimization in WNS mode
[03/14 23:46:30   3192] Info: 98 nets with fixed/cover wires excluded.
[03/14 23:46:30   3192] Info: 95 clock nets excluded from IPO operation.
[03/14 23:46:30   3192] PhyDesignGrid: maxLocalDensity 1.00
[03/14 23:46:30   3192] #spOpts: N=65 
[03/14 23:46:34   3196] *info: 95 clock nets excluded
[03/14 23:46:34   3196] *info: 2 special nets excluded.
[03/14 23:46:35   3197] *info: 1551 no-driver nets excluded.
[03/14 23:46:35   3197] *info: 98 nets with fixed/cover wires excluded.
[03/14 23:46:36   3198] ** GigaOpt Optimizer WNS Slack -27.665 TNS Slack -7324.754 Density 99.44
[03/14 23:46:36   3198] Optimizer WNS Pass 0
[03/14 23:46:36   3198] Active Path Group: reg2reg  
[03/14 23:46:36   3198] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:46:36   3198] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:46:36   3198] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:46:36   3198] | -27.665|  -27.665|-7324.754|-7324.754|    99.44%|   0:00:00.0| 1901.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:46:50   3212] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:46:50   3212] **INFO: Starting Blocking QThread with 1 CPU
[03/14 23:46:50   3212]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/14 23:46:50   3212] #################################################################################
[03/14 23:46:50   3212] # Design Stage: PreRoute
[03/14 23:46:50   3212] # Design Name: fullchip
[03/14 23:46:50   3212] # Design Mode: 65nm
[03/14 23:46:50   3212] # Analysis Mode: MMMC Non-OCV 
[03/14 23:46:50   3212] # Parasitics Mode: No SPEF/RCDB
[03/14 23:46:50   3212] # Signoff Settings: SI Off 
[03/14 23:46:50   3212] #################################################################################
[03/14 23:46:50   3212] AAE_INFO: 1 threads acquired from CTE.
[03/14 23:46:50   3212] Calculate delays in BcWc mode...
[03/14 23:46:50   3212] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/14 23:46:50   3212] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/14 23:46:50   3212] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:46:50   3212] End delay calculation. (MEM=0 CPU=0:00:07.6 REAL=0:00:07.0)
[03/14 23:46:50   3212] *** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 0.0M) ***
[03/14 23:46:50   3212] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.054 } { 0 } { 7497 } } } }
[03/14 23:47:02   3223]  
_______________________________________________________________________
[03/14 23:47:06   3227] skewClock has inserted core_instance/sfp_instance/FE_USKC9101_CTS_38 (BUFFD12)
[03/14 23:47:06   3227] skewClock has inserted core_instance/sfp_instance/FE_USKC9102_CTS_33 (CKBD6)
[03/14 23:47:06   3227] skewClock has inserted core_instance/sfp_instance/FE_USKC9103_CTS_38 (BUFFD12)
[03/14 23:47:06   3227] skewClock has inserted core_instance/sfp_instance/FE_USKC9104_CTS_33 (CKBD6)
[03/14 23:47:06   3227] skewClock has inserted core_instance/sfp_instance/FE_USKC9105_CTS_36 (CKBD6)
[03/14 23:47:06   3227] skewClock has inserted core_instance/sfp_instance/FE_USKC9106_CTS_35 (BUFFD4)
[03/14 23:47:06   3227] skewClock has inserted core_instance/FE_USKC9107_CTS_100 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/FE_USKC9108_CTS_45 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC9109_CTS_4 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/FE_USKC9110_CTS_46 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/FE_USKC9111_CTS_51 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/FE_USKC9112_CTS_53 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/FE_USKC9113_CTS_48 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/FE_USKC9114_CTS_52 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC9115_CTS_8 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC9116_CTS_4 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC9117_CTS_12 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/FE_USKC9118_CTS_95 (BUFFD12)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC9119_CTS_11 (BUFFD12)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/FE_USKC9120_CTS_55 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_USKC9121_CTS_4 (CKBD16)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC9122_CTS_10 (BUFFD12)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC9123_CTS_10 (BUFFD12)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC9124_CTS_7 (BUFFD12)
[03/14 23:47:06   3227] skewClock has inserted core_instance/FE_USKC9125_CTS_83 (BUFFD12)
[03/14 23:47:06   3227] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC9126_CTS_12 (BUFFD12)
[03/14 23:47:06   3227] skewClock sized 0 and inserted 26 insts
[03/14 23:47:07   3228] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:47:07   3228] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:47:07   3228] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:47:07   3228] | -27.492|  -27.492|-7185.864|-7185.864|    99.44%|   0:00:31.0| 1941.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:47:07   3228] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:47:11   3232] skewClock has sized core_instance/ofifo_inst/col_idx_1__fifo_instance/CTS_ccl_BUF_clk_G0_L4_15 (BUFFD3)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9127_CTS_38 (BUFFD8)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9128_CTS_38 (BUFFD8)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9129_CTS_38 (CKBD12)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9130_CTS_33 (BUFFD4)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9131_CTS_33 (BUFFD4)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9132_CTS_33 (CKBD6)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9133_CTS_36 (BUFFD4)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9134_CTS_36 (CKBD6)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9135_CTS_35 (BUFFD4)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9136_CTS_35 (BUFFD4)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9137_CTS_36 (BUFFD4)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9138_CTS_36 (CKBD6)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9139_CTS_35 (CKBD8)
[03/14 23:47:11   3232] skewClock has inserted core_instance/sfp_instance/FE_USKC9140_CTS_35 (BUFFD4)
[03/14 23:47:11   3232] skewClock has inserted core_instance/FE_USKC9141_CTS_100 (BUFFD12)
[03/14 23:47:11   3232] skewClock has inserted core_instance/FE_USKC9142_CTS_100 (CKBD16)
[03/14 23:47:11   3232] skewClock has inserted core_instance/FE_USKC9143_CTS_103 (CKBD8)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC9144_CTS_4 (BUFFD8)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC9145_CTS_4 (CKBD16)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/FE_USKC9146_CTS_46 (BUFFD12)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/FE_USKC9147_CTS_46 (CKBD16)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/FE_USKC9148_CTS_53 (BUFFD12)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/FE_USKC9149_CTS_53 (CKBD16)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/FE_USKC9150_CTS_48 (CKBD8)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC9151_CTS_8 (BUFFD8)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC9152_CTS_8 (CKBD16)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/FE_USKC9153_CTS_52 (BUFFD8)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC9154_CTS_4 (CKBD16)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC9155_CTS_12 (CKBD8)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/FE_USKC9156_CTS_51 (BUFFD12)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/FE_USKC9157_CTS_51 (CKBD16)
[03/14 23:47:11   3232] skewClock has inserted core_instance/ofifo_inst/FE_USKC9158_CTS_54 (CKBD16)
[03/14 23:47:11   3232] skewClock sized 1 and inserted 32 insts
[03/14 23:47:13   3234] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:47:13   3234] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:47:13   3234] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:47:14   3235] | -27.294|  -27.294|-7055.464|-7055.464|    99.43%|   0:00:07.0| 1950.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:47:17   3238] | -27.298|  -27.298|-7055.532|-7055.532|    99.43%|   0:00:03.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:47:17   3239] | -27.297|  -27.297|-7055.519|-7055.519|    99.43%|   0:00:00.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:47:18   3239] | -27.298|  -27.298|-7055.532|-7055.532|    99.43%|   0:00:01.0| 1969.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:47:18   3239] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:47:18   3239] 
[03/14 23:47:18   3239] *** Finish Core Optimize Step (cpu=0:00:41.2 real=0:00:42.0 mem=1969.6M) ***
[03/14 23:47:18   3239] 
[03/14 23:47:18   3239] *** Finished Optimize Step Cumulative (cpu=0:00:41.2 real=0:00:42.0 mem=1969.6M) ***
[03/14 23:47:18   3239] ** GigaOpt Optimizer WNS Slack -27.298 TNS Slack -7055.532 Density 99.43
[03/14 23:47:19   3240] *** Starting refinePlace (0:54:00 mem=1985.6M) ***
[03/14 23:47:19   3240] Total net bbox length = 1.213e+06 (5.789e+05 6.346e+05) (ext = 1.809e+05)
[03/14 23:47:19   3240] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:47:19   3240] default core: bins with density >  0.75 = 88.3 % ( 2958 / 3350 )
[03/14 23:47:19   3240] Density distribution unevenness ratio = 1.461%
[03/14 23:47:19   3240] RPlace IncrNP: Rollback Lev = -3
[03/14 23:47:19   3240] RPlace: Density =1.318889, incremental np is triggered.
[03/14 23:47:19   3240] nrCritNet: 2.00% ( 905 / 45314 ) cutoffSlk: -27285.6ps stdDelay: 14.2ps
[03/14 23:47:38   3260] default core: bins with density >  0.75 = 88.2 % ( 2955 / 3350 )
[03/14 23:47:38   3260] Density distribution unevenness ratio = 1.909%
[03/14 23:47:38   3260] RPlace postIncrNP: Density = 1.318889 -> 1.404444.
[03/14 23:47:38   3260] RPlace postIncrNP Info: Density distribution changes:
[03/14 23:47:38   3260] [1.10+      ] :	 116 (3.46%) -> 161 (4.81%)
[03/14 23:47:38   3260] [1.05 - 1.10] :	 135 (4.03%) -> 163 (4.87%)
[03/14 23:47:38   3260] [1.00 - 1.05] :	 629 (18.78%) -> 595 (17.76%)
[03/14 23:47:38   3260] [0.95 - 1.00] :	 1677 (50.06%) -> 1537 (45.88%)
[03/14 23:47:38   3260] [0.90 - 0.95] :	 270 (8.06%) -> 313 (9.34%)
[03/14 23:47:38   3260] [0.85 - 0.90] :	 103 (3.07%) -> 135 (4.03%)
[03/14 23:47:38   3260] [0.80 - 0.85] :	 22 (0.66%) -> 35 (1.04%)
[03/14 23:47:38   3260] [CPU] RefinePlace/IncrNP (cpu=0:00:19.7, real=0:00:19.0, mem=2179.2MB) @(0:54:00 - 0:54:20).
[03/14 23:47:38   3260] Move report: incrNP moves 132366 insts, mean move: 2.11 um, max move: 51.00 um
[03/14 23:47:38   3260] 	Max move on inst (core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC9152_CTS_8): (537.40, 368.20) --> (565.00, 391.60)
[03/14 23:47:38   3260] Move report: Timing Driven Placement moves 132366 insts, mean move: 2.11 um, max move: 51.00 um
[03/14 23:47:38   3260] 	Max move on inst (core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC9152_CTS_8): (537.40, 368.20) --> (565.00, 391.60)
[03/14 23:47:38   3260] 	Runtime: CPU: 0:00:19.7 REAL: 0:00:19.0 MEM: 2179.2MB
[03/14 23:47:38   3260] Starting refinePlace ...
[03/14 23:47:38   3260] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/14 23:47:38   3260] Type 'man IMPSP-2002' for more detail.
[03/14 23:47:39   3260] Total net bbox length = 1.180e+06 (5.652e+05 6.147e+05) (ext = 1.808e+05)
[03/14 23:47:39   3260] Runtime: CPU: 0:00:19.8 REAL: 0:00:19.0 MEM: 2179.2MB
[03/14 23:47:39   3260] [CPU] RefinePlace/total (cpu=0:00:19.8, real=0:00:19.0, mem=2179.2MB) @(0:54:00 - 0:54:20).
[03/14 23:47:39   3260] *** Finished refinePlace (0:54:20 mem=2179.2M) ***
[03/14 23:47:39   3260] Finished re-routing un-routed nets (0:00:00.3 2179.2M)
[03/14 23:47:39   3260] 
[03/14 23:47:45   3266] 
[03/14 23:47:45   3266] Density : 0.9948
[03/14 23:47:45   3266] Max route overflow : 0.0001
[03/14 23:47:45   3266] 
[03/14 23:47:45   3266] 
[03/14 23:47:45   3266] *** Finish Physical Update (cpu=0:00:27.1 real=0:00:27.0 mem=2179.2M) ***
[03/14 23:47:46   3267] ** GigaOpt Optimizer WNS Slack -27.287 TNS Slack -7056.739 Density 99.48
[03/14 23:47:46   3267] Optimizer WNS Pass 1
[03/14 23:47:47   3268] Active Path Group: reg2reg  
[03/14 23:47:47   3268] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:47:47   3268] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:47:47   3268] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:47:47   3268] | -27.287|  -27.287|-7056.739|-7056.739|    99.48%|   0:00:00.0| 2179.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:48:12   3293] | -27.272|  -27.272|-7056.029|-7056.029|    99.48%|   0:00:25.0| 2179.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:48:12   3293] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:48:16   3297] skewClock has sized core_instance/ofifo_inst/FE_USKC9150_CTS_48 (CKBD3)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9159_CTS_37 (CKBD6)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9160_CTS_38 (BUFFD8)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9161_CTS_38 (BUFFD6)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9162_CTS_38 (BUFFD8)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9163_CTS_38 (CKBD8)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9164_CTS_38 (BUFFD12)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9165_CTS_33 (BUFFD4)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9166_CTS_33 (BUFFD4)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9167_CTS_33 (BUFFD4)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9168_CTS_33 (BUFFD6)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9169_CTS_33 (BUFFD12)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9170_CTS_33 (CKBD6)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9171_CTS_37 (CKBD6)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9172_CTS_35 (INVD8)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9173_CTS_35 (INVD8)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9174_CTS_35 (BUFFD16)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9175_CTS_35 (BUFFD4)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9176_CTS_35 (BUFFD4)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9177_CTS_35 (BUFFD4)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9178_CTS_35 (BUFFD4)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9179_CTS_36 (BUFFD4)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9180_CTS_36 (BUFFD4)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9181_CTS_36 (BUFFD4)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9182_CTS_36 (BUFFD4)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9183_CTS_36 (BUFFD4)
[03/14 23:48:16   3297] skewClock has inserted core_instance/sfp_instance/FE_USKC9184_CTS_36 (CKBD6)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9185_CTS_47 (CKBD16)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9186_CTS_46 (BUFFD12)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9187_CTS_46 (CKBD8)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9188_CTS_46 (CKBD12)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9189_CTS_46 (CKBD16)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9190_CTS_45 (BUFFD12)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9191_CTS_45 (CKBD16)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9192_CTS_48 (BUFFD6)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9193_CTS_48 (CKBD16)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9194_CTS_52 (BUFFD6)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9195_CTS_52 (CKBD8)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9196_CTS_52 (CKBD16)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9197_CTS_53 (BUFFD12)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9198_CTS_53 (BUFFD8)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9199_CTS_53 (BUFFD8)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9200_CTS_53 (CKBD16)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC9201_CTS_4 (BUFFD8)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC9202_CTS_4 (CKBD2)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC9203_CTS_4 (CKBD16)
[03/14 23:48:16   3297] skewClock has inserted core_instance/ofifo_inst/FE_USKC9204_CTS_54 (BUFFD12)
[03/14 23:48:16   3297] skewClock sized 1 and inserted 46 insts
[03/14 23:48:16   3298] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:48:16   3298] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:48:16   3298] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:48:16   3298] | -27.193|  -27.193|-6960.807|-6960.807|    99.48%|   0:00:04.0| 1977.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/14 23:48:16   3298] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:48:20   3301] skewClock has inserted core_instance/sfp_instance/FE_USKC9205_CTS_37 (BUFFD4)
[03/14 23:48:20   3301] skewClock has inserted core_instance/sfp_instance/FE_USKC9206_CTS_37 (BUFFD4)
[03/14 23:48:20   3301] skewClock has inserted core_instance/sfp_instance/FE_USKC9207_CTS_37 (CKBD6)
[03/14 23:48:20   3301] skewClock has inserted core_instance/sfp_instance/FE_USKC9208_CTS_34 (CKBD6)
[03/14 23:48:20   3301] skewClock has inserted core_instance/sfp_instance/FE_USKC9209_CTS_34 (CKBD6)
[03/14 23:48:20   3301] skewClock has inserted core_instance/sfp_instance/FE_USKC9210_CTS_37 (CKBD8)
[03/14 23:48:20   3301] skewClock has inserted core_instance/sfp_instance/FE_USKC9211_CTS_37 (BUFFD4)
[03/14 23:48:20   3301] skewClock has inserted core_instance/sfp_instance/FE_USKC9212_CTS_37 (CKBD6)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/FE_USKC9213_CTS_47 (BUFFD12)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/FE_USKC9214_CTS_47 (CKBD16)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/FE_USKC9215_CTS_46 (BUFFD12)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/FE_USKC9216_CTS_46 (BUFFD8)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/FE_USKC9217_CTS_46 (BUFFD6)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/FE_USKC9218_CTS_46 (BUFFD8)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/FE_USKC9219_CTS_46 (BUFFD12)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/FE_USKC9220_CTS_46 (CKBD6)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/FE_USKC9221_CTS_45 (BUFFD12)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/FE_USKC9222_CTS_45 (BUFFD8)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC9223_CTS_4 (BUFFD8)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC9224_CTS_4 (BUFFD4)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC9225_CTS_4 (CKBD8)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC9226_CTS_4 (CKBD16)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC9227_CTS_8 (BUFFD12)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC9228_CTS_8 (BUFFD6)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC9229_CTS_8 (CKBD8)
[03/14 23:48:20   3301] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC9230_CTS_8 (CKBD16)
[03/14 23:48:20   3301] skewClock sized 0 and inserted 26 insts
[03/14 23:48:20   3301] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:48:20   3301] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:48:20   3301] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:48:20   3302] | -27.056|  -27.056|-6894.049|-6894.049|    99.48%|   0:00:04.0| 1980.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:48:25   3306] | -27.052|  -27.052|-6893.961|-6893.961|    99.48%|   0:00:05.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:48:25   3306] | -27.036|  -27.036|-6893.861|-6893.861|    99.48%|   0:00:00.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:48:25   3306] | -27.028|  -27.028|-6893.711|-6893.711|    99.48%|   0:00:00.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:48:25   3306] | -27.020|  -27.020|-6893.517|-6893.517|    99.48%|   0:00:00.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/14 23:48:25   3306] | -27.018|  -27.018|-6893.377|-6893.377|    99.48%|   0:00:00.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:48:25   3307] | -27.014|  -27.014|-6893.301|-6893.301|    99.48%|   0:00:00.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:48:27   3308] | -27.014|  -27.014|-6893.052|-6893.052|    99.48%|   0:00:02.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:48:27   3308] | -27.014|  -27.014|-6893.052|-6893.052|    99.48%|   0:00:00.0| 2019.9M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:48:27   3308] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:48:27   3308] 
[03/14 23:48:27   3308] *** Finish Core Optimize Step (cpu=0:00:40.4 real=0:00:40.0 mem=2019.9M) ***
[03/14 23:48:27   3308] 
[03/14 23:48:27   3308] *** Finished Optimize Step Cumulative (cpu=0:00:40.4 real=0:00:40.0 mem=2019.9M) ***
[03/14 23:48:27   3308] ** GigaOpt Optimizer WNS Slack -27.014 TNS Slack -6893.052 Density 99.48
[03/14 23:48:27   3309] *** Starting refinePlace (0:55:09 mem=2019.9M) ***
[03/14 23:48:28   3309] Total net bbox length = 1.186e+06 (5.665e+05 6.193e+05) (ext = 1.808e+05)
[03/14 23:48:28   3309] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:48:28   3309] default core: bins with density >  0.75 = 88.2 % ( 2955 / 3350 )
[03/14 23:48:28   3309] Density distribution unevenness ratio = 1.905%
[03/14 23:48:28   3309] RPlace IncrNP: Rollback Lev = -3
[03/14 23:48:28   3309] RPlace: Density =1.404444, incremental np is triggered.
[03/14 23:48:28   3309] nrCritNet: 1.62% ( 735 / 45385 ) cutoffSlk: -27026.2ps stdDelay: 14.2ps
[03/14 23:48:43   3325] default core: bins with density >  0.75 = 88.2 % ( 2956 / 3350 )
[03/14 23:48:43   3325] Density distribution unevenness ratio = 1.902%
[03/14 23:48:43   3325] RPlace postIncrNP: Density = 1.404444 -> 1.397778.
[03/14 23:48:43   3325] RPlace postIncrNP Info: Density distribution changes:
[03/14 23:48:43   3325] [1.10+      ] :	 165 (4.93%) -> 168 (5.01%)
[03/14 23:48:43   3325] [1.05 - 1.10] :	 165 (4.93%) -> 141 (4.21%)
[03/14 23:48:43   3325] [1.00 - 1.05] :	 594 (17.73%) -> 590 (17.61%)
[03/14 23:48:43   3325] [0.95 - 1.00] :	 1539 (45.94%) -> 1572 (46.93%)
[03/14 23:48:43   3325] [0.90 - 0.95] :	 308 (9.19%) -> 330 (9.85%)
[03/14 23:48:43   3325] [0.85 - 0.90] :	 135 (4.03%) -> 101 (3.01%)
[03/14 23:48:43   3325] [0.80 - 0.85] :	 33 (0.99%) -> 37 (1.10%)
[03/14 23:48:43   3325] [CPU] RefinePlace/IncrNP (cpu=0:00:15.7, real=0:00:15.0, mem=2194.7MB) @(0:55:09 - 0:55:25).
[03/14 23:48:43   3325] Move report: incrNP moves 98590 insts, mean move: 0.60 um, max move: 17.80 um
[03/14 23:48:43   3325] 	Max move on inst (core_instance/sfp_instance/FE_USKC9182_CTS_36): (352.00, 101.80) --> (345.00, 91.00)
[03/14 23:48:43   3325] Move report: Timing Driven Placement moves 98590 insts, mean move: 0.60 um, max move: 17.80 um
[03/14 23:48:43   3325] 	Max move on inst (core_instance/sfp_instance/FE_USKC9182_CTS_36): (352.00, 101.80) --> (345.00, 91.00)
[03/14 23:48:43   3325] 	Runtime: CPU: 0:00:15.8 REAL: 0:00:15.0 MEM: 2194.7MB
[03/14 23:48:43   3325] Starting refinePlace ...
[03/14 23:48:43   3325] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/14 23:48:43   3325] Type 'man IMPSP-2002' for more detail.
[03/14 23:48:43   3325] Total net bbox length = 1.179e+06 (5.647e+05 6.140e+05) (ext = 1.808e+05)
[03/14 23:48:43   3325] Runtime: CPU: 0:00:15.9 REAL: 0:00:16.0 MEM: 2194.7MB
[03/14 23:48:43   3325] [CPU] RefinePlace/total (cpu=0:00:15.9, real=0:00:16.0, mem=2194.7MB) @(0:55:09 - 0:55:25).
[03/14 23:48:43   3325] *** Finished refinePlace (0:55:25 mem=2194.7M) ***
[03/14 23:48:44   3325] Finished re-routing un-routed nets (0:00:00.1 2194.7M)
[03/14 23:48:44   3325] 
[03/14 23:48:45   3327] 
[03/14 23:48:45   3327] Density : 0.9952
[03/14 23:48:45   3327] Max route overflow : 0.0001
[03/14 23:48:45   3327] 
[03/14 23:48:45   3327] 
[03/14 23:48:45   3327] *** Finish Physical Update (cpu=0:00:18.7 real=0:00:18.0 mem=2194.7M) ***
[03/14 23:48:46   3328] ** GigaOpt Optimizer WNS Slack -27.010 TNS Slack -6890.808 Density 99.52
[03/14 23:48:46   3328] Optimizer WNS Pass 2
[03/14 23:48:47   3328] Active Path Group: reg2reg  
[03/14 23:48:47   3328] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:48:47   3328] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:48:47   3328] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:48:47   3328] | -27.010|  -27.010|-6890.808|-6890.808|    99.52%|   0:00:00.0| 2194.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:49:03   3345] | -27.005|  -27.005|-6889.415|-6889.415|    99.52%|   0:00:16.0| 2194.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:49:07   3348] | -27.005|  -27.005|-6889.414|-6889.414|    99.52%|   0:00:04.0| 2194.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:49:07   3348] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:49:07   3348] 
[03/14 23:49:07   3348] *** Finish Core Optimize Step (cpu=0:00:20.1 real=0:00:20.0 mem=2194.7M) ***
[03/14 23:49:07   3348] 
[03/14 23:49:07   3348] *** Finished Optimize Step Cumulative (cpu=0:00:20.1 real=0:00:20.0 mem=2194.7M) ***
[03/14 23:49:07   3348] ** GigaOpt Optimizer WNS Slack -27.005 TNS Slack -6889.414 Density 99.52
[03/14 23:49:07   3349] *** Starting refinePlace (0:55:49 mem=2194.7M) ***
[03/14 23:49:07   3349] Total net bbox length = 1.182e+06 (5.648e+05 6.174e+05) (ext = 1.808e+05)
[03/14 23:49:07   3349] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:49:07   3349] default core: bins with density >  0.75 = 88.2 % ( 2956 / 3350 )
[03/14 23:49:07   3349] Density distribution unevenness ratio = 1.902%
[03/14 23:49:07   3349] RPlace IncrNP: Rollback Lev = -3
[03/14 23:49:07   3349] RPlace: Density =1.397778, incremental np is triggered.
[03/14 23:49:08   3349] nrCritNet: 1.64% ( 746 / 45384 ) cutoffSlk: -27010.2ps stdDelay: 14.2ps
[03/14 23:49:23   3365] default core: bins with density >  0.75 = 88.1 % ( 2952 / 3350 )
[03/14 23:49:23   3365] Density distribution unevenness ratio = 1.918%
[03/14 23:49:23   3365] RPlace postIncrNP: Density = 1.397778 -> 1.398889.
[03/14 23:49:23   3365] RPlace postIncrNP Info: Density distribution changes:
[03/14 23:49:23   3365] [1.10+      ] :	 168 (5.01%) -> 175 (5.22%)
[03/14 23:49:23   3365] [1.05 - 1.10] :	 141 (4.21%) -> 139 (4.15%)
[03/14 23:49:23   3365] [1.00 - 1.05] :	 591 (17.64%) -> 571 (17.04%)
[03/14 23:49:23   3365] [0.95 - 1.00] :	 1571 (46.90%) -> 1594 (47.58%)
[03/14 23:49:23   3365] [0.90 - 0.95] :	 330 (9.85%) -> 323 (9.64%)
[03/14 23:49:23   3365] [0.85 - 0.90] :	 101 (3.01%) -> 103 (3.07%)
[03/14 23:49:23   3365] [0.80 - 0.85] :	 37 (1.10%) -> 33 (0.99%)
[03/14 23:49:23   3365] [CPU] RefinePlace/IncrNP (cpu=0:00:15.7, real=0:00:16.0, mem=2194.7MB) @(0:55:49 - 0:56:05).
[03/14 23:49:23   3365] Move report: incrNP moves 88822 insts, mean move: 0.52 um, max move: 15.40 um
[03/14 23:49:23   3365] 	Max move on inst (core_instance/ofifo_inst/FE_USKC9214_CTS_47): (376.00, 508.60) --> (367.80, 501.40)
[03/14 23:49:23   3365] Move report: Timing Driven Placement moves 88822 insts, mean move: 0.52 um, max move: 15.40 um
[03/14 23:49:23   3365] 	Max move on inst (core_instance/ofifo_inst/FE_USKC9214_CTS_47): (376.00, 508.60) --> (367.80, 501.40)
[03/14 23:49:23   3365] 	Runtime: CPU: 0:00:15.8 REAL: 0:00:16.0 MEM: 2194.7MB
[03/14 23:49:23   3365] Starting refinePlace ...
[03/14 23:49:23   3365] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/14 23:49:23   3365] Type 'man IMPSP-2002' for more detail.
[03/14 23:49:23   3365] Total net bbox length = 1.176e+06 (5.632e+05 6.125e+05) (ext = 1.808e+05)
[03/14 23:49:23   3365] Runtime: CPU: 0:00:15.9 REAL: 0:00:16.0 MEM: 2194.7MB
[03/14 23:49:23   3365] [CPU] RefinePlace/total (cpu=0:00:15.9, real=0:00:16.0, mem=2194.7MB) @(0:55:49 - 0:56:05).
[03/14 23:49:23   3365] *** Finished refinePlace (0:56:05 mem=2194.7M) ***
[03/14 23:49:23   3365] Finished re-routing un-routed nets (0:00:00.1 2194.7M)
[03/14 23:49:23   3365] 
[03/14 23:49:25   3367] 
[03/14 23:49:25   3367] Density : 0.9952
[03/14 23:49:25   3367] Max route overflow : 0.0001
[03/14 23:49:25   3367] 
[03/14 23:49:25   3367] 
[03/14 23:49:25   3367] *** Finish Physical Update (cpu=0:00:18.3 real=0:00:18.0 mem=2194.7M) ***
[03/14 23:49:26   3367] ** GigaOpt Optimizer WNS Slack -27.003 TNS Slack -6885.590 Density 99.52
[03/14 23:49:26   3367] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:49:26   3367] Layer 3 has 228 constrained nets 
[03/14 23:49:26   3367] Layer 7 has 228 constrained nets 
[03/14 23:49:26   3367] **** End NDR-Layer Usage Statistics ****
[03/14 23:49:26   3367] 
[03/14 23:49:26   3367] *** Finish post-CTS Setup Fixing (cpu=0:02:50 real=0:02:51 mem=2194.7M) ***
[03/14 23:49:26   3367] 
[03/14 23:49:26   3368] End: GigaOpt Optimization in WNS mode
[03/14 23:49:26   3368] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:49:26   3368] optDesignOneStep: Leakage Power Flow
[03/14 23:49:26   3368] **INFO: Num dontuse cells 98, Num usable cells 941
[03/14 23:49:26   3368] Begin: GigaOpt Optimization in TNS mode
[03/14 23:49:26   3368] Info: 98 nets with fixed/cover wires excluded.
[03/14 23:49:26   3368] Info: 225 clock nets excluded from IPO operation.
[03/14 23:49:26   3368] PhyDesignGrid: maxLocalDensity 0.95
[03/14 23:49:26   3368] #spOpts: N=65 
[03/14 23:49:30   3372] *info: 225 clock nets excluded
[03/14 23:49:30   3372] *info: 2 special nets excluded.
[03/14 23:49:30   3372] *info: 1551 no-driver nets excluded.
[03/14 23:49:30   3372] *info: 98 nets with fixed/cover wires excluded.
[03/14 23:49:31   3373] ** GigaOpt Optimizer WNS Slack -27.003 TNS Slack -6885.590 Density 99.52
[03/14 23:49:31   3373] Optimizer TNS Opt
[03/14 23:49:32   3374] Active Path Group: reg2reg  
[03/14 23:49:32   3374] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:49:32   3374] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:49:32   3374] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:49:32   3374] | -27.003|  -27.003|-6885.590|-6885.590|    99.52%|   0:00:00.0| 1965.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:50:17   3418] | -27.003|  -27.003|-6885.347|-6885.347|    99.52%|   0:00:45.0| 1967.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_17_/D |
[03/14 23:50:18   3420] | -27.003|  -27.003|-6884.922|-6884.922|    99.52%|   0:00:01.0| 1967.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
[03/14 23:50:19   3420] | -27.003|  -27.003|-6884.704|-6884.704|    99.52%|   0:00:01.0| 1967.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
[03/14 23:50:19   3421] | -27.003|  -27.003|-6884.687|-6884.687|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
[03/14 23:50:20   3422] | -27.003|  -27.003|-6884.670|-6884.670|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
[03/14 23:50:22   3424] | -27.003|  -27.003|-6884.474|-6884.474|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_10_/D |
[03/14 23:50:23   3425] | -27.004|  -27.004|-6884.460|-6884.460|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
[03/14 23:50:26   3428] | -27.004|  -27.004|-6884.447|-6884.447|    99.52%|   0:00:03.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
[03/14 23:50:27   3429] | -27.004|  -27.004|-6884.424|-6884.424|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
[03/14 23:50:28   3430] | -27.004|  -27.004|-6884.408|-6884.408|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
[03/14 23:50:33   3435] | -27.004|  -27.004|-6884.384|-6884.384|    99.52%|   0:00:05.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
[03/14 23:50:33   3435] | -27.004|  -27.004|-6884.291|-6884.291|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
[03/14 23:50:35   3437] | -27.004|  -27.004|-6884.179|-6884.179|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
[03/14 23:50:39   3440] | -27.004|  -27.004|-6884.095|-6884.095|    99.52%|   0:00:04.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
[03/14 23:50:39   3441] | -27.004|  -27.004|-6884.074|-6884.074|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
[03/14 23:50:41   3443] | -27.004|  -27.004|-6884.063|-6884.063|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_2_/D  |
[03/14 23:50:42   3443] | -27.004|  -27.004|-6883.830|-6883.830|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:50:42   3443] | -27.004|  -27.004|-6883.673|-6883.673|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:50:43   3445] | -27.004|  -27.004|-6882.179|-6882.179|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:50:43   3445] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:50:45   3447] | -27.004|  -27.004|-6879.135|-6879.135|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:50:45   3447] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/14 23:50:48   3449] | -27.004|  -27.004|-6878.040|-6878.040|    99.52%|   0:00:03.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:50:48   3449] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/14 23:50:49   3451] | -27.004|  -27.004|-6873.706|-6873.706|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:50:49   3451] |        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
[03/14 23:50:49   3451] | -27.004|  -27.004|-6873.330|-6873.330|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:50:49   3451] |        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
[03/14 23:50:50   3452] | -27.004|  -27.004|-6872.478|-6872.478|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:50:50   3452] |        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
[03/14 23:50:50   3452] | -27.004|  -27.004|-6872.291|-6872.291|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:50:50   3452] |        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
[03/14 23:50:51   3453] | -27.004|  -27.004|-6870.451|-6870.451|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:50:51   3453] |        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/14 23:50:51   3453] | -27.004|  -27.004|-6869.337|-6869.337|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:50:51   3453] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/14 23:50:51   3453] | -27.004|  -27.004|-6869.251|-6869.251|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:50:51   3453] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/14 23:50:53   3455] | -27.004|  -27.004|-6868.042|-6868.042|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:50:53   3455] |        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/14 23:50:54   3455] | -27.004|  -27.004|-6856.920|-6856.920|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:50:54   3455] |        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
[03/14 23:50:56   3458] | -27.004|  -27.004|-6856.920|-6856.920|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:50:56   3458] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/14 23:50:58   3460] | -27.004|  -27.004|-6856.584|-6856.584|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:50:58   3460] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/14 23:50:59   3460] | -27.004|  -27.004|-6856.100|-6856.100|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:50:59   3460] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/14 23:51:00   3461] | -27.004|  -27.004|-6854.896|-6854.896|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_10_/D         |
[03/14 23:51:00   3462] | -27.004|  -27.004|-6854.257|-6854.257|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_10_/D         |
[03/14 23:51:00   3462] | -27.004|  -27.004|-6854.028|-6854.028|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_10_/D         |
[03/14 23:51:01   3463] | -27.004|  -27.004|-6853.577|-6853.577|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:01   3463] |        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/14 23:51:01   3463] | -27.004|  -27.004|-6853.317|-6853.317|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:51:01   3463] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/14 23:51:03   3464] | -27.004|  -27.004|-6853.154|-6853.154|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:51:03   3464] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/14 23:51:05   3467] | -27.004|  -27.004|-6853.154|-6853.154|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:51:05   3467] |        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/14 23:51:06   3468] | -27.004|  -27.004|-6853.014|-6853.014|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:06   3468] |        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/14 23:51:07   3469] | -27.004|  -27.004|-6852.792|-6852.792|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:51:07   3469] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/14 23:51:08   3470] | -27.004|  -27.004|-6851.983|-6851.983|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:51:08   3470] |        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
[03/14 23:51:09   3470] | -27.004|  -27.004|-6851.836|-6851.836|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:51:09   3470] |        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
[03/14 23:51:09   3470] | -27.004|  -27.004|-6851.245|-6851.245|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:09   3470] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/14 23:51:09   3471] | -27.004|  -27.004|-6851.043|-6851.043|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:09   3471] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/14 23:51:10   3472] | -27.004|  -27.004|-6850.504|-6850.504|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:51:10   3472] |        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
[03/14 23:51:11   3472] | -27.004|  -27.004|-6850.319|-6850.319|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:51:11   3472] |        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
[03/14 23:51:12   3474] | -27.004|  -27.004|-6850.164|-6850.164|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:12   3474] |        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/14 23:51:13   3475] | -27.004|  -27.004|-6849.658|-6849.658|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:13   3475] |        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/14 23:51:14   3476] | -27.004|  -27.004|-6848.807|-6848.807|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:14   3476] |        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
[03/14 23:51:15   3477] | -27.004|  -27.004|-6848.200|-6848.200|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:15   3477] |        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
[03/14 23:51:16   3478] | -27.004|  -27.004|-6848.041|-6848.041|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:16   3478] |        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
[03/14 23:51:16   3478] | -27.004|  -27.004|-6847.799|-6847.799|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:51:16   3478] |        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/14 23:51:17   3478] | -27.004|  -27.004|-6847.577|-6847.577|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:17   3478] |        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
[03/14 23:51:17   3478] | -27.004|  -27.004|-6847.400|-6847.400|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:17   3478] |        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
[03/14 23:51:17   3479] | -27.004|  -27.004|-6847.112|-6847.112|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:17   3479] |        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
[03/14 23:51:18   3479] | -27.004|  -27.004|-6846.942|-6846.942|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:18   3479] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/14 23:51:18   3480] | -27.004|  -27.004|-6846.738|-6846.738|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:18   3480] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/14 23:51:19   3480] | -27.004|  -27.004|-6845.927|-6845.927|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:19   3480] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/14 23:51:19   3481] | -27.004|  -27.004|-6845.680|-6845.680|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:19   3481] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/14 23:51:19   3481] | -27.004|  -27.004|-6845.372|-6845.372|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:19   3481] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/14 23:51:20   3482] | -27.004|  -27.004|-6845.087|-6845.087|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:20   3482] |        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/14 23:51:21   3482] | -27.004|  -27.004|-6844.927|-6844.927|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:21   3482] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/14 23:51:22   3483] | -27.004|  -27.004|-6844.673|-6844.673|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:22   3483] |        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/14 23:51:23   3484] | -27.004|  -27.004|-6844.222|-6844.222|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:23   3484] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/14 23:51:23   3485] | -27.004|  -27.004|-6844.007|-6844.007|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:51:23   3485] |        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/14 23:51:23   3485] | -27.004|  -27.004|-6843.780|-6843.780|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:23   3485] |        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/14 23:51:23   3485] | -27.004|  -27.004|-6843.588|-6843.588|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:23   3485] |        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/14 23:51:24   3486] | -27.004|  -27.004|-6843.005|-6843.005|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:24   3486] |        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/14 23:51:24   3486] | -27.004|  -27.004|-6842.827|-6842.827|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:24   3486] |        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
[03/14 23:51:26   3487] | -27.004|  -27.004|-6842.478|-6842.478|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:51:26   3487] |        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/14 23:51:26   3488] | -27.004|  -27.004|-6842.264|-6842.264|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:26   3488] |        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
[03/14 23:51:27   3488] | -27.004|  -27.004|-6841.278|-6841.278|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:27   3488] |        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/14 23:51:27   3488] | -27.004|  -27.004|-6841.208|-6841.208|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:27   3488] |        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/14 23:51:27   3489] | -27.004|  -27.004|-6841.009|-6841.009|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:27   3489] |        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/14 23:51:27   3489] | -27.004|  -27.004|-6840.722|-6840.722|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:27   3489] |        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/14 23:51:28   3490] | -27.004|  -27.004|-6840.336|-6840.336|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:28   3490] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/14 23:51:29   3491] | -27.004|  -27.004|-6839.709|-6839.709|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:29   3491] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/14 23:51:30   3492] | -27.004|  -27.004|-6839.530|-6839.530|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:51:30   3492] |        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/14 23:51:31   3493] | -27.004|  -27.004|-6838.846|-6838.846|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:31   3493] |        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/14 23:51:32   3494] | -27.004|  -27.004|-6838.543|-6838.543|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:32   3494] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/14 23:51:32   3494] | -27.004|  -27.004|-6838.274|-6838.274|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:32   3494] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/14 23:51:33   3495] | -27.004|  -27.004|-6837.967|-6837.967|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:33   3495] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/14 23:51:33   3495] | -27.004|  -27.004|-6837.689|-6837.689|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:33   3495] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/14 23:51:34   3496] | -27.004|  -27.004|-6837.422|-6837.422|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:51:34   3496] |        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
[03/14 23:51:35   3497] | -27.004|  -27.004|-6835.902|-6835.902|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:35   3497] |        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
[03/14 23:51:36   3498] | -27.004|  -27.004|-6835.723|-6835.723|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:36   3498] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/14 23:51:36   3498] | -27.004|  -27.004|-6835.675|-6835.675|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:36   3498] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/14 23:51:38   3499] | -27.004|  -27.004|-6835.256|-6835.256|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:38   3499] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/14 23:51:38   3500] | -27.004|  -27.004|-6834.853|-6834.853|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:38   3500] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/14 23:51:38   3500] | -27.004|  -27.004|-6834.401|-6834.401|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:38   3500] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/14 23:51:39   3501] | -27.004|  -27.004|-6834.242|-6834.242|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:39   3501] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/14 23:51:39   3501] | -27.004|  -27.004|-6833.865|-6833.865|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:39   3501] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/14 23:51:40   3501] | -27.004|  -27.004|-6833.769|-6833.769|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:51:40   3501] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/14 23:51:40   3502] | -27.004|  -27.004|-6833.266|-6833.266|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:40   3502] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/14 23:51:42   3503] | -27.004|  -27.004|-6832.900|-6832.900|    99.52%|   0:00:02.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:42   3503] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 23:51:42   3503] | -27.004|  -27.004|-6832.695|-6832.695|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:42   3503] |        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/14 23:51:42   3503] | -27.004|  -27.004|-6832.363|-6832.363|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:51:42   3503] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 23:51:42   3504] | -27.004|  -27.004|-6830.607|-6830.607|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:42   3504] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/14 23:51:42   3504] | -27.004|  -27.004|-6830.133|-6830.133|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:51:42   3504] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/14 23:51:42   3504] | -27.004|  -27.004|-6829.634|-6829.634|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:42   3504] |        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/14 23:51:43   3504] | -27.004|  -27.004|-6828.601|-6828.601|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:51:43   3504] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/14 23:51:43   3505] | -27.004|  -27.004|-6828.522|-6828.522|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:43   3505] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 23:51:43   3505] | -27.004|  -27.004|-6828.510|-6828.510|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:43   3505] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/14 23:51:43   3505] | -27.004|  -27.004|-6828.174|-6828.174|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:43   3505] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/14 23:51:43   3505] | -27.004|  -27.004|-6827.588|-6827.588|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:51:43   3505] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 23:51:44   3505] | -27.004|  -27.004|-6827.280|-6827.280|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:51:44   3505] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/14 23:51:45   3506] | -27.004|  -27.004|-6827.151|-6827.151|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:51:45   3506] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/14 23:51:45   3507] | -27.004|  -27.004|-6826.849|-6826.849|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:51:45   3507] |        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
[03/14 23:51:45   3507] | -27.004|  -27.004|-6826.474|-6826.474|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:51:45   3507] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 23:51:45   3507] | -27.004|  -27.004|-6826.305|-6826.305|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:45   3507] |        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
[03/14 23:51:45   3507] | -27.004|  -27.004|-6825.907|-6825.907|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:45   3507] |        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
[03/14 23:51:46   3508] | -27.004|  -27.004|-6825.628|-6825.628|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:46   3508] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/14 23:51:46   3508] | -27.004|  -27.004|-6825.616|-6825.616|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:46   3508] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/14 23:51:47   3508] | -27.004|  -27.004|-6825.245|-6825.245|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:47   3508] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/14 23:51:47   3509] | -27.004|  -27.004|-6825.192|-6825.192|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:47   3509] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 23:51:48   3510] | -27.004|  -27.004|-6824.557|-6824.557|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:48   3510] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/14 23:51:48   3510] | -27.004|  -27.004|-6824.368|-6824.368|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:51:48   3510] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/14 23:51:49   3511] | -27.004|  -27.004|-6823.991|-6823.991|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:49   3511] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/14 23:51:50   3511] | -27.004|  -27.004|-6823.865|-6823.865|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:50   3511] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/14 23:51:50   3511] | -27.004|  -27.004|-6823.211|-6823.211|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:50   3511] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 23:51:50   3512] | -27.004|  -27.004|-6823.108|-6823.108|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:50   3512] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/14 23:51:51   3513] | -27.004|  -27.004|-6823.040|-6823.040|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:51   3513] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/14 23:51:51   3513] | -27.004|  -27.004|-6823.037|-6823.037|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:51   3513] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/14 23:51:51   3513] | -27.004|  -27.004|-6822.967|-6822.967|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:51   3513] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
[03/14 23:51:51   3513] | -27.004|  -27.004|-6822.952|-6822.952|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:51   3513] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
[03/14 23:51:52   3513] | -27.004|  -27.004|-6822.901|-6822.901|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:51:52   3513] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/14 23:51:52   3513] | -27.004|  -27.004|-6822.456|-6822.456|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:52   3513] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/14 23:51:53   3514] | -27.004|  -27.004|-6822.176|-6822.176|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:53   3514] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
[03/14 23:51:53   3514] | -27.004|  -27.004|-6822.161|-6822.161|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:53   3514] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
[03/14 23:51:53   3515] | -27.004|  -27.004|-6818.718|-6818.718|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:51:53   3515] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/14 23:51:53   3515] | -27.004|  -27.004|-6818.435|-6818.435|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/14 23:51:53   3515] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
[03/14 23:51:53   3515] | -27.004|  -27.004|-6815.488|-6815.488|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:51:53   3515] |        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
[03/14 23:51:53   3515] | -27.004|  -27.004|-6815.439|-6815.439|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:53   3515] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
[03/14 23:51:54   3515] | -27.004|  -27.004|-6815.396|-6815.396|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:51:54   3515] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
[03/14 23:51:54   3516] | -27.004|  -27.004|-6815.366|-6815.366|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:54   3516] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/14 23:51:54   3516] | -27.004|  -27.004|-6815.111|-6815.111|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/14 23:51:54   3516] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_110_/E                            |
[03/14 23:51:54   3516] | -27.004|  -27.004|-6811.127|-6811.127|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:54   3516] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
[03/14 23:51:54   3516] | -27.004|  -27.004|-6810.941|-6810.941|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:51:54   3516] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
[03/14 23:51:55   3517] | -27.004|  -27.004|-6809.550|-6809.550|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:55   3517] |        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
[03/14 23:51:56   3517] | -27.004|  -27.004|-6807.887|-6807.887|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:56   3517] |        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
[03/14 23:51:56   3518] | -27.004|  -27.004|-6806.375|-6806.375|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:51:56   3518] |        |         |         |         |          |            |        |          |         | q13_reg_0_/D                                       |
[03/14 23:51:59   3521] | -27.004|  -27.004|-6806.052|-6806.052|    99.52%|   0:00:03.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:51:59   3521] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
[03/14 23:52:00   3521] | -27.004|  -27.004|-6805.042|-6805.042|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:52:00   3521] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
[03/14 23:52:00   3522] | -27.004|  -27.004|-6805.031|-6805.031|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:52:00   3522] |        |         |         |         |          |            |        |          |         | q7_reg_0_/D                                        |
[03/14 23:52:01   3523] | -27.004|  -27.004|-6800.598|-6800.598|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:52:01   3523] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
[03/14 23:52:02   3523] | -27.004|  -27.004|-6800.561|-6800.561|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:52:02   3523] |        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
[03/14 23:52:02   3524] | -27.004|  -27.004|-6798.388|-6798.388|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:52:02   3524] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
[03/14 23:52:03   3525] | -27.004|  -27.004|-6797.020|-6797.020|    99.52%|   0:00:01.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/14 23:52:03   3525] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_121_/D                          |
[03/14 23:52:03   3525] | -27.004|  -27.004|-6796.121|-6796.121|    99.52%|   0:00:00.0| 1986.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:52:03   3525] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
[03/14 23:52:05   3526] | -27.004|  -27.004|-6794.254|-6794.254|    99.52%|   0:00:02.0| 1988.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/14 23:52:05   3526] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_59_/D                           |
[03/14 23:52:06   3528] | -27.004|  -27.004|-6794.012|-6794.012|    99.52%|   0:00:01.0| 1988.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/14 23:52:06   3528] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_77_/D                           |
[03/14 23:52:07   3529] | -27.004|  -27.004|-6793.886|-6793.886|    99.52%|   0:00:01.0| 1988.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/14 23:52:07   3529] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_111_/D                          |
[03/14 23:52:07   3529] | -27.004|  -27.004|-6793.809|-6793.809|    99.52%|   0:00:00.0| 1988.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/14 23:52:07   3529] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_111_/D                          |
[03/14 23:52:09   3530] | -27.004|  -27.004|-6793.709|-6793.709|    99.52%|   0:00:02.0| 1988.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/14 23:52:09   3530] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_72_/D                           |
[03/14 23:52:09   3531] | -27.004|  -27.004|-6793.709|-6793.709|    99.52%|   0:00:00.0| 1988.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:52:09   3531] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:52:09   3531] 
[03/14 23:52:09   3531] *** Finish Core Optimize Step (cpu=0:02:37 real=0:02:37 mem=1988.7M) ***
[03/14 23:52:09   3531] 
[03/14 23:52:09   3531] *** Finished Optimize Step Cumulative (cpu=0:02:37 real=0:02:37 mem=1988.7M) ***
[03/14 23:52:09   3531] ** GigaOpt Optimizer WNS Slack -27.004 TNS Slack -6793.709 Density 99.52
[03/14 23:52:10   3531] *** Starting refinePlace (0:58:52 mem=2004.7M) ***
[03/14 23:52:10   3531] Total net bbox length = 1.179e+06 (5.632e+05 6.157e+05) (ext = 1.808e+05)
[03/14 23:52:10   3531] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 23:52:10   3531] default core: bins with density >  0.75 = 88.1 % ( 2952 / 3350 )
[03/14 23:52:10   3531] Density distribution unevenness ratio = 1.918%
[03/14 23:52:10   3531] RPlace IncrNP: Rollback Lev = -3
[03/14 23:52:10   3531] RPlace: Density =1.398889, incremental np is triggered.
[03/14 23:52:10   3532] nrCritNet: 1.65% ( 750 / 45383 ) cutoffSlk: -27009.0ps stdDelay: 14.2ps
[03/14 23:52:25   3547] default core: bins with density >  0.75 = 88.1 % ( 2953 / 3350 )
[03/14 23:52:25   3547] Density distribution unevenness ratio = 1.941%
[03/14 23:52:25   3547] RPlace postIncrNP: Density = 1.398889 -> 1.443333.
[03/14 23:52:25   3547] RPlace postIncrNP Info: Density distribution changes:
[03/14 23:52:25   3547] [1.10+      ] :	 175 (5.22%) -> 180 (5.37%)
[03/14 23:52:25   3547] [1.05 - 1.10] :	 139 (4.15%) -> 132 (3.94%)
[03/14 23:52:25   3547] [1.00 - 1.05] :	 571 (17.04%) -> 566 (16.90%)
[03/14 23:52:25   3547] [0.95 - 1.00] :	 1594 (47.58%) -> 1611 (48.09%)
[03/14 23:52:25   3547] [0.90 - 0.95] :	 323 (9.64%) -> 314 (9.37%)
[03/14 23:52:25   3547] [0.85 - 0.90] :	 103 (3.07%) -> 103 (3.07%)
[03/14 23:52:25   3547] [0.80 - 0.85] :	 33 (0.99%) -> 26 (0.78%)
[03/14 23:52:25   3547] [CPU] RefinePlace/IncrNP (cpu=0:00:15.8, real=0:00:15.0, mem=2188.1MB) @(0:58:52 - 0:59:08).
[03/14 23:52:25   3547] Move report: incrNP moves 82278 insts, mean move: 0.47 um, max move: 12.20 um
[03/14 23:52:25   3547] 	Max move on inst (core_instance/ofifo_inst/FE_USKC9213_CTS_47): (333.00, 436.60) --> (326.20, 442.00)
[03/14 23:52:25   3547] Move report: Timing Driven Placement moves 82278 insts, mean move: 0.47 um, max move: 12.20 um
[03/14 23:52:25   3547] 	Max move on inst (core_instance/ofifo_inst/FE_USKC9213_CTS_47): (333.00, 436.60) --> (326.20, 442.00)
[03/14 23:52:25   3547] 	Runtime: CPU: 0:00:15.9 REAL: 0:00:15.0 MEM: 2188.1MB
[03/14 23:52:25   3547] Starting refinePlace ...
[03/14 23:52:25   3547] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/14 23:52:25   3547] Type 'man IMPSP-2002' for more detail.
[03/14 23:52:25   3547] Total net bbox length = 1.173e+06 (5.619e+05 6.113e+05) (ext = 1.808e+05)
[03/14 23:52:25   3547] Runtime: CPU: 0:00:16.0 REAL: 0:00:15.0 MEM: 2188.1MB
[03/14 23:52:25   3547] [CPU] RefinePlace/total (cpu=0:00:16.0, real=0:00:15.0, mem=2188.1MB) @(0:58:52 - 0:59:08).
[03/14 23:52:25   3547] *** Finished refinePlace (0:59:08 mem=2188.1M) ***
[03/14 23:52:26   3548] Finished re-routing un-routed nets (0:00:00.0 2188.1M)
[03/14 23:52:26   3548] 
[03/14 23:52:27   3549] 
[03/14 23:52:27   3549] Density : 0.9952
[03/14 23:52:27   3549] Max route overflow : 0.0001
[03/14 23:52:27   3549] 
[03/14 23:52:27   3549] 
[03/14 23:52:27   3549] *** Finish Physical Update (cpu=0:00:18.3 real=0:00:18.0 mem=2188.1M) ***
[03/14 23:52:28   3550] ** GigaOpt Optimizer WNS Slack -27.004 TNS Slack -6793.874 Density 99.52
[03/14 23:52:28   3550] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:52:28   3550] Layer 3 has 228 constrained nets 
[03/14 23:52:28   3550] Layer 7 has 361 constrained nets 
[03/14 23:52:28   3550] **** End NDR-Layer Usage Statistics ****
[03/14 23:52:28   3550] 
[03/14 23:52:28   3550] *** Finish post-CTS Setup Fixing (cpu=0:02:57 real=0:02:57 mem=2188.1M) ***
[03/14 23:52:28   3550] 
[03/14 23:52:28   3550] End: GigaOpt Optimization in TNS mode
[03/14 23:52:28   3550] Info: 98 nets with fixed/cover wires excluded.
[03/14 23:52:28   3550] Info: 225 clock nets excluded from IPO operation.
[03/14 23:52:28   3550] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 23:52:28   3550] [PSP] Started earlyGlobalRoute kernel
[03/14 23:52:28   3550] [PSP] Initial Peak syMemory usage = 1829.9 MB
[03/14 23:52:28   3550] (I)       Reading DB...
[03/14 23:52:29   3551] (I)       congestionReportName   : 
[03/14 23:52:29   3551] (I)       buildTerm2TermWires    : 1
[03/14 23:52:29   3551] (I)       doTrackAssignment      : 1
[03/14 23:52:29   3551] (I)       dumpBookshelfFiles     : 0
[03/14 23:52:29   3551] (I)       numThreads             : 1
[03/14 23:52:29   3551] [NR-eagl] honorMsvRouteConstraint: false
[03/14 23:52:29   3551] (I)       honorPin               : false
[03/14 23:52:29   3551] (I)       honorPinGuide          : true
[03/14 23:52:29   3551] (I)       honorPartition         : false
[03/14 23:52:29   3551] (I)       allowPartitionCrossover: false
[03/14 23:52:29   3551] (I)       honorSingleEntry       : true
[03/14 23:52:29   3551] (I)       honorSingleEntryStrong : true
[03/14 23:52:29   3551] (I)       handleViaSpacingRule   : false
[03/14 23:52:29   3551] (I)       PDConstraint           : none
[03/14 23:52:29   3551] (I)       expBetterNDRHandling   : false
[03/14 23:52:29   3551] [NR-eagl] honorClockSpecNDR      : 0
[03/14 23:52:29   3551] (I)       routingEffortLevel     : 3
[03/14 23:52:29   3551] [NR-eagl] minRouteLayer          : 2
[03/14 23:52:29   3551] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 23:52:29   3551] (I)       numRowsPerGCell        : 1
[03/14 23:52:29   3551] (I)       speedUpLargeDesign     : 0
[03/14 23:52:29   3551] (I)       speedUpBlkViolationClean: 0
[03/14 23:52:29   3551] (I)       multiThreadingTA       : 0
[03/14 23:52:29   3551] (I)       blockedPinEscape       : 1
[03/14 23:52:29   3551] (I)       blkAwareLayerSwitching : 0
[03/14 23:52:29   3551] (I)       betterClockWireModeling: 1
[03/14 23:52:29   3551] (I)       punchThroughDistance   : 500.00
[03/14 23:52:29   3551] (I)       scenicBound            : 1.15
[03/14 23:52:29   3551] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 23:52:29   3551] (I)       source-to-sink ratio   : 0.00
[03/14 23:52:29   3551] (I)       targetCongestionRatioH : 1.00
[03/14 23:52:29   3551] (I)       targetCongestionRatioV : 1.00
[03/14 23:52:29   3551] (I)       layerCongestionRatio   : 0.70
[03/14 23:52:29   3551] (I)       m1CongestionRatio      : 0.10
[03/14 23:52:29   3551] (I)       m2m3CongestionRatio    : 0.70
[03/14 23:52:29   3551] (I)       localRouteEffort       : 1.00
[03/14 23:52:29   3551] (I)       numSitesBlockedByOneVia: 8.00
[03/14 23:52:29   3551] (I)       supplyScaleFactorH     : 1.00
[03/14 23:52:29   3551] (I)       supplyScaleFactorV     : 1.00
[03/14 23:52:29   3551] (I)       highlight3DOverflowFactor: 0.00
[03/14 23:52:29   3551] (I)       doubleCutViaModelingRatio: 0.00
[03/14 23:52:29   3551] (I)       blockTrack             : 
[03/14 23:52:29   3551] (I)       readTROption           : true
[03/14 23:52:29   3551] (I)       extraSpacingBothSide   : false
[03/14 23:52:29   3551] [NR-eagl] numTracksPerClockWire  : 0
[03/14 23:52:29   3551] (I)       routeSelectedNetsOnly  : false
[03/14 23:52:29   3551] (I)       before initializing RouteDB syMemory usage = 1903.4 MB
[03/14 23:52:29   3551] (I)       starting read tracks
[03/14 23:52:29   3551] (I)       build grid graph
[03/14 23:52:29   3551] (I)       build grid graph start
[03/14 23:52:29   3551] [NR-eagl] Layer1 has no routable track
[03/14 23:52:29   3551] [NR-eagl] Layer2 has single uniform track structure
[03/14 23:52:29   3551] [NR-eagl] Layer3 has single uniform track structure
[03/14 23:52:29   3551] [NR-eagl] Layer4 has single uniform track structure
[03/14 23:52:29   3551] [NR-eagl] Layer5 has single uniform track structure
[03/14 23:52:29   3551] [NR-eagl] Layer6 has single uniform track structure
[03/14 23:52:29   3551] [NR-eagl] Layer7 has single uniform track structure
[03/14 23:52:29   3551] [NR-eagl] Layer8 has single uniform track structure
[03/14 23:52:29   3551] (I)       build grid graph end
[03/14 23:52:29   3551] (I)       Layer1   numNetMinLayer=44794
[03/14 23:52:29   3551] (I)       Layer2   numNetMinLayer=0
[03/14 23:52:29   3551] (I)       Layer3   numNetMinLayer=228
[03/14 23:52:29   3551] (I)       Layer4   numNetMinLayer=0
[03/14 23:52:29   3551] (I)       Layer5   numNetMinLayer=0
[03/14 23:52:29   3551] (I)       Layer6   numNetMinLayer=0
[03/14 23:52:29   3551] (I)       Layer7   numNetMinLayer=361
[03/14 23:52:29   3551] (I)       Layer8   numNetMinLayer=0
[03/14 23:52:29   3551] (I)       numViaLayers=7
[03/14 23:52:29   3551] (I)       end build via table
[03/14 23:52:29   3551] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=2711 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 23:52:29   3551] [NR-eagl] numPreroutedNet = 98  numPreroutedWires = 16128
[03/14 23:52:29   3551] (I)       readDataFromPlaceDB
[03/14 23:52:29   3551] (I)       Read net information..
[03/14 23:52:29   3551] [NR-eagl] Read numTotalNets=45383  numIgnoredNets=98
[03/14 23:52:29   3551] (I)       Read testcase time = 0.020 seconds
[03/14 23:52:29   3551] 
[03/14 23:52:29   3551] (I)       totalPins=152381  totalGlobalPin=140525 (92.22%)
[03/14 23:52:29   3551] (I)       Model blockage into capacity
[03/14 23:52:29   3551] (I)       Read numBlocks=4397  numPreroutedWires=16128  numCapScreens=0
[03/14 23:52:29   3551] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 23:52:29   3551] (I)       blocked area on Layer2 : 716929599200  (15.97%)
[03/14 23:52:29   3551] (I)       blocked area on Layer3 : 625440673600  (13.93%)
[03/14 23:52:29   3551] (I)       blocked area on Layer4 : 622458955200  (13.86%)
[03/14 23:52:29   3551] (I)       blocked area on Layer5 : 2418928000  (0.05%)
[03/14 23:52:29   3551] (I)       blocked area on Layer6 : 2240299200  (0.05%)
[03/14 23:52:29   3551] (I)       blocked area on Layer7 : 328186800000  (7.31%)
[03/14 23:52:29   3551] (I)       blocked area on Layer8 : 0  (0.00%)
[03/14 23:52:29   3551] (I)       Modeling time = 0.170 seconds
[03/14 23:52:29   3551] 
[03/14 23:52:29   3551] (I)       Number of ignored nets = 98
[03/14 23:52:29   3551] (I)       Number of fixed nets = 98.  Ignored: Yes
[03/14 23:52:29   3551] (I)       Number of clock nets = 228.  Ignored: No
[03/14 23:52:29   3551] (I)       Number of analog nets = 0.  Ignored: Yes
[03/14 23:52:29   3551] (I)       Number of special nets = 0.  Ignored: Yes
[03/14 23:52:29   3551] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/14 23:52:29   3551] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/14 23:52:29   3551] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/14 23:52:29   3551] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/14 23:52:29   3551] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/14 23:52:29   3551] [NR-eagl] There are 130 clock nets ( 130 with NDR ).
[03/14 23:52:29   3551] (I)       Before initializing earlyGlobalRoute syMemory usage = 1903.4 MB
[03/14 23:52:29   3551] (I)       Layer1  viaCost=300.00
[03/14 23:52:29   3551] (I)       Layer2  viaCost=100.00
[03/14 23:52:29   3551] (I)       Layer3  viaCost=100.00
[03/14 23:52:29   3551] (I)       Layer4  viaCost=100.00
[03/14 23:52:29   3551] (I)       Layer5  viaCost=100.00
[03/14 23:52:29   3551] (I)       Layer6  viaCost=200.00
[03/14 23:52:29   3551] (I)       Layer7  viaCost=100.00
[03/14 23:52:29   3551] (I)       ---------------------Grid Graph Info--------------------
[03/14 23:52:29   3551] (I)       routing area        :  (0, 0) - (1840000, 2440000)
[03/14 23:52:29   3551] (I)       core area           :  (20000, 20000) - (1820000, 2420000)
[03/14 23:52:29   3551] (I)       Site Width          :   400  (dbu)
[03/14 23:52:29   3551] (I)       Row Height          :  3600  (dbu)
[03/14 23:52:29   3551] (I)       GCell Width         :  3600  (dbu)
[03/14 23:52:29   3551] (I)       GCell Height        :  3600  (dbu)
[03/14 23:52:29   3551] (I)       grid                :   511   678     8
[03/14 23:52:29   3551] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/14 23:52:29   3551] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/14 23:52:29   3551] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/14 23:52:29   3551] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/14 23:52:29   3551] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/14 23:52:29   3551] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/14 23:52:29   3551] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/14 23:52:29   3551] (I)       Total num of tracks :     0  4600  6099  4600  6099  4600  1525  1150
[03/14 23:52:29   3551] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/14 23:52:29   3551] (I)       --------------------------------------------------------
[03/14 23:52:29   3551] 
[03/14 23:52:29   3551] [NR-eagl] ============ Routing rule table ============
[03/14 23:52:29   3551] [NR-eagl] Rule id 0. Nets 130 
[03/14 23:52:29   3551] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/14 23:52:29   3551] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/14 23:52:29   3551] [NR-eagl] Rule id 1. Nets 45139 
[03/14 23:52:29   3551] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/14 23:52:29   3551] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/14 23:52:29   3551] [NR-eagl] ========================================
[03/14 23:52:29   3551] [NR-eagl] 
[03/14 23:52:29   3551] (I)       After initializing earlyGlobalRoute syMemory usage = 1917.3 MB
[03/14 23:52:29   3551] (I)       Loading and dumping file time : 0.78 seconds
[03/14 23:52:29   3551] (I)       ============= Initialization =============
[03/14 23:52:29   3551] (I)       total 2D Cap : 1508022 = (728322 H, 779700 V)
[03/14 23:52:29   3551] [NR-eagl] Layer group 1: route 361 net(s) in layer range [7, 8]
[03/14 23:52:29   3551] (I)       ============  Phase 1a Route ============
[03/14 23:52:29   3551] (I)       Phase 1a runs 0.01 seconds
[03/14 23:52:29   3551] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=64
[03/14 23:52:29   3551] (I)       Usage: 34538 = (10226 H, 24312 V) = (1.40% H, 3.12% V) = (1.841e+04um H, 4.376e+04um V)
[03/14 23:52:29   3551] (I)       
[03/14 23:52:29   3551] (I)       ============  Phase 1b Route ============
[03/14 23:52:29   3551] (I)       Phase 1b runs 0.00 seconds
[03/14 23:52:29   3551] (I)       Usage: 34544 = (10235 H, 24309 V) = (1.41% H, 3.12% V) = (1.842e+04um H, 4.376e+04um V)
[03/14 23:52:29   3551] (I)       
[03/14 23:52:29   3551] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 6.217920e+04um
[03/14 23:52:29   3551] (I)       ============  Phase 1c Route ============
[03/14 23:52:29   3551] (I)       Level2 Grid: 103 x 136
[03/14 23:52:29   3551] (I)       Phase 1c runs 0.01 seconds
[03/14 23:52:29   3551] (I)       Usage: 34546 = (10237 H, 24309 V) = (1.41% H, 3.12% V) = (1.843e+04um H, 4.376e+04um V)
[03/14 23:52:29   3551] (I)       
[03/14 23:52:29   3551] (I)       ============  Phase 1d Route ============
[03/14 23:52:29   3551] (I)       Phase 1d runs 0.00 seconds
[03/14 23:52:29   3551] (I)       Usage: 34546 = (10237 H, 24309 V) = (1.41% H, 3.12% V) = (1.843e+04um H, 4.376e+04um V)
[03/14 23:52:29   3551] (I)       
[03/14 23:52:29   3551] (I)       ============  Phase 1e Route ============
[03/14 23:52:29   3551] (I)       Phase 1e runs 0.00 seconds
[03/14 23:52:29   3551] (I)       Usage: 34546 = (10237 H, 24309 V) = (1.41% H, 3.12% V) = (1.843e+04um H, 4.376e+04um V)
[03/14 23:52:29   3551] (I)       
[03/14 23:52:29   3551] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 6.218280e+04um
[03/14 23:52:29   3551] [NR-eagl] 
[03/14 23:52:29   3551] (I)       dpBasedLA: time=0.02  totalOF=4113  totalVia=30987  totalWL=34546  total(Via+WL)=65533 
[03/14 23:52:29   3551] (I)       total 2D Cap : 5391402 = (2689112 H, 2702290 V)
[03/14 23:52:29   3551] [NR-eagl] Layer group 2: route 130 net(s) in layer range [3, 4]
[03/14 23:52:29   3551] (I)       ============  Phase 1a Route ============
[03/14 23:52:29   3551] (I)       Phase 1a runs 0.00 seconds
[03/14 23:52:29   3551] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/14 23:52:29   3551] (I)       Usage: 35754 = (10806 H, 24948 V) = (0.40% H, 0.92% V) = (1.945e+04um H, 4.491e+04um V)
[03/14 23:52:29   3551] (I)       
[03/14 23:52:29   3551] (I)       ============  Phase 1b Route ============
[03/14 23:52:29   3551] (I)       Phase 1b runs 0.00 seconds
[03/14 23:52:29   3551] (I)       Usage: 35754 = (10806 H, 24948 V) = (0.40% H, 0.92% V) = (1.945e+04um H, 4.491e+04um V)
[03/14 23:52:29   3551] (I)       
[03/14 23:52:29   3551] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.174400e+03um
[03/14 23:52:29   3551] (I)       ============  Phase 1c Route ============
[03/14 23:52:29   3551] (I)       Level2 Grid: 103 x 136
[03/14 23:52:29   3551] (I)       Phase 1c runs 0.01 seconds
[03/14 23:52:29   3551] (I)       Usage: 35754 = (10806 H, 24948 V) = (0.40% H, 0.92% V) = (1.945e+04um H, 4.491e+04um V)
[03/14 23:52:29   3551] (I)       
[03/14 23:52:29   3551] (I)       ============  Phase 1d Route ============
[03/14 23:52:29   3551] (I)       Phase 1d runs 0.00 seconds
[03/14 23:52:29   3551] (I)       Usage: 35754 = (10806 H, 24948 V) = (0.40% H, 0.92% V) = (1.945e+04um H, 4.491e+04um V)
[03/14 23:52:29   3551] (I)       
[03/14 23:52:29   3551] (I)       ============  Phase 1e Route ============
[03/14 23:52:29   3551] (I)       Phase 1e runs 0.00 seconds
[03/14 23:52:29   3551] (I)       Usage: 35754 = (10806 H, 24948 V) = (0.40% H, 0.92% V) = (1.945e+04um H, 4.491e+04um V)
[03/14 23:52:29   3551] (I)       
[03/14 23:52:29   3551] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.174400e+03um
[03/14 23:52:29   3551] [NR-eagl] 
[03/14 23:52:29   3551] (I)       dpBasedLA: time=0.01  totalOF=4132  totalVia=694  totalWL=1208  total(Via+WL)=1902 
[03/14 23:52:29   3551] (I)       total 2D Cap : 15767376 = (6532309 H, 9235067 V)
[03/14 23:52:29   3551] [NR-eagl] Layer group 3: route 44778 net(s) in layer range [2, 8]
[03/14 23:52:29   3551] (I)       ============  Phase 1a Route ============
[03/14 23:52:30   3552] (I)       Phase 1a runs 0.12 seconds
[03/14 23:52:30   3552] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/14 23:52:30   3552] (I)       Usage: 676430 = (321449 H, 354981 V) = (4.92% H, 3.84% V) = (5.786e+05um H, 6.390e+05um V)
[03/14 23:52:30   3552] (I)       
[03/14 23:52:30   3552] (I)       ============  Phase 1b Route ============
[03/14 23:52:30   3552] (I)       Phase 1b runs 0.03 seconds
[03/14 23:52:30   3552] (I)       Usage: 676442 = (321449 H, 354993 V) = (4.92% H, 3.84% V) = (5.786e+05um H, 6.390e+05um V)
[03/14 23:52:30   3552] (I)       
[03/14 23:52:30   3552] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.02% V. EstWL: 1.153238e+06um
[03/14 23:52:30   3552] (I)       ============  Phase 1c Route ============
[03/14 23:52:30   3552] (I)       Level2 Grid: 103 x 136
[03/14 23:52:30   3552] (I)       Phase 1c runs 0.03 seconds
[03/14 23:52:30   3552] (I)       Usage: 676444 = (321449 H, 354995 V) = (4.92% H, 3.84% V) = (5.786e+05um H, 6.390e+05um V)
[03/14 23:52:30   3552] (I)       
[03/14 23:52:30   3552] (I)       ============  Phase 1d Route ============
[03/14 23:52:30   3552] (I)       Phase 1d runs 0.06 seconds
[03/14 23:52:30   3552] (I)       Usage: 676447 = (321449 H, 354998 V) = (4.92% H, 3.84% V) = (5.786e+05um H, 6.390e+05um V)
[03/14 23:52:30   3552] (I)       
[03/14 23:52:30   3552] (I)       ============  Phase 1e Route ============
[03/14 23:52:30   3552] (I)       Phase 1e runs 0.01 seconds
[03/14 23:52:30   3552] (I)       Usage: 676447 = (321449 H, 354998 V) = (4.92% H, 3.84% V) = (5.786e+05um H, 6.390e+05um V)
[03/14 23:52:30   3552] (I)       
[03/14 23:52:30   3552] [NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 1.153247e+06um
[03/14 23:52:30   3552] [NR-eagl] 
[03/14 23:52:30   3552] (I)       dpBasedLA: time=0.19  totalOF=16310  totalVia=294383  totalWL=640687  total(Via+WL)=935070 
[03/14 23:52:30   3552] (I)       ============  Phase 1l Route ============
[03/14 23:52:30   3552] (I)       Total Global Routing Runtime: 0.88 seconds
[03/14 23:52:30   3552] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/14 23:52:30   3552] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/14 23:52:30   3552] (I)       
[03/14 23:52:30   3552] (I)       ============= track Assignment ============
[03/14 23:52:30   3552] (I)       extract Global 3D Wires
[03/14 23:52:30   3552] (I)       Extract Global WL : time=0.02
[03/14 23:52:30   3552] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/14 23:52:30   3552] (I)       Initialization real time=0.05 seconds
[03/14 23:52:31   3553] (I)       Kernel real time=0.45 seconds
[03/14 23:52:31   3553] (I)       End Greedy Track Assignment
[03/14 23:52:31   3553] [NR-eagl] Layer1(M1)(F) length: 8.600000e+00um, number of vias: 156715
[03/14 23:52:31   3553] [NR-eagl] Layer2(M2)(V) length: 2.193072e+05um, number of vias: 196861
[03/14 23:52:31   3553] [NR-eagl] Layer3(M3)(H) length: 3.208220e+05um, number of vias: 35450
[03/14 23:52:31   3553] [NR-eagl] Layer4(M4)(V) length: 1.961010e+05um, number of vias: 15736
[03/14 23:52:31   3553] [NR-eagl] Layer5(M5)(H) length: 2.485992e+05um, number of vias: 7670
[03/14 23:52:31   3553] [NR-eagl] Layer6(M6)(V) length: 1.987660e+05um, number of vias: 4510
[03/14 23:52:31   3553] [NR-eagl] Layer7(M7)(H) length: 3.152580e+04um, number of vias: 5281
[03/14 23:52:31   3553] [NR-eagl] Layer8(M8)(V) length: 5.773815e+04um, number of vias: 0
[03/14 23:52:31   3553] [NR-eagl] Total length: 1.272868e+06um, number of vias: 422223
[03/14 23:52:31   3554] [NR-eagl] End Peak syMemory usage = 1809.0 MB
[03/14 23:52:31   3554] [NR-eagl] Early Global Router Kernel+IO runtime : 3.13 seconds
[03/14 23:52:31   3554] Extraction called for design 'fullchip' of instances=148319 and nets=46959 using extraction engine 'preRoute' .
[03/14 23:52:31   3554] PreRoute RC Extraction called for design fullchip.
[03/14 23:52:31   3554] RC Extraction called in multi-corner(2) mode.
[03/14 23:52:32   3554] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:52:32   3554] RCMode: PreRoute
[03/14 23:52:32   3554]       RC Corner Indexes            0       1   
[03/14 23:52:32   3554] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:52:32   3554] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:52:32   3554] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:52:32   3554] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:52:32   3554] Shrink Factor                : 1.00000
[03/14 23:52:32   3554] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:52:32   3554] Using capacitance table file ...
[03/14 23:52:32   3554] Updating RC grid for preRoute extraction ...
[03/14 23:52:32   3554] Initializing multi-corner capacitance tables ... 
[03/14 23:52:32   3554] Initializing multi-corner resistance tables ...
[03/14 23:52:32   3554] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1801.777M)
[03/14 23:52:33   3556] Compute RC Scale Done ...
[03/14 23:52:33   3556] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 23:52:33   3556] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/14 23:52:33   3556] 
[03/14 23:52:33   3556] ** np local hotspot detection info verbose **
[03/14 23:52:33   3556] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/14 23:52:33   3556] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/14 23:52:33   3556] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/14 23:52:33   3556] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/14 23:52:33   3556] 
[03/14 23:52:34   3556] #################################################################################
[03/14 23:52:34   3556] # Design Stage: PreRoute
[03/14 23:52:34   3556] # Design Name: fullchip
[03/14 23:52:34   3556] # Design Mode: 65nm
[03/14 23:52:34   3556] # Analysis Mode: MMMC Non-OCV 
[03/14 23:52:34   3556] # Parasitics Mode: No SPEF/RCDB
[03/14 23:52:34   3556] # Signoff Settings: SI Off 
[03/14 23:52:34   3556] #################################################################################
[03/14 23:52:35   3558] AAE_INFO: 1 threads acquired from CTE.
[03/14 23:52:35   3558] Calculate delays in BcWc mode...
[03/14 23:52:36   3558] Topological Sorting (CPU = 0:00:00.1, MEM = 1857.0M, InitMEM = 1857.0M)
[03/14 23:52:43   3565] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:52:43   3565] End delay calculation. (MEM=1911.95 CPU=0:00:07.2 REAL=0:00:07.0)
[03/14 23:52:43   3565] *** CDM Built up (cpu=0:00:09.5  real=0:00:09.0  mem= 1912.0M) ***
[03/14 23:52:44   3566] Begin: GigaOpt postEco DRV Optimization
[03/14 23:52:44   3566] Info: 98 nets with fixed/cover wires excluded.
[03/14 23:52:44   3566] Info: 225 clock nets excluded from IPO operation.
[03/14 23:52:44   3566] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:52:44   3566] #spOpts: N=65 mergeVia=F 
[03/14 23:52:44   3566] Core basic site is core
[03/14 23:52:44   3566] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:52:49   3571] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:52:49   3571] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/14 23:52:49   3571] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:52:49   3571] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/14 23:52:49   3571] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:52:49   3571] DEBUG: @coeDRVCandCache::init.
[03/14 23:52:50   3572] Info: violation cost 0.282174 (cap = 0.017095, tran = 0.265079, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:52:50   3572] |     2   |     5   |     1   |      1  |     0   |     0   |     0   |     0   | -26.80 |          0|          0|          0|  99.52  |            |           |
[03/14 23:52:50   3572] Info: violation cost 0.282174 (cap = 0.017095, tran = 0.265079, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 23:52:50   3572] |     2   |     5   |     1   |      1  |     0   |     0   |     0   |     0   | -26.80 |          0|          0|          0|  99.52  |   0:00:00.0|    1969.2M|
[03/14 23:52:50   3572] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 23:52:50   3572] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:52:50   3572] Layer 3 has 228 constrained nets 
[03/14 23:52:50   3572] Layer 7 has 300 constrained nets 
[03/14 23:52:50   3572] **** End NDR-Layer Usage Statistics ****
[03/14 23:52:50   3572] 
[03/14 23:52:50   3572] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1969.2M) ***
[03/14 23:52:50   3572] 
[03/14 23:52:50   3572] DEBUG: @coeDRVCandCache::cleanup.
[03/14 23:52:50   3572] End: GigaOpt postEco DRV Optimization
[03/14 23:52:50   3572] GigaOpt: WNS changes after routing: -27.004 -> -26.797 (bump = -0.207)
[03/14 23:52:50   3572] Begin: GigaOpt postEco optimization
[03/14 23:52:50   3572] Info: 98 nets with fixed/cover wires excluded.
[03/14 23:52:50   3572] Info: 225 clock nets excluded from IPO operation.
[03/14 23:52:50   3572] PhyDesignGrid: maxLocalDensity 1.00
[03/14 23:52:50   3572] #spOpts: N=65 mergeVia=F 
[03/14 23:52:53   3575] *info: 225 clock nets excluded
[03/14 23:52:53   3575] *info: 2 special nets excluded.
[03/14 23:52:53   3575] *info: 1551 no-driver nets excluded.
[03/14 23:52:53   3575] *info: 98 nets with fixed/cover wires excluded.
[03/14 23:52:54   3577] ** GigaOpt Optimizer WNS Slack -26.797 TNS Slack -6820.119 Density 99.52
[03/14 23:52:54   3577] Optimizer WNS Pass 0
[03/14 23:52:55   3577] Active Path Group: reg2reg  
[03/14 23:52:55   3577] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:52:55   3577] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:52:55   3577] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:52:55   3577] | -26.797|  -26.797|-6820.119|-6820.119|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:52:55   3578] | -26.787|  -26.787|-6818.779|-6818.779|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:52:56   3578] | -26.784|  -26.784|-6819.295|-6819.295|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:52:56   3579] | -26.776|  -26.776|-6818.242|-6818.242|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:52:57   3579] | -26.765|  -26.765|-6818.062|-6818.062|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:53:02   3584] | -26.759|  -26.759|-6817.712|-6817.712|    99.52%|   0:00:05.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:53:03   3585] | -26.759|  -26.759|-6817.508|-6817.508|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:53:03   3585] | -26.759|  -26.759|-6817.478|-6817.478|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:53:03   3585] | -26.759|  -26.759|-6817.479|-6817.479|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:53:03   3585] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:53:03   3585] 
[03/14 23:53:03   3585] *** Finish Core Optimize Step (cpu=0:00:08.2 real=0:00:08.0 mem=2003.5M) ***
[03/14 23:53:03   3585] 
[03/14 23:53:03   3585] *** Finished Optimize Step Cumulative (cpu=0:00:08.3 real=0:00:08.0 mem=2003.5M) ***
[03/14 23:53:03   3585] ** GigaOpt Optimizer WNS Slack -26.759 TNS Slack -6817.479 Density 99.52
[03/14 23:53:03   3586] *** Starting refinePlace (0:59:46 mem=2003.5M) ***
[03/14 23:53:03   3586] Total net bbox length = 1.177e+06 (5.620e+05 6.146e+05) (ext = 1.808e+05)
[03/14 23:53:04   3586] Starting refinePlace ...
[03/14 23:53:04   3586] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/14 23:53:04   3586] Type 'man IMPSP-2002' for more detail.
[03/14 23:53:04   3586] Total net bbox length = 1.177e+06 (5.620e+05 6.146e+05) (ext = 1.808e+05)
[03/14 23:53:04   3586] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2003.5MB
[03/14 23:53:04   3586] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2003.5MB) @(0:59:46 - 0:59:46).
[03/14 23:53:04   3586] *** Finished refinePlace (0:59:46 mem=2003.5M) ***
[03/14 23:53:04   3586] Finished re-routing un-routed nets (0:00:00.0 2003.5M)
[03/14 23:53:04   3586] 
[03/14 23:53:04   3587] 
[03/14 23:53:04   3587] Density : 0.9952
[03/14 23:53:04   3587] Max route overflow : 0.0001
[03/14 23:53:04   3587] 
[03/14 23:53:04   3587] 
[03/14 23:53:04   3587] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2003.5M) ***
[03/14 23:53:05   3587] ** GigaOpt Optimizer WNS Slack -26.759 TNS Slack -6817.479 Density 99.52
[03/14 23:53:05   3587] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:53:05   3587] Layer 3 has 228 constrained nets 
[03/14 23:53:05   3587] Layer 7 has 300 constrained nets 
[03/14 23:53:05   3587] **** End NDR-Layer Usage Statistics ****
[03/14 23:53:05   3587] 
[03/14 23:53:05   3587] *** Finish post-CTS Setup Fixing (cpu=0:00:10.7 real=0:00:11.0 mem=2003.5M) ***
[03/14 23:53:05   3587] 
[03/14 23:53:05   3587] End: GigaOpt postEco optimization
[03/14 23:53:05   3587] GigaOpt: WNS changes after postEco optimization: -27.004 -> -26.759 (bump = -0.245)
[03/14 23:53:05   3587] GigaOpt: Skipping nonLegal postEco optimization
[03/14 23:53:05   3588] Design TNS changes after trial route: -6793.774 -> -6817.379
[03/14 23:53:05   3588] Begin: GigaOpt TNS recovery
[03/14 23:53:05   3588] Info: 98 nets with fixed/cover wires excluded.
[03/14 23:53:05   3588] Info: 225 clock nets excluded from IPO operation.
[03/14 23:53:05   3588] PhyDesignGrid: maxLocalDensity 1.00
[03/14 23:53:05   3588] #spOpts: N=65 
[03/14 23:53:08   3591] *info: 225 clock nets excluded
[03/14 23:53:08   3591] *info: 2 special nets excluded.
[03/14 23:53:08   3591] *info: 1551 no-driver nets excluded.
[03/14 23:53:08   3591] *info: 98 nets with fixed/cover wires excluded.
[03/14 23:53:09   3592] ** GigaOpt Optimizer WNS Slack -26.759 TNS Slack -6817.479 Density 99.52
[03/14 23:53:10   3592] Optimizer TNS Opt
[03/14 23:53:10   3592] Active Path Group: reg2reg  
[03/14 23:53:10   3592] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:53:10   3592] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:53:10   3592] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:53:10   3592] | -26.759|  -26.759|-6817.479|-6817.479|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:53:14   3596] | -26.759|  -26.759|-6817.225|-6817.225|    99.52%|   0:00:04.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
[03/14 23:53:15   3597] | -26.759|  -26.759|-6817.207|-6817.207|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:53:15   3597] | -26.759|  -26.759|-6817.195|-6817.195|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/14 23:53:15   3597] | -26.759|  -26.759|-6817.043|-6817.043|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_15_/D |
[03/14 23:53:16   3598] | -26.759|  -26.759|-6816.427|-6816.427|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_14_/D |
[03/14 23:53:17   3599] | -26.759|  -26.759|-6816.427|-6816.427|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
[03/14 23:53:17   3599] | -26.759|  -26.759|-6816.392|-6816.392|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
[03/14 23:53:17   3599] | -26.759|  -26.759|-6816.375|-6816.375|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_13_/D |
[03/14 23:53:18   3600] | -26.760|  -26.760|-6816.370|-6816.370|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
[03/14 23:53:18   3600] | -26.760|  -26.760|-6816.359|-6816.359|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
[03/14 23:53:18   3600] | -26.761|  -26.761|-6816.358|-6816.358|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_6_/D  |
[03/14 23:53:18   3600] | -26.761|  -26.761|-6816.339|-6816.339|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
[03/14 23:53:18   3601] | -26.761|  -26.761|-6816.333|-6816.333|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
[03/14 23:53:19   3601] | -26.761|  -26.761|-6816.311|-6816.311|    99.52%|   0:00:01.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_6_/D  |
[03/14 23:53:19   3601] | -26.761|  -26.761|-6816.299|-6816.299|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
[03/14 23:53:19   3601] | -26.761|  -26.761|-6816.256|-6816.256|    99.52%|   0:00:00.0| 2003.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_5_/D  |
[03/14 23:53:19   3602] | -26.761|  -26.761|-6816.246|-6816.246|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
[03/14 23:53:20   3602] | -26.761|  -26.761|-6816.239|-6816.239|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
[03/14 23:53:20   3602] | -26.761|  -26.761|-6816.239|-6816.239|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
[03/14 23:53:21   3603] | -26.761|  -26.761|-6816.151|-6816.151|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/14 23:53:21   3603] | -26.761|  -26.761|-6816.026|-6816.026|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
[03/14 23:53:21   3603] | -26.761|  -26.761|-6816.013|-6816.013|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
[03/14 23:53:22   3604] | -26.761|  -26.761|-6815.835|-6815.835|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/14 23:53:23   3605] | -26.761|  -26.761|-6813.408|-6813.408|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:53:23   3605] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:53:24   3605] | -26.761|  -26.761|-6813.094|-6813.094|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:53:24   3605] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/14 23:53:25   3606] | -26.761|  -26.761|-6813.054|-6813.054|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:53:25   3606] |        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/14 23:53:25   3606] | -26.761|  -26.761|-6812.747|-6812.747|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:25   3606] |        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
[03/14 23:53:26   3607] | -26.761|  -26.761|-6812.721|-6812.721|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:26   3607] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/14 23:53:26   3607] | -26.761|  -26.761|-6812.698|-6812.698|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:53:26   3607] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/14 23:53:26   3608] | -26.761|  -26.761|-6812.680|-6812.680|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:53:26   3608] |        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
[03/14 23:53:27   3608] | -26.761|  -26.761|-6810.209|-6810.209|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:27   3608] |        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
[03/14 23:53:28   3609] | -26.761|  -26.761|-6809.694|-6809.694|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:53:28   3609] |        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
[03/14 23:53:29   3609] | -26.761|  -26.761|-6809.075|-6809.075|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:53:29   3609] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/14 23:53:29   3609] | -26.761|  -26.761|-6809.060|-6809.060|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:53:29   3609] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/14 23:53:29   3610] | -26.761|  -26.761|-6806.822|-6806.822|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:29   3610] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/14 23:53:30   3611] | -26.761|  -26.761|-6806.271|-6806.271|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:30   3611] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/14 23:53:30   3611] | -26.761|  -26.761|-6806.255|-6806.255|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:30   3611] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/14 23:53:30   3611] | -26.761|  -26.761|-6806.239|-6806.239|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:30   3611] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/14 23:53:31   3611] | -26.761|  -26.761|-6806.204|-6806.204|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:53:31   3611] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/14 23:53:31   3612] | -26.761|  -26.761|-6806.156|-6806.156|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:53:31   3612] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/14 23:53:32   3613] | -26.761|  -26.761|-6805.934|-6805.934|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:53:32   3613] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/14 23:53:33   3614] | -26.761|  -26.761|-6805.821|-6805.821|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:33   3614] |        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
[03/14 23:53:33   3614] | -26.761|  -26.761|-6805.762|-6805.762|    99.52%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:33   3614] |        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
[03/14 23:53:34   3614] | -26.761|  -26.761|-6805.689|-6805.689|    99.52%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:34   3614] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/14 23:53:35   3615] | -26.761|  -26.761|-6805.672|-6805.672|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:53:35   3615] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/14 23:53:35   3616] | -26.761|  -26.761|-6805.557|-6805.557|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:35   3616] |        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
[03/14 23:53:36   3616] | -26.761|  -26.761|-6804.956|-6804.956|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:53:36   3616] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/14 23:53:36   3617] | -26.761|  -26.761|-6804.921|-6804.921|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:53:36   3617] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/14 23:53:37   3617] | -26.761|  -26.761|-6804.818|-6804.818|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:37   3617] |        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/14 23:53:37   3617] | -26.761|  -26.761|-6804.709|-6804.709|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:37   3617] |        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/14 23:53:38   3618] | -26.761|  -26.761|-6804.673|-6804.673|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:38   3618] |        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/14 23:53:38   3618] | -26.761|  -26.761|-6804.626|-6804.626|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:53:38   3618] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/14 23:53:39   3619] | -26.761|  -26.761|-6804.310|-6804.310|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:53:39   3619] |        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
[03/14 23:53:39   3619] | -26.761|  -26.761|-6804.204|-6804.204|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:53:39   3619] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/14 23:53:40   3619] | -26.761|  -26.761|-6804.132|-6804.132|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:53:40   3619] |        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/14 23:53:40   3620] | -26.761|  -26.761|-6804.096|-6804.096|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:40   3620] |        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
[03/14 23:53:40   3620] | -26.761|  -26.761|-6804.027|-6804.027|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:53:40   3620] |        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
[03/14 23:53:41   3620] | -26.761|  -26.761|-6803.677|-6803.677|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:41   3620] |        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/14 23:53:41   3621] | -26.761|  -26.761|-6803.334|-6803.334|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:41   3621] |        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
[03/14 23:53:42   3621] | -26.761|  -26.761|-6803.276|-6803.276|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:42   3621] |        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
[03/14 23:53:42   3621] | -26.761|  -26.761|-6803.228|-6803.228|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:53:42   3621] |        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
[03/14 23:53:42   3622] | -26.761|  -26.761|-6803.080|-6803.080|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:53:42   3622] |        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
[03/14 23:53:43   3622] | -26.761|  -26.761|-6803.043|-6803.043|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_8_/D          |
[03/14 23:53:44   3623] | -26.761|  -26.761|-6802.893|-6802.893|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:53:44   3623] |        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
[03/14 23:53:44   3623] | -26.761|  -26.761|-6802.873|-6802.873|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:53:44   3623] |        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
[03/14 23:53:44   3623] | -26.761|  -26.761|-6802.783|-6802.783|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:53:44   3623] |        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
[03/14 23:53:45   3623] | -26.761|  -26.761|-6802.693|-6802.693|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:53:45   3623] |        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
[03/14 23:53:45   3624] | -26.761|  -26.761|-6802.518|-6802.518|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:45   3624] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 23:53:46   3624] | -26.761|  -26.761|-6802.499|-6802.499|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:46   3624] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 23:53:46   3624] | -26.761|  -26.761|-6802.425|-6802.425|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:53:46   3624] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/14 23:53:47   3625] | -26.761|  -26.761|-6802.332|-6802.332|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:47   3625] |        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/14 23:53:47   3625] | -26.761|  -26.761|-6801.788|-6801.788|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:47   3625] |        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
[03/14 23:53:48   3625] | -26.761|  -26.761|-6801.710|-6801.710|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:53:48   3625] |        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/14 23:53:48   3626] | -26.761|  -26.761|-6801.399|-6801.399|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:48   3626] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/14 23:53:48   3626] | -26.761|  -26.761|-6801.380|-6801.380|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:48   3626] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/14 23:53:48   3626] | -26.761|  -26.761|-6801.344|-6801.344|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:48   3626] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/14 23:53:49   3626] | -26.761|  -26.761|-6801.284|-6801.284|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:53:49   3626] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/14 23:53:50   3627] | -26.761|  -26.761|-6801.245|-6801.245|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:50   3627] |        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
[03/14 23:53:50   3627] | -26.761|  -26.761|-6801.167|-6801.167|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:53:50   3627] |        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/14 23:53:51   3628] | -26.761|  -26.761|-6801.095|-6801.095|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:51   3628] |        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
[03/14 23:53:51   3628] | -26.761|  -26.761|-6801.074|-6801.074|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:51   3628] |        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
[03/14 23:53:52   3628] | -26.761|  -26.761|-6800.954|-6800.954|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:53:52   3628] |        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 23:53:52   3629] | -26.761|  -26.761|-6800.914|-6800.914|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:53:52   3629] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/14 23:53:53   3629] | -26.761|  -26.761|-6800.804|-6800.804|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:53:53   3629] |        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
[03/14 23:53:53   3629] | -26.761|  -26.761|-6800.740|-6800.740|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:53:53   3629] |        |         |         |         |          |            |        |          |         | q7_reg_9_/D                                        |
[03/14 23:53:54   3630] | -26.761|  -26.761|-6800.601|-6800.601|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:53:54   3630] |        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/14 23:53:54   3630] | -26.761|  -26.761|-6800.480|-6800.480|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:54   3630] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/14 23:53:54   3630] | -26.761|  -26.761|-6800.387|-6800.387|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:53:54   3630] |        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
[03/14 23:53:55   3631] | -26.761|  -26.761|-6800.250|-6800.250|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:55   3631] |        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/14 23:53:56   3631] | -26.761|  -26.761|-6800.121|-6800.121|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:53:56   3631] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/14 23:53:57   3632] | -26.761|  -26.761|-6800.102|-6800.102|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:53:57   3632] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/14 23:53:58   3632] | -26.761|  -26.761|-6800.003|-6800.003|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:53:58   3632] |        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/14 23:53:58   3633] | -26.761|  -26.761|-6799.916|-6799.916|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:53:58   3633] |        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
[03/14 23:53:58   3633] | -26.761|  -26.761|-6799.860|-6799.860|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:53:58   3633] |        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
[03/14 23:53:59   3633] | -26.761|  -26.761|-6799.454|-6799.454|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:53:59   3633] |        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 23:53:59   3633] | -26.761|  -26.761|-6799.420|-6799.420|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:53:59   3633] |        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/14 23:53:59   3634] | -26.761|  -26.761|-6799.206|-6799.206|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:53:59   3634] |        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
[03/14 23:54:00   3634] | -26.761|  -26.761|-6799.098|-6799.098|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:00   3634] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/14 23:54:00   3635] | -26.761|  -26.761|-6799.046|-6799.046|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:00   3635] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/14 23:54:01   3635] | -26.761|  -26.761|-6798.992|-6798.992|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:01   3635] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/14 23:54:01   3635] | -26.761|  -26.761|-6798.924|-6798.924|    99.53%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:01   3635] |        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
[03/14 23:54:02   3636] | -26.761|  -26.761|-6798.867|-6798.867|    99.53%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:02   3636] |        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/14 23:54:02   3636] | -26.761|  -26.761|-6798.732|-6798.732|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:02   3636] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/14 23:54:02   3636] | -26.761|  -26.761|-6798.714|-6798.714|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:02   3636] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/14 23:54:03   3636] | -26.761|  -26.761|-6798.607|-6798.607|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:03   3636] |        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
[03/14 23:54:03   3637] | -26.761|  -26.761|-6798.553|-6798.553|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:03   3637] |        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
[03/14 23:54:04   3637] | -26.761|  -26.761|-6798.448|-6798.448|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:54:04   3637] |        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/14 23:54:04   3638] | -26.761|  -26.761|-6798.375|-6798.375|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:04   3638] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/14 23:54:04   3638] | -26.761|  -26.761|-6798.208|-6798.208|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:04   3638] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/14 23:54:05   3638] | -26.761|  -26.761|-6798.081|-6798.081|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:54:05   3638] |        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/14 23:54:05   3639] | -26.761|  -26.761|-6797.935|-6797.935|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:05   3639] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/14 23:54:05   3639] | -26.761|  -26.761|-6797.896|-6797.896|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:05   3639] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/14 23:54:06   3639] | -26.761|  -26.761|-6797.746|-6797.746|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:06   3639] |        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/14 23:54:06   3640] | -26.761|  -26.761|-6797.229|-6797.229|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:54:06   3640] |        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/14 23:54:07   3640] | -26.761|  -26.761|-6796.545|-6796.545|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:07   3640] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/14 23:54:07   3640] | -26.761|  -26.761|-6796.154|-6796.154|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:07   3640] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/14 23:54:07   3640] | -26.761|  -26.761|-6796.125|-6796.125|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:07   3640] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/14 23:54:08   3641] | -26.761|  -26.761|-6795.883|-6795.883|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:08   3641] |        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
[03/14 23:54:08   3641] | -26.761|  -26.761|-6795.778|-6795.778|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:08   3641] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/14 23:54:08   3642] | -26.761|  -26.761|-6795.740|-6795.740|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:54:08   3642] |        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
[03/14 23:54:09   3642] | -26.761|  -26.761|-6795.705|-6795.705|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:09   3642] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/14 23:54:10   3643] | -26.761|  -26.761|-6795.494|-6795.494|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:10   3643] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/14 23:54:10   3643] | -26.761|  -26.761|-6795.475|-6795.475|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:10   3643] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/14 23:54:11   3643] | -26.761|  -26.761|-6795.323|-6795.323|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:11   3643] |        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
[03/14 23:54:11   3644] | -26.761|  -26.761|-6795.250|-6795.250|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:11   3644] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/14 23:54:12   3644] | -26.761|  -26.761|-6795.189|-6795.189|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:54:12   3644] |        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/14 23:54:12   3644] | -26.761|  -26.761|-6794.993|-6794.993|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:12   3644] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/14 23:54:12   3644] | -26.761|  -26.761|-6794.937|-6794.937|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:12   3644] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/14 23:54:13   3645] | -26.761|  -26.761|-6794.765|-6794.765|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:13   3645] |        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/14 23:54:13   3645] | -26.761|  -26.761|-6794.596|-6794.596|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:13   3645] |        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
[03/14 23:54:14   3646] | -26.761|  -26.761|-6793.525|-6793.525|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:54:14   3646] |        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
[03/14 23:54:14   3646] | -26.761|  -26.761|-6793.371|-6793.371|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:14   3646] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/14 23:54:14   3646] | -26.761|  -26.761|-6793.353|-6793.353|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:14   3646] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/14 23:54:14   3646] | -26.761|  -26.761|-6793.317|-6793.317|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:14   3646] |        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
[03/14 23:54:15   3646] | -26.761|  -26.761|-6793.263|-6793.263|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:54:15   3646] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/14 23:54:15   3647] | -26.761|  -26.761|-6793.245|-6793.245|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:15   3647] |        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
[03/14 23:54:15   3647] | -26.761|  -26.761|-6793.171|-6793.171|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:15   3647] |        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/14 23:54:16   3647] | -26.761|  -26.761|-6792.809|-6792.809|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:16   3647] |        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/14 23:54:16   3647] | -26.761|  -26.761|-6792.024|-6792.024|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:16   3647] |        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/14 23:54:16   3647] | -26.761|  -26.761|-6791.951|-6791.951|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:16   3647] |        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
[03/14 23:54:17   3648] | -26.761|  -26.761|-6791.593|-6791.593|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:17   3648] |        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
[03/14 23:54:17   3648] | -26.761|  -26.761|-6791.046|-6791.046|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:17   3648] |        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
[03/14 23:54:17   3648] | -26.761|  -26.761|-6790.889|-6790.889|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:17   3648] |        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
[03/14 23:54:17   3648] | -26.761|  -26.761|-6790.653|-6790.653|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:17   3648] |        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
[03/14 23:54:17   3648] | -26.761|  -26.761|-6790.256|-6790.256|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:17   3648] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/14 23:54:18   3648] | -26.761|  -26.761|-6790.236|-6790.236|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:18   3648] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/14 23:54:18   3649] | -26.761|  -26.761|-6789.801|-6789.801|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:18   3649] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/14 23:54:18   3649] | -26.761|  -26.761|-6789.595|-6789.595|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:18   3649] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/14 23:54:18   3649] | -26.761|  -26.761|-6789.525|-6789.525|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:18   3649] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/14 23:54:19   3649] | -26.761|  -26.761|-6789.058|-6789.058|    99.54%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:19   3649] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/14 23:54:19   3649] | -26.761|  -26.761|-6788.971|-6788.971|    99.54%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:19   3649] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/14 23:54:19   3650] | -26.761|  -26.761|-6788.663|-6788.663|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:19   3650] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/14 23:54:19   3650] | -26.761|  -26.761|-6787.614|-6787.614|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:19   3650] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/14 23:54:20   3650] | -26.761|  -26.761|-6785.892|-6785.892|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:20   3650] |        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/14 23:54:20   3650] | -26.761|  -26.761|-6785.309|-6785.309|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:20   3650] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/14 23:54:20   3651] | -26.761|  -26.761|-6784.811|-6784.811|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:20   3651] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/14 23:54:21   3651] | -26.761|  -26.761|-6784.711|-6784.711|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:21   3651] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/14 23:54:21   3651] | -26.761|  -26.761|-6784.676|-6784.676|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:21   3651] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/14 23:54:22   3651] | -26.761|  -26.761|-6784.282|-6784.282|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:54:22   3651] |        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 23:54:22   3651] | -26.761|  -26.761|-6784.221|-6784.221|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:54:22   3651] |        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/14 23:54:22   3652] | -26.761|  -26.761|-6784.043|-6784.043|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:22   3652] |        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
[03/14 23:54:23   3652] | -26.761|  -26.761|-6783.938|-6783.938|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:23   3652] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 23:54:23   3652] | -26.761|  -26.761|-6783.923|-6783.923|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:23   3652] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/14 23:54:23   3652] | -26.761|  -26.761|-6783.905|-6783.905|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:23   3652] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 23:54:23   3653] | -26.761|  -26.761|-6781.567|-6781.567|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:23   3653] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 23:54:24   3653] | -26.761|  -26.761|-6781.549|-6781.549|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:24   3653] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 23:54:24   3653] | -26.761|  -26.761|-6781.438|-6781.438|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:24   3653] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 23:54:24   3653] | -26.761|  -26.761|-6781.401|-6781.401|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:24   3653] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/14 23:54:24   3653] | -26.761|  -26.761|-6781.381|-6781.381|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:24   3653] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/14 23:54:24   3653] | -26.761|  -26.761|-6781.327|-6781.327|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:24   3653] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/14 23:54:24   3654] | -26.761|  -26.761|-6781.237|-6781.237|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:24   3654] |        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
[03/14 23:54:25   3654] | -26.761|  -26.761|-6780.999|-6780.999|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:25   3654] |        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
[03/14 23:54:25   3654] | -26.761|  -26.761|-6780.883|-6780.883|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:25   3654] |        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
[03/14 23:54:25   3654] | -26.761|  -26.761|-6780.579|-6780.579|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:25   3654] |        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
[03/14 23:54:25   3654] | -26.761|  -26.761|-6780.221|-6780.221|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:25   3654] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/14 23:54:26   3654] | -26.761|  -26.761|-6780.145|-6780.145|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:26   3654] |        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
[03/14 23:54:26   3655] | -26.761|  -26.761|-6779.699|-6779.699|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:26   3655] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/14 23:54:26   3655] | -26.761|  -26.761|-6779.601|-6779.601|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:26   3655] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/14 23:54:26   3655] | -26.761|  -26.761|-6778.892|-6778.892|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:26   3655] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/14 23:54:27   3655] | -26.761|  -26.761|-6778.493|-6778.493|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:27   3655] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 23:54:27   3655] | -26.761|  -26.761|-6778.477|-6778.477|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:27   3655] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/14 23:54:27   3655] | -26.761|  -26.761|-6778.246|-6778.246|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:27   3655] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/14 23:54:27   3655] | -26.761|  -26.761|-6777.972|-6777.972|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:27   3655] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 23:54:27   3656] | -26.761|  -26.761|-6777.911|-6777.911|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:27   3656] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 23:54:28   3656] | -26.761|  -26.761|-6777.670|-6777.670|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:28   3656] |        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
[03/14 23:54:28   3656] | -26.761|  -26.761|-6777.147|-6777.147|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:28   3656] |        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
[03/14 23:54:28   3656] | -26.761|  -26.761|-6776.923|-6776.923|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:28   3656] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/14 23:54:28   3656] | -26.761|  -26.761|-6776.843|-6776.843|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:28   3656] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/14 23:54:28   3656] | -26.761|  -26.761|-6776.731|-6776.731|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:28   3656] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/14 23:54:28   3656] | -26.761|  -26.761|-6776.713|-6776.713|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:54:28   3656] |        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
[03/14 23:54:28   3656] | -26.761|  -26.761|-6776.200|-6776.200|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:28   3656] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 23:54:28   3656] | -26.761|  -26.761|-6775.832|-6775.832|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:28   3656] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 23:54:28   3657] | -26.761|  -26.761|-6775.653|-6775.653|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:28   3657] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 23:54:29   3657] | -26.761|  -26.761|-6774.492|-6774.492|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:29   3657] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/14 23:54:29   3657] | -26.761|  -26.761|-6774.456|-6774.456|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:29   3657] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/14 23:54:29   3657] | -26.761|  -26.761|-6756.159|-6756.159|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:29   3657] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/14 23:54:29   3657] | -26.761|  -26.761|-6754.599|-6754.599|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:29   3657] |        |         |         |         |          |            |        |          |         | q13_reg_0_/D                                       |
[03/14 23:54:30   3657] | -26.761|  -26.761|-6752.642|-6752.642|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:30   3657] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
[03/14 23:54:30   3658] | -26.761|  -26.761|-6752.526|-6752.526|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:30   3658] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
[03/14 23:54:30   3658] | -26.761|  -26.761|-6739.407|-6739.407|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/14 23:54:30   3658] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/14 23:54:31   3659] | -26.761|  -26.761|-6738.721|-6738.721|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:31   3659] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
[03/14 23:54:31   3659] | -26.761|  -26.761|-6738.521|-6738.521|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/14 23:54:31   3659] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
[03/14 23:54:32   3659] | -26.761|  -26.761|-6738.504|-6738.504|    99.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/14 23:54:32   3659] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
[03/14 23:54:32   3659] | -26.761|  -26.761|-6735.834|-6735.834|    99.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:54:32   3659] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
[03/14 23:54:32   3659] | -26.761|  -26.761|-6734.767|-6734.767|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:32   3659] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
[03/14 23:54:32   3659] | -26.761|  -26.761|-6730.642|-6730.642|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:32   3659] |        |         |         |         |          |            |        |          |         | q11_reg_0_/D                                       |
[03/14 23:54:32   3660] | -26.761|  -26.761|-6730.264|-6730.264|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:54:32   3660] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
[03/14 23:54:33   3660] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:33   3660] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
[03/14 23:54:33   3660] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:54:33   3660] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:54:33   3660] 
[03/14 23:54:33   3660] *** Finish Core Optimize Step (cpu=0:01:08 real=0:01:23 mem=2001.5M) ***
[03/14 23:54:33   3660] 
[03/14 23:54:33   3660] *** Finished Optimize Step Cumulative (cpu=0:01:08 real=0:01:23 mem=2001.5M) ***
[03/14 23:54:33   3660] ** GigaOpt Optimizer WNS Slack -26.761 TNS Slack -6730.256 Density 99.56
[03/14 23:54:33   3660] *** Starting refinePlace (1:01:01 mem=2001.5M) ***
[03/14 23:54:33   3660] Total net bbox length = 1.178e+06 (5.624e+05 6.152e+05) (ext = 1.808e+05)
[03/14 23:54:34   3661] Starting refinePlace ...
[03/14 23:54:34   3661] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[03/14 23:54:34   3661] Type 'man IMPSP-2002' for more detail.
[03/14 23:54:34   3661] Total net bbox length = 1.178e+06 (5.624e+05 6.152e+05) (ext = 1.808e+05)
[03/14 23:54:34   3661] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2001.5MB
[03/14 23:54:34   3661] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2001.5MB) @(1:01:01 - 1:01:01).
[03/14 23:54:34   3661] *** Finished refinePlace (1:01:01 mem=2001.5M) ***
[03/14 23:54:34   3661] Finished re-routing un-routed nets (0:00:00.0 2001.5M)
[03/14 23:54:34   3661] 
[03/14 23:54:34   3661] 
[03/14 23:54:34   3661] Density : 0.9956
[03/14 23:54:34   3661] Max route overflow : 0.0001
[03/14 23:54:34   3661] 
[03/14 23:54:34   3661] 
[03/14 23:54:34   3661] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2001.5M) ***
[03/14 23:54:35   3662] ** GigaOpt Optimizer WNS Slack -26.761 TNS Slack -6730.256 Density 99.56
[03/14 23:54:35   3662] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:54:35   3662] Layer 3 has 228 constrained nets 
[03/14 23:54:35   3662] Layer 7 has 300 constrained nets 
[03/14 23:54:35   3662] **** End NDR-Layer Usage Statistics ****
[03/14 23:54:35   3662] 
[03/14 23:54:35   3662] *** Finish post-CTS Setup Fixing (cpu=0:01:10 real=0:01:26 mem=2001.5M) ***
[03/14 23:54:35   3662] 
[03/14 23:54:35   3662] End: GigaOpt TNS recovery
[03/14 23:54:35   3662] *** Steiner Routed Nets: 0.115%; Threshold: 100; Threshold for Hold: 100
[03/14 23:54:35   3662] Re-routed 0 nets
[03/14 23:54:35   3662] Begin: GigaOpt Optimization in post-eco TNS mode
[03/14 23:54:35   3662] Info: 98 nets with fixed/cover wires excluded.
[03/14 23:54:35   3662] Info: 225 clock nets excluded from IPO operation.
[03/14 23:54:35   3662] PhyDesignGrid: maxLocalDensity 1.00
[03/14 23:54:35   3662] #spOpts: N=65 
[03/14 23:54:38   3665] *info: 225 clock nets excluded
[03/14 23:54:38   3665] *info: 2 special nets excluded.
[03/14 23:54:38   3665] *info: 1551 no-driver nets excluded.
[03/14 23:54:38   3665] *info: 98 nets with fixed/cover wires excluded.
[03/14 23:54:39   3666] ** GigaOpt Optimizer WNS Slack -26.761 TNS Slack -6730.256 Density 99.56
[03/14 23:54:40   3666] Optimizer TNS Opt
[03/14 23:54:40   3667] Active Path Group: reg2reg  
[03/14 23:54:40   3667] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:54:40   3667] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:54:40   3667] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:54:40   3667] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:54:41   3667] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_15_/D |
[03/14 23:54:41   3668] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
[03/14 23:54:42   3668] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
[03/14 23:54:42   3668] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_2_/D  |
[03/14 23:54:42   3669] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
[03/14 23:54:44   3670] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:02.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:44   3670] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/14 23:54:46   3672] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:02.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:54:46   3672] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/14 23:54:47   3673] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:47   3673] |        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
[03/14 23:54:47   3674] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:47   3674] |        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
[03/14 23:54:48   3675] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:48   3675] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/14 23:54:49   3675] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:49   3675] |        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/14 23:54:49   3676] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:49   3676] |        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/14 23:54:50   3677] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:50   3677] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/14 23:54:51   3677] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/14 23:54:51   3677] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/14 23:54:51   3678] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/14 23:54:51   3678] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/14 23:54:52   3679] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/14 23:54:52   3679] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/14 23:54:52   3679] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/14 23:54:52   3679] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/14 23:54:53   3679] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:01.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/14 23:54:53   3679] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/14 23:54:53   3679] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:53   3679] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/14 23:54:53   3680] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/14 23:54:53   3680] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/14 23:54:53   3680] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/14 23:54:53   3680] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
[03/14 23:54:53   3680] | -26.761|  -26.761|-6730.256|-6730.256|    99.56%|   0:00:00.0| 2001.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/14 23:54:53   3680] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:54:53   3680] 
[03/14 23:54:53   3680] *** Finish Core Optimize Step (cpu=0:00:13.2 real=0:00:13.0 mem=2001.5M) ***
[03/14 23:54:53   3680] 
[03/14 23:54:53   3680] *** Finished Optimize Step Cumulative (cpu=0:00:13.3 real=0:00:13.0 mem=2001.5M) ***
[03/14 23:54:53   3680] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:54:53   3680] Layer 3 has 228 constrained nets 
[03/14 23:54:53   3680] Layer 7 has 300 constrained nets 
[03/14 23:54:53   3680] **** End NDR-Layer Usage Statistics ****
[03/14 23:54:53   3680] 
[03/14 23:54:53   3680] *** Finish post-CTS Setup Fixing (cpu=0:00:14.0 real=0:00:14.0 mem=2001.5M) ***
[03/14 23:54:53   3680] 
[03/14 23:54:53   3680] End: GigaOpt Optimization in post-eco TNS mode
[03/14 23:54:54   3680] **optDesign ... cpu = 0:09:52, real = 0:10:07, mem = 1826.6M, totSessionCpu=1:01:21 **
[03/14 23:54:54   3680] ** Profile ** Start :  cpu=0:00:00.0, mem=1826.6M
[03/14 23:54:54   3680] ** Profile ** Other data :  cpu=0:00:00.3, mem=1826.6M
[03/14 23:54:54   3681] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1834.6M
[03/14 23:54:55   3681] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1834.6M
[03/14 23:54:55   3681] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.761 | -26.761 |  0.398  |
|           TNS (ns):| -6730.3 | -6730.3 |  0.000  |
|    Violating Paths:|  2728   |  2728   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.039%
       (99.557% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1834.6M
[03/14 23:54:55   3682] Info: 98 nets with fixed/cover wires excluded.
[03/14 23:54:55   3682] Info: 225 clock nets excluded from IPO operation.
[03/14 23:54:55   3682] 
[03/14 23:54:55   3682] Begin Power Analysis
[03/14 23:54:55   3682] 
[03/14 23:54:55   3682]     0.00V	    VSS
[03/14 23:54:55   3682]     0.90V	    VDD
[03/14 23:54:56   3682] Begin Processing Timing Library for Power Calculation
[03/14 23:54:56   3682] 
[03/14 23:54:56   3682] Begin Processing Timing Library for Power Calculation
[03/14 23:54:56   3682] 
[03/14 23:54:56   3682] 
[03/14 23:54:56   3682] 
[03/14 23:54:56   3682] Begin Processing Power Net/Grid for Power Calculation
[03/14 23:54:56   3682] 
[03/14 23:54:56   3682] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.81MB/1513.81MB)
[03/14 23:54:56   3682] 
[03/14 23:54:56   3682] Begin Processing Timing Window Data for Power Calculation
[03/14 23:54:56   3682] 
[03/14 23:54:56   3683] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.81MB/1513.81MB)
[03/14 23:54:56   3683] 
[03/14 23:54:56   3683] Begin Processing User Attributes
[03/14 23:54:56   3683] 
[03/14 23:54:56   3683] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.81MB/1513.81MB)
[03/14 23:54:56   3683] 
[03/14 23:54:56   3683] Begin Processing Signal Activity
[03/14 23:54:56   3683] 
[03/14 23:54:59   3685] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1519.39MB/1519.39MB)
[03/14 23:54:59   3685] 
[03/14 23:54:59   3685] Begin Power Computation
[03/14 23:54:59   3685] 
[03/14 23:54:59   3685]       ----------------------------------------------------------
[03/14 23:54:59   3685]       # of cell(s) missing both power/leakage table: 0
[03/14 23:54:59   3685]       # of cell(s) missing power table: 2
[03/14 23:54:59   3685]       # of cell(s) missing leakage table: 1
[03/14 23:54:59   3685]       # of MSMV cell(s) missing power_level: 0
[03/14 23:54:59   3685]       ----------------------------------------------------------
[03/14 23:54:59   3685] CellName                                  Missing Table(s)
[03/14 23:54:59   3685] TIEL                                      internal power, 
[03/14 23:54:59   3685] sram_w16                                  internal power, leakge power, 
[03/14 23:54:59   3685] 
[03/14 23:54:59   3685] 
[03/14 23:55:08   3695] Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1519.40MB/1519.40MB)
[03/14 23:55:08   3695] 
[03/14 23:55:08   3695] Begin Processing User Attributes
[03/14 23:55:08   3695] 
[03/14 23:55:08   3695] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1519.40MB/1519.40MB)
[03/14 23:55:08   3695] 
[03/14 23:55:08   3695] Ended Power Analysis: (cpu=0:00:12, real=0:00:13, mem(process/total)=1519.40MB/1519.40MB)
[03/14 23:55:08   3695] 
[03/14 23:55:10   3697]   Timing Snapshot: (REF)
[03/14 23:55:10   3697]      Weighted WNS: -26.761
[03/14 23:55:10   3697]       All  PG WNS: -26.761
[03/14 23:55:10   3697]       High PG WNS: -26.761
[03/14 23:55:10   3697]       All  PG TNS: -6730.256
[03/14 23:55:10   3697]       High PG TNS: -6730.256
[03/14 23:55:10   3697]          Tran DRV: 0
[03/14 23:55:10   3697]           Cap DRV: 0
[03/14 23:55:10   3697]        Fanout DRV: 0
[03/14 23:55:10   3697]            Glitch: 0
[03/14 23:55:10   3697]    Category Slack: { [L, -26.761] [H, -26.761] }
[03/14 23:55:10   3697] 
[03/14 23:55:10   3697] Begin: Power Optimization
[03/14 23:55:10   3697] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:55:10   3697] #spOpts: N=65 mergeVia=F 
[03/14 23:55:13   3699] Reclaim Optimization WNS Slack -26.761  TNS Slack -6730.256 Density 99.56
[03/14 23:55:13   3699] +----------+---------+--------+---------+------------+--------+
[03/14 23:55:13   3699] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/14 23:55:13   3699] +----------+---------+--------+---------+------------+--------+
[03/14 23:55:13   3699] |    99.56%|        -| -26.761|-6730.256|   0:00:00.0| 2003.4M|
[03/14 23:55:16   3703] |    99.56%|        0| -26.761|-6730.256|   0:00:03.0| 2009.4M|
[03/14 23:55:47   3733] |    99.56%|        0| -26.761|-6730.256|   0:00:31.0| 2015.4M|
[03/14 23:55:51   3737] |    99.56%|        3| -26.761|-6730.256|   0:00:04.0| 2019.9M|
[03/14 23:56:04   3750] |    99.54%|      737| -26.742|-6729.907|   0:00:13.0| 2026.4M|
[03/14 23:56:04   3750] +----------+---------+--------+---------+------------+--------+
[03/14 23:56:04   3750] Reclaim Optimization End WNS Slack -26.742  TNS Slack -6729.907 Density 99.54
[03/14 23:56:04   3750] 
[03/14 23:56:04   3750] ** Summary: Restruct = 3 Buffer Deletion = 0 Declone = 0 Resize = 795 **
[03/14 23:56:04   3750] --------------------------------------------------------------
[03/14 23:56:04   3750] |                                   | Total     | Sequential |
[03/14 23:56:04   3750] --------------------------------------------------------------
[03/14 23:56:04   3750] | Num insts resized                 |     632  |       0    |
[03/14 23:56:04   3750] | Num insts undone                  |      50  |       0    |
[03/14 23:56:04   3750] | Num insts Downsized               |     166  |       0    |
[03/14 23:56:04   3750] | Num insts Samesized               |     466  |       0    |
[03/14 23:56:04   3750] | Num insts Upsized                 |       0  |       0    |
[03/14 23:56:04   3750] | Num multiple commits+uncommits    |      63  |       -    |
[03/14 23:56:04   3750] --------------------------------------------------------------
[03/14 23:56:04   3750] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:56:04   3750] Layer 3 has 228 constrained nets 
[03/14 23:56:04   3750] Layer 7 has 300 constrained nets 
[03/14 23:56:04   3750] **** End NDR-Layer Usage Statistics ****
[03/14 23:56:04   3750] ** Finished Core Power Optimization (cpu = 0:00:53.6) (real = 0:00:54.0) **
[03/14 23:56:04   3751] Executing incremental physical updates
[03/14 23:56:04   3751] #spOpts: N=65 mergeVia=F 
[03/14 23:56:04   3751] *** Starting refinePlace (1:02:31 mem=1992.1M) ***
[03/14 23:56:04   3751] Total net bbox length = 1.178e+06 (5.624e+05 6.152e+05) (ext = 1.808e+05)
[03/14 23:56:04   3751] default core: bins with density >  0.75 = 88.1 % ( 2952 / 3350 )
[03/14 23:56:04   3751] Density distribution unevenness ratio = 1.943%
[03/14 23:56:04   3751] RPlace IncrNP: Rollback Lev = -3
[03/14 23:56:04   3751] RPlace: Density =1.443333, incremental np is triggered.
[03/14 23:56:05   3751] nrCritNet: 1.68% ( 762 / 45372 ) cutoffSlk: -26726.9ps stdDelay: 14.2ps
[03/14 23:56:20   3766] default core: bins with density >  0.75 = 88.2 % ( 2954 / 3350 )
[03/14 23:56:20   3766] Density distribution unevenness ratio = 1.942%
[03/14 23:56:20   3766] RPlace postIncrNP: Density = 1.443333 -> 1.448889.
[03/14 23:56:20   3766] RPlace postIncrNP Info: Density distribution changes:
[03/14 23:56:20   3766] [1.10+      ] :	 181 (5.40%) -> 181 (5.40%)
[03/14 23:56:20   3766] [1.05 - 1.10] :	 134 (4.00%) -> 132 (3.94%)
[03/14 23:56:20   3766] [1.00 - 1.05] :	 567 (16.93%) -> 566 (16.90%)
[03/14 23:56:20   3766] [0.95 - 1.00] :	 1605 (47.91%) -> 1608 (48.00%)
[03/14 23:56:20   3766] [0.90 - 0.95] :	 319 (9.52%) -> 326 (9.73%)
[03/14 23:56:20   3766] [0.85 - 0.90] :	 101 (3.01%) -> 95 (2.84%)
[03/14 23:56:20   3766] [0.80 - 0.85] :	 28 (0.84%) -> 26 (0.78%)
[03/14 23:56:20   3766] [CPU] RefinePlace/IncrNP (cpu=0:00:15.7, real=0:00:16.0, mem=2080.9MB) @(1:02:31 - 1:02:47).
[03/14 23:56:20   3766] Move report: incrNP moves 76821 insts, mean move: 0.45 um, max move: 13.60 um
[03/14 23:56:20   3766] 	Max move on inst (core_instance/sfp_instance/FE_USKC9174_CTS_35): (328.40, 44.20) --> (338.40, 47.80)
[03/14 23:56:20   3767] Move report: Timing Driven Placement moves 76821 insts, mean move: 0.45 um, max move: 13.60 um
[03/14 23:56:20   3767] 	Max move on inst (core_instance/sfp_instance/FE_USKC9174_CTS_35): (328.40, 44.20) --> (338.40, 47.80)
[03/14 23:56:20   3767] 	Runtime: CPU: 0:00:15.7 REAL: 0:00:16.0 MEM: 2080.9MB
[03/14 23:56:20   3767] Starting refinePlace ...
[03/14 23:56:20   3767] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/14 23:56:20   3767] Type 'man IMPSP-2002' for more detail.
[03/14 23:56:20   3767] Total net bbox length = 1.172e+06 (5.612e+05 6.106e+05) (ext = 1.808e+05)
[03/14 23:56:20   3767] Runtime: CPU: 0:00:15.8 REAL: 0:00:16.0 MEM: 2080.9MB
[03/14 23:56:20   3767] [CPU] RefinePlace/total (cpu=0:00:15.8, real=0:00:16.0, mem=2080.9MB) @(1:02:31 - 1:02:47).
[03/14 23:56:20   3767] *** Finished refinePlace (1:02:47 mem=2080.9M) ***
[03/14 23:56:21   3768]   Timing Snapshot: (TGT)
[03/14 23:56:21   3768]      Weighted WNS: -26.742
[03/14 23:56:21   3768]       All  PG WNS: -26.742
[03/14 23:56:21   3768]       High PG WNS: -26.742
[03/14 23:56:21   3768]       All  PG TNS: -6729.907
[03/14 23:56:21   3768]       High PG TNS: -6729.907
[03/14 23:56:21   3768]          Tran DRV: 0
[03/14 23:56:21   3768]           Cap DRV: 0
[03/14 23:56:21   3768]        Fanout DRV: 0
[03/14 23:56:21   3768]            Glitch: 0
[03/14 23:56:21   3768]    Category Slack: { [L, -26.742] [H, -26.742] }
[03/14 23:56:21   3768] 
[03/14 23:56:21   3768] Checking setup slack degradation ...
[03/14 23:56:21   3768] 
[03/14 23:56:21   3768] Recovery Manager:
[03/14 23:56:21   3768]   Low  Effort WNS Jump: 0.000 (REF: -26.761, TGT: -26.742, Threshold: 0.010) - Skip
[03/14 23:56:21   3768]   High Effort WNS Jump: 0.000 (REF: -26.761, TGT: -26.742, Threshold: 0.010) - Skip
[03/14 23:56:21   3768]   Low  Effort TNS Jump: 0.000 (REF: -6730.256, TGT: -6729.907, Threshold: 50.000) - Skip
[03/14 23:56:21   3768]   High Effort TNS Jump: 0.000 (REF: -6730.256, TGT: -6729.907, Threshold: 50.000) - Skip
[03/14 23:56:21   3768] 
[03/14 23:56:22   3769] Info: 98 nets with fixed/cover wires excluded.
[03/14 23:56:22   3769] Info: 225 clock nets excluded from IPO operation.
[03/14 23:56:22   3769] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:56:22   3769] #spOpts: N=65 mergeVia=F 
[03/14 23:56:25   3772] Info: 98 nets with fixed/cover wires excluded.
[03/14 23:56:25   3772] Info: 225 clock nets excluded from IPO operation.
[03/14 23:56:27   3773] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:56:27   3773] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/14 23:56:27   3773] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:56:27   3773] | -26.742|  -26.742|-6729.907|-6729.907|    99.54%|   0:00:01.0| 2115.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/14 23:56:27   3773] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/14 23:56:27   3773] 
[03/14 23:56:27   3773] *** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2115.2M) ***
[03/14 23:56:27   3773] 
[03/14 23:56:27   3773] *** Finish post-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2115.2M) ***
[03/14 23:56:27   3773] **** Begin NDR-Layer Usage Statistics ****
[03/14 23:56:27   3773] Layer 3 has 228 constrained nets 
[03/14 23:56:27   3773] Layer 7 has 300 constrained nets 
[03/14 23:56:27   3773] **** End NDR-Layer Usage Statistics ****
[03/14 23:56:27   3774] 
[03/14 23:56:27   3774] Begin Power Analysis
[03/14 23:56:27   3774] 
[03/14 23:56:27   3774]     0.00V	    VSS
[03/14 23:56:27   3774]     0.90V	    VDD
[03/14 23:56:27   3774] Begin Processing Timing Library for Power Calculation
[03/14 23:56:27   3774] 
[03/14 23:56:27   3774] Begin Processing Timing Library for Power Calculation
[03/14 23:56:27   3774] 
[03/14 23:56:27   3774] 
[03/14 23:56:27   3774] 
[03/14 23:56:27   3774] Begin Processing Power Net/Grid for Power Calculation
[03/14 23:56:27   3774] 
[03/14 23:56:27   3774] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1778.39MB/1778.39MB)
[03/14 23:56:27   3774] 
[03/14 23:56:27   3774] Begin Processing Timing Window Data for Power Calculation
[03/14 23:56:27   3774] 
[03/14 23:56:28   3774] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1778.39MB/1778.39MB)
[03/14 23:56:28   3774] 
[03/14 23:56:28   3774] Begin Processing User Attributes
[03/14 23:56:28   3774] 
[03/14 23:56:28   3774] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1778.39MB/1778.39MB)
[03/14 23:56:28   3774] 
[03/14 23:56:28   3774] Begin Processing Signal Activity
[03/14 23:56:28   3774] 
[03/14 23:56:30   3777] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1778.39MB/1778.39MB)
[03/14 23:56:30   3777] 
[03/14 23:56:30   3777] Begin Power Computation
[03/14 23:56:30   3777] 
[03/14 23:56:30   3777]       ----------------------------------------------------------
[03/14 23:56:30   3777]       # of cell(s) missing both power/leakage table: 0
[03/14 23:56:30   3777]       # of cell(s) missing power table: 2
[03/14 23:56:30   3777]       # of cell(s) missing leakage table: 1
[03/14 23:56:30   3777]       # of MSMV cell(s) missing power_level: 0
[03/14 23:56:30   3777]       ----------------------------------------------------------
[03/14 23:56:30   3777] CellName                                  Missing Table(s)
[03/14 23:56:30   3777] TIEL                                      internal power, 
[03/14 23:56:30   3777] sram_w16                                  internal power, leakge power, 
[03/14 23:56:30   3777] 
[03/14 23:56:30   3777] 
[03/14 23:56:40   3787] Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1778.39MB/1778.39MB)
[03/14 23:56:40   3787] 
[03/14 23:56:40   3787] Begin Processing User Attributes
[03/14 23:56:40   3787] 
[03/14 23:56:40   3787] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1778.39MB/1778.39MB)
[03/14 23:56:40   3787] 
[03/14 23:56:40   3787] Ended Power Analysis: (cpu=0:00:12, real=0:00:13, mem(process/total)=1778.39MB/1778.39MB)
[03/14 23:56:40   3787] 
[03/14 23:56:41   3787] *** Finished Leakage Power Optimization (cpu=0:01:31, real=0:01:31, mem=1868.66M, totSessionCpu=1:03:08).
[03/14 23:56:41   3788] Extraction called for design 'fullchip' of instances=148308 and nets=46948 using extraction engine 'preRoute' .
[03/14 23:56:41   3788] PreRoute RC Extraction called for design fullchip.
[03/14 23:56:41   3788] RC Extraction called in multi-corner(2) mode.
[03/14 23:56:41   3788] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/14 23:56:41   3788] RCMode: PreRoute
[03/14 23:56:41   3788]       RC Corner Indexes            0       1   
[03/14 23:56:41   3788] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/14 23:56:41   3788] Resistance Scaling Factor    : 1.00000 1.00000 
[03/14 23:56:41   3788] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/14 23:56:41   3788] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/14 23:56:41   3788] Shrink Factor                : 1.00000
[03/14 23:56:41   3788] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 23:56:41   3788] Using capacitance table file ...
[03/14 23:56:41   3788] Initializing multi-corner capacitance tables ... 
[03/14 23:56:41   3788] Initializing multi-corner resistance tables ...
[03/14 23:56:42   3789] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1841.816M)
[03/14 23:56:42   3789] doiPBLastSyncSlave
[03/14 23:56:42   3789] #################################################################################
[03/14 23:56:42   3789] # Design Stage: PreRoute
[03/14 23:56:42   3789] # Design Name: fullchip
[03/14 23:56:42   3789] # Design Mode: 65nm
[03/14 23:56:42   3789] # Analysis Mode: MMMC Non-OCV 
[03/14 23:56:42   3789] # Parasitics Mode: No SPEF/RCDB
[03/14 23:56:42   3789] # Signoff Settings: SI Off 
[03/14 23:56:42   3789] #################################################################################
[03/14 23:56:44   3791] AAE_INFO: 1 threads acquired from CTE.
[03/14 23:56:44   3791] Calculate delays in BcWc mode...
[03/14 23:56:44   3791] Topological Sorting (CPU = 0:00:00.1, MEM = 1855.9M, InitMEM = 1851.9M)
[03/14 23:56:51   3798] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:56:51   3798] End delay calculation. (MEM=1949.02 CPU=0:00:07.3 REAL=0:00:07.0)
[03/14 23:56:51   3798] *** CDM Built up (cpu=0:00:09.6  real=0:00:09.0  mem= 1949.0M) ***
[03/14 23:56:52   3799] 
[03/14 23:56:52   3799] Begin Power Analysis
[03/14 23:56:52   3799] 
[03/14 23:56:53   3799]     0.00V	    VSS
[03/14 23:56:53   3799]     0.90V	    VDD
[03/14 23:56:53   3800] Begin Processing Timing Library for Power Calculation
[03/14 23:56:53   3800] 
[03/14 23:56:53   3800] Begin Processing Timing Library for Power Calculation
[03/14 23:56:53   3800] 
[03/14 23:56:53   3800] 
[03/14 23:56:53   3800] 
[03/14 23:56:53   3800] Begin Processing Power Net/Grid for Power Calculation
[03/14 23:56:53   3800] 
[03/14 23:56:53   3800] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1553.39MB/1553.39MB)
[03/14 23:56:53   3800] 
[03/14 23:56:53   3800] Begin Processing Timing Window Data for Power Calculation
[03/14 23:56:53   3800] 
[03/14 23:56:53   3800] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1553.40MB/1553.40MB)
[03/14 23:56:53   3800] 
[03/14 23:56:53   3800] Begin Processing User Attributes
[03/14 23:56:53   3800] 
[03/14 23:56:53   3800] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1553.40MB/1553.40MB)
[03/14 23:56:53   3800] 
[03/14 23:56:53   3800] Begin Processing Signal Activity
[03/14 23:56:53   3800] 
[03/14 23:56:55   3802] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1553.97MB/1553.97MB)
[03/14 23:56:55   3802] 
[03/14 23:56:55   3802] Begin Power Computation
[03/14 23:56:55   3802] 
[03/14 23:56:55   3802]       ----------------------------------------------------------
[03/14 23:56:55   3802]       # of cell(s) missing both power/leakage table: 0
[03/14 23:56:55   3802]       # of cell(s) missing power table: 2
[03/14 23:56:55   3802]       # of cell(s) missing leakage table: 1
[03/14 23:56:55   3802]       # of MSMV cell(s) missing power_level: 0
[03/14 23:56:55   3802]       ----------------------------------------------------------
[03/14 23:56:55   3802] CellName                                  Missing Table(s)
[03/14 23:56:55   3802] TIEL                                      internal power, 
[03/14 23:56:55   3802] sram_w16                                  internal power, leakge power, 
[03/14 23:56:55   3802] 
[03/14 23:56:55   3802] 
[03/14 23:57:05   3812] Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1554.57MB/1554.57MB)
[03/14 23:57:05   3812] 
[03/14 23:57:05   3812] Begin Processing User Attributes
[03/14 23:57:05   3812] 
[03/14 23:57:05   3812] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1554.57MB/1554.57MB)
[03/14 23:57:05   3812] 
[03/14 23:57:05   3812] Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1554.57MB/1554.57MB)
[03/14 23:57:05   3812] 
[03/14 23:57:06   3813] <optDesign CMD> Restore Using all VT Cells
[03/14 23:57:06   3813] Reported timing to dir ./timingReports
[03/14 23:57:06   3813] **optDesign ... cpu = 0:12:04, real = 0:12:19, mem = 1868.5M, totSessionCpu=1:03:33 **
[03/14 23:57:06   3813] ** Profile ** Start :  cpu=0:00:00.0, mem=1868.5M
[03/14 23:57:06   3813] ** Profile ** Other data :  cpu=0:00:00.3, mem=1868.5M
[03/14 23:57:06   3813] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1878.5M
[03/14 23:57:09   3816] ** Profile ** Total reports :  cpu=0:00:02.6, mem=1868.5M
[03/14 23:57:10   3817] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1868.5M
[03/14 23:57:10   3817] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.742 | -26.742 |  0.086  |
|           TNS (ns):| -6730.6 | -6730.6 |  0.000  |
|    Violating Paths:|  2723   |  2723   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.018%
       (99.536% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1868.5M
[03/14 23:57:10   3817] **optDesign ... cpu = 0:12:08, real = 0:12:23, mem = 1868.5M, totSessionCpu=1:03:37 **
[03/14 23:57:10   3817] *** Finished optDesign ***
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:12:25 real=  0:12:40)
[03/14 23:57:10   3817] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:04:44 real=  0:04:44)
[03/14 23:57:10   3817] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:04:39 real=  0:04:54)
[03/14 23:57:10   3817] 	OPT_RUNTIME:          phyUpdate (count =  8): (cpu=  0:01:57 real=  0:01:55)
[03/14 23:57:10   3817] 	OPT_RUNTIME:        tnsPlaceEco (count =  1): (cpu=0:00:06.2 real=0:00:06.2)
[03/14 23:57:10   3817] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:03:01 real=  0:03:01)
[03/14 23:57:10   3817] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=  0:01:52 real=  0:01:53)
[03/14 23:57:10   3817] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[03/14 23:57:10   3817] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:02:26 real=  0:02:41)
[03/14 23:57:10   3817] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:47 real=  0:01:47)
[03/14 23:57:10   3817] Info: pop threads available for lower-level modules during optimization.
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_5_, Center Move (611.500,392.500)->(606.700,403.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 600.700 381.700 600.700 403.300
[03/14 23:57:10   3817] addCustomLine AAA 600.700 381.700 622.300 381.700
[03/14 23:57:10   3817] addCustomLine AAA 600.700 403.300 622.300 403.300
[03/14 23:57:10   3817] addCustomLine AAA 622.300 381.700 622.300 403.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_9_, Center Move (591.500,390.700)->(592.900,401.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 580.700 379.900 580.700 401.500
[03/14 23:57:10   3817] addCustomLine AAA 580.700 379.900 602.300 379.900
[03/14 23:57:10   3817] addCustomLine AAA 580.700 401.500 602.300 401.500
[03/14 23:57:10   3817] addCustomLine AAA 602.300 379.900 602.300 401.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_6_, Center Move (583.500,392.500)->(585.100,403.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 572.700 381.700 572.700 403.300
[03/14 23:57:10   3817] addCustomLine AAA 572.700 381.700 594.300 381.700
[03/14 23:57:10   3817] addCustomLine AAA 572.700 403.300 594.300 403.300
[03/14 23:57:10   3817] addCustomLine AAA 594.300 381.700 594.300 403.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_, Center Move (604.700,392.500)->(603.900,403.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 593.900 381.700 593.900 403.300
[03/14 23:57:10   3817] addCustomLine AAA 593.900 381.700 615.500 381.700
[03/14 23:57:10   3817] addCustomLine AAA 593.900 403.300 615.500 403.300
[03/14 23:57:10   3817] addCustomLine AAA 615.500 381.700 615.500 403.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_3_, Center Move (595.900,392.500)->(596.900,403.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 585.100 381.700 585.100 403.300
[03/14 23:57:10   3817] addCustomLine AAA 585.100 381.700 606.700 381.700
[03/14 23:57:10   3817] addCustomLine AAA 585.100 403.300 606.700 403.300
[03/14 23:57:10   3817] addCustomLine AAA 606.700 381.700 606.700 403.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_2_, Center Move (558.300,415.900)->(569.100,423.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 547.500 405.100 547.500 426.700
[03/14 23:57:10   3817] addCustomLine AAA 547.500 405.100 569.100 405.100
[03/14 23:57:10   3817] addCustomLine AAA 547.500 426.700 569.100 426.700
[03/14 23:57:10   3817] addCustomLine AAA 569.100 405.100 569.100 426.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q13_reg_14_, Center Move (647.000,437.500)->(636.200,437.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 636.200 426.700 636.200 448.300
[03/14 23:57:10   3817] addCustomLine AAA 636.200 426.700 657.800 426.700
[03/14 23:57:10   3817] addCustomLine AAA 636.200 448.300 657.800 448.300
[03/14 23:57:10   3817] addCustomLine AAA 657.800 426.700 657.800 448.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_1_, Center Move (731.400,491.500)->(720.600,489.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 720.600 480.700 720.600 502.300
[03/14 23:57:10   3817] addCustomLine AAA 720.600 480.700 742.200 480.700
[03/14 23:57:10   3817] addCustomLine AAA 720.600 502.300 742.200 502.300
[03/14 23:57:10   3817] addCustomLine AAA 742.200 480.700 742.200 502.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q11_reg_17_, Center Move (661.900,421.300)->(665.900,432.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 651.100 410.500 651.100 432.100
[03/14 23:57:10   3817] addCustomLine AAA 651.100 410.500 672.700 410.500
[03/14 23:57:10   3817] addCustomLine AAA 651.100 432.100 672.700 432.100
[03/14 23:57:10   3817] addCustomLine AAA 672.700 410.500 672.700 432.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q11_reg_9_, Center Move (654.700,455.500)->(665.500,459.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 643.900 444.700 643.900 466.300
[03/14 23:57:10   3817] addCustomLine AAA 643.900 444.700 665.500 444.700
[03/14 23:57:10   3817] addCustomLine AAA 643.900 466.300 665.500 466.300
[03/14 23:57:10   3817] addCustomLine AAA 665.500 444.700 665.500 466.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q8_reg_8_, Center Move (656.500,428.500)->(659.300,439.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 645.700 417.700 645.700 439.300
[03/14 23:57:10   3817] addCustomLine AAA 645.700 417.700 667.300 417.700
[03/14 23:57:10   3817] addCustomLine AAA 645.700 439.300 667.300 439.300
[03/14 23:57:10   3817] addCustomLine AAA 667.300 417.700 667.300 439.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q10_reg_10_, Center Move (671.300,419.500)->(672.900,430.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 660.500 408.700 660.500 430.300
[03/14 23:57:10   3817] addCustomLine AAA 660.500 408.700 682.100 408.700
[03/14 23:57:10   3817] addCustomLine AAA 660.500 430.300 682.100 430.300
[03/14 23:57:10   3817] addCustomLine AAA 682.100 408.700 682.100 430.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q10_reg_8_, Center Move (664.100,417.700)->(665.300,428.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 653.300 406.900 653.300 428.500
[03/14 23:57:10   3817] addCustomLine AAA 653.300 406.900 674.900 406.900
[03/14 23:57:10   3817] addCustomLine AAA 653.300 428.500 674.900 428.500
[03/14 23:57:10   3817] addCustomLine AAA 674.900 406.900 674.900 428.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_, Center Move (743.600,487.900)->(732.800,487.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 732.800 477.100 732.800 498.700
[03/14 23:57:10   3817] addCustomLine AAA 732.800 477.100 754.400 477.100
[03/14 23:57:10   3817] addCustomLine AAA 732.800 498.700 754.400 498.700
[03/14 23:57:10   3817] addCustomLine AAA 754.400 477.100 754.400 498.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q14_reg_13_, Center Move (754.000,471.700)->(743.200,473.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 743.200 460.900 743.200 482.500
[03/14 23:57:10   3817] addCustomLine AAA 743.200 460.900 764.800 460.900
[03/14 23:57:10   3817] addCustomLine AAA 743.200 482.500 764.800 482.500
[03/14 23:57:10   3817] addCustomLine AAA 764.800 460.900 764.800 482.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q14_reg_12_, Center Move (754.000,466.300)->(743.200,471.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 743.200 455.500 743.200 477.100
[03/14 23:57:10   3817] addCustomLine AAA 743.200 455.500 764.800 455.500
[03/14 23:57:10   3817] addCustomLine AAA 743.200 477.100 764.800 477.100
[03/14 23:57:10   3817] addCustomLine AAA 764.800 455.500 764.800 477.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q14_reg_11_, Center Move (753.800,475.300)->(743.000,478.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 743.000 464.500 743.000 486.100
[03/14 23:57:10   3817] addCustomLine AAA 743.000 464.500 764.600 464.500
[03/14 23:57:10   3817] addCustomLine AAA 743.000 486.100 764.600 486.100
[03/14 23:57:10   3817] addCustomLine AAA 764.600 464.500 764.600 486.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q14_reg_10_, Center Move (752.600,441.100)->(741.800,442.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 741.800 430.300 741.800 451.900
[03/14 23:57:10   3817] addCustomLine AAA 741.800 430.300 763.400 430.300
[03/14 23:57:10   3817] addCustomLine AAA 741.800 451.900 763.400 451.900
[03/14 23:57:10   3817] addCustomLine AAA 763.400 430.300 763.400 451.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q14_reg_3_, Center Move (751.000,486.100)->(740.200,484.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 740.200 475.300 740.200 496.900
[03/14 23:57:10   3817] addCustomLine AAA 740.200 475.300 761.800 475.300
[03/14 23:57:10   3817] addCustomLine AAA 740.200 496.900 761.800 496.900
[03/14 23:57:10   3817] addCustomLine AAA 761.800 475.300 761.800 496.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q0_reg_10_, Center Move (681.500,408.700)->(684.500,419.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 670.700 397.900 670.700 419.500
[03/14 23:57:10   3817] addCustomLine AAA 670.700 397.900 692.300 397.900
[03/14 23:57:10   3817] addCustomLine AAA 670.700 419.500 692.300 419.500
[03/14 23:57:10   3817] addCustomLine AAA 692.300 397.900 692.300 419.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_, Center Move (689.900,403.300)->(689.900,414.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 679.100 392.500 679.100 414.100
[03/14 23:57:10   3817] addCustomLine AAA 679.100 392.500 700.700 392.500
[03/14 23:57:10   3817] addCustomLine AAA 679.100 414.100 700.700 414.100
[03/14 23:57:10   3817] addCustomLine AAA 700.700 392.500 700.700 414.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q1_reg_10_, Center Move (678.700,410.500)->(683.100,421.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 667.900 399.700 667.900 421.300
[03/14 23:57:10   3817] addCustomLine AAA 667.900 399.700 689.500 399.700
[03/14 23:57:10   3817] addCustomLine AAA 667.900 421.300 689.500 421.300
[03/14 23:57:10   3817] addCustomLine AAA 689.500 399.700 689.500 421.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_, Center Move (673.500,415.900)->(684.300,424.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 662.700 405.100 662.700 426.700
[03/14 23:57:10   3817] addCustomLine AAA 662.700 405.100 684.300 405.100
[03/14 23:57:10   3817] addCustomLine AAA 662.700 426.700 684.300 426.700
[03/14 23:57:10   3817] addCustomLine AAA 684.300 405.100 684.300 426.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_, Center Move (687.700,405.100)->(688.500,415.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 676.900 394.300 676.900 415.900
[03/14 23:57:10   3817] addCustomLine AAA 676.900 394.300 698.500 394.300
[03/14 23:57:10   3817] addCustomLine AAA 676.900 415.900 698.500 415.900
[03/14 23:57:10   3817] addCustomLine AAA 698.500 394.300 698.500 415.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_, Center Move (704.100,406.900)->(699.300,417.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 693.300 396.100 693.300 417.700
[03/14 23:57:10   3817] addCustomLine AAA 693.300 396.100 714.900 396.100
[03/14 23:57:10   3817] addCustomLine AAA 693.300 417.700 714.900 417.700
[03/14 23:57:10   3817] addCustomLine AAA 714.900 396.100 714.900 417.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_, Center Move (703.500,405.100)->(697.900,415.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 692.700 394.300 692.700 415.900
[03/14 23:57:10   3817] addCustomLine AAA 692.700 394.300 714.300 394.300
[03/14 23:57:10   3817] addCustomLine AAA 692.700 415.900 714.300 415.900
[03/14 23:57:10   3817] addCustomLine AAA 714.300 394.300 714.300 415.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/fifo_inst_int/q11_reg_13_, Center Move (549.900,399.700)->(539.100,399.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 539.100 388.900 539.100 410.500
[03/14 23:57:10   3817] addCustomLine AAA 539.100 388.900 560.700 388.900
[03/14 23:57:10   3817] addCustomLine AAA 539.100 410.500 560.700 410.500
[03/14 23:57:10   3817] addCustomLine AAA 560.700 388.900 560.700 410.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/fifo_inst_int/q11_reg_12_, Center Move (551.100,403.300)->(540.300,405.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 540.300 392.500 540.300 414.100
[03/14 23:57:10   3817] addCustomLine AAA 540.300 392.500 561.900 392.500
[03/14 23:57:10   3817] addCustomLine AAA 540.300 414.100 561.900 414.100
[03/14 23:57:10   3817] addCustomLine AAA 561.900 392.500 561.900 414.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/fifo_inst_int/q12_reg_14_, Center Move (549.700,415.900)->(538.900,412.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 538.900 405.100 538.900 426.700
[03/14 23:57:10   3817] addCustomLine AAA 538.900 405.100 560.500 405.100
[03/14 23:57:10   3817] addCustomLine AAA 538.900 426.700 560.500 426.700
[03/14 23:57:10   3817] addCustomLine AAA 560.500 405.100 560.500 426.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/fifo_inst_int/q12_reg_12_, Center Move (549.900,412.300)->(539.100,410.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 539.100 401.500 539.100 423.100
[03/14 23:57:10   3817] addCustomLine AAA 539.100 401.500 560.700 401.500
[03/14 23:57:10   3817] addCustomLine AAA 539.100 423.100 560.700 423.100
[03/14 23:57:10   3817] addCustomLine AAA 560.700 401.500 560.700 423.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/fifo_inst_int/q13_reg_14_, Center Move (546.200,419.500)->(535.400,414.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 535.400 408.700 535.400 430.300
[03/14 23:57:10   3817] addCustomLine AAA 535.400 408.700 557.000 408.700
[03/14 23:57:10   3817] addCustomLine AAA 535.400 430.300 557.000 430.300
[03/14 23:57:10   3817] addCustomLine AAA 557.000 408.700 557.000 430.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/fifo_inst_int/q14_reg_19_, Center Move (521.700,338.500)->(519.100,349.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 510.900 327.700 510.900 349.300
[03/14 23:57:10   3817] addCustomLine AAA 510.900 327.700 532.500 327.700
[03/14 23:57:10   3817] addCustomLine AAA 510.900 349.300 532.500 349.300
[03/14 23:57:10   3817] addCustomLine AAA 532.500 327.700 532.500 349.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/fifo_inst_int/rd_ptr_reg_4_, Center Move (559.700,387.100)->(548.900,388.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 548.900 376.300 548.900 397.900
[03/14 23:57:10   3817] addCustomLine AAA 548.900 376.300 570.500 376.300
[03/14 23:57:10   3817] addCustomLine AAA 548.900 397.900 570.500 397.900
[03/14 23:57:10   3817] addCustomLine AAA 570.500 376.300 570.500 397.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/sfp_out_sign2_reg_18_, Center Move (263.100,28.900)->(264.900,39.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 252.300 18.100 252.300 39.700
[03/14 23:57:10   3817] addCustomLine AAA 252.300 18.100 273.900 18.100
[03/14 23:57:10   3817] addCustomLine AAA 252.300 39.700 273.900 39.700
[03/14 23:57:10   3817] addCustomLine AAA 273.900 18.100 273.900 39.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/sfp_out_sign2_reg_10_, Center Move (252.500,32.500)->(253.100,43.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 241.700 21.700 241.700 43.300
[03/14 23:57:10   3817] addCustomLine AAA 241.700 21.700 263.300 21.700
[03/14 23:57:10   3817] addCustomLine AAA 241.700 43.300 263.300 43.300
[03/14 23:57:10   3817] addCustomLine AAA 263.300 21.700 263.300 43.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/sfp_out_sign1_reg_17_, Center Move (232.300,28.900)->(235.100,39.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 221.500 18.100 221.500 39.700
[03/14 23:57:10   3817] addCustomLine AAA 221.500 18.100 243.100 18.100
[03/14 23:57:10   3817] addCustomLine AAA 221.500 39.700 243.100 39.700
[03/14 23:57:10   3817] addCustomLine AAA 243.100 18.100 243.100 39.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/sfp_out_sign1_reg_14_, Center Move (225.500,32.500)->(226.300,43.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 214.700 21.700 214.700 43.300
[03/14 23:57:10   3817] addCustomLine AAA 214.700 21.700 236.300 21.700
[03/14 23:57:10   3817] addCustomLine AAA 214.700 43.300 236.300 43.300
[03/14 23:57:10   3817] addCustomLine AAA 236.300 21.700 236.300 43.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/sfp_out_sign1_reg_9_, Center Move (216.500,32.500)->(217.300,43.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 205.700 21.700 205.700 43.300
[03/14 23:57:10   3817] addCustomLine AAA 205.700 21.700 227.300 21.700
[03/14 23:57:10   3817] addCustomLine AAA 205.700 43.300 227.300 43.300
[03/14 23:57:10   3817] addCustomLine AAA 227.300 21.700 227.300 43.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/sfp_out_sign1_reg_8_, Center Move (205.500,28.900)->(207.900,39.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 194.700 18.100 194.700 39.700
[03/14 23:57:10   3817] addCustomLine AAA 194.700 18.100 216.300 18.100
[03/14 23:57:10   3817] addCustomLine AAA 194.700 39.700 216.300 39.700
[03/14 23:57:10   3817] addCustomLine AAA 216.300 18.100 216.300 39.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/sfp_instance/div_q_reg, Center Move (554.300,397.900)->(543.500,397.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 543.500 387.100 543.500 408.700
[03/14 23:57:10   3817] addCustomLine AAA 543.500 387.100 565.100 387.100
[03/14 23:57:10   3817] addCustomLine AAA 543.500 408.700 565.100 408.700
[03/14 23:57:10   3817] addCustomLine AAA 565.100 387.100 565.100 408.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_126_, Center Move (656.100,694.900)->(659.700,684.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 645.300 684.100 645.300 705.700
[03/14 23:57:10   3817] addCustomLine AAA 645.300 684.100 666.900 684.100
[03/14 23:57:10   3817] addCustomLine AAA 645.300 705.700 666.900 705.700
[03/14 23:57:10   3817] addCustomLine AAA 666.900 684.100 666.900 705.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_119_, Center Move (652.700,489.700)->(652.100,500.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 641.900 478.900 641.900 500.500
[03/14 23:57:10   3817] addCustomLine AAA 641.900 478.900 663.500 478.900
[03/14 23:57:10   3817] addCustomLine AAA 641.900 500.500 663.500 500.500
[03/14 23:57:10   3817] addCustomLine AAA 663.500 478.900 663.500 500.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_117_, Center Move (647.500,487.900)->(650.100,498.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 636.700 477.100 636.700 498.700
[03/14 23:57:10   3817] addCustomLine AAA 636.700 477.100 658.300 477.100
[03/14 23:57:10   3817] addCustomLine AAA 636.700 498.700 658.300 498.700
[03/14 23:57:10   3817] addCustomLine AAA 658.300 477.100 658.300 498.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_116_, Center Move (633.100,502.300)->(643.300,513.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 622.300 491.500 622.300 513.100
[03/14 23:57:10   3817] addCustomLine AAA 622.300 491.500 643.900 491.500
[03/14 23:57:10   3817] addCustomLine AAA 622.300 513.100 643.900 513.100
[03/14 23:57:10   3817] addCustomLine AAA 643.900 491.500 643.900 513.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_113_, Center Move (617.100,518.500)->(623.900,529.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 606.300 507.700 606.300 529.300
[03/14 23:57:10   3817] addCustomLine AAA 606.300 507.700 627.900 507.700
[03/14 23:57:10   3817] addCustomLine AAA 606.300 529.300 627.900 529.300
[03/14 23:57:10   3817] addCustomLine AAA 627.900 507.700 627.900 529.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_110_, Center Move (717.200,678.700)->(706.400,667.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 706.400 667.900 706.400 689.500
[03/14 23:57:10   3817] addCustomLine AAA 706.400 667.900 728.000 667.900
[03/14 23:57:10   3817] addCustomLine AAA 706.400 689.500 728.000 689.500
[03/14 23:57:10   3817] addCustomLine AAA 728.000 667.900 728.000 689.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_109_, Center Move (711.900,687.700)->(701.100,676.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 701.100 676.900 701.100 698.500
[03/14 23:57:10   3817] addCustomLine AAA 701.100 676.900 722.700 676.900
[03/14 23:57:10   3817] addCustomLine AAA 701.100 698.500 722.700 698.500
[03/14 23:57:10   3817] addCustomLine AAA 722.700 676.900 722.700 698.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_108_, Center Move (702.200,693.100)->(696.200,682.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 691.400 682.300 691.400 703.900
[03/14 23:57:10   3817] addCustomLine AAA 691.400 682.300 713.000 682.300
[03/14 23:57:10   3817] addCustomLine AAA 691.400 703.900 713.000 703.900
[03/14 23:57:10   3817] addCustomLine AAA 713.000 682.300 713.000 703.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_105_, Center Move (713.500,682.300)->(702.700,673.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 702.700 671.500 702.700 693.100
[03/14 23:57:10   3817] addCustomLine AAA 702.700 671.500 724.300 671.500
[03/14 23:57:10   3817] addCustomLine AAA 702.700 693.100 724.300 693.100
[03/14 23:57:10   3817] addCustomLine AAA 724.300 671.500 724.300 693.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_104_, Center Move (639.000,680.500)->(639.600,669.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 628.200 669.700 628.200 691.300
[03/14 23:57:10   3817] addCustomLine AAA 628.200 669.700 649.800 669.700
[03/14 23:57:10   3817] addCustomLine AAA 628.200 691.300 649.800 691.300
[03/14 23:57:10   3817] addCustomLine AAA 649.800 669.700 649.800 691.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_102_, Center Move (634.000,509.500)->(637.200,520.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 623.200 498.700 623.200 520.300
[03/14 23:57:10   3817] addCustomLine AAA 623.200 498.700 644.800 498.700
[03/14 23:57:10   3817] addCustomLine AAA 623.200 520.300 644.800 520.300
[03/14 23:57:10   3817] addCustomLine AAA 644.800 498.700 644.800 520.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_97_, Center Move (629.500,525.700)->(632.300,536.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 618.700 514.900 618.700 536.500
[03/14 23:57:10   3817] addCustomLine AAA 618.700 514.900 640.300 514.900
[03/14 23:57:10   3817] addCustomLine AAA 618.700 536.500 640.300 536.500
[03/14 23:57:10   3817] addCustomLine AAA 640.300 514.900 640.300 536.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_96_, Center Move (635.800,522.100)->(638.200,532.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 625.000 511.300 625.000 532.900
[03/14 23:57:10   3817] addCustomLine AAA 625.000 511.300 646.600 511.300
[03/14 23:57:10   3817] addCustomLine AAA 625.000 532.900 646.600 532.900
[03/14 23:57:10   3817] addCustomLine AAA 646.600 511.300 646.600 532.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_93_, Center Move (722.300,658.900)->(713.500,648.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 711.500 648.100 711.500 669.700
[03/14 23:57:10   3817] addCustomLine AAA 711.500 648.100 733.100 648.100
[03/14 23:57:10   3817] addCustomLine AAA 711.500 669.700 733.100 669.700
[03/14 23:57:10   3817] addCustomLine AAA 733.100 648.100 733.100 669.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_92_, Center Move (718.800,667.900)->(709.400,657.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 708.000 657.100 708.000 678.700
[03/14 23:57:10   3817] addCustomLine AAA 708.000 657.100 729.600 657.100
[03/14 23:57:10   3817] addCustomLine AAA 708.000 678.700 729.600 678.700
[03/14 23:57:10   3817] addCustomLine AAA 729.600 657.100 729.600 678.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_91_, Center Move (717.500,658.900)->(706.700,649.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 706.700 648.100 706.700 669.700
[03/14 23:57:10   3817] addCustomLine AAA 706.700 648.100 728.300 648.100
[03/14 23:57:10   3817] addCustomLine AAA 706.700 669.700 728.300 669.700
[03/14 23:57:10   3817] addCustomLine AAA 728.300 648.100 728.300 669.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_90_, Center Move (720.100,671.500)->(709.300,660.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 709.300 660.700 709.300 682.300
[03/14 23:57:10   3817] addCustomLine AAA 709.300 660.700 730.900 660.700
[03/14 23:57:10   3817] addCustomLine AAA 709.300 682.300 730.900 682.300
[03/14 23:57:10   3817] addCustomLine AAA 730.900 660.700 730.900 682.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_89_, Center Move (640.700,658.900)->(637.700,648.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 629.900 648.100 629.900 669.700
[03/14 23:57:10   3817] addCustomLine AAA 629.900 648.100 651.500 648.100
[03/14 23:57:10   3817] addCustomLine AAA 629.900 669.700 651.500 669.700
[03/14 23:57:10   3817] addCustomLine AAA 651.500 648.100 651.500 669.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_88_, Center Move (636.000,662.500)->(633.600,651.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 625.200 651.700 625.200 673.300
[03/14 23:57:10   3817] addCustomLine AAA 625.200 651.700 646.800 651.700
[03/14 23:57:10   3817] addCustomLine AAA 625.200 673.300 646.800 673.300
[03/14 23:57:10   3817] addCustomLine AAA 646.800 651.700 646.800 673.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_75_, Center Move (634.300,639.100)->(636.300,628.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 623.500 628.300 623.500 649.900
[03/14 23:57:10   3817] addCustomLine AAA 623.500 628.300 645.100 628.300
[03/14 23:57:10   3817] addCustomLine AAA 623.500 649.900 645.100 649.900
[03/14 23:57:10   3817] addCustomLine AAA 645.100 628.300 645.100 649.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_73_, Center Move (638.100,646.300)->(635.500,635.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 627.300 635.500 627.300 657.100
[03/14 23:57:10   3817] addCustomLine AAA 627.300 635.500 648.900 635.500
[03/14 23:57:10   3817] addCustomLine AAA 627.300 657.100 648.900 657.100
[03/14 23:57:10   3817] addCustomLine AAA 648.900 635.500 648.900 657.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_72_, Center Move (634.400,644.500)->(633.200,633.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 623.600 633.700 623.600 655.300
[03/14 23:57:10   3817] addCustomLine AAA 623.600 633.700 645.200 633.700
[03/14 23:57:10   3817] addCustomLine AAA 623.600 655.300 645.200 655.300
[03/14 23:57:10   3817] addCustomLine AAA 645.200 633.700 645.200 655.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_71_, Center Move (615.100,523.900)->(621.500,534.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 604.300 513.100 604.300 534.700
[03/14 23:57:10   3817] addCustomLine AAA 604.300 513.100 625.900 513.100
[03/14 23:57:10   3817] addCustomLine AAA 604.300 534.700 625.900 534.700
[03/14 23:57:10   3817] addCustomLine AAA 625.900 513.100 625.900 534.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_70_, Center Move (621.200,522.100)->(624.000,532.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 610.400 511.300 610.400 532.900
[03/14 23:57:10   3817] addCustomLine AAA 610.400 511.300 632.000 511.300
[03/14 23:57:10   3817] addCustomLine AAA 610.400 532.900 632.000 532.900
[03/14 23:57:10   3817] addCustomLine AAA 632.000 511.300 632.000 532.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_68_, Center Move (625.300,525.700)->(629.300,536.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 614.500 514.900 614.500 536.500
[03/14 23:57:10   3817] addCustomLine AAA 614.500 514.900 636.100 514.900
[03/14 23:57:10   3817] addCustomLine AAA 614.500 536.500 636.100 536.500
[03/14 23:57:10   3817] addCustomLine AAA 636.100 514.900 636.100 536.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_, Center Move (642.300,489.700)->(648.900,500.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 631.500 478.900 631.500 500.500
[03/14 23:57:10   3817] addCustomLine AAA 631.500 478.900 653.100 478.900
[03/14 23:57:10   3817] addCustomLine AAA 631.500 500.500 653.100 500.500
[03/14 23:57:10   3817] addCustomLine AAA 653.100 478.900 653.100 500.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_, Center Move (720.900,642.700)->(715.700,631.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 710.100 631.900 710.100 653.500
[03/14 23:57:10   3817] addCustomLine AAA 710.100 631.900 731.700 631.900
[03/14 23:57:10   3817] addCustomLine AAA 710.100 653.500 731.700 653.500
[03/14 23:57:10   3817] addCustomLine AAA 731.700 631.900 731.700 653.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_, Center Move (721.300,648.100)->(714.900,637.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 710.500 637.300 710.500 658.900
[03/14 23:57:10   3817] addCustomLine AAA 710.500 637.300 732.100 637.300
[03/14 23:57:10   3817] addCustomLine AAA 710.500 658.900 732.100 658.900
[03/14 23:57:10   3817] addCustomLine AAA 732.100 637.300 732.100 658.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_, Center Move (719.700,660.700)->(711.900,649.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 708.900 649.900 708.900 671.500
[03/14 23:57:10   3817] addCustomLine AAA 708.900 649.900 730.500 649.900
[03/14 23:57:10   3817] addCustomLine AAA 708.900 671.500 730.500 671.500
[03/14 23:57:10   3817] addCustomLine AAA 730.500 649.900 730.500 671.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_, Center Move (711.600,667.900)->(706.000,657.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 700.800 657.100 700.800 678.700
[03/14 23:57:10   3817] addCustomLine AAA 700.800 657.100 722.400 657.100
[03/14 23:57:10   3817] addCustomLine AAA 700.800 678.700 722.400 678.700
[03/14 23:57:10   3817] addCustomLine AAA 722.400 657.100 722.400 678.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_, Center Move (713.200,658.900)->(706.800,648.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 702.400 648.100 702.400 669.700
[03/14 23:57:10   3817] addCustomLine AAA 702.400 648.100 724.000 648.100
[03/14 23:57:10   3817] addCustomLine AAA 702.400 669.700 724.000 669.700
[03/14 23:57:10   3817] addCustomLine AAA 724.000 648.100 724.000 669.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_, Center Move (640.100,675.100)->(642.900,664.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 629.300 664.300 629.300 685.900
[03/14 23:57:10   3817] addCustomLine AAA 629.300 664.300 650.900 664.300
[03/14 23:57:10   3817] addCustomLine AAA 629.300 685.900 650.900 685.900
[03/14 23:57:10   3817] addCustomLine AAA 650.900 664.300 650.900 685.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_, Center Move (637.300,655.300)->(637.100,644.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 626.500 644.500 626.500 666.100
[03/14 23:57:10   3817] addCustomLine AAA 626.500 644.500 648.100 644.500
[03/14 23:57:10   3817] addCustomLine AAA 626.500 666.100 648.100 666.100
[03/14 23:57:10   3817] addCustomLine AAA 648.100 644.500 648.100 666.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_, Center Move (624.300,540.100)->(626.500,550.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 613.500 529.300 613.500 550.900
[03/14 23:57:10   3817] addCustomLine AAA 613.500 529.300 635.100 529.300
[03/14 23:57:10   3817] addCustomLine AAA 613.500 550.900 635.100 550.900
[03/14 23:57:10   3817] addCustomLine AAA 635.100 529.300 635.100 550.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_, Center Move (615.900,536.500)->(619.300,547.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 605.100 525.700 605.100 547.300
[03/14 23:57:10   3817] addCustomLine AAA 605.100 525.700 626.700 525.700
[03/14 23:57:10   3817] addCustomLine AAA 605.100 547.300 626.700 547.300
[03/14 23:57:10   3817] addCustomLine AAA 626.700 525.700 626.700 547.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_, Center Move (620.100,540.100)->(623.100,550.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 609.300 529.300 609.300 550.900
[03/14 23:57:10   3817] addCustomLine AAA 609.300 529.300 630.900 529.300
[03/14 23:57:10   3817] addCustomLine AAA 609.300 550.900 630.900 550.900
[03/14 23:57:10   3817] addCustomLine AAA 630.900 529.300 630.900 550.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_, Center Move (684.900,696.700)->(681.700,685.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 674.100 685.900 674.100 707.500
[03/14 23:57:10   3817] addCustomLine AAA 674.100 685.900 695.700 685.900
[03/14 23:57:10   3817] addCustomLine AAA 674.100 707.500 695.700 707.500
[03/14 23:57:10   3817] addCustomLine AAA 695.700 685.900 695.700 707.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_, Center Move (677.900,694.900)->(675.100,684.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 667.100 684.100 667.100 705.700
[03/14 23:57:10   3817] addCustomLine AAA 667.100 684.100 688.700 684.100
[03/14 23:57:10   3817] addCustomLine AAA 667.100 705.700 688.700 705.700
[03/14 23:57:10   3817] addCustomLine AAA 688.700 684.100 688.700 705.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_, Center Move (659.200,687.700)->(659.200,676.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 648.400 676.900 648.400 698.500
[03/14 23:57:10   3817] addCustomLine AAA 648.400 676.900 670.000 676.900
[03/14 23:57:10   3817] addCustomLine AAA 648.400 698.500 670.000 698.500
[03/14 23:57:10   3817] addCustomLine AAA 670.000 676.900 670.000 698.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_127_, Center Move (663.000,694.900)->(663.600,684.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 652.200 684.100 652.200 705.700
[03/14 23:57:10   3817] addCustomLine AAA 652.200 684.100 673.800 684.100
[03/14 23:57:10   3817] addCustomLine AAA 652.200 705.700 673.800 705.700
[03/14 23:57:10   3817] addCustomLine AAA 673.800 684.100 673.800 705.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_126_, Center Move (663.000,696.700)->(663.400,685.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 652.200 685.900 652.200 707.500
[03/14 23:57:10   3817] addCustomLine AAA 652.200 685.900 673.800 685.900
[03/14 23:57:10   3817] addCustomLine AAA 652.200 707.500 673.800 707.500
[03/14 23:57:10   3817] addCustomLine AAA 673.800 685.900 673.800 707.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_, Center Move (639.000,694.900)->(644.000,684.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 628.200 684.100 628.200 705.700
[03/14 23:57:10   3817] addCustomLine AAA 628.200 684.100 649.800 684.100
[03/14 23:57:10   3817] addCustomLine AAA 628.200 705.700 649.800 705.700
[03/14 23:57:10   3817] addCustomLine AAA 649.800 684.100 649.800 705.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_124_, Center Move (649.400,694.900)->(652.800,684.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 638.600 684.100 638.600 705.700
[03/14 23:57:10   3817] addCustomLine AAA 638.600 684.100 660.200 684.100
[03/14 23:57:10   3817] addCustomLine AAA 638.600 705.700 660.200 705.700
[03/14 23:57:10   3817] addCustomLine AAA 660.200 684.100 660.200 705.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_, Center Move (639.000,696.700)->(644.000,685.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 628.200 685.900 628.200 707.500
[03/14 23:57:10   3817] addCustomLine AAA 628.200 685.900 649.800 685.900
[03/14 23:57:10   3817] addCustomLine AAA 628.200 707.500 649.800 707.500
[03/14 23:57:10   3817] addCustomLine AAA 649.800 685.900 649.800 707.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_122_, Center Move (648.000,698.500)->(652.800,687.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 637.200 687.700 637.200 709.300
[03/14 23:57:10   3817] addCustomLine AAA 637.200 687.700 658.800 687.700
[03/14 23:57:10   3817] addCustomLine AAA 637.200 709.300 658.800 709.300
[03/14 23:57:10   3817] addCustomLine AAA 658.800 687.700 658.800 709.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_, Center Move (638.000,693.100)->(641.800,682.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 627.200 682.300 627.200 703.900
[03/14 23:57:10   3817] addCustomLine AAA 627.200 682.300 648.800 682.300
[03/14 23:57:10   3817] addCustomLine AAA 627.200 703.900 648.800 703.900
[03/14 23:57:10   3817] addCustomLine AAA 648.800 682.300 648.800 703.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_120_, Center Move (638.000,687.700)->(640.200,676.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 627.200 676.900 627.200 698.500
[03/14 23:57:10   3817] addCustomLine AAA 627.200 676.900 648.800 676.900
[03/14 23:57:10   3817] addCustomLine AAA 627.200 698.500 648.800 698.500
[03/14 23:57:10   3817] addCustomLine AAA 648.800 676.900 648.800 698.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_119_, Center Move (646.600,496.900)->(652.000,507.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 635.800 486.100 635.800 507.700
[03/14 23:57:10   3817] addCustomLine AAA 635.800 486.100 657.400 486.100
[03/14 23:57:10   3817] addCustomLine AAA 635.800 507.700 657.400 507.700
[03/14 23:57:10   3817] addCustomLine AAA 657.400 486.100 657.400 507.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_117_, Center Move (646.000,498.700)->(651.800,509.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 635.200 487.900 635.200 509.500
[03/14 23:57:10   3817] addCustomLine AAA 635.200 487.900 656.800 487.900
[03/14 23:57:10   3817] addCustomLine AAA 635.200 509.500 656.800 509.500
[03/14 23:57:10   3817] addCustomLine AAA 656.800 487.900 656.800 509.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_115_, Center Move (632.000,495.100)->(641.600,505.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 621.200 484.300 621.200 505.900
[03/14 23:57:10   3817] addCustomLine AAA 621.200 484.300 642.800 484.300
[03/14 23:57:10   3817] addCustomLine AAA 621.200 505.900 642.800 505.900
[03/14 23:57:10   3817] addCustomLine AAA 642.800 484.300 642.800 505.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_114_, Center Move (631.200,498.700)->(640.000,509.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 620.400 487.900 620.400 509.500
[03/14 23:57:10   3817] addCustomLine AAA 620.400 487.900 642.000 487.900
[03/14 23:57:10   3817] addCustomLine AAA 620.400 509.500 642.000 509.500
[03/14 23:57:10   3817] addCustomLine AAA 642.000 487.900 642.000 509.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_, Center Move (696.000,694.900)->(689.200,684.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 685.200 684.100 685.200 705.700
[03/14 23:57:10   3817] addCustomLine AAA 685.200 684.100 706.800 684.100
[03/14 23:57:10   3817] addCustomLine AAA 685.200 705.700 706.800 705.700
[03/14 23:57:10   3817] addCustomLine AAA 706.800 684.100 706.800 705.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_110_, Center Move (699.800,685.900)->(690.400,675.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 689.000 675.100 689.000 696.700
[03/14 23:57:10   3817] addCustomLine AAA 689.000 675.100 710.600 675.100
[03/14 23:57:10   3817] addCustomLine AAA 689.000 696.700 710.600 696.700
[03/14 23:57:10   3817] addCustomLine AAA 710.600 675.100 710.600 696.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_109_, Center Move (691.200,689.500)->(689.600,678.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 680.400 678.700 680.400 700.300
[03/14 23:57:10   3817] addCustomLine AAA 680.400 678.700 702.000 678.700
[03/14 23:57:10   3817] addCustomLine AAA 680.400 700.300 702.000 700.300
[03/14 23:57:10   3817] addCustomLine AAA 702.000 678.700 702.000 700.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_108_, Center Move (693.400,687.700)->(689.800,676.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 682.600 676.900 682.600 698.500
[03/14 23:57:10   3817] addCustomLine AAA 682.600 676.900 704.200 676.900
[03/14 23:57:10   3817] addCustomLine AAA 682.600 698.500 704.200 698.500
[03/14 23:57:10   3817] addCustomLine AAA 704.200 676.900 704.200 698.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_, Center Move (686.200,687.700)->(685.200,676.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 675.400 676.900 675.400 698.500
[03/14 23:57:10   3817] addCustomLine AAA 675.400 676.900 697.000 676.900
[03/14 23:57:10   3817] addCustomLine AAA 675.400 698.500 697.000 698.500
[03/14 23:57:10   3817] addCustomLine AAA 697.000 676.900 697.000 698.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_105_, Center Move (690.800,685.900)->(685.400,675.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 680.000 675.100 680.000 696.700
[03/14 23:57:10   3817] addCustomLine AAA 680.000 675.100 701.600 675.100
[03/14 23:57:10   3817] addCustomLine AAA 680.000 696.700 701.600 696.700
[03/14 23:57:10   3817] addCustomLine AAA 701.600 675.100 701.600 696.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_98_, Center Move (629.600,520.300)->(632.400,531.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 618.800 509.500 618.800 531.100
[03/14 23:57:10   3817] addCustomLine AAA 618.800 509.500 640.400 509.500
[03/14 23:57:10   3817] addCustomLine AAA 618.800 531.100 640.400 531.100
[03/14 23:57:10   3817] addCustomLine AAA 640.400 509.500 640.400 531.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_97_, Center Move (630.800,522.100)->(632.400,532.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 620.000 511.300 620.000 532.900
[03/14 23:57:10   3817] addCustomLine AAA 620.000 511.300 641.600 511.300
[03/14 23:57:10   3817] addCustomLine AAA 620.000 532.900 641.600 532.900
[03/14 23:57:10   3817] addCustomLine AAA 641.600 511.300 641.600 532.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_95_, Center Move (711.400,657.100)->(700.600,646.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 700.600 646.300 700.600 667.900
[03/14 23:57:10   3817] addCustomLine AAA 700.600 646.300 722.200 646.300
[03/14 23:57:10   3817] addCustomLine AAA 700.600 667.900 722.200 667.900
[03/14 23:57:10   3817] addCustomLine AAA 722.200 646.300 722.200 667.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_94_, Center Move (706.000,657.100)->(700.400,646.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 695.200 646.300 695.200 667.900
[03/14 23:57:10   3817] addCustomLine AAA 695.200 646.300 716.800 646.300
[03/14 23:57:10   3817] addCustomLine AAA 695.200 667.900 716.800 667.900
[03/14 23:57:10   3817] addCustomLine AAA 716.800 646.300 716.800 667.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_93_, Center Move (702.200,662.500)->(695.400,651.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 691.400 651.700 691.400 673.300
[03/14 23:57:10   3817] addCustomLine AAA 691.400 651.700 713.000 651.700
[03/14 23:57:10   3817] addCustomLine AAA 691.400 673.300 713.000 673.300
[03/14 23:57:10   3817] addCustomLine AAA 713.000 651.700 713.000 673.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_92_, Center Move (701.600,664.300)->(695.200,653.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 690.800 653.500 690.800 675.100
[03/14 23:57:10   3817] addCustomLine AAA 690.800 653.500 712.400 653.500
[03/14 23:57:10   3817] addCustomLine AAA 690.800 675.100 712.400 675.100
[03/14 23:57:10   3817] addCustomLine AAA 712.400 653.500 712.400 675.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_91_, Center Move (703.000,660.700)->(695.400,649.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 692.200 649.900 692.200 671.500
[03/14 23:57:10   3817] addCustomLine AAA 692.200 649.900 713.800 649.900
[03/14 23:57:10   3817] addCustomLine AAA 692.200 671.500 713.800 671.500
[03/14 23:57:10   3817] addCustomLine AAA 713.800 649.900 713.800 671.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_90_, Center Move (706.600,666.100)->(700.600,655.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 695.800 655.300 695.800 676.900
[03/14 23:57:10   3817] addCustomLine AAA 695.800 655.300 717.400 655.300
[03/14 23:57:10   3817] addCustomLine AAA 695.800 676.900 717.400 676.900
[03/14 23:57:10   3817] addCustomLine AAA 717.400 655.300 717.400 676.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_88_, Center Move (632.600,664.300)->(634.000,653.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 621.800 653.500 621.800 675.100
[03/14 23:57:10   3817] addCustomLine AAA 621.800 653.500 643.400 653.500
[03/14 23:57:10   3817] addCustomLine AAA 621.800 675.100 643.400 675.100
[03/14 23:57:10   3817] addCustomLine AAA 643.400 653.500 643.400 675.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_, Center Move (635.600,640.900)->(634.400,630.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 624.800 630.100 624.800 651.700
[03/14 23:57:10   3817] addCustomLine AAA 624.800 630.100 646.400 630.100
[03/14 23:57:10   3817] addCustomLine AAA 624.800 651.700 646.400 651.700
[03/14 23:57:10   3817] addCustomLine AAA 646.400 630.100 646.400 651.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_70_, Center Move (620.600,527.500)->(625.600,538.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 609.800 516.700 609.800 538.300
[03/14 23:57:10   3817] addCustomLine AAA 609.800 516.700 631.400 516.700
[03/14 23:57:10   3817] addCustomLine AAA 609.800 538.300 631.400 538.300
[03/14 23:57:10   3817] addCustomLine AAA 631.400 516.700 631.400 538.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_69_, Center Move (624.400,529.300)->(625.600,540.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 613.600 518.500 613.600 540.100
[03/14 23:57:10   3817] addCustomLine AAA 613.600 518.500 635.200 518.500
[03/14 23:57:10   3817] addCustomLine AAA 613.600 540.100 635.200 540.100
[03/14 23:57:10   3817] addCustomLine AAA 635.200 518.500 635.200 540.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_, Center Move (626.000,538.300)->(625.200,549.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 615.200 527.500 615.200 549.100
[03/14 23:57:10   3817] addCustomLine AAA 615.200 527.500 636.800 527.500
[03/14 23:57:10   3817] addCustomLine AAA 615.200 549.100 636.800 549.100
[03/14 23:57:10   3817] addCustomLine AAA 636.800 527.500 636.800 549.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_, Center Move (639.400,496.900)->(647.200,507.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 628.600 486.100 628.600 507.700
[03/14 23:57:10   3817] addCustomLine AAA 628.600 486.100 650.200 486.100
[03/14 23:57:10   3817] addCustomLine AAA 628.600 507.700 650.200 507.700
[03/14 23:57:10   3817] addCustomLine AAA 650.200 486.100 650.200 507.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_, Center Move (635.400,493.300)->(642.000,504.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 624.600 482.500 624.600 504.100
[03/14 23:57:10   3817] addCustomLine AAA 624.600 482.500 646.200 482.500
[03/14 23:57:10   3817] addCustomLine AAA 624.600 504.100 646.200 504.100
[03/14 23:57:10   3817] addCustomLine AAA 646.200 482.500 646.200 504.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_, Center Move (633.400,500.500)->(640.000,511.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 622.600 489.700 622.600 511.300
[03/14 23:57:10   3817] addCustomLine AAA 622.600 489.700 644.200 489.700
[03/14 23:57:10   3817] addCustomLine AAA 622.600 511.300 644.200 511.300
[03/14 23:57:10   3817] addCustomLine AAA 644.200 489.700 644.200 511.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_, Center Move (710.600,642.700)->(705.000,631.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 699.800 631.900 699.800 653.500
[03/14 23:57:10   3817] addCustomLine AAA 699.800 631.900 721.400 631.900
[03/14 23:57:10   3817] addCustomLine AAA 699.800 653.500 721.400 653.500
[03/14 23:57:10   3817] addCustomLine AAA 721.400 631.900 721.400 653.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_, Center Move (715.200,640.900)->(708.000,630.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 704.400 630.100 704.400 651.700
[03/14 23:57:10   3817] addCustomLine AAA 704.400 630.100 726.000 630.100
[03/14 23:57:10   3817] addCustomLine AAA 704.400 651.700 726.000 651.700
[03/14 23:57:10   3817] addCustomLine AAA 726.000 630.100 726.000 651.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_, Center Move (714.800,646.300)->(707.600,635.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 704.000 635.500 704.000 657.100
[03/14 23:57:10   3817] addCustomLine AAA 704.000 635.500 725.600 635.500
[03/14 23:57:10   3817] addCustomLine AAA 704.000 657.100 725.600 657.100
[03/14 23:57:10   3817] addCustomLine AAA 725.600 635.500 725.600 657.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_, Center Move (713.600,644.500)->(707.800,633.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 702.800 633.700 702.800 655.300
[03/14 23:57:10   3817] addCustomLine AAA 702.800 633.700 724.400 633.700
[03/14 23:57:10   3817] addCustomLine AAA 702.800 655.300 724.400 655.300
[03/14 23:57:10   3817] addCustomLine AAA 724.400 633.700 724.400 655.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_, Center Move (706.200,667.900)->(700.600,657.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 695.400 657.100 695.400 678.700
[03/14 23:57:10   3817] addCustomLine AAA 695.400 657.100 717.000 657.100
[03/14 23:57:10   3817] addCustomLine AAA 695.400 678.700 717.000 678.700
[03/14 23:57:10   3817] addCustomLine AAA 717.000 657.100 717.000 678.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_, Center Move (705.400,658.900)->(701.000,648.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 694.600 648.100 694.600 669.700
[03/14 23:57:10   3817] addCustomLine AAA 694.600 648.100 716.200 648.100
[03/14 23:57:10   3817] addCustomLine AAA 694.600 669.700 716.200 669.700
[03/14 23:57:10   3817] addCustomLine AAA 716.200 648.100 716.200 669.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_, Center Move (707.400,664.300)->(700.800,653.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 696.600 653.500 696.600 675.100
[03/14 23:57:10   3817] addCustomLine AAA 696.600 653.500 718.200 653.500
[03/14 23:57:10   3817] addCustomLine AAA 696.600 675.100 718.200 675.100
[03/14 23:57:10   3817] addCustomLine AAA 718.200 653.500 718.200 675.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_, Center Move (642.700,671.500)->(643.300,660.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 631.900 660.700 631.900 682.300
[03/14 23:57:10   3817] addCustomLine AAA 631.900 660.700 653.500 660.700
[03/14 23:57:10   3817] addCustomLine AAA 631.900 682.300 653.500 682.300
[03/14 23:57:10   3817] addCustomLine AAA 653.500 660.700 653.500 682.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_, Center Move (641.000,667.900)->(642.800,657.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 630.200 657.100 630.200 678.700
[03/14 23:57:10   3817] addCustomLine AAA 630.200 657.100 651.800 657.100
[03/14 23:57:10   3817] addCustomLine AAA 630.200 678.700 651.800 678.700
[03/14 23:57:10   3817] addCustomLine AAA 651.800 657.100 651.800 678.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_, Center Move (641.000,669.700)->(643.000,658.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 630.200 658.900 630.200 680.500
[03/14 23:57:10   3817] addCustomLine AAA 630.200 658.900 651.800 658.900
[03/14 23:57:10   3817] addCustomLine AAA 630.200 680.500 651.800 680.500
[03/14 23:57:10   3817] addCustomLine AAA 651.800 658.900 651.800 680.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_, Center Move (671.000,693.100)->(668.200,682.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 660.200 682.300 660.200 703.900
[03/14 23:57:10   3817] addCustomLine AAA 660.200 682.300 681.800 682.300
[03/14 23:57:10   3817] addCustomLine AAA 660.200 703.900 681.800 703.900
[03/14 23:57:10   3817] addCustomLine AAA 681.800 682.300 681.800 703.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_, Center Move (664.400,700.300)->(663.200,689.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 653.600 689.500 653.600 711.100
[03/14 23:57:10   3817] addCustomLine AAA 653.600 689.500 675.200 689.500
[03/14 23:57:10   3817] addCustomLine AAA 653.600 711.100 675.200 711.100
[03/14 23:57:10   3817] addCustomLine AAA 675.200 689.500 675.200 711.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_, Center Move (664.400,698.500)->(663.400,687.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 653.600 687.700 653.600 709.300
[03/14 23:57:10   3817] addCustomLine AAA 653.600 687.700 675.200 687.700
[03/14 23:57:10   3817] addCustomLine AAA 653.600 709.300 675.200 709.300
[03/14 23:57:10   3817] addCustomLine AAA 675.200 687.700 675.200 709.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_, Center Move (658.400,691.300)->(659.200,680.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 647.600 680.500 647.600 702.100
[03/14 23:57:10   3817] addCustomLine AAA 647.600 680.500 669.200 680.500
[03/14 23:57:10   3817] addCustomLine AAA 647.600 702.100 669.200 702.100
[03/14 23:57:10   3817] addCustomLine AAA 669.200 680.500 669.200 702.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_126_, Center Move (760.300,680.500)->(760.900,669.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 749.500 669.700 749.500 691.300
[03/14 23:57:10   3817] addCustomLine AAA 749.500 669.700 771.100 669.700
[03/14 23:57:10   3817] addCustomLine AAA 749.500 691.300 771.100 691.300
[03/14 23:57:10   3817] addCustomLine AAA 771.100 669.700 771.100 691.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_120_, Center Move (730.700,673.300)->(734.100,662.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 719.900 662.500 719.900 684.100
[03/14 23:57:10   3817] addCustomLine AAA 719.900 662.500 741.500 662.500
[03/14 23:57:10   3817] addCustomLine AAA 719.900 684.100 741.500 684.100
[03/14 23:57:10   3817] addCustomLine AAA 741.500 662.500 741.500 684.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_119_, Center Move (792.200,489.700)->(781.400,500.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 781.400 478.900 781.400 500.500
[03/14 23:57:10   3817] addCustomLine AAA 781.400 478.900 803.000 478.900
[03/14 23:57:10   3817] addCustomLine AAA 781.400 500.500 803.000 500.500
[03/14 23:57:10   3817] addCustomLine AAA 803.000 478.900 803.000 500.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_118_, Center Move (794.100,496.900)->(783.300,507.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 783.300 486.100 783.300 507.700
[03/14 23:57:10   3817] addCustomLine AAA 783.300 486.100 804.900 486.100
[03/14 23:57:10   3817] addCustomLine AAA 783.300 507.700 804.900 507.700
[03/14 23:57:10   3817] addCustomLine AAA 804.900 486.100 804.900 507.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_117_, Center Move (788.500,500.500)->(782.100,511.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 777.700 489.700 777.700 511.300
[03/14 23:57:10   3817] addCustomLine AAA 777.700 489.700 799.300 489.700
[03/14 23:57:10   3817] addCustomLine AAA 777.700 511.300 799.300 511.300
[03/14 23:57:10   3817] addCustomLine AAA 799.300 489.700 799.300 511.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_116_, Center Move (783.000,493.300)->(779.400,504.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 772.200 482.500 772.200 504.100
[03/14 23:57:10   3817] addCustomLine AAA 772.200 482.500 793.800 482.500
[03/14 23:57:10   3817] addCustomLine AAA 772.200 504.100 793.800 504.100
[03/14 23:57:10   3817] addCustomLine AAA 793.800 482.500 793.800 504.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_114_, Center Move (765.300,500.500)->(766.500,511.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 754.500 489.700 754.500 511.300
[03/14 23:57:10   3817] addCustomLine AAA 754.500 489.700 776.100 489.700
[03/14 23:57:10   3817] addCustomLine AAA 754.500 511.300 776.100 511.300
[03/14 23:57:10   3817] addCustomLine AAA 776.100 489.700 776.100 511.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_112_, Center Move (767.500,493.300)->(765.900,504.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 756.700 482.500 756.700 504.100
[03/14 23:57:10   3817] addCustomLine AAA 756.700 482.500 778.300 482.500
[03/14 23:57:10   3817] addCustomLine AAA 756.700 504.100 778.300 504.100
[03/14 23:57:10   3817] addCustomLine AAA 778.300 482.500 778.300 504.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_111_, Center Move (797.800,684.100)->(787.400,673.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 787.000 673.300 787.000 694.900
[03/14 23:57:10   3817] addCustomLine AAA 787.000 673.300 808.600 673.300
[03/14 23:57:10   3817] addCustomLine AAA 787.000 694.900 808.600 694.900
[03/14 23:57:10   3817] addCustomLine AAA 808.600 673.300 808.600 694.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_110_, Center Move (804.700,676.900)->(793.900,666.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 793.900 666.100 793.900 687.700
[03/14 23:57:10   3817] addCustomLine AAA 793.900 666.100 815.500 666.100
[03/14 23:57:10   3817] addCustomLine AAA 793.900 687.700 815.500 687.700
[03/14 23:57:10   3817] addCustomLine AAA 815.500 666.100 815.500 687.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_108_, Center Move (789.500,682.300)->(786.700,671.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 778.700 671.500 778.700 693.100
[03/14 23:57:10   3817] addCustomLine AAA 778.700 671.500 800.300 671.500
[03/14 23:57:10   3817] addCustomLine AAA 778.700 693.100 800.300 693.100
[03/14 23:57:10   3817] addCustomLine AAA 800.300 671.500 800.300 693.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_107_, Center Move (780.300,678.700)->(779.700,667.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 769.500 667.900 769.500 689.500
[03/14 23:57:10   3817] addCustomLine AAA 769.500 667.900 791.100 667.900
[03/14 23:57:10   3817] addCustomLine AAA 769.500 689.500 791.100 689.500
[03/14 23:57:10   3817] addCustomLine AAA 791.100 667.900 791.100 689.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_106_, Center Move (776.200,682.300)->(776.800,671.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 765.400 671.500 765.400 693.100
[03/14 23:57:10   3817] addCustomLine AAA 765.400 671.500 787.000 671.500
[03/14 23:57:10   3817] addCustomLine AAA 765.400 693.100 787.000 693.100
[03/14 23:57:10   3817] addCustomLine AAA 787.000 671.500 787.000 693.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_104_, Center Move (731.600,667.900)->(733.800,657.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 720.800 657.100 720.800 678.700
[03/14 23:57:10   3817] addCustomLine AAA 720.800 657.100 742.400 657.100
[03/14 23:57:10   3817] addCustomLine AAA 720.800 678.700 742.400 678.700
[03/14 23:57:10   3817] addCustomLine AAA 742.400 657.100 742.400 678.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_103_, Center Move (774.200,500.500)->(772.200,511.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 763.400 489.700 763.400 511.300
[03/14 23:57:10   3817] addCustomLine AAA 763.400 489.700 785.000 489.700
[03/14 23:57:10   3817] addCustomLine AAA 763.400 511.300 785.000 511.300
[03/14 23:57:10   3817] addCustomLine AAA 785.000 489.700 785.000 511.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_102_, Center Move (736.200,520.300)->(734.400,531.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 725.400 509.500 725.400 531.100
[03/14 23:57:10   3817] addCustomLine AAA 725.400 509.500 747.000 509.500
[03/14 23:57:10   3817] addCustomLine AAA 725.400 531.100 747.000 531.100
[03/14 23:57:10   3817] addCustomLine AAA 747.000 509.500 747.000 531.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_98_, Center Move (728.700,525.700)->(727.700,536.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 717.900 514.900 717.900 536.500
[03/14 23:57:10   3817] addCustomLine AAA 717.900 514.900 739.500 514.900
[03/14 23:57:10   3817] addCustomLine AAA 717.900 536.500 739.500 536.500
[03/14 23:57:10   3817] addCustomLine AAA 739.500 514.900 739.500 536.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_95_, Center Move (825.600,655.300)->(814.800,644.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 814.800 644.500 814.800 666.100
[03/14 23:57:10   3817] addCustomLine AAA 814.800 644.500 836.400 644.500
[03/14 23:57:10   3817] addCustomLine AAA 814.800 666.100 836.400 666.100
[03/14 23:57:10   3817] addCustomLine AAA 836.400 644.500 836.400 666.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_94_, Center Move (828.200,651.700)->(817.400,640.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 817.400 640.900 817.400 662.500
[03/14 23:57:10   3817] addCustomLine AAA 817.400 640.900 839.000 640.900
[03/14 23:57:10   3817] addCustomLine AAA 817.400 662.500 839.000 662.500
[03/14 23:57:10   3817] addCustomLine AAA 839.000 640.900 839.000 662.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_93_, Center Move (828.100,644.500)->(817.300,639.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 817.300 633.700 817.300 655.300
[03/14 23:57:10   3817] addCustomLine AAA 817.300 633.700 838.900 633.700
[03/14 23:57:10   3817] addCustomLine AAA 817.300 655.300 838.900 655.300
[03/14 23:57:10   3817] addCustomLine AAA 838.900 633.700 838.900 655.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_92_, Center Move (816.300,660.700)->(805.500,649.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 805.500 649.900 805.500 671.500
[03/14 23:57:10   3817] addCustomLine AAA 805.500 649.900 827.100 649.900
[03/14 23:57:10   3817] addCustomLine AAA 805.500 671.500 827.100 671.500
[03/14 23:57:10   3817] addCustomLine AAA 827.100 649.900 827.100 671.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_91_, Center Move (819.100,655.300)->(808.300,644.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 808.300 644.500 808.300 666.100
[03/14 23:57:10   3817] addCustomLine AAA 808.300 644.500 829.900 644.500
[03/14 23:57:10   3817] addCustomLine AAA 808.300 666.100 829.900 666.100
[03/14 23:57:10   3817] addCustomLine AAA 829.900 644.500 829.900 666.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_89_, Center Move (811.200,660.700)->(801.800,649.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 800.400 649.900 800.400 671.500
[03/14 23:57:10   3817] addCustomLine AAA 800.400 649.900 822.000 649.900
[03/14 23:57:10   3817] addCustomLine AAA 800.400 671.500 822.000 671.500
[03/14 23:57:10   3817] addCustomLine AAA 822.000 649.900 822.000 671.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_76_, Center Move (728.300,648.100)->(729.700,637.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 717.500 637.300 717.500 658.900
[03/14 23:57:10   3817] addCustomLine AAA 717.500 637.300 739.100 637.300
[03/14 23:57:10   3817] addCustomLine AAA 717.500 658.900 739.100 658.900
[03/14 23:57:10   3817] addCustomLine AAA 739.100 637.300 739.100 658.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_74_, Center Move (726.300,644.500)->(726.100,633.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 715.500 633.700 715.500 655.300
[03/14 23:57:10   3817] addCustomLine AAA 715.500 633.700 737.100 633.700
[03/14 23:57:10   3817] addCustomLine AAA 715.500 655.300 737.100 655.300
[03/14 23:57:10   3817] addCustomLine AAA 737.100 633.700 737.100 655.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_71_, Center Move (738.200,523.900)->(737.800,534.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 727.400 513.100 727.400 534.700
[03/14 23:57:10   3817] addCustomLine AAA 727.400 513.100 749.000 513.100
[03/14 23:57:10   3817] addCustomLine AAA 727.400 534.700 749.000 534.700
[03/14 23:57:10   3817] addCustomLine AAA 749.000 513.100 749.000 534.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_70_, Center Move (722.800,522.100)->(724.800,532.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 712.000 511.300 712.000 532.900
[03/14 23:57:10   3817] addCustomLine AAA 712.000 511.300 733.600 511.300
[03/14 23:57:10   3817] addCustomLine AAA 712.000 532.900 733.600 532.900
[03/14 23:57:10   3817] addCustomLine AAA 733.600 511.300 733.600 532.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_69_, Center Move (742.100,525.700)->(740.500,536.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 731.300 514.900 731.300 536.500
[03/14 23:57:10   3817] addCustomLine AAA 731.300 514.900 752.900 514.900
[03/14 23:57:10   3817] addCustomLine AAA 731.300 536.500 752.900 536.500
[03/14 23:57:10   3817] addCustomLine AAA 752.900 514.900 752.900 536.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_67_, Center Move (723.900,527.500)->(722.900,538.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 713.100 516.700 713.100 538.300
[03/14 23:57:10   3817] addCustomLine AAA 713.100 516.700 734.700 516.700
[03/14 23:57:10   3817] addCustomLine AAA 713.100 538.300 734.700 538.300
[03/14 23:57:10   3817] addCustomLine AAA 734.700 516.700 734.700 538.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_66_, Center Move (720.100,529.300)->(720.900,540.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 709.300 518.500 709.300 540.100
[03/14 23:57:10   3817] addCustomLine AAA 709.300 518.500 730.900 518.500
[03/14 23:57:10   3817] addCustomLine AAA 709.300 540.100 730.900 540.100
[03/14 23:57:10   3817] addCustomLine AAA 730.900 518.500 730.900 540.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_, Center Move (847.700,586.900)->(836.900,588.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 836.900 576.100 836.900 597.700
[03/14 23:57:10   3817] addCustomLine AAA 836.900 576.100 858.500 576.100
[03/14 23:57:10   3817] addCustomLine AAA 836.900 597.700 858.500 597.700
[03/14 23:57:10   3817] addCustomLine AAA 858.500 576.100 858.500 597.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_, Center Move (846.300,590.500)->(835.500,590.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 835.500 579.700 835.500 601.300
[03/14 23:57:10   3817] addCustomLine AAA 835.500 579.700 857.100 579.700
[03/14 23:57:10   3817] addCustomLine AAA 835.500 601.300 857.100 601.300
[03/14 23:57:10   3817] addCustomLine AAA 857.100 579.700 857.100 601.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_, Center Move (844.900,597.700)->(834.100,592.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 834.100 586.900 834.100 608.500
[03/14 23:57:10   3817] addCustomLine AAA 834.100 586.900 855.700 586.900
[03/14 23:57:10   3817] addCustomLine AAA 834.100 608.500 855.700 608.500
[03/14 23:57:10   3817] addCustomLine AAA 855.700 586.900 855.700 608.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_, Center Move (844.300,604.900)->(833.500,597.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 833.500 594.100 833.500 615.700
[03/14 23:57:10   3817] addCustomLine AAA 833.500 594.100 855.100 594.100
[03/14 23:57:10   3817] addCustomLine AAA 833.500 615.700 855.100 615.700
[03/14 23:57:10   3817] addCustomLine AAA 855.100 594.100 855.100 615.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_, Center Move (843.100,599.500)->(832.300,595.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 832.300 588.700 832.300 610.300
[03/14 23:57:10   3817] addCustomLine AAA 832.300 588.700 853.900 588.700
[03/14 23:57:10   3817] addCustomLine AAA 832.300 610.300 853.900 610.300
[03/14 23:57:10   3817] addCustomLine AAA 853.900 588.700 853.900 610.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_, Center Move (749.000,493.300)->(749.400,504.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 738.200 482.500 738.200 504.100
[03/14 23:57:10   3817] addCustomLine AAA 738.200 482.500 759.800 482.500
[03/14 23:57:10   3817] addCustomLine AAA 738.200 504.100 759.800 504.100
[03/14 23:57:10   3817] addCustomLine AAA 759.800 482.500 759.800 504.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_, Center Move (757.100,491.500)->(750.700,502.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 746.300 480.700 746.300 502.300
[03/14 23:57:10   3817] addCustomLine AAA 746.300 480.700 767.900 480.700
[03/14 23:57:10   3817] addCustomLine AAA 746.300 502.300 767.900 502.300
[03/14 23:57:10   3817] addCustomLine AAA 767.900 480.700 767.900 502.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_, Center Move (749.100,498.700)->(746.300,509.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 738.300 487.900 738.300 509.500
[03/14 23:57:10   3817] addCustomLine AAA 738.300 487.900 759.900 487.900
[03/14 23:57:10   3817] addCustomLine AAA 738.300 509.500 759.900 509.500
[03/14 23:57:10   3817] addCustomLine AAA 759.900 487.900 759.900 509.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_, Center Move (735.100,511.300)->(736.500,522.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 724.300 500.500 724.300 522.100
[03/14 23:57:10   3817] addCustomLine AAA 724.300 500.500 745.900 500.500
[03/14 23:57:10   3817] addCustomLine AAA 724.300 522.100 745.900 522.100
[03/14 23:57:10   3817] addCustomLine AAA 745.900 500.500 745.900 522.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_, Center Move (839.800,617.500)->(829.000,613.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 829.000 606.700 829.000 628.300
[03/14 23:57:10   3817] addCustomLine AAA 829.000 606.700 850.600 606.700
[03/14 23:57:10   3817] addCustomLine AAA 829.000 628.300 850.600 628.300
[03/14 23:57:10   3817] addCustomLine AAA 850.600 606.700 850.600 628.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_, Center Move (839.100,622.900)->(828.300,615.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 828.300 612.100 828.300 633.700
[03/14 23:57:10   3817] addCustomLine AAA 828.300 612.100 849.900 612.100
[03/14 23:57:10   3817] addCustomLine AAA 828.300 633.700 849.900 633.700
[03/14 23:57:10   3817] addCustomLine AAA 849.900 612.100 849.900 633.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_, Center Move (842.300,613.900)->(831.500,612.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 831.500 603.100 831.500 624.700
[03/14 23:57:10   3817] addCustomLine AAA 831.500 603.100 853.100 603.100
[03/14 23:57:10   3817] addCustomLine AAA 831.500 624.700 853.100 624.700
[03/14 23:57:10   3817] addCustomLine AAA 853.100 603.100 853.100 624.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_, Center Move (838.500,626.500)->(827.700,617.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 827.700 615.700 827.700 637.300
[03/14 23:57:10   3817] addCustomLine AAA 827.700 615.700 849.300 615.700
[03/14 23:57:10   3817] addCustomLine AAA 827.700 637.300 849.300 637.300
[03/14 23:57:10   3817] addCustomLine AAA 849.300 615.700 849.300 637.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_, Center Move (828.400,635.500)->(817.600,624.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 817.600 624.700 817.600 646.300
[03/14 23:57:10   3817] addCustomLine AAA 817.600 624.700 839.200 624.700
[03/14 23:57:10   3817] addCustomLine AAA 817.600 646.300 839.200 646.300
[03/14 23:57:10   3817] addCustomLine AAA 839.200 624.700 839.200 646.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_, Center Move (721.300,619.300)->(721.500,608.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 710.500 608.500 710.500 630.100
[03/14 23:57:10   3817] addCustomLine AAA 710.500 608.500 732.100 608.500
[03/14 23:57:10   3817] addCustomLine AAA 710.500 630.100 732.100 630.100
[03/14 23:57:10   3817] addCustomLine AAA 732.100 608.500 732.100 630.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_, Center Move (794.500,651.700)->(788.500,640.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 783.700 640.900 783.700 662.500
[03/14 23:57:10   3817] addCustomLine AAA 783.700 640.900 805.300 640.900
[03/14 23:57:10   3817] addCustomLine AAA 783.700 662.500 805.300 662.500
[03/14 23:57:10   3817] addCustomLine AAA 805.300 640.900 805.300 662.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_, Center Move (743.900,658.900)->(745.900,648.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 733.100 648.100 733.100 669.700
[03/14 23:57:10   3817] addCustomLine AAA 733.100 648.100 754.700 648.100
[03/14 23:57:10   3817] addCustomLine AAA 733.100 669.700 754.700 669.700
[03/14 23:57:10   3817] addCustomLine AAA 754.700 648.100 754.700 669.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_, Center Move (739.800,658.900)->(742.600,648.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 729.000 648.100 729.000 669.700
[03/14 23:57:10   3817] addCustomLine AAA 729.000 648.100 750.600 648.100
[03/14 23:57:10   3817] addCustomLine AAA 729.000 669.700 750.600 669.700
[03/14 23:57:10   3817] addCustomLine AAA 750.600 648.100 750.600 669.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_, Center Move (732.900,655.300)->(735.100,644.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 722.100 644.500 722.100 666.100
[03/14 23:57:10   3817] addCustomLine AAA 722.100 644.500 743.700 644.500
[03/14 23:57:10   3817] addCustomLine AAA 722.100 666.100 743.700 666.100
[03/14 23:57:10   3817] addCustomLine AAA 743.700 644.500 743.700 666.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_, Center Move (736.500,660.700)->(738.900,649.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 725.700 649.900 725.700 671.500
[03/14 23:57:10   3817] addCustomLine AAA 725.700 649.900 747.300 649.900
[03/14 23:57:10   3817] addCustomLine AAA 725.700 671.500 747.300 671.500
[03/14 23:57:10   3817] addCustomLine AAA 747.300 649.900 747.300 671.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_, Center Move (737.200,655.300)->(739.200,644.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 726.400 644.500 726.400 666.100
[03/14 23:57:10   3817] addCustomLine AAA 726.400 644.500 748.000 644.500
[03/14 23:57:10   3817] addCustomLine AAA 726.400 666.100 748.000 666.100
[03/14 23:57:10   3817] addCustomLine AAA 748.000 644.500 748.000 666.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_127_, Center Move (744.400,680.500)->(755.200,669.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 733.600 669.700 733.600 691.300
[03/14 23:57:10   3817] addCustomLine AAA 733.600 669.700 755.200 669.700
[03/14 23:57:10   3817] addCustomLine AAA 733.600 691.300 755.200 691.300
[03/14 23:57:10   3817] addCustomLine AAA 755.200 669.700 755.200 691.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_126_, Center Move (765.000,689.500)->(761.000,678.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 754.200 678.700 754.200 700.300
[03/14 23:57:10   3817] addCustomLine AAA 754.200 678.700 775.800 678.700
[03/14 23:57:10   3817] addCustomLine AAA 754.200 700.300 775.800 700.300
[03/14 23:57:10   3817] addCustomLine AAA 775.800 678.700 775.800 700.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_125_, Center Move (757.400,687.700)->(760.800,676.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 746.600 676.900 746.600 698.500
[03/14 23:57:10   3817] addCustomLine AAA 746.600 676.900 768.200 676.900
[03/14 23:57:10   3817] addCustomLine AAA 746.600 698.500 768.200 698.500
[03/14 23:57:10   3817] addCustomLine AAA 768.200 676.900 768.200 698.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_124_, Center Move (751.600,685.900)->(757.000,675.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 740.800 675.100 740.800 696.700
[03/14 23:57:10   3817] addCustomLine AAA 740.800 675.100 762.400 675.100
[03/14 23:57:10   3817] addCustomLine AAA 740.800 696.700 762.400 696.700
[03/14 23:57:10   3817] addCustomLine AAA 762.400 675.100 762.400 696.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_, Center Move (741.200,676.900)->(748.000,666.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 730.400 666.100 730.400 687.700
[03/14 23:57:10   3817] addCustomLine AAA 730.400 666.100 752.000 666.100
[03/14 23:57:10   3817] addCustomLine AAA 730.400 687.700 752.000 687.700
[03/14 23:57:10   3817] addCustomLine AAA 752.000 666.100 752.000 687.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_122_, Center Move (742.200,678.700)->(748.200,667.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 731.400 667.900 731.400 689.500
[03/14 23:57:10   3817] addCustomLine AAA 731.400 667.900 753.000 667.900
[03/14 23:57:10   3817] addCustomLine AAA 731.400 689.500 753.000 689.500
[03/14 23:57:10   3817] addCustomLine AAA 753.000 667.900 753.000 689.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_119_, Center Move (789.400,504.100)->(778.600,511.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 778.600 493.300 778.600 514.900
[03/14 23:57:10   3817] addCustomLine AAA 778.600 493.300 800.200 493.300
[03/14 23:57:10   3817] addCustomLine AAA 778.600 514.900 800.200 514.900
[03/14 23:57:10   3817] addCustomLine AAA 800.200 493.300 800.200 514.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_118_, Center Move (790.200,498.700)->(779.400,509.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 779.400 487.900 779.400 509.500
[03/14 23:57:10   3817] addCustomLine AAA 779.400 487.900 801.000 487.900
[03/14 23:57:10   3817] addCustomLine AAA 779.400 509.500 801.000 509.500
[03/14 23:57:10   3817] addCustomLine AAA 801.000 487.900 801.000 509.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_, Center Move (773.200,498.700)->(772.200,509.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 762.400 487.900 762.400 509.500
[03/14 23:57:10   3817] addCustomLine AAA 762.400 487.900 784.000 487.900
[03/14 23:57:10   3817] addCustomLine AAA 762.400 509.500 784.000 509.500
[03/14 23:57:10   3817] addCustomLine AAA 784.000 487.900 784.000 509.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_114_, Center Move (765.000,504.100)->(766.400,514.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 754.200 493.300 754.200 514.900
[03/14 23:57:10   3817] addCustomLine AAA 754.200 493.300 775.800 493.300
[03/14 23:57:10   3817] addCustomLine AAA 754.200 514.900 775.800 514.900
[03/14 23:57:10   3817] addCustomLine AAA 775.800 493.300 775.800 514.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_, Center Move (739.800,505.900)->(737.000,516.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 729.000 495.100 729.000 516.700
[03/14 23:57:10   3817] addCustomLine AAA 729.000 495.100 750.600 495.100
[03/14 23:57:10   3817] addCustomLine AAA 729.000 516.700 750.600 516.700
[03/14 23:57:10   3817] addCustomLine AAA 750.600 495.100 750.600 516.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_112_, Center Move (766.200,505.900)->(765.200,516.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 755.400 495.100 755.400 516.700
[03/14 23:57:10   3817] addCustomLine AAA 755.400 495.100 777.000 495.100
[03/14 23:57:10   3817] addCustomLine AAA 755.400 516.700 777.000 516.700
[03/14 23:57:10   3817] addCustomLine AAA 777.000 495.100 777.000 516.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_111_, Center Move (795.600,678.700)->(787.400,667.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 784.800 667.900 784.800 689.500
[03/14 23:57:10   3817] addCustomLine AAA 784.800 667.900 806.400 667.900
[03/14 23:57:10   3817] addCustomLine AAA 784.800 689.500 806.400 689.500
[03/14 23:57:10   3817] addCustomLine AAA 806.400 667.900 806.400 689.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_109_, Center Move (786.600,685.900)->(783.000,675.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 775.800 675.100 775.800 696.700
[03/14 23:57:10   3817] addCustomLine AAA 775.800 675.100 797.400 675.100
[03/14 23:57:10   3817] addCustomLine AAA 775.800 696.700 797.400 696.700
[03/14 23:57:10   3817] addCustomLine AAA 797.400 675.100 797.400 696.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_106_, Center Move (777.000,684.100)->(776.800,673.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 766.200 673.300 766.200 694.900
[03/14 23:57:10   3817] addCustomLine AAA 766.200 673.300 787.800 673.300
[03/14 23:57:10   3817] addCustomLine AAA 766.200 694.900 787.800 694.900
[03/14 23:57:10   3817] addCustomLine AAA 787.800 673.300 787.800 694.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_102_, Center Move (730.600,520.300)->(727.400,531.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 719.800 509.500 719.800 531.100
[03/14 23:57:10   3817] addCustomLine AAA 719.800 509.500 741.400 509.500
[03/14 23:57:10   3817] addCustomLine AAA 719.800 531.100 741.400 531.100
[03/14 23:57:10   3817] addCustomLine AAA 741.400 509.500 741.400 531.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_95_, Center Move (819.600,653.500)->(808.800,642.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 808.800 642.700 808.800 664.300
[03/14 23:57:10   3817] addCustomLine AAA 808.800 642.700 830.400 642.700
[03/14 23:57:10   3817] addCustomLine AAA 808.800 664.300 830.400 664.300
[03/14 23:57:10   3817] addCustomLine AAA 830.400 642.700 830.400 664.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_94_, Center Move (820.200,651.700)->(809.400,640.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 809.400 640.900 809.400 662.500
[03/14 23:57:10   3817] addCustomLine AAA 809.400 640.900 831.000 640.900
[03/14 23:57:10   3817] addCustomLine AAA 809.400 662.500 831.000 662.500
[03/14 23:57:10   3817] addCustomLine AAA 831.000 640.900 831.000 662.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_93_, Center Move (822.200,646.300)->(811.400,639.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 811.400 635.500 811.400 657.100
[03/14 23:57:10   3817] addCustomLine AAA 811.400 635.500 833.000 635.500
[03/14 23:57:10   3817] addCustomLine AAA 811.400 657.100 833.000 657.100
[03/14 23:57:10   3817] addCustomLine AAA 833.000 635.500 833.000 657.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_, Center Move (812.800,651.700)->(802.000,642.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 802.000 640.900 802.000 662.500
[03/14 23:57:10   3817] addCustomLine AAA 802.000 640.900 823.600 640.900
[03/14 23:57:10   3817] addCustomLine AAA 802.000 662.500 823.600 662.500
[03/14 23:57:10   3817] addCustomLine AAA 823.600 640.900 823.600 662.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_90_, Center Move (801.600,655.300)->(797.600,644.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 790.800 644.500 790.800 666.100
[03/14 23:57:10   3817] addCustomLine AAA 790.800 644.500 812.400 644.500
[03/14 23:57:10   3817] addCustomLine AAA 790.800 666.100 812.400 666.100
[03/14 23:57:10   3817] addCustomLine AAA 812.400 644.500 812.400 666.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_76_, Center Move (732.600,644.500)->(730.200,633.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 721.800 633.700 721.800 655.300
[03/14 23:57:10   3817] addCustomLine AAA 721.800 633.700 743.400 633.700
[03/14 23:57:10   3817] addCustomLine AAA 721.800 655.300 743.400 655.300
[03/14 23:57:10   3817] addCustomLine AAA 743.400 633.700 743.400 655.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_70_, Center Move (730.200,523.900)->(727.800,534.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 719.400 513.100 719.400 534.700
[03/14 23:57:10   3817] addCustomLine AAA 719.400 513.100 741.000 513.100
[03/14 23:57:10   3817] addCustomLine AAA 719.400 534.700 741.000 534.700
[03/14 23:57:10   3817] addCustomLine AAA 741.000 513.100 741.000 534.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_, Center Move (838.800,588.700)->(828.000,590.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 828.000 577.900 828.000 599.500
[03/14 23:57:10   3817] addCustomLine AAA 828.000 577.900 849.600 577.900
[03/14 23:57:10   3817] addCustomLine AAA 828.000 599.500 849.600 599.500
[03/14 23:57:10   3817] addCustomLine AAA 849.600 577.900 849.600 599.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_, Center Move (839.000,592.300)->(828.200,590.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 828.200 581.500 828.200 603.100
[03/14 23:57:10   3817] addCustomLine AAA 828.200 581.500 849.800 581.500
[03/14 23:57:10   3817] addCustomLine AAA 828.200 603.100 849.800 603.100
[03/14 23:57:10   3817] addCustomLine AAA 849.800 581.500 849.800 603.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_, Center Move (837.800,595.900)->(827.000,592.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 827.000 585.100 827.000 606.700
[03/14 23:57:10   3817] addCustomLine AAA 827.000 585.100 848.600 585.100
[03/14 23:57:10   3817] addCustomLine AAA 827.000 606.700 848.600 606.700
[03/14 23:57:10   3817] addCustomLine AAA 848.600 585.100 848.600 606.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_, Center Move (832.400,624.700)->(821.600,613.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 821.600 613.900 821.600 635.500
[03/14 23:57:10   3817] addCustomLine AAA 821.600 613.900 843.200 613.900
[03/14 23:57:10   3817] addCustomLine AAA 821.600 635.500 843.200 635.500
[03/14 23:57:10   3817] addCustomLine AAA 843.200 613.900 843.200 635.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_, Center Move (834.000,621.100)->(823.200,612.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 823.200 610.300 823.200 631.900
[03/14 23:57:10   3817] addCustomLine AAA 823.200 610.300 844.800 610.300
[03/14 23:57:10   3817] addCustomLine AAA 823.200 631.900 844.800 631.900
[03/14 23:57:10   3817] addCustomLine AAA 844.800 610.300 844.800 631.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_, Center Move (832.600,626.500)->(821.800,617.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 821.800 615.700 821.800 637.300
[03/14 23:57:10   3817] addCustomLine AAA 821.800 615.700 843.400 615.700
[03/14 23:57:10   3817] addCustomLine AAA 821.800 637.300 843.400 637.300
[03/14 23:57:10   3817] addCustomLine AAA 843.400 615.700 843.400 637.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_, Center Move (823.200,633.700)->(812.400,626.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 812.400 622.900 812.400 644.500
[03/14 23:57:10   3817] addCustomLine AAA 812.400 622.900 834.000 622.900
[03/14 23:57:10   3817] addCustomLine AAA 812.400 644.500 834.000 644.500
[03/14 23:57:10   3817] addCustomLine AAA 834.000 622.900 834.000 644.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q9_reg_16_, Center Move (166.500,541.900)->(173.100,531.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 155.700 531.100 155.700 552.700
[03/14 23:57:10   3817] addCustomLine AAA 155.700 531.100 177.300 531.100
[03/14 23:57:10   3817] addCustomLine AAA 155.700 552.700 177.300 552.700
[03/14 23:57:10   3817] addCustomLine AAA 177.300 531.100 177.300 552.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q9_reg_13_, Center Move (176.100,541.900)->(176.700,531.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 165.300 531.100 165.300 552.700
[03/14 23:57:10   3817] addCustomLine AAA 165.300 531.100 186.900 531.100
[03/14 23:57:10   3817] addCustomLine AAA 165.300 552.700 186.900 552.700
[03/14 23:57:10   3817] addCustomLine AAA 186.900 531.100 186.900 552.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q10_reg_15_, Center Move (151.500,529.300)->(162.300,523.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 140.700 518.500 140.700 540.100
[03/14 23:57:10   3817] addCustomLine AAA 140.700 518.500 162.300 518.500
[03/14 23:57:10   3817] addCustomLine AAA 140.700 540.100 162.300 540.100
[03/14 23:57:10   3817] addCustomLine AAA 162.300 518.500 162.300 540.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_, Center Move (141.800,469.900)->(152.600,473.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 131.000 459.100 131.000 480.700
[03/14 23:57:10   3817] addCustomLine AAA 131.000 459.100 152.600 459.100
[03/14 23:57:10   3817] addCustomLine AAA 131.000 480.700 152.600 480.700
[03/14 23:57:10   3817] addCustomLine AAA 152.600 459.100 152.600 480.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_, Center Move (190.300,441.100)->(190.500,451.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 179.500 430.300 179.500 451.900
[03/14 23:57:10   3817] addCustomLine AAA 179.500 430.300 201.100 430.300
[03/14 23:57:10   3817] addCustomLine AAA 179.500 451.900 201.100 451.900
[03/14 23:57:10   3817] addCustomLine AAA 201.100 430.300 201.100 451.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_, Center Move (160.700,442.900)->(168.300,453.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 149.900 432.100 149.900 453.700
[03/14 23:57:10   3817] addCustomLine AAA 149.900 432.100 171.500 432.100
[03/14 23:57:10   3817] addCustomLine AAA 149.900 453.700 171.500 453.700
[03/14 23:57:10   3817] addCustomLine AAA 171.500 432.100 171.500 453.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_, Center Move (183.900,435.700)->(187.100,446.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 173.100 424.900 173.100 446.500
[03/14 23:57:10   3817] addCustomLine AAA 173.100 424.900 194.700 424.900
[03/14 23:57:10   3817] addCustomLine AAA 173.100 446.500 194.700 446.500
[03/14 23:57:10   3817] addCustomLine AAA 194.700 424.900 194.700 446.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_, Center Move (199.300,437.500)->(207.500,448.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 188.500 426.700 188.500 448.300
[03/14 23:57:10   3817] addCustomLine AAA 188.500 426.700 210.100 426.700
[03/14 23:57:10   3817] addCustomLine AAA 188.500 448.300 210.100 448.300
[03/14 23:57:10   3817] addCustomLine AAA 210.100 426.700 210.100 448.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_, Center Move (209.100,437.500)->(212.100,448.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 198.300 426.700 198.300 448.300
[03/14 23:57:10   3817] addCustomLine AAA 198.300 426.700 219.900 426.700
[03/14 23:57:10   3817] addCustomLine AAA 198.300 448.300 219.900 448.300
[03/14 23:57:10   3817] addCustomLine AAA 219.900 426.700 219.900 448.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q2_reg_3_, Center Move (214.300,444.700)->(218.500,455.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 203.500 433.900 203.500 455.500
[03/14 23:57:10   3817] addCustomLine AAA 203.500 433.900 225.100 433.900
[03/14 23:57:10   3817] addCustomLine AAA 203.500 455.500 225.100 455.500
[03/14 23:57:10   3817] addCustomLine AAA 225.100 433.900 225.100 455.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_, Center Move (216.200,433.900)->(227.000,437.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 205.400 423.100 205.400 444.700
[03/14 23:57:10   3817] addCustomLine AAA 205.400 423.100 227.000 423.100
[03/14 23:57:10   3817] addCustomLine AAA 205.400 444.700 227.000 444.700
[03/14 23:57:10   3817] addCustomLine AAA 227.000 423.100 227.000 444.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_5_, Center Move (216.200,439.300)->(227.000,439.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 205.400 428.500 205.400 450.100
[03/14 23:57:10   3817] addCustomLine AAA 205.400 428.500 227.000 428.500
[03/14 23:57:10   3817] addCustomLine AAA 205.400 450.100 227.000 450.100
[03/14 23:57:10   3817] addCustomLine AAA 227.000 428.500 227.000 450.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_, Center Move (229.800,527.500)->(240.600,529.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 219.000 516.700 219.000 538.300
[03/14 23:57:10   3817] addCustomLine AAA 219.000 516.700 240.600 516.700
[03/14 23:57:10   3817] addCustomLine AAA 219.000 538.300 240.600 538.300
[03/14 23:57:10   3817] addCustomLine AAA 240.600 516.700 240.600 538.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_, Center Move (233.200,536.500)->(244.000,534.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 222.400 525.700 222.400 547.300
[03/14 23:57:10   3817] addCustomLine AAA 222.400 525.700 244.000 525.700
[03/14 23:57:10   3817] addCustomLine AAA 222.400 547.300 244.000 547.300
[03/14 23:57:10   3817] addCustomLine AAA 244.000 525.700 244.000 547.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_4_, Center Move (225.500,541.900)->(236.300,532.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 214.700 531.100 214.700 552.700
[03/14 23:57:10   3817] addCustomLine AAA 214.700 531.100 236.300 531.100
[03/14 23:57:10   3817] addCustomLine AAA 214.700 552.700 236.300 552.700
[03/14 23:57:10   3817] addCustomLine AAA 236.300 531.100 236.300 552.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_4_, Center Move (234.000,541.900)->(244.800,536.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 223.200 531.100 223.200 552.700
[03/14 23:57:10   3817] addCustomLine AAA 223.200 531.100 244.800 531.100
[03/14 23:57:10   3817] addCustomLine AAA 223.200 552.700 244.800 552.700
[03/14 23:57:10   3817] addCustomLine AAA 244.800 531.100 244.800 552.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_, Center Move (268.600,540.100)->(279.400,545.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 257.800 529.300 257.800 550.900
[03/14 23:57:10   3817] addCustomLine AAA 257.800 529.300 279.400 529.300
[03/14 23:57:10   3817] addCustomLine AAA 257.800 550.900 279.400 550.900
[03/14 23:57:10   3817] addCustomLine AAA 279.400 529.300 279.400 550.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q12_reg_5_, Center Move (386.200,507.700)->(375.400,513.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 375.400 496.900 375.400 518.500
[03/14 23:57:10   3817] addCustomLine AAA 375.400 496.900 397.000 496.900
[03/14 23:57:10   3817] addCustomLine AAA 375.400 518.500 397.000 518.500
[03/14 23:57:10   3817] addCustomLine AAA 397.000 496.900 397.000 518.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q12_reg_2_, Center Move (388.000,514.900)->(377.200,520.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 377.200 504.100 377.200 525.700
[03/14 23:57:10   3817] addCustomLine AAA 377.200 504.100 398.800 504.100
[03/14 23:57:10   3817] addCustomLine AAA 377.200 525.700 398.800 525.700
[03/14 23:57:10   3817] addCustomLine AAA 398.800 504.100 398.800 525.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q12_reg_1_, Center Move (390.400,511.300)->(379.600,514.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 379.600 500.500 379.600 522.100
[03/14 23:57:10   3817] addCustomLine AAA 379.600 500.500 401.200 500.500
[03/14 23:57:10   3817] addCustomLine AAA 379.600 522.100 401.200 522.100
[03/14 23:57:10   3817] addCustomLine AAA 401.200 500.500 401.200 522.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q14_reg_3_, Center Move (387.200,504.100)->(376.400,502.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 376.400 493.300 376.400 514.900
[03/14 23:57:10   3817] addCustomLine AAA 376.400 493.300 398.000 493.300
[03/14 23:57:10   3817] addCustomLine AAA 376.400 514.900 398.000 514.900
[03/14 23:57:10   3817] addCustomLine AAA 398.000 493.300 398.000 514.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q14_reg_2_, Center Move (391.400,505.900)->(380.600,502.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 380.600 495.100 380.600 516.700
[03/14 23:57:10   3817] addCustomLine AAA 380.600 495.100 402.200 495.100
[03/14 23:57:10   3817] addCustomLine AAA 380.600 516.700 402.200 516.700
[03/14 23:57:10   3817] addCustomLine AAA 402.200 495.100 402.200 516.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q15_reg_3_, Center Move (387.400,500.500)->(376.600,500.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 376.600 489.700 376.600 511.300
[03/14 23:57:10   3817] addCustomLine AAA 376.600 489.700 398.200 489.700
[03/14 23:57:10   3817] addCustomLine AAA 376.600 511.300 398.200 511.300
[03/14 23:57:10   3817] addCustomLine AAA 398.200 489.700 398.200 511.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_4_, Center Move (533.900,419.500)->(529.700,430.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 523.100 408.700 523.100 430.300
[03/14 23:57:10   3817] addCustomLine AAA 523.100 408.700 544.700 408.700
[03/14 23:57:10   3817] addCustomLine AAA 523.100 430.300 544.700 430.300
[03/14 23:57:10   3817] addCustomLine AAA 544.700 408.700 544.700 430.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q11_reg_13_, Center Move (581.300,493.300)->(570.500,489.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 570.500 482.500 570.500 504.100
[03/14 23:57:10   3817] addCustomLine AAA 570.500 482.500 592.100 482.500
[03/14 23:57:10   3817] addCustomLine AAA 570.500 504.100 592.100 504.100
[03/14 23:57:10   3817] addCustomLine AAA 592.100 482.500 592.100 504.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_119_, Center Move (387.400,518.500)->(382.200,529.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 376.600 507.700 376.600 529.300
[03/14 23:57:10   3817] addCustomLine AAA 376.600 507.700 398.200 507.700
[03/14 23:57:10   3817] addCustomLine AAA 376.600 529.300 398.200 529.300
[03/14 23:57:10   3817] addCustomLine AAA 398.200 507.700 398.200 529.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_104_, Center Move (441.400,693.100)->(433.200,682.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 430.600 682.300 430.600 703.900
[03/14 23:57:10   3817] addCustomLine AAA 430.600 682.300 452.200 682.300
[03/14 23:57:10   3817] addCustomLine AAA 430.600 703.900 452.200 703.900
[03/14 23:57:10   3817] addCustomLine AAA 452.200 682.300 452.200 703.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_85_, Center Move (295.400,631.900)->(306.200,630.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 284.600 621.100 284.600 642.700
[03/14 23:57:10   3817] addCustomLine AAA 284.600 621.100 306.200 621.100
[03/14 23:57:10   3817] addCustomLine AAA 284.600 642.700 306.200 642.700
[03/14 23:57:10   3817] addCustomLine AAA 306.200 621.100 306.200 642.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_, Center Move (299.800,637.300)->(310.600,633.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 289.000 626.500 289.000 648.100
[03/14 23:57:10   3817] addCustomLine AAA 289.000 626.500 310.600 626.500
[03/14 23:57:10   3817] addCustomLine AAA 289.000 648.100 310.600 648.100
[03/14 23:57:10   3817] addCustomLine AAA 310.600 626.500 310.600 648.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_83_, Center Move (299.900,642.700)->(310.700,637.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 289.100 631.900 289.100 653.500
[03/14 23:57:10   3817] addCustomLine AAA 289.100 631.900 310.700 631.900
[03/14 23:57:10   3817] addCustomLine AAA 289.100 653.500 310.700 653.500
[03/14 23:57:10   3817] addCustomLine AAA 310.700 631.900 310.700 653.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_, Center Move (296.700,604.900)->(307.500,599.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 285.900 594.100 285.900 615.700
[03/14 23:57:10   3817] addCustomLine AAA 285.900 594.100 307.500 594.100
[03/14 23:57:10   3817] addCustomLine AAA 285.900 615.700 307.500 615.700
[03/14 23:57:10   3817] addCustomLine AAA 307.500 594.100 307.500 615.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_, Center Move (296.900,606.700)->(307.700,604.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 286.100 595.900 286.100 617.500
[03/14 23:57:10   3817] addCustomLine AAA 286.100 595.900 307.700 595.900
[03/14 23:57:10   3817] addCustomLine AAA 286.100 617.500 307.700 617.500
[03/14 23:57:10   3817] addCustomLine AAA 307.700 595.900 307.700 617.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_119_, Center Move (387.800,523.900)->(381.600,534.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 377.000 513.100 377.000 534.700
[03/14 23:57:10   3817] addCustomLine AAA 377.000 513.100 398.600 513.100
[03/14 23:57:10   3817] addCustomLine AAA 377.000 534.700 398.600 534.700
[03/14 23:57:10   3817] addCustomLine AAA 398.600 513.100 398.600 534.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_118_, Center Move (387.800,522.100)->(381.600,532.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 377.000 511.300 377.000 532.900
[03/14 23:57:10   3817] addCustomLine AAA 377.000 511.300 398.600 511.300
[03/14 23:57:10   3817] addCustomLine AAA 377.000 532.900 398.600 532.900
[03/14 23:57:10   3817] addCustomLine AAA 398.600 511.300 398.600 532.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_, Center Move (377.200,520.300)->(376.000,531.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 366.400 509.500 366.400 531.100
[03/14 23:57:10   3817] addCustomLine AAA 366.400 509.500 388.000 509.500
[03/14 23:57:10   3817] addCustomLine AAA 366.400 531.100 388.000 531.100
[03/14 23:57:10   3817] addCustomLine AAA 388.000 509.500 388.000 531.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_, Center Move (371.200,523.900)->(369.000,534.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 360.400 513.100 360.400 534.700
[03/14 23:57:10   3817] addCustomLine AAA 360.400 513.100 382.000 513.100
[03/14 23:57:10   3817] addCustomLine AAA 360.400 534.700 382.000 534.700
[03/14 23:57:10   3817] addCustomLine AAA 382.000 513.100 382.000 534.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_, Center Move (333.800,534.700)->(334.000,545.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 323.000 523.900 323.000 545.500
[03/14 23:57:10   3817] addCustomLine AAA 323.000 523.900 344.600 523.900
[03/14 23:57:10   3817] addCustomLine AAA 323.000 545.500 344.600 545.500
[03/14 23:57:10   3817] addCustomLine AAA 344.600 523.900 344.600 545.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_87_, Center Move (308.800,637.300)->(319.600,639.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 298.000 626.500 298.000 648.100
[03/14 23:57:10   3817] addCustomLine AAA 298.000 626.500 319.600 626.500
[03/14 23:57:10   3817] addCustomLine AAA 298.000 648.100 319.600 648.100
[03/14 23:57:10   3817] addCustomLine AAA 319.600 626.500 319.600 648.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_86_, Center Move (299.200,626.500)->(310.000,624.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 288.400 615.700 288.400 637.300
[03/14 23:57:10   3817] addCustomLine AAA 288.400 615.700 310.000 615.700
[03/14 23:57:10   3817] addCustomLine AAA 288.400 637.300 310.000 637.300
[03/14 23:57:10   3817] addCustomLine AAA 310.000 615.700 310.000 637.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_85_, Center Move (299.400,635.500)->(310.200,628.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 288.600 624.700 288.600 646.300
[03/14 23:57:10   3817] addCustomLine AAA 288.600 624.700 310.200 624.700
[03/14 23:57:10   3817] addCustomLine AAA 288.600 646.300 310.200 646.300
[03/14 23:57:10   3817] addCustomLine AAA 310.200 624.700 310.200 646.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_82_, Center Move (311.600,640.900)->(322.400,640.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 300.800 630.100 300.800 651.700
[03/14 23:57:10   3817] addCustomLine AAA 300.800 630.100 322.400 630.100
[03/14 23:57:10   3817] addCustomLine AAA 300.800 651.700 322.400 651.700
[03/14 23:57:10   3817] addCustomLine AAA 322.400 630.100 322.400 651.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_, Center Move (302.000,558.100)->(312.800,561.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 291.200 547.300 291.200 568.900
[03/14 23:57:10   3817] addCustomLine AAA 291.200 547.300 312.800 547.300
[03/14 23:57:10   3817] addCustomLine AAA 291.200 568.900 312.800 568.900
[03/14 23:57:10   3817] addCustomLine AAA 312.800 547.300 312.800 568.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_, Center Move (294.000,608.500)->(304.800,606.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 283.200 597.700 283.200 619.300
[03/14 23:57:10   3817] addCustomLine AAA 283.200 597.700 304.800 597.700
[03/14 23:57:10   3817] addCustomLine AAA 283.200 619.300 304.800 619.300
[03/14 23:57:10   3817] addCustomLine AAA 304.800 597.700 304.800 619.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_, Center Move (293.800,612.100)->(304.600,608.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 283.000 601.300 283.000 622.900
[03/14 23:57:10   3817] addCustomLine AAA 283.000 601.300 304.600 601.300
[03/14 23:57:10   3817] addCustomLine AAA 283.000 622.900 304.600 622.900
[03/14 23:57:10   3817] addCustomLine AAA 304.600 601.300 304.600 622.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_, Center Move (299.100,624.700)->(309.900,621.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 288.300 613.900 288.300 635.500
[03/14 23:57:10   3817] addCustomLine AAA 288.300 613.900 309.900 613.900
[03/14 23:57:10   3817] addCustomLine AAA 288.300 635.500 309.900 635.500
[03/14 23:57:10   3817] addCustomLine AAA 309.900 613.900 309.900 635.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_, Center Move (297.800,585.100)->(308.600,585.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 287.000 574.300 287.000 595.900
[03/14 23:57:10   3817] addCustomLine AAA 287.000 574.300 308.600 574.300
[03/14 23:57:10   3817] addCustomLine AAA 287.000 595.900 308.600 595.900
[03/14 23:57:10   3817] addCustomLine AAA 308.600 574.300 308.600 595.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_, Center Move (288.600,621.100)->(299.400,615.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 277.800 610.300 277.800 631.900
[03/14 23:57:10   3817] addCustomLine AAA 277.800 610.300 299.400 610.300
[03/14 23:57:10   3817] addCustomLine AAA 277.800 631.900 299.400 631.900
[03/14 23:57:10   3817] addCustomLine AAA 299.400 610.300 299.400 631.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_, Center Move (397.800,682.300)->(394.000,671.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 387.000 671.500 387.000 693.100
[03/14 23:57:10   3817] addCustomLine AAA 387.000 671.500 408.600 671.500
[03/14 23:57:10   3817] addCustomLine AAA 387.000 693.100 408.600 693.100
[03/14 23:57:10   3817] addCustomLine AAA 408.600 671.500 408.600 693.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_126_, Center Move (452.700,705.700)->(453.300,694.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 441.900 694.900 441.900 716.500
[03/14 23:57:10   3817] addCustomLine AAA 441.900 694.900 463.500 694.900
[03/14 23:57:10   3817] addCustomLine AAA 441.900 716.500 463.500 716.500
[03/14 23:57:10   3817] addCustomLine AAA 463.500 694.900 463.500 716.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_124_, Center Move (468.300,705.700)->(468.900,694.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 457.500 694.900 457.500 716.500
[03/14 23:57:10   3817] addCustomLine AAA 457.500 694.900 479.100 694.900
[03/14 23:57:10   3817] addCustomLine AAA 457.500 716.500 479.100 716.500
[03/14 23:57:10   3817] addCustomLine AAA 479.100 694.900 479.100 716.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_122_, Center Move (457.800,712.900)->(457.000,702.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 447.000 702.100 447.000 723.700
[03/14 23:57:10   3817] addCustomLine AAA 447.000 702.100 468.600 702.100
[03/14 23:57:10   3817] addCustomLine AAA 447.000 723.700 468.600 723.700
[03/14 23:57:10   3817] addCustomLine AAA 468.600 702.100 468.600 723.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_117_, Center Move (451.900,527.500)->(457.500,538.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 441.100 516.700 441.100 538.300
[03/14 23:57:10   3817] addCustomLine AAA 441.100 516.700 462.700 516.700
[03/14 23:57:10   3817] addCustomLine AAA 441.100 538.300 462.700 538.300
[03/14 23:57:10   3817] addCustomLine AAA 462.700 516.700 462.700 538.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_115_, Center Move (452.100,522.100)->(452.500,532.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 441.300 511.300 441.300 532.900
[03/14 23:57:10   3817] addCustomLine AAA 441.300 511.300 462.900 511.300
[03/14 23:57:10   3817] addCustomLine AAA 441.300 532.900 462.900 532.900
[03/14 23:57:10   3817] addCustomLine AAA 462.900 511.300 462.900 532.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_109_, Center Move (443.500,691.300)->(443.100,680.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 432.700 680.500 432.700 702.100
[03/14 23:57:10   3817] addCustomLine AAA 432.700 680.500 454.300 680.500
[03/14 23:57:10   3817] addCustomLine AAA 432.700 702.100 454.300 702.100
[03/14 23:57:10   3817] addCustomLine AAA 454.300 680.500 454.300 702.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_108_, Center Move (460.700,689.500)->(459.500,678.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 449.900 678.700 449.900 700.300
[03/14 23:57:10   3817] addCustomLine AAA 449.900 678.700 471.500 678.700
[03/14 23:57:10   3817] addCustomLine AAA 449.900 700.300 471.500 700.300
[03/14 23:57:10   3817] addCustomLine AAA 471.500 678.700 471.500 700.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_106_, Center Move (457.400,691.300)->(458.400,680.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 446.600 680.500 446.600 702.100
[03/14 23:57:10   3817] addCustomLine AAA 446.600 680.500 468.200 680.500
[03/14 23:57:10   3817] addCustomLine AAA 446.600 702.100 468.200 702.100
[03/14 23:57:10   3817] addCustomLine AAA 468.200 680.500 468.200 702.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_105_, Center Move (442.300,687.700)->(442.100,676.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 431.500 676.900 431.500 698.500
[03/14 23:57:10   3817] addCustomLine AAA 431.500 676.900 453.100 676.900
[03/14 23:57:10   3817] addCustomLine AAA 431.500 698.500 453.100 698.500
[03/14 23:57:10   3817] addCustomLine AAA 453.100 676.900 453.100 698.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_104_, Center Move (447.800,694.900)->(443.400,684.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 437.000 684.100 437.000 705.700
[03/14 23:57:10   3817] addCustomLine AAA 437.000 684.100 458.600 684.100
[03/14 23:57:10   3817] addCustomLine AAA 437.000 705.700 458.600 705.700
[03/14 23:57:10   3817] addCustomLine AAA 458.600 684.100 458.600 705.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_102_, Center Move (463.700,509.500)->(468.500,520.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 452.900 498.700 452.900 520.300
[03/14 23:57:10   3817] addCustomLine AAA 452.900 498.700 474.500 498.700
[03/14 23:57:10   3817] addCustomLine AAA 452.900 520.300 474.500 520.300
[03/14 23:57:10   3817] addCustomLine AAA 474.500 498.700 474.500 520.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_94_, Center Move (432.300,660.700)->(434.300,649.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 421.500 649.900 421.500 671.500
[03/14 23:57:10   3817] addCustomLine AAA 421.500 649.900 443.100 649.900
[03/14 23:57:10   3817] addCustomLine AAA 421.500 671.500 443.100 671.500
[03/14 23:57:10   3817] addCustomLine AAA 443.100 649.900 443.100 671.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_88_, Center Move (441.400,676.900)->(441.400,666.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 430.600 666.100 430.600 687.700
[03/14 23:57:10   3817] addCustomLine AAA 430.600 666.100 452.200 666.100
[03/14 23:57:10   3817] addCustomLine AAA 430.600 687.700 452.200 687.700
[03/14 23:57:10   3817] addCustomLine AAA 452.200 666.100 452.200 687.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_70_, Center Move (426.500,547.300)->(429.300,558.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 415.700 536.500 415.700 558.100
[03/14 23:57:10   3817] addCustomLine AAA 415.700 536.500 437.300 536.500
[03/14 23:57:10   3817] addCustomLine AAA 415.700 558.100 437.300 558.100
[03/14 23:57:10   3817] addCustomLine AAA 437.300 536.500 437.300 558.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_69_, Center Move (427.100,558.100)->(433.300,568.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 416.300 547.300 416.300 568.900
[03/14 23:57:10   3817] addCustomLine AAA 416.300 547.300 437.900 547.300
[03/14 23:57:10   3817] addCustomLine AAA 416.300 568.900 437.900 568.900
[03/14 23:57:10   3817] addCustomLine AAA 437.900 547.300 437.900 568.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_66_, Center Move (434.300,559.900)->(437.700,570.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 423.500 549.100 423.500 570.700
[03/14 23:57:10   3817] addCustomLine AAA 423.500 549.100 445.100 549.100
[03/14 23:57:10   3817] addCustomLine AAA 423.500 570.700 445.100 570.700
[03/14 23:57:10   3817] addCustomLine AAA 445.100 549.100 445.100 570.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_, Center Move (446.500,660.700)->(446.500,649.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 435.700 649.900 435.700 671.500
[03/14 23:57:10   3817] addCustomLine AAA 435.700 649.900 457.300 649.900
[03/14 23:57:10   3817] addCustomLine AAA 435.700 671.500 457.300 671.500
[03/14 23:57:10   3817] addCustomLine AAA 457.300 649.900 457.300 671.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_, Center Move (441.500,529.300)->(442.100,540.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 430.700 518.500 430.700 540.100
[03/14 23:57:10   3817] addCustomLine AAA 430.700 518.500 452.300 518.500
[03/14 23:57:10   3817] addCustomLine AAA 430.700 540.100 452.300 540.100
[03/14 23:57:10   3817] addCustomLine AAA 452.300 518.500 452.300 540.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_, Center Move (423.700,532.900)->(432.100,543.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 412.900 522.100 412.900 543.700
[03/14 23:57:10   3817] addCustomLine AAA 412.900 522.100 434.500 522.100
[03/14 23:57:10   3817] addCustomLine AAA 412.900 543.700 434.500 543.700
[03/14 23:57:10   3817] addCustomLine AAA 434.500 522.100 434.500 543.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_, Center Move (471.700,696.700)->(469.300,685.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 460.900 685.900 460.900 707.500
[03/14 23:57:10   3817] addCustomLine AAA 460.900 685.900 482.500 685.900
[03/14 23:57:10   3817] addCustomLine AAA 460.900 707.500 482.500 707.500
[03/14 23:57:10   3817] addCustomLine AAA 482.500 685.900 482.500 707.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_, Center Move (460.800,693.100)->(460.600,682.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 450.000 682.300 450.000 703.900
[03/14 23:57:10   3817] addCustomLine AAA 450.000 682.300 471.600 682.300
[03/14 23:57:10   3817] addCustomLine AAA 450.000 703.900 471.600 703.900
[03/14 23:57:10   3817] addCustomLine AAA 471.600 682.300 471.600 703.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_, Center Move (463.700,685.900)->(464.900,675.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 452.900 675.100 452.900 696.700
[03/14 23:57:10   3817] addCustomLine AAA 452.900 675.100 474.500 675.100
[03/14 23:57:10   3817] addCustomLine AAA 452.900 696.700 474.500 696.700
[03/14 23:57:10   3817] addCustomLine AAA 474.500 675.100 474.500 696.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_, Center Move (468.400,694.900)->(465.800,684.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 457.600 684.100 457.600 705.700
[03/14 23:57:10   3817] addCustomLine AAA 457.600 684.100 479.200 684.100
[03/14 23:57:10   3817] addCustomLine AAA 457.600 705.700 479.200 705.700
[03/14 23:57:10   3817] addCustomLine AAA 479.200 684.100 479.200 705.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_, Center Move (449.300,676.900)->(450.900,666.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 438.500 666.100 438.500 687.700
[03/14 23:57:10   3817] addCustomLine AAA 438.500 666.100 460.100 666.100
[03/14 23:57:10   3817] addCustomLine AAA 438.500 687.700 460.100 687.700
[03/14 23:57:10   3817] addCustomLine AAA 460.100 666.100 460.100 687.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_, Center Move (450.500,673.300)->(450.900,662.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 439.700 662.500 439.700 684.100
[03/14 23:57:10   3817] addCustomLine AAA 439.700 662.500 461.300 662.500
[03/14 23:57:10   3817] addCustomLine AAA 439.700 684.100 461.300 684.100
[03/14 23:57:10   3817] addCustomLine AAA 461.300 662.500 461.300 684.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_, Center Move (445.400,676.900)->(445.800,666.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 434.600 666.100 434.600 687.700
[03/14 23:57:10   3817] addCustomLine AAA 434.600 666.100 456.200 666.100
[03/14 23:57:10   3817] addCustomLine AAA 434.600 687.700 456.200 687.700
[03/14 23:57:10   3817] addCustomLine AAA 456.200 666.100 456.200 687.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_, Center Move (436.300,545.500)->(439.900,556.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 425.500 534.700 425.500 556.300
[03/14 23:57:10   3817] addCustomLine AAA 425.500 534.700 447.100 534.700
[03/14 23:57:10   3817] addCustomLine AAA 425.500 556.300 447.100 556.300
[03/14 23:57:10   3817] addCustomLine AAA 447.100 534.700 447.100 556.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_, Center Move (437.900,543.700)->(440.700,554.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 427.100 532.900 427.100 554.500
[03/14 23:57:10   3817] addCustomLine AAA 427.100 532.900 448.700 532.900
[03/14 23:57:10   3817] addCustomLine AAA 427.100 554.500 448.700 554.500
[03/14 23:57:10   3817] addCustomLine AAA 448.700 532.900 448.700 554.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_, Center Move (463.500,712.900)->(463.900,702.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 452.700 702.100 452.700 723.700
[03/14 23:57:10   3817] addCustomLine AAA 452.700 702.100 474.300 702.100
[03/14 23:57:10   3817] addCustomLine AAA 452.700 723.700 474.300 723.700
[03/14 23:57:10   3817] addCustomLine AAA 474.300 702.100 474.300 723.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_, Center Move (458.700,705.700)->(457.100,694.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 447.900 694.900 447.900 716.500
[03/14 23:57:10   3817] addCustomLine AAA 447.900 694.900 469.500 694.900
[03/14 23:57:10   3817] addCustomLine AAA 447.900 716.500 469.500 716.500
[03/14 23:57:10   3817] addCustomLine AAA 469.500 694.900 469.500 716.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_127_, Center Move (456.200,696.700)->(454.200,685.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 445.400 685.900 445.400 707.500
[03/14 23:57:10   3817] addCustomLine AAA 445.400 685.900 467.000 685.900
[03/14 23:57:10   3817] addCustomLine AAA 445.400 707.500 467.000 707.500
[03/14 23:57:10   3817] addCustomLine AAA 467.000 685.900 467.000 707.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_126_, Center Move (457.000,702.100)->(454.400,691.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 446.200 691.300 446.200 712.900
[03/14 23:57:10   3817] addCustomLine AAA 446.200 691.300 467.800 691.300
[03/14 23:57:10   3817] addCustomLine AAA 446.200 712.900 467.800 712.900
[03/14 23:57:10   3817] addCustomLine AAA 467.800 691.300 467.800 712.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_125_, Center Move (456.400,700.300)->(454.400,689.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 445.600 689.500 445.600 711.100
[03/14 23:57:10   3817] addCustomLine AAA 445.600 689.500 467.200 689.500
[03/14 23:57:10   3817] addCustomLine AAA 445.600 711.100 467.200 711.100
[03/14 23:57:10   3817] addCustomLine AAA 467.200 689.500 467.200 711.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_124_, Center Move (463.600,705.700)->(464.400,694.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 452.800 694.900 452.800 716.500
[03/14 23:57:10   3817] addCustomLine AAA 452.800 694.900 474.400 694.900
[03/14 23:57:10   3817] addCustomLine AAA 452.800 716.500 474.400 716.500
[03/14 23:57:10   3817] addCustomLine AAA 474.400 694.900 474.400 716.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_, Center Move (449.700,702.100)->(446.700,691.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 438.900 691.300 438.900 712.900
[03/14 23:57:10   3817] addCustomLine AAA 438.900 691.300 460.500 691.300
[03/14 23:57:10   3817] addCustomLine AAA 438.900 712.900 460.500 712.900
[03/14 23:57:10   3817] addCustomLine AAA 460.500 691.300 460.500 712.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_, Center Move (457.900,707.500)->(456.900,696.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 447.100 696.700 447.100 718.300
[03/14 23:57:10   3817] addCustomLine AAA 447.100 696.700 468.700 696.700
[03/14 23:57:10   3817] addCustomLine AAA 447.100 718.300 468.700 718.300
[03/14 23:57:10   3817] addCustomLine AAA 468.700 696.700 468.700 718.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_118_, Center Move (460.200,523.900)->(458.200,534.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 449.400 513.100 449.400 534.700
[03/14 23:57:10   3817] addCustomLine AAA 449.400 513.100 471.000 513.100
[03/14 23:57:10   3817] addCustomLine AAA 449.400 534.700 471.000 534.700
[03/14 23:57:10   3817] addCustomLine AAA 471.000 513.100 471.000 534.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_, Center Move (447.000,680.500)->(440.600,669.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 436.200 669.700 436.200 691.300
[03/14 23:57:10   3817] addCustomLine AAA 436.200 669.700 457.800 669.700
[03/14 23:57:10   3817] addCustomLine AAA 436.200 691.300 457.800 691.300
[03/14 23:57:10   3817] addCustomLine AAA 457.800 669.700 457.800 691.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_90_, Center Move (441.200,660.700)->(440.800,649.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 430.400 649.900 430.400 671.500
[03/14 23:57:10   3817] addCustomLine AAA 430.400 649.900 452.000 649.900
[03/14 23:57:10   3817] addCustomLine AAA 430.400 671.500 452.000 671.500
[03/14 23:57:10   3817] addCustomLine AAA 452.000 649.900 452.000 671.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_70_, Center Move (430.400,556.300)->(433.400,567.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 419.600 545.500 419.600 567.100
[03/14 23:57:10   3817] addCustomLine AAA 419.600 545.500 441.200 545.500
[03/14 23:57:10   3817] addCustomLine AAA 419.600 567.100 441.200 567.100
[03/14 23:57:10   3817] addCustomLine AAA 441.200 545.500 441.200 567.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_, Center Move (434.200,538.300)->(436.200,549.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 423.400 527.500 423.400 549.100
[03/14 23:57:10   3817] addCustomLine AAA 423.400 527.500 445.000 527.500
[03/14 23:57:10   3817] addCustomLine AAA 423.400 549.100 445.000 549.100
[03/14 23:57:10   3817] addCustomLine AAA 445.000 527.500 445.000 549.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_, Center Move (446.200,532.900)->(452.600,543.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 435.400 522.100 435.400 543.700
[03/14 23:57:10   3817] addCustomLine AAA 435.400 522.100 457.000 522.100
[03/14 23:57:10   3817] addCustomLine AAA 435.400 543.700 457.000 543.700
[03/14 23:57:10   3817] addCustomLine AAA 457.000 522.100 457.000 543.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_, Center Move (439.800,536.500)->(441.600,547.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 429.000 525.700 429.000 547.300
[03/14 23:57:10   3817] addCustomLine AAA 429.000 525.700 450.600 525.700
[03/14 23:57:10   3817] addCustomLine AAA 429.000 547.300 450.600 547.300
[03/14 23:57:10   3817] addCustomLine AAA 450.600 525.700 450.600 547.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_, Center Move (457.200,687.700)->(459.600,676.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 446.400 676.900 446.400 698.500
[03/14 23:57:10   3817] addCustomLine AAA 446.400 676.900 468.000 676.900
[03/14 23:57:10   3817] addCustomLine AAA 446.400 698.500 468.000 698.500
[03/14 23:57:10   3817] addCustomLine AAA 468.000 676.900 468.000 698.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_, Center Move (471.400,691.300)->(468.800,680.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 460.600 680.500 460.600 702.100
[03/14 23:57:10   3817] addCustomLine AAA 460.600 680.500 482.200 680.500
[03/14 23:57:10   3817] addCustomLine AAA 460.600 702.100 482.200 702.100
[03/14 23:57:10   3817] addCustomLine AAA 482.200 680.500 482.200 702.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_, Center Move (465.800,693.100)->(466.400,682.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 455.000 682.300 455.000 703.900
[03/14 23:57:10   3817] addCustomLine AAA 455.000 682.300 476.600 682.300
[03/14 23:57:10   3817] addCustomLine AAA 455.000 703.900 476.600 703.900
[03/14 23:57:10   3817] addCustomLine AAA 476.600 682.300 476.600 703.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_, Center Move (465.000,687.700)->(465.600,676.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 454.200 676.900 454.200 698.500
[03/14 23:57:10   3817] addCustomLine AAA 454.200 676.900 475.800 676.900
[03/14 23:57:10   3817] addCustomLine AAA 454.200 698.500 475.800 698.500
[03/14 23:57:10   3817] addCustomLine AAA 475.800 676.900 475.800 698.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_, Center Move (465.600,689.500)->(466.200,678.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 454.800 678.700 454.800 700.300
[03/14 23:57:10   3817] addCustomLine AAA 454.800 678.700 476.400 678.700
[03/14 23:57:10   3817] addCustomLine AAA 454.800 700.300 476.400 700.300
[03/14 23:57:10   3817] addCustomLine AAA 476.400 678.700 476.400 700.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_, Center Move (438.600,574.300)->(441.200,585.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 427.800 563.500 427.800 585.100
[03/14 23:57:10   3817] addCustomLine AAA 427.800 563.500 449.400 563.500
[03/14 23:57:10   3817] addCustomLine AAA 427.800 585.100 449.400 585.100
[03/14 23:57:10   3817] addCustomLine AAA 449.400 563.500 449.400 585.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_, Center Move (456.400,673.300)->(454.400,662.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 445.600 662.500 445.600 684.100
[03/14 23:57:10   3817] addCustomLine AAA 445.600 662.500 467.200 662.500
[03/14 23:57:10   3817] addCustomLine AAA 445.600 684.100 467.200 684.100
[03/14 23:57:10   3817] addCustomLine AAA 467.200 662.500 467.200 684.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_, Center Move (438.200,550.900)->(439.000,561.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 427.400 540.100 427.400 561.700
[03/14 23:57:10   3817] addCustomLine AAA 427.400 540.100 449.000 540.100
[03/14 23:57:10   3817] addCustomLine AAA 427.400 561.700 449.000 561.700
[03/14 23:57:10   3817] addCustomLine AAA 449.000 540.100 449.000 561.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_, Center Move (439.400,549.100)->(440.000,559.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 428.600 538.300 428.600 559.900
[03/14 23:57:10   3817] addCustomLine AAA 428.600 538.300 450.200 538.300
[03/14 23:57:10   3817] addCustomLine AAA 428.600 559.900 450.200 559.900
[03/14 23:57:10   3817] addCustomLine AAA 450.200 538.300 450.200 559.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_, Center Move (468.000,709.300)->(466.600,698.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 457.200 698.500 457.200 720.100
[03/14 23:57:10   3817] addCustomLine AAA 457.200 698.500 478.800 698.500
[03/14 23:57:10   3817] addCustomLine AAA 457.200 720.100 478.800 720.100
[03/14 23:57:10   3817] addCustomLine AAA 478.800 698.500 478.800 720.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_, Center Move (463.000,711.100)->(467.000,700.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 452.200 700.300 452.200 721.900
[03/14 23:57:10   3817] addCustomLine AAA 452.200 700.300 473.800 700.300
[03/14 23:57:10   3817] addCustomLine AAA 452.200 721.900 473.800 721.900
[03/14 23:57:10   3817] addCustomLine AAA 473.800 700.300 473.800 721.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_, Center Move (468.200,720.100)->(471.600,709.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 457.400 709.300 457.400 730.900
[03/14 23:57:10   3817] addCustomLine AAA 457.400 709.300 479.000 709.300
[03/14 23:57:10   3817] addCustomLine AAA 457.400 730.900 479.000 730.900
[03/14 23:57:10   3817] addCustomLine AAA 479.000 709.300 479.000 730.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_, Center Move (463.600,714.700)->(467.000,703.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 452.800 703.900 452.800 725.500
[03/14 23:57:10   3817] addCustomLine AAA 452.800 703.900 474.400 703.900
[03/14 23:57:10   3817] addCustomLine AAA 452.800 725.500 474.400 725.500
[03/14 23:57:10   3817] addCustomLine AAA 474.400 703.900 474.400 725.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_, Center Move (467.600,707.500)->(465.600,696.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 456.800 696.700 456.800 718.300
[03/14 23:57:10   3817] addCustomLine AAA 456.800 696.700 478.400 696.700
[03/14 23:57:10   3817] addCustomLine AAA 456.800 718.300 478.400 718.300
[03/14 23:57:10   3817] addCustomLine AAA 478.400 696.700 478.400 718.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_, Center Move (468.200,718.300)->(471.400,707.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 457.400 707.500 457.400 729.100
[03/14 23:57:10   3817] addCustomLine AAA 457.400 707.500 479.000 707.500
[03/14 23:57:10   3817] addCustomLine AAA 457.400 729.100 479.000 729.100
[03/14 23:57:10   3817] addCustomLine AAA 479.000 707.500 479.000 729.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_, Center Move (469.400,714.700)->(471.400,703.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 458.600 703.900 458.600 725.500
[03/14 23:57:10   3817] addCustomLine AAA 458.600 703.900 480.200 703.900
[03/14 23:57:10   3817] addCustomLine AAA 458.600 725.500 480.200 725.500
[03/14 23:57:10   3817] addCustomLine AAA 480.200 703.900 480.200 725.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_, Center Move (417.600,518.500)->(428.400,520.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 406.800 507.700 406.800 529.300
[03/14 23:57:10   3817] addCustomLine AAA 406.800 507.700 428.400 507.700
[03/14 23:57:10   3817] addCustomLine AAA 406.800 529.300 428.400 529.300
[03/14 23:57:10   3817] addCustomLine AAA 428.400 507.700 428.400 529.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_127_, Center Move (572.300,714.700)->(576.100,703.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 561.500 703.900 561.500 725.500
[03/14 23:57:10   3817] addCustomLine AAA 561.500 703.900 583.100 703.900
[03/14 23:57:10   3817] addCustomLine AAA 561.500 725.500 583.100 725.500
[03/14 23:57:10   3817] addCustomLine AAA 583.100 703.900 583.100 725.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_126_, Center Move (609.400,703.900)->(598.600,693.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 598.600 693.100 598.600 714.700
[03/14 23:57:10   3817] addCustomLine AAA 598.600 693.100 620.200 693.100
[03/14 23:57:10   3817] addCustomLine AAA 598.600 714.700 620.200 714.700
[03/14 23:57:10   3817] addCustomLine AAA 620.200 693.100 620.200 714.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_122_, Center Move (580.200,711.100)->(578.000,700.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 569.400 700.300 569.400 721.900
[03/14 23:57:10   3817] addCustomLine AAA 569.400 700.300 591.000 700.300
[03/14 23:57:10   3817] addCustomLine AAA 569.400 721.900 591.000 721.900
[03/14 23:57:10   3817] addCustomLine AAA 591.000 700.300 591.000 721.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_119_, Center Move (592.500,498.700)->(586.500,509.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 581.700 487.900 581.700 509.500
[03/14 23:57:10   3817] addCustomLine AAA 581.700 487.900 603.300 487.900
[03/14 23:57:10   3817] addCustomLine AAA 581.700 509.500 603.300 509.500
[03/14 23:57:10   3817] addCustomLine AAA 603.300 487.900 603.300 509.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_117_, Center Move (586.100,500.500)->(586.100,511.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 575.300 489.700 575.300 511.300
[03/14 23:57:10   3817] addCustomLine AAA 575.300 489.700 596.900 489.700
[03/14 23:57:10   3817] addCustomLine AAA 575.300 511.300 596.900 511.300
[03/14 23:57:10   3817] addCustomLine AAA 596.900 489.700 596.900 511.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_116_, Center Move (590.900,505.900)->(585.900,516.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 580.100 495.100 580.100 516.700
[03/14 23:57:10   3817] addCustomLine AAA 580.100 495.100 601.700 495.100
[03/14 23:57:10   3817] addCustomLine AAA 580.100 516.700 601.700 516.700
[03/14 23:57:10   3817] addCustomLine AAA 601.700 495.100 601.700 516.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_115_, Center Move (555.100,522.100)->(559.900,532.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 544.300 511.300 544.300 532.900
[03/14 23:57:10   3817] addCustomLine AAA 544.300 511.300 565.900 511.300
[03/14 23:57:10   3817] addCustomLine AAA 544.300 532.900 565.900 532.900
[03/14 23:57:10   3817] addCustomLine AAA 565.900 511.300 565.900 532.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_114_, Center Move (550.500,518.500)->(551.700,529.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 539.700 507.700 539.700 529.300
[03/14 23:57:10   3817] addCustomLine AAA 539.700 507.700 561.300 507.700
[03/14 23:57:10   3817] addCustomLine AAA 539.700 529.300 561.300 529.300
[03/14 23:57:10   3817] addCustomLine AAA 561.300 507.700 561.300 529.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_113_, Center Move (553.300,520.300)->(552.700,531.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 542.500 509.500 542.500 531.100
[03/14 23:57:10   3817] addCustomLine AAA 542.500 509.500 564.100 509.500
[03/14 23:57:10   3817] addCustomLine AAA 542.500 531.100 564.100 531.100
[03/14 23:57:10   3817] addCustomLine AAA 564.100 509.500 564.100 531.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_112_, Center Move (554.800,518.500)->(556.400,529.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 544.000 507.700 544.000 529.300
[03/14 23:57:10   3817] addCustomLine AAA 544.000 507.700 565.600 507.700
[03/14 23:57:10   3817] addCustomLine AAA 544.000 529.300 565.600 529.300
[03/14 23:57:10   3817] addCustomLine AAA 565.600 507.700 565.600 529.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_111_, Center Move (614.900,694.900)->(608.900,684.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 604.100 684.100 604.100 705.700
[03/14 23:57:10   3817] addCustomLine AAA 604.100 684.100 625.700 684.100
[03/14 23:57:10   3817] addCustomLine AAA 604.100 705.700 625.700 705.700
[03/14 23:57:10   3817] addCustomLine AAA 625.700 684.100 625.700 705.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_109_, Center Move (619.500,694.900)->(612.100,684.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 608.700 684.100 608.700 705.700
[03/14 23:57:10   3817] addCustomLine AAA 608.700 684.100 630.300 684.100
[03/14 23:57:10   3817] addCustomLine AAA 608.700 705.700 630.300 705.700
[03/14 23:57:10   3817] addCustomLine AAA 630.300 684.100 630.300 705.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_108_, Center Move (628.500,689.500)->(617.700,678.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 617.700 678.700 617.700 700.300
[03/14 23:57:10   3817] addCustomLine AAA 617.700 678.700 639.300 678.700
[03/14 23:57:10   3817] addCustomLine AAA 617.700 700.300 639.300 700.300
[03/14 23:57:10   3817] addCustomLine AAA 639.300 678.700 639.300 700.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_107_, Center Move (618.300,698.500)->(608.900,687.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 607.500 687.700 607.500 709.300
[03/14 23:57:10   3817] addCustomLine AAA 607.500 687.700 629.100 687.700
[03/14 23:57:10   3817] addCustomLine AAA 607.500 709.300 629.100 709.300
[03/14 23:57:10   3817] addCustomLine AAA 629.100 687.700 629.100 709.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_106_, Center Move (628.900,693.100)->(618.100,682.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 618.100 682.300 618.100 703.900
[03/14 23:57:10   3817] addCustomLine AAA 618.100 682.300 639.700 682.300
[03/14 23:57:10   3817] addCustomLine AAA 618.100 703.900 639.700 703.900
[03/14 23:57:10   3817] addCustomLine AAA 639.700 682.300 639.700 703.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_105_, Center Move (624.300,691.300)->(613.500,680.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 613.500 680.500 613.500 702.100
[03/14 23:57:10   3817] addCustomLine AAA 613.500 680.500 635.100 680.500
[03/14 23:57:10   3817] addCustomLine AAA 613.500 702.100 635.100 702.100
[03/14 23:57:10   3817] addCustomLine AAA 635.100 680.500 635.100 702.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_104_, Center Move (612.600,702.100)->(601.800,691.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 601.800 691.300 601.800 712.900
[03/14 23:57:10   3817] addCustomLine AAA 601.800 691.300 623.400 691.300
[03/14 23:57:10   3817] addCustomLine AAA 601.800 712.900 623.400 712.900
[03/14 23:57:10   3817] addCustomLine AAA 623.400 691.300 623.400 712.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_103_, Center Move (568.300,500.500)->(568.100,511.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 557.500 489.700 557.500 511.300
[03/14 23:57:10   3817] addCustomLine AAA 557.500 489.700 579.100 489.700
[03/14 23:57:10   3817] addCustomLine AAA 557.500 511.300 579.100 511.300
[03/14 23:57:10   3817] addCustomLine AAA 579.100 489.700 579.100 511.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_102_, Center Move (553.300,504.100)->(555.100,514.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 542.500 493.300 542.500 514.900
[03/14 23:57:10   3817] addCustomLine AAA 542.500 493.300 564.100 493.300
[03/14 23:57:10   3817] addCustomLine AAA 542.500 514.900 564.100 514.900
[03/14 23:57:10   3817] addCustomLine AAA 564.100 493.300 564.100 514.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_99_, Center Move (558.700,504.100)->(560.900,514.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 547.900 493.300 547.900 514.900
[03/14 23:57:10   3817] addCustomLine AAA 547.900 493.300 569.500 493.300
[03/14 23:57:10   3817] addCustomLine AAA 547.900 514.900 569.500 514.900
[03/14 23:57:10   3817] addCustomLine AAA 569.500 493.300 569.500 514.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_98_, Center Move (557.900,514.900)->(555.900,525.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 547.100 504.100 547.100 525.700
[03/14 23:57:10   3817] addCustomLine AAA 547.100 504.100 568.700 504.100
[03/14 23:57:10   3817] addCustomLine AAA 547.100 525.700 568.700 525.700
[03/14 23:57:10   3817] addCustomLine AAA 568.700 504.100 568.700 525.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_96_, Center Move (555.200,516.700)->(553.000,527.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 544.400 505.900 544.400 527.500
[03/14 23:57:10   3817] addCustomLine AAA 544.400 505.900 566.000 505.900
[03/14 23:57:10   3817] addCustomLine AAA 544.400 527.500 566.000 527.500
[03/14 23:57:10   3817] addCustomLine AAA 566.000 505.900 566.000 527.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_94_, Center Move (630.800,657.100)->(621.200,646.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 620.000 646.300 620.000 667.900
[03/14 23:57:10   3817] addCustomLine AAA 620.000 646.300 641.600 646.300
[03/14 23:57:10   3817] addCustomLine AAA 620.000 667.900 641.600 667.900
[03/14 23:57:10   3817] addCustomLine AAA 641.600 646.300 641.600 667.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_93_, Center Move (630.000,671.500)->(619.200,660.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 619.200 660.700 619.200 682.300
[03/14 23:57:10   3817] addCustomLine AAA 619.200 660.700 640.800 660.700
[03/14 23:57:10   3817] addCustomLine AAA 619.200 682.300 640.800 682.300
[03/14 23:57:10   3817] addCustomLine AAA 640.800 660.700 640.800 682.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_92_, Center Move (627.700,666.100)->(621.500,655.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 616.900 655.300 616.900 676.900
[03/14 23:57:10   3817] addCustomLine AAA 616.900 655.300 638.500 655.300
[03/14 23:57:10   3817] addCustomLine AAA 616.900 676.900 638.500 676.900
[03/14 23:57:10   3817] addCustomLine AAA 638.500 655.300 638.500 676.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_, Center Move (629.100,662.500)->(621.700,651.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 618.300 651.700 618.300 673.300
[03/14 23:57:10   3817] addCustomLine AAA 618.300 651.700 639.900 651.700
[03/14 23:57:10   3817] addCustomLine AAA 618.300 673.300 639.900 673.300
[03/14 23:57:10   3817] addCustomLine AAA 639.900 651.700 639.900 673.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_90_, Center Move (630.200,673.300)->(620.200,662.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 619.400 662.500 619.400 684.100
[03/14 23:57:10   3817] addCustomLine AAA 619.400 662.500 641.000 662.500
[03/14 23:57:10   3817] addCustomLine AAA 619.400 684.100 641.000 684.100
[03/14 23:57:10   3817] addCustomLine AAA 641.000 662.500 641.000 684.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_89_, Center Move (630.400,667.900)->(621.800,657.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 619.600 657.100 619.600 678.700
[03/14 23:57:10   3817] addCustomLine AAA 619.600 657.100 641.200 657.100
[03/14 23:57:10   3817] addCustomLine AAA 619.600 678.700 641.200 678.700
[03/14 23:57:10   3817] addCustomLine AAA 641.200 657.100 641.200 678.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_88_, Center Move (628.100,676.900)->(618.700,666.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 617.300 666.100 617.300 687.700
[03/14 23:57:10   3817] addCustomLine AAA 617.300 666.100 638.900 666.100
[03/14 23:57:10   3817] addCustomLine AAA 617.300 687.700 638.900 687.700
[03/14 23:57:10   3817] addCustomLine AAA 638.900 666.100 638.900 687.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_76_, Center Move (528.900,651.700)->(528.500,640.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 518.100 640.900 518.100 662.500
[03/14 23:57:10   3817] addCustomLine AAA 518.100 640.900 539.700 640.900
[03/14 23:57:10   3817] addCustomLine AAA 518.100 662.500 539.700 662.500
[03/14 23:57:10   3817] addCustomLine AAA 539.700 640.900 539.700 662.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_, Center Move (627.300,642.700)->(625.900,631.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 616.500 631.900 616.500 653.500
[03/14 23:57:10   3817] addCustomLine AAA 616.500 631.900 638.100 631.900
[03/14 23:57:10   3817] addCustomLine AAA 616.500 653.500 638.100 653.500
[03/14 23:57:10   3817] addCustomLine AAA 638.100 631.900 638.100 653.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_74_, Center Move (627.500,648.100)->(621.300,637.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 616.700 637.300 616.700 658.900
[03/14 23:57:10   3817] addCustomLine AAA 616.700 637.300 638.300 637.300
[03/14 23:57:10   3817] addCustomLine AAA 616.700 658.900 638.300 658.900
[03/14 23:57:10   3817] addCustomLine AAA 638.300 637.300 638.300 658.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_73_, Center Move (623.400,648.100)->(616.600,637.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 612.600 637.300 612.600 658.900
[03/14 23:57:10   3817] addCustomLine AAA 612.600 637.300 634.200 637.300
[03/14 23:57:10   3817] addCustomLine AAA 612.600 658.900 634.200 658.900
[03/14 23:57:10   3817] addCustomLine AAA 634.200 637.300 634.200 658.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_71_, Center Move (528.500,534.700)->(529.700,545.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 517.700 523.900 517.700 545.500
[03/14 23:57:10   3817] addCustomLine AAA 517.700 523.900 539.300 523.900
[03/14 23:57:10   3817] addCustomLine AAA 517.700 545.500 539.300 545.500
[03/14 23:57:10   3817] addCustomLine AAA 539.300 523.900 539.300 545.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_70_, Center Move (527.500,541.900)->(527.300,552.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 516.700 531.100 516.700 552.700
[03/14 23:57:10   3817] addCustomLine AAA 516.700 531.100 538.300 531.100
[03/14 23:57:10   3817] addCustomLine AAA 516.700 552.700 538.300 552.700
[03/14 23:57:10   3817] addCustomLine AAA 538.300 531.100 538.300 552.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_, Center Move (522.500,527.500)->(529.300,538.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 511.700 516.700 511.700 538.300
[03/14 23:57:10   3817] addCustomLine AAA 511.700 516.700 533.300 516.700
[03/14 23:57:10   3817] addCustomLine AAA 511.700 538.300 533.300 538.300
[03/14 23:57:10   3817] addCustomLine AAA 533.300 516.700 533.300 538.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_, Center Move (595.100,658.900)->(594.700,648.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 584.300 648.100 584.300 669.700
[03/14 23:57:10   3817] addCustomLine AAA 584.300 648.100 605.900 648.100
[03/14 23:57:10   3817] addCustomLine AAA 584.300 669.700 605.900 669.700
[03/14 23:57:10   3817] addCustomLine AAA 605.900 648.100 605.900 669.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_, Center Move (590.500,649.900)->(589.100,639.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 579.700 639.100 579.700 660.700
[03/14 23:57:10   3817] addCustomLine AAA 579.700 639.100 601.300 639.100
[03/14 23:57:10   3817] addCustomLine AAA 579.700 660.700 601.300 660.700
[03/14 23:57:10   3817] addCustomLine AAA 601.300 639.100 601.300 660.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_, Center Move (604.800,648.100)->(596.200,637.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 594.000 637.300 594.000 658.900
[03/14 23:57:10   3817] addCustomLine AAA 594.000 637.300 615.600 637.300
[03/14 23:57:10   3817] addCustomLine AAA 594.000 658.900 615.600 658.900
[03/14 23:57:10   3817] addCustomLine AAA 615.600 637.300 615.600 658.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_, Center Move (593.900,653.500)->(591.700,642.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 583.100 642.700 583.100 664.300
[03/14 23:57:10   3817] addCustomLine AAA 583.100 642.700 604.700 642.700
[03/14 23:57:10   3817] addCustomLine AAA 583.100 664.300 604.700 664.300
[03/14 23:57:10   3817] addCustomLine AAA 604.700 642.700 604.700 664.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_, Center Move (546.100,520.300)->(545.100,531.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 535.300 509.500 535.300 531.100
[03/14 23:57:10   3817] addCustomLine AAA 535.300 509.500 556.900 509.500
[03/14 23:57:10   3817] addCustomLine AAA 535.300 531.100 556.900 531.100
[03/14 23:57:10   3817] addCustomLine AAA 556.900 509.500 556.900 531.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_, Center Move (545.500,523.900)->(545.100,534.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 534.700 513.100 534.700 534.700
[03/14 23:57:10   3817] addCustomLine AAA 534.700 513.100 556.300 513.100
[03/14 23:57:10   3817] addCustomLine AAA 534.700 534.700 556.300 534.700
[03/14 23:57:10   3817] addCustomLine AAA 556.300 513.100 556.300 534.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_, Center Move (540.300,525.700)->(540.500,536.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 529.500 514.900 529.500 536.500
[03/14 23:57:10   3817] addCustomLine AAA 529.500 514.900 551.100 514.900
[03/14 23:57:10   3817] addCustomLine AAA 529.500 536.500 551.100 536.500
[03/14 23:57:10   3817] addCustomLine AAA 551.100 514.900 551.100 536.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_, Center Move (541.600,516.700)->(540.600,527.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 530.800 505.900 530.800 527.500
[03/14 23:57:10   3817] addCustomLine AAA 530.800 505.900 552.400 505.900
[03/14 23:57:10   3817] addCustomLine AAA 530.800 527.500 552.400 527.500
[03/14 23:57:10   3817] addCustomLine AAA 552.400 505.900 552.400 527.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_, Center Move (528.900,525.700)->(534.900,536.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 518.100 514.900 518.100 536.500
[03/14 23:57:10   3817] addCustomLine AAA 518.100 514.900 539.700 514.900
[03/14 23:57:10   3817] addCustomLine AAA 518.100 536.500 539.700 536.500
[03/14 23:57:10   3817] addCustomLine AAA 539.700 514.900 539.700 536.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_, Center Move (535.100,523.900)->(538.500,534.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 524.300 513.100 524.300 534.700
[03/14 23:57:10   3817] addCustomLine AAA 524.300 513.100 545.900 513.100
[03/14 23:57:10   3817] addCustomLine AAA 524.300 534.700 545.900 534.700
[03/14 23:57:10   3817] addCustomLine AAA 545.900 513.100 545.900 534.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_, Center Move (540.700,520.300)->(540.700,531.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 529.900 509.500 529.900 531.100
[03/14 23:57:10   3817] addCustomLine AAA 529.900 509.500 551.500 509.500
[03/14 23:57:10   3817] addCustomLine AAA 529.900 531.100 551.500 531.100
[03/14 23:57:10   3817] addCustomLine AAA 551.500 509.500 551.500 531.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_, Center Move (533.300,527.500)->(534.300,538.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 522.500 516.700 522.500 538.300
[03/14 23:57:10   3817] addCustomLine AAA 522.500 516.700 544.100 516.700
[03/14 23:57:10   3817] addCustomLine AAA 522.500 538.300 544.100 538.300
[03/14 23:57:10   3817] addCustomLine AAA 544.100 516.700 544.100 538.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_, Center Move (548.700,685.900)->(550.700,675.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 537.900 675.100 537.900 696.700
[03/14 23:57:10   3817] addCustomLine AAA 537.900 675.100 559.500 675.100
[03/14 23:57:10   3817] addCustomLine AAA 537.900 696.700 559.500 696.700
[03/14 23:57:10   3817] addCustomLine AAA 559.500 675.100 559.500 696.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_, Center Move (570.100,682.300)->(569.700,671.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 559.300 671.500 559.300 693.100
[03/14 23:57:10   3817] addCustomLine AAA 559.300 671.500 580.900 671.500
[03/14 23:57:10   3817] addCustomLine AAA 559.300 693.100 580.900 693.100
[03/14 23:57:10   3817] addCustomLine AAA 580.900 671.500 580.900 693.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_, Center Move (540.100,691.300)->(538.500,680.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 529.300 680.500 529.300 702.100
[03/14 23:57:10   3817] addCustomLine AAA 529.300 680.500 550.900 680.500
[03/14 23:57:10   3817] addCustomLine AAA 529.300 702.100 550.900 702.100
[03/14 23:57:10   3817] addCustomLine AAA 550.900 680.500 550.900 702.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_, Center Move (535.500,685.900)->(538.900,675.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 524.700 675.100 524.700 696.700
[03/14 23:57:10   3817] addCustomLine AAA 524.700 675.100 546.300 675.100
[03/14 23:57:10   3817] addCustomLine AAA 524.700 696.700 546.300 696.700
[03/14 23:57:10   3817] addCustomLine AAA 546.300 675.100 546.300 696.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_, Center Move (543.700,678.700)->(550.100,667.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 532.900 667.900 532.900 689.500
[03/14 23:57:10   3817] addCustomLine AAA 532.900 667.900 554.500 667.900
[03/14 23:57:10   3817] addCustomLine AAA 532.900 689.500 554.500 689.500
[03/14 23:57:10   3817] addCustomLine AAA 554.500 667.900 554.500 689.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_, Center Move (524.300,673.300)->(527.100,662.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 513.500 662.500 513.500 684.100
[03/14 23:57:10   3817] addCustomLine AAA 513.500 662.500 535.100 662.500
[03/14 23:57:10   3817] addCustomLine AAA 513.500 684.100 535.100 684.100
[03/14 23:57:10   3817] addCustomLine AAA 535.100 662.500 535.100 684.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_, Center Move (530.900,680.500)->(534.900,669.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 520.100 669.700 520.100 691.300
[03/14 23:57:10   3817] addCustomLine AAA 520.100 669.700 541.700 669.700
[03/14 23:57:10   3817] addCustomLine AAA 520.100 691.300 541.700 691.300
[03/14 23:57:10   3817] addCustomLine AAA 541.700 669.700 541.700 691.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_, Center Move (529.400,684.100)->(532.400,673.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 518.600 673.300 518.600 694.900
[03/14 23:57:10   3817] addCustomLine AAA 518.600 673.300 540.200 673.300
[03/14 23:57:10   3817] addCustomLine AAA 518.600 694.900 540.200 694.900
[03/14 23:57:10   3817] addCustomLine AAA 540.200 673.300 540.200 694.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_, Center Move (528.500,673.300)->(531.100,662.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 517.700 662.500 517.700 684.100
[03/14 23:57:10   3817] addCustomLine AAA 517.700 662.500 539.300 662.500
[03/14 23:57:10   3817] addCustomLine AAA 517.700 684.100 539.300 684.100
[03/14 23:57:10   3817] addCustomLine AAA 539.300 662.500 539.300 684.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_, Center Move (535.700,680.500)->(539.900,669.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 524.900 669.700 524.900 691.300
[03/14 23:57:10   3817] addCustomLine AAA 524.900 669.700 546.500 669.700
[03/14 23:57:10   3817] addCustomLine AAA 524.900 691.300 546.500 691.300
[03/14 23:57:10   3817] addCustomLine AAA 546.500 669.700 546.500 691.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_, Center Move (532.800,673.300)->(535.000,662.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 522.000 662.500 522.000 684.100
[03/14 23:57:10   3817] addCustomLine AAA 522.000 662.500 543.600 662.500
[03/14 23:57:10   3817] addCustomLine AAA 522.000 684.100 543.600 684.100
[03/14 23:57:10   3817] addCustomLine AAA 543.600 662.500 543.600 684.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_, Center Move (534.700,540.100)->(536.500,550.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 523.900 529.300 523.900 550.900
[03/14 23:57:10   3817] addCustomLine AAA 523.900 529.300 545.500 529.300
[03/14 23:57:10   3817] addCustomLine AAA 523.900 550.900 545.500 550.900
[03/14 23:57:10   3817] addCustomLine AAA 545.500 529.300 545.500 550.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_, Center Move (527.700,538.300)->(526.500,549.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 516.900 527.500 516.900 549.100
[03/14 23:57:10   3817] addCustomLine AAA 516.900 527.500 538.500 527.500
[03/14 23:57:10   3817] addCustomLine AAA 516.900 549.100 538.500 549.100
[03/14 23:57:10   3817] addCustomLine AAA 538.500 527.500 538.500 549.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_, Center Move (532.500,693.100)->(539.300,682.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 521.700 682.300 521.700 703.900
[03/14 23:57:10   3817] addCustomLine AAA 521.700 682.300 543.300 682.300
[03/14 23:57:10   3817] addCustomLine AAA 521.700 703.900 543.300 703.900
[03/14 23:57:10   3817] addCustomLine AAA 543.300 682.300 543.300 703.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_127_, Center Move (572.400,711.100)->(573.400,700.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 561.600 700.300 561.600 721.900
[03/14 23:57:10   3817] addCustomLine AAA 561.600 700.300 583.200 700.300
[03/14 23:57:10   3817] addCustomLine AAA 561.600 721.900 583.200 721.900
[03/14 23:57:10   3817] addCustomLine AAA 583.200 700.300 583.200 721.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_126_, Center Move (602.000,702.100)->(591.200,691.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 591.200 691.300 591.200 712.900
[03/14 23:57:10   3817] addCustomLine AAA 591.200 691.300 612.800 691.300
[03/14 23:57:10   3817] addCustomLine AAA 591.200 712.900 612.800 712.900
[03/14 23:57:10   3817] addCustomLine AAA 612.800 691.300 612.800 712.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_, Center Move (572.000,705.700)->(578.200,694.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 561.200 694.900 561.200 716.500
[03/14 23:57:10   3817] addCustomLine AAA 561.200 694.900 582.800 694.900
[03/14 23:57:10   3817] addCustomLine AAA 561.200 716.500 582.800 716.500
[03/14 23:57:10   3817] addCustomLine AAA 582.800 694.900 582.800 716.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_124_, Center Move (585.800,711.100)->(582.200,700.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 575.000 700.300 575.000 721.900
[03/14 23:57:10   3817] addCustomLine AAA 575.000 700.300 596.600 700.300
[03/14 23:57:10   3817] addCustomLine AAA 575.000 721.900 596.600 721.900
[03/14 23:57:10   3817] addCustomLine AAA 596.600 700.300 596.600 721.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_, Center Move (564.400,712.900)->(573.200,702.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 553.600 702.100 553.600 723.700
[03/14 23:57:10   3817] addCustomLine AAA 553.600 702.100 575.200 702.100
[03/14 23:57:10   3817] addCustomLine AAA 553.600 723.700 575.200 723.700
[03/14 23:57:10   3817] addCustomLine AAA 575.200 702.100 575.200 723.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_122_, Center Move (580.200,709.300)->(581.200,698.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 569.400 698.500 569.400 720.100
[03/14 23:57:10   3817] addCustomLine AAA 569.400 698.500 591.000 698.500
[03/14 23:57:10   3817] addCustomLine AAA 569.400 720.100 591.000 720.100
[03/14 23:57:10   3817] addCustomLine AAA 591.000 698.500 591.000 720.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_, Center Move (574.800,707.500)->(581.400,696.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 564.000 696.700 564.000 718.300
[03/14 23:57:10   3817] addCustomLine AAA 564.000 696.700 585.600 696.700
[03/14 23:57:10   3817] addCustomLine AAA 564.000 718.300 585.600 718.300
[03/14 23:57:10   3817] addCustomLine AAA 585.600 696.700 585.600 718.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_120_, Center Move (586.400,712.900)->(582.100,702.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 575.600 702.100 575.600 723.700
[03/14 23:57:10   3817] addCustomLine AAA 575.600 702.100 597.200 702.100
[03/14 23:57:10   3817] addCustomLine AAA 575.600 723.700 597.200 723.700
[03/14 23:57:10   3817] addCustomLine AAA 597.200 702.100 597.200 723.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_, Center Move (555.200,525.700)->(559.800,536.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 544.400 514.900 544.400 536.500
[03/14 23:57:10   3817] addCustomLine AAA 544.400 514.900 566.000 514.900
[03/14 23:57:10   3817] addCustomLine AAA 544.400 536.500 566.000 536.500
[03/14 23:57:10   3817] addCustomLine AAA 566.000 514.900 566.000 536.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_112_, Center Move (561.200,525.700)->(557.000,536.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 550.400 514.900 550.400 536.500
[03/14 23:57:10   3817] addCustomLine AAA 550.400 514.900 572.000 514.900
[03/14 23:57:10   3817] addCustomLine AAA 550.400 536.500 572.000 536.500
[03/14 23:57:10   3817] addCustomLine AAA 572.000 514.900 572.000 536.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_, Center Move (614.200,691.300)->(607.800,680.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 603.400 680.500 603.400 702.100
[03/14 23:57:10   3817] addCustomLine AAA 603.400 680.500 625.000 680.500
[03/14 23:57:10   3817] addCustomLine AAA 603.400 702.100 625.000 702.100
[03/14 23:57:10   3817] addCustomLine AAA 625.000 680.500 625.000 702.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_110_, Center Move (608.800,689.500)->(600.800,678.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 598.000 678.700 598.000 700.300
[03/14 23:57:10   3817] addCustomLine AAA 598.000 678.700 619.600 678.700
[03/14 23:57:10   3817] addCustomLine AAA 598.000 700.300 619.600 700.300
[03/14 23:57:10   3817] addCustomLine AAA 619.600 678.700 619.600 700.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_109_, Center Move (608.600,691.300)->(600.800,680.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 597.800 680.500 597.800 702.100
[03/14 23:57:10   3817] addCustomLine AAA 597.800 680.500 619.400 680.500
[03/14 23:57:10   3817] addCustomLine AAA 597.800 702.100 619.400 702.100
[03/14 23:57:10   3817] addCustomLine AAA 619.400 680.500 619.400 702.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_108_, Center Move (601.600,685.900)->(596.000,675.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 590.800 675.100 590.800 696.700
[03/14 23:57:10   3817] addCustomLine AAA 590.800 675.100 612.400 675.100
[03/14 23:57:10   3817] addCustomLine AAA 590.800 696.700 612.400 696.700
[03/14 23:57:10   3817] addCustomLine AAA 612.400 675.100 612.400 696.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_, Center Move (607.400,693.100)->(600.600,682.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 596.600 682.300 596.600 703.900
[03/14 23:57:10   3817] addCustomLine AAA 596.600 682.300 618.200 682.300
[03/14 23:57:10   3817] addCustomLine AAA 596.600 703.900 618.200 703.900
[03/14 23:57:10   3817] addCustomLine AAA 618.200 682.300 618.200 703.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_106_, Center Move (603.200,691.300)->(596.400,680.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 592.400 680.500 592.400 702.100
[03/14 23:57:10   3817] addCustomLine AAA 592.400 680.500 614.000 680.500
[03/14 23:57:10   3817] addCustomLine AAA 592.400 702.100 614.000 702.100
[03/14 23:57:10   3817] addCustomLine AAA 614.000 680.500 614.000 702.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_, Center Move (604.000,687.700)->(596.200,676.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 593.200 676.900 593.200 698.500
[03/14 23:57:10   3817] addCustomLine AAA 593.200 676.900 614.800 676.900
[03/14 23:57:10   3817] addCustomLine AAA 593.200 698.500 614.800 698.500
[03/14 23:57:10   3817] addCustomLine AAA 614.800 676.900 614.800 698.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_104_, Center Move (609.700,694.900)->(600.700,684.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 598.900 684.100 598.900 705.700
[03/14 23:57:10   3817] addCustomLine AAA 598.900 684.100 620.500 684.100
[03/14 23:57:10   3817] addCustomLine AAA 598.900 705.700 620.500 705.700
[03/14 23:57:10   3817] addCustomLine AAA 620.500 684.100 620.500 705.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_103_, Center Move (557.800,507.700)->(560.600,518.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 547.000 496.900 547.000 518.500
[03/14 23:57:10   3817] addCustomLine AAA 547.000 496.900 568.600 496.900
[03/14 23:57:10   3817] addCustomLine AAA 547.000 518.500 568.600 518.500
[03/14 23:57:10   3817] addCustomLine AAA 568.600 496.900 568.600 518.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_100_, Center Move (548.600,505.900)->(547.000,516.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 537.800 495.100 537.800 516.700
[03/14 23:57:10   3817] addCustomLine AAA 537.800 495.100 559.400 495.100
[03/14 23:57:10   3817] addCustomLine AAA 537.800 516.700 559.400 516.700
[03/14 23:57:10   3817] addCustomLine AAA 559.400 495.100 559.400 516.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_, Center Move (561.600,505.900)->(560.800,516.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 550.800 495.100 550.800 516.700
[03/14 23:57:10   3817] addCustomLine AAA 550.800 495.100 572.400 495.100
[03/14 23:57:10   3817] addCustomLine AAA 550.800 516.700 572.400 516.700
[03/14 23:57:10   3817] addCustomLine AAA 572.400 495.100 572.400 516.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_, Center Move (557.000,509.500)->(560.400,520.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 546.200 498.700 546.200 520.300
[03/14 23:57:10   3817] addCustomLine AAA 546.200 498.700 567.800 498.700
[03/14 23:57:10   3817] addCustomLine AAA 546.200 520.300 567.800 520.300
[03/14 23:57:10   3817] addCustomLine AAA 567.800 498.700 567.800 520.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_, Center Move (544.400,513.100)->(545.400,523.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 533.600 502.300 533.600 523.900
[03/14 23:57:10   3817] addCustomLine AAA 533.600 502.300 555.200 502.300
[03/14 23:57:10   3817] addCustomLine AAA 533.600 523.900 555.200 523.900
[03/14 23:57:10   3817] addCustomLine AAA 555.200 502.300 555.200 523.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_95_, Center Move (622.800,658.900)->(615.800,648.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 612.000 648.100 612.000 669.700
[03/14 23:57:10   3817] addCustomLine AAA 612.000 648.100 633.600 648.100
[03/14 23:57:10   3817] addCustomLine AAA 612.000 669.700 633.600 669.700
[03/14 23:57:10   3817] addCustomLine AAA 633.600 648.100 633.600 669.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_93_, Center Move (621.400,669.700)->(615.000,658.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 610.600 658.900 610.600 680.500
[03/14 23:57:10   3817] addCustomLine AAA 610.600 658.900 632.200 658.900
[03/14 23:57:10   3817] addCustomLine AAA 610.600 680.500 632.200 680.500
[03/14 23:57:10   3817] addCustomLine AAA 632.200 658.900 632.200 680.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_90_, Center Move (619.800,673.300)->(613.200,662.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 609.000 662.500 609.000 684.100
[03/14 23:57:10   3817] addCustomLine AAA 609.000 662.500 630.600 662.500
[03/14 23:57:10   3817] addCustomLine AAA 609.000 684.100 630.600 684.100
[03/14 23:57:10   3817] addCustomLine AAA 630.600 662.500 630.600 684.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_, Center Move (619.400,671.500)->(613.600,660.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 608.600 660.700 608.600 682.300
[03/14 23:57:10   3817] addCustomLine AAA 608.600 660.700 630.200 660.700
[03/14 23:57:10   3817] addCustomLine AAA 608.600 682.300 630.200 682.300
[03/14 23:57:10   3817] addCustomLine AAA 630.200 660.700 630.200 682.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_88_, Center Move (621.000,675.100)->(612.000,664.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 610.200 664.300 610.200 685.900
[03/14 23:57:10   3817] addCustomLine AAA 610.200 664.300 631.800 664.300
[03/14 23:57:10   3817] addCustomLine AAA 610.200 685.900 631.800 685.900
[03/14 23:57:10   3817] addCustomLine AAA 631.800 664.300 631.800 685.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_76_, Center Move (526.400,648.100)->(528.400,637.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 515.600 637.300 515.600 658.900
[03/14 23:57:10   3817] addCustomLine AAA 515.600 637.300 537.200 637.300
[03/14 23:57:10   3817] addCustomLine AAA 515.600 658.900 537.200 658.900
[03/14 23:57:10   3817] addCustomLine AAA 537.200 637.300 537.200 658.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_72_, Center Move (616.200,644.500)->(614.600,633.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 605.400 633.700 605.400 655.300
[03/14 23:57:10   3817] addCustomLine AAA 605.400 633.700 627.000 633.700
[03/14 23:57:10   3817] addCustomLine AAA 605.400 655.300 627.000 655.300
[03/14 23:57:10   3817] addCustomLine AAA 627.000 633.700 627.000 655.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_, Center Move (530.000,545.500)->(527.200,556.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 519.200 534.700 519.200 556.300
[03/14 23:57:10   3817] addCustomLine AAA 519.200 534.700 540.800 534.700
[03/14 23:57:10   3817] addCustomLine AAA 519.200 556.300 540.800 556.300
[03/14 23:57:10   3817] addCustomLine AAA 540.800 534.700 540.800 556.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_, Center Move (537.200,531.100)->(540.400,541.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 526.400 520.300 526.400 541.900
[03/14 23:57:10   3817] addCustomLine AAA 526.400 520.300 548.000 520.300
[03/14 23:57:10   3817] addCustomLine AAA 526.400 541.900 548.000 541.900
[03/14 23:57:10   3817] addCustomLine AAA 548.000 520.300 548.000 541.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_, Center Move (539.400,529.300)->(540.600,540.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 528.600 518.500 528.600 540.100
[03/14 23:57:10   3817] addCustomLine AAA 528.600 518.500 550.200 518.500
[03/14 23:57:10   3817] addCustomLine AAA 528.600 540.100 550.200 540.100
[03/14 23:57:10   3817] addCustomLine AAA 550.200 518.500 550.200 540.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_, Center Move (536.600,536.500)->(539.600,547.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 525.800 525.700 525.800 547.300
[03/14 23:57:10   3817] addCustomLine AAA 525.800 525.700 547.400 525.700
[03/14 23:57:10   3817] addCustomLine AAA 525.800 547.300 547.400 547.300
[03/14 23:57:10   3817] addCustomLine AAA 547.400 525.700 547.400 547.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_, Center Move (538.600,538.300)->(540.000,549.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 527.800 527.500 527.800 549.100
[03/14 23:57:10   3817] addCustomLine AAA 527.800 527.500 549.400 527.500
[03/14 23:57:10   3817] addCustomLine AAA 527.800 549.100 549.400 549.100
[03/14 23:57:10   3817] addCustomLine AAA 549.400 527.500 549.400 549.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_, Center Move (547.200,687.700)->(550.600,676.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 536.400 676.900 536.400 698.500
[03/14 23:57:10   3817] addCustomLine AAA 536.400 676.900 558.000 676.900
[03/14 23:57:10   3817] addCustomLine AAA 536.400 698.500 558.000 698.500
[03/14 23:57:10   3817] addCustomLine AAA 558.000 676.900 558.000 698.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_, Center Move (539.400,684.100)->(546.400,673.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 528.600 673.300 528.600 694.900
[03/14 23:57:10   3817] addCustomLine AAA 528.600 673.300 550.200 673.300
[03/14 23:57:10   3817] addCustomLine AAA 528.600 694.900 550.200 694.900
[03/14 23:57:10   3817] addCustomLine AAA 550.200 673.300 550.200 694.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_, Center Move (544.800,682.300)->(550.600,671.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 534.000 671.500 534.000 693.100
[03/14 23:57:10   3817] addCustomLine AAA 534.000 671.500 555.600 671.500
[03/14 23:57:10   3817] addCustomLine AAA 534.000 693.100 555.600 693.100
[03/14 23:57:10   3817] addCustomLine AAA 555.600 671.500 555.600 693.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_, Center Move (541.800,676.900)->(550.800,666.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 531.000 666.100 531.000 687.700
[03/14 23:57:10   3817] addCustomLine AAA 531.000 666.100 552.600 666.100
[03/14 23:57:10   3817] addCustomLine AAA 531.000 687.700 552.600 687.700
[03/14 23:57:10   3817] addCustomLine AAA 552.600 666.100 552.600 687.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_, Center Move (526.200,676.900)->(531.600,666.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 515.400 666.100 515.400 687.700
[03/14 23:57:10   3817] addCustomLine AAA 515.400 666.100 537.000 666.100
[03/14 23:57:10   3817] addCustomLine AAA 515.400 687.700 537.000 687.700
[03/14 23:57:10   3817] addCustomLine AAA 537.000 666.100 537.000 687.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_, Center Move (532.400,675.100)->(535.000,664.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 521.600 664.300 521.600 685.900
[03/14 23:57:10   3817] addCustomLine AAA 521.600 664.300 543.200 664.300
[03/14 23:57:10   3817] addCustomLine AAA 521.600 685.900 543.200 685.900
[03/14 23:57:10   3817] addCustomLine AAA 543.200 664.300 543.200 685.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_, Center Move (525.600,678.700)->(532.200,667.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 514.800 667.900 514.800 689.500
[03/14 23:57:10   3817] addCustomLine AAA 514.800 667.900 536.400 667.900
[03/14 23:57:10   3817] addCustomLine AAA 514.800 689.500 536.400 689.500
[03/14 23:57:10   3817] addCustomLine AAA 536.400 667.900 536.400 689.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_, Center Move (535.200,682.300)->(539.600,671.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 524.400 671.500 524.400 693.100
[03/14 23:57:10   3817] addCustomLine AAA 524.400 671.500 546.000 671.500
[03/14 23:57:10   3817] addCustomLine AAA 524.400 693.100 546.000 693.100
[03/14 23:57:10   3817] addCustomLine AAA 546.000 671.500 546.000 693.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_, Center Move (529.000,669.700)->(535.000,658.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 518.200 658.900 518.200 680.500
[03/14 23:57:10   3817] addCustomLine AAA 518.200 658.900 539.800 658.900
[03/14 23:57:10   3817] addCustomLine AAA 518.200 680.500 539.800 680.500
[03/14 23:57:10   3817] addCustomLine AAA 539.800 658.900 539.800 680.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_, Center Move (548.600,709.300)->(553.800,698.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 537.800 698.500 537.800 720.100
[03/14 23:57:10   3817] addCustomLine AAA 537.800 698.500 559.400 698.500
[03/14 23:57:10   3817] addCustomLine AAA 537.800 720.100 559.400 720.100
[03/14 23:57:10   3817] addCustomLine AAA 559.400 698.500 559.400 720.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_, Center Move (555.000,714.700)->(560.200,703.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 544.200 703.900 544.200 725.500
[03/14 23:57:10   3817] addCustomLine AAA 544.200 703.900 565.800 703.900
[03/14 23:57:10   3817] addCustomLine AAA 544.200 725.500 565.800 725.500
[03/14 23:57:10   3817] addCustomLine AAA 565.800 703.900 565.800 725.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_, Center Move (536.400,707.500)->(541.600,696.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 525.600 696.700 525.600 718.300
[03/14 23:57:10   3817] addCustomLine AAA 525.600 696.700 547.200 696.700
[03/14 23:57:10   3817] addCustomLine AAA 525.600 718.300 547.200 718.300
[03/14 23:57:10   3817] addCustomLine AAA 547.200 696.700 547.200 718.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_, Center Move (554.800,711.100)->(560.600,700.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 544.000 700.300 544.000 721.900
[03/14 23:57:10   3817] addCustomLine AAA 544.000 700.300 565.600 700.300
[03/14 23:57:10   3817] addCustomLine AAA 544.000 721.900 565.600 721.900
[03/14 23:57:10   3817] addCustomLine AAA 565.600 700.300 565.600 721.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_, Center Move (532.800,696.700)->(539.800,685.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 522.000 685.900 522.000 707.500
[03/14 23:57:10   3817] addCustomLine AAA 522.000 685.900 543.600 685.900
[03/14 23:57:10   3817] addCustomLine AAA 522.000 707.500 543.600 707.500
[03/14 23:57:10   3817] addCustomLine AAA 543.600 685.900 543.600 707.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_, Center Move (537.200,698.500)->(541.600,687.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 526.400 687.700 526.400 709.300
[03/14 23:57:10   3817] addCustomLine AAA 526.400 687.700 548.000 687.700
[03/14 23:57:10   3817] addCustomLine AAA 526.400 709.300 548.000 709.300
[03/14 23:57:10   3817] addCustomLine AAA 548.000 687.700 548.000 709.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_126_, Center Move (256.200,774.100)->(245.400,777.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 245.400 763.300 245.400 784.900
[03/14 23:57:10   3817] addCustomLine AAA 245.400 763.300 267.000 763.300
[03/14 23:57:10   3817] addCustomLine AAA 245.400 784.900 267.000 784.900
[03/14 23:57:10   3817] addCustomLine AAA 267.000 763.300 267.000 784.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_79_, Center Move (268.300,871.300)->(257.500,869.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 257.500 860.500 257.500 882.100
[03/14 23:57:10   3817] addCustomLine AAA 257.500 860.500 279.100 860.500
[03/14 23:57:10   3817] addCustomLine AAA 257.500 882.100 279.100 882.100
[03/14 23:57:10   3817] addCustomLine AAA 279.100 860.500 279.100 882.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_, Center Move (245.200,876.700)->(234.400,874.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 234.400 865.900 234.400 887.500
[03/14 23:57:10   3817] addCustomLine AAA 234.400 865.900 256.000 865.900
[03/14 23:57:10   3817] addCustomLine AAA 234.400 887.500 256.000 887.500
[03/14 23:57:10   3817] addCustomLine AAA 256.000 865.900 256.000 887.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_, Center Move (124.100,844.300)->(134.900,840.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 113.300 833.500 113.300 855.100
[03/14 23:57:10   3817] addCustomLine AAA 113.300 833.500 134.900 833.500
[03/14 23:57:10   3817] addCustomLine AAA 113.300 855.100 134.900 855.100
[03/14 23:57:10   3817] addCustomLine AAA 134.900 833.500 134.900 855.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_, Center Move (128.500,844.300)->(139.300,840.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 117.700 833.500 117.700 855.100
[03/14 23:57:10   3817] addCustomLine AAA 117.700 833.500 139.300 833.500
[03/14 23:57:10   3817] addCustomLine AAA 117.700 855.100 139.300 855.100
[03/14 23:57:10   3817] addCustomLine AAA 139.300 833.500 139.300 855.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_, Center Move (146.700,844.300)->(157.500,844.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 135.900 833.500 135.900 855.100
[03/14 23:57:10   3817] addCustomLine AAA 135.900 833.500 157.500 833.500
[03/14 23:57:10   3817] addCustomLine AAA 135.900 855.100 157.500 855.100
[03/14 23:57:10   3817] addCustomLine AAA 157.500 833.500 157.500 855.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_, Center Move (130.600,846.100)->(141.400,842.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 119.800 835.300 119.800 856.900
[03/14 23:57:10   3817] addCustomLine AAA 119.800 835.300 141.400 835.300
[03/14 23:57:10   3817] addCustomLine AAA 119.800 856.900 141.400 856.900
[03/14 23:57:10   3817] addCustomLine AAA 141.400 835.300 141.400 856.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_, Center Move (112.100,819.100)->(122.900,817.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 101.300 808.300 101.300 829.900
[03/14 23:57:10   3817] addCustomLine AAA 101.300 808.300 122.900 808.300
[03/14 23:57:10   3817] addCustomLine AAA 101.300 829.900 122.900 829.900
[03/14 23:57:10   3817] addCustomLine AAA 122.900 808.300 122.900 829.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_, Center Move (112.700,822.700)->(123.500,820.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 101.900 811.900 101.900 833.500
[03/14 23:57:10   3817] addCustomLine AAA 101.900 811.900 123.500 811.900
[03/14 23:57:10   3817] addCustomLine AAA 101.900 833.500 123.500 833.500
[03/14 23:57:10   3817] addCustomLine AAA 123.500 811.900 123.500 833.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_, Center Move (114.400,828.100)->(125.200,826.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 103.600 817.300 103.600 838.900
[03/14 23:57:10   3817] addCustomLine AAA 103.600 817.300 125.200 817.300
[03/14 23:57:10   3817] addCustomLine AAA 103.600 838.900 125.200 838.900
[03/14 23:57:10   3817] addCustomLine AAA 125.200 817.300 125.200 838.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_, Center Move (112.100,829.900)->(122.900,828.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 101.300 819.100 101.300 840.700
[03/14 23:57:10   3817] addCustomLine AAA 101.300 819.100 122.900 819.100
[03/14 23:57:10   3817] addCustomLine AAA 101.300 840.700 122.900 840.700
[03/14 23:57:10   3817] addCustomLine AAA 122.900 819.100 122.900 840.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_, Center Move (103.000,873.100)->(113.800,865.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 92.200 862.300 92.200 883.900
[03/14 23:57:10   3817] addCustomLine AAA 92.200 862.300 113.800 862.300
[03/14 23:57:10   3817] addCustomLine AAA 92.200 883.900 113.800 883.900
[03/14 23:57:10   3817] addCustomLine AAA 113.800 862.300 113.800 883.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_, Center Move (122.500,876.700)->(133.300,873.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 111.700 865.900 111.700 887.500
[03/14 23:57:10   3817] addCustomLine AAA 111.700 865.900 133.300 865.900
[03/14 23:57:10   3817] addCustomLine AAA 111.700 887.500 133.300 887.500
[03/14 23:57:10   3817] addCustomLine AAA 133.300 865.900 133.300 887.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_, Center Move (110.100,876.700)->(120.900,865.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 99.300 865.900 99.300 887.500
[03/14 23:57:10   3817] addCustomLine AAA 99.300 865.900 120.900 865.900
[03/14 23:57:10   3817] addCustomLine AAA 99.300 887.500 120.900 887.500
[03/14 23:57:10   3817] addCustomLine AAA 120.900 865.900 120.900 887.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_, Center Move (117.300,871.300)->(128.100,865.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 106.500 860.500 106.500 882.100
[03/14 23:57:10   3817] addCustomLine AAA 106.500 860.500 128.100 860.500
[03/14 23:57:10   3817] addCustomLine AAA 106.500 882.100 128.100 882.100
[03/14 23:57:10   3817] addCustomLine AAA 128.100 860.500 128.100 882.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_, Center Move (102.100,867.700)->(112.900,864.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 91.300 856.900 91.300 878.500
[03/14 23:57:10   3817] addCustomLine AAA 91.300 856.900 112.900 856.900
[03/14 23:57:10   3817] addCustomLine AAA 91.300 878.500 112.900 878.500
[03/14 23:57:10   3817] addCustomLine AAA 112.900 856.900 112.900 878.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_, Center Move (118.300,876.700)->(129.100,873.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 107.500 865.900 107.500 887.500
[03/14 23:57:10   3817] addCustomLine AAA 107.500 865.900 129.100 865.900
[03/14 23:57:10   3817] addCustomLine AAA 107.500 887.500 129.100 887.500
[03/14 23:57:10   3817] addCustomLine AAA 129.100 865.900 129.100 887.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_, Center Move (109.600,865.900)->(120.400,858.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 98.800 855.100 98.800 876.700
[03/14 23:57:10   3817] addCustomLine AAA 98.800 855.100 120.400 855.100
[03/14 23:57:10   3817] addCustomLine AAA 98.800 876.700 120.400 876.700
[03/14 23:57:10   3817] addCustomLine AAA 120.400 855.100 120.400 876.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_, Center Move (114.600,874.900)->(125.400,869.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 103.800 864.100 103.800 885.700
[03/14 23:57:10   3817] addCustomLine AAA 103.800 864.100 125.400 864.100
[03/14 23:57:10   3817] addCustomLine AAA 103.800 885.700 125.400 885.700
[03/14 23:57:10   3817] addCustomLine AAA 125.400 864.100 125.400 885.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_, Center Move (82.100,849.700)->(92.900,844.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 71.300 838.900 71.300 860.500
[03/14 23:57:10   3817] addCustomLine AAA 71.300 838.900 92.900 838.900
[03/14 23:57:10   3817] addCustomLine AAA 71.300 860.500 92.900 860.500
[03/14 23:57:10   3817] addCustomLine AAA 92.900 838.900 92.900 860.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_, Center Move (88.900,862.300)->(99.700,851.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 78.100 851.500 78.100 873.100
[03/14 23:57:10   3817] addCustomLine AAA 78.100 851.500 99.700 851.500
[03/14 23:57:10   3817] addCustomLine AAA 78.100 873.100 99.700 873.100
[03/14 23:57:10   3817] addCustomLine AAA 99.700 851.500 99.700 873.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_, Center Move (90.900,858.700)->(101.700,849.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 80.100 847.900 80.100 869.500
[03/14 23:57:10   3817] addCustomLine AAA 80.100 847.900 101.700 847.900
[03/14 23:57:10   3817] addCustomLine AAA 80.100 869.500 101.700 869.500
[03/14 23:57:10   3817] addCustomLine AAA 101.700 847.900 101.700 869.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_, Center Move (107.300,856.900)->(118.100,851.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 96.500 846.100 96.500 867.700
[03/14 23:57:10   3817] addCustomLine AAA 96.500 846.100 118.100 846.100
[03/14 23:57:10   3817] addCustomLine AAA 96.500 867.700 118.100 867.700
[03/14 23:57:10   3817] addCustomLine AAA 118.100 846.100 118.100 867.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_, Center Move (105.300,865.900)->(116.100,856.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 94.500 855.100 94.500 876.700
[03/14 23:57:10   3817] addCustomLine AAA 94.500 855.100 116.100 855.100
[03/14 23:57:10   3817] addCustomLine AAA 94.500 876.700 116.100 876.700
[03/14 23:57:10   3817] addCustomLine AAA 116.100 855.100 116.100 876.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_, Center Move (108.800,858.700)->(119.600,851.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 98.000 847.900 98.000 869.500
[03/14 23:57:10   3817] addCustomLine AAA 98.000 847.900 119.600 847.900
[03/14 23:57:10   3817] addCustomLine AAA 98.000 869.500 119.600 869.500
[03/14 23:57:10   3817] addCustomLine AAA 119.600 847.900 119.600 869.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_, Center Move (88.500,853.300)->(99.300,846.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 77.700 842.500 77.700 864.100
[03/14 23:57:10   3817] addCustomLine AAA 77.700 842.500 99.300 842.500
[03/14 23:57:10   3817] addCustomLine AAA 77.700 864.100 99.300 864.100
[03/14 23:57:10   3817] addCustomLine AAA 99.300 842.500 99.300 864.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_, Center Move (83.900,783.100)->(94.700,793.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 73.100 772.300 73.100 793.900
[03/14 23:57:10   3817] addCustomLine AAA 73.100 772.300 94.700 772.300
[03/14 23:57:10   3817] addCustomLine AAA 73.100 793.900 94.700 793.900
[03/14 23:57:10   3817] addCustomLine AAA 94.700 772.300 94.700 793.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_, Center Move (90.700,777.700)->(101.500,788.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 79.900 766.900 79.900 788.500
[03/14 23:57:10   3817] addCustomLine AAA 79.900 766.900 101.500 766.900
[03/14 23:57:10   3817] addCustomLine AAA 79.900 788.500 101.500 788.500
[03/14 23:57:10   3817] addCustomLine AAA 101.500 766.900 101.500 788.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_, Center Move (91.500,784.900)->(102.300,795.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 80.700 774.100 80.700 795.700
[03/14 23:57:10   3817] addCustomLine AAA 80.700 774.100 102.300 774.100
[03/14 23:57:10   3817] addCustomLine AAA 80.700 795.700 102.300 795.700
[03/14 23:57:10   3817] addCustomLine AAA 102.300 774.100 102.300 795.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_, Center Move (82.200,790.300)->(93.000,795.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 71.400 779.500 71.400 801.100
[03/14 23:57:10   3817] addCustomLine AAA 71.400 779.500 93.000 779.500
[03/14 23:57:10   3817] addCustomLine AAA 71.400 801.100 93.000 801.100
[03/14 23:57:10   3817] addCustomLine AAA 93.000 779.500 93.000 801.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_, Center Move (86.700,793.900)->(97.500,797.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 75.900 783.100 75.900 804.700
[03/14 23:57:10   3817] addCustomLine AAA 75.900 783.100 97.500 783.100
[03/14 23:57:10   3817] addCustomLine AAA 75.900 804.700 97.500 804.700
[03/14 23:57:10   3817] addCustomLine AAA 97.500 783.100 97.500 804.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_, Center Move (80.600,793.900)->(91.400,802.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 69.800 783.100 69.800 804.700
[03/14 23:57:10   3817] addCustomLine AAA 69.800 783.100 91.400 783.100
[03/14 23:57:10   3817] addCustomLine AAA 69.800 804.700 91.400 804.700
[03/14 23:57:10   3817] addCustomLine AAA 91.400 783.100 91.400 804.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_, Center Move (82.100,804.700)->(92.900,806.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 71.300 793.900 71.300 815.500
[03/14 23:57:10   3817] addCustomLine AAA 71.300 793.900 92.900 793.900
[03/14 23:57:10   3817] addCustomLine AAA 71.300 815.500 92.900 815.500
[03/14 23:57:10   3817] addCustomLine AAA 92.900 793.900 92.900 815.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_, Center Move (80.200,799.300)->(91.000,804.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 69.400 788.500 69.400 810.100
[03/14 23:57:10   3817] addCustomLine AAA 69.400 788.500 91.000 788.500
[03/14 23:57:10   3817] addCustomLine AAA 69.400 810.100 91.000 810.100
[03/14 23:57:10   3817] addCustomLine AAA 91.000 788.500 91.000 810.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_, Center Move (81.300,815.500)->(92.100,815.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 70.500 804.700 70.500 826.300
[03/14 23:57:10   3817] addCustomLine AAA 70.500 804.700 92.100 804.700
[03/14 23:57:10   3817] addCustomLine AAA 70.500 826.300 92.100 826.300
[03/14 23:57:10   3817] addCustomLine AAA 92.100 804.700 92.100 826.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_, Center Move (83.100,808.300)->(93.900,813.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 72.300 797.500 72.300 819.100
[03/14 23:57:10   3817] addCustomLine AAA 72.300 797.500 93.900 797.500
[03/14 23:57:10   3817] addCustomLine AAA 72.300 819.100 93.900 819.100
[03/14 23:57:10   3817] addCustomLine AAA 93.900 797.500 93.900 819.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_, Center Move (80.100,822.700)->(90.900,820.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 69.300 811.900 69.300 833.500
[03/14 23:57:10   3817] addCustomLine AAA 69.300 811.900 90.900 811.900
[03/14 23:57:10   3817] addCustomLine AAA 69.300 833.500 90.900 833.500
[03/14 23:57:10   3817] addCustomLine AAA 90.900 811.900 90.900 833.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_, Center Move (79.500,817.300)->(90.300,819.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 68.700 806.500 68.700 828.100
[03/14 23:57:10   3817] addCustomLine AAA 68.700 806.500 90.300 806.500
[03/14 23:57:10   3817] addCustomLine AAA 68.700 828.100 90.300 828.100
[03/14 23:57:10   3817] addCustomLine AAA 90.300 806.500 90.300 828.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_, Center Move (81.100,828.100)->(91.900,824.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 70.300 817.300 70.300 838.900
[03/14 23:57:10   3817] addCustomLine AAA 70.300 817.300 91.900 817.300
[03/14 23:57:10   3817] addCustomLine AAA 70.300 838.900 91.900 838.900
[03/14 23:57:10   3817] addCustomLine AAA 91.900 817.300 91.900 838.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_, Center Move (80.000,829.900)->(90.800,828.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 69.200 819.100 69.200 840.700
[03/14 23:57:10   3817] addCustomLine AAA 69.200 819.100 90.800 819.100
[03/14 23:57:10   3817] addCustomLine AAA 69.200 840.700 90.800 840.700
[03/14 23:57:10   3817] addCustomLine AAA 90.800 819.100 90.800 840.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_, Center Move (85.500,842.500)->(96.300,838.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 74.700 831.700 74.700 853.300
[03/14 23:57:10   3817] addCustomLine AAA 74.700 831.700 96.300 831.700
[03/14 23:57:10   3817] addCustomLine AAA 74.700 853.300 96.300 853.300
[03/14 23:57:10   3817] addCustomLine AAA 96.300 831.700 96.300 853.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_, Center Move (82.900,833.500)->(93.700,829.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 72.100 822.700 72.100 844.300
[03/14 23:57:10   3817] addCustomLine AAA 72.100 822.700 93.700 822.700
[03/14 23:57:10   3817] addCustomLine AAA 72.100 844.300 93.700 844.300
[03/14 23:57:10   3817] addCustomLine AAA 93.700 822.700 93.700 844.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_, Center Move (89.400,835.300)->(100.200,831.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 78.600 824.500 78.600 846.100
[03/14 23:57:10   3817] addCustomLine AAA 78.600 824.500 100.200 824.500
[03/14 23:57:10   3817] addCustomLine AAA 78.600 846.100 100.200 846.100
[03/14 23:57:10   3817] addCustomLine AAA 100.200 824.500 100.200 846.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_, Center Move (249.000,784.900)->(238.200,788.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 238.200 774.100 238.200 795.700
[03/14 23:57:10   3817] addCustomLine AAA 238.200 774.100 259.800 774.100
[03/14 23:57:10   3817] addCustomLine AAA 238.200 795.700 259.800 795.700
[03/14 23:57:10   3817] addCustomLine AAA 259.800 774.100 259.800 795.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_, Center Move (128.000,840.700)->(138.800,838.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 117.200 829.900 117.200 851.500
[03/14 23:57:10   3817] addCustomLine AAA 117.200 829.900 138.800 829.900
[03/14 23:57:10   3817] addCustomLine AAA 117.200 851.500 138.800 851.500
[03/14 23:57:10   3817] addCustomLine AAA 138.800 829.900 138.800 851.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_, Center Move (139.400,851.500)->(150.200,847.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 128.600 840.700 128.600 862.300
[03/14 23:57:10   3817] addCustomLine AAA 128.600 840.700 150.200 840.700
[03/14 23:57:10   3817] addCustomLine AAA 128.600 862.300 150.200 862.300
[03/14 23:57:10   3817] addCustomLine AAA 150.200 840.700 150.200 862.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_, Center Move (119.600,820.900)->(130.400,819.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 108.800 810.100 108.800 831.700
[03/14 23:57:10   3817] addCustomLine AAA 108.800 810.100 130.400 810.100
[03/14 23:57:10   3817] addCustomLine AAA 108.800 831.700 130.400 831.700
[03/14 23:57:10   3817] addCustomLine AAA 130.400 810.100 130.400 831.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_, Center Move (118.000,817.300)->(128.800,815.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 107.200 806.500 107.200 828.100
[03/14 23:57:10   3817] addCustomLine AAA 107.200 806.500 128.800 806.500
[03/14 23:57:10   3817] addCustomLine AAA 107.200 828.100 128.800 828.100
[03/14 23:57:10   3817] addCustomLine AAA 128.800 806.500 128.800 828.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_, Center Move (117.600,822.700)->(128.400,820.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 106.800 811.900 106.800 833.500
[03/14 23:57:10   3817] addCustomLine AAA 106.800 811.900 128.400 811.900
[03/14 23:57:10   3817] addCustomLine AAA 106.800 833.500 128.400 833.500
[03/14 23:57:10   3817] addCustomLine AAA 128.400 811.900 128.400 833.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_, Center Move (119.000,819.100)->(129.800,817.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 108.200 808.300 108.200 829.900
[03/14 23:57:10   3817] addCustomLine AAA 108.200 808.300 129.800 808.300
[03/14 23:57:10   3817] addCustomLine AAA 108.200 829.900 129.800 829.900
[03/14 23:57:10   3817] addCustomLine AAA 129.800 808.300 129.800 829.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_, Center Move (118.200,831.700)->(129.000,826.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 107.400 820.900 107.400 842.500
[03/14 23:57:10   3817] addCustomLine AAA 107.400 820.900 129.000 820.900
[03/14 23:57:10   3817] addCustomLine AAA 107.400 842.500 129.000 842.500
[03/14 23:57:10   3817] addCustomLine AAA 129.000 820.900 129.000 842.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_, Center Move (119.000,828.100)->(129.800,824.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 108.200 817.300 108.200 838.900
[03/14 23:57:10   3817] addCustomLine AAA 108.200 817.300 129.800 817.300
[03/14 23:57:10   3817] addCustomLine AAA 108.200 838.900 129.800 838.900
[03/14 23:57:10   3817] addCustomLine AAA 129.800 817.300 129.800 838.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_, Center Move (91.400,837.100)->(102.200,833.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 80.600 826.300 80.600 847.900
[03/14 23:57:10   3817] addCustomLine AAA 80.600 826.300 102.200 826.300
[03/14 23:57:10   3817] addCustomLine AAA 80.600 847.900 102.200 847.900
[03/14 23:57:10   3817] addCustomLine AAA 102.200 826.300 102.200 847.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_, Center Move (110.400,871.300)->(121.200,864.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 99.600 860.500 99.600 882.100
[03/14 23:57:10   3817] addCustomLine AAA 99.600 860.500 121.200 860.500
[03/14 23:57:10   3817] addCustomLine AAA 99.600 882.100 121.200 882.100
[03/14 23:57:10   3817] addCustomLine AAA 121.200 860.500 121.200 882.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_, Center Move (115.400,869.500)->(126.200,860.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 104.600 858.700 104.600 880.300
[03/14 23:57:10   3817] addCustomLine AAA 104.600 858.700 126.200 858.700
[03/14 23:57:10   3817] addCustomLine AAA 104.600 880.300 126.200 880.300
[03/14 23:57:10   3817] addCustomLine AAA 126.200 858.700 126.200 880.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_, Center Move (109.200,869.500)->(120.000,862.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 98.400 858.700 98.400 880.300
[03/14 23:57:10   3817] addCustomLine AAA 98.400 858.700 120.000 858.700
[03/14 23:57:10   3817] addCustomLine AAA 98.400 880.300 120.000 880.300
[03/14 23:57:10   3817] addCustomLine AAA 120.000 858.700 120.000 880.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_, Center Move (92.600,851.500)->(103.400,842.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 81.800 840.700 81.800 862.300
[03/14 23:57:10   3817] addCustomLine AAA 81.800 840.700 103.400 840.700
[03/14 23:57:10   3817] addCustomLine AAA 81.800 862.300 103.400 862.300
[03/14 23:57:10   3817] addCustomLine AAA 103.400 840.700 103.400 862.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_, Center Move (99.000,862.300)->(109.800,853.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 88.200 851.500 88.200 873.100
[03/14 23:57:10   3817] addCustomLine AAA 88.200 851.500 109.800 851.500
[03/14 23:57:10   3817] addCustomLine AAA 88.200 873.100 109.800 873.100
[03/14 23:57:10   3817] addCustomLine AAA 109.800 851.500 109.800 873.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_, Center Move (96.600,853.300)->(107.400,847.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 85.800 842.500 85.800 864.100
[03/14 23:57:10   3817] addCustomLine AAA 85.800 842.500 107.400 842.500
[03/14 23:57:10   3817] addCustomLine AAA 85.800 864.100 107.400 864.100
[03/14 23:57:10   3817] addCustomLine AAA 107.400 842.500 107.400 864.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_, Center Move (99.000,860.500)->(109.800,851.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 88.200 849.700 88.200 871.300
[03/14 23:57:10   3817] addCustomLine AAA 88.200 849.700 109.800 849.700
[03/14 23:57:10   3817] addCustomLine AAA 88.200 871.300 109.800 871.300
[03/14 23:57:10   3817] addCustomLine AAA 109.800 849.700 109.800 871.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_, Center Move (101.600,856.900)->(112.400,847.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 90.800 846.100 90.800 867.700
[03/14 23:57:10   3817] addCustomLine AAA 90.800 846.100 112.400 846.100
[03/14 23:57:10   3817] addCustomLine AAA 90.800 867.700 112.400 867.700
[03/14 23:57:10   3817] addCustomLine AAA 112.400 846.100 112.400 867.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_, Center Move (98.800,865.900)->(109.600,855.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 88.000 855.100 88.000 876.700
[03/14 23:57:10   3817] addCustomLine AAA 88.000 855.100 109.600 855.100
[03/14 23:57:10   3817] addCustomLine AAA 88.000 876.700 109.600 876.700
[03/14 23:57:10   3817] addCustomLine AAA 109.600 855.100 109.600 876.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_, Center Move (99.800,858.700)->(110.600,849.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 89.000 847.900 89.000 869.500
[03/14 23:57:10   3817] addCustomLine AAA 89.000 847.900 110.600 847.900
[03/14 23:57:10   3817] addCustomLine AAA 89.000 869.500 110.600 869.500
[03/14 23:57:10   3817] addCustomLine AAA 110.600 847.900 110.600 869.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_, Center Move (96.400,855.100)->(107.300,844.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 85.600 844.300 85.600 865.900
[03/14 23:57:10   3817] addCustomLine AAA 85.600 844.300 107.200 844.300
[03/14 23:57:10   3817] addCustomLine AAA 85.600 865.900 107.200 865.900
[03/14 23:57:10   3817] addCustomLine AAA 107.200 844.300 107.200 865.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_, Center Move (99.200,784.900)->(107.000,795.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 88.400 774.100 88.400 795.700
[03/14 23:57:10   3817] addCustomLine AAA 88.400 774.100 110.000 774.100
[03/14 23:57:10   3817] addCustomLine AAA 88.400 795.700 110.000 795.700
[03/14 23:57:10   3817] addCustomLine AAA 110.000 774.100 110.000 795.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_, Center Move (95.600,783.100)->(106.400,793.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 84.800 772.300 84.800 793.900
[03/14 23:57:10   3817] addCustomLine AAA 84.800 772.300 106.400 772.300
[03/14 23:57:10   3817] addCustomLine AAA 84.800 793.900 106.400 793.900
[03/14 23:57:10   3817] addCustomLine AAA 106.400 772.300 106.400 793.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_, Center Move (93.800,790.300)->(104.600,797.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 83.000 779.500 83.000 801.100
[03/14 23:57:10   3817] addCustomLine AAA 83.000 779.500 104.600 779.500
[03/14 23:57:10   3817] addCustomLine AAA 83.000 801.100 104.600 801.100
[03/14 23:57:10   3817] addCustomLine AAA 104.600 779.500 104.600 801.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_, Center Move (90.000,795.700)->(100.800,801.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 79.200 784.900 79.200 806.500
[03/14 23:57:10   3817] addCustomLine AAA 79.200 784.900 100.800 784.900
[03/14 23:57:10   3817] addCustomLine AAA 79.200 806.500 100.800 806.500
[03/14 23:57:10   3817] addCustomLine AAA 100.800 784.900 100.800 806.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_, Center Move (89.000,797.500)->(99.800,802.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 78.200 786.700 78.200 808.300
[03/14 23:57:10   3817] addCustomLine AAA 78.200 786.700 99.800 786.700
[03/14 23:57:10   3817] addCustomLine AAA 78.200 808.300 99.800 808.300
[03/14 23:57:10   3817] addCustomLine AAA 99.800 786.700 99.800 808.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_, Center Move (88.400,801.100)->(99.200,804.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 77.600 790.300 77.600 811.900
[03/14 23:57:10   3817] addCustomLine AAA 77.600 790.300 99.200 790.300
[03/14 23:57:10   3817] addCustomLine AAA 77.600 811.900 99.200 811.900
[03/14 23:57:10   3817] addCustomLine AAA 99.200 790.300 99.200 811.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_, Center Move (88.600,810.100)->(99.400,815.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 77.800 799.300 77.800 820.900
[03/14 23:57:10   3817] addCustomLine AAA 77.800 799.300 99.400 799.300
[03/14 23:57:10   3817] addCustomLine AAA 77.800 820.900 99.400 820.900
[03/14 23:57:10   3817] addCustomLine AAA 99.400 799.300 99.400 820.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_, Center Move (85.800,817.300)->(96.600,817.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 75.000 806.500 75.000 828.100
[03/14 23:57:10   3817] addCustomLine AAA 75.000 806.500 96.600 806.500
[03/14 23:57:10   3817] addCustomLine AAA 75.000 828.100 96.600 828.100
[03/14 23:57:10   3817] addCustomLine AAA 96.600 806.500 96.600 828.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_, Center Move (85.000,822.700)->(95.800,822.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 74.200 811.900 74.200 833.500
[03/14 23:57:10   3817] addCustomLine AAA 74.200 811.900 95.800 811.900
[03/14 23:57:10   3817] addCustomLine AAA 74.200 833.500 95.800 833.500
[03/14 23:57:10   3817] addCustomLine AAA 95.800 811.900 95.800 833.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_, Center Move (85.000,819.100)->(95.800,820.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 74.200 808.300 74.200 829.900
[03/14 23:57:10   3817] addCustomLine AAA 74.200 808.300 95.800 808.300
[03/14 23:57:10   3817] addCustomLine AAA 74.200 829.900 95.800 829.900
[03/14 23:57:10   3817] addCustomLine AAA 95.800 808.300 95.800 829.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_, Center Move (86.200,829.900)->(97.000,826.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 75.400 819.100 75.400 840.700
[03/14 23:57:10   3817] addCustomLine AAA 75.400 819.100 97.000 819.100
[03/14 23:57:10   3817] addCustomLine AAA 75.400 840.700 97.000 840.700
[03/14 23:57:10   3817] addCustomLine AAA 97.000 819.100 97.000 840.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_, Center Move (86.200,831.700)->(97.000,826.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 75.400 820.900 75.400 842.500
[03/14 23:57:10   3817] addCustomLine AAA 75.400 820.900 97.000 820.900
[03/14 23:57:10   3817] addCustomLine AAA 75.400 842.500 97.000 842.500
[03/14 23:57:10   3817] addCustomLine AAA 97.000 820.900 97.000 842.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_99_, Center Move (305.700,779.500)->(313.700,790.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 294.900 768.700 294.900 790.300
[03/14 23:57:10   3817] addCustomLine AAA 294.900 768.700 316.500 768.700
[03/14 23:57:10   3817] addCustomLine AAA 294.900 790.300 316.500 790.300
[03/14 23:57:10   3817] addCustomLine AAA 316.500 768.700 316.500 790.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_87_, Center Move (300.100,912.700)->(308.500,901.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 289.300 901.900 289.300 923.500
[03/14 23:57:10   3817] addCustomLine AAA 289.300 901.900 310.900 901.900
[03/14 23:57:10   3817] addCustomLine AAA 289.300 923.500 310.900 923.500
[03/14 23:57:10   3817] addCustomLine AAA 310.900 901.900 310.900 923.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_86_, Center Move (295.600,894.700)->(300.000,883.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 284.800 883.900 284.800 905.500
[03/14 23:57:10   3817] addCustomLine AAA 284.800 883.900 306.400 883.900
[03/14 23:57:10   3817] addCustomLine AAA 284.800 905.500 306.400 905.500
[03/14 23:57:10   3817] addCustomLine AAA 306.400 883.900 306.400 905.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_85_, Center Move (305.400,912.700)->(313.200,901.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 294.600 901.900 294.600 923.500
[03/14 23:57:10   3817] addCustomLine AAA 294.600 901.900 316.200 901.900
[03/14 23:57:10   3817] addCustomLine AAA 294.600 923.500 316.200 923.500
[03/14 23:57:10   3817] addCustomLine AAA 316.200 901.900 316.200 923.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_84_, Center Move (295.300,898.300)->(299.900,887.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 284.500 887.500 284.500 909.100
[03/14 23:57:10   3817] addCustomLine AAA 284.500 887.500 306.100 887.500
[03/14 23:57:10   3817] addCustomLine AAA 284.500 909.100 306.100 909.100
[03/14 23:57:10   3817] addCustomLine AAA 306.100 887.500 306.100 909.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_82_, Center Move (291.700,896.500)->(296.700,885.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 280.900 885.700 280.900 907.300
[03/14 23:57:10   3817] addCustomLine AAA 280.900 885.700 302.500 885.700
[03/14 23:57:10   3817] addCustomLine AAA 280.900 907.300 302.500 907.300
[03/14 23:57:10   3817] addCustomLine AAA 302.500 885.700 302.500 907.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_81_, Center Move (287.200,898.300)->(289.000,887.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 276.400 887.500 276.400 909.100
[03/14 23:57:10   3817] addCustomLine AAA 276.400 887.500 298.000 887.500
[03/14 23:57:10   3817] addCustomLine AAA 276.400 909.100 298.000 909.100
[03/14 23:57:10   3817] addCustomLine AAA 298.000 887.500 298.000 909.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_80_, Center Move (282.100,900.100)->(285.500,889.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 271.300 889.300 271.300 910.900
[03/14 23:57:10   3817] addCustomLine AAA 271.300 889.300 292.900 889.300
[03/14 23:57:10   3817] addCustomLine AAA 271.300 910.900 292.900 910.900
[03/14 23:57:10   3817] addCustomLine AAA 292.900 889.300 292.900 910.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_78_, Center Move (326.200,910.900)->(334.000,900.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 315.400 900.100 315.400 921.700
[03/14 23:57:10   3817] addCustomLine AAA 315.400 900.100 337.000 900.100
[03/14 23:57:10   3817] addCustomLine AAA 315.400 921.700 337.000 921.700
[03/14 23:57:10   3817] addCustomLine AAA 337.000 900.100 337.000 921.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_77_, Center Move (343.900,916.300)->(343.500,905.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 333.100 905.500 333.100 927.100
[03/14 23:57:10   3817] addCustomLine AAA 333.100 905.500 354.700 905.500
[03/14 23:57:10   3817] addCustomLine AAA 333.100 927.100 354.700 927.100
[03/14 23:57:10   3817] addCustomLine AAA 354.700 905.500 354.700 927.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_76_, Center Move (322.200,912.700)->(331.400,901.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 311.400 901.900 311.400 923.500
[03/14 23:57:10   3817] addCustomLine AAA 311.400 901.900 333.000 901.900
[03/14 23:57:10   3817] addCustomLine AAA 311.400 923.500 333.000 923.500
[03/14 23:57:10   3817] addCustomLine AAA 333.000 901.900 333.000 923.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_73_, Center Move (343.500,910.900)->(343.900,900.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 332.700 900.100 332.700 921.700
[03/14 23:57:10   3817] addCustomLine AAA 332.700 900.100 354.300 900.100
[03/14 23:57:10   3817] addCustomLine AAA 332.700 921.700 354.300 921.700
[03/14 23:57:10   3817] addCustomLine AAA 354.300 900.100 354.300 921.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_72_, Center Move (334.300,910.900)->(337.300,900.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 323.500 900.100 323.500 921.700
[03/14 23:57:10   3817] addCustomLine AAA 323.500 900.100 345.100 900.100
[03/14 23:57:10   3817] addCustomLine AAA 323.500 921.700 345.100 921.700
[03/14 23:57:10   3817] addCustomLine AAA 345.100 900.100 345.100 921.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_, Center Move (330.100,903.700)->(330.700,892.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 319.300 892.900 319.300 914.500
[03/14 23:57:10   3817] addCustomLine AAA 319.300 892.900 340.900 892.900
[03/14 23:57:10   3817] addCustomLine AAA 319.300 914.500 340.900 914.500
[03/14 23:57:10   3817] addCustomLine AAA 340.900 892.900 340.900 914.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_, Center Move (347.100,898.300)->(345.700,887.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 336.300 887.500 336.300 909.100
[03/14 23:57:10   3817] addCustomLine AAA 336.300 887.500 357.900 887.500
[03/14 23:57:10   3817] addCustomLine AAA 336.300 909.100 357.900 909.100
[03/14 23:57:10   3817] addCustomLine AAA 357.900 887.500 357.900 909.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_, Center Move (346.900,903.700)->(345.100,892.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 336.100 892.900 336.100 914.500
[03/14 23:57:10   3817] addCustomLine AAA 336.100 892.900 357.700 892.900
[03/14 23:57:10   3817] addCustomLine AAA 336.100 914.500 357.700 914.500
[03/14 23:57:10   3817] addCustomLine AAA 357.700 892.900 357.700 914.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_, Center Move (342.800,903.700)->(342.000,892.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 332.000 892.900 332.000 914.500
[03/14 23:57:10   3817] addCustomLine AAA 332.000 892.900 353.600 892.900
[03/14 23:57:10   3817] addCustomLine AAA 332.000 914.500 353.600 914.500
[03/14 23:57:10   3817] addCustomLine AAA 353.600 892.900 353.600 914.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_, Center Move (335.300,905.500)->(336.500,894.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 324.500 894.700 324.500 916.300
[03/14 23:57:10   3817] addCustomLine AAA 324.500 894.700 346.100 894.700
[03/14 23:57:10   3817] addCustomLine AAA 324.500 916.300 346.100 916.300
[03/14 23:57:10   3817] addCustomLine AAA 346.100 894.700 346.100 916.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_, Center Move (339.200,905.500)->(339.800,894.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 328.400 894.700 328.400 916.300
[03/14 23:57:10   3817] addCustomLine AAA 328.400 894.700 350.000 894.700
[03/14 23:57:10   3817] addCustomLine AAA 328.400 916.300 350.000 916.300
[03/14 23:57:10   3817] addCustomLine AAA 350.000 894.700 350.000 916.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_, Center Move (332.200,900.100)->(333.200,889.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 321.400 889.300 321.400 910.900
[03/14 23:57:10   3817] addCustomLine AAA 321.400 889.300 343.000 889.300
[03/14 23:57:10   3817] addCustomLine AAA 321.400 910.900 343.000 910.900
[03/14 23:57:10   3817] addCustomLine AAA 343.000 889.300 343.000 910.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_, Center Move (333.500,894.700)->(335.900,883.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 322.700 883.900 322.700 905.500
[03/14 23:57:10   3817] addCustomLine AAA 322.700 883.900 344.300 883.900
[03/14 23:57:10   3817] addCustomLine AAA 322.700 905.500 344.300 905.500
[03/14 23:57:10   3817] addCustomLine AAA 344.300 883.900 344.300 905.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_, Center Move (329.300,891.100)->(330.500,880.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 318.500 880.300 318.500 901.900
[03/14 23:57:10   3817] addCustomLine AAA 318.500 880.300 340.100 880.300
[03/14 23:57:10   3817] addCustomLine AAA 318.500 901.900 340.100 901.900
[03/14 23:57:10   3817] addCustomLine AAA 340.100 880.300 340.100 901.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_, Center Move (331.500,905.500)->(333.500,894.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 320.700 894.700 320.700 916.300
[03/14 23:57:10   3817] addCustomLine AAA 320.700 894.700 342.300 894.700
[03/14 23:57:10   3817] addCustomLine AAA 320.700 916.300 342.300 916.300
[03/14 23:57:10   3817] addCustomLine AAA 342.300 894.700 342.300 916.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_, Center Move (337.700,898.300)->(336.900,887.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 326.900 887.500 326.900 909.100
[03/14 23:57:10   3817] addCustomLine AAA 326.900 887.500 348.500 887.500
[03/14 23:57:10   3817] addCustomLine AAA 326.900 909.100 348.500 909.100
[03/14 23:57:10   3817] addCustomLine AAA 348.500 887.500 348.500 909.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_, Center Move (335.100,901.900)->(336.500,891.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 324.300 891.100 324.300 912.700
[03/14 23:57:10   3817] addCustomLine AAA 324.300 891.100 345.900 891.100
[03/14 23:57:10   3817] addCustomLine AAA 324.300 912.700 345.900 912.700
[03/14 23:57:10   3817] addCustomLine AAA 345.900 891.100 345.900 912.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_, Center Move (281.900,885.700)->(280.300,874.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 271.100 874.900 271.100 896.500
[03/14 23:57:10   3817] addCustomLine AAA 271.100 874.900 292.700 874.900
[03/14 23:57:10   3817] addCustomLine AAA 271.100 896.500 292.700 896.500
[03/14 23:57:10   3817] addCustomLine AAA 292.700 874.900 292.700 896.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_, Center Move (283.700,889.300)->(283.100,878.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 272.900 878.500 272.900 900.100
[03/14 23:57:10   3817] addCustomLine AAA 272.900 878.500 294.500 878.500
[03/14 23:57:10   3817] addCustomLine AAA 272.900 900.100 294.500 900.100
[03/14 23:57:10   3817] addCustomLine AAA 294.500 878.500 294.500 900.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_, Center Move (278.600,887.500)->(277.600,876.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 267.800 876.700 267.800 898.300
[03/14 23:57:10   3817] addCustomLine AAA 267.800 876.700 289.400 876.700
[03/14 23:57:10   3817] addCustomLine AAA 267.800 898.300 289.400 898.300
[03/14 23:57:10   3817] addCustomLine AAA 289.400 876.700 289.400 898.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_, Center Move (291.100,882.100)->(293.300,871.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 280.300 871.300 280.300 892.900
[03/14 23:57:10   3817] addCustomLine AAA 280.300 871.300 301.900 871.300
[03/14 23:57:10   3817] addCustomLine AAA 280.300 892.900 301.900 892.900
[03/14 23:57:10   3817] addCustomLine AAA 301.900 871.300 301.900 892.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_, Center Move (286.100,885.700)->(290.300,874.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 275.300 874.900 275.300 896.500
[03/14 23:57:10   3817] addCustomLine AAA 275.300 874.900 296.900 874.900
[03/14 23:57:10   3817] addCustomLine AAA 275.300 896.500 296.900 896.500
[03/14 23:57:10   3817] addCustomLine AAA 296.900 874.900 296.900 896.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_, Center Move (289.700,889.300)->(290.500,878.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 278.900 878.500 278.900 900.100
[03/14 23:57:10   3817] addCustomLine AAA 278.900 878.500 300.500 878.500
[03/14 23:57:10   3817] addCustomLine AAA 278.900 900.100 300.500 900.100
[03/14 23:57:10   3817] addCustomLine AAA 300.500 878.500 300.500 900.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_87_, Center Move (292.000,900.100)->(299.800,889.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 281.200 889.300 281.200 910.900
[03/14 23:57:10   3817] addCustomLine AAA 281.200 889.300 302.800 889.300
[03/14 23:57:10   3817] addCustomLine AAA 281.200 910.900 302.800 910.900
[03/14 23:57:10   3817] addCustomLine AAA 302.800 889.300 302.800 910.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_86_, Center Move (288.400,905.500)->(298.800,894.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 277.600 894.700 277.600 916.300
[03/14 23:57:10   3817] addCustomLine AAA 277.600 894.700 299.200 894.700
[03/14 23:57:10   3817] addCustomLine AAA 277.600 916.300 299.200 916.300
[03/14 23:57:10   3817] addCustomLine AAA 299.200 894.700 299.200 916.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_, Center Move (305.000,914.500)->(312.600,903.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 294.200 903.700 294.200 925.300
[03/14 23:57:10   3817] addCustomLine AAA 294.200 903.700 315.800 903.700
[03/14 23:57:10   3817] addCustomLine AAA 294.200 925.300 315.800 925.300
[03/14 23:57:10   3817] addCustomLine AAA 315.800 903.700 315.800 925.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_84_, Center Move (293.200,910.900)->(302.600,900.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 282.400 900.100 282.400 921.700
[03/14 23:57:10   3817] addCustomLine AAA 282.400 900.100 304.000 900.100
[03/14 23:57:10   3817] addCustomLine AAA 282.400 921.700 304.000 921.700
[03/14 23:57:10   3817] addCustomLine AAA 304.000 900.100 304.000 921.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_, Center Move (293.200,909.100)->(302.000,898.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 282.400 898.300 282.400 919.900
[03/14 23:57:10   3817] addCustomLine AAA 282.400 898.300 304.000 898.300
[03/14 23:57:10   3817] addCustomLine AAA 282.400 919.900 304.000 919.900
[03/14 23:57:10   3817] addCustomLine AAA 304.000 898.300 304.000 919.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_82_, Center Move (290.800,907.300)->(299.200,896.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 280.000 896.500 280.000 918.100
[03/14 23:57:10   3817] addCustomLine AAA 280.000 896.500 301.600 896.500
[03/14 23:57:10   3817] addCustomLine AAA 280.000 918.100 301.600 918.100
[03/14 23:57:10   3817] addCustomLine AAA 301.600 896.500 301.600 918.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_, Center Move (287.200,901.900)->(298.000,891.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 276.400 891.100 276.400 912.700
[03/14 23:57:10   3817] addCustomLine AAA 276.400 891.100 298.000 891.100
[03/14 23:57:10   3817] addCustomLine AAA 276.400 912.700 298.000 912.700
[03/14 23:57:10   3817] addCustomLine AAA 298.000 891.100 298.000 912.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_80_, Center Move (284.200,896.500)->(285.200,885.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 273.400 885.700 273.400 907.300
[03/14 23:57:10   3817] addCustomLine AAA 273.400 885.700 295.000 885.700
[03/14 23:57:10   3817] addCustomLine AAA 273.400 907.300 295.000 907.300
[03/14 23:57:10   3817] addCustomLine AAA 295.000 885.700 295.000 907.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_79_, Center Move (338.400,909.100)->(339.200,898.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 327.600 898.300 327.600 919.900
[03/14 23:57:10   3817] addCustomLine AAA 327.600 898.300 349.200 898.300
[03/14 23:57:10   3817] addCustomLine AAA 327.600 919.900 349.200 919.900
[03/14 23:57:10   3817] addCustomLine AAA 349.200 898.300 349.200 919.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_78_, Center Move (326.400,919.900)->(335.200,909.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 315.600 909.100 315.600 930.700
[03/14 23:57:10   3817] addCustomLine AAA 315.600 909.100 337.200 909.100
[03/14 23:57:10   3817] addCustomLine AAA 315.600 930.700 337.200 930.700
[03/14 23:57:10   3817] addCustomLine AAA 337.200 909.100 337.200 930.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_, Center Move (339.600,921.700)->(344.000,910.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 328.800 910.900 328.800 932.500
[03/14 23:57:10   3817] addCustomLine AAA 328.800 910.900 350.400 910.900
[03/14 23:57:10   3817] addCustomLine AAA 328.800 932.500 350.400 932.500
[03/14 23:57:10   3817] addCustomLine AAA 350.400 910.900 350.400 932.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_76_, Center Move (325.200,914.500)->(332.200,903.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 314.400 903.700 314.400 925.300
[03/14 23:57:10   3817] addCustomLine AAA 314.400 903.700 336.000 903.700
[03/14 23:57:10   3817] addCustomLine AAA 314.400 925.300 336.000 925.300
[03/14 23:57:10   3817] addCustomLine AAA 336.000 903.700 336.000 925.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_, Center Move (346.600,919.900)->(344.000,909.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 335.800 909.100 335.800 930.700
[03/14 23:57:10   3817] addCustomLine AAA 335.800 909.100 357.400 909.100
[03/14 23:57:10   3817] addCustomLine AAA 335.800 930.700 357.400 930.700
[03/14 23:57:10   3817] addCustomLine AAA 357.400 909.100 357.400 930.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_74_, Center Move (328.000,916.300)->(334.800,905.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 317.200 905.500 317.200 927.100
[03/14 23:57:10   3817] addCustomLine AAA 317.200 905.500 338.800 905.500
[03/14 23:57:10   3817] addCustomLine AAA 317.200 927.100 338.800 927.100
[03/14 23:57:10   3817] addCustomLine AAA 338.800 905.500 338.800 927.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_, Center Move (338.000,918.100)->(343.800,907.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 327.200 907.300 327.200 928.900
[03/14 23:57:10   3817] addCustomLine AAA 327.200 907.300 348.800 907.300
[03/14 23:57:10   3817] addCustomLine AAA 327.200 928.900 348.800 928.900
[03/14 23:57:10   3817] addCustomLine AAA 348.800 907.300 348.800 928.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_72_, Center Move (327.600,907.300)->(331.300,896.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 316.800 896.500 316.800 918.100
[03/14 23:57:10   3817] addCustomLine AAA 316.800 896.500 338.400 896.500
[03/14 23:57:10   3817] addCustomLine AAA 316.800 918.100 338.400 918.100
[03/14 23:57:10   3817] addCustomLine AAA 338.400 896.500 338.400 918.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_, Center Move (280.800,882.100)->(276.800,871.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 270.000 871.300 270.000 892.900
[03/14 23:57:10   3817] addCustomLine AAA 270.000 871.300 291.600 871.300
[03/14 23:57:10   3817] addCustomLine AAA 270.000 892.900 291.600 892.900
[03/14 23:57:10   3817] addCustomLine AAA 291.600 871.300 291.600 892.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_68_, Center Move (279.400,880.300)->(276.400,869.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 268.600 869.500 268.600 891.100
[03/14 23:57:10   3817] addCustomLine AAA 268.600 869.500 290.200 869.500
[03/14 23:57:10   3817] addCustomLine AAA 268.600 891.100 290.200 891.100
[03/14 23:57:10   3817] addCustomLine AAA 290.200 869.500 290.200 891.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_, Center Move (297.600,892.900)->(299.800,882.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 286.800 882.100 286.800 903.700
[03/14 23:57:10   3817] addCustomLine AAA 286.800 882.100 308.400 882.100
[03/14 23:57:10   3817] addCustomLine AAA 286.800 903.700 308.400 903.700
[03/14 23:57:10   3817] addCustomLine AAA 308.400 882.100 308.400 903.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_, Center Move (327.000,905.500)->(330.600,894.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 316.200 894.700 316.200 916.300
[03/14 23:57:10   3817] addCustomLine AAA 316.200 894.700 337.800 894.700
[03/14 23:57:10   3817] addCustomLine AAA 316.200 916.300 337.800 916.300
[03/14 23:57:10   3817] addCustomLine AAA 337.800 894.700 337.800 916.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_, Center Move (341.000,896.500)->(342.600,885.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 330.200 885.700 330.200 907.300
[03/14 23:57:10   3817] addCustomLine AAA 330.200 885.700 351.800 885.700
[03/14 23:57:10   3817] addCustomLine AAA 330.200 907.300 351.800 907.300
[03/14 23:57:10   3817] addCustomLine AAA 351.800 885.700 351.800 907.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_, Center Move (343.800,905.500)->(343.200,894.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 333.000 894.700 333.000 916.300
[03/14 23:57:10   3817] addCustomLine AAA 333.000 894.700 354.600 894.700
[03/14 23:57:10   3817] addCustomLine AAA 333.000 916.300 354.600 916.300
[03/14 23:57:10   3817] addCustomLine AAA 354.600 894.700 354.600 916.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_, Center Move (342.600,898.300)->(341.800,887.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 331.800 887.500 331.800 909.100
[03/14 23:57:10   3817] addCustomLine AAA 331.800 887.500 353.400 887.500
[03/14 23:57:10   3817] addCustomLine AAA 331.800 909.100 353.400 909.100
[03/14 23:57:10   3817] addCustomLine AAA 353.400 887.500 353.400 909.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_, Center Move (339.600,907.300)->(339.600,896.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 328.800 896.500 328.800 918.100
[03/14 23:57:10   3817] addCustomLine AAA 328.800 896.500 350.400 896.500
[03/14 23:57:10   3817] addCustomLine AAA 328.800 918.100 350.400 918.100
[03/14 23:57:10   3817] addCustomLine AAA 350.400 896.500 350.400 918.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_, Center Move (342.400,900.100)->(341.600,889.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 331.600 889.300 331.600 910.900
[03/14 23:57:10   3817] addCustomLine AAA 331.600 889.300 353.200 889.300
[03/14 23:57:10   3817] addCustomLine AAA 331.600 910.900 353.200 910.900
[03/14 23:57:10   3817] addCustomLine AAA 353.200 889.300 353.200 910.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_, Center Move (281.200,894.700)->(283.600,883.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 270.400 883.900 270.400 905.500
[03/14 23:57:10   3817] addCustomLine AAA 270.400 883.900 292.000 883.900
[03/14 23:57:10   3817] addCustomLine AAA 270.400 905.500 292.000 905.500
[03/14 23:57:10   3817] addCustomLine AAA 292.000 883.900 292.000 905.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_, Center Move (281.600,891.100)->(283.400,880.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 270.800 880.300 270.800 901.900
[03/14 23:57:10   3817] addCustomLine AAA 270.800 880.300 292.400 880.300
[03/14 23:57:10   3817] addCustomLine AAA 270.800 901.900 292.400 901.900
[03/14 23:57:10   3817] addCustomLine AAA 292.400 880.300 292.400 901.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_, Center Move (278.800,889.300)->(278.400,878.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 268.000 878.500 268.000 900.100
[03/14 23:57:10   3817] addCustomLine AAA 268.000 878.500 289.600 878.500
[03/14 23:57:10   3817] addCustomLine AAA 268.000 900.100 289.600 900.100
[03/14 23:57:10   3817] addCustomLine AAA 289.600 878.500 289.600 900.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_, Center Move (295.600,887.500)->(295.000,876.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 284.800 876.700 284.800 898.300
[03/14 23:57:10   3817] addCustomLine AAA 284.800 876.700 306.400 876.700
[03/14 23:57:10   3817] addCustomLine AAA 284.800 898.300 306.400 898.300
[03/14 23:57:10   3817] addCustomLine AAA 306.400 876.700 306.400 898.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_, Center Move (293.000,883.900)->(294.000,873.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 282.200 873.100 282.200 894.700
[03/14 23:57:10   3817] addCustomLine AAA 282.200 873.100 303.800 873.100
[03/14 23:57:10   3817] addCustomLine AAA 282.200 894.700 303.800 894.700
[03/14 23:57:10   3817] addCustomLine AAA 303.800 873.100 303.800 894.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_, Center Move (292.600,891.100)->(293.800,880.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 281.800 880.300 281.800 901.900
[03/14 23:57:10   3817] addCustomLine AAA 281.800 880.300 303.400 880.300
[03/14 23:57:10   3817] addCustomLine AAA 281.800 901.900 303.400 901.900
[03/14 23:57:10   3817] addCustomLine AAA 303.400 880.300 303.400 901.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_, Center Move (301.800,891.100)->(304.000,880.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 291.000 880.300 291.000 901.900
[03/14 23:57:10   3817] addCustomLine AAA 291.000 880.300 312.600 880.300
[03/14 23:57:10   3817] addCustomLine AAA 291.000 901.900 312.600 901.900
[03/14 23:57:10   3817] addCustomLine AAA 312.600 880.300 312.600 901.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_, Center Move (292.200,885.700)->(294.400,874.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 281.400 874.900 281.400 896.500
[03/14 23:57:10   3817] addCustomLine AAA 281.400 874.900 303.000 874.900
[03/14 23:57:10   3817] addCustomLine AAA 281.400 896.500 303.000 896.500
[03/14 23:57:10   3817] addCustomLine AAA 303.000 874.900 303.000 896.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_, Center Move (293.600,878.500)->(294.000,867.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 282.800 867.700 282.800 889.300
[03/14 23:57:10   3817] addCustomLine AAA 282.800 867.700 304.400 867.700
[03/14 23:57:10   3817] addCustomLine AAA 282.800 889.300 304.400 889.300
[03/14 23:57:10   3817] addCustomLine AAA 304.400 867.700 304.400 889.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_126_, Center Move (428.400,752.500)->(417.600,748.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 417.600 741.700 417.600 763.300
[03/14 23:57:10   3817] addCustomLine AAA 417.600 741.700 439.200 741.700
[03/14 23:57:10   3817] addCustomLine AAA 417.600 763.300 439.200 763.300
[03/14 23:57:10   3817] addCustomLine AAA 439.200 741.700 439.200 763.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_125_, Center Move (434.700,743.500)->(423.900,741.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 423.900 732.700 423.900 754.300
[03/14 23:57:10   3817] addCustomLine AAA 423.900 732.700 445.500 732.700
[03/14 23:57:10   3817] addCustomLine AAA 423.900 754.300 445.500 754.300
[03/14 23:57:10   3817] addCustomLine AAA 445.500 732.700 445.500 754.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_123_, Center Move (432.300,759.700)->(421.500,756.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 421.500 748.900 421.500 770.500
[03/14 23:57:10   3817] addCustomLine AAA 421.500 748.900 443.100 748.900
[03/14 23:57:10   3817] addCustomLine AAA 421.500 770.500 443.100 770.500
[03/14 23:57:10   3817] addCustomLine AAA 443.100 748.900 443.100 770.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_111_, Center Move (443.100,761.500)->(434.100,750.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 432.300 750.700 432.300 772.300
[03/14 23:57:10   3817] addCustomLine AAA 432.300 750.700 453.900 750.700
[03/14 23:57:10   3817] addCustomLine AAA 432.300 772.300 453.900 772.300
[03/14 23:57:10   3817] addCustomLine AAA 453.900 750.700 453.900 772.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_, Center Move (445.600,741.700)->(434.800,736.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 434.800 730.900 434.800 752.500
[03/14 23:57:10   3817] addCustomLine AAA 434.800 730.900 456.400 730.900
[03/14 23:57:10   3817] addCustomLine AAA 434.800 752.500 456.400 752.500
[03/14 23:57:10   3817] addCustomLine AAA 456.400 730.900 456.400 752.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_109_, Center Move (446.900,745.300)->(439.300,734.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 436.100 734.500 436.100 756.100
[03/14 23:57:10   3817] addCustomLine AAA 436.100 734.500 457.700 734.500
[03/14 23:57:10   3817] addCustomLine AAA 436.100 756.100 457.700 756.100
[03/14 23:57:10   3817] addCustomLine AAA 457.700 734.500 457.700 756.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_108_, Center Move (447.000,739.900)->(436.200,730.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 436.200 729.100 436.200 750.700
[03/14 23:57:10   3817] addCustomLine AAA 436.200 729.100 457.800 729.100
[03/14 23:57:10   3817] addCustomLine AAA 436.200 750.700 457.800 750.700
[03/14 23:57:10   3817] addCustomLine AAA 457.800 729.100 457.800 750.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_106_, Center Move (446.100,756.100)->(435.300,747.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 435.300 745.300 435.300 766.900
[03/14 23:57:10   3817] addCustomLine AAA 435.300 745.300 456.900 745.300
[03/14 23:57:10   3817] addCustomLine AAA 435.300 766.900 456.900 766.900
[03/14 23:57:10   3817] addCustomLine AAA 456.900 745.300 456.900 766.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_102_, Center Move (310.900,648.100)->(321.700,649.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 300.100 637.300 300.100 658.900
[03/14 23:57:10   3817] addCustomLine AAA 300.100 637.300 321.700 637.300
[03/14 23:57:10   3817] addCustomLine AAA 300.100 658.900 321.700 658.900
[03/14 23:57:10   3817] addCustomLine AAA 321.700 637.300 321.700 658.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_98_, Center Move (302.200,646.300)->(313.000,653.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 291.400 635.500 291.400 657.100
[03/14 23:57:10   3817] addCustomLine AAA 291.400 635.500 313.000 635.500
[03/14 23:57:10   3817] addCustomLine AAA 291.400 657.100 313.000 657.100
[03/14 23:57:10   3817] addCustomLine AAA 313.000 635.500 313.000 657.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_94_, Center Move (439.500,775.900)->(428.700,765.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 428.700 765.100 428.700 786.700
[03/14 23:57:10   3817] addCustomLine AAA 428.700 765.100 450.300 765.100
[03/14 23:57:10   3817] addCustomLine AAA 428.700 786.700 450.300 786.700
[03/14 23:57:10   3817] addCustomLine AAA 450.300 765.100 450.300 786.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_91_, Center Move (427.300,766.900)->(416.500,765.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 416.500 756.100 416.500 777.700
[03/14 23:57:10   3817] addCustomLine AAA 416.500 756.100 438.100 756.100
[03/14 23:57:10   3817] addCustomLine AAA 416.500 777.700 438.100 777.700
[03/14 23:57:10   3817] addCustomLine AAA 438.100 756.100 438.100 777.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_90_, Center Move (438.500,770.500)->(427.700,759.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 427.700 759.700 427.700 781.300
[03/14 23:57:10   3817] addCustomLine AAA 427.700 759.700 449.300 759.700
[03/14 23:57:10   3817] addCustomLine AAA 427.700 781.300 449.300 781.300
[03/14 23:57:10   3817] addCustomLine AAA 449.300 759.700 449.300 781.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_, Center Move (279.900,667.900)->(285.700,678.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 269.100 657.100 269.100 678.700
[03/14 23:57:10   3817] addCustomLine AAA 269.100 657.100 290.700 657.100
[03/14 23:57:10   3817] addCustomLine AAA 269.100 678.700 290.700 678.700
[03/14 23:57:10   3817] addCustomLine AAA 290.700 657.100 290.700 678.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_, Center Move (279.400,671.500)->(283.400,682.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 268.600 660.700 268.600 682.300
[03/14 23:57:10   3817] addCustomLine AAA 268.600 660.700 290.200 660.700
[03/14 23:57:10   3817] addCustomLine AAA 268.600 682.300 290.200 682.300
[03/14 23:57:10   3817] addCustomLine AAA 290.200 660.700 290.200 682.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_, Center Move (282.600,662.500)->(285.400,673.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 271.800 651.700 271.800 673.300
[03/14 23:57:10   3817] addCustomLine AAA 271.800 651.700 293.400 651.700
[03/14 23:57:10   3817] addCustomLine AAA 271.800 673.300 293.400 673.300
[03/14 23:57:10   3817] addCustomLine AAA 293.400 651.700 293.400 673.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_, Center Move (404.900,757.900)->(394.100,756.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 394.100 747.100 394.100 768.700
[03/14 23:57:10   3817] addCustomLine AAA 394.100 747.100 415.700 747.100
[03/14 23:57:10   3817] addCustomLine AAA 394.100 768.700 415.700 768.700
[03/14 23:57:10   3817] addCustomLine AAA 415.700 747.100 415.700 768.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_, Center Move (295.800,766.900)->(306.600,763.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 285.000 756.100 285.000 777.700
[03/14 23:57:10   3817] addCustomLine AAA 285.000 756.100 306.600 756.100
[03/14 23:57:10   3817] addCustomLine AAA 285.000 777.700 306.600 777.700
[03/14 23:57:10   3817] addCustomLine AAA 306.600 756.100 306.600 777.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_, Center Move (409.900,774.100)->(399.100,768.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 399.100 763.300 399.100 784.900
[03/14 23:57:10   3817] addCustomLine AAA 399.100 763.300 420.700 763.300
[03/14 23:57:10   3817] addCustomLine AAA 399.100 784.900 420.700 784.900
[03/14 23:57:10   3817] addCustomLine AAA 420.700 763.300 420.700 784.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_, Center Move (409.400,770.500)->(398.600,763.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 398.600 759.700 398.600 781.300
[03/14 23:57:10   3817] addCustomLine AAA 398.600 759.700 420.200 759.700
[03/14 23:57:10   3817] addCustomLine AAA 398.600 781.300 420.200 781.300
[03/14 23:57:10   3817] addCustomLine AAA 420.200 759.700 420.200 781.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_, Center Move (406.900,777.700)->(396.100,774.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 396.100 766.900 396.100 788.500
[03/14 23:57:10   3817] addCustomLine AAA 396.100 766.900 417.700 766.900
[03/14 23:57:10   3817] addCustomLine AAA 396.100 788.500 417.700 788.500
[03/14 23:57:10   3817] addCustomLine AAA 417.700 766.900 417.700 788.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_, Center Move (404.800,761.500)->(394.000,756.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 394.000 750.700 394.000 772.300
[03/14 23:57:10   3817] addCustomLine AAA 394.000 750.700 415.600 750.700
[03/14 23:57:10   3817] addCustomLine AAA 394.000 772.300 415.600 772.300
[03/14 23:57:10   3817] addCustomLine AAA 415.600 750.700 415.600 772.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_, Center Move (416.900,765.100)->(406.100,761.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 406.100 754.300 406.100 775.900
[03/14 23:57:10   3817] addCustomLine AAA 406.100 754.300 427.700 754.300
[03/14 23:57:10   3817] addCustomLine AAA 406.100 775.900 427.700 775.900
[03/14 23:57:10   3817] addCustomLine AAA 427.700 754.300 427.700 775.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_, Center Move (428.600,783.100)->(417.800,772.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 417.800 772.300 417.800 793.900
[03/14 23:57:10   3817] addCustomLine AAA 417.800 772.300 439.400 772.300
[03/14 23:57:10   3817] addCustomLine AAA 417.800 793.900 439.400 793.900
[03/14 23:57:10   3817] addCustomLine AAA 439.400 772.300 439.400 793.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_, Center Move (417.500,777.700)->(406.700,774.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 406.700 766.900 406.700 788.500
[03/14 23:57:10   3817] addCustomLine AAA 406.700 766.900 428.300 766.900
[03/14 23:57:10   3817] addCustomLine AAA 406.700 788.500 428.300 788.500
[03/14 23:57:10   3817] addCustomLine AAA 428.300 766.900 428.300 788.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_, Center Move (425.900,770.500)->(415.100,766.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 415.100 759.700 415.100 781.300
[03/14 23:57:10   3817] addCustomLine AAA 415.100 759.700 436.700 759.700
[03/14 23:57:10   3817] addCustomLine AAA 415.100 781.300 436.700 781.300
[03/14 23:57:10   3817] addCustomLine AAA 436.700 759.700 436.700 781.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_127_, Center Move (428.800,756.100)->(418.000,750.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 418.000 745.300 418.000 766.900
[03/14 23:57:10   3817] addCustomLine AAA 418.000 745.300 439.600 745.300
[03/14 23:57:10   3817] addCustomLine AAA 418.000 766.900 439.600 766.900
[03/14 23:57:10   3817] addCustomLine AAA 439.600 745.300 439.600 766.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_126_, Center Move (433.400,754.300)->(422.600,750.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 422.600 743.500 422.600 765.100
[03/14 23:57:10   3817] addCustomLine AAA 422.600 743.500 444.200 743.500
[03/14 23:57:10   3817] addCustomLine AAA 422.600 765.100 444.200 765.100
[03/14 23:57:10   3817] addCustomLine AAA 444.200 743.500 444.200 765.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_, Center Move (433.600,765.100)->(422.800,754.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 422.800 754.300 422.800 775.900
[03/14 23:57:10   3817] addCustomLine AAA 422.800 754.300 444.400 754.300
[03/14 23:57:10   3817] addCustomLine AAA 422.800 775.900 444.400 775.900
[03/14 23:57:10   3817] addCustomLine AAA 444.400 754.300 444.400 775.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_, Center Move (436.800,752.500)->(426.000,747.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 426.000 741.700 426.000 763.300
[03/14 23:57:10   3817] addCustomLine AAA 426.000 741.700 447.600 741.700
[03/14 23:57:10   3817] addCustomLine AAA 426.000 763.300 447.600 763.300
[03/14 23:57:10   3817] addCustomLine AAA 447.600 741.700 447.600 763.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_, Center Move (433.100,757.900)->(422.300,752.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 422.300 747.100 422.300 768.700
[03/14 23:57:10   3817] addCustomLine AAA 422.300 747.100 443.900 747.100
[03/14 23:57:10   3817] addCustomLine AAA 422.300 768.700 443.900 768.700
[03/14 23:57:10   3817] addCustomLine AAA 443.900 747.100 443.900 768.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_111_, Center Move (440.400,748.900)->(429.600,745.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 429.600 738.100 429.600 759.700
[03/14 23:57:10   3817] addCustomLine AAA 429.600 738.100 451.200 738.100
[03/14 23:57:10   3817] addCustomLine AAA 429.600 759.700 451.200 759.700
[03/14 23:57:10   3817] addCustomLine AAA 451.200 738.100 451.200 759.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_110_, Center Move (450.800,741.700)->(440.000,732.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 440.000 730.900 440.000 752.500
[03/14 23:57:10   3817] addCustomLine AAA 440.000 730.900 461.600 730.900
[03/14 23:57:10   3817] addCustomLine AAA 440.000 752.500 461.600 752.500
[03/14 23:57:10   3817] addCustomLine AAA 461.600 730.900 461.600 752.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_, Center Move (448.400,750.700)->(437.600,739.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 437.600 739.900 437.600 761.500
[03/14 23:57:10   3817] addCustomLine AAA 437.600 739.900 459.200 739.900
[03/14 23:57:10   3817] addCustomLine AAA 437.600 761.500 459.200 761.500
[03/14 23:57:10   3817] addCustomLine AAA 459.200 739.900 459.200 761.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_108_, Center Move (451.800,738.100)->(441.000,730.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 441.000 727.300 441.000 748.900
[03/14 23:57:10   3817] addCustomLine AAA 441.000 727.300 462.600 727.300
[03/14 23:57:10   3817] addCustomLine AAA 441.000 748.900 462.600 748.900
[03/14 23:57:10   3817] addCustomLine AAA 462.600 727.300 462.600 748.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_107_, Center Move (449.200,748.900)->(438.400,738.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 438.400 738.100 438.400 759.700
[03/14 23:57:10   3817] addCustomLine AAA 438.400 738.100 460.000 738.100
[03/14 23:57:10   3817] addCustomLine AAA 438.400 759.700 460.000 759.700
[03/14 23:57:10   3817] addCustomLine AAA 460.000 738.100 460.000 759.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_, Center Move (446.000,752.500)->(435.200,745.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 435.200 741.700 435.200 763.300
[03/14 23:57:10   3817] addCustomLine AAA 435.200 741.700 456.800 741.700
[03/14 23:57:10   3817] addCustomLine AAA 435.200 763.300 456.800 763.300
[03/14 23:57:10   3817] addCustomLine AAA 456.800 741.700 456.800 763.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_, Center Move (449.200,743.500)->(438.400,736.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 438.400 732.700 438.400 754.300
[03/14 23:57:10   3817] addCustomLine AAA 438.400 732.700 460.000 732.700
[03/14 23:57:10   3817] addCustomLine AAA 438.400 754.300 460.000 754.300
[03/14 23:57:10   3817] addCustomLine AAA 460.000 732.700 460.000 754.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_94_, Center Move (431.800,777.700)->(421.000,766.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 421.000 766.900 421.000 788.500
[03/14 23:57:10   3817] addCustomLine AAA 421.000 766.900 442.600 766.900
[03/14 23:57:10   3817] addCustomLine AAA 421.000 788.500 442.600 788.500
[03/14 23:57:10   3817] addCustomLine AAA 442.600 766.900 442.600 788.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_, Center Move (283.200,685.900)->(286.000,696.700). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 272.400 675.100 272.400 696.700
[03/14 23:57:10   3817] addCustomLine AAA 272.400 675.100 294.000 675.100
[03/14 23:57:10   3817] addCustomLine AAA 272.400 696.700 294.000 696.700
[03/14 23:57:10   3817] addCustomLine AAA 294.000 675.100 294.000 696.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_, Center Move (402.600,763.300)->(391.800,757.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 391.800 752.500 391.800 774.100
[03/14 23:57:10   3817] addCustomLine AAA 391.800 752.500 413.400 752.500
[03/14 23:57:10   3817] addCustomLine AAA 391.800 774.100 413.400 774.100
[03/14 23:57:10   3817] addCustomLine AAA 413.400 752.500 413.400 774.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_, Center Move (400.800,775.900)->(390.000,772.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 390.000 765.100 390.000 786.700
[03/14 23:57:10   3817] addCustomLine AAA 390.000 765.100 411.600 765.100
[03/14 23:57:10   3817] addCustomLine AAA 390.000 786.700 411.600 786.700
[03/14 23:57:10   3817] addCustomLine AAA 411.600 765.100 411.600 786.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_, Center Move (411.600,756.100)->(406.200,745.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 400.800 745.300 400.800 766.900
[03/14 23:57:10   3817] addCustomLine AAA 400.800 745.300 422.400 745.300
[03/14 23:57:10   3817] addCustomLine AAA 400.800 766.900 422.400 766.900
[03/14 23:57:10   3817] addCustomLine AAA 422.400 745.300 422.400 766.900
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_, Center Move (411.800,777.700)->(401.000,772.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 401.000 766.900 401.000 788.500
[03/14 23:57:10   3817] addCustomLine AAA 401.000 766.900 422.600 766.900
[03/14 23:57:10   3817] addCustomLine AAA 401.000 788.500 422.600 788.500
[03/14 23:57:10   3817] addCustomLine AAA 422.600 766.900 422.600 788.500
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_, Center Move (412.200,779.500)->(401.400,774.100). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 401.400 768.700 401.400 790.300
[03/14 23:57:10   3817] addCustomLine AAA 401.400 768.700 423.000 768.700
[03/14 23:57:10   3817] addCustomLine AAA 401.400 790.300 423.000 790.300
[03/14 23:57:10   3817] addCustomLine AAA 423.000 768.700 423.000 790.300
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_, Center Move (411.200,775.900)->(400.400,770.500). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 400.400 765.100 400.400 786.700
[03/14 23:57:10   3817] addCustomLine AAA 400.400 765.100 422.000 765.100
[03/14 23:57:10   3817] addCustomLine AAA 400.400 786.700 422.000 786.700
[03/14 23:57:10   3817] addCustomLine AAA 422.000 765.100 422.000 786.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_, Center Move (417.800,775.900)->(407.000,766.900). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 407.000 765.100 407.000 786.700
[03/14 23:57:10   3817] addCustomLine AAA 407.000 765.100 428.600 765.100
[03/14 23:57:10   3817] addCustomLine AAA 407.000 786.700 428.600 786.700
[03/14 23:57:10   3817] addCustomLine AAA 428.600 765.100 428.600 786.700
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_, Center Move (412.000,763.300)->(401.200,754.300). Limit box is: 
[03/14 23:57:10   3817] addCustomLine AAA 401.200 752.500 401.200 774.100
[03/14 23:57:10   3817] addCustomLine AAA 401.200 752.500 422.800 752.500
[03/14 23:57:10   3817] addCustomLine AAA 401.200 774.100 422.800 774.100
[03/14 23:57:10   3817] addCustomLine AAA 422.800 752.500 422.800 774.100
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/14 23:57:10   3817] Set place::cacheFPlanSiteMark to 0
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] *** Summary of all messages that are not suppressed in this session:
[03/14 23:57:10   3817] Severity  ID               Count  Summary                                  
[03/14 23:57:10   3817] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/14 23:57:10   3817] ERROR     IMPSP-2002          12  Density too high (%.1f%%), stopping deta...
[03/14 23:57:10   3817] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/14 23:57:10   3817] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/14 23:57:10   3817] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/14 23:57:10   3817] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/14 23:57:10   3817] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/14 23:57:10   3817] *** Message Summary: 21 warning(s), 12 error(s)
[03/14 23:57:10   3817] 
[03/14 23:57:10   3817] **ccopt_design ... cpu = 0:14:31, real = 0:14:45, mem = 1796.3M, totSessionCpu=1:03:37 **
[03/14 23:57:10   3817] <CMD> set_propagated_clock [all_clocks]
[03/14 23:57:10   3817] <CMD> optDesign -postCTS -hold
[03/14 23:57:10   3817] GigaOpt running with 1 threads.
[03/14 23:57:10   3817] Info: 1 threads available for lower-level modules during optimization.
[03/14 23:57:10   3817] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/14 23:57:10   3817] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/14 23:57:10   3817] -setupDynamicPowerViewAsDefaultView false
[03/14 23:57:10   3817]                                            # bool, default=false, private
[03/14 23:57:10   3817] #spOpts: N=65 
[03/14 23:57:10   3817] Core basic site is core
[03/14 23:57:11   3817] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:57:11   3818] #spOpts: N=65 mergeVia=F 
[03/14 23:57:11   3818] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/14 23:57:11   3818] 	Cell FILL1_LL, site bcore.
[03/14 23:57:11   3818] 	Cell FILL_NW_HH, site bcore.
[03/14 23:57:11   3818] 	Cell FILL_NW_LL, site bcore.
[03/14 23:57:11   3818] 	Cell GFILL, site gacore.
[03/14 23:57:11   3818] 	Cell GFILL10, site gacore.
[03/14 23:57:11   3818] 	Cell GFILL2, site gacore.
[03/14 23:57:11   3818] 	Cell GFILL3, site gacore.
[03/14 23:57:11   3818] 	Cell GFILL4, site gacore.
[03/14 23:57:11   3818] 	Cell LVLLHCD1, site bcore.
[03/14 23:57:11   3818] 	Cell LVLLHCD2, site bcore.
[03/14 23:57:11   3818] 	Cell LVLLHCD4, site bcore.
[03/14 23:57:11   3818] 	Cell LVLLHCD8, site bcore.
[03/14 23:57:11   3818] 	Cell LVLLHD1, site bcore.
[03/14 23:57:11   3818] 	Cell LVLLHD2, site bcore.
[03/14 23:57:11   3818] 	Cell LVLLHD4, site bcore.
[03/14 23:57:11   3818] 	Cell LVLLHD8, site bcore.
[03/14 23:57:11   3818] .
[03/14 23:57:13   3819] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1802.3M, totSessionCpu=1:03:40 **
[03/14 23:57:13   3819] *** Change effort level medium to high ***
[03/14 23:57:13   3819] *** optDesign -postCTS ***
[03/14 23:57:13   3819] DRC Margin: user margin 0.0
[03/14 23:57:13   3819] Hold Target Slack: user slack 0
[03/14 23:57:13   3819] Setup Target Slack: user slack 0;
[03/14 23:57:13   3819] setUsefulSkewMode -noEcoRoute
[03/14 23:57:13   3819] Start to check current routing status for nets...
[03/14 23:57:13   3819] Using hname+ instead name for net compare
[03/14 23:57:13   3820] All nets are already routed correctly.
[03/14 23:57:13   3820] End to check current routing status for nets (mem=1802.3M)
[03/14 23:57:13   3820] DEL0 does not have usable cells
[03/14 23:57:13   3820]  This may be because it is dont_use, or because it has no LEF.
[03/14 23:57:13   3820]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/14 23:57:13   3820] Type 'man IMPOPT-3080' for more detail.
[03/14 23:57:13   3820] *info: All cells identified as Buffer and Delay cells:
[03/14 23:57:13   3820] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/14 23:57:13   3820] *info: ------------------------------------------------------------------
[03/14 23:57:13   3820] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/14 23:57:13   3820] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:57:13   3820] #spOpts: N=65 mergeVia=F 
[03/14 23:57:13   3820] Core basic site is core
[03/14 23:57:13   3820] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 23:57:13   3820] GigaOpt Hold Optimizer is used
[03/14 23:57:14   3820] Include MVT Delays for Hold Opt
[03/14 23:57:14   3820] <optDesign CMD> fixhold  no -lvt Cells
[03/14 23:57:14   3820] **INFO: Num dontuse cells 397, Num usable cells 642
[03/14 23:57:14   3820] optDesignOneStep: Leakage Power Flow
[03/14 23:57:14   3820] **INFO: Num dontuse cells 397, Num usable cells 642
[03/14 23:57:14   3820] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:03:41 mem=1802.3M ***
[03/14 23:57:14   3820] Effort level <high> specified for reg2reg path_group
[03/14 23:57:16   3822] **INFO: Starting Blocking QThread with 1 CPU
[03/14 23:57:16   3822]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/14 23:57:16   3822] #################################################################################
[03/14 23:57:16   3822] # Design Stage: PreRoute
[03/14 23:57:16   3822] # Design Name: fullchip
[03/14 23:57:16   3822] # Design Mode: 65nm
[03/14 23:57:16   3822] # Analysis Mode: MMMC Non-OCV 
[03/14 23:57:16   3822] # Parasitics Mode: No SPEF/RCDB
[03/14 23:57:16   3822] # Signoff Settings: SI Off 
[03/14 23:57:16   3822] #################################################################################
[03/14 23:57:16   3822] AAE_INFO: 1 threads acquired from CTE.
[03/14 23:57:16   3822] Calculate delays in BcWc mode...
[03/14 23:57:16   3822] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/14 23:57:16   3822] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/14 23:57:16   3822] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:57:16   3822] End delay calculation. (MEM=0 CPU=0:00:07.7 REAL=0:00:07.0)
[03/14 23:57:16   3822] *** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 0.0M) ***
[03/14 23:57:16   3822] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:09.0 totSessionCpu=0:00:22.7 mem=0.0M)
[03/14 23:57:16   3822] 
[03/14 23:57:16   3822] Active hold views:
[03/14 23:57:16   3822]  BC_VIEW
[03/14 23:57:16   3822]   Dominating endpoints: 0
[03/14 23:57:16   3822]   Dominating TNS: -0.000
[03/14 23:57:16   3822] 
[03/14 23:57:16   3822] Done building cte hold timing graph (fixHold) cpu=0:00:11.8 real=0:00:11.0 totSessionCpu=0:00:22.8 mem=0.0M ***
[03/14 23:57:16   3822] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/14 23:57:16   3822] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/14 23:57:16   3822] Done building hold timer [17584 node(s), 21797 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.8 real=0:00:13.0 totSessionCpu=0:00:24.8 mem=0.0M ***
[03/14 23:57:30   3835]  
_______________________________________________________________________
[03/14 23:57:30   3835] Done building cte setup timing graph (fixHold) cpu=0:00:15.1 real=0:00:16.0 totSessionCpu=1:03:56 mem=1802.3M ***
[03/14 23:57:30   3835] ** Profile ** Start :  cpu=0:00:00.0, mem=1802.3M
[03/14 23:57:30   3836] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1810.3M
[03/14 23:57:31   3837] *info: category slack lower bound [L -26741.7] default
[03/14 23:57:31   3837] *info: category slack lower bound [H -26741.7] reg2reg 
[03/14 23:57:31   3837] --------------------------------------------------- 
[03/14 23:57:31   3837]    Setup Violation Summary with Target Slack (0.000 ns)
[03/14 23:57:31   3837] --------------------------------------------------- 
[03/14 23:57:31   3837]          WNS    reg2regWNS
[03/14 23:57:31   3837]   -26.742 ns    -26.742 ns
[03/14 23:57:31   3837] --------------------------------------------------- 
[03/14 23:57:31   3837] Restoring autoHoldViews:  BC_VIEW
[03/14 23:57:31   3837] ** Profile ** Start :  cpu=0:00:00.0, mem=1810.3M
[03/14 23:57:32   3837] ** Profile ** Other data :  cpu=0:00:00.3, mem=1810.3M
[03/14 23:57:32   3838] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1810.3M
[03/14 23:57:32   3838] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.742 | -26.742 |  0.086  |
|           TNS (ns):| -6730.6 | -6730.6 |  0.000  |
|    Violating Paths:|  2723   |  2723   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.066  | -0.066  |  0.000  |
|           TNS (ns):| -4.684  | -4.684  |  0.000  |
|    Violating Paths:|   163   |   163   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.018%
       (99.536% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/14 23:57:32   3838] Identified SBFF number: 199
[03/14 23:57:32   3838] Identified MBFF number: 0
[03/14 23:57:32   3838] Not identified SBFF number: 0
[03/14 23:57:32   3838] Not identified MBFF number: 0
[03/14 23:57:32   3838] Number of sequential cells which are not FFs: 104
[03/14 23:57:32   3838] 
[03/14 23:57:32   3838] Summary for sequential cells idenfication: 
[03/14 23:57:32   3838] Identified SBFF number: 199
[03/14 23:57:32   3838] Identified MBFF number: 0
[03/14 23:57:32   3838] Not identified SBFF number: 0
[03/14 23:57:32   3838] Not identified MBFF number: 0
[03/14 23:57:32   3838] Number of sequential cells which are not FFs: 104
[03/14 23:57:32   3838] 
[03/14 23:57:33   3839] 
[03/14 23:57:33   3839] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/14 23:57:33   3839] *Info: worst delay setup view: WC_VIEW
[03/14 23:57:33   3839] Footprint list for hold buffering (delay unit: ps)
[03/14 23:57:33   3839] =================================================================
[03/14 23:57:33   3839] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/14 23:57:33   3839] ------------------------------------------------------------------
[03/14 23:57:33   3839] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/14 23:57:33   3839] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/14 23:57:33   3839] =================================================================
[03/14 23:57:34   3840] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1802.3M, totSessionCpu=1:04:01 **
[03/14 23:57:34   3840] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/14 23:57:34   3840] *info: Run optDesign holdfix with 1 thread.
[03/14 23:57:35   3840] Info: 98 nets with fixed/cover wires excluded.
[03/14 23:57:35   3840] Info: 225 clock nets excluded from IPO operation.
[03/14 23:57:35   3841] --------------------------------------------------- 
[03/14 23:57:35   3841]    Hold Timing Summary  - Initial 
[03/14 23:57:35   3841] --------------------------------------------------- 
[03/14 23:57:35   3841]  Target slack: 0.000 ns
[03/14 23:57:35   3841] View: BC_VIEW 
[03/14 23:57:35   3841] 	WNS: -0.066 
[03/14 23:57:35   3841] 	TNS: -4.685 
[03/14 23:57:35   3841] 	VP: 163 
[03/14 23:57:35   3841] 	Worst hold path end point: core_instance/sfp_instance/fifo_inst_int/q2_reg_23_/D 
[03/14 23:57:35   3841] --------------------------------------------------- 
[03/14 23:57:35   3841]    Setup Timing Summary  - Initial 
[03/14 23:57:35   3841] --------------------------------------------------- 
[03/14 23:57:35   3841]  Target slack: 0.000 ns
[03/14 23:57:35   3841] View: WC_VIEW 
[03/14 23:57:35   3841] 	WNS: -26.742 
[03/14 23:57:35   3841] 	TNS: -6730.649 
[03/14 23:57:35   3841] 	VP: 2723 
[03/14 23:57:35   3841] 	Worst setup path end point:core_instance/sfp_instance/sfp_out_sign4_reg_18_/D 
[03/14 23:57:35   3841] --------------------------------------------------- 
[03/14 23:57:35   3841] PhyDesignGrid: maxLocalDensity 0.98
[03/14 23:57:35   3841] #spOpts: N=65 mergeVia=F 
[03/14 23:57:35   3841] 
[03/14 23:57:35   3841] *** Starting Core Fixing (fixHold) cpu=0:00:20.9 real=0:00:21.0 totSessionCpu=1:04:02 mem=2035.2M density=99.536% ***
[03/14 23:57:35   3841] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/14 23:57:36   3842] 
[03/14 23:57:36   3842] Phase I ......
[03/14 23:57:36   3842] *info: Multithread Hold Batch Commit is enabled
[03/14 23:57:36   3842] *info: Levelized Batch Commit is enabled
[03/14 23:57:36   3842] Executing transform: ECO Safe Resize
[03/14 23:57:36   3842] Worst hold path end point:
[03/14 23:57:36   3842]   core_instance/sfp_instance/fifo_inst_int/q2_reg_23_/D
[03/14 23:57:36   3842]     net: core_instance/sfp_instance/sum_q[23] (nrTerm=17)
[03/14 23:57:36   3842] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/14 23:57:36   3842] ===========================================================================================
[03/14 23:57:36   3842]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/14 23:57:36   3842] ------------------------------------------------------------------------------------------
[03/14 23:57:36   3842]  Hold WNS :      -0.0661
[03/14 23:57:36   3842]       TNS :      -4.6851
[03/14 23:57:36   3842]       #VP :          163
[03/14 23:57:36   3842]   Density :      99.536%
[03/14 23:57:36   3842] ------------------------------------------------------------------------------------------
[03/14 23:57:36   3842]  cpu=0:00:21.4 real=0:00:22.0 totSessionCpu=1:04:02 mem=2035.2M
[03/14 23:57:36   3842] ===========================================================================================
[03/14 23:57:36   3842] 
[03/14 23:57:36   3842] Executing transform: AddBuffer + LegalResize
[03/14 23:57:36   3842] Worst hold path end point:
[03/14 23:57:36   3842]   core_instance/sfp_instance/fifo_inst_int/q2_reg_23_/D
[03/14 23:57:36   3842]     net: core_instance/sfp_instance/sum_q[23] (nrTerm=17)
[03/14 23:57:36   3842] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/14 23:57:36   3842] ===========================================================================================
[03/14 23:57:36   3842]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/14 23:57:36   3842] ------------------------------------------------------------------------------------------
[03/14 23:57:36   3842]  Hold WNS :      -0.0661
[03/14 23:57:36   3842]       TNS :      -4.6851
[03/14 23:57:36   3842]       #VP :          163
[03/14 23:57:36   3842]   Density :      99.536%
[03/14 23:57:36   3842] ------------------------------------------------------------------------------------------
[03/14 23:57:36   3842]  cpu=0:00:21.6 real=0:00:22.0 totSessionCpu=1:04:02 mem=2035.2M
[03/14 23:57:36   3842] ===========================================================================================
[03/14 23:57:36   3842] 
[03/14 23:57:36   3842] --------------------------------------------------- 
[03/14 23:57:36   3842]    Hold Timing Summary  - Phase I 
[03/14 23:57:36   3842] --------------------------------------------------- 
[03/14 23:57:36   3842]  Target slack: 0.000 ns
[03/14 23:57:36   3842] View: BC_VIEW 
[03/14 23:57:36   3842] 	WNS: -0.066 
[03/14 23:57:36   3842] 	TNS: -4.685 
[03/14 23:57:36   3842] 	VP: 163 
[03/14 23:57:36   3842] 	Worst hold path end point: core_instance/sfp_instance/fifo_inst_int/q2_reg_23_/D 
[03/14 23:57:36   3842] --------------------------------------------------- 
[03/14 23:57:36   3842]    Setup Timing Summary  - Phase I 
[03/14 23:57:36   3842] --------------------------------------------------- 
[03/14 23:57:36   3842]  Target slack: 0.000 ns
[03/14 23:57:36   3842] View: WC_VIEW 
[03/14 23:57:36   3842] 	WNS: -26.742 
[03/14 23:57:36   3842] 	TNS: -6730.649 
[03/14 23:57:36   3842] 	VP: 2723 
[03/14 23:57:36   3842] 	Worst setup path end point:core_instance/sfp_instance/sfp_out_sign4_reg_18_/D 
[03/14 23:57:36   3842] --------------------------------------------------- 
[03/14 23:57:36   3842] 
[03/14 23:57:36   3842] *** Finished Core Fixing (fixHold) cpu=0:00:21.8 real=0:00:22.0 totSessionCpu=1:04:03 mem=2035.2M density=99.536% ***
[03/14 23:57:36   3842] *info:
[03/14 23:57:36   3842] 
[03/14 23:57:36   3842] 
[03/14 23:57:36   3842] =======================================================================
[03/14 23:57:36   3842]                 Reasons for remaining hold violations
[03/14 23:57:36   3842] =======================================================================
[03/14 23:57:36   3842] *info: Total 317 net(s) have violated hold timing slacks.
[03/14 23:57:36   3842] 
[03/14 23:57:36   3842] Buffering failure reasons
[03/14 23:57:36   3842] ------------------------------------------------
[03/14 23:57:36   3842] *info:   317 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[23]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[21]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[20]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[19]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[18]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[16]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[15]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n99
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n85
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n77
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n75
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n73
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n71
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n67
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6682
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6681
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6678
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6677
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6674
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6673
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6670
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6669
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6666
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6665
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6662
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6661
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6654
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6653
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n63
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n58
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5678
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5677
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5675
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5661
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5660
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5645
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5644
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5637
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5636
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5629
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5628
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5621
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5620
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n56
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n55
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n54
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n53
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n52
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n51
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4652
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4651
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4596
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4593
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4589
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4585
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4582
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n370
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n367
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n3592
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n3591
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n3569
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2631
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2630
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2628
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2620
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2619
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2612
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2611
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2608
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2607
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2606
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2604
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2603
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2600
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2599
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2598
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2596
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2595
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2592
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2591
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2590
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2588
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2587
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2584
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2583
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2582
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2580
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2579
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2578
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2576
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2575
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2564
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2561
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2557
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2553
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2550
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n142
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n141
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n140
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n139
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n136
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n135
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n134
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n133
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n132
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n131
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n130
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n129
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n128
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n127
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n125
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n123
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n120
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n115
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n102
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n101
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n100
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_wr
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/wr_ptr[3]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/wr_ptr[0]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n98
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n96
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n84
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n82
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n81
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n79
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n77
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n65
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n64
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n63
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n62
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n60
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n217
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n187
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n185
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n184
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n183
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n182
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n180
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n168
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n166
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n163
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n151
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n150
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n15
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n149
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n133
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n131
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n118
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n116
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n115
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n114
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n111
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n110
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n11
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n101
[03/14 23:57:36   3842] 	core_instance/sfp_instance/abs[99]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN954_fifo_out_39_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN953_fifo_out_39_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN7661_n5677
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN6785_fifo_out_79_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN6539_fifo_out_79_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN6537_fifo_out_79_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN6535_fifo_out_79_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN6514_fifo_out_119_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN6510_fifo_out_119_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN5377_fifo_out_99_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN5374_fifo_out_99_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN5372_fifo_out_99_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN5348_fifo_out_59_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN4362_fifo_out_97_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN3136_fifo_out_39_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN3100_fifo_out_39_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8680_n2580
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8675_n6682
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8674_n5629
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8661_n2584
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8660_n2588
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8650_n3592
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8647_n5637
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8537_n2612
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8432_n5645
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8162_n2620
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8159_n2604
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8138_n2606
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8120_n2608
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8085_n2598
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8022_n2590
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8019_n2582
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN7987_n2578
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN7980_n2600
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN7977_n4652
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN7771_n5661
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN7767_n5678
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN7491_n2576
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[3]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[2]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q2[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q15[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q10[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_OFN3114_rd_ptr_3_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN5913_rd_ptr_2_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/rd_ptr[3]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q9[18]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q8[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q4[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[18]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[18]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[18]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_2[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_OFN3950_rd_ptr_3_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN3949_rd_ptr_3_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/wr_ptr[0]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/q7[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/q6[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/q4[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n53
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n51
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n49
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n48
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n45
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n420
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n419
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n414
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n413
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n306
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n303
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n302
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n301
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n300
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n299
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n298
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n297
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n296
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n295
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n277
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n276
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n275
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n274
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n273
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n272
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n271
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n270
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n269
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n260
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n257
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n256
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n255
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n254
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n253
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n252
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n251
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n250
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n249
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n234
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n231
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_3[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_2[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3038_n419
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3037_n413
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3035_n420
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3034_n414
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[3]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q9[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q8[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_OFN1022_rd_ptr_3_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN3173_rd_ptr_3_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr[2]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr[1]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr[0]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[3]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[2]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n47
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n29
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n249
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n245
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n242
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n225
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n22
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN3532_rd_ptr_3_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN3508_rd_ptr_2_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN3054_n47
[03/14 23:57:36   3842] 	core_instance/fifo_wr[3]
[03/14 23:57:36   3842] 	core_instance/fifo_wr[1]
[03/14 23:57:36   3842] 	core_instance/fifo_out[99]
[03/14 23:57:36   3842] 	core_instance/fifo_out[98]
[03/14 23:57:36   3842] 	core_instance/fifo_out[97]
[03/14 23:57:36   3842] 	core_instance/fifo_out[96]
[03/14 23:57:36   3842] 	core_instance/fifo_out[79]
[03/14 23:57:36   3842] 	core_instance/fifo_out[59]
[03/14 23:57:36   3842] 	core_instance/fifo_out[39]
[03/14 23:57:36   3842] 	core_instance/fifo_out[119]
[03/14 23:57:36   3842] 	core_instance/FE_OFN6509_fifo_out_119_
[03/14 23:57:36   3842] 	core_instance/FE_OFN5370_fifo_out_99_
[03/14 23:57:36   3842] 	core_instance/FE_OFN5028_fifo_wr_1_
[03/14 23:57:36   3842] 
[03/14 23:57:36   3842] 
[03/14 23:57:36   3842] Resizing failure reasons
[03/14 23:57:36   3842] ------------------------------------------------
[03/14 23:57:36   3842] *info:   317 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[23]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[21]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[20]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[19]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[18]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[16]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/sum_q[15]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n99
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n85
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n77
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n75
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n73
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n71
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n67
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6682
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6681
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6678
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6677
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6674
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6673
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6670
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6669
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6666
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6665
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6662
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6661
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6654
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n6653
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n63
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n58
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5678
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5677
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5675
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5661
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5660
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5645
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5644
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5637
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5636
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5629
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5628
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5621
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n5620
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n56
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n55
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n54
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n53
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n52
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n51
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4652
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4651
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4596
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4593
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4589
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4585
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n4582
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n370
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n367
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n3592
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n3591
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n3569
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2631
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2630
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2628
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2620
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2619
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2612
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2611
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2608
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2607
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2606
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2604
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2603
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2600
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2599
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2598
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2596
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2595
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2592
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2591
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2590
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2588
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2587
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2584
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2583
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2582
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2580
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2579
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2578
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2576
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2575
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2564
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2561
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2557
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2553
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n2550
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n142
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n141
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n140
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n139
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n136
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n135
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n134
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n133
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n132
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n131
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n130
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n129
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n128
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n127
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n125
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n123
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n120
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n115
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n102
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n101
[03/14 23:57:36   3842] 	core_instance/sfp_instance/n100
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_wr
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/wr_ptr[3]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/wr_ptr[0]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n98
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n96
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n84
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n82
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n81
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n79
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n77
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n65
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n64
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n63
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n62
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n60
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n217
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n187
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n185
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n184
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n183
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n182
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n180
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n168
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n166
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n163
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n151
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n150
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n15
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n149
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n133
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n131
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n118
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n116
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n115
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n114
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n111
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n110
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n11
[03/14 23:57:36   3842] 	core_instance/sfp_instance/fifo_inst_int/n101
[03/14 23:57:36   3842] 	core_instance/sfp_instance/abs[99]
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN954_fifo_out_39_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN953_fifo_out_39_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN7661_n5677
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN6785_fifo_out_79_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN6539_fifo_out_79_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN6537_fifo_out_79_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN6535_fifo_out_79_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN6514_fifo_out_119_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN6510_fifo_out_119_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN5377_fifo_out_99_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN5374_fifo_out_99_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN5372_fifo_out_99_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN5348_fifo_out_59_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN4362_fifo_out_97_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN3136_fifo_out_39_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OFN3100_fifo_out_39_
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8680_n2580
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8675_n6682
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8674_n5629
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8661_n2584
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8660_n2588
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8650_n3592
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8647_n5637
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8537_n2612
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8432_n5645
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8162_n2620
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8159_n2604
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8138_n2606
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8120_n2608
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8085_n2598
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8022_n2590
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN8019_n2582
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN7987_n2578
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN7980_n2600
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN7977_n4652
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN7771_n5661
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN7767_n5678
[03/14 23:57:36   3842] 	core_instance/sfp_instance/FE_OCPN7491_n2576
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[3]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[2]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q2[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q15[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q10[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_OFN3114_rd_ptr_3_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN5913_rd_ptr_2_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/rd_ptr[3]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q9[18]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q8[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q4[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[18]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[18]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[18]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_2[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_OFN3950_rd_ptr_3_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN3949_rd_ptr_3_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/wr_ptr[0]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/q7[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/q6[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/q4[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n53
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n51
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n49
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n48
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n45
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n420
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n419
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n414
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n413
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n306
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n303
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n302
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n301
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n300
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n299
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n298
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n297
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n296
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n295
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n277
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n276
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n275
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n274
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n273
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n272
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n271
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n270
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n269
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n260
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n257
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n256
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n255
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n254
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n253
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n252
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n251
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n250
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n249
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n234
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n231
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_3[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_2[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3038_n419
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3037_n413
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3035_n420
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3034_n414
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[3]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q9[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q8[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_OFN1022_rd_ptr_3_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN3173_rd_ptr_3_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr[2]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr[1]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr[0]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[3]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[2]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n47
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n29
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n249
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n245
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n242
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n225
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n22
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN3532_rd_ptr_3_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN3508_rd_ptr_2_
[03/14 23:57:36   3842] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN3054_n47
[03/14 23:57:36   3842] 	core_instance/fifo_wr[3]
[03/14 23:57:36   3842] 	core_instance/fifo_wr[1]
[03/14 23:57:36   3842] 	core_instance/fifo_out[99]
[03/14 23:57:36   3842] 	core_instance/fifo_out[98]
[03/14 23:57:36   3842] 	core_instance/fifo_out[97]
[03/14 23:57:36   3842] 	core_instance/fifo_out[96]
[03/14 23:57:36   3842] 	core_instance/fifo_out[79]
[03/14 23:57:36   3842] 	core_instance/fifo_out[59]
[03/14 23:57:36   3842] 	core_instance/fifo_out[39]
[03/14 23:57:36   3842] 	core_instance/fifo_out[119]
[03/14 23:57:36   3842] 	core_instance/FE_OFN6509_fifo_out_119_
[03/14 23:57:36   3842] 	core_instance/FE_OFN5370_fifo_out_99_
[03/14 23:57:36   3842] 	core_instance/FE_OFN5028_fifo_wr_1_
[03/14 23:57:36   3842] 
[03/14 23:57:36   3842] 
[03/14 23:57:36   3842] *info: net names were printed out to logv file
[03/14 23:57:36   3842] 
[03/14 23:57:36   3842] *** Finish Post CTS Hold Fixing (cpu=0:00:21.9 real=0:00:22.0 totSessionCpu=1:04:03 mem=2035.2M density=99.536%) ***
[03/14 23:57:37   3842] <optDesign CMD> Restore Using all VT Cells
[03/14 23:57:37   3842] Reported timing to dir ./timingReports
[03/14 23:57:37   3842] **optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1861.5M, totSessionCpu=1:04:03 **
[03/14 23:57:37   3842] ** Profile ** Start :  cpu=0:00:00.0, mem=1861.5M
[03/14 23:57:37   3843] ** Profile ** Other data :  cpu=0:00:00.3, mem=1861.5M
[03/14 23:57:37   3843] **INFO: Starting Blocking QThread with 1 CPU
[03/14 23:57:37   3843]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/14 23:57:37   3843] #################################################################################
[03/14 23:57:37   3843] # Design Stage: PreRoute
[03/14 23:57:37   3843] # Design Name: fullchip
[03/14 23:57:37   3843] # Design Mode: 65nm
[03/14 23:57:37   3843] # Analysis Mode: MMMC Non-OCV 
[03/14 23:57:37   3843] # Parasitics Mode: No SPEF/RCDB
[03/14 23:57:37   3843] # Signoff Settings: SI Off 
[03/14 23:57:37   3843] #################################################################################
[03/14 23:57:37   3843] AAE_INFO: 1 threads acquired from CTE.
[03/14 23:57:37   3843] Calculate delays in BcWc mode...
[03/14 23:57:37   3843] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/14 23:57:37   3843] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/14 23:57:37   3843] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/14 23:57:37   3843] End delay calculation. (MEM=0 CPU=0:00:07.5 REAL=0:00:07.0)
[03/14 23:57:37   3843] *** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 0.0M) ***
[03/14 23:57:37   3843] *** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:09.0 totSessionCpu=0:00:35.5 mem=0.0M)
[03/14 23:57:37   3843] ** Profile ** Overall slacks :  cpu=-1:0-3:0-7.-3, mem=0.0M
[03/14 23:57:37   3843] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/14 23:57:49   3854]  
_______________________________________________________________________
[03/14 23:57:49   3854] ** Profile ** Overall slacks :  cpu=0:00:11.3, mem=1871.5M
[03/14 23:57:52   3857] ** Profile ** Total reports :  cpu=0:00:02.7, mem=1863.5M
[03/14 23:57:53   3857] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1863.5M
[03/14 23:57:53   3857] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.742 | -26.742 |  0.086  |
|           TNS (ns):| -6730.6 | -6730.6 |  0.000  |
|    Violating Paths:|  2723   |  2723   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.066  | -0.066  |  0.000  |
|           TNS (ns):| -4.684  | -4.684  |  0.000  |
|    Violating Paths:|   163   |   163   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.018%
       (99.536% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1863.5M
[03/14 23:57:53   3858] *** Final Summary (holdfix) CPU=0:00:15.1, REAL=0:00:16.0, MEM=1863.5M
[03/14 23:57:53   3858] **optDesign ... cpu = 0:00:38, real = 0:00:40, mem = 1861.5M, totSessionCpu=1:04:18 **
[03/14 23:57:53   3858] *** Finished optDesign ***
[03/14 23:57:53   3858] 
[03/14 23:57:53   3858] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:39.7 real=0:00:41.6)
[03/14 23:57:53   3858] Info: pop threads available for lower-level modules during optimization.
[03/14 23:57:53   3858] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/14 23:57:53   3858] <CMD> saveDesign cts.enc
[03/14 23:57:53   3858] Writing Netlist "cts.enc.dat/fullchip.v.gz" ...
[03/14 23:57:53   3858] Saving AAE Data ...
[03/14 23:57:54   3858] Saving preference file cts.enc.dat/gui.pref.tcl ...
[03/14 23:57:54   3858] Saving mode setting ...
[03/14 23:57:54   3858] Saving global file ...
[03/14 23:57:54   3859] Saving floorplan file ...
[03/14 23:57:54   3859] Saving Drc markers ...
[03/14 23:57:54   3859] ... 70 markers are saved ...
[03/14 23:57:54   3859] ... 0 geometry drc markers are saved ...
[03/14 23:57:54   3859] ... 0 antenna drc markers are saved ...
[03/14 23:57:54   3859] Saving placement file ...
[03/14 23:57:55   3859] *** Completed savePlace (cpu=0:00:00.2 real=0:00:01.0 mem=1861.5M) ***
[03/14 23:57:55   3859] Saving route file ...
[03/14 23:57:56   3860] *** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=1861.5M) ***
[03/14 23:57:56   3860] Saving DEF file ...
[03/14 23:57:56   3860] Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
[03/14 23:57:56   3860] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/14 23:57:56   3860] 
[03/14 23:57:56   3860] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/14 23:57:56   3860] 
[03/14 23:57:56   3860] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/14 23:57:58   3861] Generated self-contained design cts.enc.dat
[03/14 23:57:58   3861] 
[03/14 23:57:58   3861] *** Summary of all messages that are not suppressed in this session:
[03/14 23:57:58   3861] Severity  ID               Count  Summary                                  
[03/14 23:57:58   3861] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/14 23:57:58   3861] ERROR     IMPOAX-142           2  %s                                       
[03/14 23:57:58   3861] *** Message Summary: 0 warning(s), 3 error(s)
[03/14 23:57:58   3861] 
[03/15 00:12:32   4027] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/15 00:12:32   4027] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/15 00:12:32   4027] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/15 00:12:32   4027] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/15 00:12:32   4027] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/15 00:12:32   4027] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/15 00:12:32   4027] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/15 00:12:32   4027] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/15 00:12:32   4027] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/15 00:12:32   4027] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/15 00:12:32   4027] <CMD> routeDesign
[03/15 00:12:32   4027] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1446.04 (MB), peak = 1779.90 (MB)
[03/15 00:12:32   4027] #**INFO: setDesignMode -flowEffort standard
[03/15 00:12:32   4027] #**INFO: multi-cut via swapping  will be performed after routing.
[03/15 00:12:32   4027] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/15 00:12:32   4027] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/15 00:12:32   4027] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/15 00:12:32   4027] #spOpts: N=65 
[03/15 00:12:32   4028] Core basic site is core
[03/15 00:12:32   4028] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 00:12:32   4028] Begin checking placement ... (start mem=1801.3M, init mem=1801.3M)
[03/15 00:12:33   4028] Overlapping with other instance:	82980
[03/15 00:12:33   4029] Orientation Violation:	73894
[03/15 00:12:33   4029] *info: Placed = 148308         (Fixed = 99)
[03/15 00:12:33   4029] *info: Unplaced = 0           
[03/15 00:12:33   4029] Placement Density:99.54%(917866/922147)
[03/15 00:12:33   4029] Finished checkPlace (cpu: total=0:00:01.8, vio checks=0:00:00.7; mem=1801.3M)
[03/15 00:12:33   4029] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[03/15 00:12:33   4029] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[03/15 00:12:33   4029] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/15 00:12:33   4029] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/15 00:12:33   4029] 
[03/15 00:12:33   4029] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/15 00:12:33   4029] *** Changed status on (98) nets in Clock.
[03/15 00:12:33   4029] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1801.3M) ***
[03/15 00:12:34   4029] #Start route 228 clock nets...
[03/15 00:12:34   4029] 
[03/15 00:12:34   4029] globalDetailRoute
[03/15 00:12:34   4029] 
[03/15 00:12:34   4029] #setNanoRouteMode -drouteAutoStop true
[03/15 00:12:34   4029] #setNanoRouteMode -drouteEndIteration 5
[03/15 00:12:34   4029] #setNanoRouteMode -drouteFixAntenna true
[03/15 00:12:34   4029] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/15 00:12:34   4029] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/15 00:12:34   4029] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 00:12:34   4029] #setNanoRouteMode -routeWithEco true
[03/15 00:12:34   4029] #setNanoRouteMode -routeWithSiDriven true
[03/15 00:12:34   4029] #setNanoRouteMode -routeWithTimingDriven true
[03/15 00:12:34   4029] #Start globalDetailRoute on Sat Mar 15 00:12:34 2025
[03/15 00:12:34   4029] #
[03/15 00:12:34   4029] Initializing multi-corner capacitance tables ... 
[03/15 00:12:34   4030] Initializing multi-corner resistance tables ...
[03/15 00:12:35   4031] ### Net info: total nets: 46948
[03/15 00:12:35   4031] ### Net info: dirty nets: 64
[03/15 00:12:35   4031] ### Net info: marked as disconnected nets: 0
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ connects to NET core_instance/CTS_102 at location ( 528.700 545.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ connects to NET core_instance/CTS_102 at location ( 540.300 548.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ connects to NET core_instance/CTS_102 at location ( 538.700 547.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ connects to NET core_instance/CTS_102 at location ( 532.700 547.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_66_ connects to NET core_instance/CTS_102 at location ( 532.100 549.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_ connects to NET core_instance/CTS_102 at location ( 530.500 550.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ connects to NET core_instance/CTS_102 at location ( 527.300 548.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_70_ connects to NET core_instance/CTS_102 at location ( 524.300 547.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_ connects to NET core_instance/CTS_102 at location ( 532.900 540.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ connects to NET core_instance/CTS_102 at location ( 531.500 541.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_70_ connects to NET core_instance/CTS_102 at location ( 525.300 541.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_ connects to NET core_instance/CTS_102 at location ( 525.900 538.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ connects to NET core_instance/CTS_102 at location ( 537.300 538.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_ connects to NET core_instance/CTS_102 at location ( 538.100 541.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ connects to NET core_instance/CTS_102 at location ( 537.300 534.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ connects to NET core_instance/CTS_102 at location ( 538.100 529.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ connects to NET core_instance/CTS_102 at location ( 535.900 530.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_ connects to NET core_instance/CTS_102 at location ( 531.100 527.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ connects to NET core_instance/CTS_102 at location ( 524.300 527.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_ connects to NET core_instance/CTS_102 at location ( 526.700 525.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 00:12:35   4031] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/15 00:12:35   4031] #To increase the message display limit, refer to the product command reference manual.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/CTS_102 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/CTS_101 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_72 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_71 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_69 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_68 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_67 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_26 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_65 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 00:12:35   4031] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/15 00:12:35   4031] #To increase the message display limit, refer to the product command reference manual.
[03/15 00:12:35   4031] ### Net info: fully routed nets: 12
[03/15 00:12:35   4031] ### Net info: trivial (single pin) nets: 0
[03/15 00:12:35   4031] ### Net info: unrouted nets: 46850
[03/15 00:12:35   4031] ### Net info: re-extraction nets: 86
[03/15 00:12:35   4031] ### Net info: ignored nets: 0
[03/15 00:12:35   4031] ### Net info: skip routing nets: 46720
[03/15 00:12:36   4031] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 00:12:36   4032] #Start routing data preparation.
[03/15 00:12:36   4032] #Minimum voltage of a net in the design = 0.000.
[03/15 00:12:36   4032] #Maximum voltage of a net in the design = 1.100.
[03/15 00:12:36   4032] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 00:12:36   4032] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 00:12:36   4032] #Voltage range [0.000 - 1.100] has 46946 nets.
[03/15 00:12:39   4035] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 00:12:39   4035] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 00:12:39   4035] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 00:12:39   4035] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 00:12:39   4035] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 00:12:39   4035] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 00:12:39   4035] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 00:12:39   4035] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC105_out_78_ core_instance/sfp_instance/FE_OCPC8162_n2620. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC109_out_76_ core_instance/sfp_instance/U3998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FILLER_25690. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FE_OFC135_out_63_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC137_out_62_ FILLER_25224. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC13_out_124_ core_instance/sfp_instance/U4981. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_52_ FILLER_19011. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FE_OFC167_out_47_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FILLER_25434. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FILLER_25677. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC189_out_36_ core_instance/sfp_instance/U1659. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC191_out_35_ FILLER_23868. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC197_out_32_ core_instance/sfp_instance/U1849. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC19_out_121_ core_instance/sfp_instance/U4985. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC209_out_26_ FILLER_33831. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC211_out_25_ FILLER_33358. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32610. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32611. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 00:12:41   4037] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 00:12:41   4037] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/15 00:12:41   4037] #To increase the message display limit, refer to the product command reference manual.
[03/15 00:12:41   4037] #WARNING (NRDB-2110) Found 54749 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/15 00:12:42   4037] #Regenerating Ggrids automatically.
[03/15 00:12:42   4037] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 00:12:42   4037] #Using automatically generated G-grids.
[03/15 00:12:42   4037] #Done routing data preparation.
[03/15 00:12:42   4037] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1515.82 (MB), peak = 1779.90 (MB)
[03/15 00:12:42   4037] #Merging special wires...
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 436.035 430.300 ) on M1 for NET core_instance/CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 496.920 495.090 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 491.720 487.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 491.120 491.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.320 482.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.320 480.690 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 505.920 496.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 501.920 496.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.120 486.090 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.320 487.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 504.520 505.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.720 491.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 485.920 495.090 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 501.320 505.890 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 496.120 500.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 493.920 489.690 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 493.120 502.290 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 486.920 500.490 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 506.920 504.090 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 489.720 493.290 ) on M1 for NET core_instance/CTS_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 00:12:42   4037] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/15 00:12:42   4037] #To increase the message display limit, refer to the product command reference manual.
[03/15 00:12:42   4038] #
[03/15 00:12:42   4038] #Connectivity extraction summary:
[03/15 00:12:42   4038] #86 routed nets are extracted.
[03/15 00:12:42   4038] #    86 (0.18%) extracted nets are partially routed.
[03/15 00:12:42   4038] #12 routed nets are imported.
[03/15 00:12:42   4038] #130 (0.28%) nets are without wires.
[03/15 00:12:42   4038] #46720 nets are fixed|skipped|trivial (not extracted).
[03/15 00:12:42   4038] #Total number of nets = 46948.
[03/15 00:12:42   4038] #
[03/15 00:12:42   4038] #Number of eco nets is 86
[03/15 00:12:42   4038] #
[03/15 00:12:42   4038] #Start data preparation...
[03/15 00:12:42   4038] #
[03/15 00:12:42   4038] #Data preparation is done on Sat Mar 15 00:12:42 2025
[03/15 00:12:42   4038] #
[03/15 00:12:42   4038] #Analyzing routing resource...
[03/15 00:12:43   4039] #Routing resource analysis is done on Sat Mar 15 00:12:43 2025
[03/15 00:12:43   4039] #
[03/15 00:12:43   4039] #  Resource Analysis:
[03/15 00:12:43   4039] #
[03/15 00:12:43   4039] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 00:12:43   4039] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 00:12:43   4039] #  --------------------------------------------------------------
[03/15 00:12:43   4039] #  Metal 1        H        5198         901      124949    95.38%
[03/15 00:12:43   4039] #  Metal 2        V        3894         706      124949    13.47%
[03/15 00:12:43   4039] #  Metal 3        H        5275         824      124949    13.16%
[03/15 00:12:43   4039] #  Metal 4        V        4111         489      124949    13.10%
[03/15 00:12:43   4039] #  Metal 5        H        6099           0      124949     0.01%
[03/15 00:12:43   4039] #  Metal 6        V        4600           0      124949     0.02%
[03/15 00:12:43   4039] #  Metal 7        H        1424         100      124949     2.51%
[03/15 00:12:43   4039] #  Metal 8        V        1150           0      124949     0.00%
[03/15 00:12:43   4039] #  --------------------------------------------------------------
[03/15 00:12:43   4039] #  Total                  31752       7.60%  999592    17.21%
[03/15 00:12:43   4039] #
[03/15 00:12:43   4039] #  228 nets (0.49%) with 1 preferred extra spacing.
[03/15 00:12:43   4039] #
[03/15 00:12:43   4039] #
[03/15 00:12:43   4039] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1532.40 (MB), peak = 1779.90 (MB)
[03/15 00:12:43   4039] #
[03/15 00:12:43   4039] #start global routing iteration 1...
[03/15 00:12:44   4040] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1536.30 (MB), peak = 1779.90 (MB)
[03/15 00:12:44   4040] #
[03/15 00:12:44   4040] #start global routing iteration 2...
[03/15 00:12:45   4041] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1536.43 (MB), peak = 1779.90 (MB)
[03/15 00:12:45   4041] #
[03/15 00:12:45   4041] #start global routing iteration 3...
[03/15 00:12:46   4041] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1547.50 (MB), peak = 1779.90 (MB)
[03/15 00:12:46   4041] #
[03/15 00:12:46   4041] #start global routing iteration 4...
[03/15 00:12:46   4042] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1538.20 (MB), peak = 1779.90 (MB)
[03/15 00:12:46   4042] #
[03/15 00:12:46   4042] #
[03/15 00:12:46   4042] #Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
[03/15 00:12:46   4042] #Total number of nets with skipped attribute = 45144 (skipped).
[03/15 00:12:46   4042] #Total number of routable nets = 228.
[03/15 00:12:46   4042] #Total number of nets in the design = 46948.
[03/15 00:12:46   4042] #
[03/15 00:12:46   4042] #212 routable nets have only global wires.
[03/15 00:12:46   4042] #16 routable nets have only detail routed wires.
[03/15 00:12:46   4042] #45144 skipped nets have only detail routed wires.
[03/15 00:12:46   4042] #212 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 00:12:46   4042] #16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 00:12:46   4042] #
[03/15 00:12:46   4042] #Routed net constraints summary:
[03/15 00:12:46   4042] #------------------------------------------------
[03/15 00:12:46   4042] #        Rules   Pref Extra Space   Unconstrained  
[03/15 00:12:46   4042] #------------------------------------------------
[03/15 00:12:46   4042] #      Default                212               0  
[03/15 00:12:46   4042] #------------------------------------------------
[03/15 00:12:46   4042] #        Total                212               0  
[03/15 00:12:46   4042] #------------------------------------------------
[03/15 00:12:46   4042] #
[03/15 00:12:46   4042] #Routing constraints summary of the whole design:
[03/15 00:12:46   4042] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 00:12:46   4042] #-------------------------------------------------------------------
[03/15 00:12:46   4042] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/15 00:12:46   4042] #-------------------------------------------------------------------
[03/15 00:12:46   4042] #      Default                228                314           44830  
[03/15 00:12:46   4042] #-------------------------------------------------------------------
[03/15 00:12:46   4042] #        Total                228                314           44830  
[03/15 00:12:46   4042] #-------------------------------------------------------------------
[03/15 00:12:46   4042] #
[03/15 00:12:46   4042] #
[03/15 00:12:46   4042] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 00:12:46   4042] #
[03/15 00:12:46   4042] #                 OverCon          
[03/15 00:12:46   4042] #                  #Gcell    %Gcell
[03/15 00:12:46   4042] #     Layer           (1)   OverCon
[03/15 00:12:46   4042] #  --------------------------------
[03/15 00:12:46   4042] #   Metal 1      3(0.03%)   (0.03%)
[03/15 00:12:46   4042] #   Metal 2      0(0.00%)   (0.00%)
[03/15 00:12:46   4042] #   Metal 3      0(0.00%)   (0.00%)
[03/15 00:12:46   4042] #   Metal 4      0(0.00%)   (0.00%)
[03/15 00:12:46   4042] #   Metal 5      0(0.00%)   (0.00%)
[03/15 00:12:46   4042] #   Metal 6      0(0.00%)   (0.00%)
[03/15 00:12:46   4042] #   Metal 7      0(0.00%)   (0.00%)
[03/15 00:12:46   4042] #   Metal 8      0(0.00%)   (0.00%)
[03/15 00:12:46   4042] #  --------------------------------
[03/15 00:12:46   4042] #     Total      3(0.00%)   (0.00%)
[03/15 00:12:46   4042] #
[03/15 00:12:46   4042] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/15 00:12:46   4042] #  Overflow after GR: 0.00% H + 0.00% V
[03/15 00:12:46   4042] #
[03/15 00:12:46   4042] #Complete Global Routing.
[03/15 00:12:46   4042] #Total number of nets with non-default rule or having extra spacing = 228
[03/15 00:12:46   4042] #Total wire length = 38926 um.
[03/15 00:12:46   4042] #Total half perimeter of net bounding box = 15608 um.
[03/15 00:12:46   4042] #Total wire length on LAYER M1 = 5 um.
[03/15 00:12:46   4042] #Total wire length on LAYER M2 = 612 um.
[03/15 00:12:46   4042] #Total wire length on LAYER M3 = 21218 um.
[03/15 00:12:46   4042] #Total wire length on LAYER M4 = 16954 um.
[03/15 00:12:46   4042] #Total wire length on LAYER M5 = 134 um.
[03/15 00:12:46   4042] #Total wire length on LAYER M6 = 3 um.
[03/15 00:12:46   4042] #Total wire length on LAYER M7 = 0 um.
[03/15 00:12:46   4042] #Total wire length on LAYER M8 = 0 um.
[03/15 00:12:46   4042] #Total number of vias = 15660
[03/15 00:12:46   4042] #Total number of multi-cut vias = 75 (  0.5%)
[03/15 00:12:46   4042] #Total number of single cut vias = 15585 ( 99.5%)
[03/15 00:12:46   4042] #Up-Via Summary (total 15660):
[03/15 00:12:46   4042] #                   single-cut          multi-cut      Total
[03/15 00:12:46   4042] #-----------------------------------------------------------
[03/15 00:12:46   4042] #  Metal 1        5503 ( 98.7%)        75 (  1.3%)       5578
[03/15 00:12:46   4042] #  Metal 2        4836 (100.0%)         0 (  0.0%)       4836
[03/15 00:12:46   4042] #  Metal 3        5158 (100.0%)         0 (  0.0%)       5158
[03/15 00:12:46   4042] #  Metal 4          86 (100.0%)         0 (  0.0%)         86
[03/15 00:12:46   4042] #  Metal 5           2 (100.0%)         0 (  0.0%)          2
[03/15 00:12:46   4042] #-----------------------------------------------------------
[03/15 00:12:46   4042] #                15585 ( 99.5%)        75 (  0.5%)      15660 
[03/15 00:12:46   4042] #
[03/15 00:12:46   4042] #Total number of involved priority nets 212
[03/15 00:12:46   4042] #Maximum src to sink distance for priority net 370.8
[03/15 00:12:46   4042] #Average of max src_to_sink distance for priority net 59.6
[03/15 00:12:46   4042] #Average of ave src_to_sink distance for priority net 37.7
[03/15 00:12:46   4042] #Max overcon = 1 tracks.
[03/15 00:12:46   4042] #Total overcon = 0.00%.
[03/15 00:12:46   4042] #Worst layer Gcell overcon rate = 0.00%.
[03/15 00:12:46   4042] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1540.52 (MB), peak = 1779.90 (MB)
[03/15 00:12:46   4042] #
[03/15 00:12:46   4042] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.71 (MB), peak = 1779.90 (MB)
[03/15 00:12:46   4042] #Start Track Assignment.
[03/15 00:12:47   4043] #Done with 1534 horizontal wires in 4 hboxes and 793 vertical wires in 3 hboxes.
[03/15 00:12:47   4043] #Done with 21 horizontal wires in 4 hboxes and 9 vertical wires in 3 hboxes.
[03/15 00:12:48   4043] #Complete Track Assignment.
[03/15 00:12:48   4043] #Total number of nets with non-default rule or having extra spacing = 228
[03/15 00:12:48   4043] #Total wire length = 40176 um.
[03/15 00:12:48   4043] #Total half perimeter of net bounding box = 15608 um.
[03/15 00:12:48   4043] #Total wire length on LAYER M1 = 1146 um.
[03/15 00:12:48   4043] #Total wire length on LAYER M2 = 620 um.
[03/15 00:12:48   4043] #Total wire length on LAYER M3 = 21233 um.
[03/15 00:12:48   4043] #Total wire length on LAYER M4 = 17017 um.
[03/15 00:12:48   4043] #Total wire length on LAYER M5 = 157 um.
[03/15 00:12:48   4043] #Total wire length on LAYER M6 = 4 um.
[03/15 00:12:48   4043] #Total wire length on LAYER M7 = 0 um.
[03/15 00:12:48   4043] #Total wire length on LAYER M8 = 0 um.
[03/15 00:12:48   4043] #Total number of vias = 15368
[03/15 00:12:48   4043] #Total number of multi-cut vias = 75 (  0.5%)
[03/15 00:12:48   4043] #Total number of single cut vias = 15293 ( 99.5%)
[03/15 00:12:48   4043] #Up-Via Summary (total 15368):
[03/15 00:12:48   4043] #                   single-cut          multi-cut      Total
[03/15 00:12:48   4043] #-----------------------------------------------------------
[03/15 00:12:48   4043] #  Metal 1        5371 ( 98.6%)        75 (  1.4%)       5446
[03/15 00:12:48   4043] #  Metal 2        4703 (100.0%)         0 (  0.0%)       4703
[03/15 00:12:48   4043] #  Metal 3        5136 (100.0%)         0 (  0.0%)       5136
[03/15 00:12:48   4043] #  Metal 4          82 (100.0%)         0 (  0.0%)         82
[03/15 00:12:48   4043] #  Metal 5           1 (100.0%)         0 (  0.0%)          1
[03/15 00:12:48   4043] #-----------------------------------------------------------
[03/15 00:12:48   4043] #                15293 ( 99.5%)        75 (  0.5%)      15368 
[03/15 00:12:48   4043] #
[03/15 00:12:48   4043] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1547.12 (MB), peak = 1779.90 (MB)
[03/15 00:12:48   4043] #
[03/15 00:12:48   4043] #Cpu time = 00:00:12
[03/15 00:12:48   4043] #Elapsed time = 00:00:12
[03/15 00:12:48   4043] #Increased memory = 41.82 (MB)
[03/15 00:12:48   4043] #Total memory = 1547.12 (MB)
[03/15 00:12:48   4043] #Peak memory = 1779.90 (MB)
[03/15 00:12:48   4044] #
[03/15 00:12:48   4044] #Start Detail Routing..
[03/15 00:12:48   4044] #start initial detail routing ...
[03/15 00:12:50   4045] #    completing 10% with 0 violations
[03/15 00:12:50   4045] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1585.57 (MB), peak = 1779.90 (MB)
[03/15 00:12:50   4046] #    completing 20% with 0 violations
[03/15 00:12:50   4046] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1576.97 (MB), peak = 1779.90 (MB)
[03/15 00:12:53   4048] #    completing 30% with 4 violations
[03/15 00:12:53   4048] #    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1577.46 (MB), peak = 1779.90 (MB)
[03/15 00:13:10   4066] #    completing 40% with 19 violations
[03/15 00:13:10   4066] #    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1584.42 (MB), peak = 1779.90 (MB)
[03/15 00:13:24   4079] #    completing 50% with 24 violations
[03/15 00:13:24   4079] #    cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1578.90 (MB), peak = 1779.90 (MB)
[03/15 00:13:33   4089] #    completing 60% with 27 violations
[03/15 00:13:33   4089] #    cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1571.00 (MB), peak = 1779.90 (MB)
[03/15 00:13:39   4095] #    completing 70% with 28 violations
[03/15 00:13:39   4095] #    cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1579.58 (MB), peak = 1779.90 (MB)
[03/15 00:13:41   4097] #    completing 80% with 28 violations
[03/15 00:13:41   4097] #    cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1588.62 (MB), peak = 1779.90 (MB)
[03/15 00:13:41   4097] #    completing 90% with 28 violations
[03/15 00:13:41   4097] #    cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1588.63 (MB), peak = 1779.90 (MB)
[03/15 00:13:41   4097] #    completing 100% with 28 violations
[03/15 00:13:41   4097] #    cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1588.63 (MB), peak = 1779.90 (MB)
[03/15 00:13:41   4097] # ECO: 2.7% of the total area was rechecked for DRC, and 15.5% required routing.
[03/15 00:13:41   4097] #    number of violations = 28
[03/15 00:13:41   4097] #
[03/15 00:13:41   4097] #    By Layer and Type :
[03/15 00:13:41   4097] #	          Short   CutSpc   CShort   MinCut   AdjCut   Totals
[03/15 00:13:41   4097] #	M1           20        2        1        3        1       27
[03/15 00:13:41   4097] #	M2            1        0        0        0        0        1
[03/15 00:13:41   4097] #	Totals       21        2        1        3        1       28
[03/15 00:13:41   4097] #1782 out of 148308 instances need to be verified(marked ipoed).
[03/15 00:13:41   4097] #10.0% of the total area is being checked for drcs
[03/15 00:13:47   4102] #10.0% of the total area was checked
[03/15 00:13:47   4102] #    number of violations = 28
[03/15 00:13:47   4102] #
[03/15 00:13:47   4102] #    By Layer and Type :
[03/15 00:13:47   4102] #	          Short   CutSpc   CShort   MinCut   AdjCut   Totals
[03/15 00:13:47   4102] #	M1           20        2        1        3        1       27
[03/15 00:13:47   4102] #	M2            1        0        0        0        0        1
[03/15 00:13:47   4102] #	Totals       21        2        1        3        1       28
[03/15 00:13:47   4102] #cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1578.90 (MB), peak = 1779.90 (MB)
[03/15 00:13:47   4102] #start 1st optimization iteration ...
[03/15 00:13:47   4103] #    number of violations = 16
[03/15 00:13:47   4103] #
[03/15 00:13:47   4103] #    By Layer and Type :
[03/15 00:13:47   4103] #	         MetSpc    Short   MinStp   MinCut   Totals
[03/15 00:13:47   4103] #	M1            3        8        2        2       15
[03/15 00:13:47   4103] #	M2            1        0        0        0        1
[03/15 00:13:47   4103] #	Totals        4        8        2        2       16
[03/15 00:13:47   4103] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1553.07 (MB), peak = 1779.90 (MB)
[03/15 00:13:47   4103] #start 2nd optimization iteration ...
[03/15 00:13:47   4103] #    number of violations = 5
[03/15 00:13:47   4103] #
[03/15 00:13:47   4103] #    By Layer and Type :
[03/15 00:13:47   4103] #	          Short   MinCut   Totals
[03/15 00:13:47   4103] #	M1            3        2        5
[03/15 00:13:47   4103] #	Totals        3        2        5
[03/15 00:13:47   4103] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.25 (MB), peak = 1779.90 (MB)
[03/15 00:13:47   4103] #start 3rd optimization iteration ...
[03/15 00:13:48   4103] #    number of violations = 7
[03/15 00:13:48   4103] #
[03/15 00:13:48   4103] #    By Layer and Type :
[03/15 00:13:48   4103] #	          Short   MinCut   Totals
[03/15 00:13:48   4103] #	M1            5        2        7
[03/15 00:13:48   4103] #	Totals        5        2        7
[03/15 00:13:48   4103] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.57 (MB), peak = 1779.90 (MB)
[03/15 00:13:48   4103] #start 4th optimization iteration ...
[03/15 00:13:48   4104] #    number of violations = 5
[03/15 00:13:48   4104] #
[03/15 00:13:48   4104] #    By Layer and Type :
[03/15 00:13:48   4104] #	          Short   MinCut   Totals
[03/15 00:13:48   4104] #	M1            3        2        5
[03/15 00:13:48   4104] #	Totals        3        2        5
[03/15 00:13:48   4104] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.65 (MB), peak = 1779.90 (MB)
[03/15 00:13:48   4104] #start 5th optimization iteration ...
[03/15 00:13:48   4104] #    number of violations = 7
[03/15 00:13:48   4104] #
[03/15 00:13:48   4104] #    By Layer and Type :
[03/15 00:13:48   4104] #	          Short   MinCut   Totals
[03/15 00:13:48   4104] #	M1            5        2        7
[03/15 00:13:48   4104] #	Totals        5        2        7
[03/15 00:13:48   4104] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.66 (MB), peak = 1779.90 (MB)
[03/15 00:13:48   4104] #Complete Detail Routing.
[03/15 00:13:48   4104] #Total number of nets with non-default rule or having extra spacing = 228
[03/15 00:13:48   4104] #Total wire length = 33825 um.
[03/15 00:13:48   4104] #Total half perimeter of net bounding box = 15608 um.
[03/15 00:13:48   4104] #Total wire length on LAYER M1 = 93 um.
[03/15 00:13:48   4104] #Total wire length on LAYER M2 = 5585 um.
[03/15 00:13:48   4104] #Total wire length on LAYER M3 = 16289 um.
[03/15 00:13:48   4104] #Total wire length on LAYER M4 = 11858 um.
[03/15 00:13:48   4104] #Total wire length on LAYER M5 = 1 um.
[03/15 00:13:48   4104] #Total wire length on LAYER M6 = 0 um.
[03/15 00:13:48   4104] #Total wire length on LAYER M7 = 0 um.
[03/15 00:13:48   4104] #Total wire length on LAYER M8 = 0 um.
[03/15 00:13:48   4104] #Total number of vias = 12661
[03/15 00:13:48   4104] #Total number of multi-cut vias = 219 (  1.7%)
[03/15 00:13:48   4104] #Total number of single cut vias = 12442 ( 98.3%)
[03/15 00:13:48   4104] #Up-Via Summary (total 12661):
[03/15 00:13:48   4104] #                   single-cut          multi-cut      Total
[03/15 00:13:48   4104] #-----------------------------------------------------------
[03/15 00:13:48   4104] #  Metal 1        5415 ( 96.1%)       219 (  3.9%)       5634
[03/15 00:13:48   4104] #  Metal 2        4226 (100.0%)         0 (  0.0%)       4226
[03/15 00:13:48   4104] #  Metal 3        2799 (100.0%)         0 (  0.0%)       2799
[03/15 00:13:48   4104] #  Metal 4           2 (100.0%)         0 (  0.0%)          2
[03/15 00:13:48   4104] #-----------------------------------------------------------
[03/15 00:13:48   4104] #                12442 ( 98.3%)       219 (  1.7%)      12661 
[03/15 00:13:48   4104] #
[03/15 00:13:48   4104] #Total number of DRC violations = 7
[03/15 00:13:48   4104] #Total number of overlapping instance violations = 1
[03/15 00:13:48   4104] #Total number of violations on LAYER M1 = 7
[03/15 00:13:48   4104] #Total number of violations on LAYER M2 = 0
[03/15 00:13:48   4104] #Total number of violations on LAYER M3 = 0
[03/15 00:13:48   4104] #Total number of violations on LAYER M4 = 0
[03/15 00:13:48   4104] #Total number of violations on LAYER M5 = 0
[03/15 00:13:48   4104] #Total number of violations on LAYER M6 = 0
[03/15 00:13:48   4104] #Total number of violations on LAYER M7 = 0
[03/15 00:13:48   4104] #Total number of violations on LAYER M8 = 0
[03/15 00:13:48   4104] #Cpu time = 00:01:01
[03/15 00:13:48   4104] #Elapsed time = 00:01:01
[03/15 00:13:48   4104] #Increased memory = -11.43 (MB)
[03/15 00:13:48   4104] #Total memory = 1535.70 (MB)
[03/15 00:13:48   4104] #Peak memory = 1779.90 (MB)
[03/15 00:13:48   4104] #detailRoute Statistics:
[03/15 00:13:48   4104] #Cpu time = 00:01:01
[03/15 00:13:48   4104] #Elapsed time = 00:01:01
[03/15 00:13:48   4104] #Increased memory = -11.43 (MB)
[03/15 00:13:48   4104] #Total memory = 1535.70 (MB)
[03/15 00:13:48   4104] #Peak memory = 1779.90 (MB)
[03/15 00:13:49   4105] #
[03/15 00:13:49   4105] #globalDetailRoute statistics:
[03/15 00:13:49   4105] #Cpu time = 00:01:15
[03/15 00:13:49   4105] #Elapsed time = 00:01:15
[03/15 00:13:49   4105] #Increased memory = -30.16 (MB)
[03/15 00:13:49   4105] #Total memory = 1475.48 (MB)
[03/15 00:13:49   4105] #Peak memory = 1779.90 (MB)
[03/15 00:13:49   4105] #Number of warnings = 85
[03/15 00:13:49   4105] #Total number of warnings = 158
[03/15 00:13:49   4105] #Number of fails = 0
[03/15 00:13:49   4105] #Total number of fails = 0
[03/15 00:13:49   4105] #Complete globalDetailRoute on Sat Mar 15 00:13:49 2025
[03/15 00:13:49   4105] #
[03/15 00:13:49   4105] 
[03/15 00:13:49   4105] globalDetailRoute
[03/15 00:13:49   4105] 
[03/15 00:13:49   4105] #setNanoRouteMode -drouteAutoStop true
[03/15 00:13:49   4105] #setNanoRouteMode -drouteFixAntenna true
[03/15 00:13:49   4105] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/15 00:13:49   4105] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/15 00:13:49   4105] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 00:13:49   4105] #setNanoRouteMode -routeWithSiDriven true
[03/15 00:13:49   4105] #setNanoRouteMode -routeWithTimingDriven true
[03/15 00:13:49   4105] #Start globalDetailRoute on Sat Mar 15 00:13:49 2025
[03/15 00:13:49   4105] #
[03/15 00:13:49   4105] #Generating timing data, please wait...
[03/15 00:13:49   4105] #45372 total nets, 228 already routed, 228 will ignore in trialRoute
[03/15 00:13:49   4105] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 00:13:52   4107] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 00:13:53   4108] #Dump tif for version 2.1
[03/15 00:14:03   4119] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 00:14:03   4119] End delay calculation. (MEM=1886.76 CPU=0:00:08.3 REAL=0:00:08.0)
[03/15 00:14:08   4124] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/15 00:14:08   4124] #Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1460.43 (MB), peak = 1779.90 (MB)
[03/15 00:14:08   4124] #Done generating timing data.
[03/15 00:14:09   4125] ### Net info: total nets: 46948
[03/15 00:14:09   4125] ### Net info: dirty nets: 0
[03/15 00:14:09   4125] ### Net info: marked as disconnected nets: 0
[03/15 00:14:09   4125] ### Net info: fully routed nets: 228
[03/15 00:14:09   4125] ### Net info: trivial (single pin) nets: 0
[03/15 00:14:09   4125] ### Net info: unrouted nets: 46720
[03/15 00:14:09   4125] ### Net info: re-extraction nets: 0
[03/15 00:14:09   4125] ### Net info: ignored nets: 0
[03/15 00:14:09   4125] ### Net info: skip routing nets: 0
[03/15 00:14:10   4125] #Start reading timing information from file .timing_file_3097.tif.gz ...
[03/15 00:14:10   4126] #Read in timing information for 358 ports, 39673 instances from timing file .timing_file_3097.tif.gz.
[03/15 00:14:10   4126] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 00:14:10   4126] #Start routing data preparation.
[03/15 00:14:10   4126] #Minimum voltage of a net in the design = 0.000.
[03/15 00:14:10   4126] #Maximum voltage of a net in the design = 1.100.
[03/15 00:14:10   4126] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 00:14:10   4126] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 00:14:10   4126] #Voltage range [0.000 - 1.100] has 46946 nets.
[03/15 00:14:11   4127] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 00:14:11   4127] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 00:14:11   4127] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 00:14:11   4127] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 00:14:11   4127] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 00:14:11   4127] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 00:14:11   4127] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 00:14:11   4127] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 00:14:13   4129] #WARNING (NRDB-2110) Found 54749 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/15 00:14:14   4129] #314/45372 = 0% of signal nets have been set as priority nets
[03/15 00:14:14   4129] #Regenerating Ggrids automatically.
[03/15 00:14:14   4129] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 00:14:14   4129] #Using automatically generated G-grids.
[03/15 00:14:14   4129] #Done routing data preparation.
[03/15 00:14:14   4129] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1468.09 (MB), peak = 1779.90 (MB)
[03/15 00:14:14   4129] #Merging special wires...
[03/15 00:14:14   4129] #Number of eco nets is 1238
[03/15 00:14:14   4129] #
[03/15 00:14:14   4129] #Start data preparation...
[03/15 00:14:14   4129] #
[03/15 00:14:14   4129] #Data preparation is done on Sat Mar 15 00:14:14 2025
[03/15 00:14:14   4129] #
[03/15 00:14:14   4129] #Analyzing routing resource...
[03/15 00:14:15   4131] #Routing resource analysis is done on Sat Mar 15 00:14:15 2025
[03/15 00:14:15   4131] #
[03/15 00:14:16   4131] #  Resource Analysis:
[03/15 00:14:16   4131] #
[03/15 00:14:16   4131] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 00:14:16   4131] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 00:14:16   4131] #  --------------------------------------------------------------
[03/15 00:14:16   4131] #  Metal 1        H        5198         901      124949    95.38%
[03/15 00:14:16   4131] #  Metal 2        V        3894         706      124949    13.47%
[03/15 00:14:16   4131] #  Metal 3        H        5275         824      124949    13.16%
[03/15 00:14:16   4131] #  Metal 4        V        4111         489      124949    13.10%
[03/15 00:14:16   4131] #  Metal 5        H        6099           0      124949     0.01%
[03/15 00:14:16   4131] #  Metal 6        V        4600           0      124949     0.02%
[03/15 00:14:16   4131] #  Metal 7        H        1424         100      124949     2.51%
[03/15 00:14:16   4131] #  Metal 8        V        1150           0      124949     0.00%
[03/15 00:14:16   4131] #  --------------------------------------------------------------
[03/15 00:14:16   4131] #  Total                  31752       7.60%  999592    17.21%
[03/15 00:14:16   4131] #
[03/15 00:14:16   4131] #  228 nets (0.49%) with 1 preferred extra spacing.
[03/15 00:14:16   4131] #
[03/15 00:14:16   4131] #
[03/15 00:14:16   4131] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1483.25 (MB), peak = 1779.90 (MB)
[03/15 00:14:16   4131] #
[03/15 00:14:16   4131] #start global routing iteration 1...
[03/15 00:14:16   4132] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1486.71 (MB), peak = 1779.90 (MB)
[03/15 00:14:16   4132] #
[03/15 00:14:16   4132] #start global routing iteration 2...
[03/15 00:14:21   4137] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1500.29 (MB), peak = 1779.90 (MB)
[03/15 00:14:21   4137] #
[03/15 00:14:21   4137] #start global routing iteration 3...
[03/15 00:14:22   4138] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1509.14 (MB), peak = 1779.90 (MB)
[03/15 00:14:22   4138] #
[03/15 00:14:22   4138] #start global routing iteration 4...
[03/15 00:14:41   4157] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1541.04 (MB), peak = 1779.90 (MB)
[03/15 00:14:41   4157] #
[03/15 00:14:41   4157] #
[03/15 00:14:41   4157] #Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
[03/15 00:14:41   4157] #Total number of routable nets = 45372.
[03/15 00:14:41   4157] #Total number of nets in the design = 46948.
[03/15 00:14:41   4157] #
[03/15 00:14:41   4157] #44670 routable nets have only global wires.
[03/15 00:14:41   4157] #702 routable nets have only detail routed wires.
[03/15 00:14:41   4157] #314 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 00:14:41   4157] #228 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 00:14:41   4157] #
[03/15 00:14:41   4157] #Routed nets constraints summary:
[03/15 00:14:41   4157] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 00:14:41   4157] #------------------------------------------------
[03/15 00:14:41   4157] #        Rules   Misc Constraints   Unconstrained  
[03/15 00:14:41   4157] #------------------------------------------------
[03/15 00:14:41   4157] #      Default                314           44356  
[03/15 00:14:41   4157] #------------------------------------------------
[03/15 00:14:41   4157] #        Total                314           44356  
[03/15 00:14:41   4157] #------------------------------------------------
[03/15 00:14:41   4157] #
[03/15 00:14:41   4157] #Routing constraints summary of the whole design:
[03/15 00:14:41   4157] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 00:14:41   4157] #-------------------------------------------------------------------
[03/15 00:14:41   4157] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/15 00:14:41   4157] #-------------------------------------------------------------------
[03/15 00:14:41   4157] #      Default                228                314           44830  
[03/15 00:14:41   4157] #-------------------------------------------------------------------
[03/15 00:14:41   4157] #        Total                228                314           44830  
[03/15 00:14:41   4157] #-------------------------------------------------------------------
[03/15 00:14:41   4157] #
[03/15 00:14:42   4157] #
[03/15 00:14:42   4157] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 00:14:42   4157] #
[03/15 00:14:42   4157] #                 OverCon       OverCon       OverCon       OverCon          
[03/15 00:14:42   4157] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/15 00:14:42   4157] #     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
[03/15 00:14:42   4157] #  --------------------------------------------------------------------------
[03/15 00:14:42   4157] #   Metal 1     36(0.35%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.35%)
[03/15 00:14:42   4157] #   Metal 2    695(0.64%)    165(0.15%)     50(0.05%)      3(0.00%)   (0.84%)
[03/15 00:14:42   4157] #   Metal 3     48(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
[03/15 00:14:42   4157] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 00:14:42   4157] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 00:14:42   4157] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 00:14:42   4157] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 00:14:42   4157] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 00:14:42   4157] #  --------------------------------------------------------------------------
[03/15 00:14:42   4157] #     Total    779(0.09%)    165(0.02%)     50(0.01%)      3(0.00%)   (0.12%)
[03/15 00:14:42   4157] #
[03/15 00:14:42   4157] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
[03/15 00:14:42   4157] #  Overflow after GR: 0.02% H + 0.19% V
[03/15 00:14:42   4157] #
[03/15 00:14:42   4157] #Complete Global Routing.
[03/15 00:14:42   4157] #Total number of nets with non-default rule or having extra spacing = 228
[03/15 00:14:42   4157] #Total wire length = 1249136 um.
[03/15 00:14:42   4157] #Total half perimeter of net bounding box = 1224832 um.
[03/15 00:14:42   4157] #Total wire length on LAYER M1 = 472 um.
[03/15 00:14:42   4157] #Total wire length on LAYER M2 = 255293 um.
[03/15 00:14:42   4157] #Total wire length on LAYER M3 = 367386 um.
[03/15 00:14:42   4157] #Total wire length on LAYER M4 = 237902 um.
[03/15 00:14:42   4157] #Total wire length on LAYER M5 = 199391 um.
[03/15 00:14:42   4157] #Total wire length on LAYER M6 = 124635 um.
[03/15 00:14:42   4157] #Total wire length on LAYER M7 = 22662 um.
[03/15 00:14:42   4157] #Total wire length on LAYER M8 = 41394 um.
[03/15 00:14:42   4157] #Total number of vias = 301820
[03/15 00:14:42   4157] #Total number of multi-cut vias = 219 (  0.1%)
[03/15 00:14:42   4157] #Total number of single cut vias = 301601 ( 99.9%)
[03/15 00:14:42   4157] #Up-Via Summary (total 301820):
[03/15 00:14:42   4157] #                   single-cut          multi-cut      Total
[03/15 00:14:42   4157] #-----------------------------------------------------------
[03/15 00:14:42   4157] #  Metal 1      149522 ( 99.9%)       219 (  0.1%)     149741
[03/15 00:14:42   4157] #  Metal 2       97826 (100.0%)         0 (  0.0%)      97826
[03/15 00:14:42   4157] #  Metal 3       28230 (100.0%)         0 (  0.0%)      28230
[03/15 00:14:42   4157] #  Metal 4       13424 (100.0%)         0 (  0.0%)      13424
[03/15 00:14:42   4157] #  Metal 5        5730 (100.0%)         0 (  0.0%)       5730
[03/15 00:14:42   4157] #  Metal 6        3739 (100.0%)         0 (  0.0%)       3739
[03/15 00:14:42   4157] #  Metal 7        3130 (100.0%)         0 (  0.0%)       3130
[03/15 00:14:42   4157] #-----------------------------------------------------------
[03/15 00:14:42   4157] #               301601 ( 99.9%)       219 (  0.1%)     301820 
[03/15 00:14:42   4157] #
[03/15 00:14:42   4157] #Max overcon = 14 tracks.
[03/15 00:14:42   4157] #Total overcon = 0.12%.
[03/15 00:14:42   4157] #Worst layer Gcell overcon rate = 0.04%.
[03/15 00:14:42   4157] #cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1541.29 (MB), peak = 1779.90 (MB)
[03/15 00:14:42   4157] #
[03/15 00:14:42   4158] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.67 (MB), peak = 1779.90 (MB)
[03/15 00:14:42   4158] #Start Track Assignment.
[03/15 00:14:47   4163] #Done with 59876 horizontal wires in 4 hboxes and 61026 vertical wires in 3 hboxes.
[03/15 00:14:53   4168] #Done with 12113 horizontal wires in 4 hboxes and 10657 vertical wires in 3 hboxes.
[03/15 00:14:53   4168] #Complete Track Assignment.
[03/15 00:14:53   4169] #Total number of nets with non-default rule or having extra spacing = 228
[03/15 00:14:53   4169] #Total wire length = 1288134 um.
[03/15 00:14:53   4169] #Total half perimeter of net bounding box = 1224832 um.
[03/15 00:14:53   4169] #Total wire length on LAYER M1 = 29909 um.
[03/15 00:14:53   4169] #Total wire length on LAYER M2 = 253320 um.
[03/15 00:14:53   4169] #Total wire length on LAYER M3 = 376339 um.
[03/15 00:14:53   4169] #Total wire length on LAYER M4 = 238004 um.
[03/15 00:14:53   4169] #Total wire length on LAYER M5 = 200964 um.
[03/15 00:14:53   4169] #Total wire length on LAYER M6 = 125014 um.
[03/15 00:14:53   4169] #Total wire length on LAYER M7 = 22887 um.
[03/15 00:14:53   4169] #Total wire length on LAYER M8 = 41698 um.
[03/15 00:14:53   4169] #Total number of vias = 301820
[03/15 00:14:53   4169] #Total number of multi-cut vias = 219 (  0.1%)
[03/15 00:14:53   4169] #Total number of single cut vias = 301601 ( 99.9%)
[03/15 00:14:53   4169] #Up-Via Summary (total 301820):
[03/15 00:14:53   4169] #                   single-cut          multi-cut      Total
[03/15 00:14:53   4169] #-----------------------------------------------------------
[03/15 00:14:53   4169] #  Metal 1      149522 ( 99.9%)       219 (  0.1%)     149741
[03/15 00:14:53   4169] #  Metal 2       97826 (100.0%)         0 (  0.0%)      97826
[03/15 00:14:53   4169] #  Metal 3       28230 (100.0%)         0 (  0.0%)      28230
[03/15 00:14:53   4169] #  Metal 4       13424 (100.0%)         0 (  0.0%)      13424
[03/15 00:14:53   4169] #  Metal 5        5730 (100.0%)         0 (  0.0%)       5730
[03/15 00:14:53   4169] #  Metal 6        3739 (100.0%)         0 (  0.0%)       3739
[03/15 00:14:53   4169] #  Metal 7        3130 (100.0%)         0 (  0.0%)       3130
[03/15 00:14:53   4169] #-----------------------------------------------------------
[03/15 00:14:53   4169] #               301601 ( 99.9%)       219 (  0.1%)     301820 
[03/15 00:14:53   4169] #
[03/15 00:14:53   4169] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1527.44 (MB), peak = 1779.90 (MB)
[03/15 00:14:53   4169] #
[03/15 00:14:53   4169] #Cpu time = 00:00:43
[03/15 00:14:53   4169] #Elapsed time = 00:00:43
[03/15 00:14:53   4169] #Increased memory = 67.95 (MB)
[03/15 00:14:53   4169] #Total memory = 1527.44 (MB)
[03/15 00:14:53   4169] #Peak memory = 1779.90 (MB)
[03/15 00:14:55   4170] #routeSiEffort set to medium
[03/15 00:14:55   4170] #
[03/15 00:14:55   4170] #Start Detail Routing..
[03/15 00:14:55   4170] #start initial detail routing ...
[03/15 00:15:00   4175] #    completing 10% with 32 violations
[03/15 00:15:00   4175] #    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1556.67 (MB), peak = 1779.90 (MB)
[03/15 00:15:03   4179] #    completing 20% with 43 violations
[03/15 00:15:03   4179] #    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1558.52 (MB), peak = 1779.90 (MB)
[03/15 00:16:13   4248] #    completing 30% with 3237 violations
[03/15 00:16:13   4248] #    cpu time = 00:01:18, elapsed time = 00:01:18, memory = 1563.47 (MB), peak = 1779.90 (MB)
[03/15 00:18:11   4367] #    completing 40% with 6984 violations
[03/15 00:18:11   4367] #    cpu time = 00:03:17, elapsed time = 00:03:17, memory = 1563.20 (MB), peak = 1779.90 (MB)
[03/15 00:20:59   4534] #    completing 50% with 14402 violations
[03/15 00:20:59   4534] #    cpu time = 00:06:04, elapsed time = 00:06:04, memory = 1576.03 (MB), peak = 1779.90 (MB)
[03/15 00:23:19   4674] #    completing 60% with 21006 violations
[03/15 00:23:19   4674] #    cpu time = 00:08:24, elapsed time = 00:08:24, memory = 1584.63 (MB), peak = 1779.90 (MB)
[03/15 00:24:49   4765] #    completing 70% with 25665 violations
[03/15 00:24:49   4765] #    cpu time = 00:09:55, elapsed time = 00:09:55, memory = 1590.55 (MB), peak = 1779.90 (MB)
[03/15 00:25:08   4784] #    completing 80% with 26300 violations
[03/15 00:25:08   4784] #    cpu time = 00:10:14, elapsed time = 00:10:14, memory = 1578.48 (MB), peak = 1779.90 (MB)
[03/15 00:25:10   4785] #    completing 90% with 26300 violations
[03/15 00:25:10   4785] #    cpu time = 00:10:15, elapsed time = 00:10:15, memory = 1578.65 (MB), peak = 1779.90 (MB)
[03/15 00:25:11   4787] #    completing 100% with 26300 violations
[03/15 00:25:11   4787] #    cpu time = 00:10:17, elapsed time = 00:10:17, memory = 1573.32 (MB), peak = 1779.90 (MB)
[03/15 00:25:11   4787] #    number of violations = 26301
[03/15 00:25:11   4787] #
[03/15 00:25:11   4787] #    By Layer and Type :
[03/15 00:25:11   4787] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 00:25:11   4787] #	M1          737      159     2443     9937     1480      619      465    15840
[03/15 00:25:11   4787] #	M2         4411     3506     2367        1        1        0      161    10447
[03/15 00:25:11   4787] #	M3            3        1        7        0        0        0        0       11
[03/15 00:25:11   4787] #	M4            0        0        3        0        0        0        0        3
[03/15 00:25:11   4787] #	Totals     5151     3666     4820     9938     1481      619      626    26301
[03/15 00:25:11   4787] #cpu time = 00:10:17, elapsed time = 00:10:17, memory = 1573.53 (MB), peak = 1779.90 (MB)
[03/15 00:25:11   4787] #start 1st optimization iteration ...
[03/15 00:29:54   5070] #    completing 10% with 25338 violations
[03/15 00:29:54   5070] #    cpu time = 00:04:43, elapsed time = 00:04:43, memory = 1840.67 (MB), peak = 1858.76 (MB)
[03/15 00:34:25   5340] #    completing 20% with 24462 violations
[03/15 00:34:25   5340] #    cpu time = 00:09:13, elapsed time = 00:09:13, memory = 1731.79 (MB), peak = 1890.34 (MB)
[03/15 00:39:44   5660] #    completing 30% with 23695 violations
[03/15 00:39:44   5660] #    cpu time = 00:14:33, elapsed time = 00:14:33, memory = 1815.77 (MB), peak = 1890.34 (MB)
[03/15 00:46:23   6059] #    completing 40% with 22697 violations
[03/15 00:46:23   6059] #    cpu time = 00:21:12, elapsed time = 00:21:12, memory = 1829.63 (MB), peak = 1890.34 (MB)
[03/15 00:52:09   6405] #    completing 50% with 21766 violations
[03/15 00:52:09   6405] #    cpu time = 00:26:58, elapsed time = 00:26:58, memory = 1987.00 (MB), peak = 1987.04 (MB)
[03/15 00:56:53   6689] #    completing 60% with 21067 violations
[03/15 00:56:53   6689] #    cpu time = 00:31:42, elapsed time = 00:31:42, memory = 1702.13 (MB), peak = 1987.04 (MB)
[03/15 00:58:26   6781] #    completing 70% with 20864 violations
[03/15 00:58:26   6781] #    cpu time = 00:33:14, elapsed time = 00:33:14, memory = 1777.89 (MB), peak = 1987.04 (MB)
[03/15 00:59:44   6860] #    completing 80% with 20566 violations
[03/15 00:59:44   6860] #    cpu time = 00:34:33, elapsed time = 00:34:33, memory = 1755.92 (MB), peak = 1987.04 (MB)
[03/15 01:01:58   6993] #    completing 90% with 20066 violations
[03/15 01:01:58   6993] #    cpu time = 00:36:46, elapsed time = 00:36:46, memory = 1700.49 (MB), peak = 1987.04 (MB)
[03/15 01:04:12   7128] #    completing 100% with 19585 violations
[03/15 01:04:12   7128] #    cpu time = 00:39:01, elapsed time = 00:39:01, memory = 1720.57 (MB), peak = 1987.04 (MB)
[03/15 01:04:13   7128] #    number of violations = 19585
[03/15 01:04:13   7128] #
[03/15 01:04:13   7128] #    By Layer and Type :
[03/15 01:04:13   7128] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 01:04:13   7128] #	M1         1687      326     5961     2769      606      541      425    12315
[03/15 01:04:13   7128] #	M2         2262     3055     1125       22       56        0      481     7001
[03/15 01:04:13   7128] #	M3           38       19      128        6        3        0       62      256
[03/15 01:04:13   7128] #	M4            1        1       10        0        0        0        1       13
[03/15 01:04:13   7128] #	Totals     3988     3401     7224     2797      665      541      969    19585
[03/15 01:04:13   7128] #cpu time = 00:39:01, elapsed time = 00:39:01, memory = 1720.76 (MB), peak = 1987.04 (MB)
[03/15 01:04:13   7128] #Complete Detail Routing.
[03/15 01:04:13   7129] #Total number of nets with non-default rule or having extra spacing = 228
[03/15 01:04:13   7129] #Total wire length = 1298328 um.
[03/15 01:04:13   7129] #Total half perimeter of net bounding box = 1224832 um.
[03/15 01:04:13   7129] #Total wire length on LAYER M1 = 3079 um.
[03/15 01:04:13   7129] #Total wire length on LAYER M2 = 265146 um.
[03/15 01:04:13   7129] #Total wire length on LAYER M3 = 386507 um.
[03/15 01:04:13   7129] #Total wire length on LAYER M4 = 262651 um.
[03/15 01:04:13   7129] #Total wire length on LAYER M5 = 196517 um.
[03/15 01:04:13   7129] #Total wire length on LAYER M6 = 128236 um.
[03/15 01:04:13   7129] #Total wire length on LAYER M7 = 18445 um.
[03/15 01:04:13   7129] #Total wire length on LAYER M8 = 37746 um.
[03/15 01:04:13   7129] #Total number of vias = 357203
[03/15 01:04:13   7129] #Total number of multi-cut vias = 3551 (  1.0%)
[03/15 01:04:13   7129] #Total number of single cut vias = 353652 ( 99.0%)
[03/15 01:04:13   7129] #Up-Via Summary (total 357203):
[03/15 01:04:13   7129] #                   single-cut          multi-cut      Total
[03/15 01:04:13   7129] #-----------------------------------------------------------
[03/15 01:04:13   7129] #  Metal 1      154288 ( 98.7%)      2069 (  1.3%)     156357
[03/15 01:04:13   7129] #  Metal 2      142677 (100.0%)         0 (  0.0%)     142677
[03/15 01:04:13   7129] #  Metal 3       38592 (100.0%)         0 (  0.0%)      38592
[03/15 01:04:13   7129] #  Metal 4       12214 (100.0%)         0 (  0.0%)      12214
[03/15 01:04:13   7129] #  Metal 5        2671 ( 64.3%)      1482 ( 35.7%)       4153
[03/15 01:04:13   7129] #  Metal 6        1741 (100.0%)         0 (  0.0%)       1741
[03/15 01:04:13   7129] #  Metal 7        1469 (100.0%)         0 (  0.0%)       1469
[03/15 01:04:13   7129] #-----------------------------------------------------------
[03/15 01:04:13   7129] #               353652 ( 99.0%)      3551 (  1.0%)     357203 
[03/15 01:04:13   7129] #
[03/15 01:04:13   7129] #Total number of DRC violations = 19585
[03/15 01:04:13   7129] #Total number of overlapping instance violations = 1
[03/15 01:04:13   7129] #Total number of violations on LAYER M1 = 12315
[03/15 01:04:13   7129] #Total number of violations on LAYER M2 = 7001
[03/15 01:04:13   7129] #Total number of violations on LAYER M3 = 256
[03/15 01:04:13   7129] #Total number of violations on LAYER M4 = 13
[03/15 01:04:13   7129] #Total number of violations on LAYER M5 = 0
[03/15 01:04:13   7129] #Total number of violations on LAYER M6 = 0
[03/15 01:04:13   7129] #Total number of violations on LAYER M7 = 0
[03/15 01:04:13   7129] #Total number of violations on LAYER M8 = 0
[03/15 01:04:13   7129] #Cpu time = 00:49:20
[03/15 01:04:13   7129] #Elapsed time = 00:49:20
[03/15 01:04:13   7129] #Increased memory = 33.43 (MB)
[03/15 01:04:13   7129] #Total memory = 1560.88 (MB)
[03/15 01:04:13   7129] #Peak memory = 1987.04 (MB)
[03/15 01:04:15   7131] #
[03/15 01:04:15   7131] #Start Post Route wire spreading..
[03/15 01:04:15   7131] #
[03/15 01:04:15   7131] #Start data preparation for wire spreading...
[03/15 01:04:15   7131] #
[03/15 01:04:15   7131] #Data preparation is done on Sat Mar 15 01:04:15 2025
[03/15 01:04:15   7131] #
[03/15 01:04:15   7131] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1562.61 (MB), peak = 1987.04 (MB)
[03/15 01:04:15   7131] #
[03/15 01:04:15   7131] #Start Post Route Wire Spread.
[03/15 01:04:20   7136] #Done with 12463 horizontal wires in 7 hboxes and 12094 vertical wires in 5 hboxes.
[03/15 01:04:21   7136] #Complete Post Route Wire Spread.
[03/15 01:04:21   7136] #
[03/15 01:04:21   7136] #Total number of nets with non-default rule or having extra spacing = 228
[03/15 01:04:21   7136] #Total wire length = 1308711 um.
[03/15 01:04:21   7136] #Total half perimeter of net bounding box = 1224832 um.
[03/15 01:04:21   7136] #Total wire length on LAYER M1 = 3081 um.
[03/15 01:04:21   7136] #Total wire length on LAYER M2 = 266836 um.
[03/15 01:04:21   7136] #Total wire length on LAYER M3 = 390082 um.
[03/15 01:04:21   7136] #Total wire length on LAYER M4 = 265809 um.
[03/15 01:04:21   7136] #Total wire length on LAYER M5 = 197848 um.
[03/15 01:04:21   7136] #Total wire length on LAYER M6 = 128463 um.
[03/15 01:04:21   7136] #Total wire length on LAYER M7 = 18625 um.
[03/15 01:04:21   7136] #Total wire length on LAYER M8 = 37967 um.
[03/15 01:04:21   7136] #Total number of vias = 357203
[03/15 01:04:21   7136] #Total number of multi-cut vias = 3551 (  1.0%)
[03/15 01:04:21   7136] #Total number of single cut vias = 353652 ( 99.0%)
[03/15 01:04:21   7136] #Up-Via Summary (total 357203):
[03/15 01:04:21   7136] #                   single-cut          multi-cut      Total
[03/15 01:04:21   7136] #-----------------------------------------------------------
[03/15 01:04:21   7136] #  Metal 1      154288 ( 98.7%)      2069 (  1.3%)     156357
[03/15 01:04:21   7136] #  Metal 2      142677 (100.0%)         0 (  0.0%)     142677
[03/15 01:04:21   7136] #  Metal 3       38592 (100.0%)         0 (  0.0%)      38592
[03/15 01:04:21   7136] #  Metal 4       12214 (100.0%)         0 (  0.0%)      12214
[03/15 01:04:21   7136] #  Metal 5        2671 ( 64.3%)      1482 ( 35.7%)       4153
[03/15 01:04:21   7136] #  Metal 6        1741 (100.0%)         0 (  0.0%)       1741
[03/15 01:04:21   7136] #  Metal 7        1469 (100.0%)         0 (  0.0%)       1469
[03/15 01:04:21   7136] #-----------------------------------------------------------
[03/15 01:04:21   7136] #               353652 ( 99.0%)      3551 (  1.0%)     357203 
[03/15 01:04:21   7136] #
[03/15 01:04:21   7136] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1622.56 (MB), peak = 1987.04 (MB)
[03/15 01:04:21   7136] #
[03/15 01:04:21   7136] #Post Route wire spread is done.
[03/15 01:04:21   7137] #Total number of nets with non-default rule or having extra spacing = 228
[03/15 01:04:21   7137] #Total wire length = 1308711 um.
[03/15 01:04:21   7137] #Total half perimeter of net bounding box = 1224832 um.
[03/15 01:04:21   7137] #Total wire length on LAYER M1 = 3081 um.
[03/15 01:04:21   7137] #Total wire length on LAYER M2 = 266836 um.
[03/15 01:04:21   7137] #Total wire length on LAYER M3 = 390082 um.
[03/15 01:04:21   7137] #Total wire length on LAYER M4 = 265809 um.
[03/15 01:04:21   7137] #Total wire length on LAYER M5 = 197848 um.
[03/15 01:04:21   7137] #Total wire length on LAYER M6 = 128463 um.
[03/15 01:04:21   7137] #Total wire length on LAYER M7 = 18625 um.
[03/15 01:04:21   7137] #Total wire length on LAYER M8 = 37967 um.
[03/15 01:04:21   7137] #Total number of vias = 357203
[03/15 01:04:21   7137] #Total number of multi-cut vias = 3551 (  1.0%)
[03/15 01:04:21   7137] #Total number of single cut vias = 353652 ( 99.0%)
[03/15 01:04:21   7137] #Up-Via Summary (total 357203):
[03/15 01:04:21   7137] #                   single-cut          multi-cut      Total
[03/15 01:04:21   7137] #-----------------------------------------------------------
[03/15 01:04:21   7137] #  Metal 1      154288 ( 98.7%)      2069 (  1.3%)     156357
[03/15 01:04:21   7137] #  Metal 2      142677 (100.0%)         0 (  0.0%)     142677
[03/15 01:04:21   7137] #  Metal 3       38592 (100.0%)         0 (  0.0%)      38592
[03/15 01:04:21   7137] #  Metal 4       12214 (100.0%)         0 (  0.0%)      12214
[03/15 01:04:21   7137] #  Metal 5        2671 ( 64.3%)      1482 ( 35.7%)       4153
[03/15 01:04:21   7137] #  Metal 6        1741 (100.0%)         0 (  0.0%)       1741
[03/15 01:04:21   7137] #  Metal 7        1469 (100.0%)         0 (  0.0%)       1469
[03/15 01:04:21   7137] #-----------------------------------------------------------
[03/15 01:04:21   7137] #               353652 ( 99.0%)      3551 (  1.0%)     357203 
[03/15 01:04:21   7137] #
[03/15 01:04:23   7138] #
[03/15 01:04:23   7138] #Start DRC checking..
[03/15 01:05:01   7176] #    number of violations = 19877
[03/15 01:05:01   7176] #
[03/15 01:05:01   7176] #    By Layer and Type :
[03/15 01:05:01   7176] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 01:05:01   7176] #	M1         1708      333     6018     2788      617      559      462    12485
[03/15 01:05:01   7176] #	M2         2288     3087     1188       22       56        0      485     7126
[03/15 01:05:01   7176] #	M3           40       20      124        6        3        0       62      255
[03/15 01:05:01   7176] #	M4            1        1        8        0        0        0        1       11
[03/15 01:05:01   7176] #	Totals     4037     3441     7338     2816      676      559     1010    19877
[03/15 01:05:01   7176] #cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1659.88 (MB), peak = 1987.04 (MB)
[03/15 01:05:01   7176] #CELL_VIEW fullchip,init has 19877 DRC violations
[03/15 01:05:01   7176] #Total number of DRC violations = 19877
[03/15 01:05:01   7176] #Total number of overlapping instance violations = 1
[03/15 01:05:01   7176] #Total number of net violated process antenna rule = 0
[03/15 01:05:01   7176] #Total number of violations on LAYER M1 = 12485
[03/15 01:05:01   7176] #Total number of violations on LAYER M2 = 7126
[03/15 01:05:01   7176] #Total number of violations on LAYER M3 = 255
[03/15 01:05:01   7176] #Total number of violations on LAYER M4 = 11
[03/15 01:05:01   7176] #Total number of violations on LAYER M5 = 0
[03/15 01:05:01   7176] #Total number of violations on LAYER M6 = 0
[03/15 01:05:01   7176] #Total number of violations on LAYER M7 = 0
[03/15 01:05:01   7176] #Total number of violations on LAYER M8 = 0
[03/15 01:05:01   7176] # Wire spreading introduces 292 DRCs
[03/15 01:05:03   7178] #
[03/15 01:05:03   7178] #Start Post Route via swapping..
[03/15 01:05:57   7232] #    number of violations = 19884
[03/15 01:05:57   7232] #
[03/15 01:05:57   7232] #    By Layer and Type :
[03/15 01:05:57   7232] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 01:05:57   7232] #	M1         1708      333     6018     2788      617      559      462    12485
[03/15 01:05:57   7232] #	M2         2288     3094     1188       22       56        0      485     7133
[03/15 01:05:57   7232] #	M3           40       20      124        6        3        0       62      255
[03/15 01:05:57   7232] #	M4            1        1        8        0        0        0        1       11
[03/15 01:05:57   7232] #	Totals     4037     3448     7338     2816      676      559     1010    19884
[03/15 01:05:57   7232] #cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1569.73 (MB), peak = 1987.04 (MB)
[03/15 01:07:36   7331] #    number of violations = 19652
[03/15 01:07:36   7331] #
[03/15 01:07:36   7331] #    By Layer and Type :
[03/15 01:07:36   7331] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 01:07:36   7331] #	M1         1692      327     5962     2788      614      551      449    12383
[03/15 01:07:36   7331] #	M2         2273     2994     1192       22       56        0      468     7005
[03/15 01:07:36   7331] #	M3           36       20      126        6        3        0       62      253
[03/15 01:07:36   7331] #	M4            1        1        8        0        0        0        1       11
[03/15 01:07:36   7331] #	Totals     4002     3342     7288     2816      673      551      980    19652
[03/15 01:07:36   7331] #cpu time = 00:02:33, elapsed time = 00:02:33, memory = 1571.79 (MB), peak = 1987.04 (MB)
[03/15 01:07:36   7331] #CELL_VIEW fullchip,init has 19652 DRC violations
[03/15 01:07:36   7331] #Total number of DRC violations = 19652
[03/15 01:07:36   7331] #Total number of overlapping instance violations = 1
[03/15 01:07:36   7331] #Total number of net violated process antenna rule = 0
[03/15 01:07:36   7331] #Total number of violations on LAYER M1 = 12383
[03/15 01:07:36   7331] #Total number of violations on LAYER M2 = 7005
[03/15 01:07:36   7331] #Total number of violations on LAYER M3 = 253
[03/15 01:07:36   7331] #Total number of violations on LAYER M4 = 11
[03/15 01:07:36   7331] #Total number of violations on LAYER M5 = 0
[03/15 01:07:36   7331] #Total number of violations on LAYER M6 = 0
[03/15 01:07:36   7331] #Total number of violations on LAYER M7 = 0
[03/15 01:07:36   7331] #Total number of violations on LAYER M8 = 0
[03/15 01:07:36   7331] #Post Route via swapping is done.
[03/15 01:07:36   7332] #Total number of nets with non-default rule or having extra spacing = 228
[03/15 01:07:36   7332] #Total wire length = 1308711 um.
[03/15 01:07:36   7332] #Total half perimeter of net bounding box = 1224832 um.
[03/15 01:07:36   7332] #Total wire length on LAYER M1 = 3081 um.
[03/15 01:07:36   7332] #Total wire length on LAYER M2 = 266836 um.
[03/15 01:07:36   7332] #Total wire length on LAYER M3 = 390082 um.
[03/15 01:07:36   7332] #Total wire length on LAYER M4 = 265809 um.
[03/15 01:07:36   7332] #Total wire length on LAYER M5 = 197848 um.
[03/15 01:07:36   7332] #Total wire length on LAYER M6 = 128463 um.
[03/15 01:07:36   7332] #Total wire length on LAYER M7 = 18625 um.
[03/15 01:07:36   7332] #Total wire length on LAYER M8 = 37967 um.
[03/15 01:07:36   7332] #Total number of vias = 357203
[03/15 01:07:36   7332] #Total number of multi-cut vias = 210250 ( 58.9%)
[03/15 01:07:36   7332] #Total number of single cut vias = 146953 ( 41.1%)
[03/15 01:07:36   7332] #Up-Via Summary (total 357203):
[03/15 01:07:36   7332] #                   single-cut          multi-cut      Total
[03/15 01:07:36   7332] #-----------------------------------------------------------
[03/15 01:07:36   7332] #  Metal 1      126469 ( 80.9%)     29888 ( 19.1%)     156357
[03/15 01:07:36   7332] #  Metal 2       18322 ( 12.8%)    124355 ( 87.2%)     142677
[03/15 01:07:36   7332] #  Metal 3        1927 (  5.0%)     36665 ( 95.0%)      38592
[03/15 01:07:36   7332] #  Metal 4         139 (  1.1%)     12075 ( 98.9%)      12214
[03/15 01:07:36   7332] #  Metal 5           4 (  0.1%)      4149 ( 99.9%)       4153
[03/15 01:07:36   7332] #  Metal 6          69 (  4.0%)      1672 ( 96.0%)       1741
[03/15 01:07:36   7332] #  Metal 7          23 (  1.6%)      1446 ( 98.4%)       1469
[03/15 01:07:36   7332] #-----------------------------------------------------------
[03/15 01:07:36   7332] #               146953 ( 41.1%)    210250 ( 58.9%)     357203 
[03/15 01:07:36   7332] #
[03/15 01:07:36   7332] #detailRoute Statistics:
[03/15 01:07:36   7332] #Cpu time = 00:52:43
[03/15 01:07:36   7332] #Elapsed time = 00:52:43
[03/15 01:07:36   7332] #Increased memory = 42.62 (MB)
[03/15 01:07:36   7332] #Total memory = 1570.06 (MB)
[03/15 01:07:36   7332] #Peak memory = 1987.04 (MB)
[03/15 01:07:41   7335] #
[03/15 01:07:41   7335] #globalDetailRoute statistics:
[03/15 01:07:41   7335] #Cpu time = 00:53:51
[03/15 01:07:41   7335] #Elapsed time = 00:53:52
[03/15 01:07:41   7335] #Increased memory = 15.04 (MB)
[03/15 01:07:41   7335] #Total memory = 1490.52 (MB)
[03/15 01:07:41   7335] #Peak memory = 1987.04 (MB)
[03/15 01:07:41   7335] #Number of warnings = 1
[03/15 01:07:41   7335] #Total number of warnings = 159
[03/15 01:07:41   7335] #Number of fails = 0
[03/15 01:07:41   7335] #Total number of fails = 0
[03/15 01:07:41   7335] #Complete globalDetailRoute on Sat Mar 15 01:07:41 2025
[03/15 01:07:41   7335] #
[03/15 01:07:41   7335] #routeDesign: cpu time = 00:55:08, elapsed time = 00:55:10, memory = 1429.50 (MB), peak = 1987.04 (MB)
[03/15 01:07:41   7335] 
[03/15 01:07:41   7335] *** Summary of all messages that are not suppressed in this session:
[03/15 01:07:41   7335] Severity  ID               Count  Summary                                  
[03/15 01:07:41   7335] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/15 01:07:41   7335] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/15 01:07:41   7335] *** Message Summary: 2 warning(s), 0 error(s)
[03/15 01:07:41   7335] 
[03/15 01:07:41   7335] <CMD> setExtractRCMode -engine postRoute
[03/15 01:07:41   7335] <CMD> extractRC
[03/15 01:07:41   7335] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 01:07:41   7335] Extraction called for design 'fullchip' of instances=148308 and nets=46948 using extraction engine 'postRoute' at effort level 'low' .
[03/15 01:07:41   7335] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/15 01:07:41   7335] RC Extraction called in multi-corner(2) mode.
[03/15 01:07:41   7335] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 01:07:41   7335] Process corner(s) are loaded.
[03/15 01:07:41   7335]  Corner: Cmax
[03/15 01:07:41   7335]  Corner: Cmin
[03/15 01:07:41   7335] extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d  -extended
[03/15 01:07:41   7335] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 01:07:41   7335]       RC Corner Indexes            0       1   
[03/15 01:07:41   7335] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 01:07:41   7335] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 01:07:41   7335] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 01:07:41   7335] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 01:07:41   7335] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 01:07:41   7335] Shrink Factor                : 1.00000
[03/15 01:07:42   7336] Initializing multi-corner capacitance tables ... 
[03/15 01:07:42   7336] Initializing multi-corner resistance tables ...
[03/15 01:07:42   7336] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1928.0M)
[03/15 01:07:42   7336] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for storing RC.
[03/15 01:07:43   7337] Extracted 10.0003% (CPU Time= 0:00:01.1  MEM= 1995.1M)
[03/15 01:07:43   7337] Extracted 20.0004% (CPU Time= 0:00:01.5  MEM= 1995.1M)
[03/15 01:07:43   7337] Extracted 30.0002% (CPU Time= 0:00:01.8  MEM= 1995.1M)
[03/15 01:07:44   7338] Extracted 40.0003% (CPU Time= 0:00:02.5  MEM= 1999.1M)
[03/15 01:07:45   7339] Extracted 50.0004% (CPU Time= 0:00:03.4  MEM= 1999.1M)
[03/15 01:07:46   7340] Extracted 60.0003% (CPU Time= 0:00:04.2  MEM= 1999.1M)
[03/15 01:07:46   7340] Extracted 70.0004% (CPU Time= 0:00:04.5  MEM= 1999.1M)
[03/15 01:07:46   7340] Extracted 80.0002% (CPU Time= 0:00:04.9  MEM= 1999.1M)
[03/15 01:07:47   7341] Extracted 90.0003% (CPU Time= 0:00:05.6  MEM= 1999.1M)
[03/15 01:07:48   7343] Extracted 100% (CPU Time= 0:00:07.1  MEM= 1999.1M)
[03/15 01:07:49   7343] Number of Extracted Resistors     : 922548
[03/15 01:07:49   7343] Number of Extracted Ground Cap.   : 894586
[03/15 01:07:49   7343] Number of Extracted Coupling Cap. : 1578436
[03/15 01:07:49   7343] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 01:07:49   7343] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 01:07:49   7343]  Corner: Cmax
[03/15 01:07:49   7343]  Corner: Cmin
[03/15 01:07:49   7343] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1983.1M)
[03/15 01:07:49   7343] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb_Filter.rcdb.d' for storing RC.
[03/15 01:07:49   7344] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 45372 times net's RC data read were performed.
[03/15 01:07:49   7344] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1983.090M)
[03/15 01:07:49   7344] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 01:07:49   7344] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1983.090M)
[03/15 01:07:49   7344] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.4  Real Time: 0:00:08.0  MEM: 1983.090M)
[03/15 01:07:49   7344] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/15 01:07:49   7344] <CMD> optDesign -postRoute -setup -hold
[03/15 01:07:49   7344] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 01:07:49   7344] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 01:07:49   7344] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 01:07:49   7344] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 01:07:49   7344] -setupDynamicPowerViewAsDefaultView false
[03/15 01:07:49   7344]                                            # bool, default=false, private
[03/15 01:07:49   7344] #spOpts: N=65 
[03/15 01:07:50   7344] Core basic site is core
[03/15 01:07:50   7344] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 01:07:51   7345] Summary for sequential cells idenfication: 
[03/15 01:07:51   7345] Identified SBFF number: 199
[03/15 01:07:51   7345] Identified MBFF number: 0
[03/15 01:07:51   7345] Not identified SBFF number: 0
[03/15 01:07:51   7345] Not identified MBFF number: 0
[03/15 01:07:51   7345] Number of sequential cells which are not FFs: 104
[03/15 01:07:51   7345] 
[03/15 01:07:51   7345] #spOpts: N=65 mergeVia=F 
[03/15 01:07:51   7346] Switching SI Aware to true by default in postroute mode   
[03/15 01:07:51   7346] GigaOpt running with 1 threads.
[03/15 01:07:51   7346] Info: 1 threads available for lower-level modules during optimization.
[03/15 01:07:51   7346] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 01:07:51   7346] 	Cell FILL1_LL, site bcore.
[03/15 01:07:51   7346] 	Cell FILL_NW_HH, site bcore.
[03/15 01:07:51   7346] 	Cell FILL_NW_LL, site bcore.
[03/15 01:07:51   7346] 	Cell GFILL, site gacore.
[03/15 01:07:51   7346] 	Cell GFILL10, site gacore.
[03/15 01:07:51   7346] 	Cell GFILL2, site gacore.
[03/15 01:07:51   7346] 	Cell GFILL3, site gacore.
[03/15 01:07:51   7346] 	Cell GFILL4, site gacore.
[03/15 01:07:51   7346] 	Cell LVLLHCD1, site bcore.
[03/15 01:07:51   7346] 	Cell LVLLHCD2, site bcore.
[03/15 01:07:51   7346] 	Cell LVLLHCD4, site bcore.
[03/15 01:07:51   7346] 	Cell LVLLHCD8, site bcore.
[03/15 01:07:51   7346] 	Cell LVLLHD1, site bcore.
[03/15 01:07:51   7346] 	Cell LVLLHD2, site bcore.
[03/15 01:07:51   7346] 	Cell LVLLHD4, site bcore.
[03/15 01:07:51   7346] 	Cell LVLLHD8, site bcore.
[03/15 01:07:51   7346] .
[03/15 01:07:51   7346] Initializing multi-corner capacitance tables ... 
[03/15 01:07:52   7346] Initializing multi-corner resistance tables ...
[03/15 01:07:52   7346] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/15 01:07:52   7346] Type 'man IMPOPT-7077' for more detail.
[03/15 01:07:53   7347] Effort level <high> specified for reg2reg path_group
[03/15 01:07:54   7348] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1958.0M, totSessionCpu=2:02:28 **
[03/15 01:07:54   7348] #Created 848 library cell signatures
[03/15 01:07:54   7348] #Created 46948 NETS and 0 SPECIALNETS signatures
[03/15 01:07:54   7348] #Created 148309 instance signatures
[03/15 01:07:54   7348] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1500.27 (MB), peak = 1987.04 (MB)
[03/15 01:07:54   7349] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1500.34 (MB), peak = 1987.04 (MB)
[03/15 01:07:54   7349] #spOpts: N=65 
[03/15 01:07:54   7349] Begin checking placement ... (start mem=1958.0M, init mem=1958.0M)
[03/15 01:07:55   7350] Overlapping with other instance:	82897
[03/15 01:07:55   7350] Orientation Violation:	73894
[03/15 01:07:56   7350] Placement Blockage Violation:	597
[03/15 01:07:56   7350] *info: Placed = 148308         (Fixed = 99)
[03/15 01:07:56   7350] *info: Unplaced = 0           
[03/15 01:07:56   7350] Placement Density:99.54%(917866/922147)
[03/15 01:07:56   7350] Finished checkPlace (cpu: total=0:00:01.7, vio checks=0:00:00.6; mem=1958.0M)
[03/15 01:07:56   7350] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[03/15 01:07:56   7350] **INFO: It is recommended to fix the placement violations and reroute the design
[03/15 01:07:56   7350] **INFO: Command refinePlace may be used to fix the placement violations
[03/15 01:07:56   7350] *** Change effort level medium to high ***
[03/15 01:07:56   7350]  Initial DC engine is -> aae
[03/15 01:07:56   7350]  
[03/15 01:07:56   7350]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 01:07:56   7350]  
[03/15 01:07:56   7350]  
[03/15 01:07:56   7350]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 01:07:56   7350]  
[03/15 01:07:56   7350] Reset EOS DB
[03/15 01:07:56   7350] Ignoring AAE DB Resetting ...
[03/15 01:07:56   7350]  Set Options for AAE Based Opt flow 
[03/15 01:07:56   7350] *** optDesign -postRoute ***
[03/15 01:07:56   7350] DRC Margin: user margin 0.0; extra margin 0
[03/15 01:07:56   7350] Setup Target Slack: user slack 0
[03/15 01:07:56   7350] Hold Target Slack: user slack 0
[03/15 01:07:56   7350] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 01:07:56   7350] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 01:07:56   7350] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 01:07:56   7350] -setupDynamicPowerViewAsDefaultView false
[03/15 01:07:56   7350]                                            # bool, default=false, private
[03/15 01:07:56   7351] Include MVT Delays for Hold Opt
[03/15 01:07:56   7351] ** INFO : this run is activating 'postRoute' automaton
[03/15 01:07:56   7351] 
[03/15 01:07:56   7351] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/15 01:07:56   7351] 
[03/15 01:07:56   7351] Type 'man IMPOPT-3663' for more detail.
[03/15 01:07:57   7351] 
[03/15 01:07:57   7351] Power view               = WC_VIEW
[03/15 01:07:57   7351] Number of VT partitions  = 2
[03/15 01:07:57   7351] Standard cells in design = 811
[03/15 01:07:57   7351] Instances in design      = 39673
[03/15 01:07:57   7351] 
[03/15 01:07:57   7351] Instance distribution across the VT partitions:
[03/15 01:07:57   7351] 
[03/15 01:07:57   7351]  LVT : inst = 13427 (33.8%), cells = 335 (41%)
[03/15 01:07:57   7351]    Lib tcbn65gpluswc        : inst = 13427 (33.8%)
[03/15 01:07:57   7351] 
[03/15 01:07:57   7351]  HVT : inst = 26242 (66.1%), cells = 457 (56%)
[03/15 01:07:57   7351]    Lib tcbn65gpluswc        : inst = 26242 (66.1%)
[03/15 01:07:57   7351] 
[03/15 01:07:57   7351] Reporting took 0 sec
[03/15 01:07:57   7351] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 01:07:57   7351] Extraction called for design 'fullchip' of instances=148308 and nets=46948 using extraction engine 'postRoute' at effort level 'low' .
[03/15 01:07:57   7351] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/15 01:07:57   7351] RC Extraction called in multi-corner(2) mode.
[03/15 01:07:57   7351] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 01:07:57   7351] Process corner(s) are loaded.
[03/15 01:07:57   7351]  Corner: Cmax
[03/15 01:07:57   7351]  Corner: Cmin
[03/15 01:07:57   7351] extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
[03/15 01:07:57   7351] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 01:07:57   7351]       RC Corner Indexes            0       1   
[03/15 01:07:57   7351] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 01:07:57   7351] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 01:07:57   7351] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 01:07:57   7351] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 01:07:57   7351] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 01:07:57   7351] Shrink Factor                : 1.00000
[03/15 01:07:57   7352] Initializing multi-corner capacitance tables ... 
[03/15 01:07:57   7352] Initializing multi-corner resistance tables ...
[03/15 01:07:58   7352] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1950.0M)
[03/15 01:07:58   7352] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for storing RC.
[03/15 01:07:58   7353] Extracted 10.0003% (CPU Time= 0:00:01.2  MEM= 2025.1M)
[03/15 01:07:58   7353] Extracted 20.0004% (CPU Time= 0:00:01.6  MEM= 2025.1M)
[03/15 01:07:59   7353] Extracted 30.0002% (CPU Time= 0:00:02.0  MEM= 2025.1M)
[03/15 01:07:59   7354] Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 2029.1M)
[03/15 01:08:00   7355] Extracted 50.0004% (CPU Time= 0:00:03.6  MEM= 2029.1M)
[03/15 01:08:01   7356] Extracted 60.0003% (CPU Time= 0:00:04.4  MEM= 2029.1M)
[03/15 01:08:02   7356] Extracted 70.0004% (CPU Time= 0:00:04.8  MEM= 2029.1M)
[03/15 01:08:02   7357] Extracted 80.0002% (CPU Time= 0:00:05.1  MEM= 2029.1M)
[03/15 01:08:03   7357] Extracted 90.0003% (CPU Time= 0:00:05.8  MEM= 2029.1M)
[03/15 01:08:04   7359] Extracted 100% (CPU Time= 0:00:07.4  MEM= 2029.1M)
[03/15 01:08:04   7359] Number of Extracted Resistors     : 922548
[03/15 01:08:04   7359] Number of Extracted Ground Cap.   : 894586
[03/15 01:08:04   7359] Number of Extracted Coupling Cap. : 1578436
[03/15 01:08:04   7359] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 01:08:04   7359] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 01:08:04   7359]  Corner: Cmax
[03/15 01:08:04   7359]  Corner: Cmin
[03/15 01:08:04   7359] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2009.1M)
[03/15 01:08:04   7359] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb_Filter.rcdb.d' for storing RC.
[03/15 01:08:05   7360] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 45372 times net's RC data read were performed.
[03/15 01:08:05   7360] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2009.090M)
[03/15 01:08:05   7360] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 01:08:05   7360] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2009.090M)
[03/15 01:08:05   7360] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.7  Real Time: 0:00:08.0  MEM: 2009.090M)
[03/15 01:08:05   7360] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 01:08:05   7360] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2009.1M)
[03/15 01:08:05   7360] Initializing multi-corner capacitance tables ... 
[03/15 01:08:05   7360] Initializing multi-corner resistance tables ...
[03/15 01:08:07   7362] **INFO: Starting Blocking QThread with 1 CPU
[03/15 01:08:07   7362]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 01:08:07   7362] #################################################################################
[03/15 01:08:07   7362] # Design Stage: PostRoute
[03/15 01:08:07   7362] # Design Name: fullchip
[03/15 01:08:07   7362] # Design Mode: 65nm
[03/15 01:08:07   7362] # Analysis Mode: MMMC OCV 
[03/15 01:08:07   7362] # Parasitics Mode: SPEF/RCDB
[03/15 01:08:07   7362] # Signoff Settings: SI Off 
[03/15 01:08:07   7362] #################################################################################
[03/15 01:08:07   7362] AAE_INFO: 1 threads acquired from CTE.
[03/15 01:08:07   7362] Calculate late delays in OCV mode...
[03/15 01:08:07   7362] Calculate early delays in OCV mode...
[03/15 01:08:07   7362] Topological Sorting (CPU = 0:00:00.2, MEM = 0.0M, InitMEM = 0.0M)
[03/15 01:08:07   7362] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 01:08:07   7362] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/15 01:08:07   7362] End delay calculation. (MEM=0 CPU=0:00:08.0 REAL=0:00:08.0)
[03/15 01:08:07   7362] *** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 0.0M) ***
[03/15 01:08:07   7362] *** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=0:00:46.8 mem=0.0M)
[03/15 01:08:07   7362] Done building cte hold timing graph (HoldAware) cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:00:46.9 mem=0.0M ***
[03/15 01:08:20   7374]  
_______________________________________________________________________
[03/15 01:08:20   7374] Starting SI iteration 1 using Infinite Timing Windows
[03/15 01:08:20   7374] Begin IPO call back ...
[03/15 01:08:20   7374] End IPO call back ...
[03/15 01:08:21   7374] #################################################################################
[03/15 01:08:21   7374] # Design Stage: PostRoute
[03/15 01:08:21   7374] # Design Name: fullchip
[03/15 01:08:21   7374] # Design Mode: 65nm
[03/15 01:08:21   7374] # Analysis Mode: MMMC OCV 
[03/15 01:08:21   7374] # Parasitics Mode: SPEF/RCDB
[03/15 01:08:21   7374] # Signoff Settings: SI On 
[03/15 01:08:21   7374] #################################################################################
[03/15 01:08:21   7375] AAE_INFO: 1 threads acquired from CTE.
[03/15 01:08:21   7375] Setting infinite Tws ...
[03/15 01:08:21   7375] First Iteration Infinite Tw... 
[03/15 01:08:21   7375] Calculate early delays in OCV mode...
[03/15 01:08:21   7375] Calculate late delays in OCV mode...
[03/15 01:08:21   7375] Topological Sorting (CPU = 0:00:00.1, MEM = 2064.3M, InitMEM = 2064.3M)
[03/15 01:08:40   7393] AAE_INFO-618: Total number of nets in the design is 46948,  96.7 percent of the nets selected for SI analysis
[03/15 01:08:40   7394] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 01:08:40   7394] End delay calculation. (MEM=2081.13 CPU=0:00:18.0 REAL=0:00:18.0)
[03/15 01:08:40   7394] Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
[03/15 01:08:40   7394] *** CDM Built up (cpu=0:00:19.5  real=0:00:19.0  mem= 2081.1M) ***
[03/15 01:08:41   7395] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2081.1M)
[03/15 01:08:41   7395] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 01:08:41   7395] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2081.1M)
[03/15 01:08:41   7395] 
[03/15 01:08:41   7395] Executing IPO callback for view pruning ..
[03/15 01:08:42   7395] Starting SI iteration 2
[03/15 01:08:42   7395] AAE_INFO: 1 threads acquired from CTE.
[03/15 01:08:42   7395] Calculate early delays in OCV mode...
[03/15 01:08:42   7395] Calculate late delays in OCV mode...
[03/15 01:09:00   7413] AAE_INFO-618: Total number of nets in the design is 46948,  25.9 percent of the nets selected for SI analysis
[03/15 01:09:00   7413] End delay calculation. (MEM=2057.18 CPU=0:00:17.6 REAL=0:00:18.0)
[03/15 01:09:00   7413] *** CDM Built up (cpu=0:00:17.8  real=0:00:18.0  mem= 2057.2M) ***
[03/15 01:09:01   7415] *** Done Building Timing Graph (cpu=0:00:41.0 real=0:00:41.0 totSessionCpu=2:03:35 mem=2057.2M)
[03/15 01:09:01   7415] ** Profile ** Start :  cpu=0:00:00.0, mem=2057.2M
[03/15 01:09:02   7415] ** Profile ** Other data :  cpu=0:00:00.3, mem=2057.2M
[03/15 01:09:02   7416] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2057.2M
[03/15 01:09:02   7416] ** Profile ** DRVs :  cpu=0:00:00.4, mem=2057.2M
[03/15 01:09:02   7416] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.943 | -26.943 |  0.046  |
|           TNS (ns):| -6736.9 | -6736.9 |  0.000  |
|    Violating Paths:|  2833   |  2833   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.018%
       (99.536% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:01:08, mem = 1971.4M, totSessionCpu=2:03:36 **
[03/15 01:09:02   7416] Setting latch borrow mode to budget during optimization.
[03/15 01:09:04   7418] Glitch fixing enabled
[03/15 01:09:05   7418] <optDesign CMD> fixdrv  all VT Cells
[03/15 01:09:05   7418] Leakage Power Opt: re-selecting buf/inv list 
[03/15 01:09:05   7418] Summary for sequential cells idenfication: 
[03/15 01:09:05   7418] Identified SBFF number: 199
[03/15 01:09:05   7418] Identified MBFF number: 0
[03/15 01:09:05   7418] Not identified SBFF number: 0
[03/15 01:09:05   7418] Not identified MBFF number: 0
[03/15 01:09:05   7418] Number of sequential cells which are not FFs: 104
[03/15 01:09:05   7418] 
[03/15 01:09:05   7418] **INFO: Num dontuse cells 98, Num usable cells 941
[03/15 01:09:05   7418] optDesignOneStep: Leakage Power Flow
[03/15 01:09:05   7418] **INFO: Num dontuse cells 98, Num usable cells 941
[03/15 01:09:05   7418] **INFO: Start fixing DRV (Mem = 2038.21M) ...
[03/15 01:09:05   7418] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/15 01:09:05   7418] **INFO: Start fixing DRV iteration 1 ...
[03/15 01:09:05   7418] Begin: GigaOpt DRV Optimization
[03/15 01:09:05   7418] Glitch fixing enabled
[03/15 01:09:05   7418] Info: 225 clock nets excluded from IPO operation.
[03/15 01:09:05   7418] Summary for sequential cells idenfication: 
[03/15 01:09:05   7418] Identified SBFF number: 199
[03/15 01:09:05   7418] Identified MBFF number: 0
[03/15 01:09:05   7418] Not identified SBFF number: 0
[03/15 01:09:05   7418] Not identified MBFF number: 0
[03/15 01:09:05   7418] Number of sequential cells which are not FFs: 104
[03/15 01:09:05   7418] 
[03/15 01:09:05   7418] DRV pessimism of 5.00% is used.
[03/15 01:09:05   7418] PhyDesignGrid: maxLocalDensity 0.96
[03/15 01:09:05   7418] #spOpts: N=65 mergeVia=F 
[03/15 01:09:09   7423] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 01:09:09   7423] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/15 01:09:09   7423] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 01:09:09   7423] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/15 01:09:09   7423] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 01:09:09   7423] DEBUG: @coeDRVCandCache::init.
[03/15 01:09:09   7423] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 01:09:10   7423] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -26.94 |          0|          0|          0|  99.54  |            |           |
[03/15 01:09:10   7423] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 01:09:10   7423] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -26.94 |          0|          0|          0|  99.54  |   0:00:00.0|    2273.4M|
[03/15 01:09:10   7423] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 01:09:10   7423] **** Begin NDR-Layer Usage Statistics ****
[03/15 01:09:10   7423] Layer 3 has 228 constrained nets 
[03/15 01:09:10   7423] Layer 7 has 300 constrained nets 
[03/15 01:09:10   7423] **** End NDR-Layer Usage Statistics ****
[03/15 01:09:10   7423] 
[03/15 01:09:10   7423] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=2273.4M) ***
[03/15 01:09:10   7423] 
[03/15 01:09:10   7423] Begin: glitch net info
[03/15 01:09:10   7424] glitch slack range: number of glitch nets
[03/15 01:09:10   7424] glitch slack < -0.32 : 0
[03/15 01:09:10   7424] -0.32 < glitch slack < -0.28 : 0
[03/15 01:09:10   7424] -0.28 < glitch slack < -0.24 : 0
[03/15 01:09:10   7424] -0.24 < glitch slack < -0.2 : 0
[03/15 01:09:10   7424] -0.2 < glitch slack < -0.16 : 0
[03/15 01:09:10   7424] -0.16 < glitch slack < -0.12 : 0
[03/15 01:09:10   7424] -0.12 < glitch slack < -0.08 : 0
[03/15 01:09:10   7424] -0.08 < glitch slack < -0.04 : 0
[03/15 01:09:10   7424] -0.04 < glitch slack : 0
[03/15 01:09:10   7424] End: glitch net info
[03/15 01:09:10   7424] DEBUG: @coeDRVCandCache::cleanup.
[03/15 01:09:10   7424] drv optimizer changes nothing and skips refinePlace
[03/15 01:09:10   7424] End: GigaOpt DRV Optimization
[03/15 01:09:10   7424] **optDesign ... cpu = 0:01:16, real = 0:01:16, mem = 2148.8M, totSessionCpu=2:03:44 **
[03/15 01:09:10   7424] *info:
[03/15 01:09:10   7424] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 2148.77M).
[03/15 01:09:10   7424] Leakage Power Opt: resetting the buf/inv selection
[03/15 01:09:10   7424] ** Profile ** Start :  cpu=0:00:00.0, mem=2148.8M
[03/15 01:09:10   7424] ** Profile ** Other data :  cpu=0:00:00.3, mem=2148.8M
[03/15 01:09:11   7424] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2158.8M
[03/15 01:09:11   7425] ** Profile ** DRVs :  cpu=0:00:00.7, mem=2158.8M
[03/15 01:09:11   7425] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.08min mem=2148.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.943 | -26.943 |  0.046  |
|           TNS (ns):| -6736.9 | -6736.9 |  0.000  |
|    Violating Paths:|  2833   |  2833   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.018%
       (99.536% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2158.8M
[03/15 01:09:11   7425] **optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 2148.8M, totSessionCpu=2:03:46 **
[03/15 01:09:12   7426]   Timing Snapshot: (REF)
[03/15 01:09:12   7426]      Weighted WNS: 0.000
[03/15 01:09:12   7426]       All  PG WNS: 0.000
[03/15 01:09:12   7426]       High PG WNS: 0.000
[03/15 01:09:12   7426]       All  PG TNS: 0.000
[03/15 01:09:12   7426]       High PG TNS: 0.000
[03/15 01:09:12   7426]          Tran DRV: 0
[03/15 01:09:12   7426]           Cap DRV: 0
[03/15 01:09:12   7426]        Fanout DRV: 0
[03/15 01:09:12   7426]            Glitch: 0
[03/15 01:09:12   7426] *** Timing NOT met, worst failing slack is -26.943
[03/15 01:09:12   7426] *** Check timing (0:00:00.0)
[03/15 01:09:12   7426] **INFO: Num dontuse cells 98, Num usable cells 941
[03/15 01:09:12   7426] optDesignOneStep: Leakage Power Flow
[03/15 01:09:12   7426] **INFO: Num dontuse cells 98, Num usable cells 941
[03/15 01:09:12   7426] Begin: GigaOpt Optimization in WNS mode
[03/15 01:09:12   7426] Info: 225 clock nets excluded from IPO operation.
[03/15 01:09:12   7426] PhyDesignGrid: maxLocalDensity 0.96
[03/15 01:09:12   7426] #spOpts: N=65 mergeVia=F 
[03/15 01:09:16   7430] *info: 225 clock nets excluded
[03/15 01:09:16   7430] *info: 2 special nets excluded.
[03/15 01:09:16   7430] *info: 1551 no-driver nets excluded.
[03/15 01:09:18   7431] ** GigaOpt Optimizer WNS Slack -26.943 TNS Slack -6736.851 Density 99.54
[03/15 01:09:18   7431] Optimizer WNS Pass 0
[03/15 01:09:18   7432] Active Path Group: reg2reg  
[03/15 01:09:18   7432] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:18   7432] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:09:18   7432] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:18   7432] | -26.943|  -26.943|-6736.851|-6736.851|    99.54%|   0:00:00.0| 2229.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:09:19   7432] | -26.926|  -26.926|-6735.443|-6735.443|    99.54%|   0:00:01.0| 2247.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:09:19   7433] | -26.920|  -26.920|-6735.117|-6735.117|    99.54%|   0:00:00.0| 2249.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:09:21   7434] | -26.913|  -26.913|-6734.805|-6734.805|    99.54%|   0:00:02.0| 2250.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:09:22   7435] | -26.914|  -26.914|-6734.483|-6734.483|    99.54%|   0:00:01.0| 2251.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:09:22   7435] | -26.905|  -26.905|-6734.247|-6734.247|    99.54%|   0:00:00.0| 2251.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:09:27   7440] | -26.897|  -26.897|-6733.272|-6733.272|    99.54%|   0:00:05.0| 2273.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:09:27   7441] | -26.891|  -26.891|-6733.102|-6733.102|    99.54%|   0:00:00.0| 2254.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
[03/15 01:09:28   7441] | -26.892|  -26.892|-6732.690|-6732.690|    99.54%|   0:00:01.0| 2254.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
[03/15 01:09:28   7442] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:34   7447] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:34   7447] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:09:34   7447] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:34   7447] |  -2.681|   -2.681|-3332.695|-3332.695|    99.54%|   0:00:06.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:34   7447] |  -2.666|   -2.666|-3332.436|-3332.436|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:34   7448] |  -2.640|   -2.640|-3332.005|-3332.005|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:34   7448] |  -2.632|   -2.632|-3331.876|-3331.876|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:34   7448] |  -2.632|   -2.632|-3331.843|-3331.843|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:34   7448] |  -2.608|   -2.608|-3331.476|-3331.476|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:34   7448] |  -2.594|   -2.594|-3331.262|-3331.262|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:34   7448] |  -2.584|   -2.584|-3331.094|-3331.094|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:35   7448] |  -2.576|   -2.576|-3330.997|-3330.997|    99.54%|   0:00:01.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:35   7448] |  -2.555|   -2.555|-3330.655|-3330.655|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:35   7448] |  -2.545|   -2.545|-3330.464|-3330.464|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:35   7449] |  -2.537|   -2.537|-3330.362|-3330.362|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:35   7449] |  -2.533|   -2.533|-3330.309|-3330.309|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:35   7449] |  -2.525|   -2.525|-3330.175|-3330.175|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:35   7449] |  -2.517|   -2.517|-3330.044|-3330.044|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:36   7449] |  -2.505|   -2.505|-3329.856|-3329.856|    99.54%|   0:00:01.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:36   7450] |  -2.499|   -2.499|-3329.750|-3329.750|    99.54%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:37   7450] |  -2.497|   -2.497|-3329.701|-3329.701|    99.55%|   0:00:01.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:37   7451] |  -2.497|   -2.497|-3329.697|-3329.697|    99.55%|   0:00:00.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:38   7451] |  -2.497|   -2.497|-3329.687|-3329.687|    99.55%|   0:00:01.0| 2281.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:38   7451] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:41   7455] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:41   7455] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:09:41   7455] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:41   7455] |  -2.497|   -2.497|-3329.687|-3329.687|    99.55%|   0:00:03.0| 2297.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:41   7455] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:41   7455] 
[03/15 01:09:41   7455] *** Finish Core Optimize Step (cpu=0:00:22.9 real=0:00:23.0 mem=2297.4M) ***
[03/15 01:09:41   7455] 
[03/15 01:09:41   7455] *** Finished Optimize Step Cumulative (cpu=0:00:23.1 real=0:00:23.0 mem=2297.4M) ***
[03/15 01:09:41   7455] ** GigaOpt Optimizer WNS Slack -2.497 TNS Slack -3329.687 Density 99.55
[03/15 01:09:41   7455] Update Timing Windows (Threshold 0.014) ...
[03/15 01:09:41   7455] Re Calculate Delays on 104 Nets
[03/15 01:09:42   7455] Active Path Group: reg2reg  
[03/15 01:09:42   7455] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:42   7455] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:09:42   7455] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:42   7455] |  -2.498|   -2.498|-3329.712|-3329.712|    99.55%|   0:00:00.0| 2297.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:43   7456] |  -2.498|   -2.498|-3329.707|-3329.707|    99.55%|   0:00:01.0| 2297.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:43   7456] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:43   7456] 
[03/15 01:09:43   7456] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2297.4M) ***
[03/15 01:09:43   7456] 
[03/15 01:09:43   7456] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=2297.4M) ***
[03/15 01:09:43   7456] **** Begin NDR-Layer Usage Statistics ****
[03/15 01:09:43   7456] Layer 3 has 230 constrained nets 
[03/15 01:09:43   7456] Layer 7 has 302 constrained nets 
[03/15 01:09:43   7456] **** End NDR-Layer Usage Statistics ****
[03/15 01:09:43   7456] 
[03/15 01:09:43   7456] *** Finish Post Route Setup Fixing (cpu=0:00:25.3 real=0:00:26.0 mem=2297.4M) ***
[03/15 01:09:43   7457] #spOpts: N=65 
[03/15 01:09:43   7457] *** Starting refinePlace (2:04:17 mem=2278.4M) ***
[03/15 01:09:43   7457] Total net bbox length = 1.175e+06 (5.614e+05 6.138e+05) (ext = 1.808e+05)
[03/15 01:09:43   7457] Starting refinePlace ...
[03/15 01:09:43   7457] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/15 01:09:43   7457] Type 'man IMPSP-2002' for more detail.
[03/15 01:09:43   7457] Total net bbox length = 1.175e+06 (5.614e+05 6.138e+05) (ext = 1.808e+05)
[03/15 01:09:43   7457] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2278.4MB
[03/15 01:09:43   7457] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2278.4MB) @(2:04:17 - 2:04:17).
[03/15 01:09:43   7457] *** Finished refinePlace (2:04:17 mem=2278.4M) ***
[03/15 01:09:43   7457] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/15 01:09:43   7457] End: GigaOpt Optimization in WNS mode
[03/15 01:09:43   7457] **INFO: Num dontuse cells 98, Num usable cells 941
[03/15 01:09:43   7457] optDesignOneStep: Leakage Power Flow
[03/15 01:09:43   7457] **INFO: Num dontuse cells 98, Num usable cells 941
[03/15 01:09:44   7458] Begin: GigaOpt Optimization in TNS mode
[03/15 01:09:44   7458] Info: 227 clock nets excluded from IPO operation.
[03/15 01:09:44   7458] PhyDesignGrid: maxLocalDensity 0.96
[03/15 01:09:44   7458] #spOpts: N=65 
[03/15 01:09:48   7462] *info: 227 clock nets excluded
[03/15 01:09:48   7462] *info: 2 special nets excluded.
[03/15 01:09:48   7462] *info: 1551 no-driver nets excluded.
[03/15 01:09:50   7463] ** GigaOpt Optimizer WNS Slack -2.498 TNS Slack -3329.707 Density 99.55
[03/15 01:09:50   7463] Optimizer TNS Opt
[03/15 01:09:50   7464] Active Path Group: reg2reg  
[03/15 01:09:50   7464] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:50   7464] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:09:50   7464] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:09:50   7464] |  -2.498|   -2.498|-3329.707|-3329.707|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:09:51   7464] |  -2.498|   -2.498|-3329.707|-3329.707|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:09:51   7464] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/15 01:09:51   7465] |  -2.498|   -2.498|-3323.784|-3323.784|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:09:51   7465] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/15 01:09:51   7465] |  -2.498|   -2.498|-3319.865|-3319.865|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:09:51   7465] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/15 01:09:51   7465] |  -2.498|   -2.498|-3318.792|-3318.792|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:09:51   7465] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/15 01:09:52   7465] |  -2.498|   -2.498|-3316.531|-3316.531|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:09:52   7465] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/15 01:09:52   7466] |  -2.498|   -2.498|-3313.362|-3313.362|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:09:52   7466] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/15 01:09:52   7466] |  -2.498|   -2.498|-3313.343|-3313.343|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:09:52   7466] |        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
[03/15 01:09:53   7466] |  -2.498|   -2.498|-3311.423|-3311.423|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:09:53   7466] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/15 01:09:53   7466] |  -2.498|   -2.498|-3309.109|-3309.109|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:09:53   7466] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/15 01:09:53   7467] |  -2.498|   -2.498|-3307.496|-3307.496|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:09:53   7467] |        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/15 01:09:53   7467] |  -2.498|   -2.498|-3306.664|-3306.664|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:09:53   7467] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/15 01:09:53   7467] |  -2.498|   -2.498|-3306.531|-3306.531|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:09:53   7467] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/15 01:09:54   7467] |  -2.498|   -2.498|-3306.344|-3306.344|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:09:54   7467] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/15 01:09:54   7467] |  -2.498|   -2.498|-3306.098|-3306.098|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:09:54   7467] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/15 01:09:54   7467] |  -2.498|   -2.498|-3305.963|-3305.963|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:09:54   7467] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/15 01:09:54   7468] |  -2.498|   -2.498|-3300.427|-3300.427|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:09:54   7468] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/15 01:09:55   7468] |  -2.498|   -2.498|-3298.981|-3298.981|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:09:55   7468] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/15 01:09:55   7469] |  -2.498|   -2.498|-3298.429|-3298.429|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:09:55   7469] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/15 01:09:55   7469] |  -2.498|   -2.498|-3297.925|-3297.925|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:09:55   7469] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/15 01:09:55   7469] |  -2.498|   -2.498|-3297.343|-3297.343|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:09:55   7469] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/15 01:09:55   7469] |  -2.498|   -2.498|-3297.297|-3297.297|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:09:55   7469] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/15 01:09:55   7469] |  -2.498|   -2.498|-3296.617|-3296.617|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:09:55   7469] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/15 01:09:56   7469] |  -2.498|   -2.498|-3295.140|-3295.140|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:09:56   7469] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/15 01:09:56   7470] |  -2.498|   -2.498|-3295.140|-3295.140|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:09:56   7470] |        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
[03/15 01:09:56   7470] |  -2.498|   -2.498|-3295.092|-3295.092|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:09:56   7470] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/15 01:09:57   7470] |  -2.498|   -2.498|-3295.092|-3295.092|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:09:57   7470] |        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
[03/15 01:09:57   7471] |  -2.498|   -2.498|-3295.092|-3295.092|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:09:57   7471] |        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
[03/15 01:09:57   7471] |  -2.498|   -2.498|-3295.092|-3295.092|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:09:57   7471] |        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
[03/15 01:09:57   7471] |  -2.498|   -2.498|-3295.073|-3295.073|    99.55%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:09:57   7471] |        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
[03/15 01:09:58   7471] |  -2.498|   -2.498|-3295.055|-3295.055|    99.55%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:09:58   7471] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/15 01:09:58   7471] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:10:17   7490] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:10:17   7490] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:10:17   7490] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:10:17   7491] |  -2.498|   -2.498|-3294.802|-3294.802|    99.55%|   0:00:19.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:10:17   7491] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/15 01:10:17   7491] |  -2.498|   -2.498|-3294.770|-3294.770|    99.55%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:10:17   7491] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/15 01:10:17   7491] |  -2.498|   -2.498|-3294.747|-3294.747|    99.55%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:17   7491] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/15 01:10:18   7491] |  -2.498|   -2.498|-3294.713|-3294.713|    99.55%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:18   7491] |        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/15 01:10:18   7492] |  -2.498|   -2.498|-3294.692|-3294.692|    99.55%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:18   7492] |        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
[03/15 01:10:18   7492] |  -2.498|   -2.498|-3294.675|-3294.675|    99.55%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:18   7492] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/15 01:10:18   7492] |  -2.498|   -2.498|-3294.636|-3294.636|    99.55%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:18   7492] |        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
[03/15 01:10:19   7492] |  -2.498|   -2.498|-3294.546|-3294.546|    99.55%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:19   7492] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/15 01:10:19   7493] |  -2.498|   -2.498|-3294.524|-3294.524|    99.55%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:19   7493] |        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
[03/15 01:10:19   7493] |  -2.498|   -2.498|-3294.503|-3294.503|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:10:19   7493] |        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
[03/15 01:10:19   7493] |  -2.498|   -2.498|-3294.484|-3294.484|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:19   7493] |        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/15 01:10:20   7493] |  -2.498|   -2.498|-3294.447|-3294.447|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:20   7493] |        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
[03/15 01:10:20   7493] |  -2.498|   -2.498|-3294.427|-3294.427|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:20   7493] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/15 01:10:20   7494] |  -2.498|   -2.498|-3294.410|-3294.410|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:10:20   7494] |        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/15 01:10:20   7494] |  -2.498|   -2.498|-3294.392|-3294.392|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:20   7494] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/15 01:10:20   7494] |  -2.498|   -2.498|-3294.274|-3294.274|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:20   7494] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/15 01:10:21   7494] |  -2.498|   -2.498|-3294.227|-3294.227|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:10:21   7494] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/15 01:10:21   7494] |  -2.498|   -2.498|-3294.180|-3294.180|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:21   7494] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/15 01:10:21   7495] |  -2.498|   -2.498|-3293.415|-3293.415|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:21   7495] |        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
[03/15 01:10:21   7495] |  -2.498|   -2.498|-3293.296|-3293.296|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:21   7495] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/15 01:10:21   7495] |  -2.498|   -2.498|-3293.277|-3293.277|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:21   7495] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/15 01:10:21   7495] |  -2.498|   -2.498|-3293.257|-3293.257|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:21   7495] |        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/15 01:10:22   7495] |  -2.498|   -2.498|-3293.201|-3293.201|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:22   7495] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/15 01:10:22   7496] |  -2.498|   -2.498|-3293.145|-3293.145|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 01:10:22   7496] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/15 01:10:22   7496] |  -2.498|   -2.498|-3293.123|-3293.123|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:22   7496] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/15 01:10:22   7496] |  -2.498|   -2.498|-3293.101|-3293.101|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:22   7496] |        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/15 01:10:22   7496] |  -2.498|   -2.498|-3293.032|-3293.032|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:22   7496] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/15 01:10:23   7496] |  -2.498|   -2.498|-3293.013|-3293.013|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:23   7496] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/15 01:10:23   7496] |  -2.498|   -2.498|-3292.954|-3292.954|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:23   7496] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/15 01:10:23   7497] |  -2.498|   -2.498|-3292.937|-3292.937|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:23   7497] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/15 01:10:23   7497] |  -2.498|   -2.498|-3292.898|-3292.898|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:23   7497] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/15 01:10:23   7497] |  -2.498|   -2.498|-3292.857|-3292.857|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:23   7497] |        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
[03/15 01:10:24   7497] |  -2.498|   -2.498|-3292.286|-3292.286|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:24   7497] |        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
[03/15 01:10:24   7498] |  -2.498|   -2.498|-3292.248|-3292.248|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:24   7498] |        |         |         |         |          |            |        |          |         | q13_reg_6_/D                                       |
[03/15 01:10:24   7498] |  -2.498|   -2.498|-3292.210|-3292.210|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:24   7498] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/15 01:10:25   7498] |  -2.498|   -2.498|-3291.992|-3291.992|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:25   7498] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/15 01:10:25   7498] |  -2.498|   -2.498|-3291.939|-3291.939|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:25   7498] |        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
[03/15 01:10:25   7499] |  -2.498|   -2.498|-3291.905|-3291.905|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 01:10:25   7499] |        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/15 01:10:25   7499] |  -2.498|   -2.498|-3291.863|-3291.863|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:25   7499] |        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/15 01:10:25   7499] |  -2.498|   -2.498|-3291.847|-3291.847|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:25   7499] |        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
[03/15 01:10:26   7499] |  -2.498|   -2.498|-3291.795|-3291.795|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:26   7499] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/15 01:10:26   7499] |  -2.498|   -2.498|-3291.741|-3291.741|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:26   7499] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/15 01:10:26   7500] |  -2.498|   -2.498|-3291.698|-3291.698|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:26   7500] |        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/15 01:10:26   7500] |  -2.498|   -2.498|-3291.679|-3291.679|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:26   7500] |        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/15 01:10:26   7500] |  -2.498|   -2.498|-3291.661|-3291.661|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:26   7500] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/15 01:10:26   7500] |  -2.498|   -2.498|-3291.637|-3291.637|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 01:10:26   7500] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/15 01:10:26   7500] |  -2.498|   -2.498|-3291.615|-3291.615|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:26   7500] |        |         |         |         |          |            |        |          |         | q14_reg_6_/D                                       |
[03/15 01:10:27   7500] |  -2.498|   -2.498|-3291.597|-3291.597|    99.56%|   0:00:01.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:10:27   7500] |        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/15 01:10:27   7500] |  -2.498|   -2.498|-3291.579|-3291.579|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:27   7500] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/15 01:10:27   7501] |  -2.498|   -2.498|-3291.560|-3291.560|    99.56%|   0:00:00.0| 2358.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:10:27   7501] |        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
[03/15 01:10:27   7501] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:10:41   7515] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:10:41   7515] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:10:41   7515] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:10:41   7515] |  -2.498|   -2.498|-3291.523|-3291.523|    99.56%|   0:00:14.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:41   7515] |        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/15 01:10:41   7515] |  -2.498|   -2.498|-3286.868|-3286.868|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:41   7515] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/15 01:10:41   7515] |  -2.498|   -2.498|-3286.803|-3286.803|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:41   7515] |        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/15 01:10:42   7515] |  -2.498|   -2.498|-3286.783|-3286.783|    99.56%|   0:00:01.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:10:42   7515] |        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
[03/15 01:10:42   7516] |  -2.498|   -2.498|-3285.823|-3285.823|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:42   7516] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/15 01:10:42   7516] |  -2.498|   -2.498|-3285.805|-3285.805|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:42   7516] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/15 01:10:42   7516] |  -2.498|   -2.498|-3285.458|-3285.458|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:42   7516] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/15 01:10:42   7516] |  -2.498|   -2.498|-3285.164|-3285.164|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:42   7516] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/15 01:10:42   7516] |  -2.498|   -2.498|-3284.838|-3284.838|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:42   7516] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/15 01:10:43   7516] |  -2.498|   -2.498|-3284.536|-3284.536|    99.56%|   0:00:01.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:43   7516] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/15 01:10:43   7516] |  -2.498|   -2.498|-3284.445|-3284.445|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:43   7516] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/15 01:10:43   7517] |  -2.498|   -2.498|-3284.369|-3284.369|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:43   7517] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/15 01:10:43   7517] |  -2.498|   -2.498|-3284.369|-3284.369|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:43   7517] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/15 01:10:43   7517] |  -2.498|   -2.498|-3284.350|-3284.350|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:10:43   7517] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/15 01:10:44   7517] |  -2.498|   -2.498|-3283.975|-3283.975|    99.56%|   0:00:01.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:10:44   7517] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/15 01:10:44   7517] |  -2.498|   -2.498|-3283.958|-3283.958|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:44   7517] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/15 01:10:44   7518] |  -2.498|   -2.498|-3283.942|-3283.942|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:44   7518] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/15 01:10:44   7518] |  -2.498|   -2.498|-3283.734|-3283.734|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 01:10:44   7518] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/15 01:10:44   7518] |  -2.498|   -2.498|-3283.713|-3283.713|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 01:10:44   7518] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/15 01:10:44   7518] |  -2.498|   -2.498|-3283.483|-3283.483|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 01:10:44   7518] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/15 01:10:44   7518] |  -2.498|   -2.498|-3283.319|-3283.319|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:10:44   7518] |        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
[03/15 01:10:44   7518] |  -2.498|   -2.498|-3282.963|-3282.963|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:10:44   7518] |        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
[03/15 01:10:45   7518] |  -2.498|   -2.498|-3282.871|-3282.871|    99.56%|   0:00:01.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:10:45   7518] |        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
[03/15 01:10:45   7518] |  -2.498|   -2.498|-3282.826|-3282.826|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:45   7518] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/15 01:10:45   7518] |  -2.498|   -2.498|-3282.458|-3282.458|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:45   7518] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/15 01:10:45   7519] |  -2.498|   -2.498|-3282.093|-3282.093|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:45   7519] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/15 01:10:45   7519] |  -2.498|   -2.498|-3281.484|-3281.484|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:45   7519] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/15 01:10:45   7519] |  -2.498|   -2.498|-3281.022|-3281.022|    99.56%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:45   7519] |        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
[03/15 01:10:45   7519] |  -2.498|   -2.498|-3280.788|-3280.788|    99.57%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:45   7519] |        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
[03/15 01:10:45   7519] |  -2.498|   -2.498|-3280.391|-3280.391|    99.57%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:45   7519] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/15 01:10:46   7519] |  -2.498|   -2.498|-3280.000|-3280.000|    99.57%|   0:00:01.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:46   7519] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/15 01:10:46   7519] |  -2.498|   -2.498|-3279.934|-3279.934|    99.57%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:46   7519] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/15 01:10:46   7520] |  -2.498|   -2.498|-3279.219|-3279.219|    99.57%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:46   7520] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/15 01:10:46   7520] |  -2.498|   -2.498|-3279.205|-3279.205|    99.57%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:10:46   7520] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/15 01:10:46   7520] |  -2.498|   -2.498|-3278.595|-3278.595|    99.57%|   0:00:00.0| 2354.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:46   7520] |        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
[03/15 01:10:47   7520] |  -2.498|   -2.498|-3278.456|-3278.456|    99.57%|   0:00:01.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:10:47   7520] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/15 01:10:47   7520] |  -2.498|   -2.498|-3278.275|-3278.275|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:47   7520] |        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
[03/15 01:10:47   7521] |  -2.498|   -2.498|-3277.942|-3277.942|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:47   7521] |        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
[03/15 01:10:47   7521] |  -2.498|   -2.498|-3277.670|-3277.670|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:47   7521] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/15 01:10:47   7521] |  -2.498|   -2.498|-3277.620|-3277.620|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:47   7521] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/15 01:10:47   7521] |  -2.498|   -2.498|-3277.539|-3277.539|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:47   7521] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/15 01:10:47   7521] |  -2.498|   -2.498|-3277.475|-3277.475|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:47   7521] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/15 01:10:47   7521] |  -2.498|   -2.498|-3277.298|-3277.298|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:47   7521] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/15 01:10:48   7521] |  -2.498|   -2.498|-3276.602|-3276.602|    99.57%|   0:00:01.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:48   7521] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/15 01:10:48   7521] |  -2.498|   -2.498|-3276.271|-3276.271|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:48   7521] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/15 01:10:48   7522] |  -2.498|   -2.498|-3276.254|-3276.254|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:48   7522] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/15 01:10:48   7522] |  -2.498|   -2.498|-3276.115|-3276.115|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:48   7522] |        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
[03/15 01:10:48   7522] |  -2.498|   -2.498|-3275.985|-3275.985|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:48   7522] |        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
[03/15 01:10:48   7522] |  -2.498|   -2.498|-3275.897|-3275.897|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:48   7522] |        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
[03/15 01:10:48   7522] |  -2.498|   -2.498|-3275.878|-3275.878|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:48   7522] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/15 01:10:49   7522] |  -2.498|   -2.498|-3275.286|-3275.286|    99.57%|   0:00:01.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 01:10:49   7522] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/15 01:10:49   7522] |  -2.498|   -2.498|-3275.024|-3275.024|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:49   7522] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/15 01:10:49   7523] |  -2.498|   -2.498|-3274.706|-3274.706|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:10:49   7523] |        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
[03/15 01:10:49   7523] |  -2.498|   -2.498|-3274.593|-3274.593|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:49   7523] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/15 01:10:49   7523] |  -2.498|   -2.498|-3274.417|-3274.417|    99.57%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:10:49   7523] |        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/15 01:10:49   7523] |  -2.498|   -2.498|-3267.143|-3267.143|    99.58%|   0:00:00.0| 2351.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:49   7523] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
[03/15 01:10:50   7523] |  -2.498|   -2.498|-3266.986|-3266.986|    99.58%|   0:00:01.0| 2349.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:10:50   7523] |        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/15 01:10:50   7524] |  -2.498|   -2.498|-3266.819|-3266.819|    99.58%|   0:00:00.0| 2349.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 01:10:50   7524] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/15 01:10:50   7524] |  -2.498|   -2.498|-3266.799|-3266.799|    99.58%|   0:00:00.0| 2349.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 01:10:50   7524] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
[03/15 01:10:50   7524] |  -2.498|   -2.498|-3266.788|-3266.788|    99.58%|   0:00:00.0| 2349.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:10:50   7524] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
[03/15 01:10:50   7524] |  -2.498|   -2.498|-3265.562|-3265.562|    99.58%|   0:00:00.0| 2349.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:50   7524] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
[03/15 01:10:51   7524] |  -2.498|   -2.498|-3264.924|-3264.924|    99.58%|   0:00:01.0| 2341.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:10:51   7524] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
[03/15 01:10:51   7525] |  -2.498|   -2.498|-3264.907|-3264.907|    99.58%|   0:00:00.0| 2341.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:10:51   7525] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
[03/15 01:10:51   7525] |  -2.498|   -2.498|-3264.907|-3264.907|    99.58%|   0:00:00.0| 2341.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:10:51   7525] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:10:51   7525] 
[03/15 01:10:51   7525] *** Finish Core Optimize Step (cpu=0:01:01 real=0:01:01 mem=2341.3M) ***
[03/15 01:10:51   7525] 
[03/15 01:10:51   7525] *** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:01:01 mem=2341.3M) ***
[03/15 01:10:51   7525] ** GigaOpt Optimizer WNS Slack -2.498 TNS Slack -3264.907 Density 99.58
[03/15 01:10:51   7525] Update Timing Windows (Threshold 0.014) ...
[03/15 01:10:51   7525] Re Calculate Delays on 205 Nets
[03/15 01:10:51   7525] **** Begin NDR-Layer Usage Statistics ****
[03/15 01:10:51   7525] Layer 3 has 230 constrained nets 
[03/15 01:10:51   7525] Layer 7 has 310 constrained nets 
[03/15 01:10:51   7525] **** End NDR-Layer Usage Statistics ****
[03/15 01:10:51   7525] 
[03/15 01:10:51   7525] *** Finish Post Route Setup Fixing (cpu=0:01:02 real=0:01:02 mem=2341.3M) ***
[03/15 01:10:52   7525] #spOpts: N=65 
[03/15 01:10:52   7526] *** Starting refinePlace (2:05:26 mem=2322.2M) ***
[03/15 01:10:52   7526] Total net bbox length = 1.176e+06 (5.617e+05 6.143e+05) (ext = 1.808e+05)
[03/15 01:10:52   7526] Starting refinePlace ...
[03/15 01:10:52   7526] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[03/15 01:10:52   7526] Type 'man IMPSP-2002' for more detail.
[03/15 01:10:52   7526] Total net bbox length = 1.176e+06 (5.617e+05 6.143e+05) (ext = 1.808e+05)
[03/15 01:10:52   7526] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2322.2MB
[03/15 01:10:52   7526] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2322.2MB) @(2:05:26 - 2:05:26).
[03/15 01:10:52   7526] *** Finished refinePlace (2:05:26 mem=2322.2M) ***
[03/15 01:10:52   7526] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/15 01:10:52   7526] End: GigaOpt Optimization in TNS mode
[03/15 01:10:53   7527]   Timing Snapshot: (REF)
[03/15 01:10:53   7527]      Weighted WNS: -2.498
[03/15 01:10:53   7527]       All  PG WNS: -2.498
[03/15 01:10:53   7527]       High PG WNS: -2.498
[03/15 01:10:53   7527]       All  PG TNS: -3264.930
[03/15 01:10:53   7527]       High PG TNS: -3264.930
[03/15 01:10:53   7527]          Tran DRV: 0
[03/15 01:10:53   7527]           Cap DRV: 0
[03/15 01:10:53   7527]        Fanout DRV: 0
[03/15 01:10:53   7527]            Glitch: 0
[03/15 01:10:53   7527]    Category Slack: { [L, -2.498] [H, -2.498] }
[03/15 01:10:53   7527] 
[03/15 01:10:53   7527] ** Profile ** Start :  cpu=0:00:00.0, mem=2205.6M
[03/15 01:10:54   7527] ** Profile ** Other data :  cpu=0:00:00.3, mem=2205.6M
[03/15 01:10:54   7528] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2213.6M
[03/15 01:10:55   7529] ** Profile ** DRVs :  cpu=0:00:00.9, mem=2213.6M
[03/15 01:10:55   7529] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.498  | -2.498  |  0.046  |
|           TNS (ns):| -3264.9 | -3264.9 |  0.000  |
|    Violating Paths:|  2497   |  2497   |    0    |
|          All Paths:|  7435   |  7262   |  4901   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.059%
       (99.577% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2213.6M
[03/15 01:10:55   7529] Info: 227 clock nets excluded from IPO operation.
[03/15 01:10:55   7529] 
[03/15 01:10:55   7529] Begin Power Analysis
[03/15 01:10:55   7529] 
[03/15 01:10:55   7529]     0.00V	    VSS
[03/15 01:10:55   7529]     0.90V	    VDD
[03/15 01:10:56   7530] Begin Processing Timing Library for Power Calculation
[03/15 01:10:56   7530] 
[03/15 01:10:56   7530] Begin Processing Timing Library for Power Calculation
[03/15 01:10:56   7530] 
[03/15 01:10:56   7530] 
[03/15 01:10:56   7530] 
[03/15 01:10:56   7530] Begin Processing Power Net/Grid for Power Calculation
[03/15 01:10:56   7530] 
[03/15 01:10:56   7530] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1855.07MB/1855.07MB)
[03/15 01:10:56   7530] 
[03/15 01:10:56   7530] Begin Processing Timing Window Data for Power Calculation
[03/15 01:10:56   7530] 
[03/15 01:10:57   7530] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1855.07MB/1855.07MB)
[03/15 01:10:57   7530] 
[03/15 01:10:57   7530] Begin Processing User Attributes
[03/15 01:10:57   7530] 
[03/15 01:10:57   7530] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1855.07MB/1855.07MB)
[03/15 01:10:57   7530] 
[03/15 01:10:57   7530] Begin Processing Signal Activity
[03/15 01:10:57   7530] 
[03/15 01:11:00   7534] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1855.80MB/1855.80MB)
[03/15 01:11:00   7534] 
[03/15 01:11:00   7534] Begin Power Computation
[03/15 01:11:00   7534] 
[03/15 01:11:00   7534]       ----------------------------------------------------------
[03/15 01:11:00   7534]       # of cell(s) missing both power/leakage table: 0
[03/15 01:11:00   7534]       # of cell(s) missing power table: 2
[03/15 01:11:00   7534]       # of cell(s) missing leakage table: 1
[03/15 01:11:00   7534]       # of MSMV cell(s) missing power_level: 0
[03/15 01:11:00   7534]       ----------------------------------------------------------
[03/15 01:11:00   7534] CellName                                  Missing Table(s)
[03/15 01:11:00   7534] TIEL                                      internal power, 
[03/15 01:11:00   7534] sram_w16                                  internal power, leakge power, 
[03/15 01:11:00   7534] 
[03/15 01:11:00   7534] 
[03/15 01:11:10   7543] Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1856.15MB/1856.15MB)
[03/15 01:11:10   7543] 
[03/15 01:11:10   7543] Begin Processing User Attributes
[03/15 01:11:10   7543] 
[03/15 01:11:10   7543] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1856.15MB/1856.15MB)
[03/15 01:11:10   7543] 
[03/15 01:11:10   7543] Ended Power Analysis: (cpu=0:00:14, real=0:00:14, mem(process/total)=1856.15MB/1856.15MB)
[03/15 01:11:10   7543] 
[03/15 01:11:11   7544] Begin: Power Optimization
[03/15 01:11:11   7544] PhyDesignGrid: maxLocalDensity 0.98
[03/15 01:11:11   7544] #spOpts: N=65 mergeVia=F 
[03/15 01:11:14   7547] Reclaim Optimization WNS Slack -2.498  TNS Slack -3264.930 Density 99.58
[03/15 01:11:14   7547] +----------+---------+--------+---------+------------+--------+
[03/15 01:11:14   7547] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 01:11:14   7547] +----------+---------+--------+---------+------------+--------+
[03/15 01:11:14   7547] |    99.58%|        -|  -2.498|-3264.930|   0:00:00.0| 2486.4M|
[03/15 01:11:22   7556] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[03/15 01:11:58   7592] |    99.16%|     4061|  -2.497|-3263.323|   0:00:44.0| 2486.4M|
[03/15 01:12:00   7593] |    99.16%|       34|  -2.497|-3263.294|   0:00:02.0| 2486.4M|
[03/15 01:12:00   7593] +----------+---------+--------+---------+------------+--------+
[03/15 01:12:00   7593] Reclaim Optimization End WNS Slack -2.497  TNS Slack -3263.294 Density 99.16
[03/15 01:12:00   7593] 
[03/15 01:12:00   7593] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 4101 **
[03/15 01:12:00   7593] --------------------------------------------------------------
[03/15 01:12:00   7593] |                                   | Total     | Sequential |
[03/15 01:12:00   7593] --------------------------------------------------------------
[03/15 01:12:00   7593] | Num insts resized                 |    4056  |       3    |
[03/15 01:12:00   7593] | Num insts undone                  |       6  |       0    |
[03/15 01:12:00   7593] | Num insts Downsized               |    1954  |       3    |
[03/15 01:12:00   7593] | Num insts Samesized               |    2102  |       0    |
[03/15 01:12:00   7593] | Num insts Upsized                 |       0  |       0    |
[03/15 01:12:00   7593] | Num multiple commits+uncommits    |      33  |       -    |
[03/15 01:12:00   7593] --------------------------------------------------------------
[03/15 01:12:00   7593] **** Begin NDR-Layer Usage Statistics ****
[03/15 01:12:00   7593] Layer 3 has 230 constrained nets 
[03/15 01:12:00   7593] Layer 7 has 310 constrained nets 
[03/15 01:12:00   7593] **** End NDR-Layer Usage Statistics ****
[03/15 01:12:00   7593] ** Finished Core Power Optimization (cpu = 0:00:48.9) (real = 0:00:49.0) **
[03/15 01:12:00   7593] #spOpts: N=65 
[03/15 01:12:00   7594] *** Starting refinePlace (2:06:34 mem=2442.6M) ***
[03/15 01:12:00   7594] Total net bbox length = 1.176e+06 (5.613e+05 6.149e+05) (ext = 1.808e+05)
[03/15 01:12:00   7594] Starting refinePlace ...
[03/15 01:12:00   7594] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/15 01:12:00   7594] Type 'man IMPSP-2002' for more detail.
[03/15 01:12:00   7594] Total net bbox length = 1.176e+06 (5.613e+05 6.149e+05) (ext = 1.808e+05)
[03/15 01:12:00   7594] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2442.6MB
[03/15 01:12:00   7594] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2442.6MB) @(2:06:34 - 2:06:34).
[03/15 01:12:00   7594] *** Finished refinePlace (2:06:34 mem=2442.6M) ***
[03/15 01:12:00   7594] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/15 01:12:00   7594] Running setup recovery post routing.
[03/15 01:12:01   7594] **optDesign ... cpu = 0:04:06, real = 0:04:06, mem = 2203.6M, totSessionCpu=2:06:35 **
[03/15 01:12:01   7595]   Timing Snapshot: (TGT)
[03/15 01:12:01   7595]      Weighted WNS: -2.497
[03/15 01:12:01   7595]       All  PG WNS: -2.497
[03/15 01:12:01   7595]       High PG WNS: -2.497
[03/15 01:12:01   7595]       All  PG TNS: -3263.294
[03/15 01:12:01   7595]       High PG TNS: -3263.294
[03/15 01:12:01   7595]          Tran DRV: 0
[03/15 01:12:01   7595]           Cap DRV: 0
[03/15 01:12:01   7595]        Fanout DRV: 0
[03/15 01:12:01   7595]            Glitch: 0
[03/15 01:12:01   7595]    Category Slack: { [L, -2.497] [H, -2.497] }
[03/15 01:12:01   7595] 
[03/15 01:12:01   7595] Checking setup slack degradation ...
[03/15 01:12:01   7595] 
[03/15 01:12:01   7595] Recovery Manager:
[03/15 01:12:01   7595]   Low  Effort WNS Jump: 0.000 (REF: -2.498, TGT: -2.497, Threshold: 0.000) - Skip
[03/15 01:12:01   7595]   High Effort WNS Jump: 0.000 (REF: -2.498, TGT: -2.497, Threshold: 0.000) - Skip
[03/15 01:12:01   7595]   Low  Effort TNS Jump: 0.000 (REF: -3264.930, TGT: -3263.294, Threshold: 50.000) - Skip
[03/15 01:12:01   7595]   High Effort TNS Jump: 0.000 (REF: -3264.930, TGT: -3263.294, Threshold: 50.000) - Skip
[03/15 01:12:01   7595] 
[03/15 01:12:01   7595] Checking DRV degradation...
[03/15 01:12:01   7595] 
[03/15 01:12:01   7595] Recovery Manager:
[03/15 01:12:01   7595]     Tran DRV degradation : 0 (0 -> 0)
[03/15 01:12:01   7595]      Cap DRV degradation : 0 (0 -> 0)
[03/15 01:12:01   7595]   Fanout DRV degradation : 0 (0 -> 0)
[03/15 01:12:01   7595]       Glitch degradation : 0 (0 -> 0)
[03/15 01:12:01   7595]   DRV Recovery (Margin: 100) - Skip
[03/15 01:12:01   7595] 
[03/15 01:12:01   7595] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/15 01:12:01   7595] *** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=2203.59M, totSessionCpu=2:06:36 .
[03/15 01:12:01   7595] **optDesign ... cpu = 0:04:07, real = 0:04:07, mem = 2203.6M, totSessionCpu=2:06:36 **
[03/15 01:12:01   7595] 
[03/15 01:12:02   7595] Info: 227 clock nets excluded from IPO operation.
[03/15 01:12:02   7595] PhyDesignGrid: maxLocalDensity 0.98
[03/15 01:12:02   7595] #spOpts: N=65 
[03/15 01:12:04   7598] Info: 227 clock nets excluded from IPO operation.
[03/15 01:12:07   7600] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:12:07   7600] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:12:07   7600] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:12:07   7600] |  -2.497|   -2.497|-3263.294|-3263.294|    99.16%|   0:00:00.0| 2354.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 01:12:07   7600] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:12:07   7600] 
[03/15 01:12:07   7600] *** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2354.4M) ***
[03/15 01:12:07   7600] 
[03/15 01:12:07   7600] *** Finish post-Route Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2354.4M) ***
[03/15 01:12:07   7600] **** Begin NDR-Layer Usage Statistics ****
[03/15 01:12:07   7600] Layer 3 has 230 constrained nets 
[03/15 01:12:07   7600] Layer 7 has 310 constrained nets 
[03/15 01:12:07   7600] **** End NDR-Layer Usage Statistics ****
[03/15 01:12:07   7601] 
[03/15 01:12:07   7601] Begin Power Analysis
[03/15 01:12:07   7601] 
[03/15 01:12:07   7601]     0.00V	    VSS
[03/15 01:12:07   7601]     0.90V	    VDD
[03/15 01:12:07   7601] Begin Processing Timing Library for Power Calculation
[03/15 01:12:07   7601] 
[03/15 01:12:07   7601] Begin Processing Timing Library for Power Calculation
[03/15 01:12:07   7601] 
[03/15 01:12:07   7601] 
[03/15 01:12:07   7601] 
[03/15 01:12:07   7601] Begin Processing Power Net/Grid for Power Calculation
[03/15 01:12:07   7601] 
[03/15 01:12:07   7601] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1933.41MB/1933.41MB)
[03/15 01:12:07   7601] 
[03/15 01:12:07   7601] Begin Processing Timing Window Data for Power Calculation
[03/15 01:12:07   7601] 
[03/15 01:12:08   7602] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1933.41MB/1933.41MB)
[03/15 01:12:08   7602] 
[03/15 01:12:08   7602] Begin Processing User Attributes
[03/15 01:12:08   7602] 
[03/15 01:12:08   7602] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1933.41MB/1933.41MB)
[03/15 01:12:08   7602] 
[03/15 01:12:08   7602] Begin Processing Signal Activity
[03/15 01:12:08   7602] 
[03/15 01:12:11   7604] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1933.41MB/1933.41MB)
[03/15 01:12:11   7604] 
[03/15 01:12:11   7604] Begin Power Computation
[03/15 01:12:11   7604] 
[03/15 01:12:11   7604]       ----------------------------------------------------------
[03/15 01:12:11   7604]       # of cell(s) missing both power/leakage table: 0
[03/15 01:12:11   7604]       # of cell(s) missing power table: 2
[03/15 01:12:11   7604]       # of cell(s) missing leakage table: 1
[03/15 01:12:11   7604]       # of MSMV cell(s) missing power_level: 0
[03/15 01:12:11   7604]       ----------------------------------------------------------
[03/15 01:12:11   7604] CellName                                  Missing Table(s)
[03/15 01:12:11   7604] TIEL                                      internal power, 
[03/15 01:12:11   7604] sram_w16                                  internal power, leakge power, 
[03/15 01:12:11   7604] 
[03/15 01:12:11   7604] 
[03/15 01:12:19   7612] Ended Power Computation: (cpu=0:00:07, real=0:00:07, mem(process/total)=1933.41MB/1933.41MB)
[03/15 01:12:19   7612] 
[03/15 01:12:19   7612] Begin Processing User Attributes
[03/15 01:12:19   7612] 
[03/15 01:12:19   7612] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1933.41MB/1933.41MB)
[03/15 01:12:19   7612] 
[03/15 01:12:19   7612] Ended Power Analysis: (cpu=0:00:12, real=0:00:11, mem(process/total)=1933.41MB/1933.41MB)
[03/15 01:12:19   7612] 
[03/15 01:12:19   7613] *** Finished Leakage Power Optimization (cpu=0:01:09, real=0:01:08, mem=2203.59M, totSessionCpu=2:06:54).
[03/15 01:12:19   7613] *info: All cells identified as Buffer and Delay cells:
[03/15 01:12:19   7613] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/15 01:12:19   7613] *info: ------------------------------------------------------------------
[03/15 01:12:19   7613] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/15 01:12:19   7613] Summary for sequential cells idenfication: 
[03/15 01:12:19   7613] Identified SBFF number: 199
[03/15 01:12:19   7613] Identified MBFF number: 0
[03/15 01:12:19   7613] Not identified SBFF number: 0
[03/15 01:12:19   7613] Not identified MBFF number: 0
[03/15 01:12:19   7613] Number of sequential cells which are not FFs: 104
[03/15 01:12:19   7613] 
[03/15 01:12:20   7613] **ERROR: (IMPOPT-310):	Design density (99.16%) exceeds/equals limit (95.00%).
[03/15 01:12:20   7613] GigaOpt Hold Optimizer is used
[03/15 01:12:20   7614] Include MVT Delays for Hold Opt
[03/15 01:12:20   7614] <optDesign CMD> fixhold  no -lvt Cells
[03/15 01:12:20   7614] **INFO: Num dontuse cells 397, Num usable cells 642
[03/15 01:12:20   7614] optDesignOneStep: Leakage Power Flow
[03/15 01:12:20   7614] **INFO: Num dontuse cells 397, Num usable cells 642
[03/15 01:12:20   7614] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:06:54 mem=2203.6M ***
[03/15 01:12:20   7614] **INFO: Starting Blocking QThread with 1 CPU
[03/15 01:12:20   7614]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 01:12:20   7614] Latch borrow mode reset to max_borrow
[03/15 01:12:20   7614] Starting SI iteration 1 using Infinite Timing Windows
[03/15 01:12:20   7614] Begin IPO call back ...
[03/15 01:12:20   7614] End IPO call back ...
[03/15 01:12:20   7614] #################################################################################
[03/15 01:12:20   7614] # Design Stage: PostRoute
[03/15 01:12:20   7614] # Design Name: fullchip
[03/15 01:12:20   7614] # Design Mode: 65nm
[03/15 01:12:20   7614] # Analysis Mode: MMMC OCV 
[03/15 01:12:20   7614] # Parasitics Mode: SPEF/RCDB
[03/15 01:12:20   7614] # Signoff Settings: SI On 
[03/15 01:12:20   7614] #################################################################################
[03/15 01:12:20   7614] AAE_INFO: 1 threads acquired from CTE.
[03/15 01:12:20   7614] Setting infinite Tws ...
[03/15 01:12:20   7614] First Iteration Infinite Tw... 
[03/15 01:12:20   7614] Calculate late delays in OCV mode...
[03/15 01:12:20   7614] Calculate early delays in OCV mode...
[03/15 01:12:20   7614] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/15 01:12:20   7614] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 01:12:20   7614] AAE_INFO-618: Total number of nets in the design is 47047,  96.7 percent of the nets selected for SI analysis
[03/15 01:12:20   7614] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 01:12:20   7614] End delay calculation. (MEM=0 CPU=0:00:17.4 REAL=0:00:17.0)
[03/15 01:12:20   7614] Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
[03/15 01:12:20   7614] *** CDM Built up (cpu=0:00:18.9  real=0:00:19.0  mem= 0.0M) ***
[03/15 01:12:20   7614] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 01:12:20   7614] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 01:12:20   7614] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 0.0M)
[03/15 01:12:20   7614] 
[03/15 01:12:20   7614] Executing IPO callback for view pruning ..
[03/15 01:12:20   7614] Starting SI iteration 2
[03/15 01:12:20   7614] AAE_INFO: 1 threads acquired from CTE.
[03/15 01:12:20   7614] Calculate late delays in OCV mode...
[03/15 01:12:20   7614] Calculate early delays in OCV mode...
[03/15 01:12:20   7614] AAE_INFO-618: Total number of nets in the design is 47047,  0.6 percent of the nets selected for SI analysis
[03/15 01:12:20   7614] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[03/15 01:12:20   7614] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 0.0M) ***
[03/15 01:12:20   7614] *** Done Building Timing Graph (cpu=0:00:23.0 real=0:00:23.0 totSessionCpu=0:01:12 mem=0.0M)
[03/15 01:12:20   7614] Done building cte hold timing graph (fixHold) cpu=0:00:25.1 real=0:00:25.0 totSessionCpu=0:01:12 mem=0.0M ***
[03/15 01:12:20   7614] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/15 01:12:20   7614] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/15 01:12:20   7614] Done building hold timer [16128 node(s), 18993 edge(s), 1 view(s)] (fixHold) cpu=0:00:26.9 real=0:00:27.0 totSessionCpu=0:01:14 mem=0.0M ***
[03/15 01:12:20   7614] Timing Data dump into file /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/coe_eosdata_a6zACi/BC_VIEW.twf, for view: BC_VIEW 
[03/15 01:12:20   7614] 	 Dumping view 1 BC_VIEW 
[03/15 01:12:47   7640]  
_______________________________________________________________________
[03/15 01:12:47   7640] Done building cte setup timing graph (fixHold) cpu=0:00:26.3 real=0:00:27.0 totSessionCpu=2:07:20 mem=2203.6M ***
[03/15 01:12:47   7640] ** Profile ** Start :  cpu=0:00:00.0, mem=2203.6M
[03/15 01:12:47   7640] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2211.6M
[03/15 01:12:48   7641] *info: category slack lower bound [L -2496.7] default
[03/15 01:12:48   7641] *info: category slack lower bound [H -2496.7] reg2reg 
[03/15 01:12:48   7641] --------------------------------------------------- 
[03/15 01:12:48   7641]    Setup Violation Summary with Target Slack (0.000 ns)
[03/15 01:12:48   7641] --------------------------------------------------- 
[03/15 01:12:48   7641]          WNS    reg2regWNS
[03/15 01:12:48   7641]    -2.497 ns     -2.497 ns
[03/15 01:12:48   7641] --------------------------------------------------- 
[03/15 01:12:48   7641] Loading timing data from /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/coe_eosdata_a6zACi/BC_VIEW.twf 
[03/15 01:12:48   7641] 	 Loading view 1 BC_VIEW 
[03/15 01:12:48   7641] ** Profile ** Start :  cpu=0:00:00.0, mem=2211.6M
[03/15 01:12:48   7641] ** Profile ** Other data :  cpu=0:00:00.3, mem=2211.6M
[03/15 01:12:48   7641] ** Profile ** DRVs :  cpu=0:00:00.4, mem=2211.6M
[03/15 01:12:48   7641] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.497  | -2.497  |  0.046  |
|           TNS (ns):| -3263.3 | -3263.3 |  0.000  |
|    Violating Paths:|  2497   |  2497   |    0    |
|          All Paths:|  7435   |  7262   |  4901   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.109  | -0.109  |  0.000  |
|           TNS (ns):| -8.404  | -8.404  |  0.000  |
|    Violating Paths:|   185   |   185   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.640%
       (99.158% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/15 01:12:48   7641] Identified SBFF number: 199
[03/15 01:12:48   7641] Identified MBFF number: 0
[03/15 01:12:48   7641] Not identified SBFF number: 0
[03/15 01:12:48   7641] Not identified MBFF number: 0
[03/15 01:12:48   7641] Number of sequential cells which are not FFs: 104
[03/15 01:12:48   7641] 
[03/15 01:12:48   7641] Summary for sequential cells idenfication: 
[03/15 01:12:48   7641] Identified SBFF number: 199
[03/15 01:12:48   7641] Identified MBFF number: 0
[03/15 01:12:48   7641] Not identified SBFF number: 0
[03/15 01:12:48   7641] Not identified MBFF number: 0
[03/15 01:12:48   7641] Number of sequential cells which are not FFs: 104
[03/15 01:12:48   7641] 
[03/15 01:12:49   7642] 
[03/15 01:12:49   7642] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/15 01:12:49   7642] *Info: worst delay setup view: WC_VIEW
[03/15 01:12:49   7642] Footprint list for hold buffering (delay unit: ps)
[03/15 01:12:49   7642] =================================================================
[03/15 01:12:49   7642] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/15 01:12:49   7642] ------------------------------------------------------------------
[03/15 01:12:49   7642] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/15 01:12:49   7642] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/15 01:12:49   7642] =================================================================
[03/15 01:12:50   7643] **optDesign ... cpu = 0:04:55, real = 0:04:56, mem = 2205.6M, totSessionCpu=2:07:23 **
[03/15 01:12:50   7643] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/15 01:12:50   7643] *info: Run optDesign holdfix with 1 thread.
[03/15 01:12:50   7643] Info: 227 clock nets excluded from IPO operation.
[03/15 01:12:50   7643] --------------------------------------------------- 
[03/15 01:12:50   7643]    Hold Timing Summary  - Initial 
[03/15 01:12:50   7643] --------------------------------------------------- 
[03/15 01:12:50   7643]  Target slack: 0.000 ns
[03/15 01:12:50   7643] View: BC_VIEW 
[03/15 01:12:50   7643] 	WNS: -0.109 
[03/15 01:12:50   7643] 	TNS: -8.403 
[03/15 01:12:50   7643] 	VP: 185 
[03/15 01:12:50   7643] 	Worst hold path end point: core_instance/sfp_instance/fifo_inst_int/q2_reg_23_/D 
[03/15 01:12:50   7643] --------------------------------------------------- 
[03/15 01:12:50   7643]    Setup Timing Summary  - Initial 
[03/15 01:12:50   7643] --------------------------------------------------- 
[03/15 01:12:50   7643]  Target slack: 0.000 ns
[03/15 01:12:50   7643] View: WC_VIEW 
[03/15 01:12:50   7643] 	WNS: -2.497 
[03/15 01:12:50   7643] 	TNS: -3263.294 
[03/15 01:12:50   7643] 	VP: 2497 
[03/15 01:12:50   7643] 	Worst setup path end point:core_instance/sfp_instance/sum_q_reg_21_/D 
[03/15 01:12:50   7643] --------------------------------------------------- 
[03/15 01:12:50   7643] PhyDesignGrid: maxLocalDensity 0.98
[03/15 01:12:50   7643] #spOpts: N=65 mergeVia=F 
[03/15 01:12:51   7643] 
[03/15 01:12:51   7643] *** Starting Core Fixing (fixHold) cpu=0:00:29.8 real=0:00:31.0 totSessionCpu=2:07:24 mem=2339.1M density=99.158% ***
[03/15 01:12:51   7643] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/15 01:12:51   7644] 
[03/15 01:12:51   7644] Phase I ......
[03/15 01:12:51   7644] *info: Multithread Hold Batch Commit is enabled
[03/15 01:12:51   7644] *info: Levelized Batch Commit is enabled
[03/15 01:12:51   7644] Executing transform: ECO Safe Resize
[03/15 01:12:51   7644] Worst hold path end point:
[03/15 01:12:51   7644]   core_instance/sfp_instance/fifo_inst_int/q2_reg_23_/D
[03/15 01:12:51   7644]     net: core_instance/sfp_instance/sum_q[23] (nrTerm=17)
[03/15 01:12:51   7644] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/15 01:12:51   7644] ===========================================================================================
[03/15 01:12:51   7644]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/15 01:12:51   7644] ------------------------------------------------------------------------------------------
[03/15 01:12:51   7644]  Hold WNS :      -0.1090
[03/15 01:12:51   7644]       TNS :      -8.4033
[03/15 01:12:51   7644]       #VP :          185
[03/15 01:12:51   7644]   Density :      99.158%
[03/15 01:12:51   7644] ------------------------------------------------------------------------------------------
[03/15 01:12:51   7644]  cpu=0:00:30.6 real=0:00:31.0 totSessionCpu=2:07:25 mem=2339.1M
[03/15 01:12:51   7644] ===========================================================================================
[03/15 01:12:51   7644] 
[03/15 01:12:51   7644] Executing transform: AddBuffer + LegalResize
[03/15 01:12:52   7644] Worst hold path end point:
[03/15 01:12:52   7644]   core_instance/sfp_instance/fifo_inst_int/q2_reg_23_/D
[03/15 01:12:52   7644]     net: core_instance/sfp_instance/sum_q[23] (nrTerm=17)
[03/15 01:12:52   7644] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/15 01:12:52   7644] ===========================================================================================
[03/15 01:12:52   7644]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/15 01:12:52   7644] ------------------------------------------------------------------------------------------
[03/15 01:12:52   7644]  Hold WNS :      -0.1090
[03/15 01:12:52   7644]       TNS :      -8.4033
[03/15 01:12:52   7644]       #VP :          185
[03/15 01:12:52   7644]   Density :      99.158%
[03/15 01:12:52   7644] ------------------------------------------------------------------------------------------
[03/15 01:12:52   7644]  cpu=0:00:30.7 real=0:00:32.0 totSessionCpu=2:07:25 mem=2339.1M
[03/15 01:12:52   7644] ===========================================================================================
[03/15 01:12:52   7644] 
[03/15 01:12:52   7645] --------------------------------------------------- 
[03/15 01:12:52   7645]    Hold Timing Summary  - Phase I 
[03/15 01:12:52   7645] --------------------------------------------------- 
[03/15 01:12:52   7645]  Target slack: 0.000 ns
[03/15 01:12:52   7645] View: BC_VIEW 
[03/15 01:12:52   7645] 	WNS: -0.109 
[03/15 01:12:52   7645] 	TNS: -8.403 
[03/15 01:12:52   7645] 	VP: 185 
[03/15 01:12:52   7645] 	Worst hold path end point: core_instance/sfp_instance/fifo_inst_int/q2_reg_23_/D 
[03/15 01:12:52   7645] --------------------------------------------------- 
[03/15 01:12:52   7645]    Setup Timing Summary  - Phase I 
[03/15 01:12:52   7645] --------------------------------------------------- 
[03/15 01:12:52   7645]  Target slack: 0.000 ns
[03/15 01:12:52   7645] View: WC_VIEW 
[03/15 01:12:52   7645] 	WNS: -2.497 
[03/15 01:12:52   7645] 	TNS: -3263.294 
[03/15 01:12:52   7645] 	VP: 2497 
[03/15 01:12:52   7645] 	Worst setup path end point:core_instance/sfp_instance/sum_q_reg_21_/D 
[03/15 01:12:52   7645] --------------------------------------------------- 
[03/15 01:12:52   7645] 
[03/15 01:12:52   7645] *** Finished Core Fixing (fixHold) cpu=0:00:31.0 real=0:00:32.0 totSessionCpu=2:07:25 mem=2339.1M density=99.158% ***
[03/15 01:12:52   7645] *info:
[03/15 01:12:52   7645] 
[03/15 01:12:52   7645] 
[03/15 01:12:52   7645] =======================================================================
[03/15 01:12:52   7645]                 Reasons for remaining hold violations
[03/15 01:12:52   7645] =======================================================================
[03/15 01:12:52   7645] *info: Total 445 net(s) have violated hold timing slacks.
[03/15 01:12:52   7645] 
[03/15 01:12:52   7645] Buffering failure reasons
[03/15 01:12:52   7645] ------------------------------------------------
[03/15 01:12:52   7645] *info:   445 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[23]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[21]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[20]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[19]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[18]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[16]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[15]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6694
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6693
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6692
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6690
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6689
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6686
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6685
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6682
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6681
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6666
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6665
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6660
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6658
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6657
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6656
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6653
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n63
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n57
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n5678
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n5677
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n5675
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n55
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n51
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n50
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n49
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n48
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n370
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n367
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3636
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3635
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3628
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3627
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3620
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3619
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3616
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3615
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3614
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3612
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3611
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3608
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3607
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3606
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3604
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3603
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3602
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3600
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3599
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3596
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3595
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3592
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3591
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3588
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3587
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3586
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3584
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3583
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3576
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3574
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3571
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3569
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3567
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3565
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3564
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2620
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2619
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2618
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2616
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2615
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2612
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2611
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2610
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2608
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2607
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2606
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2604
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2603
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2602
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2600
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2599
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2598
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2596
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2595
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2590
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2588
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2587
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2586
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2584
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2583
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2582
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2580
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2579
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2578
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2576
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2575
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2574
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2572
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2571
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2570
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2568
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2567
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2566
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2564
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2561
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2553
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2550
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n142
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n141
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n139
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n138
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n137
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n136
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n135
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n134
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n133
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n131
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n130
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n129
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n128
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n127
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n126
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n125
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n122
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n121
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n120
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n119
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n117
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n116
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n115
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n114
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n113
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n112
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n111
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n110
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n109
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n108
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n106
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n104
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_wr
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/wr_ptr[3]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/wr_ptr[2]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/wr_ptr[1]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/wr_ptr[0]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n98
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n96
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n84
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n82
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n81
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n79
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n77
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n65
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n64
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n63
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n62
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n60
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n6
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n46
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n27
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n234
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n233
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n230
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n229
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n224
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n222
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n220
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n213
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n187
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n185
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n184
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n183
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n182
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n180
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n168
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n166
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n163
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n151
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n150
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n149
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n133
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n131
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n118
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n116
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n115
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n114
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n111
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n110
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n101
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n10
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n1
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN935_n224
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN7670_n1
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN3089_n220
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN3058_n27
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN3057_n46
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN3045_n6
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN3032_n10
[03/15 01:12:52   7645] 	core_instance/sfp_instance/abs[99]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN953_fifo_out_39_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN833_n3608
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN817_n3584
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN7661_n5677
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN6514_fifo_out_119_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN6510_fifo_out_119_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN5374_fifo_out_99_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN5348_fifo_out_59_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN4362_fifo_out_97_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN3362_n3616
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN3360_n3600
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN3136_fifo_out_39_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8680_n2580
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8679_n2572
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8678_n3564
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8675_n6682
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8661_n2584
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8660_n2588
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8650_n3592
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8613_n6694
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8537_n2612
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8467_n6686
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8435_n6658
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8419_n6660
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8223_n2566
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8173_n2606
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8168_n2602
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8162_n2620
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8159_n2604
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8138_n2606
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8120_n2608
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8091_n2574
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8089_n2610
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8085_n2598
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8082_n3612
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8081_n3604
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8022_n2590
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8019_n2582
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8008_n2586
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7999_n2582
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7980_n2600
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7916_n2570
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7767_n5678
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7491_n2576
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7487_n3628
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7485_n3636
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7365_n2616
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7118_n3620
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[3]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[2]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q9[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q7[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q6[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q5[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q4[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q15[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q14[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q13[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q12[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q11[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q10[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_OFN3114_rd_ptr_3_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN5913_rd_ptr_2_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/rd_ptr[3]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/rd_ptr[2]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q9[18]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q9[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q8[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q8[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q4[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q4[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q15[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q13[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q12[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q11[18]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q11[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q10[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[18]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[17]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub0[17]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub0[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[18]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[18]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[18]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_2[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_OFN3950_rd_ptr_3_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN3949_rd_ptr_3_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN1500_rd_ptr_2_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/wr_ptr[0]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n53
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n51
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n49
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n48
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n45
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n420
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n419
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n414
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n413
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n340
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n338
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n334
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n306
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n303
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n302
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n301
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n300
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n299
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n298
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n297
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n296
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n295
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n277
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n276
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n275
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n274
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n273
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n272
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n271
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n270
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n269
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n260
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n257
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n256
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n255
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n254
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n253
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n252
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n251
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n250
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n249
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n234
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n231
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n226
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3038_n419
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3037_n413
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3035_n420
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3034_n414
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[3]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[2]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q9[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q8[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q7[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q6[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q5[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q4[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q15[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q14[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q13[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q12[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q11[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q10[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_OFN1022_rd_ptr_3_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/FE_OFN3311_rd_ptr_2_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN3173_rd_ptr_3_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN1901_rd_ptr_2_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr[2]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr[1]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr[0]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[3]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[2]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/q9[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/q8[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/q11[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/q10[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n47
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n29
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n249
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n245
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n242
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n22
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN3532_rd_ptr_3_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN3508_rd_ptr_2_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN3054_n47
[03/15 01:12:52   7645] 	core_instance/fifo_wr[3]
[03/15 01:12:52   7645] 	core_instance/fifo_wr[1]
[03/15 01:12:52   7645] 	core_instance/fifo_out[99]
[03/15 01:12:52   7645] 	core_instance/fifo_out[98]
[03/15 01:12:52   7645] 	core_instance/fifo_out[97]
[03/15 01:12:52   7645] 	core_instance/fifo_out[96]
[03/15 01:12:52   7645] 	core_instance/fifo_out[59]
[03/15 01:12:52   7645] 	core_instance/fifo_out[39]
[03/15 01:12:52   7645] 	core_instance/fifo_out[119]
[03/15 01:12:52   7645] 	core_instance/FE_OFN6509_fifo_out_119_
[03/15 01:12:52   7645] 	core_instance/FE_OFN5370_fifo_out_99_
[03/15 01:12:52   7645] 	core_instance/FE_OFN5028_fifo_wr_1_
[03/15 01:12:52   7645] 
[03/15 01:12:52   7645] 
[03/15 01:12:52   7645] Resizing failure reasons
[03/15 01:12:52   7645] ------------------------------------------------
[03/15 01:12:52   7645] *info:   445 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[23]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[21]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[20]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[19]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[18]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[16]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/sum_q[15]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6694
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6693
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6692
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6690
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6689
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6686
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6685
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6682
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6681
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6666
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6665
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6660
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6658
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6657
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6656
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n6653
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n63
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n57
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n5678
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n5677
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n5675
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n55
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n51
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n50
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n49
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n48
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n370
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n367
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3636
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3635
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3628
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3627
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3620
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3619
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3616
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3615
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3614
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3612
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3611
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3608
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3607
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3606
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3604
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3603
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3602
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3600
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3599
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3596
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3595
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3592
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3591
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3588
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3587
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3586
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3584
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3583
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3576
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3574
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3571
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3569
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3567
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3565
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n3564
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2620
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2619
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2618
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2616
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2615
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2612
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2611
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2610
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2608
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2607
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2606
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2604
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2603
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2602
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2600
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2599
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2598
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2596
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2595
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2590
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2588
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2587
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2586
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2584
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2583
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2582
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2580
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2579
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2578
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2576
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2575
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2574
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2572
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2571
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2570
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2568
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2567
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2566
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2564
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2561
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2553
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n2550
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n142
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n141
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n139
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n138
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n137
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n136
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n135
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n134
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n133
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n131
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n130
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n129
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n128
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n127
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n126
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n125
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n122
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n121
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n120
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n119
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n117
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n116
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n115
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n114
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n113
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n112
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n111
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n110
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n109
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n108
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n106
[03/15 01:12:52   7645] 	core_instance/sfp_instance/n104
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_wr
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/wr_ptr[3]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/wr_ptr[2]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/wr_ptr[1]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/wr_ptr[0]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n98
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n96
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n84
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n82
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n81
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n79
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n77
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n65
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n64
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n63
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n62
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n60
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n6
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n46
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n27
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n234
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n233
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n230
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n229
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n224
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n222
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n220
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n213
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n187
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n185
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n184
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n183
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n182
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n180
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n168
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n166
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n163
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n151
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n150
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n149
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n133
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n131
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n118
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n116
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n115
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n114
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n111
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n110
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n101
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n10
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/n1
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN935_n224
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN7670_n1
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN3089_n220
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN3058_n27
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN3057_n46
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN3045_n6
[03/15 01:12:52   7645] 	core_instance/sfp_instance/fifo_inst_int/FE_OFN3032_n10
[03/15 01:12:52   7645] 	core_instance/sfp_instance/abs[99]
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN953_fifo_out_39_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN833_n3608
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN817_n3584
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN7661_n5677
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN6514_fifo_out_119_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN6510_fifo_out_119_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN5374_fifo_out_99_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN5348_fifo_out_59_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN4362_fifo_out_97_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN3362_n3616
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN3360_n3600
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OFN3136_fifo_out_39_
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8680_n2580
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8679_n2572
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8678_n3564
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8675_n6682
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8661_n2584
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8660_n2588
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8650_n3592
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8613_n6694
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8537_n2612
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8467_n6686
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8435_n6658
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8419_n6660
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8223_n2566
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8173_n2606
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8168_n2602
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8162_n2620
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8159_n2604
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8138_n2606
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8120_n2608
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8091_n2574
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8089_n2610
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8085_n2598
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8082_n3612
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8081_n3604
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8022_n2590
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8019_n2582
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN8008_n2586
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7999_n2582
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7980_n2600
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7916_n2570
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7767_n5678
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7491_n2576
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7487_n3628
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7485_n3636
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7365_n2616
[03/15 01:12:52   7645] 	core_instance/sfp_instance/FE_OCPN7118_n3620
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[3]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[2]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q9[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q7[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q6[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q5[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q4[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q15[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q14[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q13[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q12[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q11[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q10[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/q0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_OFN3114_rd_ptr_3_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN5913_rd_ptr_2_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/rd_ptr[3]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/rd_ptr[2]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q9[18]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q9[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q8[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q8[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q4[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q4[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q15[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q13[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q12[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q11[18]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q11[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/q10[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[18]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[17]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub1[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub0[17]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/out_sub0[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[18]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[18]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[18]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_2[16]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_OFN3950_rd_ptr_3_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN3949_rd_ptr_3_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN1500_rd_ptr_2_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/wr_ptr[0]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n53
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n51
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n49
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n48
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n45
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n420
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n419
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n414
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n413
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n340
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n338
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n334
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n306
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n303
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n302
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n301
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n300
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n299
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n298
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n297
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n296
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n295
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n277
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n276
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n275
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n274
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n273
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n272
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n271
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n270
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n269
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n260
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n257
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n256
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n255
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n254
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n253
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n252
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n251
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n250
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n249
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n234
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n231
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n226
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3038_n419
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3037_n413
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3035_n420
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN3034_n414
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[3]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[2]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q9[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q8[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q7[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q6[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q5[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q4[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q15[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q14[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q13[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q12[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q11[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q10[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/q0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub1_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_3[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_2[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/out_sub0_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/FE_OFN1022_rd_ptr_3_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/FE_OFN3311_rd_ptr_2_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN3173_rd_ptr_3_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN1901_rd_ptr_2_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr[2]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr[1]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr[0]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[3]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[2]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/q9[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/q8[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/q11[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/q10[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n47
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n29
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n249
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n245
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n242
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n22
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[19]
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN3532_rd_ptr_3_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN3508_rd_ptr_2_
[03/15 01:12:52   7645] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN3054_n47
[03/15 01:12:52   7645] 	core_instance/fifo_wr[3]
[03/15 01:12:52   7645] 	core_instance/fifo_wr[1]
[03/15 01:12:52   7645] 	core_instance/fifo_out[99]
[03/15 01:12:52   7645] 	core_instance/fifo_out[98]
[03/15 01:12:52   7645] 	core_instance/fifo_out[97]
[03/15 01:12:52   7645] 	core_instance/fifo_out[96]
[03/15 01:12:52   7645] 	core_instance/fifo_out[59]
[03/15 01:12:52   7645] 	core_instance/fifo_out[39]
[03/15 01:12:52   7645] 	core_instance/fifo_out[119]
[03/15 01:12:52   7645] 	core_instance/FE_OFN6509_fifo_out_119_
[03/15 01:12:52   7645] 	core_instance/FE_OFN5370_fifo_out_99_
[03/15 01:12:52   7645] 	core_instance/FE_OFN5028_fifo_wr_1_
[03/15 01:12:52   7645] 
[03/15 01:12:52   7645] 
[03/15 01:12:52   7645] *info: net names were printed out to logv file
[03/15 01:12:52   7645] 
[03/15 01:12:52   7645] *** Finish Post Route Hold Fixing (cpu=0:00:31.1 real=0:00:32.0 totSessionCpu=2:07:25 mem=2339.1M density=99.158%) ***
[03/15 01:12:52   7645] Summary for sequential cells idenfication: 
[03/15 01:12:52   7645] Identified SBFF number: 199
[03/15 01:12:52   7645] Identified MBFF number: 0
[03/15 01:12:52   7645] Not identified SBFF number: 0
[03/15 01:12:52   7645] Not identified MBFF number: 0
[03/15 01:12:52   7645] Number of sequential cells which are not FFs: 104
[03/15 01:12:52   7645] 
[03/15 01:12:53   7646] Default Rule : ""
[03/15 01:12:53   7646] Non Default Rules :
[03/15 01:12:53   7646] Worst Slack : -2.497 ns
[03/15 01:12:54   7646] Total 0 nets layer assigned (1.6).
[03/15 01:12:55   7648] GigaOpt: setting up router preferences
[03/15 01:12:55   7648]         design wns: -2.4967
[03/15 01:12:55   7648]         slack threshold: -1.0767
[03/15 01:12:55   7648] GigaOpt: 20 nets assigned router directives
[03/15 01:12:55   7648] 
[03/15 01:12:55   7648] Start Assign Priority Nets ...
[03/15 01:12:55   7648] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 01:12:55   7648] Existing Priority Nets 0 (0.0%)
[03/15 01:12:55   7648] Total Assign Priority Nets 1404 (3.0%)
[03/15 01:12:55   7648] Default Rule : ""
[03/15 01:12:55   7648] Non Default Rules :
[03/15 01:12:55   7648] Worst Slack : -2.497 ns
[03/15 01:12:56   7648] Total 0 nets layer assigned (0.4).
[03/15 01:12:56   7648] GigaOpt: setting up router preferences
[03/15 01:12:56   7648]         design wns: -2.4967
[03/15 01:12:56   7648]         slack threshold: -1.0767
[03/15 01:12:56   7649] GigaOpt: 0 nets assigned router directives
[03/15 01:12:56   7649] 
[03/15 01:12:56   7649] Start Assign Priority Nets ...
[03/15 01:12:56   7649] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 01:12:56   7649] Existing Priority Nets 0 (0.0%)
[03/15 01:12:56   7649] Total Assign Priority Nets 1404 (3.0%)
[03/15 01:12:56   7649] ** Profile ** Start :  cpu=0:00:00.0, mem=2325.1M
[03/15 01:12:56   7649] ** Profile ** Other data :  cpu=0:00:00.3, mem=2325.1M
[03/15 01:12:57   7649] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2325.1M
[03/15 01:12:57   7650] ** Profile ** DRVs :  cpu=0:00:00.7, mem=2325.1M
[03/15 01:12:57   7650] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.497  | -2.497  |  0.046  |
|           TNS (ns):| -3263.3 | -3263.3 |  0.000  |
|    Violating Paths:|  2497   |  2497   |    0    |
|          All Paths:|  7435   |  7262   |  4901   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.640%
       (99.158% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2325.1M
[03/15 01:12:57   7650] **optDesign ... cpu = 0:05:02, real = 0:05:03, mem = 2146.2M, totSessionCpu=2:07:31 **
[03/15 01:12:57   7650] -routeWithEco false                      # bool, default=false
[03/15 01:12:57   7650] -routeWithEco true                       # bool, default=false, user setting
[03/15 01:12:57   7650] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 01:12:57   7650] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 01:12:57   7650] -routeWithTimingDriven false             # bool, default=false, user setting
[03/15 01:12:57   7650] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 01:12:57   7650] -routeWithSiDriven false                 # bool, default=false, user setting
[03/15 01:12:57   7650] 
[03/15 01:12:57   7650] globalDetailRoute
[03/15 01:12:57   7650] 
[03/15 01:12:57   7650] #setNanoRouteMode -drouteAutoStop true
[03/15 01:12:57   7650] #setNanoRouteMode -drouteFixAntenna true
[03/15 01:12:57   7650] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 01:12:57   7650] #setNanoRouteMode -routeWithEco true
[03/15 01:12:57   7650] #setNanoRouteMode -routeWithSiDriven false
[03/15 01:12:57   7650] #setNanoRouteMode -routeWithTimingDriven false
[03/15 01:12:57   7650] #Start globalDetailRoute on Sat Mar 15 01:12:57 2025
[03/15 01:12:57   7650] #
[03/15 01:12:57   7650] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 56594 times net's RC data read were performed.
[03/15 01:12:58   7651] ### Net info: total nets: 47047
[03/15 01:12:58   7651] ### Net info: dirty nets: 201
[03/15 01:12:58   7651] ### Net info: marked as disconnected nets: 0
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/sfp_instance/FE_OFC6242_n1125 connects to NET core_instance/sfp_instance/FE_OCPN9234_n1125 at location ( 201.300 313.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9234_n1125 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN A3 of INST core_instance/sfp_instance/U1560 connects to NET core_instance/sfp_instance/FE_OCPN9233_n1125 at location ( 201.900 378.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC9233_n1125 connects to NET core_instance/sfp_instance/FE_OCPN9233_n1125 at location ( 224.700 319.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9233_n1125 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/sfp_instance/FE_OCPC9233_n1125 connects to NET core_instance/sfp_instance/FE_OCPN9232_n1125 at location ( 224.100 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9232_n1125 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/sfp_instance/U1553 connects to NET core_instance/sfp_instance/FE_OCPN9231_n1125 at location ( 209.900 376.160 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN A3 of INST core_instance/sfp_instance/U1554 connects to NET core_instance/sfp_instance/FE_OCPN9231_n1125 at location ( 208.600 376.160 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC9231_n1125 connects to NET core_instance/sfp_instance/FE_OCPN9231_n1125 at location ( 229.700 315.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9231_n1125 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_72_ connects to NET core_instance/mac_array_instance/CTS_71 at location ( 435.900 644.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_71 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_72_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_12 at location ( 380.100 770.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_72_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_12 at location ( 376.300 766.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_12 at location ( 386.700 761.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_28 at location ( 99.100 831.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_120_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_26 at location ( 234.700 776.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_120_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_26 at location ( 229.300 775.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_26 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_120_ connects to NET core_instance/mac_array_instance/CTS_64 at location ( 732.300 662.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_64 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_ connects to NET core_instance/mac_array_instance/CTS_59 at location ( 295.700 801.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ connects to NET core_instance/mac_array_instance/CTS_59 at location ( 290.700 802.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ connects to NET core_instance/CTS_93 at location ( 456.700 532.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/CTS_93 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_ connects to NET core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_4 at location ( 457.505 469.650 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_4__fifo_instance/q0_reg_0_ connects to NET core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_4 at location ( 452.500 444.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/15 01:12:58   7651] #To increase the message display limit, refer to the product command reference manual.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/CTS_45 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/CTS_87 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/CTS_85 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9097_n1314 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9088_n1574 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN9087_n1555 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 01:12:58   7651] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/15 01:12:58   7651] #To increase the message display limit, refer to the product command reference manual.
[03/15 01:12:59   7652] ### Net info: fully routed nets: 37574
[03/15 01:12:59   7652] ### Net info: trivial (single pin) nets: 0
[03/15 01:12:59   7652] ### Net info: unrouted nets: 1579
[03/15 01:12:59   7652] ### Net info: re-extraction nets: 7894
[03/15 01:12:59   7652] ### Net info: ignored nets: 0
[03/15 01:12:59   7652] ### Net info: skip routing nets: 0
[03/15 01:13:00   7653] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 01:13:00   7653] #Loading the last recorded routing design signature
[03/15 01:13:00   7653] #Created 102 NETS and 0 SPECIALNETS new signatures
[03/15 01:13:01   7654] #Summary of the placement changes since last routing:
[03/15 01:13:01   7654] #  Number of instances added (including moved) = 434
[03/15 01:13:01   7654] #  Number of instances deleted (including moved) = 1698
[03/15 01:13:01   7654] #  Number of instances resized = 3954
[03/15 01:13:01   7654] #  Number of instances with same cell size swap = 50
[03/15 01:13:01   7654] #  Number of instances with different orientation = 3
[03/15 01:13:01   7654] #  Number of instances with pin swaps = 2
[03/15 01:13:01   7654] #  Total number of placement changes (moved instances are counted twice) = 6089
[03/15 01:13:01   7654] #Start routing data preparation.
[03/15 01:13:01   7654] #Minimum voltage of a net in the design = 0.000.
[03/15 01:13:01   7654] #Maximum voltage of a net in the design = 1.100.
[03/15 01:13:01   7654] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 01:13:01   7654] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 01:13:01   7654] #Voltage range [0.000 - 1.100] has 47045 nets.
[03/15 01:13:02   7655] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 01:13:02   7655] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 01:13:02   7655] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 01:13:02   7655] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 01:13:02   7655] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 01:13:02   7655] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 01:13:02   7655] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 01:13:02   7655] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC105_out_78_ core_instance/sfp_instance/FE_OCPC8162_n2620. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC109_out_76_ core_instance/sfp_instance/U3998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FILLER_25690. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FE_OFC135_out_63_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC137_out_62_ FILLER_25224. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC13_out_124_ core_instance/sfp_instance/U4981. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_52_ FILLER_19011. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FE_OFC167_out_47_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FILLER_25434. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FILLER_25677. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC189_out_36_ core_instance/sfp_instance/U1659. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC191_out_35_ FILLER_23868. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC197_out_32_ core_instance/sfp_instance/U1849. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC19_out_121_ core_instance/sfp_instance/U4985. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC209_out_26_ FILLER_33831. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC211_out_25_ FILLER_33358. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32610. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32611. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 01:13:04   7657] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 01:13:04   7657] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/15 01:13:04   7657] #To increase the message display limit, refer to the product command reference manual.
[03/15 01:13:04   7657] #WARNING (NRDB-2110) Found 53783 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/15 01:13:04   7657] #1404/45471 = 3% of signal nets have been set as priority nets
[03/15 01:13:04   7657] #Regenerating Ggrids automatically.
[03/15 01:13:04   7658] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 01:13:04   7658] #Using automatically generated G-grids.
[03/15 01:13:04   7658] #Done routing data preparation.
[03/15 01:13:04   7658] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1748.99 (MB), peak = 1997.52 (MB)
[03/15 01:13:04   7658] #Merging special wires...
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 718.120 489.710 ) on M1 for NET core_instance/CTS_85. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 716.320 540.110 ) on M1 for NET core_instance/CTS_85. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 759.075 536.690 ) on M1 for NET core_instance/CTS_87. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 456.795 533.000 ) on M1 for NET core_instance/CTS_93. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 283.530 522.100 ) on M1 for NET core_instance/FE_OCPN8931_array_out_57_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 267.130 487.900 ) on M1 for NET core_instance/FE_OFN1292_array_out_31_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 271.330 430.300 ) on M1 for NET core_instance/FE_OFN1292_array_out_31_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 273.130 487.900 ) on M1 for NET core_instance/FE_OFN1307_array_out_29_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 251.530 435.700 ) on M1 for NET core_instance/FE_OFN1331_array_out_26_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 250.130 441.100 ) on M1 for NET core_instance/FE_OFN1331_array_out_26_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 253.530 475.300 ) on M1 for NET core_instance/FE_OFN1331_array_out_26_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 277.730 473.500 ) on M1 for NET core_instance/FE_OFN1332_array_out_30_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 261.530 448.300 ) on M1 for NET core_instance/FE_OFN1369_array_out_27_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 259.930 486.100 ) on M1 for NET core_instance/FE_OFN1369_array_out_27_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 206.330 462.700 ) on M1 for NET core_instance/FE_OFN1612_array_out_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 178.330 459.100 ) on M1 for NET core_instance/FE_OFN1809_array_out_12_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 190.530 462.700 ) on M1 for NET core_instance/FE_OFN1816_array_out_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 174.330 478.900 ) on M1 for NET core_instance/FE_OFN1829_array_out_14_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 205.330 455.500 ) on M1 for NET core_instance/FE_OFN1843_array_out_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 534.960 613.580 ) on M1 for NET core_instance/FE_OFN1897_array_out_105_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 01:13:05   7658] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/15 01:13:05   7658] #To increase the message display limit, refer to the product command reference manual.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[74]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN4594_rd_ptr_0_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/ofifo_inst/col_idx_7__fifo_instance/q0[11]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/FE_OCPN7774_n5183. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/FE_OCPN7790_n1545. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/FE_OCPN8016_n3703. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/sfp_instance/FE_OCPN8019_n2582. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/FE_OCPN8182_n6813. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/FE_RN_164. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 9 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n1168. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n1438. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n1760. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n186. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n1970. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/n2856. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 8 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n2857. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 9 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n3081. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n3743. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n3783. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/sfp_instance/n4459. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 01:13:05   7658] #WARNING (EMS-27) Message (NRDB-874) has exceeded the current message display limit of 20.
[03/15 01:13:05   7658] #To increase the message display limit, refer to the product command reference manual.
[03/15 01:13:05   7658] #
[03/15 01:13:05   7658] #Connectivity extraction summary:
[03/15 01:13:05   7658] #7904 routed nets are extracted.
[03/15 01:13:05   7658] #    4755 (10.11%) extracted nets are partially routed.
[03/15 01:13:05   7658] #37472 routed nets are imported.
[03/15 01:13:05   7658] #95 (0.20%) nets are without wires.
[03/15 01:13:05   7658] #1576 nets are fixed|skipped|trivial (not extracted).
[03/15 01:13:05   7658] #Total number of nets = 47047.
[03/15 01:13:05   7658] #
[03/15 01:13:05   7658] #Found 0 nets for post-route si or timing fixing.
[03/15 01:13:05   7658] #Number of eco nets is 4755
[03/15 01:13:05   7658] #
[03/15 01:13:05   7658] #Start data preparation...
[03/15 01:13:05   7658] #
[03/15 01:13:05   7658] #Data preparation is done on Sat Mar 15 01:13:05 2025
[03/15 01:13:05   7658] #
[03/15 01:13:05   7658] #Analyzing routing resource...
[03/15 01:13:07   7660] #Routing resource analysis is done on Sat Mar 15 01:13:07 2025
[03/15 01:13:07   7660] #
[03/15 01:13:07   7660] #  Resource Analysis:
[03/15 01:13:07   7660] #
[03/15 01:13:07   7660] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 01:13:07   7660] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 01:13:07   7660] #  --------------------------------------------------------------
[03/15 01:13:07   7660] #  Metal 1        H        5198         901      124949    95.35%
[03/15 01:13:07   7660] #  Metal 2        V        3894         706      124949    13.47%
[03/15 01:13:07   7660] #  Metal 3        H        5275         824      124949    13.16%
[03/15 01:13:07   7660] #  Metal 4        V        4111         489      124949    13.10%
[03/15 01:13:07   7660] #  Metal 5        H        6099           0      124949     0.01%
[03/15 01:13:07   7660] #  Metal 6        V        4600           0      124949     0.02%
[03/15 01:13:07   7660] #  Metal 7        H        1424         100      124949     2.51%
[03/15 01:13:07   7660] #  Metal 8        V        1150           0      124949     0.00%
[03/15 01:13:07   7660] #  --------------------------------------------------------------
[03/15 01:13:07   7660] #  Total                  31752       7.60%  999592    17.20%
[03/15 01:13:07   7660] #
[03/15 01:13:07   7660] #  250 nets (0.53%) with 1 preferred extra spacing.
[03/15 01:13:07   7660] #
[03/15 01:13:07   7660] #
[03/15 01:13:07   7661] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1760.19 (MB), peak = 1997.52 (MB)
[03/15 01:13:07   7661] #
[03/15 01:13:08   7661] #start global routing iteration 1...
[03/15 01:13:08   7661] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1761.00 (MB), peak = 1997.52 (MB)
[03/15 01:13:08   7661] #
[03/15 01:13:08   7661] #start global routing iteration 2...
[03/15 01:13:09   7662] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1776.40 (MB), peak = 1997.52 (MB)
[03/15 01:13:09   7662] #
[03/15 01:13:09   7662] #start global routing iteration 3...
[03/15 01:13:10   7663] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1776.40 (MB), peak = 1997.52 (MB)
[03/15 01:13:10   7663] #
[03/15 01:13:10   7663] #start global routing iteration 4...
[03/15 01:13:10   7663] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1776.40 (MB), peak = 1997.52 (MB)
[03/15 01:13:10   7663] #
[03/15 01:13:11   7664] #
[03/15 01:13:11   7664] #Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
[03/15 01:13:11   7664] #Total number of routable nets = 45471.
[03/15 01:13:11   7664] #Total number of nets in the design = 47047.
[03/15 01:13:11   7664] #
[03/15 01:13:11   7664] #4790 routable nets have only global wires.
[03/15 01:13:11   7664] #40681 routable nets have only detail routed wires.
[03/15 01:13:11   7664] #168 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 01:13:11   7664] #407 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 01:13:11   7664] #
[03/15 01:13:11   7664] #Routed nets constraints summary:
[03/15 01:13:11   7664] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 01:13:11   7664] #-------------------------------------------------------------------
[03/15 01:13:11   7664] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/15 01:13:11   7664] #-------------------------------------------------------------------
[03/15 01:13:11   7664] #      Default                 22                146            4622  
[03/15 01:13:11   7664] #-------------------------------------------------------------------
[03/15 01:13:11   7664] #        Total                 22                146            4622  
[03/15 01:13:11   7664] #-------------------------------------------------------------------
[03/15 01:13:11   7664] #
[03/15 01:13:11   7664] #Routing constraints summary of the whole design:
[03/15 01:13:11   7664] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 01:13:11   7664] #-------------------------------------------------------------------
[03/15 01:13:11   7664] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/15 01:13:11   7664] #-------------------------------------------------------------------
[03/15 01:13:11   7664] #      Default                250                325           44896  
[03/15 01:13:11   7664] #-------------------------------------------------------------------
[03/15 01:13:11   7664] #        Total                250                325           44896  
[03/15 01:13:11   7664] #-------------------------------------------------------------------
[03/15 01:13:11   7664] #
[03/15 01:13:11   7664] #
[03/15 01:13:11   7664] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 01:13:11   7664] #
[03/15 01:13:11   7664] #                 OverCon       OverCon          
[03/15 01:13:11   7664] #                  #Gcell        #Gcell    %Gcell
[03/15 01:13:11   7664] #     Layer           (1)           (2)   OverCon
[03/15 01:13:11   7664] #  ----------------------------------------------
[03/15 01:13:11   7664] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/15 01:13:11   7664] #   Metal 2     22(0.02%)      8(0.01%)   (0.03%)
[03/15 01:13:11   7664] #   Metal 3      5(0.00%)      0(0.00%)   (0.00%)
[03/15 01:13:11   7664] #   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
[03/15 01:13:11   7664] #   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
[03/15 01:13:11   7664] #   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
[03/15 01:13:11   7664] #   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
[03/15 01:13:11   7664] #   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
[03/15 01:13:11   7664] #  ----------------------------------------------
[03/15 01:13:11   7664] #     Total     27(0.00%)      8(0.00%)   (0.00%)
[03/15 01:13:11   7664] #
[03/15 01:13:11   7664] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/15 01:13:11   7664] #  Overflow after GR: 0.00% H + 0.01% V
[03/15 01:13:11   7664] #
[03/15 01:13:11   7664] #Complete Global Routing.
[03/15 01:13:11   7664] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 01:13:11   7664] #Total wire length = 1308943 um.
[03/15 01:13:11   7664] #Total half perimeter of net bounding box = 1225253 um.
[03/15 01:13:11   7664] #Total wire length on LAYER M1 = 2982 um.
[03/15 01:13:11   7664] #Total wire length on LAYER M2 = 266342 um.
[03/15 01:13:11   7664] #Total wire length on LAYER M3 = 390630 um.
[03/15 01:13:11   7664] #Total wire length on LAYER M4 = 265804 um.
[03/15 01:13:11   7664] #Total wire length on LAYER M5 = 197837 um.
[03/15 01:13:11   7664] #Total wire length on LAYER M6 = 128477 um.
[03/15 01:13:11   7664] #Total wire length on LAYER M7 = 18765 um.
[03/15 01:13:11   7664] #Total wire length on LAYER M8 = 38105 um.
[03/15 01:13:11   7664] #Total number of vias = 355776
[03/15 01:13:11   7664] #Total number of multi-cut vias = 207646 ( 58.4%)
[03/15 01:13:11   7664] #Total number of single cut vias = 148130 ( 41.6%)
[03/15 01:13:11   7664] #Up-Via Summary (total 355776):
[03/15 01:13:11   7664] #                   single-cut          multi-cut      Total
[03/15 01:13:11   7664] #-----------------------------------------------------------
[03/15 01:13:11   7664] #  Metal 1      126155 ( 81.3%)     28988 ( 18.7%)     155143
[03/15 01:13:11   7664] #  Metal 2       19348 ( 13.6%)    122833 ( 86.4%)     142181
[03/15 01:13:11   7664] #  Metal 3        2069 (  5.4%)     36550 ( 94.6%)      38619
[03/15 01:13:11   7664] #  Metal 4         230 (  1.9%)     12046 ( 98.1%)      12276
[03/15 01:13:11   7664] #  Metal 5          91 (  2.2%)      4131 ( 97.8%)       4222
[03/15 01:13:11   7664] #  Metal 6         152 (  8.4%)      1656 ( 91.6%)       1808
[03/15 01:13:11   7664] #  Metal 7          85 (  5.6%)      1442 ( 94.4%)       1527
[03/15 01:13:11   7664] #-----------------------------------------------------------
[03/15 01:13:11   7664] #               148130 ( 41.6%)    207646 ( 58.4%)     355776 
[03/15 01:13:11   7664] #
[03/15 01:13:11   7664] #Total number of involved priority nets 17
[03/15 01:13:11   7664] #Maximum src to sink distance for priority net 157.4
[03/15 01:13:11   7664] #Average of max src_to_sink distance for priority net 91.9
[03/15 01:13:11   7664] #Average of ave src_to_sink distance for priority net 49.8
[03/15 01:13:11   7664] #Max overcon = 2 tracks.
[03/15 01:13:11   7664] #Total overcon = 0.00%.
[03/15 01:13:11   7664] #Worst layer Gcell overcon rate = 0.00%.
[03/15 01:13:11   7664] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1778.84 (MB), peak = 1997.52 (MB)
[03/15 01:13:11   7664] #
[03/15 01:13:11   7664] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1766.84 (MB), peak = 1997.52 (MB)
[03/15 01:13:11   7664] #Start Track Assignment.
[03/15 01:13:13   7666] #Done with 616 horizontal wires in 4 hboxes and 536 vertical wires in 3 hboxes.
[03/15 01:13:15   7668] #Done with 24 horizontal wires in 4 hboxes and 35 vertical wires in 3 hboxes.
[03/15 01:13:15   7668] #Complete Track Assignment.
[03/15 01:13:15   7668] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 01:13:15   7668] #Total wire length = 1309649 um.
[03/15 01:13:15   7668] #Total half perimeter of net bounding box = 1225253 um.
[03/15 01:13:15   7668] #Total wire length on LAYER M1 = 3403 um.
[03/15 01:13:15   7668] #Total wire length on LAYER M2 = 266390 um.
[03/15 01:13:15   7668] #Total wire length on LAYER M3 = 390827 um.
[03/15 01:13:15   7668] #Total wire length on LAYER M4 = 265813 um.
[03/15 01:13:15   7668] #Total wire length on LAYER M5 = 197840 um.
[03/15 01:13:15   7668] #Total wire length on LAYER M6 = 128481 um.
[03/15 01:13:15   7668] #Total wire length on LAYER M7 = 18778 um.
[03/15 01:13:15   7668] #Total wire length on LAYER M8 = 38117 um.
[03/15 01:13:15   7668] #Total number of vias = 355618
[03/15 01:13:15   7668] #Total number of multi-cut vias = 207646 ( 58.4%)
[03/15 01:13:15   7668] #Total number of single cut vias = 147972 ( 41.6%)
[03/15 01:13:15   7668] #Up-Via Summary (total 355618):
[03/15 01:13:15   7668] #                   single-cut          multi-cut      Total
[03/15 01:13:15   7668] #-----------------------------------------------------------
[03/15 01:13:15   7668] #  Metal 1      126097 ( 81.3%)     28988 ( 18.7%)     155085
[03/15 01:13:15   7668] #  Metal 2       19275 ( 13.6%)    122833 ( 86.4%)     142108
[03/15 01:13:15   7668] #  Metal 3        2063 (  5.3%)     36550 ( 94.7%)      38613
[03/15 01:13:15   7668] #  Metal 4         224 (  1.8%)     12046 ( 98.2%)      12270
[03/15 01:13:15   7668] #  Metal 5          85 (  2.0%)      4131 ( 98.0%)       4216
[03/15 01:13:15   7668] #  Metal 6         146 (  8.1%)      1656 ( 91.9%)       1802
[03/15 01:13:15   7668] #  Metal 7          82 (  5.4%)      1442 ( 94.6%)       1524
[03/15 01:13:15   7668] #-----------------------------------------------------------
[03/15 01:13:15   7668] #               147972 ( 41.6%)    207646 ( 58.4%)     355618 
[03/15 01:13:15   7668] #
[03/15 01:13:15   7668] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1840.21 (MB), peak = 1997.52 (MB)
[03/15 01:13:15   7668] #
[03/15 01:13:15   7668] #Cpu time = 00:00:14
[03/15 01:13:15   7668] #Elapsed time = 00:00:14
[03/15 01:13:15   7668] #Increased memory = 89.97 (MB)
[03/15 01:13:15   7668] #Total memory = 1840.21 (MB)
[03/15 01:13:15   7668] #Peak memory = 1997.52 (MB)
[03/15 01:13:16   7669] #
[03/15 01:13:16   7669] #Start Detail Routing..
[03/15 01:13:16   7669] #start initial detail routing ...
[03/15 01:13:17   7670] #    completing 10% with 19354 violations
[03/15 01:13:17   7670] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.10 (MB), peak = 1997.52 (MB)
[03/15 01:13:18   7671] #    completing 20% with 19374 violations
[03/15 01:13:18   7671] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1825.22 (MB), peak = 1997.52 (MB)
[03/15 01:13:57   7710] #    completing 30% with 20090 violations
[03/15 01:13:57   7710] #    cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1844.43 (MB), peak = 1997.52 (MB)
[03/15 01:14:36   7749] #    completing 40% with 20501 violations
[03/15 01:14:36   7749] #    cpu time = 00:01:20, elapsed time = 00:01:20, memory = 1838.75 (MB), peak = 1997.52 (MB)
[03/15 01:14:59   7772] #    completing 50% with 20558 violations
[03/15 01:14:59   7772] #    cpu time = 00:01:43, elapsed time = 00:01:43, memory = 1837.11 (MB), peak = 1997.52 (MB)
[03/15 01:15:08   7781] #    completing 60% with 20605 violations
[03/15 01:15:08   7781] #    cpu time = 00:01:52, elapsed time = 00:01:52, memory = 1836.38 (MB), peak = 1997.52 (MB)
[03/15 01:15:18   7791] #    completing 70% with 20651 violations
[03/15 01:15:18   7791] #    cpu time = 00:02:02, elapsed time = 00:02:02, memory = 1834.09 (MB), peak = 1997.52 (MB)
[03/15 01:15:20   7792] #    completing 80% with 20673 violations
[03/15 01:15:20   7792] #    cpu time = 00:02:03, elapsed time = 00:02:04, memory = 1839.56 (MB), peak = 1997.52 (MB)
[03/15 01:15:20   7792] #    completing 90% with 20673 violations
[03/15 01:15:20   7792] #    cpu time = 00:02:03, elapsed time = 00:02:04, memory = 1839.56 (MB), peak = 1997.52 (MB)
[03/15 01:15:20   7792] #    completing 100% with 20673 violations
[03/15 01:15:20   7792] #    cpu time = 00:02:03, elapsed time = 00:02:04, memory = 1839.56 (MB), peak = 1997.52 (MB)
[03/15 01:15:20   7792] # ECO: 7.3% of the total area was rechecked for DRC, and 12.4% required routing.
[03/15 01:15:20   7792] #    number of violations = 20674
[03/15 01:15:20   7792] #
[03/15 01:15:20   7792] #    By Layer and Type :
[03/15 01:15:20   7792] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 01:15:20   7792] #	M1         1902      372     5979     3196      591      549      501    13090
[03/15 01:15:20   7792] #	M2         2533     3133     1226       20       41        0      429     7382
[03/15 01:15:20   7792] #	M3           32       18       86        6        2        0       48      192
[03/15 01:15:20   7792] #	M4            1        1        7        0        0        0        0        9
[03/15 01:15:20   7792] #	M5            0        0        1        0        0        0        0        1
[03/15 01:15:20   7792] #	Totals     4468     3524     7299     3222      634      549      978    20674
[03/15 01:15:20   7792] #4391 out of 148407 instances need to be verified(marked ipoed).
[03/15 01:15:20   7792] #9.6% of the total area is being checked for drcs
[03/15 01:15:41   7813] #9.6% of the total area was checked
[03/15 01:15:41   7813] #    number of violations = 21724
[03/15 01:15:41   7813] #
[03/15 01:15:41   7813] #    By Layer and Type :
[03/15 01:15:41   7813] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/15 01:15:41   7813] #	M1         2111      415     6149      571     3298      599      682    13825
[03/15 01:15:41   7813] #	M2         2630     3316     1250       72       21       41      365     7695
[03/15 01:15:41   7813] #	M3           32       19       87       15        6        2       33      194
[03/15 01:15:41   7813] #	M4            1        1        7        0        0        0        0        9
[03/15 01:15:41   7813] #	M5            0        0        1        0        0        0        0        1
[03/15 01:15:41   7813] #	Totals     4774     3751     7494      658     3325      642     1080    21724
[03/15 01:15:41   7813] #cpu time = 00:02:24, elapsed time = 00:02:25, memory = 1837.62 (MB), peak = 1997.52 (MB)
[03/15 01:15:41   7813] #start 1st optimization iteration ...
[03/15 01:21:12   8145] #    completing 10% with 21772 violations
[03/15 01:21:12   8145] #    cpu time = 00:05:32, elapsed time = 00:05:32, memory = 2065.07 (MB), peak = 2090.80 (MB)
[03/15 01:26:38   8470] #    completing 20% with 21782 violations
[03/15 01:26:38   8470] #    cpu time = 00:10:57, elapsed time = 00:10:57, memory = 2040.39 (MB), peak = 2120.78 (MB)
[03/15 01:30:57   8729] #    completing 30% with 21745 violations
[03/15 01:30:57   8729] #    cpu time = 00:15:16, elapsed time = 00:15:16, memory = 2013.45 (MB), peak = 2120.78 (MB)
[03/15 01:35:07   8980] #    completing 40% with 21555 violations
[03/15 01:35:07   8980] #    cpu time = 00:19:26, elapsed time = 00:19:27, memory = 2051.73 (MB), peak = 2120.78 (MB)
[03/15 01:38:02   9155] #    completing 50% with 21210 violations
[03/15 01:38:02   9155] #    cpu time = 00:22:21, elapsed time = 00:22:22, memory = 2022.48 (MB), peak = 2120.78 (MB)
[03/15 01:41:02   9333] #    completing 60% with 21054 violations
[03/15 01:41:02   9333] #    cpu time = 00:25:20, elapsed time = 00:25:21, memory = 2030.94 (MB), peak = 2120.78 (MB)
[03/15 01:44:40   9551] #    completing 70% with 20765 violations
[03/15 01:44:40   9551] #    cpu time = 00:28:58, elapsed time = 00:28:59, memory = 2041.51 (MB), peak = 2120.78 (MB)
[03/15 01:47:21   9712] #    completing 80% with 20617 violations
[03/15 01:47:21   9712] #    cpu time = 00:31:39, elapsed time = 00:31:41, memory = 2028.12 (MB), peak = 2120.78 (MB)
[03/15 01:49:35   9846] #    completing 90% with 20334 violations
[03/15 01:49:35   9846] #    cpu time = 00:33:53, elapsed time = 00:33:55, memory = 2026.89 (MB), peak = 2120.78 (MB)
[03/15 01:52:39  10030] #    completing 100% with 20182 violations
[03/15 01:52:39  10030] #    cpu time = 00:36:56, elapsed time = 00:36:58, memory = 1969.23 (MB), peak = 2120.78 (MB)
[03/15 01:52:39  10030] #    number of violations = 20182
[03/15 01:52:39  10030] #
[03/15 01:52:39  10030] #    By Layer and Type :
[03/15 01:52:39  10030] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 01:52:39  10030] #	M1         2046      521     6892     2445      561      447      388    13300
[03/15 01:52:39  10030] #	M2         2156     2785     1086       27       48        0      456     6558
[03/15 01:52:39  10030] #	M3           66       46       86        6        0        0      105      309
[03/15 01:52:39  10030] #	M4            3        2        7        0        0        0        3       15
[03/15 01:52:39  10030] #	Totals     4271     3354     8071     2478      609      447      952    20182
[03/15 01:52:39  10030] #    number of process antenna violations = 27
[03/15 01:52:39  10030] #cpu time = 00:36:57, elapsed time = 00:36:58, memory = 1969.28 (MB), peak = 2120.78 (MB)
[03/15 01:52:39  10030] #Complete Detail Routing.
[03/15 01:52:40  10031] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 01:52:40  10031] #Total wire length = 1303951 um.
[03/15 01:52:40  10031] #Total half perimeter of net bounding box = 1225253 um.
[03/15 01:52:40  10031] #Total wire length on LAYER M1 = 3296 um.
[03/15 01:52:40  10031] #Total wire length on LAYER M2 = 258010 um.
[03/15 01:52:40  10031] #Total wire length on LAYER M3 = 386041 um.
[03/15 01:52:40  10031] #Total wire length on LAYER M4 = 269146 um.
[03/15 01:52:40  10031] #Total wire length on LAYER M5 = 201043 um.
[03/15 01:52:40  10031] #Total wire length on LAYER M6 = 128872 um.
[03/15 01:52:40  10031] #Total wire length on LAYER M7 = 19178 um.
[03/15 01:52:40  10031] #Total wire length on LAYER M8 = 38366 um.
[03/15 01:52:40  10031] #Total number of vias = 376186
[03/15 01:52:40  10031] #Total number of multi-cut vias = 174574 ( 46.4%)
[03/15 01:52:40  10031] #Total number of single cut vias = 201612 ( 53.6%)
[03/15 01:52:40  10031] #Up-Via Summary (total 376186):
[03/15 01:52:40  10031] #                   single-cut          multi-cut      Total
[03/15 01:52:40  10031] #-----------------------------------------------------------
[03/15 01:52:40  10031] #  Metal 1      137416 ( 87.3%)     20026 ( 12.7%)     157442
[03/15 01:52:40  10031] #  Metal 2       43131 ( 29.2%)    104814 ( 70.8%)     147945
[03/15 01:52:40  10031] #  Metal 3       15622 ( 33.5%)     31015 ( 66.5%)      46637
[03/15 01:52:40  10031] #  Metal 4        4181 ( 26.8%)     11428 ( 73.2%)      15609
[03/15 01:52:40  10031] #  Metal 5         406 (  8.5%)      4382 ( 91.5%)       4788
[03/15 01:52:40  10031] #  Metal 6         425 ( 21.0%)      1599 ( 79.0%)       2024
[03/15 01:52:40  10031] #  Metal 7         431 ( 24.8%)      1310 ( 75.2%)       1741
[03/15 01:52:40  10031] #-----------------------------------------------------------
[03/15 01:52:40  10031] #               201612 ( 53.6%)    174574 ( 46.4%)     376186 
[03/15 01:52:40  10031] #
[03/15 01:52:40  10031] #Total number of DRC violations = 20182
[03/15 01:52:40  10031] #Total number of overlapping instance violations = 1
[03/15 01:52:40  10031] #Total number of violations on LAYER M1 = 13300
[03/15 01:52:40  10031] #Total number of violations on LAYER M2 = 6558
[03/15 01:52:40  10031] #Total number of violations on LAYER M3 = 309
[03/15 01:52:40  10031] #Total number of violations on LAYER M4 = 15
[03/15 01:52:40  10031] #Total number of violations on LAYER M5 = 0
[03/15 01:52:40  10031] #Total number of violations on LAYER M6 = 0
[03/15 01:52:40  10031] #Total number of violations on LAYER M7 = 0
[03/15 01:52:40  10031] #Total number of violations on LAYER M8 = 0
[03/15 01:52:40  10031] #Cpu time = 00:39:23
[03/15 01:52:40  10031] #Elapsed time = 00:39:25
[03/15 01:52:40  10031] #Increased memory = -38.52 (MB)
[03/15 01:52:40  10031] #Total memory = 1801.70 (MB)
[03/15 01:52:40  10031] #Peak memory = 2120.78 (MB)
[03/15 01:52:42  10033] #
[03/15 01:52:42  10033] #Start Post Route wire spreading..
[03/15 01:52:42  10033] #
[03/15 01:52:42  10033] #Start data preparation for wire spreading...
[03/15 01:52:42  10033] #
[03/15 01:52:42  10033] #Data preparation is done on Sat Mar 15 01:52:42 2025
[03/15 01:52:42  10033] #
[03/15 01:52:42  10033] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1803.43 (MB), peak = 2120.78 (MB)
[03/15 01:52:42  10033] #
[03/15 01:52:42  10033] #Start Post Route Wire Spread.
[03/15 01:52:49  10040] #Done with 5192 horizontal wires in 7 hboxes and 5783 vertical wires in 5 hboxes.
[03/15 01:52:50  10041] #Complete Post Route Wire Spread.
[03/15 01:52:50  10041] #
[03/15 01:52:50  10041] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 01:52:50  10041] #Total wire length = 1307797 um.
[03/15 01:52:50  10041] #Total half perimeter of net bounding box = 1225253 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M1 = 3296 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M2 = 258545 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M3 = 387294 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M4 = 270465 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M5 = 201553 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M6 = 128980 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M7 = 19219 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M8 = 38446 um.
[03/15 01:52:50  10041] #Total number of vias = 376186
[03/15 01:52:50  10041] #Total number of multi-cut vias = 174574 ( 46.4%)
[03/15 01:52:50  10041] #Total number of single cut vias = 201612 ( 53.6%)
[03/15 01:52:50  10041] #Up-Via Summary (total 376186):
[03/15 01:52:50  10041] #                   single-cut          multi-cut      Total
[03/15 01:52:50  10041] #-----------------------------------------------------------
[03/15 01:52:50  10041] #  Metal 1      137416 ( 87.3%)     20026 ( 12.7%)     157442
[03/15 01:52:50  10041] #  Metal 2       43131 ( 29.2%)    104814 ( 70.8%)     147945
[03/15 01:52:50  10041] #  Metal 3       15622 ( 33.5%)     31015 ( 66.5%)      46637
[03/15 01:52:50  10041] #  Metal 4        4181 ( 26.8%)     11428 ( 73.2%)      15609
[03/15 01:52:50  10041] #  Metal 5         406 (  8.5%)      4382 ( 91.5%)       4788
[03/15 01:52:50  10041] #  Metal 6         425 ( 21.0%)      1599 ( 79.0%)       2024
[03/15 01:52:50  10041] #  Metal 7         431 ( 24.8%)      1310 ( 75.2%)       1741
[03/15 01:52:50  10041] #-----------------------------------------------------------
[03/15 01:52:50  10041] #               201612 ( 53.6%)    174574 ( 46.4%)     376186 
[03/15 01:52:50  10041] #
[03/15 01:52:50  10041] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1862.26 (MB), peak = 2120.78 (MB)
[03/15 01:52:50  10041] #
[03/15 01:52:50  10041] #Post Route wire spread is done.
[03/15 01:52:50  10041] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 01:52:50  10041] #Total wire length = 1307797 um.
[03/15 01:52:50  10041] #Total half perimeter of net bounding box = 1225253 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M1 = 3296 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M2 = 258545 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M3 = 387294 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M4 = 270465 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M5 = 201553 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M6 = 128980 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M7 = 19219 um.
[03/15 01:52:50  10041] #Total wire length on LAYER M8 = 38446 um.
[03/15 01:52:50  10041] #Total number of vias = 376186
[03/15 01:52:50  10041] #Total number of multi-cut vias = 174574 ( 46.4%)
[03/15 01:52:50  10041] #Total number of single cut vias = 201612 ( 53.6%)
[03/15 01:52:50  10041] #Up-Via Summary (total 376186):
[03/15 01:52:50  10041] #                   single-cut          multi-cut      Total
[03/15 01:52:50  10041] #-----------------------------------------------------------
[03/15 01:52:50  10041] #  Metal 1      137416 ( 87.3%)     20026 ( 12.7%)     157442
[03/15 01:52:50  10041] #  Metal 2       43131 ( 29.2%)    104814 ( 70.8%)     147945
[03/15 01:52:50  10041] #  Metal 3       15622 ( 33.5%)     31015 ( 66.5%)      46637
[03/15 01:52:50  10041] #  Metal 4        4181 ( 26.8%)     11428 ( 73.2%)      15609
[03/15 01:52:50  10041] #  Metal 5         406 (  8.5%)      4382 ( 91.5%)       4788
[03/15 01:52:50  10041] #  Metal 6         425 ( 21.0%)      1599 ( 79.0%)       2024
[03/15 01:52:50  10041] #  Metal 7         431 ( 24.8%)      1310 ( 75.2%)       1741
[03/15 01:52:50  10041] #-----------------------------------------------------------
[03/15 01:52:50  10041] #               201612 ( 53.6%)    174574 ( 46.4%)     376186 
[03/15 01:52:50  10041] #
[03/15 01:52:53  10044] #
[03/15 01:52:53  10044] #Start Post Route via swapping..
[03/15 01:52:53  10044] #19.29% of area are rerouted by ECO routing.
[03/15 01:53:38  10089] #    number of violations = 21093
[03/15 01:53:38  10089] #
[03/15 01:53:38  10089] #    By Layer and Type :
[03/15 01:53:38  10089] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 01:53:38  10089] #	M1         2100      537     7010     2558      566      490      414    13675
[03/15 01:53:38  10089] #	M2         2324     3094     1124       28       48        1      459     7078
[03/15 01:53:38  10089] #	M3           71       49       88        7        0        0      106      321
[03/15 01:53:38  10089] #	M4            5        4        7        0        0        0        3       19
[03/15 01:53:38  10089] #	Totals     4500     3684     8229     2593      614      491      982    21093
[03/15 01:53:38  10089] #cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1804.88 (MB), peak = 2120.78 (MB)
[03/15 01:55:40  10211] #    number of violations = 20214
[03/15 01:55:40  10211] #
[03/15 01:55:40  10211] #    By Layer and Type :
[03/15 01:55:40  10211] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 01:55:40  10211] #	M1         2060      518     6925     2449      561      449      415    13377
[03/15 01:55:40  10211] #	M2         2147     2741     1102       27       48        0      448     6513
[03/15 01:55:40  10211] #	M3           68       43       89        6        0        0      103      309
[03/15 01:55:40  10211] #	M4            3        2        7        0        0        0        3       15
[03/15 01:55:40  10211] #	Totals     4278     3304     8123     2482      609      449      969    20214
[03/15 01:55:40  10211] #cpu time = 00:02:47, elapsed time = 00:02:47, memory = 1807.93 (MB), peak = 2120.78 (MB)
[03/15 01:55:40  10211] #CELL_VIEW fullchip,init has 20214 DRC violations
[03/15 01:55:40  10211] #Total number of DRC violations = 20214
[03/15 01:55:40  10211] #Total number of overlapping instance violations = 1
[03/15 01:55:40  10211] #Total number of process antenna violations = 46
[03/15 01:55:40  10211] #Total number of violations on LAYER M1 = 13377
[03/15 01:55:40  10211] #Total number of violations on LAYER M2 = 6513
[03/15 01:55:40  10211] #Total number of violations on LAYER M3 = 309
[03/15 01:55:40  10211] #Total number of violations on LAYER M4 = 15
[03/15 01:55:40  10211] #Total number of violations on LAYER M5 = 0
[03/15 01:55:40  10211] #Total number of violations on LAYER M6 = 0
[03/15 01:55:40  10211] #Total number of violations on LAYER M7 = 0
[03/15 01:55:40  10211] #Total number of violations on LAYER M8 = 0
[03/15 01:55:40  10211] #Post Route via swapping is done.
[03/15 01:55:40  10211] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 01:55:40  10211] #Total wire length = 1307797 um.
[03/15 01:55:40  10211] #Total half perimeter of net bounding box = 1225253 um.
[03/15 01:55:40  10211] #Total wire length on LAYER M1 = 3296 um.
[03/15 01:55:40  10211] #Total wire length on LAYER M2 = 258545 um.
[03/15 01:55:40  10211] #Total wire length on LAYER M3 = 387294 um.
[03/15 01:55:40  10211] #Total wire length on LAYER M4 = 270465 um.
[03/15 01:55:40  10211] #Total wire length on LAYER M5 = 201553 um.
[03/15 01:55:40  10211] #Total wire length on LAYER M6 = 128980 um.
[03/15 01:55:40  10211] #Total wire length on LAYER M7 = 19219 um.
[03/15 01:55:40  10211] #Total wire length on LAYER M8 = 38446 um.
[03/15 01:55:40  10211] #Total number of vias = 376186
[03/15 01:55:40  10211] #Total number of multi-cut vias = 234650 ( 62.4%)
[03/15 01:55:40  10211] #Total number of single cut vias = 141536 ( 37.6%)
[03/15 01:55:40  10211] #Up-Via Summary (total 376186):
[03/15 01:55:40  10211] #                   single-cut          multi-cut      Total
[03/15 01:55:40  10211] #-----------------------------------------------------------
[03/15 01:55:40  10211] #  Metal 1      124988 ( 79.4%)     32454 ( 20.6%)     157442
[03/15 01:55:40  10211] #  Metal 2       13299 (  9.0%)    134646 ( 91.0%)     147945
[03/15 01:55:40  10211] #  Metal 3        2602 (  5.6%)     44035 ( 94.4%)      46637
[03/15 01:55:40  10211] #  Metal 4         403 (  2.6%)     15206 ( 97.4%)      15609
[03/15 01:55:40  10211] #  Metal 5           7 (  0.1%)      4781 ( 99.9%)       4788
[03/15 01:55:40  10211] #  Metal 6         136 (  6.7%)      1888 ( 93.3%)       2024
[03/15 01:55:40  10211] #  Metal 7         101 (  5.8%)      1640 ( 94.2%)       1741
[03/15 01:55:40  10211] #-----------------------------------------------------------
[03/15 01:55:40  10211] #               141536 ( 37.6%)    234650 ( 62.4%)     376186 
[03/15 01:55:40  10211] #
[03/15 01:55:40  10211] #detailRoute Statistics:
[03/15 01:55:40  10211] #Cpu time = 00:42:23
[03/15 01:55:40  10211] #Elapsed time = 00:42:25
[03/15 01:55:40  10211] #Increased memory = -37.78 (MB)
[03/15 01:55:40  10211] #Total memory = 1802.43 (MB)
[03/15 01:55:40  10211] #Peak memory = 2120.78 (MB)
[03/15 01:55:40  10211] #Updating routing design signature
[03/15 01:55:40  10211] #Created 848 library cell signatures
[03/15 01:55:40  10211] #Created 47047 NETS and 0 SPECIALNETS signatures
[03/15 01:55:40  10211] #Created 148408 instance signatures
[03/15 01:55:40  10211] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.63 (MB), peak = 2120.78 (MB)
[03/15 01:55:41  10212] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1804.66 (MB), peak = 2120.78 (MB)
[03/15 01:55:46  10216] #
[03/15 01:55:46  10216] #globalDetailRoute statistics:
[03/15 01:55:46  10216] #Cpu time = 00:42:46
[03/15 01:55:46  10216] #Elapsed time = 00:42:49
[03/15 01:55:46  10216] #Increased memory = -62.45 (MB)
[03/15 01:55:46  10216] #Total memory = 1735.70 (MB)
[03/15 01:55:46  10216] #Peak memory = 2120.78 (MB)
[03/15 01:55:46  10216] #Number of warnings = 106
[03/15 01:55:46  10216] #Total number of warnings = 266
[03/15 01:55:46  10216] #Number of fails = 0
[03/15 01:55:46  10216] #Total number of fails = 0
[03/15 01:55:46  10216] #Complete globalDetailRoute on Sat Mar 15 01:55:46 2025
[03/15 01:55:46  10216] #
[03/15 01:55:46  10216] **optDesign ... cpu = 0:47:48, real = 0:47:52, mem = 2112.8M, totSessionCpu=2:50:17 **
[03/15 01:55:46  10216] -routeWithEco false                      # bool, default=false
[03/15 01:55:46  10216] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 01:55:46  10216] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 01:55:46  10216] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 01:55:46  10216] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 01:55:46  10216] Extraction called for design 'fullchip' of instances=148407 and nets=47047 using extraction engine 'postRoute' at effort level 'low' .
[03/15 01:55:46  10216] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/15 01:55:46  10216] RC Extraction called in multi-corner(2) mode.
[03/15 01:55:46  10216] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 01:55:46  10216] Process corner(s) are loaded.
[03/15 01:55:46  10216]  Corner: Cmax
[03/15 01:55:46  10216]  Corner: Cmin
[03/15 01:55:46  10216] extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
[03/15 01:55:46  10216] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 01:55:46  10216]       RC Corner Indexes            0       1   
[03/15 01:55:46  10216] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 01:55:46  10216] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 01:55:46  10216] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 01:55:46  10216] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 01:55:46  10216] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 01:55:46  10216] Shrink Factor                : 1.00000
[03/15 01:55:47  10217] Initializing multi-corner capacitance tables ... 
[03/15 01:55:47  10217] Initializing multi-corner resistance tables ...
[03/15 01:55:47  10217] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2112.8M)
[03/15 01:55:47  10217] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for storing RC.
[03/15 01:55:48  10218] Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 2180.0M)
[03/15 01:55:48  10218] Extracted 20.0002% (CPU Time= 0:00:01.6  MEM= 2180.0M)
[03/15 01:55:48  10219] Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 2180.0M)
[03/15 01:55:49  10219] Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 2184.0M)
[03/15 01:55:50  10220] Extracted 50.0004% (CPU Time= 0:00:03.6  MEM= 2184.0M)
[03/15 01:55:51  10221] Extracted 60.0003% (CPU Time= 0:00:04.4  MEM= 2184.0M)
[03/15 01:55:51  10221] Extracted 70.0002% (CPU Time= 0:00:04.8  MEM= 2184.0M)
[03/15 01:55:51  10222] Extracted 80.0003% (CPU Time= 0:00:05.1  MEM= 2184.0M)
[03/15 01:55:52  10222] Extracted 90.0003% (CPU Time= 0:00:05.9  MEM= 2184.0M)
[03/15 01:55:54  10224] Extracted 100% (CPU Time= 0:00:07.7  MEM= 2184.0M)
[03/15 01:55:54  10224] Number of Extracted Resistors     : 976350
[03/15 01:55:54  10224] Number of Extracted Ground Cap.   : 941069
[03/15 01:55:54  10224] Number of Extracted Coupling Cap. : 1639200
[03/15 01:55:54  10224] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 01:55:54  10224] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 01:55:54  10224]  Corner: Cmax
[03/15 01:55:54  10224]  Corner: Cmin
[03/15 01:55:54  10224] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2171.9M)
[03/15 01:55:54  10224] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb_Filter.rcdb.d' for storing RC.
[03/15 01:55:55  10225] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 45471 times net's RC data read were performed.
[03/15 01:55:55  10225] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2171.941M)
[03/15 01:55:55  10225] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 01:55:55  10225] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2171.941M)
[03/15 01:55:55  10225] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.2  Real Time: 0:00:09.0  MEM: 2171.941M)
[03/15 01:55:55  10226] **optDesign ... cpu = 0:47:58, real = 0:48:01, mem = 2110.8M, totSessionCpu=2:50:26 **
[03/15 01:55:55  10226] Starting SI iteration 1 using Infinite Timing Windows
[03/15 01:55:55  10226] Begin IPO call back ...
[03/15 01:55:55  10226] End IPO call back ...
[03/15 01:55:56  10226] #################################################################################
[03/15 01:55:56  10226] # Design Stage: PostRoute
[03/15 01:55:56  10226] # Design Name: fullchip
[03/15 01:55:56  10226] # Design Mode: 65nm
[03/15 01:55:56  10226] # Analysis Mode: MMMC OCV 
[03/15 01:55:56  10226] # Parasitics Mode: SPEF/RCDB
[03/15 01:55:56  10226] # Signoff Settings: SI On 
[03/15 01:55:56  10226] #################################################################################
[03/15 01:55:57  10228] AAE_INFO: 1 threads acquired from CTE.
[03/15 01:55:57  10228] Setting infinite Tws ...
[03/15 01:55:57  10228] First Iteration Infinite Tw... 
[03/15 01:55:57  10228] Calculate early delays in OCV mode...
[03/15 01:55:58  10228] Calculate late delays in OCV mode...
[03/15 01:55:58  10228] Topological Sorting (CPU = 0:00:00.2, MEM = 2124.4M, InitMEM = 2118.3M)
[03/15 01:55:58  10228] Initializing multi-corner capacitance tables ... 
[03/15 01:55:58  10228] Initializing multi-corner resistance tables ...
[03/15 01:55:59  10229] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 01:55:59  10229] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2141.2M)
[03/15 01:55:59  10229] AAE_INFO: 1 threads acquired from CTE.
[03/15 01:56:20  10250] AAE_INFO-618: Total number of nets in the design is 47047,  96.7 percent of the nets selected for SI analysis
[03/15 01:56:20  10250] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 01:56:20  10250] End delay calculation. (MEM=2210.25 CPU=0:00:20.5 REAL=0:00:21.0)
[03/15 01:56:20  10250] Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
[03/15 01:56:20  10250] *** CDM Built up (cpu=0:00:24.3  real=0:00:24.0  mem= 2210.2M) ***
[03/15 01:56:22  10252] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2210.2M)
[03/15 01:56:22  10252] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 01:56:22  10252] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2210.2M)
[03/15 01:56:22  10252] Starting SI iteration 2
[03/15 01:56:22  10252] AAE_INFO: 1 threads acquired from CTE.
[03/15 01:56:22  10252] Calculate early delays in OCV mode...
[03/15 01:56:22  10252] Calculate late delays in OCV mode...
[03/15 01:56:41  10271] AAE_INFO-618: Total number of nets in the design is 47047,  26.7 percent of the nets selected for SI analysis
[03/15 01:56:41  10271] End delay calculation. (MEM=2186.29 CPU=0:00:19.0 REAL=0:00:19.0)
[03/15 01:56:41  10271] *** CDM Built up (cpu=0:00:19.1  real=0:00:19.0  mem= 2186.3M) ***
[03/15 01:56:44  10274] *** Done Building Timing Graph (cpu=0:00:48.4 real=0:00:49.0 totSessionCpu=2:51:14 mem=2186.3M)
[03/15 01:56:44  10274] **optDesign ... cpu = 0:48:46, real = 0:48:50, mem = 2120.8M, totSessionCpu=2:51:14 **
[03/15 01:56:44  10274] *** Timing NOT met, worst failing slack is -43.780
[03/15 01:56:44  10274] *** Check timing (0:00:00.0)
[03/15 01:56:44  10274] Begin: GigaOpt Optimization in post-eco TNS mode
[03/15 01:56:44  10274] Info: 227 clock nets excluded from IPO operation.
[03/15 01:56:44  10274] PhyDesignGrid: maxLocalDensity 1.00
[03/15 01:56:44  10274] #spOpts: N=65 mergeVia=F 
[03/15 01:56:47  10277] *info: 227 clock nets excluded
[03/15 01:56:47  10277] *info: 2 special nets excluded.
[03/15 01:56:47  10277] *info: 1551 no-driver nets excluded.
[03/15 01:56:49  10279] ** GigaOpt Optimizer WNS Slack -43.781 TNS Slack -8633.120 Density 99.16
[03/15 01:56:49  10279] Optimizer TNS Opt
[03/15 01:56:49  10279] Active Path Group: reg2reg  
[03/15 01:56:49  10280] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:56:49  10280] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:56:49  10280] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:56:49  10280] | -43.781|  -43.781|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:56:50  10280] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:01.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_15_/D |
[03/15 01:56:50  10280] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
[03/15 01:56:50  10281] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
[03/15 01:56:51  10281] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:01.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_6_/D  |
[03/15 01:56:51  10281] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
[03/15 01:56:51  10281] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_2_/D  |
[03/15 01:56:51  10281] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
[03/15 01:56:51  10281] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/15 01:56:52  10282] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:01.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:56:52  10282] |        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
[03/15 01:56:53  10283] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:01.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:56:53  10283] |        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
[03/15 01:56:53  10283] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:56:53  10283] |        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
[03/15 01:56:53  10283] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:56:53  10283] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/15 01:56:53  10283] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 01:56:53  10283] |        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
[03/15 01:56:53  10284] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 01:56:53  10284] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/15 01:56:54  10284] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:01.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:56:54  10284] |        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
[03/15 01:56:54  10284] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 01:56:54  10284] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/15 01:56:54  10284] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:56:54  10284] |        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/15 01:56:54  10284] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:56:54  10284] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/15 01:56:54  10284] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:56:54  10284] |        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
[03/15 01:56:54  10285] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 01:56:54  10285] |        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/15 01:56:55  10285] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:01.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 01:56:55  10285] |        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
[03/15 01:56:55  10285] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 01:56:55  10285] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/15 01:56:55  10285] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 01:56:55  10285] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/15 01:56:55  10285] | -43.780|  -43.780|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 01:56:55  10285] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
[03/15 01:56:55  10285] | -43.781|  -43.781|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:56:55  10285] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:56:55  10285] 
[03/15 01:56:55  10285] *** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:06.0 mem=2370.6M) ***
[03/15 01:56:55  10285] Checking setup slack degradation ...
[03/15 01:56:55  10285] 
[03/15 01:56:55  10285] Recovery Manager:
[03/15 01:56:55  10285]   Low  Effort WNS Jump: 41.282 (REF: -2.498, TGT: -43.781, Threshold: 0.250) - Trigger
[03/15 01:56:55  10285]   High Effort WNS Jump: 41.282 (REF: -2.498, TGT: -43.781, Threshold: 0.213) - Trigger
[03/15 01:56:55  10285]   Low  Effort TNS Jump: 5368.190 (REF: -3264.930, TGT: -8633.120, Threshold: 50.000) - Trigger
[03/15 01:56:55  10285]   High Effort TNS Jump: 5368.190 (REF: -3264.930, TGT: -8633.120, Threshold: 50.000) - Trigger
[03/15 01:56:55  10285] 
[03/15 01:56:55  10285] Active Path Group: default 
[03/15 01:56:55  10285] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:56:55  10285] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:56:55  10285] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:56:55  10285] |  -0.115|  -43.781|  -0.115|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:56:55  10285] |  -0.115|  -43.781|  -0.115|-8633.120|    99.16%|   0:00:00.0| 2370.6M|   WC_VIEW|  default| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:56:55  10285] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:56:55  10285] 
[03/15 01:56:55  10285] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2370.6M) ***
[03/15 01:56:55  10286] 
[03/15 01:56:55  10286] *** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:06.0 mem=2370.6M) ***
[03/15 01:56:55  10286] **** Begin NDR-Layer Usage Statistics ****
[03/15 01:56:55  10286] Layer 3 has 230 constrained nets 
[03/15 01:56:55  10286] Layer 7 has 310 constrained nets 
[03/15 01:56:55  10286] **** End NDR-Layer Usage Statistics ****
[03/15 01:56:55  10286] 
[03/15 01:56:55  10286] *** Finish Post Route Setup Fixing (cpu=0:00:06.9 real=0:00:06.0 mem=2370.6M) ***
[03/15 01:56:56  10286] End: GigaOpt Optimization in post-eco TNS mode
[03/15 01:56:56  10286] Running setup recovery post routing.
[03/15 01:56:56  10286] **optDesign ... cpu = 0:48:58, real = 0:49:02, mem = 2219.6M, totSessionCpu=2:51:27 **
[03/15 01:56:57  10287]   Timing Snapshot: (TGT)
[03/15 01:56:57  10287]      Weighted WNS: -43.780
[03/15 01:56:57  10287]       All  PG WNS: -43.781
[03/15 01:56:57  10287]       High PG WNS: -43.781
[03/15 01:56:57  10287]       All  PG TNS: -8633.120
[03/15 01:56:57  10287]       High PG TNS: -8633.120
[03/15 01:56:57  10287]          Tran DRV: 0
[03/15 01:56:57  10287]           Cap DRV: 0
[03/15 01:56:57  10287]        Fanout DRV: 0
[03/15 01:56:57  10287]            Glitch: 0
[03/15 01:56:57  10287]    Category Slack: { [L, -43.781] [H, -43.781] }
[03/15 01:56:57  10287] 
[03/15 01:56:57  10287] Checking setup slack degradation ...
[03/15 01:56:57  10287] 
[03/15 01:56:57  10287] Recovery Manager:
[03/15 01:56:57  10287]   Low  Effort WNS Jump: 41.282 (REF: -2.498, TGT: -43.781, Threshold: 0.250) - Trigger
[03/15 01:56:57  10287]   High Effort WNS Jump: 41.282 (REF: -2.498, TGT: -43.781, Threshold: 0.213) - Trigger
[03/15 01:56:57  10287]   Low  Effort TNS Jump: 5368.190 (REF: -3264.930, TGT: -8633.120, Threshold: 50.000) - Trigger
[03/15 01:56:57  10287]   High Effort TNS Jump: 5368.190 (REF: -3264.930, TGT: -8633.120, Threshold: 50.000) - Trigger
[03/15 01:56:57  10287] 
[03/15 01:56:57  10287] Checking DRV degradation...
[03/15 01:56:57  10287] 
[03/15 01:56:57  10287] Recovery Manager:
[03/15 01:56:57  10287]     Tran DRV degradation : 0 (0 -> 0)
[03/15 01:56:57  10287]      Cap DRV degradation : 0 (0 -> 0)
[03/15 01:56:57  10287]   Fanout DRV degradation : 0 (0 -> 0)
[03/15 01:56:57  10287]       Glitch degradation : 0 (0 -> 0)
[03/15 01:56:57  10287]   DRV Recovery (Margin: 10) - Skip
[03/15 01:56:57  10287] 
[03/15 01:56:57  10287] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
[03/15 01:56:57  10287] #Created 848 library cell signatures
[03/15 01:56:57  10287] #Created 47047 NETS and 0 SPECIALNETS signatures
[03/15 01:56:57  10287] #Created 148408 instance signatures
[03/15 01:56:57  10287] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1897.57 (MB), peak = 2120.78 (MB)
[03/15 01:56:57  10288] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1897.79 (MB), peak = 2120.78 (MB)
[03/15 01:56:57  10288] Begin: GigaOpt WNS recovery
[03/15 01:56:57  10288] Begin: GigaOpt Optimization in WNS mode (Recovery)
[03/15 01:56:58  10288] Info: 227 clock nets excluded from IPO operation.
[03/15 01:56:58  10288] PhyDesignGrid: maxLocalDensity 0.96
[03/15 01:56:58  10288] #spOpts: N=65 mergeVia=F 
[03/15 01:57:00  10291] *info: 227 clock nets excluded
[03/15 01:57:00  10291] *info: 2 special nets excluded.
[03/15 01:57:00  10291] *info: 1551 no-driver nets excluded.
[03/15 01:57:02  10293] ** GigaOpt Optimizer WNS Slack -43.781 TNS Slack -8633.120 Density 99.16
[03/15 01:57:02  10293] Optimizer WNS Pass 0
[03/15 01:57:03  10293] Active Path Group: reg2reg  
[03/15 01:57:03  10293] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:57:03  10293] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:57:03  10293] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:57:03  10293] | -43.781|  -43.781|-8633.120|-8633.120|    99.16%|   0:00:00.0| 2371.7M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:03  10294] | -43.593|  -43.593|-8629.361|-8629.361|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:03  10294] | -43.493|  -43.493|-8624.697|-8624.697|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:03  10294] | -43.452|  -43.452|-8621.755|-8621.755|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:04  10294] | -43.359|  -43.359|-8617.912|-8617.912|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:04  10294] | -43.346|  -43.346|-8614.902|-8614.902|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:04  10294] | -43.264|  -43.264|-8614.397|-8614.397|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
[03/15 01:57:04  10294] | -43.209|  -43.209|-8605.900|-8605.900|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:04  10294] | -43.058|  -43.058|-8602.551|-8602.551|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:04  10295] | -43.041|  -43.041|-8600.505|-8600.505|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
[03/15 01:57:04  10295] | -42.956|  -42.956|-8592.109|-8592.109|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:04  10295] | -42.859|  -42.859|-8586.993|-8586.993|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
[03/15 01:57:04  10295] | -42.841|  -42.841|-8586.686|-8586.686|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:04  10295] | -42.817|  -42.817|-8582.972|-8582.972|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:05  10295] | -42.803|  -42.803|-8573.214|-8573.214|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:05  10295] | -42.700|  -42.700|-8571.065|-8571.065|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:05  10295] | -42.657|  -42.657|-8566.664|-8566.664|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:05  10295] | -42.617|  -42.617|-8559.240|-8559.240|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:05  10295] | -42.583|  -42.583|-8556.836|-8556.836|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:05  10295] | -42.562|  -42.562|-8554.564|-8554.564|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:05  10295] | -42.508|  -42.508|-8548.223|-8548.223|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:05  10295] | -42.496|  -42.496|-8546.277|-8546.277|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:05  10296] | -42.469|  -42.469|-8542.385|-8542.385|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:05  10296] | -42.432|  -42.432|-8538.357|-8538.357|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:05  10296] | -42.416|  -42.416|-8537.454|-8537.454|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:05  10296] | -42.387|  -42.387|-8530.520|-8530.520|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:05  10296] | -42.302|  -42.302|-8521.124|-8521.124|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:06  10296] | -42.106|  -42.106|-8496.120|-8496.120|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:06  10296] | -42.093|  -42.093|-8495.997|-8495.997|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:06  10296] | -42.072|  -42.072|-8493.127|-8493.127|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:06  10296] | -41.995|  -41.995|-8488.753|-8488.753|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:06  10296] | -41.983|  -41.983|-8485.173|-8485.173|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:06  10296] | -41.965|  -41.965|-8484.433|-8484.433|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:06  10296] | -41.950|  -41.950|-8478.217|-8478.217|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:06  10296] | -41.884|  -41.884|-8469.468|-8469.468|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:06  10296] | -41.853|  -41.853|-8467.067|-8467.067|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:06  10296] | -41.816|  -41.816|-8465.854|-8465.854|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:06  10297] | -41.804|  -41.804|-8465.685|-8465.685|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:06  10297] | -41.793|  -41.793|-8464.420|-8464.420|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:06  10297] | -41.764|  -41.764|-8461.866|-8461.866|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:06  10297] | -41.741|  -41.741|-8459.998|-8459.998|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:06  10297] | -41.719|  -41.719|-8456.604|-8456.604|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:06  10297] | -41.671|  -41.671|-8453.520|-8453.520|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:07  10297] | -41.656|  -41.656|-8449.962|-8449.962|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:07  10297] | -41.618|  -41.618|-8446.229|-8446.229|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:07  10297] | -41.592|  -41.592|-8444.646|-8444.646|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:07  10297] | -41.581|  -41.581|-8442.743|-8442.743|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:07  10297] | -41.566|  -41.566|-8440.420|-8440.420|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:07  10297] | -41.538|  -41.538|-8435.058|-8435.058|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:07  10297] | -41.507|  -41.507|-8432.877|-8432.877|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:07  10297] | -41.497|  -41.497|-8430.359|-8430.359|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:07  10297] | -41.481|  -41.481|-8429.008|-8429.008|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:07  10298] | -41.465|  -41.465|-8428.900|-8428.900|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:07  10298] | -41.457|  -41.457|-8427.704|-8427.704|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
[03/15 01:57:07  10298] | -41.429|  -41.429|-8427.291|-8427.291|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:07  10298] | -41.405|  -41.405|-8423.445|-8423.445|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:08  10298] | -41.382|  -41.382|-8421.367|-8421.367|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:08  10298] | -41.358|  -41.358|-8415.438|-8415.438|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:08  10298] | -41.308|  -41.308|-8413.646|-8413.646|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:08  10298] | -41.299|  -41.299|-8405.263|-8405.263|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:08  10298] | -41.268|  -41.268|-8404.377|-8404.377|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:08  10298] | -41.255|  -41.255|-8402.207|-8402.207|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:08  10298] | -41.142|  -41.142|-8386.752|-8386.752|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:08  10299] | -41.124|  -41.124|-8384.912|-8384.912|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:08  10299] | -41.109|  -41.109|-8383.396|-8383.396|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:08  10299] | -41.050|  -41.050|-8381.896|-8381.896|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:08  10299] | -41.034|  -41.034|-8375.493|-8375.493|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:09  10299] | -40.992|  -40.992|-8372.267|-8372.267|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:09  10299] | -40.970|  -40.970|-8370.425|-8370.425|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:09  10299] | -40.932|  -40.932|-8367.241|-8367.241|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:09  10299] | -40.921|  -40.921|-8365.665|-8365.665|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:09  10299] | -40.903|  -40.903|-8361.455|-8361.455|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:09  10299] | -40.873|  -40.873|-8359.217|-8359.217|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:09  10299] | -40.861|  -40.861|-8357.997|-8357.997|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:09  10299] | -40.854|  -40.854|-8357.621|-8357.621|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:09  10299] | -40.843|  -40.843|-8355.941|-8355.941|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:09  10300] | -40.829|  -40.829|-8354.145|-8354.145|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:09  10300] | -40.812|  -40.812|-8352.980|-8352.980|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:09  10300] | -40.787|  -40.787|-8351.903|-8351.903|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:09  10300] | -40.771|  -40.771|-8349.793|-8349.793|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:10  10300] | -40.759|  -40.759|-8347.865|-8347.865|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:10  10300] | -40.750|  -40.750|-8344.974|-8344.974|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:10  10300] | -40.732|  -40.732|-8344.619|-8344.619|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:10  10300] | -40.703|  -40.703|-8343.083|-8343.083|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:10  10300] | -40.694|  -40.694|-8340.287|-8340.287|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:10  10300] | -40.681|  -40.681|-8339.172|-8339.172|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:10  10300] | -40.655|  -40.655|-8336.777|-8336.777|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:10  10300] | -40.638|  -40.638|-8335.195|-8335.195|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:10  10300] | -40.627|  -40.627|-8333.348|-8333.348|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:10  10301] | -40.608|  -40.608|-8329.195|-8329.195|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:10  10301] | -40.583|  -40.583|-8324.918|-8324.918|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:11  10301] | -40.553|  -40.553|-8323.861|-8323.861|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:11  10301] | -40.524|  -40.524|-8321.718|-8321.718|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:11  10301] | -40.517|  -40.517|-8318.929|-8318.929|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:11  10301] | -40.495|  -40.495|-8316.969|-8316.969|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:11  10301] | -40.487|  -40.487|-8315.955|-8315.955|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:11  10301] | -40.478|  -40.478|-8315.080|-8315.080|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:11  10301] | -40.450|  -40.450|-8313.280|-8313.280|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:11  10302] | -40.442|  -40.442|-8311.435|-8311.435|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:11  10302] | -40.422|  -40.422|-8311.035|-8311.035|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:12  10302] | -40.392|  -40.392|-8307.839|-8307.839|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:12  10302] | -40.377|  -40.377|-8306.404|-8306.404|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:12  10302] | -40.364|  -40.364|-8304.668|-8304.668|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:12  10302] | -40.354|  -40.354|-8300.504|-8300.504|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:12  10302] | -40.332|  -40.332|-8299.166|-8299.166|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:12  10302] | -40.309|  -40.309|-8297.993|-8297.993|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:12  10302] | -40.296|  -40.296|-8296.637|-8296.637|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:12  10302] | -40.287|  -40.287|-8294.373|-8294.373|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:12  10302] | -40.267|  -40.267|-8292.914|-8292.914|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:12  10303] | -40.256|  -40.256|-8292.040|-8292.040|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:12  10303] | -40.241|  -40.241|-8290.055|-8290.055|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:12  10303] | -40.223|  -40.223|-8288.673|-8288.673|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:13  10303] | -40.214|  -40.214|-8285.910|-8285.910|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:13  10303] | -40.197|  -40.197|-8283.616|-8283.616|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:13  10303] | -40.173|  -40.173|-8282.312|-8282.312|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:13  10303] | -40.073|  -40.073|-8268.878|-8268.878|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:13  10303] | -40.065|  -40.065|-8268.836|-8268.836|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:13  10303] | -40.046|  -40.046|-8265.851|-8265.851|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:13  10303] | -40.036|  -40.036|-8264.190|-8264.190|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:13  10303] | -40.023|  -40.023|-8263.256|-8263.256|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:13  10304] | -39.998|  -39.998|-8261.688|-8261.688|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:13  10304] | -39.990|  -39.990|-8259.973|-8259.973|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:14  10304] | -39.975|  -39.975|-8258.229|-8258.229|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:14  10304] | -39.963|  -39.963|-8256.512|-8256.512|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:14  10304] | -39.944|  -39.944|-8254.804|-8254.804|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:14  10304] | -39.933|  -39.933|-8253.285|-8253.285|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:14  10304] | -39.915|  -39.915|-8252.115|-8252.115|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:14  10304] | -39.904|  -39.904|-8251.527|-8251.527|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:14  10304] | -39.886|  -39.886|-8248.945|-8248.945|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:14  10305] | -39.875|  -39.875|-8247.597|-8247.597|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:14  10305] | -39.865|  -39.865|-8245.873|-8245.873|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:14  10305] | -39.851|  -39.851|-8244.253|-8244.253|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:15  10305] | -39.839|  -39.839|-8243.147|-8243.147|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:15  10305] | -39.828|  -39.828|-8241.815|-8241.815|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:15  10305] | -39.817|  -39.817|-8239.031|-8239.031|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:15  10305] | -39.806|  -39.806|-8238.115|-8238.115|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:15  10305] | -39.784|  -39.784|-8236.799|-8236.799|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:15  10305] | -39.772|  -39.772|-8236.393|-8236.393|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:15  10305] | -39.764|  -39.764|-8233.143|-8233.143|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:15  10305] | -39.749|  -39.749|-8231.130|-8231.130|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:15  10305] | -39.741|  -39.741|-8229.766|-8229.766|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:15  10305] | -39.719|  -39.719|-8228.558|-8228.558|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:15  10306] | -39.707|  -39.707|-8227.105|-8227.105|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:15  10306] | -39.691|  -39.691|-8226.169|-8226.169|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:16  10306] | -39.683|  -39.683|-8224.840|-8224.840|    99.16%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:16  10306] | -39.672|  -39.672|-8224.091|-8224.091|    99.16%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:16  10306] | -39.662|  -39.662|-8223.129|-8223.129|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:16  10306] | -39.653|  -39.653|-8220.659|-8220.659|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:16  10306] | -39.636|  -39.636|-8219.018|-8219.018|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:16  10306] | -39.625|  -39.625|-8218.451|-8218.451|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:16  10306] | -39.615|  -39.615|-8216.329|-8216.329|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:16  10306] | -39.608|  -39.608|-8215.969|-8215.969|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:16  10306] | -39.597|  -39.597|-8214.447|-8214.447|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:16  10307] | -39.575|  -39.575|-8210.666|-8210.666|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:16  10307] | -39.547|  -39.547|-8207.970|-8207.970|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:17  10307] | -39.532|  -39.532|-8207.771|-8207.771|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:17  10307] | -39.522|  -39.522|-8206.351|-8206.351|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:17  10307] | -39.498|  -39.498|-8205.558|-8205.558|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:17  10307] | -39.491|  -39.491|-8203.792|-8203.792|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:17  10307] | -39.467|  -39.467|-8201.211|-8201.211|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:17  10307] | -39.428|  -39.428|-8198.618|-8198.618|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:17  10307] | -39.418|  -39.418|-8196.539|-8196.539|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:17  10307] | -39.409|  -39.409|-8193.646|-8193.646|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:17  10308] | -39.401|  -39.401|-8192.707|-8192.707|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:17  10308] | -39.390|  -39.390|-8191.255|-8191.255|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:18  10308] | -39.362|  -39.362|-8190.077|-8190.077|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:18  10308] | -39.347|  -39.347|-8188.830|-8188.830|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:18  10308] | -39.335|  -39.335|-8186.054|-8186.054|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:18  10308] | -39.321|  -39.321|-8184.870|-8184.870|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:18  10308] | -39.312|  -39.312|-8183.986|-8183.986|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:18  10308] | -39.301|  -39.301|-8182.736|-8182.736|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:18  10308] | -39.279|  -39.279|-8181.526|-8181.526|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:18  10308] | -39.269|  -39.269|-8178.140|-8178.140|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:18  10308] | -39.250|  -39.250|-8176.456|-8176.456|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:18  10308] | -39.241|  -39.241|-8174.994|-8174.994|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:18  10309] | -39.231|  -39.231|-8173.696|-8173.696|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:18  10309] | -39.221|  -39.221|-8171.384|-8171.384|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:19  10309] | -39.211|  -39.211|-8170.918|-8170.918|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:19  10309] | -39.198|  -39.198|-8170.416|-8170.416|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:19  10309] | -39.186|  -39.186|-8168.904|-8168.904|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:19  10309] | -39.177|  -39.177|-8167.955|-8167.955|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:19  10309] | -39.143|  -39.143|-8166.043|-8166.043|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:19  10309] | -39.134|  -39.134|-8164.897|-8164.897|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:19  10309] | -39.126|  -39.126|-8163.197|-8163.197|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:19  10309] | -39.116|  -39.116|-8162.069|-8162.069|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:19  10309] | -39.107|  -39.107|-8160.355|-8160.355|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:19  10309] | -39.086|  -39.086|-8158.097|-8158.097|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:19  10309] | -39.077|  -39.077|-8155.875|-8155.875|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:19  10310] | -39.049|  -39.049|-8154.835|-8154.835|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:20  10310] | -39.042|  -39.042|-8151.701|-8151.701|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:20  10310] | -39.025|  -39.025|-8150.517|-8150.517|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:20  10310] | -39.018|  -39.018|-8150.121|-8150.121|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:20  10310] | -39.006|  -39.006|-8148.635|-8148.635|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:20  10310] | -38.982|  -38.982|-8146.737|-8146.737|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:20  10310] | -38.970|  -38.970|-8145.533|-8145.533|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:20  10310] | -38.957|  -38.957|-8142.647|-8142.647|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:20  10310] | -38.934|  -38.934|-8140.327|-8140.327|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:20  10310] | -38.922|  -38.922|-8137.623|-8137.623|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:20  10310] | -38.903|  -38.903|-8136.699|-8136.699|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:20  10311] | -38.884|  -38.884|-8133.641|-8133.641|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:21  10311] | -38.876|  -38.876|-8132.579|-8132.579|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:21  10311] | -38.857|  -38.857|-8131.203|-8131.203|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:21  10311] | -38.831|  -38.831|-8129.517|-8129.517|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:21  10311] | -38.822|  -38.822|-8127.422|-8127.422|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:21  10311] | -38.810|  -38.810|-8124.756|-8124.756|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:21  10311] | -38.798|  -38.798|-8122.634|-8122.634|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:21  10311] | -38.772|  -38.772|-8121.318|-8121.318|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:21  10311] | -38.757|  -38.757|-8119.954|-8119.954|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:21  10311] | -38.746|  -38.746|-8118.191|-8118.191|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:22  10312] | -38.732|  -38.732|-8115.542|-8115.542|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:22  10312] | -38.718|  -38.718|-8113.417|-8113.417|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 01:57:22  10312] | -38.707|  -38.707|-8112.739|-8112.739|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:22  10312] | -38.694|  -38.694|-8110.259|-8110.259|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:22  10312] | -38.681|  -38.681|-8109.396|-8109.396|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:22  10312] | -38.667|  -38.667|-8106.785|-8106.785|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:22  10312] | -38.656|  -38.656|-8106.433|-8106.433|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:22  10312] | -38.474|  -38.474|-8082.096|-8082.096|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:22  10312] | -38.464|  -38.464|-8081.422|-8081.422|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:22  10312] | -38.450|  -38.450|-8080.892|-8080.892|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:22  10312] | -38.441|  -38.441|-8078.611|-8078.611|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:23  10313] | -38.432|  -38.432|-8076.036|-8076.036|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:23  10313] | -38.424|  -38.424|-8075.120|-8075.120|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:23  10313] | -38.406|  -38.406|-8074.762|-8074.762|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:23  10313] | -38.398|  -38.398|-8073.967|-8073.967|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:23  10313] | -38.386|  -38.386|-8073.003|-8073.003|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:23  10313] | -38.368|  -38.368|-8069.191|-8069.191|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:23  10313] | -38.343|  -38.343|-8067.548|-8067.548|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:23  10313] | -38.328|  -38.328|-8065.971|-8065.971|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:23  10313] | -38.319|  -38.319|-8064.203|-8064.203|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:23  10313] | -38.310|  -38.310|-8063.803|-8063.803|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:23  10313] | -38.299|  -38.299|-8061.884|-8061.884|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:24  10314] | -38.279|  -38.279|-8059.796|-8059.796|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:24  10314] | -38.269|  -38.269|-8057.517|-8057.517|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:24  10314] | -38.262|  -38.262|-8056.449|-8056.449|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:24  10314] | -38.242|  -38.242|-8055.069|-8055.069|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:24  10314] | -38.234|  -38.234|-8053.309|-8053.309|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:24  10314] | -38.216|  -38.216|-8051.980|-8051.980|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:24  10314] | -38.193|  -38.193|-8050.303|-8050.303|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:24  10314] | -38.180|  -38.180|-8048.669|-8048.669|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:24  10314] | -38.171|  -38.171|-8046.489|-8046.489|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:25  10314] | -38.159|  -38.159|-8044.515|-8044.515|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:25  10315] | -38.145|  -38.145|-8043.784|-8043.784|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:25  10315] | -38.130|  -38.130|-8043.083|-8043.083|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:25  10315] | -38.123|  -38.123|-8041.641|-8041.641|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:25  10315] | -38.110|  -38.110|-8037.654|-8037.654|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:25  10315] | -38.080|  -38.080|-8036.404|-8036.404|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:25  10315] | -38.066|  -38.066|-8032.712|-8032.712|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:25  10315] | -38.058|  -38.058|-8031.689|-8031.689|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:25  10315] | -38.047|  -38.047|-8031.053|-8031.053|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:25  10315] | -38.028|  -38.028|-8029.560|-8029.560|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:25  10315] | -38.020|  -38.020|-8028.293|-8028.293|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:25  10315] | -38.010|  -38.010|-8027.705|-8027.705|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:26  10316] | -37.991|  -37.991|-8025.422|-8025.422|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:26  10316] | -37.980|  -37.980|-8024.494|-8024.494|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:26  10316] | -37.972|  -37.972|-8022.715|-8022.715|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:26  10316] | -37.959|  -37.959|-8020.913|-8020.913|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:26  10316] | -37.944|  -37.944|-8019.032|-8019.032|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:26  10316] | -37.918|  -37.918|-8017.117|-8017.117|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:26  10316] | -37.910|  -37.910|-8016.337|-8016.337|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:26  10316] | -37.897|  -37.897|-8013.921|-8013.921|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:26  10316] | -37.879|  -37.879|-8012.916|-8012.916|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:27  10316] | -37.857|  -37.857|-8010.700|-8010.700|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:27  10317] | -37.848|  -37.848|-8008.220|-8008.220|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:27  10317] | -37.840|  -37.840|-8007.243|-8007.243|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:27  10317] | -37.830|  -37.830|-8006.607|-8006.607|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:27  10317] | -37.815|  -37.815|-8005.500|-8005.500|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 01:57:27  10317] | -37.802|  -37.802|-8002.824|-8002.824|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:27  10317] | -37.791|  -37.791|-8000.980|-8000.980|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:27  10317] | -37.775|  -37.775|-7999.686|-7999.686|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:27  10317] | -37.750|  -37.750|-7998.590|-7998.590|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:27  10317] | -37.740|  -37.740|-7995.660|-7995.660|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:28  10317] | -37.722|  -37.722|-7994.917|-7994.917|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:28  10318] | -37.701|  -37.701|-7992.753|-7992.753|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:28  10318] | -37.685|  -37.685|-7991.673|-7991.673|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:28  10318] | -37.668|  -37.668|-7988.729|-7988.729|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:28  10318] | -37.657|  -37.657|-7986.514|-7986.514|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 01:57:28  10318] | -37.647|  -37.647|-7986.124|-7986.124|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:28  10318] | -37.631|  -37.631|-7984.998|-7984.998|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:28  10318] | -37.620|  -37.620|-7983.861|-7983.861|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:28  10318] | -37.611|  -37.611|-7983.033|-7983.033|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:29  10318] | -37.602|  -37.602|-7981.523|-7981.523|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:29  10319] | -37.594|  -37.594|-7978.450|-7978.450|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:29  10319] | -37.579|  -37.579|-7976.063|-7976.063|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:29  10319] | -37.570|  -37.570|-7974.655|-7974.655|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:29  10319] | -37.541|  -37.541|-7973.333|-7973.333|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:29  10319] | -37.534|  -37.534|-7971.740|-7971.740|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:29  10319] | -37.525|  -37.525|-7970.938|-7970.938|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:29  10319] | -37.513|  -37.513|-7970.318|-7970.318|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:29  10319] | -37.504|  -37.504|-7969.074|-7969.074|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:29  10319] | -37.494|  -37.494|-7967.083|-7967.083|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:30  10319] | -37.482|  -37.482|-7964.792|-7964.792|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:30  10319] | -37.468|  -37.468|-7963.388|-7963.388|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:30  10320] | -37.451|  -37.451|-7962.426|-7962.426|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:30  10320] | -37.439|  -37.439|-7960.740|-7960.740|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:30  10320] | -37.426|  -37.426|-7958.850|-7958.850|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:30  10320] | -37.410|  -37.410|-7956.403|-7956.403|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:30  10320] | -37.395|  -37.395|-7954.035|-7954.035|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:30  10320] | -37.368|  -37.368|-7952.083|-7952.083|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:30  10320] | -37.359|  -37.359|-7950.041|-7950.041|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:30  10320] | -37.346|  -37.346|-7949.521|-7949.521|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:31  10320] | -37.335|  -37.335|-7946.738|-7946.738|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 01:57:31  10320] | -37.322|  -37.322|-7945.964|-7945.964|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:31  10320] | -37.311|  -37.311|-7943.972|-7943.972|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:31  10321] | -37.291|  -37.291|-7941.518|-7941.518|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:31  10321] | -37.281|  -37.281|-7940.785|-7940.785|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:31  10321] | -37.273|  -37.273|-7940.487|-7940.487|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:31  10321] | -37.265|  -37.265|-7939.577|-7939.577|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:31  10321] | -37.238|  -37.238|-7939.081|-7939.081|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 01:57:31  10321] | -37.230|  -37.230|-7937.398|-7937.398|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:31  10321] | -37.218|  -37.218|-7934.421|-7934.421|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:31  10321] | -37.195|  -37.195|-7933.894|-7933.894|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:32  10321] | -37.186|  -37.186|-7932.698|-7932.698|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:32  10321] | -37.178|  -37.178|-7932.178|-7932.178|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:32  10321] | -37.163|  -37.163|-7929.349|-7929.349|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:32  10322] | -37.143|  -37.143|-7928.524|-7928.524|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 01:57:32  10322] | -37.135|  -37.135|-7927.813|-7927.813|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:32  10322] | -37.122|  -37.122|-7925.868|-7925.868|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:32  10322] | -37.104|  -37.104|-7924.164|-7924.164|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:32  10322] | -37.093|  -37.093|-7922.201|-7922.201|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:33  10322] | -37.086|  -37.086|-7920.860|-7920.860|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:33  10322] | -37.071|  -37.071|-7919.074|-7919.074|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:33  10322] | -37.063|  -37.063|-7918.610|-7918.610|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:33  10322] | -37.056|  -37.056|-7917.318|-7917.318|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:33  10323] | -37.048|  -37.048|-7916.442|-7916.442|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:33  10323] | -37.039|  -37.039|-7915.659|-7915.659|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:33  10323] | -37.030|  -37.030|-7914.641|-7914.641|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:33  10323] | -37.018|  -37.018|-7913.360|-7913.360|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:33  10323] | -37.010|  -37.010|-7912.097|-7912.097|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:33  10323] | -36.991|  -36.991|-7909.517|-7909.517|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:33  10323] | -36.981|  -36.981|-7908.551|-7908.551|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:33  10323] | -36.973|  -36.973|-7908.107|-7908.107|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:33  10323] | -36.960|  -36.960|-7907.722|-7907.722|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:34  10323] | -36.951|  -36.951|-7904.732|-7904.732|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:34  10323] | -36.943|  -36.943|-7904.461|-7904.461|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:34  10323] | -36.936|  -36.936|-7903.557|-7903.557|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:34  10323] | -36.927|  -36.927|-7903.109|-7903.109|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 01:57:34  10324] | -36.914|  -36.914|-7901.928|-7901.928|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:34  10324] | -36.898|  -36.898|-7900.726|-7900.726|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:34  10324] | -36.885|  -36.885|-7898.932|-7898.932|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:34  10324] | -36.875|  -36.875|-7897.105|-7897.105|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:34  10324] | -36.864|  -36.864|-7895.758|-7895.758|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:34  10324] | -36.856|  -36.856|-7894.694|-7894.694|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:35  10324] | -36.828|  -36.828|-7892.774|-7892.774|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:35  10324] | -36.819|  -36.819|-7892.313|-7892.313|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:35  10324] | -36.809|  -36.809|-7891.046|-7891.046|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:35  10325] | -36.797|  -36.797|-7888.989|-7888.989|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:35  10325] | -36.781|  -36.781|-7888.254|-7888.254|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:35  10325] | -36.765|  -36.765|-7887.608|-7887.608|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 01:57:35  10325] | -36.756|  -36.756|-7885.516|-7885.516|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:35  10325] | -36.746|  -36.746|-7883.384|-7883.384|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:36  10325] | -36.724|  -36.724|-7882.470|-7882.470|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:36  10325] | -36.710|  -36.710|-7880.673|-7880.673|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:36  10326] | -36.695|  -36.695|-7878.730|-7878.730|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:36  10326] | -36.685|  -36.685|-7877.986|-7877.986|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:36  10326] | -36.661|  -36.661|-7874.928|-7874.928|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 01:57:37  10326] | -36.647|  -36.647|-7872.216|-7872.216|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:37  10326] | -36.637|  -36.637|-7870.879|-7870.879|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:37  10326] | -36.624|  -36.624|-7870.483|-7870.483|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:37  10326] | -36.616|  -36.616|-7869.725|-7869.725|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:37  10327] | -36.607|  -36.607|-7867.446|-7867.446|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:37  10327] | -36.590|  -36.590|-7865.895|-7865.895|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:37  10327] | -36.582|  -36.582|-7863.729|-7863.729|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:37  10327] | -36.574|  -36.574|-7861.869|-7861.869|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:37  10327] | -36.566|  -36.566|-7860.799|-7860.799|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 01:57:37  10327] | -36.554|  -36.554|-7860.208|-7860.208|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:38  10327] | -36.541|  -36.541|-7859.932|-7859.932|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:38  10327] | -36.531|  -36.531|-7859.321|-7859.321|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:38  10327] | -36.521|  -36.521|-7857.928|-7857.928|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:38  10327] | -36.509|  -36.509|-7856.347|-7856.347|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:38  10328] | -36.491|  -36.491|-7855.794|-7855.794|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:38  10328] | -36.482|  -36.482|-7854.398|-7854.398|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:38  10328] | -36.468|  -36.468|-7852.863|-7852.863|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:38  10328] | -36.448|  -36.448|-7851.238|-7851.238|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:38  10328] | -36.439|  -36.439|-7850.804|-7850.804|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:38  10328] | -36.427|  -36.427|-7849.956|-7849.956|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:39  10328] | -36.409|  -36.409|-7846.260|-7846.260|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:39  10328] | -36.394|  -36.394|-7845.342|-7845.342|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:39  10328] | -36.382|  -36.382|-7843.018|-7843.018|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:39  10329] | -36.368|  -36.368|-7841.216|-7841.216|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:39  10329] | -36.352|  -36.352|-7840.649|-7840.649|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:39  10329] | -36.335|  -36.335|-7838.319|-7838.319|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:39  10329] | -36.323|  -36.323|-7837.703|-7837.703|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:39  10329] | -36.298|  -36.298|-7835.803|-7835.803|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:40  10329] | -36.288|  -36.288|-7833.686|-7833.686|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:40  10329] | -36.278|  -36.278|-7831.526|-7831.526|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:40  10329] | -36.269|  -36.269|-7830.831|-7830.831|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:40  10330] | -36.261|  -36.261|-7828.967|-7828.967|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:40  10330] | -36.248|  -36.248|-7828.383|-7828.383|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:40  10330] | -36.241|  -36.241|-7826.868|-7826.868|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:40  10330] | -36.226|  -36.226|-7825.376|-7825.376|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:40  10330] | -36.213|  -36.213|-7824.406|-7824.406|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:40  10330] | -36.197|  -36.197|-7824.084|-7824.084|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:41  10330] | -36.182|  -36.182|-7822.606|-7822.606|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:41  10330] | -36.164|  -36.164|-7821.158|-7821.158|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:41  10330] | -36.153|  -36.153|-7819.009|-7819.009|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:41  10331] | -36.142|  -36.142|-7818.334|-7818.334|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:41  10331] | -36.134|  -36.134|-7817.750|-7817.750|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:57:41  10331] | -36.115|  -36.115|-7816.650|-7816.650|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:41  10331] | -36.100|  -36.100|-7815.665|-7815.665|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:42  10331] | -36.088|  -36.088|-7813.862|-7813.862|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:42  10331] | -36.080|  -36.080|-7812.452|-7812.452|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:42  10331] | -36.071|  -36.071|-7811.514|-7811.514|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:42  10331] | -36.053|  -36.053|-7810.612|-7810.612|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:42  10331] | -36.046|  -36.046|-7809.641|-7809.641|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:42  10332] | -36.034|  -36.034|-7808.875|-7808.875|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:42  10332] | -36.026|  -36.026|-7806.787|-7806.787|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:42  10332] | -36.011|  -36.011|-7804.764|-7804.764|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:43  10332] | -35.985|  -35.985|-7802.738|-7802.738|    99.17%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:43  10332] | -35.977|  -35.977|-7801.596|-7801.596|    99.17%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:43  10332] | -35.968|  -35.968|-7799.875|-7799.875|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:43  10332] | -35.960|  -35.960|-7798.645|-7798.645|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:43  10332] | -35.950|  -35.950|-7798.119|-7798.119|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:43  10332] | -35.942|  -35.942|-7797.655|-7797.655|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:43  10333] | -35.923|  -35.923|-7794.870|-7794.870|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:43  10333] | -35.916|  -35.916|-7793.951|-7793.951|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:43  10333] | -35.908|  -35.908|-7792.719|-7792.719|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:44  10333] | -35.898|  -35.898|-7791.447|-7791.447|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:44  10333] | -35.888|  -35.888|-7790.062|-7790.062|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:44  10333] | -35.879|  -35.879|-7788.816|-7788.816|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:44  10333] | -35.872|  -35.872|-7788.077|-7788.077|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:44  10333] | -35.862|  -35.862|-7787.529|-7787.529|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:44  10333] | -35.852|  -35.852|-7786.553|-7786.553|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:57:44  10333] | -35.839|  -35.839|-7784.057|-7784.057|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:44  10334] | -35.831|  -35.831|-7782.880|-7782.880|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:44  10334] | -35.814|  -35.814|-7781.934|-7781.934|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:45  10334] | -35.634|  -35.634|-7758.501|-7758.501|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:45  10334] | -35.625|  -35.625|-7757.967|-7757.967|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:45  10334] | -35.615|  -35.615|-7754.542|-7754.542|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:45  10334] | -35.608|  -35.608|-7753.380|-7753.380|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:45  10334] | -35.596|  -35.596|-7753.114|-7753.114|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:45  10334] | -35.581|  -35.581|-7751.182|-7751.182|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:45  10334] | -35.569|  -35.569|-7749.708|-7749.708|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:45  10335] | -35.558|  -35.558|-7748.291|-7748.291|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:45  10335] | -35.545|  -35.545|-7746.995|-7746.995|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:46  10335] | -35.537|  -35.537|-7745.803|-7745.803|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:46  10335] | -35.526|  -35.526|-7744.895|-7744.895|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:46  10335] | -35.508|  -35.508|-7743.169|-7743.169|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:46  10335] | -35.499|  -35.499|-7740.341|-7740.341|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:46  10335] | -35.491|  -35.491|-7739.759|-7739.759|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:46  10335] | -35.481|  -35.481|-7739.313|-7739.313|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:46  10335] | -35.470|  -35.470|-7738.743|-7738.743|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:46  10336] | -35.456|  -35.456|-7736.312|-7736.312|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:47  10336] | -35.438|  -35.438|-7733.713|-7733.713|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:47  10336] | -35.425|  -35.425|-7733.078|-7733.078|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:47  10336] | -35.412|  -35.412|-7730.967|-7730.967|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:47  10336] | -35.409|  -35.409|-7727.806|-7727.806|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:47  10336] | -35.398|  -35.398|-7727.839|-7727.839|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:47  10336] | -35.382|  -35.382|-7727.833|-7727.833|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:57:47  10337] | -35.375|  -35.375|-7727.758|-7727.758|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:48  10337] | -35.365|  -35.365|-7724.879|-7724.879|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:48  10337] | -35.353|  -35.353|-7723.951|-7723.951|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:48  10337] | -35.334|  -35.334|-7722.474|-7722.474|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:48  10337] | -35.326|  -35.326|-7721.549|-7721.549|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:48  10337] | -35.315|  -35.315|-7719.705|-7719.705|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:48  10337] | -35.307|  -35.307|-7718.797|-7718.797|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:48  10337] | -35.299|  -35.299|-7717.493|-7717.493|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:48  10337] | -35.290|  -35.290|-7716.575|-7716.575|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:49  10337] | -35.278|  -35.278|-7715.451|-7715.451|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:49  10338] | -35.262|  -35.262|-7713.873|-7713.873|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:49  10338] | -35.254|  -35.254|-7712.568|-7712.568|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:49  10338] | -35.230|  -35.230|-7709.948|-7709.948|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:49  10338] | -35.222|  -35.222|-7708.956|-7708.956|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:49  10338] | -35.214|  -35.214|-7707.976|-7707.976|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:49  10338] | -35.204|  -35.204|-7706.904|-7706.904|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:49  10338] | -35.207|  -35.207|-7706.638|-7706.638|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:49  10338] | -35.193|  -35.193|-7705.311|-7705.311|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:49  10338] | -35.184|  -35.184|-7704.965|-7704.965|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:50  10338] | -35.173|  -35.173|-7704.284|-7704.284|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:50  10339] | -35.164|  -35.164|-7702.773|-7702.773|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:50  10339] | -35.153|  -35.153|-7700.977|-7700.977|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:50  10339] | -35.145|  -35.145|-7699.770|-7699.770|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:50  10339] | -35.126|  -35.126|-7698.662|-7698.662|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:50  10339] | -35.118|  -35.118|-7697.078|-7697.078|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:50  10339] | -35.111|  -35.111|-7696.705|-7696.705|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:50  10339] | -35.104|  -35.104|-7696.006|-7696.006|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:51  10340] | -35.097|  -35.097|-7694.959|-7694.959|    99.18%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:51  10340] | -35.083|  -35.083|-7694.575|-7694.575|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:57:51  10340] | -35.076|  -35.076|-7692.438|-7692.438|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:51  10340] | -35.066|  -35.066|-7690.635|-7690.635|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:51  10340] | -35.053|  -35.053|-7689.633|-7689.633|    99.18%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:51  10340] | -35.044|  -35.044|-7689.081|-7689.081|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:52  10340] | -35.019|  -35.019|-7686.463|-7686.463|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:52  10341] | -35.000|  -35.000|-7683.136|-7683.136|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:52  10341] | -34.989|  -34.989|-7682.918|-7682.918|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:52  10341] | -34.978|  -34.978|-7680.237|-7680.237|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:52  10341] | -34.967|  -34.967|-7679.754|-7679.754|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:52  10341] | -34.958|  -34.958|-7677.622|-7677.622|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:52  10341] | -34.945|  -34.945|-7676.770|-7676.770|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:57:53  10341] | -34.934|  -34.934|-7674.716|-7674.716|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:57:53  10341] | -34.920|  -34.920|-7673.600|-7673.600|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:53  10341] | -34.910|  -34.910|-7672.861|-7672.861|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:53  10342] | -34.904|  -34.904|-7671.417|-7671.417|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:53  10342] | -34.897|  -34.897|-7669.516|-7669.516|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:53  10342] | -34.880|  -34.880|-7669.148|-7669.148|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:53  10342] | -34.865|  -34.865|-7667.205|-7667.205|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:53  10342] | -34.856|  -34.856|-7664.994|-7664.994|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:54  10342] | -34.843|  -34.843|-7663.722|-7663.722|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:54  10342] | -34.832|  -34.832|-7663.010|-7663.010|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:54  10342] | -34.825|  -34.825|-7662.494|-7662.494|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:54  10343] | -34.812|  -34.812|-7661.219|-7661.219|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:54  10343] | -34.734|  -34.734|-7650.051|-7650.051|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:54  10343] | -34.676|  -34.676|-7641.811|-7641.811|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:55  10343] | -34.658|  -34.658|-7641.057|-7641.057|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:55  10343] | -34.650|  -34.650|-7640.899|-7640.899|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:55  10343] | -34.635|  -34.635|-7639.017|-7639.017|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:55  10344] | -34.627|  -34.627|-7636.983|-7636.983|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:55  10344] | -34.618|  -34.618|-7636.427|-7636.427|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:56  10344] | -34.610|  -34.610|-7632.839|-7632.839|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:56  10344] | -34.533|  -34.533|-7624.156|-7624.156|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:56  10344] | -34.516|  -34.516|-7622.684|-7622.684|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:56  10344] | -34.495|  -34.495|-7620.280|-7620.280|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:56  10345] | -34.479|  -34.479|-7618.666|-7618.666|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:56  10345] | -34.464|  -34.464|-7616.902|-7616.902|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:57:56  10345] | -34.454|  -34.454|-7615.782|-7615.782|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:57  10345] | -34.442|  -34.442|-7614.646|-7614.646|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:57  10345] | -34.434|  -34.434|-7612.979|-7612.979|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:57  10345] | -34.425|  -34.425|-7612.656|-7612.656|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:57  10345] | -34.417|  -34.417|-7611.670|-7611.670|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:57  10345] | -34.405|  -34.405|-7610.040|-7610.040|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:57  10345] | -34.392|  -34.392|-7608.849|-7608.849|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:57  10346] | -34.381|  -34.381|-7607.667|-7607.667|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:57  10346] | -34.372|  -34.372|-7607.029|-7607.029|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:57  10346] | -34.363|  -34.363|-7606.677|-7606.677|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:58  10346] | -34.356|  -34.356|-7604.816|-7604.816|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:58  10346] | -34.347|  -34.347|-7604.264|-7604.264|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:58  10346] | -34.335|  -34.335|-7603.174|-7603.174|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:58  10346] | -34.332|  -34.332|-7602.114|-7602.114|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:57:58  10346] | -34.322|  -34.322|-7600.800|-7600.800|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:57:58  10347] | -34.308|  -34.308|-7599.369|-7599.369|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:57:58  10347] | -34.297|  -34.297|-7599.053|-7599.053|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:59  10347] | -34.284|  -34.284|-7597.456|-7597.456|    99.19%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:57:59  10347] | -34.273|  -34.273|-7596.246|-7596.246|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:57:59  10347] | -34.263|  -34.263|-7594.508|-7594.508|    99.19%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:57:59  10347] | -34.249|  -34.249|-7593.003|-7593.003|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:00  10348] | -34.237|  -34.237|-7591.229|-7591.229|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:00  10348] | -34.224|  -34.224|-7590.169|-7590.169|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:00  10348] | -34.215|  -34.215|-7588.769|-7588.769|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:00  10348] | -34.203|  -34.203|-7588.040|-7588.040|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:00  10348] | -34.192|  -34.192|-7586.841|-7586.841|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:00  10348] | -34.185|  -34.185|-7586.756|-7586.756|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:00  10348] | -34.177|  -34.177|-7585.331|-7585.331|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:01  10348] | -34.169|  -34.169|-7584.581|-7584.581|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:01  10349] | -34.162|  -34.162|-7582.817|-7582.817|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:01  10349] | -34.139|  -34.139|-7581.695|-7581.695|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:01  10349] | -34.131|  -34.131|-7580.025|-7580.025|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:01  10349] | -34.115|  -34.115|-7577.937|-7577.937|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:01  10349] | -34.106|  -34.106|-7577.086|-7577.086|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:01  10349] | -34.096|  -34.096|-7575.864|-7575.864|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:01  10349] | -34.086|  -34.086|-7575.091|-7575.091|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:02  10350] | -34.073|  -34.073|-7573.441|-7573.441|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:02  10350] | -34.066|  -34.066|-7572.449|-7572.449|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:02  10350] | -34.052|  -34.052|-7571.654|-7571.654|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:02  10350] | -34.043|  -34.043|-7570.563|-7570.563|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:02  10350] | -34.041|  -34.041|-7569.160|-7569.160|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:02  10350] | -34.033|  -34.033|-7568.678|-7568.678|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:02  10350] | -34.019|  -34.019|-7567.965|-7567.965|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:03  10351] | -34.011|  -34.011|-7566.423|-7566.423|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:03  10351] | -34.001|  -34.001|-7565.198|-7565.198|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:03  10351] | -33.992|  -33.992|-7564.636|-7564.636|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:03  10351] | -33.972|  -33.972|-7563.312|-7563.312|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:03  10351] | -33.964|  -33.964|-7561.907|-7561.907|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:03  10351] | -33.956|  -33.956|-7559.500|-7559.500|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:03  10351] | -33.947|  -33.947|-7559.065|-7559.065|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:03  10351] | -33.933|  -33.933|-7558.647|-7558.647|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:04  10351] | -33.923|  -33.923|-7555.260|-7555.260|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:04  10352] | -33.911|  -33.911|-7554.553|-7554.553|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:04  10352] | -33.903|  -33.903|-7553.648|-7553.648|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:04  10352] | -33.896|  -33.896|-7552.080|-7552.080|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:58:04  10352] | -33.880|  -33.880|-7551.556|-7551.556|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:04  10352] | -33.872|  -33.872|-7550.163|-7550.163|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:04  10352] | -33.864|  -33.864|-7548.763|-7548.763|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:04  10352] | -33.855|  -33.855|-7547.989|-7547.989|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:04  10352] | -33.847|  -33.847|-7547.924|-7547.924|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:05  10353] | -33.839|  -33.839|-7546.441|-7546.441|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:05  10353] | -33.830|  -33.830|-7545.463|-7545.463|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:05  10353] | -33.819|  -33.819|-7543.852|-7543.852|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:05  10353] | -33.801|  -33.801|-7542.736|-7542.736|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:05  10353] | -33.788|  -33.788|-7541.713|-7541.713|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:05  10353] | -33.782|  -33.782|-7539.602|-7539.602|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:05  10353] | -33.773|  -33.773|-7538.930|-7538.930|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:06  10353] | -33.759|  -33.759|-7537.684|-7537.684|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:06  10354] | -33.749|  -33.749|-7535.599|-7535.599|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:06  10354] | -33.741|  -33.741|-7535.012|-7535.012|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:06  10354] | -33.733|  -33.733|-7534.646|-7534.646|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:06  10354] | -33.724|  -33.724|-7532.696|-7532.696|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:06  10354] | -33.713|  -33.713|-7531.740|-7531.740|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:06  10354] | -33.675|  -33.675|-7527.007|-7527.007|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:06  10354] | -33.668|  -33.668|-7526.280|-7526.280|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:07  10354] | -33.619|  -33.619|-7520.218|-7520.218|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:07  10354] | -33.609|  -33.609|-7518.765|-7518.765|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:07  10355] | -33.601|  -33.601|-7518.493|-7518.493|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:07  10355] | -33.593|  -33.593|-7517.303|-7517.303|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:07  10355] | -33.580|  -33.580|-7515.209|-7515.209|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:07  10355] | -33.569|  -33.569|-7514.684|-7514.684|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:07  10355] | -33.560|  -33.560|-7514.250|-7514.250|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:07  10355] | -33.549|  -33.549|-7512.609|-7512.609|    99.20%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:08  10355] | -33.532|  -33.532|-7511.213|-7511.213|    99.20%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:08  10355] | -33.524|  -33.524|-7509.392|-7509.392|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:08  10356] | -33.507|  -33.507|-7508.480|-7508.480|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:08  10356] | -33.500|  -33.500|-7507.573|-7507.573|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:08  10356] | -33.490|  -33.490|-7506.868|-7506.868|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:08  10356] | -33.479|  -33.479|-7504.554|-7504.554|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:08  10356] | -33.470|  -33.470|-7503.377|-7503.377|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:09  10356] | -33.463|  -33.463|-7502.693|-7502.693|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:09  10356] | -33.408|  -33.408|-7495.521|-7495.521|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:09  10356] | -33.400|  -33.400|-7495.035|-7495.035|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:09  10356] | -33.392|  -33.392|-7493.998|-7493.998|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:09  10356] | -33.383|  -33.383|-7493.834|-7493.834|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:09  10357] | -33.375|  -33.375|-7492.548|-7492.548|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:09  10357] | -33.362|  -33.362|-7490.040|-7490.040|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:09  10357] | -33.350|  -33.350|-7489.436|-7489.436|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:09  10357] | -33.342|  -33.342|-7487.202|-7487.202|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:10  10357] | -33.332|  -33.332|-7487.008|-7487.008|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:10  10357] | -33.283|  -33.283|-7480.517|-7480.517|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:10  10357] | -33.273|  -33.273|-7480.146|-7480.146|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:10  10357] | -33.264|  -33.264|-7477.711|-7477.711|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:10  10357] | -33.250|  -33.250|-7477.265|-7477.265|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:10  10358] | -33.242|  -33.242|-7475.461|-7475.461|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:10  10358] | -33.233|  -33.233|-7474.635|-7474.635|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:10  10358] | -33.223|  -33.223|-7473.567|-7473.567|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:10  10358] | -33.216|  -33.216|-7472.070|-7472.070|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:11  10358] | -33.206|  -33.206|-7471.940|-7471.940|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:11  10358] | -33.122|  -33.122|-7459.524|-7459.524|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:11  10358] | -33.122|  -33.122|-7459.014|-7459.014|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:11  10358] | -33.111|  -33.111|-7458.404|-7458.404|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:11  10358] | -33.099|  -33.099|-7457.841|-7457.841|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:11  10358] | -33.091|  -33.091|-7456.600|-7456.600|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:11  10359] | -33.082|  -33.082|-7455.253|-7455.253|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:11  10359] | -33.074|  -33.074|-7453.651|-7453.651|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:11  10359] | -33.055|  -33.055|-7452.477|-7452.477|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:12  10359] | -33.045|  -33.045|-7450.358|-7450.358|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:12  10359] | -33.027|  -33.027|-7448.584|-7448.584|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:12  10359] | -33.016|  -33.016|-7446.270|-7446.270|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:12  10360] | -33.001|  -33.001|-7445.003|-7445.003|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:12  10360] | -32.992|  -32.992|-7444.086|-7444.086|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:12  10360] | -32.981|  -32.981|-7443.466|-7443.466|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:13  10360] | -32.973|  -32.973|-7442.028|-7442.028|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:13  10360] | -32.961|  -32.961|-7440.484|-7440.484|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:13  10360] | -32.950|  -32.950|-7439.533|-7439.533|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:13  10360] | -32.939|  -32.939|-7437.763|-7437.763|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 01:58:13  10360] | -32.929|  -32.929|-7436.523|-7436.523|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:13  10361] | -32.918|  -32.918|-7435.175|-7435.175|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:13  10361] | -32.911|  -32.911|-7434.387|-7434.387|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:13  10361] | -32.900|  -32.900|-7433.139|-7433.139|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:13  10361] | -32.891|  -32.891|-7432.724|-7432.724|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:14  10361] | -32.885|  -32.885|-7430.822|-7430.822|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:14  10361] | -32.875|  -32.875|-7429.398|-7429.398|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:14  10361] | -32.868|  -32.868|-7428.979|-7428.979|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:14  10361] | -32.859|  -32.859|-7427.675|-7427.675|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:14  10361] | -32.849|  -32.849|-7426.771|-7426.771|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:14  10362] | -32.841|  -32.841|-7425.042|-7425.042|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:14  10362] | -32.757|  -32.757|-7414.105|-7414.105|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:14  10362] | -32.744|  -32.744|-7413.469|-7413.469|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:15  10362] | -32.736|  -32.736|-7411.902|-7411.902|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:15  10362] | -32.728|  -32.728|-7410.430|-7410.430|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:15  10362] | -32.716|  -32.716|-7410.224|-7410.224|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:15  10362] | -32.708|  -32.708|-7409.105|-7409.105|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:15  10362] | -32.697|  -32.697|-7408.489|-7408.489|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:15  10362] | -32.683|  -32.683|-7407.289|-7407.289|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:15  10363] | -32.668|  -32.668|-7404.632|-7404.632|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:15  10363] | -32.659|  -32.659|-7404.375|-7404.375|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:16  10363] | -32.650|  -32.650|-7402.424|-7402.424|    99.21%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:16  10363] | -32.636|  -32.636|-7402.003|-7402.003|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:16  10363] | -32.625|  -32.625|-7399.646|-7399.646|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:16  10363] | -32.617|  -32.617|-7399.229|-7399.229|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:16  10363] | -32.608|  -32.608|-7397.393|-7397.393|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:16  10364] | -32.596|  -32.596|-7396.029|-7396.029|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:16  10364] | -32.586|  -32.586|-7394.660|-7394.660|    99.21%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:17  10364] | -32.576|  -32.576|-7393.598|-7393.598|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:17  10364] | -32.569|  -32.569|-7392.154|-7392.154|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:17  10364] | -32.551|  -32.551|-7390.812|-7390.812|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:17  10364] | -32.542|  -32.542|-7388.892|-7388.892|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:17  10364] | -32.522|  -32.522|-7387.433|-7387.433|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:17  10365] | -32.512|  -32.512|-7385.008|-7385.008|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:17  10365] | -32.502|  -32.502|-7384.610|-7384.610|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:18  10365] | -32.494|  -32.494|-7382.631|-7382.631|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:18  10365] | -32.478|  -32.478|-7381.663|-7381.663|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:18  10365] | -32.467|  -32.467|-7380.125|-7380.125|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:18  10365] | -32.459|  -32.459|-7377.934|-7377.934|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:18  10365] | -32.436|  -32.436|-7373.729|-7373.729|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:18  10365] | -32.424|  -32.424|-7373.360|-7373.360|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:18  10365] | -32.415|  -32.415|-7372.660|-7372.660|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:18  10365] | -32.405|  -32.405|-7371.963|-7371.963|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:18  10366] | -32.397|  -32.397|-7371.526|-7371.526|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:19  10366] | -32.388|  -32.388|-7370.386|-7370.386|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:19  10366] | -32.372|  -32.372|-7368.840|-7368.840|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:19  10366] | -32.362|  -32.362|-7367.523|-7367.523|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:19  10366] | -32.349|  -32.349|-7366.095|-7366.095|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:19  10366] | -32.323|  -32.323|-7361.912|-7361.912|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:19  10367] | -32.306|  -32.306|-7359.157|-7359.157|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:20  10367] | -32.298|  -32.298|-7358.221|-7358.221|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:20  10367] | -32.287|  -32.287|-7358.093|-7358.093|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:20  10367] | -32.279|  -32.279|-7356.851|-7356.851|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:20  10367] | -32.268|  -32.268|-7356.088|-7356.088|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:20  10367] | -32.261|  -32.261|-7354.952|-7354.952|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:20  10367] | -32.250|  -32.250|-7353.512|-7353.512|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:20  10367] | -32.238|  -32.238|-7352.880|-7352.880|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:20  10368] | -32.195|  -32.195|-7347.361|-7347.361|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:21  10368] | -32.187|  -32.187|-7346.039|-7346.039|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:21  10368] | -32.179|  -32.179|-7344.501|-7344.501|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:21  10368] | -32.163|  -32.163|-7343.420|-7343.420|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:21  10368] | -32.155|  -32.155|-7341.684|-7341.684|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:21  10368] | -32.143|  -32.143|-7341.358|-7341.358|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:21  10368] | -32.126|  -32.126|-7339.032|-7339.032|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:22  10369] | -32.109|  -32.109|-7336.144|-7336.144|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:22  10369] | -32.100|  -32.100|-7335.840|-7335.840|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:22  10369] | -32.092|  -32.092|-7334.054|-7334.054|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:22  10369] | -32.084|  -32.084|-7333.047|-7333.047|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:22  10369] | -32.074|  -32.074|-7332.261|-7332.261|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:22  10369] | -32.065|  -32.065|-7330.962|-7330.962|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:22  10369] | -32.058|  -32.058|-7330.372|-7330.372|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:23  10370] | -32.010|  -32.010|-7324.127|-7324.127|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:23  10370] | -31.928|  -31.928|-7312.658|-7312.658|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:23  10370] | -31.920|  -31.920|-7311.848|-7311.848|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:23  10370] | -31.910|  -31.910|-7311.442|-7311.442|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:23  10370] | -31.902|  -31.902|-7310.564|-7310.564|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:23  10370] | -31.899|  -31.899|-7309.070|-7309.070|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:23  10370] | -31.785|  -31.785|-7294.516|-7294.516|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:23  10370] | -31.775|  -31.775|-7294.399|-7294.399|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:24  10370] | -31.767|  -31.767|-7293.879|-7293.879|    99.22%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:24  10371] | -31.758|  -31.758|-7293.036|-7293.036|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:24  10371] | -31.686|  -31.686|-7282.447|-7282.447|    99.22%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:24  10371] | -31.675|  -31.675|-7281.760|-7281.760|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:24  10371] | -31.659|  -31.659|-7280.167|-7280.167|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:25  10371] | -31.648|  -31.648|-7278.284|-7278.284|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:25  10372] | -31.639|  -31.639|-7277.785|-7277.785|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:25  10372] | -31.632|  -31.632|-7276.666|-7276.666|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:25  10372] | -31.624|  -31.624|-7275.703|-7275.703|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:25  10372] | -31.616|  -31.616|-7274.730|-7274.730|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:25  10372] | -31.608|  -31.608|-7274.062|-7274.062|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:26  10372] | -31.601|  -31.601|-7272.824|-7272.824|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:26  10373] | -31.561|  -31.561|-7267.240|-7267.240|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:26  10373] | -31.552|  -31.552|-7267.057|-7267.057|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:26  10373] | -31.537|  -31.537|-7265.060|-7265.060|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:26  10373] | -31.529|  -31.529|-7263.865|-7263.865|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:27  10373] | -31.518|  -31.518|-7262.252|-7262.252|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:27  10374] | -31.502|  -31.502|-7260.184|-7260.184|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:27  10374] | -31.491|  -31.491|-7259.762|-7259.762|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:27  10374] | -31.471|  -31.471|-7255.626|-7255.626|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:27  10374] | -31.427|  -31.427|-7249.773|-7249.773|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:27  10374] | -31.419|  -31.419|-7249.455|-7249.455|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:27  10374] | -31.411|  -31.411|-7249.176|-7249.176|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:28  10375] | -31.403|  -31.403|-7247.944|-7247.944|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:28  10375] | -31.395|  -31.395|-7246.878|-7246.878|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:28  10375] | -31.384|  -31.384|-7245.675|-7245.675|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:28  10375] | -31.376|  -31.376|-7244.726|-7244.726|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:28  10375] | -31.369|  -31.369|-7243.614|-7243.614|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:28  10375] | -31.359|  -31.359|-7242.966|-7242.966|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:28  10375] | -31.328|  -31.328|-7238.190|-7238.190|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:29  10375] | -31.299|  -31.299|-7234.078|-7234.078|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:29  10376] | -31.287|  -31.287|-7232.414|-7232.414|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:29  10376] | -31.278|  -31.278|-7232.038|-7232.038|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:29  10376] | -31.269|  -31.269|-7231.355|-7231.355|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:29  10376] | -31.250|  -31.250|-7227.807|-7227.807|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:29  10376] | -31.237|  -31.237|-7226.795|-7226.795|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:29  10376] | -31.229|  -31.229|-7226.579|-7226.579|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:30  10377] | -31.221|  -31.221|-7224.624|-7224.624|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:30  10377] | -31.213|  -31.213|-7223.854|-7223.854|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:30  10377] | -31.205|  -31.205|-7223.084|-7223.084|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:30  10377] | -31.197|  -31.197|-7222.395|-7222.395|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:31  10377] | -31.188|  -31.188|-7220.520|-7220.520|    99.23%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:31  10377] | -31.179|  -31.179|-7219.639|-7219.639|    99.23%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:31  10378] | -31.145|  -31.145|-7214.282|-7214.282|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:31  10378] | -31.134|  -31.134|-7212.362|-7212.362|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:31  10378] | -31.125|  -31.125|-7212.048|-7212.048|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:31  10378] | -31.109|  -31.109|-7210.524|-7210.524|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:31  10378] | -31.100|  -31.100|-7207.316|-7207.316|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:32  10378] | -31.091|  -31.091|-7206.910|-7206.910|    99.24%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:32  10378] | -31.080|  -31.080|-7206.592|-7206.592|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:32  10379] | -31.066|  -31.066|-7205.286|-7205.286|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:32  10379] | -31.055|  -31.055|-7203.646|-7203.646|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:32  10379] | -31.045|  -31.045|-7202.229|-7202.229|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:33  10379] | -31.032|  -31.032|-7200.502|-7200.502|    99.24%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:33  10379] | -31.022|  -31.022|-7199.678|-7199.678|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:33  10380] | -31.014|  -31.014|-7198.819|-7198.819|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:33  10380] | -31.005|  -31.005|-7197.745|-7197.745|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:33  10380] | -30.996|  -30.996|-7195.735|-7195.735|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:34  10380] | -30.986|  -30.986|-7194.887|-7194.887|    99.24%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:34  10380] | -30.976|  -30.976|-7194.194|-7194.194|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:34  10381] | -30.962|  -30.962|-7191.771|-7191.771|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:34  10381] | -30.952|  -30.952|-7190.892|-7190.892|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:34  10381] | -30.947|  -30.947|-7189.772|-7189.772|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:35  10381] | -30.935|  -30.935|-7188.990|-7188.990|    99.24%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:35  10381] | -30.903|  -30.903|-7184.171|-7184.171|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:35  10382] | -30.876|  -30.876|-7179.292|-7179.292|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:35  10382] | -30.859|  -30.859|-7178.205|-7178.205|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:35  10382] | -30.850|  -30.850|-7177.830|-7177.830|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:36  10382] | -30.840|  -30.840|-7175.766|-7175.766|    99.24%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:36  10382] | -30.831|  -30.831|-7175.388|-7175.388|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:36  10382] | -30.824|  -30.824|-7172.948|-7172.948|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:36  10382] | -30.815|  -30.815|-7172.008|-7172.008|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:36  10383] | -30.806|  -30.806|-7170.741|-7170.741|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:36  10383] | -30.796|  -30.796|-7170.215|-7170.215|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:36  10383] | -30.784|  -30.784|-7169.622|-7169.622|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:37  10383] | -30.773|  -30.773|-7168.324|-7168.324|    99.24%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:37  10383] | -30.774|  -30.774|-7167.536|-7167.536|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:37  10383] | -30.765|  -30.765|-7167.479|-7167.479|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:37  10384] | -30.757|  -30.757|-7166.841|-7166.841|    99.24%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:37  10384] | -30.749|  -30.749|-7165.794|-7165.794|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:37  10384] | -30.740|  -30.740|-7165.381|-7165.381|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
[03/15 01:58:38  10384] | -30.731|  -30.731|-7163.864|-7163.864|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:38  10384] | -30.722|  -30.722|-7161.310|-7161.310|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
[03/15 01:58:38  10384] | -30.713|  -30.713|-7159.799|-7159.799|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:38  10385] | -30.702|  -30.702|-7158.874|-7158.874|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:38  10385] | -30.700|  -30.700|-7158.593|-7158.593|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:38  10385] | -30.687|  -30.687|-7157.832|-7157.832|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
[03/15 01:58:38  10385] | -30.678|  -30.678|-7156.910|-7156.910|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:38  10385] | -30.669|  -30.669|-7156.668|-7156.668|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:39  10385] | -30.664|  -30.664|-7155.973|-7155.973|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:39  10385] | -30.649|  -30.649|-7154.028|-7154.028|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:39  10386] | -30.600|  -30.600|-7147.341|-7147.341|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:39  10386] | -30.583|  -30.583|-7145.855|-7145.855|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:40  10386] | -30.559|  -30.559|-7140.749|-7140.749|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:40  10386] | -30.539|  -30.539|-7138.716|-7138.716|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:40  10387] | -30.527|  -30.527|-7136.996|-7136.996|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:40  10387] | -30.516|  -30.516|-7135.623|-7135.623|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:40  10387] | -30.509|  -30.509|-7135.145|-7135.145|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:40  10387] | -30.509|  -30.509|-7135.140|-7135.140|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:40  10387] | -30.500|  -30.500|-7134.784|-7134.784|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:41  10387] | -30.484|  -30.484|-7129.873|-7129.873|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:41  10387] | -30.479|  -30.479|-7129.257|-7129.257|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:41  10387] | -30.466|  -30.466|-7127.934|-7127.934|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:41  10387] | -30.449|  -30.449|-7127.263|-7127.263|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:41  10388] | -30.435|  -30.435|-7125.801|-7125.801|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:41  10388] | -30.414|  -30.414|-7123.027|-7123.027|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:42  10388] | -30.403|  -30.403|-7122.774|-7122.774|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:42  10388] | -30.392|  -30.392|-7121.737|-7121.737|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:42  10388] | -30.386|  -30.386|-7120.058|-7120.058|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:42  10389] | -30.374|  -30.374|-7117.844|-7117.844|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:42  10389] | -30.362|  -30.362|-7117.546|-7117.546|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:42  10389] | -30.353|  -30.353|-7116.083|-7116.083|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:43  10389] | -30.343|  -30.343|-7114.312|-7114.312|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:43  10389] | -30.334|  -30.334|-7113.646|-7113.646|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:43  10390] | -30.331|  -30.331|-7112.574|-7112.574|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:43  10390] | -30.327|  -30.327|-7112.268|-7112.268|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:43  10390] | -30.318|  -30.318|-7111.913|-7111.913|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 01:58:43  10390] | -30.308|  -30.308|-7109.391|-7109.391|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:44  10390] | -30.299|  -30.299|-7108.305|-7108.305|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:44  10390] | -30.290|  -30.290|-7108.124|-7108.124|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:44  10390] | -30.277|  -30.277|-7107.181|-7107.181|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:44  10390] | -30.275|  -30.275|-7106.645|-7106.645|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:44  10391] | -30.267|  -30.267|-7105.861|-7105.861|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:44  10391] | -30.265|  -30.265|-7105.051|-7105.051|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:44  10391] | -30.256|  -30.256|-7104.747|-7104.747|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:45  10391] | -30.247|  -30.247|-7102.892|-7102.892|    99.25%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:45  10391] | -30.234|  -30.234|-7101.705|-7101.705|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:45  10391] | -30.229|  -30.229|-7100.515|-7100.515|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:45  10391] | -30.221|  -30.221|-7099.755|-7099.755|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:45  10392] | -30.214|  -30.214|-7099.499|-7099.499|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:45  10392] | -30.205|  -30.205|-7099.090|-7099.090|    99.25%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:46  10392] | -30.196|  -30.196|-7097.040|-7097.040|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:58:46  10392] | -30.190|  -30.190|-7096.050|-7096.050|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:46  10393] | -30.182|  -30.182|-7094.929|-7094.929|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:46  10393] | -30.170|  -30.170|-7094.462|-7094.462|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:47  10393] | -30.161|  -30.161|-7093.578|-7093.578|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:47  10393] | -30.153|  -30.153|-7092.025|-7092.025|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:47  10393] | -30.143|  -30.143|-7091.539|-7091.539|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:47  10394] | -30.136|  -30.136|-7089.415|-7089.415|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:47  10394] | -30.128|  -30.128|-7088.973|-7088.973|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:48  10394] | -30.124|  -30.124|-7088.838|-7088.838|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:48  10394] | -30.118|  -30.118|-7088.716|-7088.716|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:48  10394] | -30.118|  -30.118|-7087.354|-7087.354|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:48  10394] | -30.107|  -30.107|-7087.130|-7087.130|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:48  10394] | -30.107|  -30.107|-7086.964|-7086.964|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:48  10395] | -30.097|  -30.097|-7087.112|-7087.112|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:58:49  10395] | -30.097|  -30.097|-7085.010|-7085.010|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:49  10395] | -30.093|  -30.093|-7084.918|-7084.918|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:49  10395] | -30.093|  -30.093|-7084.729|-7084.729|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:49  10395] | -30.086|  -30.086|-7084.603|-7084.603|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:49  10395] | -30.078|  -30.078|-7083.624|-7083.624|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:49  10396] | -30.067|  -30.067|-7082.459|-7082.459|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:50  10396] | -30.061|  -30.061|-7080.636|-7080.636|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:50  10396] | -30.052|  -30.052|-7079.861|-7079.861|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:50  10396] | -30.042|  -30.042|-7078.901|-7078.901|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:50  10396] | -30.030|  -30.030|-7077.510|-7077.510|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:50  10397] | -30.025|  -30.025|-7077.311|-7077.311|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:51  10397] | -30.017|  -30.017|-7076.931|-7076.931|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:51  10398] | -30.004|  -30.004|-7073.806|-7073.806|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:51  10398] | -30.000|  -30.000|-7072.913|-7072.913|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:52  10399] | -29.992|  -29.992|-7072.200|-7072.200|    99.26%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 01:58:52  10399] | -29.983|  -29.983|-7070.468|-7070.468|    99.26%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:53  10399] | -29.976|  -29.976|-7069.748|-7069.748|    99.26%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:53  10399] | -29.969|  -29.969|-7068.417|-7068.417|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:53  10399] | -29.965|  -29.965|-7067.552|-7067.552|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:53  10399] | -29.958|  -29.958|-7067.629|-7067.629|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_18_/D |
[03/15 01:58:53  10399] | -29.949|  -29.949|-7066.675|-7066.675|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:53  10400] | -29.944|  -29.944|-7066.429|-7066.429|    99.26%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:53  10400] | -29.944|  -29.944|-7066.229|-7066.229|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:53  10400] | -29.935|  -29.935|-7065.571|-7065.571|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:58:54  10400] | -29.926|  -29.926|-7064.303|-7064.303|    99.27%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:58:54  10400] | -29.914|  -29.914|-7062.537|-7062.537|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 01:58:54  10400] | -29.907|  -29.907|-7060.833|-7060.833|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:54  10401] | -29.907|  -29.907|-7060.162|-7060.162|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:54  10401] | -29.905|  -29.905|-7060.332|-7060.332|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:55  10401] | -29.895|  -29.895|-7059.929|-7059.929|    99.27%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:58:55  10401] | -29.895|  -29.895|-7059.268|-7059.268|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:55  10401] | -29.887|  -29.887|-7058.967|-7058.967|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:55  10402] | -29.887|  -29.887|-7058.274|-7058.274|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 01:58:56  10402] | -29.881|  -29.881|-7058.196|-7058.196|    99.27%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:56  10402] | -29.872|  -29.872|-7057.992|-7057.992|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:58:56  10402] | -29.864|  -29.864|-7056.656|-7056.656|    99.27%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:57  10403] | -29.856|  -29.856|-7056.565|-7056.565|    99.27%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:58:57  10403] | -29.857|  -29.857|-7056.368|-7056.368|    99.28%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:57  10403] | -29.855|  -29.855|-7055.985|-7055.985|    99.28%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:57  10403] | -29.850|  -29.850|-7055.762|-7055.762|    99.28%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:57  10404] | -29.845|  -29.845|-7054.719|-7054.719|    99.28%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:58:58  10404] | -29.836|  -29.836|-7054.040|-7054.040|    99.28%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:58:58  10404] | -29.828|  -29.828|-7052.483|-7052.483|    99.28%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:04  10411] | -29.810|  -29.810|-7047.768|-7047.768|    99.28%|   0:00:06.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:59:05  10411] | -29.799|  -29.799|-7046.640|-7046.640|    99.28%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:59:05  10411] | -29.783|  -29.783|-7045.819|-7045.819|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:59:05  10411] | -29.771|  -29.771|-7044.669|-7044.669|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:59:05  10411] | -29.763|  -29.763|-7044.677|-7044.677|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:05  10412] | -29.754|  -29.754|-7043.953|-7043.953|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:59:05  10412] | -29.747|  -29.747|-7043.813|-7043.813|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:06  10412] | -29.739|  -29.739|-7043.296|-7043.296|    99.28%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_16_/D |
[03/15 01:59:06  10412] | -29.738|  -29.738|-7042.570|-7042.570|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:11  10417] | -29.736|  -29.736|-7038.821|-7038.821|    99.28%|   0:00:05.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:11  10417] | -29.736|  -29.736|-7037.535|-7037.535|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:11  10417] | -29.736|  -29.736|-7037.535|-7037.535|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:11  10417] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:59:11  10417] 
[03/15 01:59:11  10417] *** Finish Core Optimize Step (cpu=0:02:04 real=0:02:08 mem=2392.5M) ***
[03/15 01:59:11  10417] 
[03/15 01:59:11  10417] *** Finished Optimize Step Cumulative (cpu=0:02:04 real=0:02:08 mem=2392.5M) ***
[03/15 01:59:11  10417] ** GigaOpt Optimizer WNS Slack -29.736 TNS Slack -7037.535 Density 99.28
[03/15 01:59:11  10417] Update Timing Windows (Threshold 0.014) ...
[03/15 01:59:11  10417] Re Calculate Delays on 738 Nets
[03/15 01:59:12  10418] Active Path Group: reg2reg  
[03/15 01:59:12  10418] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:59:12  10418] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:59:12  10418] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:59:12  10418] | -29.771|  -29.771|-7044.559|-7044.559|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:13  10419] | -29.752|  -29.752|-7042.071|-7042.071|    99.28%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:13  10419] | -29.747|  -29.747|-7041.625|-7041.625|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:59:13  10419] | -29.730|  -29.730|-7041.635|-7041.635|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:59:14  10420] | -29.722|  -29.722|-7040.298|-7040.298|    99.28%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:14  10420] | -29.713|  -29.713|-7037.758|-7037.758|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:59:14  10420] | -29.701|  -29.701|-7037.044|-7037.044|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:59:14  10420] | -29.694|  -29.694|-7034.972|-7034.972|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 01:59:15  10421] | -29.686|  -29.686|-7034.196|-7034.196|    99.28%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:59:15  10421] | -29.677|  -29.677|-7033.526|-7033.526|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:59:15  10421] | -29.661|  -29.661|-7032.495|-7032.495|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:15  10421] | -29.652|  -29.652|-7029.387|-7029.387|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:59:15  10421] | -29.654|  -29.654|-7028.514|-7028.514|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:59:15  10421] | -29.639|  -29.639|-7028.348|-7028.348|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:59:16  10421] | -29.629|  -29.629|-7026.992|-7026.992|    99.28%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:59:16  10421] | -29.627|  -29.627|-7026.957|-7026.957|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:59:16  10422] | -29.619|  -29.619|-7025.804|-7025.804|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:59:16  10422] | -29.603|  -29.603|-7024.203|-7024.203|    99.28%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:59:16  10422] | -29.597|  -29.597|-7022.316|-7022.316|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:16  10422] | -29.588|  -29.588|-7022.594|-7022.594|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:59:17  10422] | -29.574|  -29.574|-7021.045|-7021.045|    99.29%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:17  10423] | -29.562|  -29.562|-7019.008|-7019.008|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:59:17  10423] | -29.547|  -29.547|-7017.703|-7017.703|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:59:17  10423] | -29.542|  -29.542|-7016.942|-7016.942|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:59:17  10423] | -29.533|  -29.533|-7016.400|-7016.400|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:59:18  10423] | -29.524|  -29.524|-7015.360|-7015.360|    99.29%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:18  10423] | -29.516|  -29.516|-7013.826|-7013.826|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:18  10424] | -29.508|  -29.508|-7013.383|-7013.383|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_18_/D |
[03/15 01:59:18  10424] | -29.498|  -29.498|-7011.921|-7011.921|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:59:19  10424] | -29.490|  -29.490|-7010.440|-7010.440|    99.29%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:19  10424] | -29.478|  -29.478|-7008.733|-7008.733|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:59:19  10425] | -29.458|  -29.458|-7006.109|-7006.109|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 01:59:19  10425] | -29.448|  -29.448|-7005.798|-7005.798|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:59:19  10425] | -29.437|  -29.437|-7003.972|-7003.972|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:20  10425] | -29.432|  -29.432|-7003.254|-7003.254|    99.29%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:20  10426] | -29.424|  -29.424|-7003.266|-7003.266|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:59:20  10426] | -29.423|  -29.423|-7001.958|-7001.958|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:23  10429] | -29.415|  -29.415|-7000.900|-7000.900|    99.29%|   0:00:03.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
[03/15 01:59:23  10429] | -29.407|  -29.407|-7000.570|-7000.570|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_16_/D |
[03/15 01:59:23  10429] | -29.409|  -29.409|-7000.000|-7000.000|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:59:24  10429] | -29.406|  -29.406|-6999.829|-6999.829|    99.29%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:59:27  10433] | -29.406|  -29.406|-6998.757|-6998.757|    99.29%|   0:00:03.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:59:27  10433] | -29.393|  -29.393|-6999.014|-6999.014|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_19_/D |
[03/15 01:59:27  10433] | -29.383|  -29.383|-6997.472|-6997.472|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 01:59:28  10433] | -29.374|  -29.374|-6996.582|-6996.582|    99.29%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:59:28  10433] | -29.373|  -29.373|-6996.227|-6996.227|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:31  10437] | -29.361|  -29.361|-6995.078|-6995.078|    99.29%|   0:00:03.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 01:59:31  10437] | -29.357|  -29.357|-6994.652|-6994.652|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:59:32  10437] | -29.357|  -29.357|-6994.635|-6994.635|    99.29%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:59:34  10439] | -29.353|  -29.353|-6994.562|-6994.562|    99.29%|   0:00:02.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:59:34  10439] | -29.352|  -29.352|-6993.754|-6993.754|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:34  10439] | -29.352|  -29.352|-6993.636|-6993.636|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:38  10443] | -29.352|  -29.352|-6990.841|-6990.841|    99.29%|   0:00:04.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:38  10443] | -29.352|  -29.352|-6990.841|-6990.841|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:38  10443] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:59:38  10443] 
[03/15 01:59:38  10443] *** Finish Core Optimize Step (cpu=0:00:25.3 real=0:00:26.0 mem=2392.5M) ***
[03/15 01:59:38  10444] 
[03/15 01:59:38  10444] *** Finished Optimize Step Cumulative (cpu=0:00:25.5 real=0:00:26.0 mem=2392.5M) ***
[03/15 01:59:38  10444] **** Begin NDR-Layer Usage Statistics ****
[03/15 01:59:38  10444] Layer 3 has 230 constrained nets 
[03/15 01:59:38  10444] Layer 7 has 310 constrained nets 
[03/15 01:59:38  10444] **** End NDR-Layer Usage Statistics ****
[03/15 01:59:38  10444] 
[03/15 01:59:38  10444] *** Finish Post Route Setup Fixing (cpu=0:02:31 real=0:02:36 mem=2392.5M) ***
[03/15 01:59:38  10444] #spOpts: N=65 
[03/15 01:59:39  10444] *** Starting refinePlace (2:54:05 mem=2358.2M) ***
[03/15 01:59:39  10444] Total net bbox length = 1.177e+06 (5.618e+05 6.153e+05) (ext = 1.808e+05)
[03/15 01:59:39  10444] Starting refinePlace ...
[03/15 01:59:39  10444] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/15 01:59:39  10444] Type 'man IMPSP-2002' for more detail.
[03/15 01:59:39  10444] Total net bbox length = 1.177e+06 (5.618e+05 6.153e+05) (ext = 1.808e+05)
[03/15 01:59:39  10444] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2358.2MB
[03/15 01:59:39  10444] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2358.2MB) @(2:54:05 - 2:54:05).
[03/15 01:59:39  10444] *** Finished refinePlace (2:54:05 mem=2358.2M) ***
[03/15 01:59:39  10444] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/15 01:59:39  10444] End: GigaOpt Optimization in WNS mode
[03/15 01:59:39  10444] Running hardenOpt in Setup Recovery Mode
[03/15 01:59:39  10444] Begin: GigaOpt harden opt (Recovery)
[03/15 01:59:39  10445] Info: 227 clock nets excluded from IPO operation.
[03/15 01:59:39  10445] PhyDesignGrid: maxLocalDensity 1.00
[03/15 01:59:39  10445] #spOpts: N=65 
[03/15 01:59:42  10448] *info: 227 clock nets excluded
[03/15 01:59:42  10448] *info: 2 special nets excluded.
[03/15 01:59:42  10448] *info: 1551 no-driver nets excluded.
[03/15 01:59:44  10450] Active Path Group: reg2reg  
[03/15 01:59:45  10451] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:59:45  10451] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:59:45  10451] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:59:45  10451] | -29.352|  -29.352|-6990.841|-6990.841|    99.29%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 01:59:49  10455] | -29.338|  -29.338|-6978.926|-6978.926|    99.30%|   0:00:04.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:59:50  10455] | -29.338|  -29.338|-6978.779|-6978.779|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 01:59:50  10455] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:59:50  10455] 
[03/15 01:59:50  10455] *** Finish post-Route Optimize Step (cpu=0:00:04.8 real=0:00:05.0 mem=2392.5M) ***
[03/15 01:59:50  10455] 
[03/15 01:59:50  10455] *** Finish post-Route Setup Fixing (cpu=0:00:06.0 real=0:00:06.0 mem=2392.5M) ***
[03/15 01:59:50  10455] **** Begin NDR-Layer Usage Statistics ****
[03/15 01:59:50  10455] Layer 3 has 230 constrained nets 
[03/15 01:59:50  10455] Layer 7 has 310 constrained nets 
[03/15 01:59:50  10455] **** End NDR-Layer Usage Statistics ****
[03/15 01:59:50  10456] #spOpts: N=65 
[03/15 01:59:50  10456] *** Starting refinePlace (2:54:16 mem=2358.2M) ***
[03/15 01:59:50  10456] Total net bbox length = 1.177e+06 (5.618e+05 6.154e+05) (ext = 1.808e+05)
[03/15 01:59:50  10456] Starting refinePlace ...
[03/15 01:59:50  10456] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/15 01:59:50  10456] Type 'man IMPSP-2002' for more detail.
[03/15 01:59:50  10456] Total net bbox length = 1.177e+06 (5.618e+05 6.154e+05) (ext = 1.808e+05)
[03/15 01:59:50  10456] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2358.2MB
[03/15 01:59:50  10456] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2358.2MB) @(2:54:16 - 2:54:17).
[03/15 01:59:50  10456] *** Finished refinePlace (2:54:17 mem=2358.2M) ***
[03/15 01:59:50  10456] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/15 01:59:50  10456] End: GigaOpt harden opt
[03/15 01:59:50  10456] End: GigaOpt WNS recovery
[03/15 01:59:51  10457]   Timing Snapshot: (TGT)
[03/15 01:59:51  10457]      Weighted WNS: -29.338
[03/15 01:59:51  10457]       All  PG WNS: -29.338
[03/15 01:59:51  10457]       High PG WNS: -29.338
[03/15 01:59:51  10457]       All  PG TNS: -6978.779
[03/15 01:59:51  10457]       High PG TNS: -6978.779
[03/15 01:59:51  10457]          Tran DRV: 0
[03/15 01:59:51  10457]           Cap DRV: 0
[03/15 01:59:51  10457]        Fanout DRV: 0
[03/15 01:59:51  10457]            Glitch: 0
[03/15 01:59:51  10457]    Category Slack: { [L, -29.338] [H, -29.338] }
[03/15 01:59:51  10457] 
[03/15 01:59:51  10457] Checking setup slack degradation ...
[03/15 01:59:51  10457] 
[03/15 01:59:51  10457] Recovery Manager:
[03/15 01:59:51  10457]   Low  Effort TNS Jump: 3713.849 (REF: -3264.930, TGT: -6978.779, Threshold: 50.000) - Trigger
[03/15 01:59:51  10457]   High Effort TNS Jump: 3713.849 (REF: -3264.930, TGT: -6978.779, Threshold: 50.000) - Trigger
[03/15 01:59:51  10457] 
[03/15 01:59:51  10457] Begin: GigaOpt TNS recovery
[03/15 01:59:51  10457] Begin: GigaOpt Optimization in TNS mode (Recovery)
[03/15 01:59:51  10457] Info: 227 clock nets excluded from IPO operation.
[03/15 01:59:51  10457] PhyDesignGrid: maxLocalDensity 0.96
[03/15 01:59:51  10457] #spOpts: N=65 
[03/15 01:59:54  10460] *info: 227 clock nets excluded
[03/15 01:59:54  10460] *info: 2 special nets excluded.
[03/15 01:59:54  10460] *info: 1551 no-driver nets excluded.
[03/15 01:59:56  10462] ** GigaOpt Optimizer WNS Slack -29.338 TNS Slack -6978.779 Density 99.30
[03/15 01:59:56  10462] Optimizer TNS Opt
[03/15 01:59:57  10462] Active Path Group: reg2reg  
[03/15 01:59:57  10463] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:59:57  10463] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 01:59:57  10463] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 01:59:57  10463] | -29.338|  -29.338|-6978.779|-6978.779|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 02:00:00  10466] | -29.305|  -29.305|-6978.114|-6978.114|    99.30%|   0:00:03.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_17_/D |
[03/15 02:00:00  10466] | -29.305|  -29.305|-6978.074|-6978.074|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_16_/D |
[03/15 02:00:00  10466] | -29.305|  -29.305|-6978.034|-6978.034|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 02:00:00  10466] | -29.305|  -29.305|-6977.962|-6977.962|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 02:00:01  10467] | -29.305|  -29.305|-6976.145|-6976.145|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
[03/15 02:00:02  10467] | -29.305|  -29.305|-6976.005|-6976.005|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
[03/15 02:00:02  10468] | -29.305|  -29.305|-6974.735|-6974.735|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
[03/15 02:00:02  10468] | -29.305|  -29.305|-6974.453|-6974.453|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_14_/D |
[03/15 02:00:03  10469] | -29.305|  -29.305|-6973.384|-6973.384|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
[03/15 02:00:04  10469] | -29.305|  -29.305|-6971.706|-6971.706|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
[03/15 02:00:04  10469] | -29.305|  -29.305|-6971.598|-6971.598|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
[03/15 02:00:04  10470] | -29.306|  -29.306|-6971.589|-6971.589|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
[03/15 02:00:05  10470] | -29.306|  -29.306|-6969.365|-6969.365|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 02:00:05  10470] | -29.306|  -29.306|-6968.951|-6968.951|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 02:00:05  10471] | -29.308|  -29.308|-6968.356|-6968.356|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
[03/15 02:00:06  10471] | -29.308|  -29.308|-6967.346|-6967.346|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
[03/15 02:00:06  10471] | -29.308|  -29.308|-6966.998|-6966.998|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
[03/15 02:00:06  10472] | -29.308|  -29.308|-6966.892|-6966.892|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_11_/D |
[03/15 02:00:07  10472] | -29.309|  -29.309|-6966.081|-6966.081|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 02:00:07  10473] | -29.309|  -29.309|-6965.877|-6965.877|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
[03/15 02:00:07  10473] | -29.309|  -29.309|-6965.835|-6965.835|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
[03/15 02:00:08  10473] | -29.309|  -29.309|-6964.969|-6964.969|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
[03/15 02:00:08  10473] | -29.309|  -29.309|-6964.850|-6964.850|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
[03/15 02:00:09  10475] | -29.309|  -29.309|-6964.463|-6964.463|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_17_/D |
[03/15 02:00:10  10475] | -29.309|  -29.309|-6964.192|-6964.192|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
[03/15 02:00:10  10476] | -29.310|  -29.310|-6963.401|-6963.401|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
[03/15 02:00:10  10476] | -29.310|  -29.310|-6962.682|-6962.682|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
[03/15 02:00:11  10476] | -29.310|  -29.310|-6962.223|-6962.223|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
[03/15 02:00:11  10477] | -29.311|  -29.311|-6961.644|-6961.644|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_15_/D |
[03/15 02:00:12  10478] | -29.311|  -29.311|-6961.029|-6961.029|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
[03/15 02:00:13  10478] | -29.312|  -29.312|-6960.992|-6960.992|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_5_/D  |
[03/15 02:00:13  10478] | -29.312|  -29.312|-6960.675|-6960.675|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_5_/D  |
[03/15 02:00:13  10479] | -29.312|  -29.312|-6960.444|-6960.444|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
[03/15 02:00:13  10479] | -29.312|  -29.312|-6960.286|-6960.286|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_7_/D  |
[03/15 02:00:14  10479] | -29.312|  -29.312|-6959.797|-6959.797|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_13_/D |
[03/15 02:00:14  10480] | -29.312|  -29.312|-6959.398|-6959.398|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
[03/15 02:00:14  10480] | -29.312|  -29.312|-6958.606|-6958.606|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_5_/D  |
[03/15 02:00:15  10480] | -29.313|  -29.313|-6958.528|-6958.528|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_6_/D  |
[03/15 02:00:15  10481] | -29.313|  -29.313|-6958.208|-6958.208|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
[03/15 02:00:15  10481] | -29.313|  -29.313|-6957.900|-6957.900|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
[03/15 02:00:16  10481] | -29.313|  -29.313|-6956.964|-6956.964|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
[03/15 02:00:16  10481] | -29.313|  -29.313|-6956.824|-6956.824|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
[03/15 02:00:16  10481] | -29.313|  -29.313|-6956.540|-6956.540|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
[03/15 02:00:16  10482] | -29.313|  -29.313|-6955.961|-6955.961|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
[03/15 02:00:17  10482] | -29.313|  -29.313|-6955.488|-6955.488|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
[03/15 02:00:17  10482] | -29.313|  -29.313|-6955.445|-6955.445|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_0_/D  |
[03/15 02:00:17  10483] | -29.313|  -29.313|-6955.239|-6955.239|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
[03/15 02:00:18  10483] | -29.313|  -29.313|-6954.720|-6954.720|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
[03/15 02:00:18  10484] | -29.313|  -29.313|-6954.582|-6954.582|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
[03/15 02:00:19  10484] | -29.313|  -29.313|-6953.945|-6953.945|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
[03/15 02:00:19  10485] | -29.313|  -29.313|-6953.591|-6953.591|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_9_/D  |
[03/15 02:00:20  10485] | -29.313|  -29.313|-6953.329|-6953.329|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_0_/D  |
[03/15 02:00:20  10485] | -29.313|  -29.313|-6952.881|-6952.881|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
[03/15 02:00:20  10486] | -29.313|  -29.313|-6952.779|-6952.779|    99.30%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_9_/D  |
[03/15 02:00:21  10486] | -29.313|  -29.313|-6952.609|-6952.609|    99.30%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
[03/15 02:00:22  10487] | -29.313|  -29.313|-6952.493|-6952.493|    99.30%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_12_/D |
[03/15 02:00:22  10487] | -29.313|  -29.313|-6952.056|-6952.056|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
[03/15 02:00:22  10488] | -29.313|  -29.313|-6951.779|-6951.779|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
[03/15 02:00:23  10488] | -29.313|  -29.313|-6951.624|-6951.624|    99.31%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
[03/15 02:00:24  10489] | -29.313|  -29.313|-6951.253|-6951.253|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
[03/15 02:00:24  10489] | -29.313|  -29.313|-6951.188|-6951.188|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
[03/15 02:00:24  10490] | -29.313|  -29.313|-6951.143|-6951.143|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_11_/D |
[03/15 02:00:24  10490] | -29.313|  -29.313|-6950.929|-6950.929|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
[03/15 02:00:25  10490] | -29.313|  -29.313|-6950.667|-6950.667|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
[03/15 02:00:25  10490] | -29.313|  -29.313|-6949.922|-6949.922|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_0_/D  |
[03/15 02:00:25  10491] | -29.313|  -29.313|-6949.714|-6949.714|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
[03/15 02:00:26  10491] | -29.313|  -29.313|-6949.560|-6949.560|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_3_/D  |
[03/15 02:00:26  10492] | -29.313|  -29.313|-6949.385|-6949.385|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_3_/D  |
[03/15 02:00:27  10492] | -29.313|  -29.313|-6949.007|-6949.007|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_9_/D  |
[03/15 02:00:27  10492] | -29.313|  -29.313|-6948.866|-6948.866|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_3_/D  |
[03/15 02:00:27  10493] | -29.313|  -29.313|-6948.682|-6948.682|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
[03/15 02:00:27  10493] | -29.313|  -29.313|-6948.340|-6948.340|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
[03/15 02:00:28  10493] | -29.313|  -29.313|-6948.231|-6948.231|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_10_/D |
[03/15 02:00:28  10493] | -29.313|  -29.313|-6948.203|-6948.203|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_10_/D |
[03/15 02:00:28  10493] | -29.313|  -29.313|-6947.948|-6947.948|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
[03/15 02:00:28  10493] | -29.313|  -29.313|-6947.831|-6947.831|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
[03/15 02:00:28  10494] | -29.313|  -29.313|-6947.731|-6947.731|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_0_/D  |
[03/15 02:00:29  10494] | -29.313|  -29.313|-6947.715|-6947.715|    99.31%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
[03/15 02:00:29  10494] | -29.313|  -29.313|-6947.686|-6947.686|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_1_/D  |
[03/15 02:00:29  10494] | -29.313|  -29.313|-6947.538|-6947.538|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:29  10494] | -29.313|  -29.313|-6947.458|-6947.458|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/15 02:00:29  10494] | -29.313|  -29.313|-6947.411|-6947.411|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/15 02:00:29  10494] | -29.313|  -29.313|-6947.401|-6947.401|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/15 02:00:29  10494] | -29.313|  -29.313|-6947.383|-6947.383|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_5_/D  |
[03/15 02:00:29  10494] | -29.313|  -29.313|-6947.338|-6947.338|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:29  10495] | -29.313|  -29.313|-6947.221|-6947.221|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:29  10495] | -29.313|  -29.313|-6947.144|-6947.144|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
[03/15 02:00:30  10495] | -29.313|  -29.313|-6947.069|-6947.069|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
[03/15 02:00:30  10495] | -29.313|  -29.313|-6946.947|-6946.947|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_4_/D  |
[03/15 02:00:30  10495] | -29.313|  -29.313|-6946.852|-6946.852|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
[03/15 02:00:30  10495] | -29.313|  -29.313|-6946.811|-6946.811|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
[03/15 02:00:30  10495] | -29.313|  -29.313|-6946.802|-6946.802|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_3_/D  |
[03/15 02:00:30  10496] | -29.313|  -29.313|-6946.649|-6946.649|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:30  10496] | -29.313|  -29.313|-6946.507|-6946.507|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:31  10496] | -29.313|  -29.313|-6946.386|-6946.386|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:31  10496] | -29.313|  -29.313|-6946.363|-6946.363|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:31  10496] | -29.313|  -29.313|-6946.314|-6946.314|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
[03/15 02:00:31  10496] | -29.313|  -29.313|-6946.265|-6946.265|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_5_/D  |
[03/15 02:00:31  10497] | -29.313|  -29.313|-6946.249|-6946.249|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_2_/D  |
[03/15 02:00:31  10497] | -29.313|  -29.313|-6946.219|-6946.219|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_0_/D  |
[03/15 02:00:32  10497] | -29.313|  -29.313|-6946.108|-6946.108|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_21_/D         |
[03/15 02:00:32  10497] | -29.313|  -29.313|-6946.458|-6946.458|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 02:00:32  10497] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:00:32  10497] 
[03/15 02:00:32  10497] *** Finish Core Optimize Step (cpu=0:00:34.5 real=0:00:35.0 mem=2392.5M) ***
[03/15 02:00:32  10497] 
[03/15 02:00:32  10497] *** Finished Optimize Step Cumulative (cpu=0:00:34.7 real=0:00:35.0 mem=2392.5M) ***
[03/15 02:00:32  10497] ** GigaOpt Optimizer WNS Slack -29.313 TNS Slack -6946.458 Density 99.31
[03/15 02:00:32  10497] Update Timing Windows (Threshold 0.014) ...
[03/15 02:00:32  10497] Re Calculate Delays on 242 Nets
[03/15 02:00:33  10498] Active Path Group: reg2reg  
[03/15 02:00:33  10498] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:00:33  10498] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 02:00:33  10498] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:00:33  10498] | -29.315|  -29.315|-6947.106|-6947.106|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 02:00:36  10501] | -29.315|  -29.315|-6947.059|-6947.059|    99.31%|   0:00:03.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_16_/D |
[03/15 02:00:37  10502] | -29.315|  -29.315|-6946.038|-6946.038|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
[03/15 02:00:37  10503] | -29.316|  -29.316|-6945.972|-6945.972|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
[03/15 02:00:38  10503] | -29.316|  -29.316|-6945.759|-6945.759|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
[03/15 02:00:38  10503] | -29.316|  -29.316|-6944.964|-6944.964|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
[03/15 02:00:39  10504] | -29.316|  -29.316|-6944.911|-6944.911|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
[03/15 02:00:39  10504] | -29.316|  -29.316|-6944.427|-6944.427|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
[03/15 02:00:40  10505] | -29.316|  -29.316|-6943.578|-6943.578|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_11_/D |
[03/15 02:00:41  10506] | -29.316|  -29.316|-6943.025|-6943.025|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
[03/15 02:00:41  10507] | -29.316|  -29.316|-6942.843|-6942.843|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_9_/D  |
[03/15 02:00:43  10508] | -29.316|  -29.316|-6942.573|-6942.573|    99.31%|   0:00:02.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_17_/D |
[03/15 02:00:43  10508] | -29.316|  -29.316|-6942.288|-6942.288|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_16_/D |
[03/15 02:00:43  10509] | -29.316|  -29.316|-6942.244|-6942.244|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 02:00:44  10509] | -29.316|  -29.316|-6942.080|-6942.080|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_5_/D  |
[03/15 02:00:45  10510] | -29.316|  -29.316|-6941.952|-6941.952|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_7_/D  |
[03/15 02:00:46  10511] | -29.316|  -29.316|-6941.908|-6941.908|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
[03/15 02:00:46  10511] | -29.316|  -29.316|-6941.807|-6941.807|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_12_/D |
[03/15 02:00:47  10512] | -29.316|  -29.316|-6941.779|-6941.779|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_4_/D  |
[03/15 02:00:47  10513] | -29.316|  -29.316|-6941.607|-6941.607|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_12_/D |
[03/15 02:00:48  10513] | -29.316|  -29.316|-6941.160|-6941.160|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
[03/15 02:00:48  10513] | -29.316|  -29.316|-6940.792|-6940.792|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_1_/D  |
[03/15 02:00:49  10514] | -29.316|  -29.316|-6940.652|-6940.652|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_10_/D |
[03/15 02:00:50  10515] | -29.316|  -29.316|-6940.652|-6940.652|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 02:00:50  10516] | -29.316|  -29.316|-6940.550|-6940.550|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_4_/D  |
[03/15 02:00:51  10516] | -29.316|  -29.316|-6940.521|-6940.521|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
[03/15 02:00:52  10517] | -29.316|  -29.316|-6940.421|-6940.421|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_2_/D  |
[03/15 02:00:52  10518] | -29.316|  -29.316|-6940.380|-6940.380|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_4_/D  |
[03/15 02:00:53  10518] | -29.316|  -29.316|-6940.348|-6940.348|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
[03/15 02:00:53  10518] | -29.316|  -29.316|-6940.310|-6940.310|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_12_/D |
[03/15 02:00:54  10519] | -29.316|  -29.316|-6940.310|-6940.310|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
[03/15 02:00:55  10520] | -29.316|  -29.316|-6940.310|-6940.310|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
[03/15 02:00:55  10521] | -29.316|  -29.316|-6940.234|-6940.234|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:56  10521] | -29.316|  -29.316|-6940.132|-6940.132|    99.31%|   0:00:01.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:56  10521] | -29.316|  -29.316|-6940.074|-6940.074|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:56  10521] | -29.316|  -29.316|-6939.898|-6939.898|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:56  10521] | -29.316|  -29.316|-6939.764|-6939.764|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:56  10521] | -29.316|  -29.316|-6939.646|-6939.646|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:56  10521] | -29.316|  -29.316|-6939.509|-6939.509|    99.31%|   0:00:00.0| 2373.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
[03/15 02:00:56  10522] | -29.316|  -29.316|-6939.354|-6939.354|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_1_/D  |
[03/15 02:00:57  10522] | -29.316|  -29.316|-6939.313|-6939.313|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:57  10522] | -29.316|  -29.316|-6939.249|-6939.249|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:57  10522] | -29.316|  -29.316|-6939.168|-6939.168|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:57  10523] | -29.316|  -29.316|-6939.033|-6939.033|    99.31%|   0:00:00.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_6_/D  |
[03/15 02:00:58  10523] | -29.316|  -29.316|-6939.033|-6939.033|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/15 02:00:59  10524] | -29.316|  -29.316|-6940.266|-6940.266|    99.31%|   0:00:01.0| 2392.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 02:00:59  10524] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:00:59  10524] 
[03/15 02:00:59  10524] *** Finish Core Optimize Step (cpu=0:00:25.9 real=0:00:26.0 mem=2392.5M) ***
[03/15 02:00:59  10524] 
[03/15 02:00:59  10524] *** Finished Optimize Step Cumulative (cpu=0:00:26.1 real=0:00:26.0 mem=2392.5M) ***
[03/15 02:00:59  10524] **** Begin NDR-Layer Usage Statistics ****
[03/15 02:00:59  10524] Layer 3 has 230 constrained nets 
[03/15 02:00:59  10524] Layer 7 has 311 constrained nets 
[03/15 02:00:59  10524] **** End NDR-Layer Usage Statistics ****
[03/15 02:00:59  10524] 
[03/15 02:00:59  10524] *** Finish Post Route Setup Fixing (cpu=0:01:02 real=0:01:03 mem=2392.5M) ***
[03/15 02:00:59  10524] #spOpts: N=65 
[03/15 02:00:59  10524] *** Starting refinePlace (2:55:25 mem=2358.2M) ***
[03/15 02:00:59  10524] Total net bbox length = 1.177e+06 (5.618e+05 6.154e+05) (ext = 1.808e+05)
[03/15 02:00:59  10524] Starting refinePlace ...
[03/15 02:00:59  10524] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/15 02:00:59  10524] Type 'man IMPSP-2002' for more detail.
[03/15 02:00:59  10524] Total net bbox length = 1.177e+06 (5.618e+05 6.154e+05) (ext = 1.808e+05)
[03/15 02:00:59  10524] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2358.2MB
[03/15 02:00:59  10524] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2358.2MB) @(2:55:25 - 2:55:25).
[03/15 02:00:59  10524] *** Finished refinePlace (2:55:25 mem=2358.2M) ***
[03/15 02:00:59  10524] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/15 02:00:59  10525] End: GigaOpt Optimization in TNS mode
[03/15 02:00:59  10525] End: GigaOpt TNS recovery
[03/15 02:00:59  10525] Default Rule : ""
[03/15 02:00:59  10525] Non Default Rules :
[03/15 02:01:00  10525] Worst Slack : -29.316 ns
[03/15 02:01:00  10525] Total 0 nets layer assigned (0.4).
[03/15 02:01:00  10525] 
[03/15 02:01:00  10525] Start Assign Priority Nets ...
[03/15 02:01:00  10525] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 02:01:00  10525] Existing Priority Nets 0 (0.0%)
[03/15 02:01:00  10525] Total Assign Priority Nets 1407 (3.0%)
[03/15 02:01:00  10525] Default Rule : ""
[03/15 02:01:00  10525] Non Default Rules :
[03/15 02:01:00  10525] Worst Slack : -29.316 ns
[03/15 02:01:00  10525] Total 0 nets layer assigned (0.4).
[03/15 02:01:00  10525] 
[03/15 02:01:00  10525] Start Assign Priority Nets ...
[03/15 02:01:00  10525] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 02:01:00  10525] Existing Priority Nets 0 (0.0%)
[03/15 02:01:00  10525] Total Assign Priority Nets 1407 (3.0%)
[03/15 02:01:00  10526] ** Profile ** Start :  cpu=0:00:00.0, mem=2358.2M
[03/15 02:01:01  10526] ** Profile ** Other data :  cpu=0:00:00.3, mem=2358.2M
[03/15 02:01:01  10526] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2358.2M
[03/15 02:01:02  10527] ** Profile ** DRVs :  cpu=0:00:00.7, mem=2358.2M
[03/15 02:01:02  10527] 
------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.316 | -29.316 |  0.045  |
|           TNS (ns):| -6940.3 | -6940.3 |  0.000  |
|    Violating Paths:|  2642   |  2642   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.311% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2358.2M
[03/15 02:01:02  10527] **optDesign ... cpu = 0:52:59, real = 0:53:08, mem = 2156.8M, totSessionCpu=2:55:27 **
[03/15 02:01:02  10527] -routeWithEco false                      # bool, default=false
[03/15 02:01:02  10527] -routeWithEco true                       # bool, default=false, user setting
[03/15 02:01:02  10527] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 02:01:02  10527] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 02:01:02  10527] -routeWithTimingDriven false             # bool, default=false, user setting
[03/15 02:01:02  10527] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 02:01:02  10527] -routeWithSiDriven false                 # bool, default=false, user setting
[03/15 02:01:02  10527] 
[03/15 02:01:02  10527] globalDetailRoute
[03/15 02:01:02  10527] 
[03/15 02:01:02  10527] #setNanoRouteMode -drouteAutoStop true
[03/15 02:01:02  10527] #setNanoRouteMode -drouteFixAntenna true
[03/15 02:01:02  10527] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/15 02:01:02  10527] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 02:01:02  10527] #setNanoRouteMode -routeWithEco true
[03/15 02:01:02  10527] #setNanoRouteMode -routeWithSiDriven false
[03/15 02:01:02  10527] #setNanoRouteMode -routeWithTimingDriven false
[03/15 02:01:02  10527] #Start globalDetailRoute on Sat Mar 15 02:01:02 2025
[03/15 02:01:02  10527] #
[03/15 02:01:02  10527] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 54937 times net's RC data read were performed.
[03/15 02:01:03  10528] ### Net info: total nets: 47151
[03/15 02:01:03  10528] ### Net info: dirty nets: 241
[03/15 02:01:03  10528] ### Net info: marked as disconnected nets: 0
[03/15 02:01:04  10529] ### Net info: fully routed nets: 41596
[03/15 02:01:04  10529] ### Net info: trivial (single pin) nets: 0
[03/15 02:01:04  10529] ### Net info: unrouted nets: 1576
[03/15 02:01:04  10529] ### Net info: re-extraction nets: 3979
[03/15 02:01:04  10529] ### Net info: ignored nets: 0
[03/15 02:01:04  10529] ### Net info: skip routing nets: 0
[03/15 02:01:04  10530] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 02:01:05  10530] #Start routing data preparation.
[03/15 02:01:05  10530] #Minimum voltage of a net in the design = 0.000.
[03/15 02:01:05  10530] #Maximum voltage of a net in the design = 1.100.
[03/15 02:01:05  10530] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 02:01:05  10530] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 02:01:05  10530] #Voltage range [0.000 - 1.100] has 47149 nets.
[03/15 02:01:06  10531] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 02:01:06  10531] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 02:01:06  10531] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 02:01:06  10531] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 02:01:06  10531] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 02:01:06  10531] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 02:01:06  10531] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 02:01:06  10531] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 02:01:08  10533] #WARNING (NRDB-2110) Found 53654 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/15 02:01:08  10533] #1407/45575 = 3% of signal nets have been set as priority nets
[03/15 02:01:08  10533] #Regenerating Ggrids automatically.
[03/15 02:01:08  10533] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 02:01:08  10533] #Using automatically generated G-grids.
[03/15 02:01:08  10533] #Done routing data preparation.
[03/15 02:01:08  10533] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1768.39 (MB), peak = 2120.78 (MB)
[03/15 02:01:08  10533] #Merging special wires...
[03/15 02:01:08  10534] #
[03/15 02:01:08  10534] #Connectivity extraction summary:
[03/15 02:01:08  10534] #3966 routed nets are extracted.
[03/15 02:01:08  10534] #    1925 (4.08%) extracted nets are partially routed.
[03/15 02:01:08  10534] #41596 routed nets are imported.
[03/15 02:01:08  10534] #13 (0.03%) nets are without wires.
[03/15 02:01:08  10534] #1576 nets are fixed|skipped|trivial (not extracted).
[03/15 02:01:08  10534] #Total number of nets = 47151.
[03/15 02:01:08  10534] #
[03/15 02:01:08  10534] #Found 0 nets for post-route si or timing fixing.
[03/15 02:01:08  10534] #Number of eco nets is 1925
[03/15 02:01:08  10534] #
[03/15 02:01:08  10534] #Start data preparation...
[03/15 02:01:08  10534] #
[03/15 02:01:08  10534] #Data preparation is done on Sat Mar 15 02:01:08 2025
[03/15 02:01:08  10534] #
[03/15 02:01:08  10534] #Analyzing routing resource...
[03/15 02:01:11  10536] #Routing resource analysis is done on Sat Mar 15 02:01:11 2025
[03/15 02:01:11  10536] #
[03/15 02:01:11  10536] #  Resource Analysis:
[03/15 02:01:11  10536] #
[03/15 02:01:11  10536] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 02:01:11  10536] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 02:01:11  10536] #  --------------------------------------------------------------
[03/15 02:01:11  10536] #  Metal 1        H        5198         901      124949    95.39%
[03/15 02:01:11  10536] #  Metal 2        V        3894         706      124949    13.47%
[03/15 02:01:11  10536] #  Metal 3        H        5275         824      124949    13.16%
[03/15 02:01:11  10536] #  Metal 4        V        4111         489      124949    13.10%
[03/15 02:01:11  10536] #  Metal 5        H        6099           0      124949     0.01%
[03/15 02:01:11  10536] #  Metal 6        V        4600           0      124949     0.02%
[03/15 02:01:11  10536] #  Metal 7        H        1424         100      124949     2.51%
[03/15 02:01:11  10536] #  Metal 8        V        1150           0      124949     0.00%
[03/15 02:01:11  10536] #  --------------------------------------------------------------
[03/15 02:01:11  10536] #  Total                  31752       7.60%  999592    17.21%
[03/15 02:01:11  10536] #
[03/15 02:01:11  10536] #  250 nets (0.53%) with 1 preferred extra spacing.
[03/15 02:01:11  10536] #
[03/15 02:01:11  10536] #
[03/15 02:01:11  10536] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1785.41 (MB), peak = 2120.78 (MB)
[03/15 02:01:11  10536] #
[03/15 02:01:11  10536] #start global routing iteration 1...
[03/15 02:01:12  10537] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1796.43 (MB), peak = 2120.78 (MB)
[03/15 02:01:12  10537] #
[03/15 02:01:12  10537] #start global routing iteration 2...
[03/15 02:01:12  10537] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.44 (MB), peak = 2120.78 (MB)
[03/15 02:01:12  10537] #
[03/15 02:01:12  10537] #start global routing iteration 3...
[03/15 02:01:13  10538] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1796.46 (MB), peak = 2120.78 (MB)
[03/15 02:01:13  10538] #
[03/15 02:01:13  10538] #
[03/15 02:01:13  10538] #Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
[03/15 02:01:13  10538] #Total number of routable nets = 45575.
[03/15 02:01:13  10538] #Total number of nets in the design = 47151.
[03/15 02:01:13  10538] #
[03/15 02:01:13  10538] #1932 routable nets have only global wires.
[03/15 02:01:13  10538] #43643 routable nets have only detail routed wires.
[03/15 02:01:13  10538] #57 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 02:01:13  10538] #519 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 02:01:13  10538] #
[03/15 02:01:13  10538] #Routed nets constraints summary:
[03/15 02:01:13  10538] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 02:01:13  10538] #-------------------------------------------------------------------
[03/15 02:01:13  10538] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/15 02:01:13  10538] #-------------------------------------------------------------------
[03/15 02:01:13  10538] #      Default                  1                 56            1875  
[03/15 02:01:13  10538] #-------------------------------------------------------------------
[03/15 02:01:13  10538] #        Total                  1                 56            1875  
[03/15 02:01:13  10538] #-------------------------------------------------------------------
[03/15 02:01:13  10538] #
[03/15 02:01:13  10538] #Routing constraints summary of the whole design:
[03/15 02:01:13  10538] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 02:01:13  10538] #-------------------------------------------------------------------
[03/15 02:01:13  10538] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/15 02:01:13  10538] #-------------------------------------------------------------------
[03/15 02:01:13  10538] #      Default                250                326           44999  
[03/15 02:01:13  10538] #-------------------------------------------------------------------
[03/15 02:01:13  10538] #        Total                250                326           44999  
[03/15 02:01:13  10538] #-------------------------------------------------------------------
[03/15 02:01:13  10538] #
[03/15 02:01:13  10538] #
[03/15 02:01:13  10538] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 02:01:13  10538] #
[03/15 02:01:13  10538] #                 OverCon       OverCon       OverCon          
[03/15 02:01:13  10538] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/15 02:01:13  10538] #     Layer           (1)           (2)           (3)   OverCon
[03/15 02:01:13  10538] #  ------------------------------------------------------------
[03/15 02:01:13  10538] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 02:01:13  10538] #   Metal 2      3(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
[03/15 02:01:13  10538] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 02:01:13  10538] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 02:01:13  10538] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 02:01:13  10538] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 02:01:13  10538] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 02:01:13  10538] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 02:01:13  10538] #  ------------------------------------------------------------
[03/15 02:01:13  10538] #     Total      3(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
[03/15 02:01:13  10538] #
[03/15 02:01:13  10538] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/15 02:01:13  10538] #  Overflow after GR: 0.00% H + 0.00% V
[03/15 02:01:13  10538] #
[03/15 02:01:13  10538] #Complete Global Routing.
[03/15 02:01:13  10538] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 02:01:13  10538] #Total wire length = 1308398 um.
[03/15 02:01:13  10538] #Total half perimeter of net bounding box = 1226558 um.
[03/15 02:01:13  10538] #Total wire length on LAYER M1 = 3208 um.
[03/15 02:01:13  10538] #Total wire length on LAYER M2 = 258964 um.
[03/15 02:01:13  10538] #Total wire length on LAYER M3 = 387546 um.
[03/15 02:01:13  10538] #Total wire length on LAYER M4 = 270428 um.
[03/15 02:01:13  10538] #Total wire length on LAYER M5 = 201553 um.
[03/15 02:01:13  10538] #Total wire length on LAYER M6 = 128978 um.
[03/15 02:01:13  10538] #Total wire length on LAYER M7 = 19263 um.
[03/15 02:01:13  10538] #Total wire length on LAYER M8 = 38460 um.
[03/15 02:01:13  10538] #Total number of vias = 375605
[03/15 02:01:13  10538] #Total number of multi-cut vias = 233584 ( 62.2%)
[03/15 02:01:13  10538] #Total number of single cut vias = 142021 ( 37.8%)
[03/15 02:01:13  10538] #Up-Via Summary (total 375605):
[03/15 02:01:13  10538] #                   single-cut          multi-cut      Total
[03/15 02:01:13  10538] #-----------------------------------------------------------
[03/15 02:01:13  10538] #  Metal 1      125040 ( 79.6%)     32124 ( 20.4%)     157164
[03/15 02:01:13  10538] #  Metal 2       13647 (  9.2%)    134026 ( 90.8%)     147673
[03/15 02:01:13  10538] #  Metal 3        2624 (  5.6%)     43949 ( 94.4%)      46573
[03/15 02:01:13  10538] #  Metal 4         421 (  2.7%)     15194 ( 97.3%)      15615
[03/15 02:01:13  10538] #  Metal 5          25 (  0.5%)      4773 ( 99.5%)       4798
[03/15 02:01:13  10538] #  Metal 6         154 (  7.6%)      1881 ( 92.4%)       2035
[03/15 02:01:13  10538] #  Metal 7         110 (  6.3%)      1637 ( 93.7%)       1747
[03/15 02:01:13  10538] #-----------------------------------------------------------
[03/15 02:01:13  10538] #               142021 ( 37.8%)    233584 ( 62.2%)     375605 
[03/15 02:01:13  10538] #
[03/15 02:01:13  10538] #Total number of involved priority nets 1
[03/15 02:01:13  10538] #Maximum src to sink distance for priority net 89.8
[03/15 02:01:13  10538] #Average of max src_to_sink distance for priority net 89.8
[03/15 02:01:13  10538] #Average of ave src_to_sink distance for priority net 57.0
[03/15 02:01:13  10538] #Max overcon = 3 tracks.
[03/15 02:01:13  10538] #Total overcon = 0.00%.
[03/15 02:01:13  10538] #Worst layer Gcell overcon rate = 0.00%.
[03/15 02:01:13  10538] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1798.95 (MB), peak = 2120.78 (MB)
[03/15 02:01:13  10538] #
[03/15 02:01:13  10539] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1786.91 (MB), peak = 2120.78 (MB)
[03/15 02:01:13  10539] #Start Track Assignment.
[03/15 02:01:15  10540] #Done with 247 horizontal wires in 4 hboxes and 340 vertical wires in 3 hboxes.
[03/15 02:01:17  10542] #Done with 14 horizontal wires in 4 hboxes and 21 vertical wires in 3 hboxes.
[03/15 02:01:17  10542] #Complete Track Assignment.
[03/15 02:01:17  10542] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 02:01:17  10542] #Total wire length = 1308667 um.
[03/15 02:01:17  10542] #Total half perimeter of net bounding box = 1226558 um.
[03/15 02:01:17  10542] #Total wire length on LAYER M1 = 3337 um.
[03/15 02:01:17  10542] #Total wire length on LAYER M2 = 259006 um.
[03/15 02:01:17  10542] #Total wire length on LAYER M3 = 387629 um.
[03/15 02:01:17  10542] #Total wire length on LAYER M4 = 270431 um.
[03/15 02:01:17  10542] #Total wire length on LAYER M5 = 201554 um.
[03/15 02:01:17  10542] #Total wire length on LAYER M6 = 128978 um.
[03/15 02:01:17  10542] #Total wire length on LAYER M7 = 19271 um.
[03/15 02:01:17  10542] #Total wire length on LAYER M8 = 38461 um.
[03/15 02:01:17  10542] #Total number of vias = 375550
[03/15 02:01:17  10542] #Total number of multi-cut vias = 233584 ( 62.2%)
[03/15 02:01:17  10542] #Total number of single cut vias = 141966 ( 37.8%)
[03/15 02:01:17  10542] #Up-Via Summary (total 375550):
[03/15 02:01:17  10542] #                   single-cut          multi-cut      Total
[03/15 02:01:17  10542] #-----------------------------------------------------------
[03/15 02:01:17  10542] #  Metal 1      125019 ( 79.6%)     32124 ( 20.4%)     157143
[03/15 02:01:17  10542] #  Metal 2       13622 (  9.2%)    134026 ( 90.8%)     147648
[03/15 02:01:17  10542] #  Metal 3        2622 (  5.6%)     43949 ( 94.4%)      46571
[03/15 02:01:17  10542] #  Metal 4         419 (  2.7%)     15194 ( 97.3%)      15613
[03/15 02:01:17  10542] #  Metal 5          23 (  0.5%)      4773 ( 99.5%)       4796
[03/15 02:01:17  10542] #  Metal 6         152 (  7.5%)      1881 ( 92.5%)       2033
[03/15 02:01:17  10542] #  Metal 7         109 (  6.2%)      1637 ( 93.8%)       1746
[03/15 02:01:17  10542] #-----------------------------------------------------------
[03/15 02:01:17  10542] #               141966 ( 37.8%)    233584 ( 62.2%)     375550 
[03/15 02:01:17  10542] #
[03/15 02:01:17  10542] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1863.30 (MB), peak = 2120.78 (MB)
[03/15 02:01:17  10542] #
[03/15 02:01:17  10542] #Cpu time = 00:00:13
[03/15 02:01:17  10542] #Elapsed time = 00:00:13
[03/15 02:01:17  10542] #Increased memory = 104.20 (MB)
[03/15 02:01:17  10542] #Total memory = 1863.30 (MB)
[03/15 02:01:17  10542] #Peak memory = 2120.78 (MB)
[03/15 02:01:18  10543] #
[03/15 02:01:18  10543] #Start Detail Routing..
[03/15 02:01:18  10543] #start initial detail routing ...
[03/15 02:01:20  10545] #    completing 10% with 20001 violations
[03/15 02:01:20  10545] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1840.21 (MB), peak = 2120.78 (MB)
[03/15 02:01:21  10546] #    completing 20% with 20003 violations
[03/15 02:01:21  10546] #    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1841.05 (MB), peak = 2120.78 (MB)
[03/15 02:01:56  10581] #    completing 30% with 19951 violations
[03/15 02:01:56  10581] #    cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1848.54 (MB), peak = 2120.78 (MB)
[03/15 02:02:13  10598] #    completing 40% with 19872 violations
[03/15 02:02:13  10598] #    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.32 (MB), peak = 2120.78 (MB)
[03/15 02:02:13  10598] #    completing 50% with 19872 violations
[03/15 02:02:13  10598] #    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.48 (MB), peak = 2120.78 (MB)
[03/15 02:02:13  10598] #    completing 60% with 19871 violations
[03/15 02:02:13  10598] #    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.48 (MB), peak = 2120.78 (MB)
[03/15 02:02:13  10598] #    completing 70% with 19871 violations
[03/15 02:02:13  10598] #    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.48 (MB), peak = 2120.78 (MB)
[03/15 02:02:13  10598] #    completing 80% with 19871 violations
[03/15 02:02:13  10598] #    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.48 (MB), peak = 2120.78 (MB)
[03/15 02:02:13  10598] #    completing 90% with 19871 violations
[03/15 02:02:13  10598] #    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.48 (MB), peak = 2120.78 (MB)
[03/15 02:02:13  10598] #    completing 100% with 19871 violations
[03/15 02:02:13  10598] #    cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1850.48 (MB), peak = 2120.78 (MB)
[03/15 02:02:13  10598] # ECO: 6.0% of the total area was rechecked for DRC, and 4.3% required routing.
[03/15 02:02:13  10598] #    number of violations = 19871
[03/15 02:02:13  10598] #
[03/15 02:02:13  10598] #    By Layer and Type :
[03/15 02:02:13  10598] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 02:02:13  10598] #	M1         2069      510     6701     2515      498      457      415    13165
[03/15 02:02:13  10598] #	M2         2167     2769     1017       28       36        0      408     6425
[03/15 02:02:13  10598] #	M3           63       40       70        3        0        0       92      268
[03/15 02:02:13  10598] #	M4            3        2        6        0        0        0        2       13
[03/15 02:02:13  10598] #	Totals     4302     3321     7794     2546      534      457      917    19871
[03/15 02:02:13  10598] #2539 out of 148511 instances need to be verified(marked ipoed).
[03/15 02:02:13  10598] #4.0% of the total area is being checked for drcs
[03/15 02:02:22  10607] #4.0% of the total area was checked
[03/15 02:02:22  10607] #    number of violations = 20113
[03/15 02:02:22  10607] #
[03/15 02:02:22  10607] #    By Layer and Type :
[03/15 02:02:22  10607] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 02:02:22  10607] #	M1         2109      522     6751     2545      500      460      417    13304
[03/15 02:02:22  10607] #	M2         2199     2825     1020       28       36        0      417     6525
[03/15 02:02:22  10607] #	M3           63       40       70        3        0        0       95      271
[03/15 02:02:22  10607] #	M4            3        2        6        0        0        0        2       13
[03/15 02:02:22  10607] #	Totals     4374     3389     7847     2576      536      460      931    20113
[03/15 02:02:22  10607] #cpu time = 00:01:04, elapsed time = 00:01:04, memory = 1850.91 (MB), peak = 2120.78 (MB)
[03/15 02:02:22  10607] #start 1st optimization iteration ...
[03/15 02:07:32  10918] #    completing 10% with 20114 violations
[03/15 02:07:32  10918] #    cpu time = 00:05:10, elapsed time = 00:05:10, memory = 2116.16 (MB), peak = 2152.59 (MB)
[03/15 02:13:38  11284] #    completing 20% with 20115 violations
[03/15 02:13:38  11284] #    cpu time = 00:11:17, elapsed time = 00:11:16, memory = 1954.20 (MB), peak = 2152.59 (MB)
[03/15 02:17:40  11526] #    completing 30% with 20127 violations
[03/15 02:17:40  11526] #    cpu time = 00:15:18, elapsed time = 00:15:18, memory = 2146.59 (MB), peak = 2169.44 (MB)
[03/15 02:21:28  11754] #    completing 40% with 20116 violations
[03/15 02:21:28  11754] #    cpu time = 00:19:06, elapsed time = 00:19:06, memory = 2105.04 (MB), peak = 2169.44 (MB)
[03/15 02:24:05  11911] #    completing 50% with 20004 violations
[03/15 02:24:05  11911] #    cpu time = 00:21:43, elapsed time = 00:21:43, memory = 2057.55 (MB), peak = 2169.44 (MB)
[03/15 02:27:09  12094] #    completing 60% with 19922 violations
[03/15 02:27:09  12094] #    cpu time = 00:24:47, elapsed time = 00:24:47, memory = 2035.75 (MB), peak = 2169.44 (MB)
[03/15 02:30:41  12306] #    completing 70% with 19897 violations
[03/15 02:30:41  12306] #    cpu time = 00:28:19, elapsed time = 00:28:18, memory = 2156.81 (MB), peak = 2169.44 (MB)
[03/15 02:33:29  12475] #    completing 80% with 19838 violations
[03/15 02:33:29  12475] #    cpu time = 00:31:08, elapsed time = 00:31:07, memory = 2098.11 (MB), peak = 2169.44 (MB)
[03/15 02:35:22  12587] #    completing 90% with 19694 violations
[03/15 02:35:22  12587] #    cpu time = 00:33:00, elapsed time = 00:32:59, memory = 2049.28 (MB), peak = 2169.44 (MB)
[03/15 02:38:31  12777] #    completing 100% with 19604 violations
[03/15 02:38:31  12777] #    cpu time = 00:36:09, elapsed time = 00:36:09, memory = 2157.52 (MB), peak = 2169.44 (MB)
[03/15 02:38:31  12777] #    number of violations = 19604
[03/15 02:38:31  12777] #
[03/15 02:38:31  12777] #    By Layer and Type :
[03/15 02:38:31  12777] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 02:38:31  12777] #	M1         1946      479     6855     2346      503      418      372    12919
[03/15 02:38:31  12777] #	M2         2048     2765     1003       26       51        5      454     6352
[03/15 02:38:31  12777] #	M3           69       40       91        6        3        0      107      316
[03/15 02:38:31  12777] #	M4            1        1        7        0        0        0        5       14
[03/15 02:38:31  12777] #	M5            1        0        0        0        0        0        0        1
[03/15 02:38:31  12777] #	M6            0        0        0        0        0        1        0        1
[03/15 02:38:31  12777] #	M7            0        0        0        0        0        1        0        1
[03/15 02:38:31  12777] #	Totals     4065     3285     7956     2378      557      425      938    19604
[03/15 02:38:31  12777] #    number of process antenna violations = 20
[03/15 02:38:31  12777] #cpu time = 00:36:10, elapsed time = 00:36:09, memory = 2157.77 (MB), peak = 2169.44 (MB)
[03/15 02:38:31  12777] #Complete Detail Routing.
[03/15 02:38:31  12777] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 02:38:31  12777] #Total wire length = 1306696 um.
[03/15 02:38:31  12777] #Total half perimeter of net bounding box = 1226558 um.
[03/15 02:38:31  12777] #Total wire length on LAYER M1 = 3133 um.
[03/15 02:38:31  12777] #Total wire length on LAYER M2 = 257814 um.
[03/15 02:38:31  12777] #Total wire length on LAYER M3 = 385621 um.
[03/15 02:38:31  12777] #Total wire length on LAYER M4 = 270440 um.
[03/15 02:38:31  12777] #Total wire length on LAYER M5 = 202749 um.
[03/15 02:38:31  12777] #Total wire length on LAYER M6 = 129245 um.
[03/15 02:38:31  12777] #Total wire length on LAYER M7 = 19256 um.
[03/15 02:38:31  12777] #Total wire length on LAYER M8 = 38439 um.
[03/15 02:38:31  12777] #Total number of vias = 378627
[03/15 02:38:31  12777] #Total number of multi-cut vias = 201528 ( 53.2%)
[03/15 02:38:31  12777] #Total number of single cut vias = 177099 ( 46.8%)
[03/15 02:38:31  12777] #Up-Via Summary (total 378627):
[03/15 02:38:31  12777] #                   single-cut          multi-cut      Total
[03/15 02:38:31  12777] #-----------------------------------------------------------
[03/15 02:38:31  12777] #  Metal 1      134871 ( 85.5%)     22805 ( 14.5%)     157676
[03/15 02:38:31  12777] #  Metal 2       26850 ( 18.1%)    121239 ( 81.9%)     148089
[03/15 02:38:31  12777] #  Metal 3       10914 ( 23.0%)     36543 ( 77.0%)      47457
[03/15 02:38:31  12777] #  Metal 4        3504 ( 21.1%)     13098 ( 78.9%)      16602
[03/15 02:38:31  12777] #  Metal 5         517 ( 10.3%)      4492 ( 89.7%)       5009
[03/15 02:38:31  12777] #  Metal 6         210 ( 10.3%)      1823 ( 89.7%)       2033
[03/15 02:38:31  12777] #  Metal 7         233 ( 13.2%)      1528 ( 86.8%)       1761
[03/15 02:38:31  12777] #-----------------------------------------------------------
[03/15 02:38:31  12777] #               177099 ( 46.8%)    201528 ( 53.2%)     378627 
[03/15 02:38:31  12777] #
[03/15 02:38:31  12777] #Total number of DRC violations = 19604
[03/15 02:38:31  12777] #Total number of overlapping instance violations = 1
[03/15 02:38:31  12777] #Total number of violations on LAYER M1 = 12919
[03/15 02:38:31  12777] #Total number of violations on LAYER M2 = 6352
[03/15 02:38:31  12777] #Total number of violations on LAYER M3 = 316
[03/15 02:38:31  12777] #Total number of violations on LAYER M4 = 14
[03/15 02:38:31  12777] #Total number of violations on LAYER M5 = 1
[03/15 02:38:31  12777] #Total number of violations on LAYER M6 = 1
[03/15 02:38:31  12777] #Total number of violations on LAYER M7 = 1
[03/15 02:38:31  12777] #Total number of violations on LAYER M8 = 0
[03/15 02:38:31  12777] #Cpu time = 00:37:15
[03/15 02:38:31  12777] #Elapsed time = 00:37:14
[03/15 02:38:31  12777] #Increased memory = -40.00 (MB)
[03/15 02:38:31  12777] #Total memory = 1823.30 (MB)
[03/15 02:38:31  12777] #Peak memory = 2169.44 (MB)
[03/15 02:38:34  12779] #
[03/15 02:38:34  12779] #Start Post Route via swapping..
[03/15 02:38:34  12780] #15.92% of area are rerouted by ECO routing.
[03/15 02:39:13  12819] #    number of violations = 20527
[03/15 02:39:13  12819] #
[03/15 02:39:13  12819] #    By Layer and Type :
[03/15 02:39:13  12819] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 02:39:13  12819] #	M1         2005      491     6983     2464      510      463      397    13313
[03/15 02:39:13  12819] #	M2         2203     3080     1039       28       51        5      463     6869
[03/15 02:39:13  12819] #	M3           71       44       91        6        3        0      113      328
[03/15 02:39:13  12819] #	M4            1        1        7        0        0        0        5       14
[03/15 02:39:13  12819] #	M5            1        0        0        0        0        0        0        1
[03/15 02:39:13  12819] #	M6            0        0        0        0        0        1        0        1
[03/15 02:39:13  12819] #	M7            0        0        0        0        0        1        0        1
[03/15 02:39:13  12819] #	Totals     4281     3616     8120     2498      564      470      978    20527
[03/15 02:39:13  12819] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1825.04 (MB), peak = 2169.44 (MB)
[03/15 02:40:56  12921] #    number of violations = 19699
[03/15 02:40:56  12921] #
[03/15 02:40:56  12921] #    By Layer and Type :
[03/15 02:40:56  12921] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 02:40:56  12921] #	M1         1964      473     6899     2357      503      423      396    13015
[03/15 02:40:56  12921] #	M2         2050     2740     1019       26       51        5      454     6345
[03/15 02:40:56  12921] #	M3           67       40       94        6        3        0      112      322
[03/15 02:40:56  12921] #	M4            1        1        7        0        0        0        5       14
[03/15 02:40:56  12921] #	M5            1        0        0        0        0        0        0        1
[03/15 02:40:56  12921] #	M6            0        0        0        0        0        1        0        1
[03/15 02:40:56  12921] #	M7            0        0        0        0        0        1        0        1
[03/15 02:40:56  12921] #	Totals     4083     3254     8019     2389      557      430      967    19699
[03/15 02:40:56  12921] #cpu time = 00:02:22, elapsed time = 00:02:22, memory = 1823.45 (MB), peak = 2169.44 (MB)
[03/15 02:40:56  12921] #CELL_VIEW fullchip,init has 19699 DRC violations
[03/15 02:40:56  12921] #Total number of DRC violations = 19699
[03/15 02:40:56  12921] #Total number of overlapping instance violations = 1
[03/15 02:40:56  12921] #Total number of process antenna violations = 22
[03/15 02:40:56  12921] #Total number of violations on LAYER M1 = 13015
[03/15 02:40:56  12921] #Total number of violations on LAYER M2 = 6345
[03/15 02:40:56  12921] #Total number of violations on LAYER M3 = 322
[03/15 02:40:56  12921] #Total number of violations on LAYER M4 = 14
[03/15 02:40:56  12921] #Total number of violations on LAYER M5 = 1
[03/15 02:40:56  12921] #Total number of violations on LAYER M6 = 1
[03/15 02:40:56  12921] #Total number of violations on LAYER M7 = 1
[03/15 02:40:56  12921] #Total number of violations on LAYER M8 = 0
[03/15 02:40:56  12921] #Post Route via swapping is done.
[03/15 02:40:56  12922] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 02:40:56  12922] #Total wire length = 1306696 um.
[03/15 02:40:56  12922] #Total half perimeter of net bounding box = 1226558 um.
[03/15 02:40:56  12922] #Total wire length on LAYER M1 = 3133 um.
[03/15 02:40:56  12922] #Total wire length on LAYER M2 = 257814 um.
[03/15 02:40:56  12922] #Total wire length on LAYER M3 = 385621 um.
[03/15 02:40:56  12922] #Total wire length on LAYER M4 = 270440 um.
[03/15 02:40:56  12922] #Total wire length on LAYER M5 = 202749 um.
[03/15 02:40:56  12922] #Total wire length on LAYER M6 = 129245 um.
[03/15 02:40:56  12922] #Total wire length on LAYER M7 = 19256 um.
[03/15 02:40:56  12922] #Total wire length on LAYER M8 = 38439 um.
[03/15 02:40:56  12922] #Total number of vias = 378627
[03/15 02:40:56  12922] #Total number of multi-cut vias = 240013 ( 63.4%)
[03/15 02:40:56  12922] #Total number of single cut vias = 138614 ( 36.6%)
[03/15 02:40:56  12922] #Up-Via Summary (total 378627):
[03/15 02:40:56  12922] #                   single-cut          multi-cut      Total
[03/15 02:40:56  12922] #-----------------------------------------------------------
[03/15 02:40:56  12922] #  Metal 1      124942 ( 79.2%)     32734 ( 20.8%)     157676
[03/15 02:40:56  12922] #  Metal 2       10768 (  7.3%)    137321 ( 92.7%)     148089
[03/15 02:40:56  12922] #  Metal 3        2223 (  4.7%)     45234 ( 95.3%)      47457
[03/15 02:40:56  12922] #  Metal 4         490 (  3.0%)     16112 ( 97.0%)      16602
[03/15 02:40:56  12922] #  Metal 5          21 (  0.4%)      4988 ( 99.6%)       5009
[03/15 02:40:56  12922] #  Metal 6          88 (  4.3%)      1945 ( 95.7%)       2033
[03/15 02:40:56  12922] #  Metal 7          82 (  4.7%)      1679 ( 95.3%)       1761
[03/15 02:40:56  12922] #-----------------------------------------------------------
[03/15 02:40:56  12922] #               138614 ( 36.6%)    240013 ( 63.4%)     378627 
[03/15 02:40:56  12922] #
[03/15 02:40:56  12922] #detailRoute Statistics:
[03/15 02:40:56  12922] #Cpu time = 00:39:39
[03/15 02:40:56  12922] #Elapsed time = 00:39:39
[03/15 02:40:56  12922] #Increased memory = -41.59 (MB)
[03/15 02:40:56  12922] #Total memory = 1821.71 (MB)
[03/15 02:40:56  12922] #Peak memory = 2169.44 (MB)
[03/15 02:41:01  12926] #
[03/15 02:41:01  12926] #globalDetailRoute statistics:
[03/15 02:41:01  12926] #Cpu time = 00:39:59
[03/15 02:41:01  12926] #Elapsed time = 00:39:59
[03/15 02:41:01  12926] #Increased memory = -79.44 (MB)
[03/15 02:41:01  12926] #Total memory = 1744.17 (MB)
[03/15 02:41:01  12926] #Peak memory = 2169.44 (MB)
[03/15 02:41:01  12926] #Number of warnings = 1
[03/15 02:41:01  12926] #Total number of warnings = 267
[03/15 02:41:01  12926] #Number of fails = 0
[03/15 02:41:01  12926] #Total number of fails = 0
[03/15 02:41:01  12926] #Complete globalDetailRoute on Sat Mar 15 02:41:01 2025
[03/15 02:41:01  12926] #
[03/15 02:41:01  12926] **optDesign ... cpu = 1:32:58, real = 1:33:07, mem = 2133.3M, totSessionCpu=3:35:26 **
[03/15 02:41:01  12926] -routeWithEco false                      # bool, default=false
[03/15 02:41:01  12926] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 02:41:01  12926] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 02:41:01  12926] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 02:41:01  12926] Starting SI iteration 1 using Infinite Timing Windows
[03/15 02:41:01  12926] Begin IPO call back ...
[03/15 02:41:01  12926] End IPO call back ...
[03/15 02:41:01  12926] #################################################################################
[03/15 02:41:01  12926] # Design Stage: PostRoute
[03/15 02:41:01  12926] # Design Name: fullchip
[03/15 02:41:01  12926] # Design Mode: 65nm
[03/15 02:41:01  12926] # Analysis Mode: MMMC OCV 
[03/15 02:41:01  12926] # Parasitics Mode: No SPEF/RCDB
[03/15 02:41:01  12926] # Signoff Settings: SI On 
[03/15 02:41:01  12926] #################################################################################
[03/15 02:41:01  12926] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 02:41:01  12926] Extraction called for design 'fullchip' of instances=148511 and nets=47151 using extraction engine 'postRoute' at effort level 'low' .
[03/15 02:41:01  12926] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/15 02:41:01  12926] RC Extraction called in multi-corner(2) mode.
[03/15 02:41:01  12926] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 02:41:01  12926] Process corner(s) are loaded.
[03/15 02:41:01  12926]  Corner: Cmax
[03/15 02:41:01  12926]  Corner: Cmin
[03/15 02:41:01  12926] extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
[03/15 02:41:01  12926] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 02:41:01  12926]       RC Corner Indexes            0       1   
[03/15 02:41:01  12926] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 02:41:01  12926] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 02:41:01  12926] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 02:41:01  12926] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 02:41:01  12926] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 02:41:01  12926] Shrink Factor                : 1.00000
[03/15 02:41:02  12926] Initializing multi-corner capacitance tables ... 
[03/15 02:41:02  12926] Initializing multi-corner resistance tables ...
[03/15 02:41:02  12927] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2131.3M)
[03/15 02:41:02  12927] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for storing RC.
[03/15 02:41:03  12928] Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 2198.4M)
[03/15 02:41:03  12928] Extracted 20.0002% (CPU Time= 0:00:01.6  MEM= 2198.4M)
[03/15 02:41:03  12928] Extracted 30.0003% (CPU Time= 0:00:01.9  MEM= 2198.4M)
[03/15 02:41:04  12929] Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 2202.4M)
[03/15 02:41:05  12930] Extracted 50.0003% (CPU Time= 0:00:03.6  MEM= 2202.4M)
[03/15 02:41:06  12931] Extracted 60.0003% (CPU Time= 0:00:04.4  MEM= 2202.4M)
[03/15 02:41:06  12931] Extracted 70.0003% (CPU Time= 0:00:04.8  MEM= 2202.4M)
[03/15 02:41:07  12932] Extracted 80.0004% (CPU Time= 0:00:05.2  MEM= 2202.4M)
[03/15 02:41:07  12932] Extracted 90.0004% (CPU Time= 0:00:05.9  MEM= 2202.4M)
[03/15 02:41:09  12934] Extracted 100% (CPU Time= 0:00:07.5  MEM= 2202.4M)
[03/15 02:41:09  12934] Number of Extracted Resistors     : 964615
[03/15 02:41:09  12934] Number of Extracted Ground Cap.   : 929570
[03/15 02:41:09  12934] Number of Extracted Coupling Cap. : 1626816
[03/15 02:41:09  12934] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 02:41:09  12934] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 02:41:09  12934]  Corner: Cmax
[03/15 02:41:09  12934]  Corner: Cmin
[03/15 02:41:09  12934] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2184.4M)
[03/15 02:41:09  12934] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb_Filter.rcdb.d' for storing RC.
[03/15 02:41:09  12935] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 45575 times net's RC data read were performed.
[03/15 02:41:10  12935] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2184.410M)
[03/15 02:41:10  12935] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 02:41:10  12935] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2184.410M)
[03/15 02:41:10  12935] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.9  Real Time: 0:00:09.0  MEM: 2184.410M)
[03/15 02:41:11  12936] AAE_INFO: 1 threads acquired from CTE.
[03/15 02:41:11  12937] Setting infinite Tws ...
[03/15 02:41:11  12937] First Iteration Infinite Tw... 
[03/15 02:41:12  12937] Calculate early delays in OCV mode...
[03/15 02:41:12  12937] Calculate late delays in OCV mode...
[03/15 02:41:12  12937] Topological Sorting (CPU = 0:00:00.2, MEM = 2184.4M, InitMEM = 2184.4M)
[03/15 02:41:12  12937] Initializing multi-corner capacitance tables ... 
[03/15 02:41:12  12937] Initializing multi-corner resistance tables ...
[03/15 02:41:12  12937] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 02:41:12  12937] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2201.2M)
[03/15 02:41:12  12937] AAE_INFO: 1 threads acquired from CTE.
[03/15 02:41:31  12956] AAE_INFO-618: Total number of nets in the design is 47151,  96.7 percent of the nets selected for SI analysis
[03/15 02:41:31  12956] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 02:41:31  12956] End delay calculation. (MEM=2239.38 CPU=0:00:18.2 REAL=0:00:18.0)
[03/15 02:41:31  12956] Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
[03/15 02:41:31  12956] *** CDM Built up (cpu=0:00:30.3  real=0:00:30.0  mem= 2239.4M) ***
[03/15 02:41:33  12958] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2239.4M)
[03/15 02:41:33  12958] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 02:41:33  12958] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2239.4M)
[03/15 02:41:33  12958] Starting SI iteration 2
[03/15 02:41:33  12958] AAE_INFO: 1 threads acquired from CTE.
[03/15 02:41:33  12958] Calculate early delays in OCV mode...
[03/15 02:41:33  12958] Calculate late delays in OCV mode...
[03/15 02:41:52  12977] AAE_INFO-618: Total number of nets in the design is 47151,  26.5 percent of the nets selected for SI analysis
[03/15 02:41:52  12977] End delay calculation. (MEM=2215.42 CPU=0:00:18.4 REAL=0:00:19.0)
[03/15 02:41:52  12977] *** CDM Built up (cpu=0:00:18.6  real=0:00:19.0  mem= 2215.4M) ***
[03/15 02:41:54  12979] *** Done Building Timing Graph (cpu=0:00:53.4 real=0:00:53.0 totSessionCpu=3:36:20 mem=2215.4M)
[03/15 02:41:54  12979] **optDesign ... cpu = 1:33:51, real = 1:34:00, mem = 2137.9M, totSessionCpu=3:36:20 **
[03/15 02:41:54  12979] Running LEF-safe VT swap in recovery
[03/15 02:41:54  12979] Begin: GigaOpt Optimization in post-eco TNS mode
[03/15 02:41:54  12979] Info: 227 clock nets excluded from IPO operation.
[03/15 02:41:54  12979] PhyDesignGrid: maxLocalDensity 1.00
[03/15 02:41:54  12979] #spOpts: N=65 mergeVia=F 
[03/15 02:41:57  12982] *info: 227 clock nets excluded
[03/15 02:41:57  12982] *info: 2 special nets excluded.
[03/15 02:41:57  12982] *info: 1551 no-driver nets excluded.
[03/15 02:41:59  12984] ** GigaOpt Optimizer WNS Slack -29.553 TNS Slack -6966.127 Density 99.31
[03/15 02:41:59  12984] Optimizer TNS Opt
[03/15 02:41:59  12985] Active Path Group: reg2reg  
[03/15 02:42:00  12985] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:42:00  12985] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 02:42:00  12985] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:42:00  12985] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:01.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 02:42:00  12985] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_12_/D |
[03/15 02:42:00  12986] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_14_/D |
[03/15 02:42:01  12986] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:01.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_11_/D |
[03/15 02:42:01  12986] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_5_/D  |
[03/15 02:42:01  12986] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_7_/D  |
[03/15 02:42:01  12986] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 02:42:02  12987] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:01.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_17_/D         |
[03/15 02:42:02  12987] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 02:42:02  12987] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/15 02:42:03  12988] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:01.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 02:42:03  12988] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/15 02:42:03  12988] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 02:42:03  12988] |        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/15 02:42:03  12988] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 02:42:03  12988] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/15 02:42:03  12989] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 02:42:03  12989] |        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
[03/15 02:42:04  12989] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:01.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 02:42:04  12989] |        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/15 02:42:04  12989] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 02:42:04  12989] |        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
[03/15 02:42:04  12989] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 02:42:04  12989] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/15 02:42:04  12989] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 02:42:04  12989] |        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
[03/15 02:42:04  12990] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 02:42:04  12990] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/15 02:42:05  12990] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:01.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 02:42:05  12990] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/15 02:42:05  12990] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 02:42:05  12990] |        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
[03/15 02:42:05  12990] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 02:42:05  12990] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/15 02:42:05  12990] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 02:42:05  12990] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/15 02:42:05  12990] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 02:42:05  12990] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
[03/15 02:42:05  12990] | -29.553|  -29.553|-6966.127|-6966.127|    99.31%|   0:00:00.0| 2386.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 02:42:05  12990] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 02:42:05  12990] 
[03/15 02:42:05  12990] *** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:06.0 mem=2386.0M) ***
[03/15 02:42:05  12990] Checking setup slack degradation ...
[03/15 02:42:05  12990] 
[03/15 02:42:05  12990] Recovery Manager:
[03/15 02:42:05  12990]   Low  Effort TNS Jump: 3701.197 (REF: -3264.930, TGT: -6966.127, Threshold: 50.000) - Trigger
[03/15 02:42:05  12990]   High Effort TNS Jump: 3701.197 (REF: -3264.930, TGT: -6966.127, Threshold: 50.000) - Trigger
[03/15 02:42:05  12990] 
[03/15 02:42:05  12990] 
[03/15 02:42:05  12990] *** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2386.0M) ***
[03/15 02:42:05  12990] **** Begin NDR-Layer Usage Statistics ****
[03/15 02:42:05  12990] Layer 3 has 230 constrained nets 
[03/15 02:42:05  12990] Layer 7 has 311 constrained nets 
[03/15 02:42:05  12990] **** End NDR-Layer Usage Statistics ****
[03/15 02:42:05  12990] 
[03/15 02:42:05  12990] *** Finish Post Route Setup Fixing (cpu=0:00:06.6 real=0:00:06.0 mem=2386.0M) ***
[03/15 02:42:05  12991] End: GigaOpt Optimization in post-eco TNS mode
[03/15 02:42:06  12991] *** Finish setup-recovery (cpu=0:45:04, real=0:45:09, mem=2237.07M, totSessionCpu=3:36:31 .
[03/15 02:42:06  12991] **optDesign ... cpu = 1:34:03, real = 1:34:12, mem = 2237.1M, totSessionCpu=3:36:31 **
[03/15 02:42:06  12991] 
[03/15 02:42:06  12991] Latch borrow mode reset to max_borrow
[03/15 02:42:07  12992] <optDesign CMD> Restore Using all VT Cells
[03/15 02:42:07  12992] Reported timing to dir ./timingReports
[03/15 02:42:07  12992] **optDesign ... cpu = 1:34:04, real = 1:34:13, mem = 2237.1M, totSessionCpu=3:36:33 **
[03/15 02:42:07  12992] Begin: glitch net info
[03/15 02:42:07  12992] glitch slack range: number of glitch nets
[03/15 02:42:07  12992] glitch slack < -0.32 : 0
[03/15 02:42:07  12992] -0.32 < glitch slack < -0.28 : 0
[03/15 02:42:07  12992] -0.28 < glitch slack < -0.24 : 0
[03/15 02:42:07  12992] -0.24 < glitch slack < -0.2 : 0
[03/15 02:42:07  12992] -0.2 < glitch slack < -0.16 : 0
[03/15 02:42:07  12992] -0.16 < glitch slack < -0.12 : 0
[03/15 02:42:07  12992] -0.12 < glitch slack < -0.08 : 0
[03/15 02:42:07  12992] -0.08 < glitch slack < -0.04 : 0
[03/15 02:42:07  12992] -0.04 < glitch slack : 0
[03/15 02:42:07  12992] End: glitch net info
[03/15 02:42:07  12992] ** Profile ** Start :  cpu=0:00:00.0, mem=2294.3M
[03/15 02:42:08  12993] ** Profile ** Other data :  cpu=0:00:00.3, mem=2294.3M
[03/15 02:42:08  12993] **INFO: Starting Blocking QThread with 1 CPU
[03/15 02:42:08  12993]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 02:42:08  12993] Starting SI iteration 1 using Infinite Timing Windows
[03/15 02:42:08  12993] Begin IPO call back ...
[03/15 02:42:08  12993] End IPO call back ...
[03/15 02:42:08  12993] #################################################################################
[03/15 02:42:08  12993] # Design Stage: PostRoute
[03/15 02:42:08  12993] # Design Name: fullchip
[03/15 02:42:08  12993] # Design Mode: 65nm
[03/15 02:42:08  12993] # Analysis Mode: MMMC OCV 
[03/15 02:42:08  12993] # Parasitics Mode: SPEF/RCDB
[03/15 02:42:08  12993] # Signoff Settings: SI On 
[03/15 02:42:08  12993] #################################################################################
[03/15 02:42:08  12993] AAE_INFO: 1 threads acquired from CTE.
[03/15 02:42:08  12993] Setting infinite Tws ...
[03/15 02:42:08  12993] First Iteration Infinite Tw... 
[03/15 02:42:08  12993] Calculate late delays in OCV mode...
[03/15 02:42:08  12993] Calculate early delays in OCV mode...
[03/15 02:42:08  12993] Topological Sorting (CPU = 0:00:00.2, MEM = 0.0M, InitMEM = 0.0M)
[03/15 02:42:08  12993] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 02:42:08  12993] AAE_INFO-618: Total number of nets in the design is 47151,  96.7 percent of the nets selected for SI analysis
[03/15 02:42:08  12993] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/15 02:42:08  12993] End delay calculation. (MEM=0 CPU=0:00:17.2 REAL=0:00:18.0)
[03/15 02:42:08  12993] Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
[03/15 02:42:08  12993] *** CDM Built up (cpu=0:00:18.7  real=0:00:19.0  mem= 0.0M) ***
[03/15 02:42:08  12993] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 02:42:08  12993] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 02:42:08  12993] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 02:42:08  12993] Starting SI iteration 2
[03/15 02:42:08  12993] AAE_INFO: 1 threads acquired from CTE.
[03/15 02:42:08  12993] Calculate late delays in OCV mode...
[03/15 02:42:08  12993] Calculate early delays in OCV mode...
[03/15 02:42:08  12993] AAE_INFO-618: Total number of nets in the design is 47151,  0.6 percent of the nets selected for SI analysis
[03/15 02:42:08  12993] End delay calculation. (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
[03/15 02:42:08  12993] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 0.0M) ***
[03/15 02:42:08  12993] *** Done Building Timing Graph (cpu=0:00:23.4 real=0:00:23.0 totSessionCpu=0:01:38 mem=0.0M)
[03/15 02:42:08  12993] ** Profile ** Overall slacks :  cpu=-3:0-4:0-4.-4, mem=0.0M
[03/15 02:42:08  12993] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/15 02:42:33  13018]  
_______________________________________________________________________
[03/15 02:42:34  13018] ** Profile ** Overall slacks :  cpu=0:00:25.4, mem=2294.3M
[03/15 02:42:36  13021] ** Profile ** Total reports :  cpu=0:00:02.5, mem=2239.1M
[03/15 02:42:37  13021] ** Profile ** DRVs :  cpu=0:00:00.7, mem=2239.1M
[03/15 02:42:37  13021] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.553 | -29.553 |  0.044  |
|           TNS (ns):| -6966.1 | -6966.1 |  0.000  |
|    Violating Paths:|  2640   |  2640   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.108  |  0.000  |
|           TNS (ns):| -8.796  | -8.796  |  0.000  |
|    Violating Paths:|   196   |   196   |    0    |
|          All Paths:|  7497   |  7497   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.311% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2239.1M
[03/15 02:42:37  13021] *** Final Summary (holdfix) CPU=0:00:28.9, REAL=0:00:30.0, MEM=2239.1M
[03/15 02:42:37  13021] **optDesign ... cpu = 1:34:33, real = 1:34:43, mem = 2237.1M, totSessionCpu=3:37:02 **
[03/15 02:42:37  13021]  ReSet Options after AAE Based Opt flow 
[03/15 02:42:37  13021] *** Finished optDesign ***
[03/15 02:42:37  13021] 
[03/15 02:42:37  13021] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  1:34:39 real=  1:34:49)
[03/15 02:42:37  13021] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/15 02:42:37  13021] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:18.6 real=0:00:18.2)
[03/15 02:42:37  13021] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 02:42:37  13021] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:57.6 real=0:00:58.8)
[03/15 02:42:37  13021] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.5 real=0:00:07.4)
[03/15 02:42:37  13021] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.9 real=0:00:05.9)
[03/15 02:42:37  13021] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=  0:02:55 real=  0:03:00)
[03/15 02:42:37  13021] 	OPT_RUNTIME:             tnsOpt (count =  5): (cpu=  0:02:15 real=  0:02:16)
[03/15 02:42:37  13021] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:31.8 real=0:00:32.7)
[03/15 02:42:37  13021] 	OPT_RUNTIME:   RouterDirectives (count =  2): (cpu=0:00:07.7 real=0:00:07.8)
[03/15 02:42:37  13021] 	OPT_RUNTIME:           ecoRoute (count =  2): (cpu=  1:23:43 real=  1:23:46)
[03/15 02:42:37  13021] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:48.4 real=0:00:48.5)
[03/15 02:42:37  13021] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:05.2 real=0:00:05.2)
[03/15 02:42:37  13021] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:07.0 real=0:00:06.8)
[03/15 02:42:37  13021] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 02:42:37  13021] Info: pop threads available for lower-level modules during optimization.
[03/15 02:42:37  13021] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 02:42:37  13021] <CMD> optDesign -postRoute -drv
[03/15 02:42:37  13021] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 02:42:37  13021] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 02:42:37  13021] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 02:42:37  13021] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 02:42:37  13021] -setupDynamicPowerViewAsDefaultView false
[03/15 02:42:37  13021]                                            # bool, default=false, private
[03/15 02:42:37  13021] #spOpts: N=65 mergeVia=F 
[03/15 02:42:37  13022] Core basic site is core
[03/15 02:42:38  13022] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 02:42:38  13022] #spOpts: N=65 mergeVia=F 
[03/15 02:42:38  13022] GigaOpt running with 1 threads.
[03/15 02:42:38  13022] Info: 1 threads available for lower-level modules during optimization.
[03/15 02:42:38  13022] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 02:42:38  13022] 	Cell FILL1_LL, site bcore.
[03/15 02:42:38  13022] 	Cell FILL_NW_HH, site bcore.
[03/15 02:42:38  13022] 	Cell FILL_NW_LL, site bcore.
[03/15 02:42:38  13022] 	Cell GFILL, site gacore.
[03/15 02:42:38  13022] 	Cell GFILL10, site gacore.
[03/15 02:42:38  13022] 	Cell GFILL2, site gacore.
[03/15 02:42:38  13022] 	Cell GFILL3, site gacore.
[03/15 02:42:38  13022] 	Cell GFILL4, site gacore.
[03/15 02:42:38  13022] 	Cell LVLLHCD1, site bcore.
[03/15 02:42:38  13022] 	Cell LVLLHCD2, site bcore.
[03/15 02:42:38  13022] 	Cell LVLLHCD4, site bcore.
[03/15 02:42:38  13022] 	Cell LVLLHCD8, site bcore.
[03/15 02:42:38  13022] 	Cell LVLLHD1, site bcore.
[03/15 02:42:38  13022] 	Cell LVLLHD2, site bcore.
[03/15 02:42:38  13022] 	Cell LVLLHD4, site bcore.
[03/15 02:42:38  13022] 	Cell LVLLHD8, site bcore.
[03/15 02:42:38  13022] .
[03/15 02:42:39  13024] Effort level <high> specified for reg2reg path_group
[03/15 02:42:42  13026] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2179.3M, totSessionCpu=3:37:06 **
[03/15 02:42:42  13026] #Created 848 library cell signatures
[03/15 02:42:42  13026] #Created 47151 NETS and 0 SPECIALNETS signatures
[03/15 02:42:42  13026] #Created 148512 instance signatures
[03/15 02:42:42  13026] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.84 (MB), peak = 2169.44 (MB)
[03/15 02:42:42  13027] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1839.89 (MB), peak = 2169.44 (MB)
[03/15 02:42:42  13027] #spOpts: N=65 
[03/15 02:42:42  13027] Begin checking placement ... (start mem=2179.3M, init mem=2179.3M)
[03/15 02:42:43  13027] Overlapping with other instance:	81645
[03/15 02:42:43  13028] Orientation Violation:	71749
[03/15 02:42:44  13028] Placement Blockage Violation:	590
[03/15 02:42:44  13028] *info: Placed = 148511         (Fixed = 99)
[03/15 02:42:44  13028] *info: Unplaced = 0           
[03/15 02:42:44  13028] Placement Density:99.31%(915794/922147)
[03/15 02:42:44  13028] Finished checkPlace (cpu: total=0:00:01.6, vio checks=0:00:00.5; mem=2179.3M)
[03/15 02:42:44  13028] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[03/15 02:42:44  13028] **INFO: It is recommended to fix the placement violations and reroute the design
[03/15 02:42:44  13028] **INFO: Command refinePlace may be used to fix the placement violations
[03/15 02:42:44  13028] *** Change effort level medium to high ***
[03/15 02:42:44  13028]  Initial DC engine is -> aae
[03/15 02:42:44  13028]  
[03/15 02:42:44  13028]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 02:42:44  13028]  
[03/15 02:42:44  13028]  
[03/15 02:42:44  13028]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 02:42:44  13028]  
[03/15 02:42:44  13028] Reset EOS DB
[03/15 02:42:44  13028] Ignoring AAE DB Resetting ...
[03/15 02:42:44  13028]  Set Options for AAE Based Opt flow 
[03/15 02:42:44  13028] *** optDesign -postRoute ***
[03/15 02:42:44  13028] DRC Margin: user margin 0.0; extra margin 0
[03/15 02:42:44  13028] Setup Target Slack: user slack 0
[03/15 02:42:44  13028] Hold Target Slack: user slack 0
[03/15 02:42:44  13028] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 02:42:44  13029] Include MVT Delays for Hold Opt
[03/15 02:42:44  13029] ** INFO : this run is activating 'postRoute' automaton
[03/15 02:42:44  13029] 
[03/15 02:42:44  13029] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/15 02:42:44  13029] 
[03/15 02:42:44  13029] Type 'man IMPOPT-3663' for more detail.
[03/15 02:42:45  13029] 
[03/15 02:42:45  13029] Power view               = WC_VIEW
[03/15 02:42:45  13029] Number of VT partitions  = 2
[03/15 02:42:45  13029] Standard cells in design = 811
[03/15 02:42:45  13029] Instances in design      = 39876
[03/15 02:42:45  13029] 
[03/15 02:42:45  13029] Instance distribution across the VT partitions:
[03/15 02:42:45  13029] 
[03/15 02:42:45  13029]  LVT : inst = 12501 (31.3%), cells = 335 (41%)
[03/15 02:42:45  13029]    Lib tcbn65gpluswc        : inst = 12501 (31.3%)
[03/15 02:42:45  13029] 
[03/15 02:42:45  13029]  HVT : inst = 27371 (68.6%), cells = 457 (56%)
[03/15 02:42:45  13029]    Lib tcbn65gpluswc        : inst = 27371 (68.6%)
[03/15 02:42:45  13029] 
[03/15 02:42:45  13029] Reporting took 0 sec
[03/15 02:42:45  13029] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 45575 times net's RC data read were performed.
[03/15 02:42:45  13029] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 02:42:45  13029] Extraction called for design 'fullchip' of instances=148511 and nets=47151 using extraction engine 'postRoute' at effort level 'low' .
[03/15 02:42:45  13029] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/15 02:42:45  13029] RC Extraction called in multi-corner(2) mode.
[03/15 02:42:45  13029] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 02:42:45  13029] Process corner(s) are loaded.
[03/15 02:42:45  13029]  Corner: Cmax
[03/15 02:42:45  13029]  Corner: Cmin
[03/15 02:42:45  13029] extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
[03/15 02:42:45  13029] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 02:42:45  13029]       RC Corner Indexes            0       1   
[03/15 02:42:45  13029] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 02:42:45  13029] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 02:42:45  13029] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 02:42:45  13029] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 02:42:45  13029] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 02:42:45  13029] Shrink Factor                : 1.00000
[03/15 02:42:45  13029] Initializing multi-corner capacitance tables ... 
[03/15 02:42:45  13029] Initializing multi-corner resistance tables ...
[03/15 02:42:46  13030] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2167.1M)
[03/15 02:42:46  13030] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for storing RC.
[03/15 02:42:46  13031] Extracted 10.0002% (CPU Time= 0:00:01.3  MEM= 2242.3M)
[03/15 02:42:46  13031] Extracted 20.0002% (CPU Time= 0:00:01.6  MEM= 2242.3M)
[03/15 02:42:47  13031] Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 2242.3M)
[03/15 02:42:47  13032] Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 2246.3M)
[03/15 02:42:48  13033] Extracted 50.0003% (CPU Time= 0:00:03.6  MEM= 2246.3M)
[03/15 02:42:49  13034] Extracted 60.0003% (CPU Time= 0:00:04.4  MEM= 2246.3M)
[03/15 02:42:50  13034] Extracted 70.0003% (CPU Time= 0:00:04.8  MEM= 2246.3M)
[03/15 02:42:50  13034] Extracted 80.0004% (CPU Time= 0:00:05.1  MEM= 2246.3M)
[03/15 02:42:51  13035] Extracted 90.0004% (CPU Time= 0:00:05.8  MEM= 2246.3M)
[03/15 02:42:52  13037] Extracted 100% (CPU Time= 0:00:07.4  MEM= 2246.3M)
[03/15 02:42:52  13037] Number of Extracted Resistors     : 964615
[03/15 02:42:52  13037] Number of Extracted Ground Cap.   : 929570
[03/15 02:42:52  13037] Number of Extracted Coupling Cap. : 1626816
[03/15 02:42:52  13037] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 02:42:52  13037] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 02:42:52  13037]  Corner: Cmax
[03/15 02:42:52  13037]  Corner: Cmin
[03/15 02:42:52  13037] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2226.3M)
[03/15 02:42:52  13037] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb_Filter.rcdb.d' for storing RC.
[03/15 02:42:53  13038] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 45575 times net's RC data read were performed.
[03/15 02:42:53  13038] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2226.262M)
[03/15 02:42:53  13038] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 02:42:53  13038] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2226.262M)
[03/15 02:42:53  13038] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.7  Real Time: 0:00:08.0  MEM: 2226.262M)
[03/15 02:42:53  13038] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 02:42:53  13038] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2203.4M)
[03/15 02:42:53  13038] Initializing multi-corner capacitance tables ... 
[03/15 02:42:54  13038] Initializing multi-corner resistance tables ...
[03/15 02:42:56  13040] Starting SI iteration 1 using Infinite Timing Windows
[03/15 02:42:56  13040] Begin IPO call back ...
[03/15 02:42:56  13040] End IPO call back ...
[03/15 02:42:56  13040] #################################################################################
[03/15 02:42:56  13040] # Design Stage: PostRoute
[03/15 02:42:56  13040] # Design Name: fullchip
[03/15 02:42:56  13040] # Design Mode: 65nm
[03/15 02:42:56  13040] # Analysis Mode: MMMC OCV 
[03/15 02:42:56  13040] # Parasitics Mode: SPEF/RCDB
[03/15 02:42:56  13040] # Signoff Settings: SI On 
[03/15 02:42:56  13040] #################################################################################
[03/15 02:42:56  13041] AAE_INFO: 1 threads acquired from CTE.
[03/15 02:42:56  13041] Setting infinite Tws ...
[03/15 02:42:56  13041] First Iteration Infinite Tw... 
[03/15 02:42:56  13041] Calculate early delays in OCV mode...
[03/15 02:42:56  13041] Calculate late delays in OCV mode...
[03/15 02:42:56  13041] Topological Sorting (CPU = 0:00:00.1, MEM = 2201.4M, InitMEM = 2201.4M)
[03/15 02:43:15  13060] AAE_INFO-618: Total number of nets in the design is 47151,  96.7 percent of the nets selected for SI analysis
[03/15 02:43:15  13060] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 02:43:15  13060] End delay calculation. (MEM=2275.44 CPU=0:00:18.2 REAL=0:00:18.0)
[03/15 02:43:15  13060] Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
[03/15 02:43:15  13060] *** CDM Built up (cpu=0:00:19.7  real=0:00:19.0  mem= 2275.4M) ***
[03/15 02:43:17  13061] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2275.4M)
[03/15 02:43:17  13061] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 02:43:17  13062] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2275.4M)
[03/15 02:43:17  13062] Starting SI iteration 2
[03/15 02:43:17  13062] AAE_INFO: 1 threads acquired from CTE.
[03/15 02:43:17  13062] Calculate early delays in OCV mode...
[03/15 02:43:17  13062] Calculate late delays in OCV mode...
[03/15 02:43:36  13080] AAE_INFO-618: Total number of nets in the design is 47151,  26.5 percent of the nets selected for SI analysis
[03/15 02:43:36  13080] End delay calculation. (MEM=2251.48 CPU=0:00:18.5 REAL=0:00:19.0)
[03/15 02:43:36  13080] *** CDM Built up (cpu=0:00:18.6  real=0:00:19.0  mem= 2251.5M) ***
[03/15 02:43:37  13082] *** Done Building Timing Graph (cpu=0:00:42.0 real=0:00:41.0 totSessionCpu=3:38:03 mem=2251.5M)
[03/15 02:43:38  13082] ** Profile ** Start :  cpu=0:00:00.0, mem=2251.5M
[03/15 02:43:38  13082] ** Profile ** Other data :  cpu=0:00:00.3, mem=2251.5M
[03/15 02:43:38  13083] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2251.5M
[03/15 02:43:39  13084] ** Profile ** DRVs :  cpu=0:00:01.0, mem=2251.5M
[03/15 02:43:39  13084] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.553 | -29.553 |  0.044  |
|           TNS (ns):| -6966.1 | -6966.1 |  0.000  |
|    Violating Paths:|  2640   |  2640   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.311% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2251.5M
[03/15 02:43:39  13084] **optDesign ... cpu = 0:00:58, real = 0:00:57, mem = 2142.8M, totSessionCpu=3:38:04 **
[03/15 02:43:39  13084] Setting latch borrow mode to budget during optimization.
[03/15 02:43:41  13086] Glitch fixing enabled
[03/15 02:43:41  13086] <optDesign CMD> fixdrv  all VT Cells
[03/15 02:43:41  13086] Leakage Power Opt: re-selecting buf/inv list 
[03/15 02:43:41  13086] Summary for sequential cells idenfication: 
[03/15 02:43:41  13086] Identified SBFF number: 199
[03/15 02:43:41  13086] Identified MBFF number: 0
[03/15 02:43:41  13086] Not identified SBFF number: 0
[03/15 02:43:41  13086] Not identified MBFF number: 0
[03/15 02:43:41  13086] Number of sequential cells which are not FFs: 104
[03/15 02:43:41  13086] 
[03/15 02:43:41  13086] **INFO: Num dontuse cells 98, Num usable cells 941
[03/15 02:43:41  13086] optDesignOneStep: Leakage Power Flow
[03/15 02:43:41  13086] **INFO: Num dontuse cells 98, Num usable cells 941
[03/15 02:43:41  13086] **INFO: Start fixing DRV (Mem = 2207.59M) ...
[03/15 02:43:41  13086] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/15 02:43:41  13086] **INFO: Start fixing DRV iteration 1 ...
[03/15 02:43:41  13086] Begin: GigaOpt DRV Optimization
[03/15 02:43:41  13086] Glitch fixing enabled
[03/15 02:43:42  13086] Info: 227 clock nets excluded from IPO operation.
[03/15 02:43:42  13086] Summary for sequential cells idenfication: 
[03/15 02:43:42  13086] Identified SBFF number: 199
[03/15 02:43:42  13086] Identified MBFF number: 0
[03/15 02:43:42  13086] Not identified SBFF number: 0
[03/15 02:43:42  13086] Not identified MBFF number: 0
[03/15 02:43:42  13086] Number of sequential cells which are not FFs: 104
[03/15 02:43:42  13086] 
[03/15 02:43:42  13086] DRV pessimism of 5.00% is used.
[03/15 02:43:42  13086] PhyDesignGrid: maxLocalDensity 0.96
[03/15 02:43:42  13086] #spOpts: N=65 mergeVia=F 
[03/15 02:43:46  13091] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 02:43:46  13091] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/15 02:43:46  13091] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 02:43:46  13091] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/15 02:43:46  13091] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 02:43:46  13091] DEBUG: @coeDRVCandCache::init.
[03/15 02:43:46  13091] Info: violation cost 3.738210 (cap = 0.055305, tran = 3.682905, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 02:43:47  13092] |     3   |    90   |     2   |      2  |     0   |     0   |     0   |     0   |     0   |     0   | -29.55 |          0|          0|          0|  99.31  |            |           |
[03/15 02:43:48  13093] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 02:43:48  13093] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -29.47 |          2|          0|          1|  99.31  |   0:00:01.0|    2436.6M|
[03/15 02:43:48  13093] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 02:43:49  13094] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -29.47 |          0|          0|          0|  99.31  |   0:00:00.0|    2436.6M|
[03/15 02:43:49  13094] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 02:43:49  13094] **** Begin NDR-Layer Usage Statistics ****
[03/15 02:43:49  13094] Layer 3 has 230 constrained nets 
[03/15 02:43:49  13094] Layer 7 has 311 constrained nets 
[03/15 02:43:49  13094] **** End NDR-Layer Usage Statistics ****
[03/15 02:43:49  13094] 
[03/15 02:43:49  13094] *** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:04.0 mem=2436.6M) ***
[03/15 02:43:49  13094] 
[03/15 02:43:49  13094] Begin: glitch net info
[03/15 02:43:49  13094] glitch slack range: number of glitch nets
[03/15 02:43:49  13094] glitch slack < -0.32 : 0
[03/15 02:43:49  13094] -0.32 < glitch slack < -0.28 : 0
[03/15 02:43:49  13094] -0.28 < glitch slack < -0.24 : 0
[03/15 02:43:49  13094] -0.24 < glitch slack < -0.2 : 0
[03/15 02:43:49  13094] -0.2 < glitch slack < -0.16 : 0
[03/15 02:43:49  13094] -0.16 < glitch slack < -0.12 : 0
[03/15 02:43:49  13094] -0.12 < glitch slack < -0.08 : 0
[03/15 02:43:49  13094] -0.08 < glitch slack < -0.04 : 0
[03/15 02:43:49  13094] -0.04 < glitch slack : 0
[03/15 02:43:49  13094] End: glitch net info
[03/15 02:43:49  13094] DEBUG: @coeDRVCandCache::cleanup.
[03/15 02:43:49  13094] #spOpts: N=65 
[03/15 02:43:49  13094] *** Starting refinePlace (3:38:15 mem=2490.8M) ***
[03/15 02:43:49  13094] Total net bbox length = 1.177e+06 (5.619e+05 6.154e+05) (ext = 1.808e+05)
[03/15 02:43:49  13094] Starting refinePlace ...
[03/15 02:43:49  13094] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/15 02:43:49  13094] Type 'man IMPSP-2002' for more detail.
[03/15 02:43:49  13094] Total net bbox length = 1.177e+06 (5.619e+05 6.154e+05) (ext = 1.808e+05)
[03/15 02:43:49  13094] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2490.8MB
[03/15 02:43:49  13094] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2490.8MB) @(3:38:15 - 3:38:15).
[03/15 02:43:49  13094] *** Finished refinePlace (3:38:15 mem=2490.8M) ***
[03/15 02:43:50  13094] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/15 02:43:50  13094] End: GigaOpt DRV Optimization
[03/15 02:43:50  13094] **optDesign ... cpu = 0:01:09, real = 0:01:08, mem = 2312.0M, totSessionCpu=3:38:15 **
[03/15 02:43:50  13094] *info:
[03/15 02:43:50  13094] **INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2312.03M).
[03/15 02:43:50  13094] Leakage Power Opt: resetting the buf/inv selection
[03/15 02:43:50  13094] ** Profile ** Start :  cpu=0:00:00.0, mem=2312.0M
[03/15 02:43:50  13095] ** Profile ** Other data :  cpu=0:00:00.3, mem=2312.0M
[03/15 02:43:50  13095] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2322.0M
[03/15 02:43:51  13096] ** Profile ** DRVs :  cpu=0:00:01.1, mem=2322.0M
[03/15 02:43:51  13096] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.14min real=0.15min mem=2312.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.472 | -29.472 |  0.044  |
|           TNS (ns):| -6961.6 | -6961.6 |  0.000  |
|    Violating Paths:|  2640   |  2640   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.312% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2322.0M
[03/15 02:43:51  13096] **optDesign ... cpu = 0:01:10, real = 0:01:09, mem = 2312.0M, totSessionCpu=3:38:17 **
[03/15 02:43:52  13097]   Timing Snapshot: (REF)
[03/15 02:43:52  13097]      Weighted WNS: 0.000
[03/15 02:43:52  13097]       All  PG WNS: 0.000
[03/15 02:43:52  13097]       High PG WNS: 0.000
[03/15 02:43:52  13097]       All  PG TNS: 0.000
[03/15 02:43:52  13097]       High PG TNS: 0.000
[03/15 02:43:52  13097]          Tran DRV: 0
[03/15 02:43:52  13097]           Cap DRV: 0
[03/15 02:43:52  13097]        Fanout DRV: 0
[03/15 02:43:52  13097]            Glitch: 0
[03/15 02:43:52  13097]   Timing Snapshot: (REF)
[03/15 02:43:52  13097]      Weighted WNS: -29.472
[03/15 02:43:52  13097]       All  PG WNS: -29.472
[03/15 02:43:52  13097]       High PG WNS: -29.472
[03/15 02:43:52  13097]       All  PG TNS: -6961.601
[03/15 02:43:52  13097]       High PG TNS: -6961.601
[03/15 02:43:52  13097]          Tran DRV: 0
[03/15 02:43:52  13097]           Cap DRV: 0
[03/15 02:43:52  13097]        Fanout DRV: 0
[03/15 02:43:52  13097]            Glitch: 0
[03/15 02:43:52  13097]    Category Slack: { [L, -29.472] [H, -29.472] }
[03/15 02:43:52  13097] 
[03/15 02:43:52  13097] ** Profile ** Start :  cpu=0:00:00.0, mem=2302.5M
[03/15 02:43:52  13097] ** Profile ** Other data :  cpu=0:00:00.3, mem=2302.5M
[03/15 02:43:53  13098] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2302.5M
[03/15 02:43:54  13099] ** Profile ** DRVs :  cpu=0:00:01.1, mem=2302.5M
[03/15 02:43:54  13099] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.472 | -29.472 |  0.044  |
|           TNS (ns):| -6961.6 | -6961.6 |  0.000  |
|    Violating Paths:|  2640   |  2640   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.312% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2302.5M
[03/15 02:43:54  13099] **optDesign ... cpu = 0:01:13, real = 0:01:12, mem = 2245.3M, totSessionCpu=3:38:19 **
[03/15 02:43:54  13099] -routeWithEco false                      # bool, default=false
[03/15 02:43:54  13099] -routeWithEco true                       # bool, default=false, user setting
[03/15 02:43:54  13099] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 02:43:54  13099] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 02:43:54  13099] -routeWithTimingDriven false             # bool, default=false, user setting
[03/15 02:43:54  13099] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 02:43:54  13099] -routeWithSiDriven false                 # bool, default=false, user setting
[03/15 02:43:54  13099] 
[03/15 02:43:54  13099] globalDetailRoute
[03/15 02:43:54  13099] 
[03/15 02:43:54  13099] #setNanoRouteMode -drouteAutoStop true
[03/15 02:43:54  13099] #setNanoRouteMode -drouteFixAntenna true
[03/15 02:43:54  13099] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/15 02:43:54  13099] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 02:43:54  13099] #setNanoRouteMode -routeWithEco true
[03/15 02:43:54  13099] #setNanoRouteMode -routeWithSiDriven false
[03/15 02:43:54  13099] #setNanoRouteMode -routeWithTimingDriven false
[03/15 02:43:54  13099] #Start globalDetailRoute on Sat Mar 15 02:43:54 2025
[03/15 02:43:54  13099] #
[03/15 02:43:54  13099] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 45592 times net's RC data read were performed.
[03/15 02:43:55  13100] ### Net info: total nets: 47153
[03/15 02:43:55  13100] ### Net info: dirty nets: 4
[03/15 02:43:55  13100] ### Net info: marked as disconnected nets: 0
[03/15 02:43:55  13100] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OFC6438_sum_this_core_18_ connects to NET core_instance/sfp_instance/FE_OFN6438_sum_this_core_18_ at location ( 335.500 311.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 02:43:55  13100] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6438_sum_this_core_18_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 02:43:55  13100] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/sfp_instance/FE_OFC6438_sum_this_core_18_ connects to NET core_instance/sfp_instance/FE_OFN6435_sum_this_core_18_ at location ( 335.100 311.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 02:43:55  13100] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6435_sum_this_core_18_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 02:43:56  13101] ### Net info: fully routed nets: 45571
[03/15 02:43:56  13101] ### Net info: trivial (single pin) nets: 0
[03/15 02:43:56  13101] ### Net info: unrouted nets: 1576
[03/15 02:43:56  13101] ### Net info: re-extraction nets: 6
[03/15 02:43:56  13101] ### Net info: ignored nets: 0
[03/15 02:43:56  13101] ### Net info: skip routing nets: 0
[03/15 02:43:56  13101] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 02:43:56  13101] #Loading the last recorded routing design signature
[03/15 02:43:57  13102] #Created 2 NETS and 0 SPECIALNETS new signatures
[03/15 02:43:57  13102] #Summary of the placement changes since last routing:
[03/15 02:43:57  13102] #  Number of instances added (including moved) = 4
[03/15 02:43:57  13102] #  Number of instances deleted (including moved) = 1365
[03/15 02:43:57  13102] #  Total number of placement changes (moved instances are counted twice) = 1369
[03/15 02:43:57  13103] #Start routing data preparation.
[03/15 02:43:58  13103] #Minimum voltage of a net in the design = 0.000.
[03/15 02:43:58  13103] #Maximum voltage of a net in the design = 1.100.
[03/15 02:43:58  13103] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 02:43:58  13103] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 02:43:58  13103] #Voltage range [0.000 - 1.100] has 47151 nets.
[03/15 02:43:58  13103] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 02:43:58  13103] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 02:43:58  13103] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 02:43:58  13103] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 02:43:58  13103] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 02:43:58  13103] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 02:43:58  13103] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 02:43:58  13103] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC105_out_78_ core_instance/sfp_instance/FE_OCPC8162_n2620. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC109_out_76_ core_instance/sfp_instance/U3998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FILLER_25690. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FE_OFC135_out_63_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC137_out_62_ FILLER_25224. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC13_out_124_ core_instance/sfp_instance/U4981. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_52_ FILLER_19011. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FE_OFC167_out_47_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FILLER_25434. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FILLER_25677. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC189_out_36_ core_instance/sfp_instance/U1659. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC191_out_35_ FILLER_23868. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC197_out_32_ core_instance/sfp_instance/U1849. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC19_out_121_ core_instance/sfp_instance/U4985. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC209_out_26_ FILLER_33831. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC211_out_25_ FILLER_33358. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32610. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32611. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 02:44:00  13105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 02:44:00  13105] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/15 02:44:00  13105] #To increase the message display limit, refer to the product command reference manual.
[03/15 02:44:00  13105] #WARNING (NRDB-2110) Found 53653 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/15 02:44:00  13105] #1407/45577 = 3% of signal nets have been set as priority nets
[03/15 02:44:00  13106] #Regenerating Ggrids automatically.
[03/15 02:44:00  13106] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 02:44:00  13106] #Using automatically generated G-grids.
[03/15 02:44:01  13106] #Done routing data preparation.
[03/15 02:44:01  13106] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1908.32 (MB), peak = 2169.44 (MB)
[03/15 02:44:01  13106] #Merging special wires...
[03/15 02:44:01  13106] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 293.115 367.300 ) on M1 for NET core_instance/sfp_instance/FE_OFN6298_sum_this_core_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 02:44:01  13106] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 335.120 313.300 ) on M1 for NET core_instance/sfp_instance/FE_OFN6435_sum_this_core_18_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 02:44:01  13106] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 335.730 313.305 ) on M1 for NET core_instance/sfp_instance/FE_OFN6438_sum_this_core_18_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 02:44:01  13106] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 293.685 367.300 ) on M1 for NET core_instance/sfp_instance/FE_PDN9457_FE_OFN6298_sum_this_core_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 02:44:01  13106] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 258.085 383.500 ) on M1 for NET core_instance/sfp_instance/FE_PDN9458_n2623. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 02:44:01  13106] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 257.515 383.500 ) on M1 for NET core_instance/sfp_instance/n2623. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 02:44:01  13106] #
[03/15 02:44:01  13106] #Connectivity extraction summary:
[03/15 02:44:01  13106] #10 routed nets are extracted.
[03/15 02:44:01  13106] #    6 (0.01%) extracted nets are partially routed.
[03/15 02:44:01  13106] #45567 routed nets are imported.
[03/15 02:44:01  13106] #1576 nets are fixed|skipped|trivial (not extracted).
[03/15 02:44:01  13106] #Total number of nets = 47153.
[03/15 02:44:01  13106] #
[03/15 02:44:01  13106] #Found 0 nets for post-route si or timing fixing.
[03/15 02:44:01  13106] #Number of eco nets is 6
[03/15 02:44:01  13106] #
[03/15 02:44:01  13106] #Start data preparation...
[03/15 02:44:01  13106] #
[03/15 02:44:01  13106] #Data preparation is done on Sat Mar 15 02:44:01 2025
[03/15 02:44:01  13106] #
[03/15 02:44:01  13106] #Analyzing routing resource...
[03/15 02:44:03  13108] #Routing resource analysis is done on Sat Mar 15 02:44:03 2025
[03/15 02:44:03  13108] #
[03/15 02:44:03  13108] #  Resource Analysis:
[03/15 02:44:03  13108] #
[03/15 02:44:03  13108] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 02:44:03  13108] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 02:44:03  13108] #  --------------------------------------------------------------
[03/15 02:44:03  13108] #  Metal 1        H        5198         901      124949    95.39%
[03/15 02:44:03  13108] #  Metal 2        V        3894         706      124949    13.47%
[03/15 02:44:03  13108] #  Metal 3        H        5275         824      124949    13.16%
[03/15 02:44:03  13108] #  Metal 4        V        4111         489      124949    13.10%
[03/15 02:44:03  13108] #  Metal 5        H        6099           0      124949     0.01%
[03/15 02:44:03  13108] #  Metal 6        V        4600           0      124949     0.02%
[03/15 02:44:03  13108] #  Metal 7        H        1424         100      124949     2.51%
[03/15 02:44:03  13108] #  Metal 8        V        1150           0      124949     0.00%
[03/15 02:44:03  13108] #  --------------------------------------------------------------
[03/15 02:44:03  13108] #  Total                  31752       7.60%  999592    17.21%
[03/15 02:44:03  13108] #
[03/15 02:44:03  13108] #  250 nets (0.53%) with 1 preferred extra spacing.
[03/15 02:44:03  13108] #
[03/15 02:44:03  13108] #
[03/15 02:44:03  13108] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1919.41 (MB), peak = 2169.44 (MB)
[03/15 02:44:03  13108] #
[03/15 02:44:03  13108] #start global routing iteration 1...
[03/15 02:44:04  13109] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1919.54 (MB), peak = 2169.44 (MB)
[03/15 02:44:04  13109] #
[03/15 02:44:04  13109] #start global routing iteration 2...
[03/15 02:44:04  13109] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1919.54 (MB), peak = 2169.44 (MB)
[03/15 02:44:04  13109] #
[03/15 02:44:04  13109] #start global routing iteration 3...
[03/15 02:44:05  13110] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1919.54 (MB), peak = 2169.44 (MB)
[03/15 02:44:05  13110] #
[03/15 02:44:05  13110] #
[03/15 02:44:05  13110] #Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
[03/15 02:44:05  13110] #Total number of routable nets = 45577.
[03/15 02:44:05  13110] #Total number of nets in the design = 47153.
[03/15 02:44:05  13110] #
[03/15 02:44:05  13110] #6 routable nets have only global wires.
[03/15 02:44:05  13110] #45571 routable nets have only detail routed wires.
[03/15 02:44:05  13110] #576 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 02:44:05  13110] #
[03/15 02:44:05  13110] #Routed nets constraints summary:
[03/15 02:44:05  13110] #-----------------------------
[03/15 02:44:05  13110] #        Rules   Unconstrained  
[03/15 02:44:05  13110] #-----------------------------
[03/15 02:44:05  13110] #      Default               6  
[03/15 02:44:05  13110] #-----------------------------
[03/15 02:44:05  13110] #        Total               6  
[03/15 02:44:05  13110] #-----------------------------
[03/15 02:44:05  13110] #
[03/15 02:44:05  13110] #Routing constraints summary of the whole design:
[03/15 02:44:05  13110] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 02:44:05  13110] #-------------------------------------------------------------------
[03/15 02:44:05  13110] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/15 02:44:05  13110] #-------------------------------------------------------------------
[03/15 02:44:05  13110] #      Default                250                326           45001  
[03/15 02:44:05  13110] #-------------------------------------------------------------------
[03/15 02:44:05  13110] #        Total                250                326           45001  
[03/15 02:44:05  13110] #-------------------------------------------------------------------
[03/15 02:44:05  13110] #
[03/15 02:44:05  13110] #
[03/15 02:44:05  13110] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 02:44:05  13110] #
[03/15 02:44:05  13110] #                 OverCon          
[03/15 02:44:05  13110] #                  #Gcell    %Gcell
[03/15 02:44:05  13110] #     Layer           (1)   OverCon
[03/15 02:44:05  13110] #  --------------------------------
[03/15 02:44:05  13110] #   Metal 1      0(0.00%)   (0.00%)
[03/15 02:44:05  13110] #   Metal 2      0(0.00%)   (0.00%)
[03/15 02:44:05  13110] #   Metal 3      0(0.00%)   (0.00%)
[03/15 02:44:05  13110] #   Metal 4      0(0.00%)   (0.00%)
[03/15 02:44:05  13110] #   Metal 5      0(0.00%)   (0.00%)
[03/15 02:44:05  13110] #   Metal 6      0(0.00%)   (0.00%)
[03/15 02:44:05  13110] #   Metal 7      0(0.00%)   (0.00%)
[03/15 02:44:05  13110] #   Metal 8      0(0.00%)   (0.00%)
[03/15 02:44:05  13110] #  --------------------------------
[03/15 02:44:05  13110] #     Total      0(0.00%)   (0.00%)
[03/15 02:44:05  13110] #
[03/15 02:44:05  13110] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/15 02:44:05  13110] #  Overflow after GR: 0.00% H + 0.00% V
[03/15 02:44:05  13110] #
[03/15 02:44:05  13110] #Complete Global Routing.
[03/15 02:44:05  13110] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 02:44:05  13110] #Total wire length = 1306702 um.
[03/15 02:44:05  13110] #Total half perimeter of net bounding box = 1226588 um.
[03/15 02:44:05  13110] #Total wire length on LAYER M1 = 3133 um.
[03/15 02:44:05  13110] #Total wire length on LAYER M2 = 257820 um.
[03/15 02:44:05  13110] #Total wire length on LAYER M3 = 385624 um.
[03/15 02:44:05  13110] #Total wire length on LAYER M4 = 270438 um.
[03/15 02:44:05  13110] #Total wire length on LAYER M5 = 202748 um.
[03/15 02:44:05  13110] #Total wire length on LAYER M6 = 129245 um.
[03/15 02:44:05  13110] #Total wire length on LAYER M7 = 19256 um.
[03/15 02:44:05  13110] #Total wire length on LAYER M8 = 38439 um.
[03/15 02:44:05  13110] #Total number of vias = 378633
[03/15 02:44:05  13110] #Total number of multi-cut vias = 240010 ( 63.4%)
[03/15 02:44:05  13110] #Total number of single cut vias = 138623 ( 36.6%)
[03/15 02:44:05  13110] #Up-Via Summary (total 378633):
[03/15 02:44:05  13110] #                   single-cut          multi-cut      Total
[03/15 02:44:05  13110] #-----------------------------------------------------------
[03/15 02:44:05  13110] #  Metal 1      124947 ( 79.2%)     32733 ( 20.8%)     157680
[03/15 02:44:05  13110] #  Metal 2       10770 (  7.3%)    137321 ( 92.7%)     148091
[03/15 02:44:05  13110] #  Metal 3        2225 (  4.7%)     45234 ( 95.3%)      47459
[03/15 02:44:05  13110] #  Metal 4         490 (  3.0%)     16110 ( 97.0%)      16600
[03/15 02:44:05  13110] #  Metal 5          21 (  0.4%)      4988 ( 99.6%)       5009
[03/15 02:44:05  13110] #  Metal 6          88 (  4.3%)      1945 ( 95.7%)       2033
[03/15 02:44:05  13110] #  Metal 7          82 (  4.7%)      1679 ( 95.3%)       1761
[03/15 02:44:05  13110] #-----------------------------------------------------------
[03/15 02:44:05  13110] #               138623 ( 36.6%)    240010 ( 63.4%)     378633 
[03/15 02:44:05  13110] #
[03/15 02:44:05  13110] #Max overcon = 0 track.
[03/15 02:44:05  13110] #Total overcon = 0.00%.
[03/15 02:44:05  13110] #Worst layer Gcell overcon rate = 0.00%.
[03/15 02:44:05  13110] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1922.00 (MB), peak = 2169.44 (MB)
[03/15 02:44:05  13110] #
[03/15 02:44:05  13110] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1909.98 (MB), peak = 2169.44 (MB)
[03/15 02:44:05  13110] #Start Track Assignment.
[03/15 02:44:06  13111] #Done with 1 horizontal wires in 4 hboxes and 2 vertical wires in 3 hboxes.
[03/15 02:44:07  13112] #Done with 0 horizontal wires in 4 hboxes and 0 vertical wires in 3 hboxes.
[03/15 02:44:07  13112] #Complete Track Assignment.
[03/15 02:44:07  13112] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 02:44:07  13112] #Total wire length = 1306704 um.
[03/15 02:44:07  13112] #Total half perimeter of net bounding box = 1226588 um.
[03/15 02:44:07  13112] #Total wire length on LAYER M1 = 3133 um.
[03/15 02:44:07  13112] #Total wire length on LAYER M2 = 257820 um.
[03/15 02:44:07  13112] #Total wire length on LAYER M3 = 385625 um.
[03/15 02:44:07  13112] #Total wire length on LAYER M4 = 270439 um.
[03/15 02:44:07  13112] #Total wire length on LAYER M5 = 202748 um.
[03/15 02:44:07  13112] #Total wire length on LAYER M6 = 129245 um.
[03/15 02:44:07  13112] #Total wire length on LAYER M7 = 19256 um.
[03/15 02:44:07  13112] #Total wire length on LAYER M8 = 38439 um.
[03/15 02:44:07  13112] #Total number of vias = 378633
[03/15 02:44:07  13112] #Total number of multi-cut vias = 240010 ( 63.4%)
[03/15 02:44:07  13112] #Total number of single cut vias = 138623 ( 36.6%)
[03/15 02:44:07  13112] #Up-Via Summary (total 378633):
[03/15 02:44:07  13112] #                   single-cut          multi-cut      Total
[03/15 02:44:07  13112] #-----------------------------------------------------------
[03/15 02:44:07  13112] #  Metal 1      124947 ( 79.2%)     32733 ( 20.8%)     157680
[03/15 02:44:07  13112] #  Metal 2       10770 (  7.3%)    137321 ( 92.7%)     148091
[03/15 02:44:07  13112] #  Metal 3        2225 (  4.7%)     45234 ( 95.3%)      47459
[03/15 02:44:07  13112] #  Metal 4         490 (  3.0%)     16110 ( 97.0%)      16600
[03/15 02:44:07  13112] #  Metal 5          21 (  0.4%)      4988 ( 99.6%)       5009
[03/15 02:44:07  13112] #  Metal 6          88 (  4.3%)      1945 ( 95.7%)       2033
[03/15 02:44:07  13112] #  Metal 7          82 (  4.7%)      1679 ( 95.3%)       1761
[03/15 02:44:07  13112] #-----------------------------------------------------------
[03/15 02:44:07  13112] #               138623 ( 36.6%)    240010 ( 63.4%)     378633 
[03/15 02:44:07  13112] #
[03/15 02:44:07  13112] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1967.50 (MB), peak = 2169.44 (MB)
[03/15 02:44:07  13112] #
[03/15 02:44:07  13112] #Cpu time = 00:00:10
[03/15 02:44:07  13112] #Elapsed time = 00:00:10
[03/15 02:44:07  13112] #Increased memory = 58.30 (MB)
[03/15 02:44:07  13112] #Total memory = 1967.50 (MB)
[03/15 02:44:07  13112] #Peak memory = 2169.44 (MB)
[03/15 02:44:08  13113] #
[03/15 02:44:08  13113] #Start Detail Routing..
[03/15 02:44:08  13113] #start initial detail routing ...
[03/15 02:44:08  13113] #    completing 10% with 19491 violations
[03/15 02:44:08  13113] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1913.09 (MB), peak = 2169.44 (MB)
[03/15 02:44:08  13113] #    completing 20% with 19491 violations
[03/15 02:44:08  13113] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1913.09 (MB), peak = 2169.44 (MB)
[03/15 02:44:09  13114] #    completing 30% with 19491 violations
[03/15 02:44:09  13114] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1942.04 (MB), peak = 2169.44 (MB)
[03/15 02:44:09  13114] #    completing 40% with 19498 violations
[03/15 02:44:09  13114] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.42 (MB), peak = 2169.44 (MB)
[03/15 02:44:09  13114] #    completing 50% with 19498 violations
[03/15 02:44:09  13114] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.42 (MB), peak = 2169.44 (MB)
[03/15 02:44:09  13114] #    completing 60% with 19497 violations
[03/15 02:44:09  13114] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.42 (MB), peak = 2169.44 (MB)
[03/15 02:44:09  13114] #    completing 70% with 19497 violations
[03/15 02:44:09  13114] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.43 (MB), peak = 2169.44 (MB)
[03/15 02:44:09  13114] #    completing 80% with 19497 violations
[03/15 02:44:09  13114] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.44 (MB), peak = 2169.44 (MB)
[03/15 02:44:09  13114] #    completing 90% with 19497 violations
[03/15 02:44:09  13114] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.44 (MB), peak = 2169.44 (MB)
[03/15 02:44:09  13114] #    completing 100% with 19497 violations
[03/15 02:44:09  13114] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1942.44 (MB), peak = 2169.44 (MB)
[03/15 02:44:09  13114] # ECO: 0.0% of the total area was rechecked for DRC, and 0.1% required routing.
[03/15 02:44:09  13114] #    number of violations = 19497
[03/15 02:44:09  13114] #
[03/15 02:44:09  13114] #    By Layer and Type :
[03/15 02:44:09  13114] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 02:44:09  13114] #	M1         1965      471     6881     2357      435      423      395    12927
[03/15 02:44:09  13114] #	M2         2051     2717      942       27       49        5      451     6242
[03/15 02:44:09  13114] #	M3           67       40       86        6        3        0      111      313
[03/15 02:44:09  13114] #	M4            1        1        5        0        0        0        5       12
[03/15 02:44:09  13114] #	M5            1        0        0        0        0        0        0        1
[03/15 02:44:09  13114] #	M6            0        0        0        0        0        1        0        1
[03/15 02:44:09  13114] #	M7            0        0        0        0        0        1        0        1
[03/15 02:44:09  13114] #	Totals     4085     3229     7914     2390      487      430      962    19497
[03/15 02:44:09  13114] #4 out of 148513 instances need to be verified(marked ipoed).
[03/15 02:44:09  13114] #0.1% of the total area is being checked for drcs
[03/15 02:44:09  13114] #0.1% of the total area was checked
[03/15 02:44:09  13114] #    number of violations = 19506
[03/15 02:44:09  13114] #
[03/15 02:44:09  13114] #    By Layer and Type :
[03/15 02:44:09  13114] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 02:44:09  13114] #	M1         1969      471     6882     2357      435      423      395    12932
[03/15 02:44:09  13114] #	M2         2052     2719      942       28       49        5      451     6246
[03/15 02:44:09  13114] #	M3           67       40       86        6        3        0      111      313
[03/15 02:44:09  13114] #	M4            1        1        5        0        0        0        5       12
[03/15 02:44:09  13114] #	M5            1        0        0        0        0        0        0        1
[03/15 02:44:09  13114] #	M6            0        0        0        0        0        1        0        1
[03/15 02:44:09  13114] #	M7            0        0        0        0        0        1        0        1
[03/15 02:44:09  13114] #	Totals     4090     3231     7915     2391      487      430      962    19506
[03/15 02:44:09  13114] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1949.20 (MB), peak = 2169.44 (MB)
[03/15 02:44:09  13114] #start 1st optimization iteration ...
[03/15 02:49:08  13413] #    completing 10% with 19426 violations
[03/15 02:49:08  13413] #    cpu time = 00:04:59, elapsed time = 00:04:59, memory = 2129.51 (MB), peak = 2293.70 (MB)
[03/15 02:54:46  13752] #    completing 20% with 19390 violations
[03/15 02:54:46  13752] #    cpu time = 00:10:38, elapsed time = 00:10:37, memory = 2254.81 (MB), peak = 2293.70 (MB)
[03/15 02:58:42  13987] #    completing 30% with 19484 violations
[03/15 02:58:42  13987] #    cpu time = 00:14:33, elapsed time = 00:14:33, memory = 2123.87 (MB), peak = 2293.70 (MB)
[03/15 03:02:42  14228] #    completing 40% with 19515 violations
[03/15 03:02:42  14228] #    cpu time = 00:18:34, elapsed time = 00:18:33, memory = 2198.82 (MB), peak = 2293.70 (MB)
[03/15 03:05:11  14377] #    completing 50% with 19503 violations
[03/15 03:05:11  14377] #    cpu time = 00:21:02, elapsed time = 00:21:02, memory = 2156.40 (MB), peak = 2293.70 (MB)
[03/15 03:07:59  14545] #    completing 60% with 19598 violations
[03/15 03:07:59  14545] #    cpu time = 00:23:51, elapsed time = 00:23:50, memory = 2176.91 (MB), peak = 2293.70 (MB)
[03/15 03:11:35  14760] #    completing 70% with 19544 violations
[03/15 03:11:35  14760] #    cpu time = 00:27:26, elapsed time = 00:27:26, memory = 2191.23 (MB), peak = 2293.70 (MB)
[03/15 03:14:38  14943] #    completing 80% with 19483 violations
[03/15 03:14:38  14943] #    cpu time = 00:30:29, elapsed time = 00:30:29, memory = 2141.21 (MB), peak = 2302.69 (MB)
[03/15 03:16:40  15066] #    completing 90% with 19522 violations
[03/15 03:16:40  15066] #    cpu time = 00:32:31, elapsed time = 00:32:31, memory = 2185.79 (MB), peak = 2302.69 (MB)
[03/15 03:19:49  15254] #    completing 100% with 19508 violations
[03/15 03:19:49  15254] #    cpu time = 00:35:40, elapsed time = 00:35:40, memory = 2248.68 (MB), peak = 2302.69 (MB)
[03/15 03:19:50  15255] #    number of violations = 19508
[03/15 03:19:50  15255] #
[03/15 03:19:50  15255] #    By Layer and Type :
[03/15 03:19:50  15255] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 03:19:50  15255] #	M1         2023      514     6882     2277      511      419      393    13019
[03/15 03:19:50  15255] #	M2         2002     2664      986       20       56       10      437     6175
[03/15 03:19:50  15255] #	M3           64       38       90        2        1        1      109      305
[03/15 03:19:50  15255] #	M4            1        0        4        0        0        0        1        6
[03/15 03:19:50  15255] #	M5            0        0        2        0        0        0        1        3
[03/15 03:19:50  15255] #	Totals     4090     3216     7964     2299      568      430      941    19508
[03/15 03:19:50  15255] #    number of process antenna violations = 21
[03/15 03:19:50  15255] #cpu time = 00:35:40, elapsed time = 00:35:41, memory = 2248.83 (MB), peak = 2302.69 (MB)
[03/15 03:19:50  15255] #Complete Detail Routing.
[03/15 03:19:50  15255] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 03:19:50  15255] #Total wire length = 1306233 um.
[03/15 03:19:50  15255] #Total half perimeter of net bounding box = 1226588 um.
[03/15 03:19:50  15255] #Total wire length on LAYER M1 = 3121 um.
[03/15 03:19:50  15255] #Total wire length on LAYER M2 = 257236 um.
[03/15 03:19:50  15255] #Total wire length on LAYER M3 = 384896 um.
[03/15 03:19:50  15255] #Total wire length on LAYER M4 = 270691 um.
[03/15 03:19:50  15255] #Total wire length on LAYER M5 = 203336 um.
[03/15 03:19:50  15255] #Total wire length on LAYER M6 = 129233 um.
[03/15 03:19:50  15255] #Total wire length on LAYER M7 = 19267 um.
[03/15 03:19:50  15255] #Total wire length on LAYER M8 = 38454 um.
[03/15 03:19:50  15255] #Total number of vias = 379571
[03/15 03:19:50  15255] #Total number of multi-cut vias = 216371 ( 57.0%)
[03/15 03:19:50  15255] #Total number of single cut vias = 163200 ( 43.0%)
[03/15 03:19:50  15255] #Up-Via Summary (total 379571):
[03/15 03:19:50  15255] #                   single-cut          multi-cut      Total
[03/15 03:19:50  15255] #-----------------------------------------------------------
[03/15 03:19:50  15255] #  Metal 1      132585 ( 84.0%)     25181 ( 16.0%)     157766
[03/15 03:19:50  15255] #  Metal 2       18239 ( 12.3%)    129908 ( 87.7%)     148147
[03/15 03:19:50  15255] #  Metal 3        8727 ( 18.2%)     39148 ( 81.8%)      47875
[03/15 03:19:50  15255] #  Metal 4        2948 ( 17.4%)     13977 ( 82.6%)      16925
[03/15 03:19:50  15255] #  Metal 5         452 (  9.0%)      4576 ( 91.0%)       5028
[03/15 03:19:50  15255] #  Metal 6          96 (  4.7%)      1952 ( 95.3%)       2048
[03/15 03:19:50  15255] #  Metal 7         153 (  8.6%)      1629 ( 91.4%)       1782
[03/15 03:19:50  15255] #-----------------------------------------------------------
[03/15 03:19:50  15255] #               163200 ( 43.0%)    216371 ( 57.0%)     379571 
[03/15 03:19:50  15255] #
[03/15 03:19:50  15255] #Total number of DRC violations = 19508
[03/15 03:19:50  15255] #Total number of overlapping instance violations = 1
[03/15 03:19:50  15255] #Total number of violations on LAYER M1 = 13019
[03/15 03:19:50  15255] #Total number of violations on LAYER M2 = 6175
[03/15 03:19:50  15255] #Total number of violations on LAYER M3 = 305
[03/15 03:19:50  15255] #Total number of violations on LAYER M4 = 6
[03/15 03:19:50  15255] #Total number of violations on LAYER M5 = 3
[03/15 03:19:50  15255] #Total number of violations on LAYER M6 = 0
[03/15 03:19:50  15255] #Total number of violations on LAYER M7 = 0
[03/15 03:19:50  15255] #Total number of violations on LAYER M8 = 0
[03/15 03:19:50  15255] #Cpu time = 00:35:43
[03/15 03:19:50  15255] #Elapsed time = 00:35:43
[03/15 03:19:50  15255] #Increased memory = -19.44 (MB)
[03/15 03:19:50  15255] #Total memory = 1948.06 (MB)
[03/15 03:19:50  15255] #Peak memory = 2302.69 (MB)
[03/15 03:19:52  15257] #
[03/15 03:19:52  15257] #Start Post Route via swapping..
[03/15 03:19:52  15257] #14.31% of area are rerouted by ECO routing.
[03/15 03:20:31  15296] #    number of violations = 20421
[03/15 03:20:31  15296] #
[03/15 03:20:31  15296] #    By Layer and Type :
[03/15 03:20:31  15296] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 03:20:31  15296] #	M1         2092      533     7018     2387      517      471      417    13435
[03/15 03:20:31  15296] #	M2         2143     2957     1021       21       56       11      447     6656
[03/15 03:20:31  15296] #	M3           71       43       93        2        1        1      109      320
[03/15 03:20:31  15296] #	M4            1        0        4        0        0        0        1        6
[03/15 03:20:31  15296] #	M5            0        0        3        0        0        0        1        4
[03/15 03:20:31  15296] #	Totals     4307     3533     8139     2410      574      483      975    20421
[03/15 03:20:31  15296] #cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1949.80 (MB), peak = 2302.69 (MB)
[03/15 03:22:14  15399] #    number of violations = 19598
[03/15 03:22:14  15399] #
[03/15 03:22:14  15399] #    By Layer and Type :
[03/15 03:22:14  15399] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 03:22:14  15399] #	M1         2042      512     6926     2279      513      430      414    13116
[03/15 03:22:14  15399] #	M2         1999     2654      991       20       56       10      437     6167
[03/15 03:22:14  15399] #	M3           65       37       92        2        1        1      108      306
[03/15 03:22:14  15399] #	M4            1        0        4        0        0        0        1        6
[03/15 03:22:14  15399] #	M5            0        0        2        0        0        0        1        3
[03/15 03:22:14  15399] #	Totals     4107     3203     8015     2301      570      441      961    19598
[03/15 03:22:14  15399] #cpu time = 00:02:21, elapsed time = 00:02:22, memory = 1954.66 (MB), peak = 2302.69 (MB)
[03/15 03:22:14  15399] #CELL_VIEW fullchip,init has 19598 DRC violations
[03/15 03:22:14  15399] #Total number of DRC violations = 19598
[03/15 03:22:14  15399] #Total number of overlapping instance violations = 1
[03/15 03:22:14  15399] #Total number of process antenna violations = 25
[03/15 03:22:14  15399] #Total number of violations on LAYER M1 = 13116
[03/15 03:22:14  15399] #Total number of violations on LAYER M2 = 6167
[03/15 03:22:14  15399] #Total number of violations on LAYER M3 = 306
[03/15 03:22:14  15399] #Total number of violations on LAYER M4 = 6
[03/15 03:22:14  15399] #Total number of violations on LAYER M5 = 3
[03/15 03:22:14  15399] #Total number of violations on LAYER M6 = 0
[03/15 03:22:14  15399] #Total number of violations on LAYER M7 = 0
[03/15 03:22:14  15399] #Total number of violations on LAYER M8 = 0
[03/15 03:22:14  15399] #Post Route via swapping is done.
[03/15 03:22:14  15399] #Total number of nets with non-default rule or having extra spacing = 250
[03/15 03:22:14  15399] #Total wire length = 1306233 um.
[03/15 03:22:14  15399] #Total half perimeter of net bounding box = 1226588 um.
[03/15 03:22:14  15399] #Total wire length on LAYER M1 = 3121 um.
[03/15 03:22:14  15399] #Total wire length on LAYER M2 = 257236 um.
[03/15 03:22:14  15399] #Total wire length on LAYER M3 = 384896 um.
[03/15 03:22:14  15399] #Total wire length on LAYER M4 = 270691 um.
[03/15 03:22:14  15399] #Total wire length on LAYER M5 = 203336 um.
[03/15 03:22:14  15399] #Total wire length on LAYER M6 = 129233 um.
[03/15 03:22:14  15399] #Total wire length on LAYER M7 = 19267 um.
[03/15 03:22:14  15399] #Total wire length on LAYER M8 = 38454 um.
[03/15 03:22:14  15399] #Total number of vias = 379571
[03/15 03:22:14  15399] #Total number of multi-cut vias = 242373 ( 63.9%)
[03/15 03:22:14  15399] #Total number of single cut vias = 137198 ( 36.1%)
[03/15 03:22:14  15399] #Up-Via Summary (total 379571):
[03/15 03:22:14  15399] #                   single-cut          multi-cut      Total
[03/15 03:22:14  15399] #-----------------------------------------------------------
[03/15 03:22:14  15399] #  Metal 1      124729 ( 79.1%)     33037 ( 20.9%)     157766
[03/15 03:22:14  15399] #  Metal 2        9649 (  6.5%)    138498 ( 93.5%)     148147
[03/15 03:22:14  15399] #  Metal 3        2133 (  4.5%)     45742 ( 95.5%)      47875
[03/15 03:22:14  15399] #  Metal 4         488 (  2.9%)     16437 ( 97.1%)      16925
[03/15 03:22:14  15399] #  Metal 5          27 (  0.5%)      5001 ( 99.5%)       5028
[03/15 03:22:14  15399] #  Metal 6          88 (  4.3%)      1960 ( 95.7%)       2048
[03/15 03:22:14  15399] #  Metal 7          84 (  4.7%)      1698 ( 95.3%)       1782
[03/15 03:22:14  15399] #-----------------------------------------------------------
[03/15 03:22:14  15399] #               137198 ( 36.1%)    242373 ( 63.9%)     379571 
[03/15 03:22:14  15399] #
[03/15 03:22:14  15399] #detailRoute Statistics:
[03/15 03:22:14  15399] #Cpu time = 00:38:07
[03/15 03:22:14  15399] #Elapsed time = 00:38:07
[03/15 03:22:14  15399] #Increased memory = -14.58 (MB)
[03/15 03:22:14  15399] #Total memory = 1952.92 (MB)
[03/15 03:22:14  15399] #Peak memory = 2302.69 (MB)
[03/15 03:22:14  15399] #Updating routing design signature
[03/15 03:22:14  15399] #Created 848 library cell signatures
[03/15 03:22:14  15399] #Created 47153 NETS and 0 SPECIALNETS signatures
[03/15 03:22:14  15399] #Created 148514 instance signatures
[03/15 03:22:14  15399] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1954.35 (MB), peak = 2302.69 (MB)
[03/15 03:22:15  15400] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1954.58 (MB), peak = 2302.69 (MB)
[03/15 03:22:20  15404] #
[03/15 03:22:20  15404] #globalDetailRoute statistics:
[03/15 03:22:20  15404] #Cpu time = 00:38:26
[03/15 03:22:20  15404] #Elapsed time = 00:38:26
[03/15 03:22:20  15404] #Increased memory = -38.36 (MB)
[03/15 03:22:20  15404] #Total memory = 1901.09 (MB)
[03/15 03:22:20  15404] #Peak memory = 2302.69 (MB)
[03/15 03:22:20  15404] #Number of warnings = 32
[03/15 03:22:20  15404] #Total number of warnings = 299
[03/15 03:22:20  15404] #Number of fails = 0
[03/15 03:22:20  15404] #Total number of fails = 0
[03/15 03:22:20  15404] #Complete globalDetailRoute on Sat Mar 15 03:22:20 2025
[03/15 03:22:20  15404] #
[03/15 03:22:20  15404] **optDesign ... cpu = 0:39:39, real = 0:39:38, mem = 2264.0M, totSessionCpu=4:16:45 **
[03/15 03:22:20  15404] -routeWithEco false                      # bool, default=false
[03/15 03:22:20  15404] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 03:22:20  15404] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 03:22:20  15404] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 03:22:20  15404] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 03:22:20  15404] Extraction called for design 'fullchip' of instances=148513 and nets=47153 using extraction engine 'postRoute' at effort level 'low' .
[03/15 03:22:20  15404] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/15 03:22:20  15404] RC Extraction called in multi-corner(2) mode.
[03/15 03:22:20  15404] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 03:22:20  15404] Process corner(s) are loaded.
[03/15 03:22:20  15404]  Corner: Cmax
[03/15 03:22:20  15404]  Corner: Cmin
[03/15 03:22:20  15404] extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
[03/15 03:22:20  15404] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 03:22:20  15404]       RC Corner Indexes            0       1   
[03/15 03:22:20  15404] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 03:22:20  15404] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 03:22:20  15404] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 03:22:20  15404] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 03:22:20  15404] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 03:22:20  15404] Shrink Factor                : 1.00000
[03/15 03:22:20  15405] Initializing multi-corner capacitance tables ... 
[03/15 03:22:20  15405] Initializing multi-corner resistance tables ...
[03/15 03:22:21  15405] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2264.0M)
[03/15 03:22:21  15405] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for storing RC.
[03/15 03:22:22  15406] Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 2331.2M)
[03/15 03:22:22  15406] Extracted 20.0002% (CPU Time= 0:00:01.7  MEM= 2331.2M)
[03/15 03:22:22  15407] Extracted 30.0004% (CPU Time= 0:00:02.0  MEM= 2331.2M)
[03/15 03:22:23  15407] Extracted 40.0003% (CPU Time= 0:00:02.7  MEM= 2335.2M)
[03/15 03:22:24  15408] Extracted 50.0004% (CPU Time= 0:00:03.7  MEM= 2335.2M)
[03/15 03:22:25  15409] Extracted 60.0003% (CPU Time= 0:00:04.5  MEM= 2335.2M)
[03/15 03:22:25  15409] Extracted 70.0002% (CPU Time= 0:00:04.8  MEM= 2335.2M)
[03/15 03:22:25  15410] Extracted 80.0004% (CPU Time= 0:00:05.2  MEM= 2335.2M)
[03/15 03:22:26  15410] Extracted 90.0003% (CPU Time= 0:00:05.9  MEM= 2335.2M)
[03/15 03:22:28  15412] Extracted 100% (CPU Time= 0:00:07.5  MEM= 2335.2M)
[03/15 03:22:28  15412] Number of Extracted Resistors     : 964436
[03/15 03:22:28  15412] Number of Extracted Ground Cap.   : 929414
[03/15 03:22:28  15412] Number of Extracted Coupling Cap. : 1625004
[03/15 03:22:28  15412] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 03:22:28  15412] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 03:22:28  15412]  Corner: Cmax
[03/15 03:22:28  15412]  Corner: Cmin
[03/15 03:22:28  15412] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2319.2M)
[03/15 03:22:28  15412] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb_Filter.rcdb.d' for storing RC.
[03/15 03:22:28  15413] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 45577 times net's RC data read were performed.
[03/15 03:22:29  15413] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2319.176M)
[03/15 03:22:29  15413] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 03:22:29  15413] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2319.176M)
[03/15 03:22:29  15413] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.9  Real Time: 0:00:09.0  MEM: 2319.176M)
[03/15 03:22:29  15413] **optDesign ... cpu = 0:39:47, real = 0:39:47, mem = 2262.0M, totSessionCpu=4:16:54 **
[03/15 03:22:29  15413] Starting SI iteration 1 using Infinite Timing Windows
[03/15 03:22:29  15413] Begin IPO call back ...
[03/15 03:22:29  15413] End IPO call back ...
[03/15 03:22:29  15413] #################################################################################
[03/15 03:22:29  15413] # Design Stage: PostRoute
[03/15 03:22:29  15413] # Design Name: fullchip
[03/15 03:22:29  15413] # Design Mode: 65nm
[03/15 03:22:29  15413] # Analysis Mode: MMMC OCV 
[03/15 03:22:29  15413] # Parasitics Mode: SPEF/RCDB
[03/15 03:22:29  15413] # Signoff Settings: SI On 
[03/15 03:22:29  15413] #################################################################################
[03/15 03:22:31  15415] AAE_INFO: 1 threads acquired from CTE.
[03/15 03:22:31  15415] Setting infinite Tws ...
[03/15 03:22:31  15415] First Iteration Infinite Tw... 
[03/15 03:22:31  15415] Calculate early delays in OCV mode...
[03/15 03:22:31  15415] Calculate late delays in OCV mode...
[03/15 03:22:31  15415] Topological Sorting (CPU = 0:00:00.1, MEM = 2275.7M, InitMEM = 2269.6M)
[03/15 03:22:31  15415] Initializing multi-corner capacitance tables ... 
[03/15 03:22:31  15415] Initializing multi-corner resistance tables ...
[03/15 03:22:32  15416] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 03:22:32  15416] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2292.5M)
[03/15 03:22:32  15416] AAE_INFO: 1 threads acquired from CTE.
[03/15 03:22:51  15435] AAE_INFO-618: Total number of nets in the design is 47153,  96.7 percent of the nets selected for SI analysis
[03/15 03:22:51  15436] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 03:22:51  15436] End delay calculation. (MEM=2359.23 CPU=0:00:19.0 REAL=0:00:19.0)
[03/15 03:22:51  15436] Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
[03/15 03:22:51  15436] *** CDM Built up (cpu=0:00:22.2  real=0:00:22.0  mem= 2359.2M) ***
[03/15 03:22:53  15437] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2359.2M)
[03/15 03:22:53  15437] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 03:22:53  15437] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2359.2M)
[03/15 03:22:53  15437] Starting SI iteration 2
[03/15 03:22:53  15438] AAE_INFO: 1 threads acquired from CTE.
[03/15 03:22:53  15438] Calculate early delays in OCV mode...
[03/15 03:22:53  15438] Calculate late delays in OCV mode...
[03/15 03:23:12  15457] AAE_INFO-618: Total number of nets in the design is 47153,  26.6 percent of the nets selected for SI analysis
[03/15 03:23:12  15457] End delay calculation. (MEM=2335.28 CPU=0:00:19.1 REAL=0:00:19.0)
[03/15 03:23:12  15457] *** CDM Built up (cpu=0:00:19.2  real=0:00:19.0  mem= 2335.3M) ***
[03/15 03:23:15  15459] *** Done Building Timing Graph (cpu=0:00:46.0 real=0:00:46.0 totSessionCpu=4:17:40 mem=2335.3M)
[03/15 03:23:15  15459] **optDesign ... cpu = 0:40:34, real = 0:40:33, mem = 2266.5M, totSessionCpu=4:17:40 **
[03/15 03:23:15  15459] Latch borrow mode reset to max_borrow
[03/15 03:23:16  15461] <optDesign CMD> Restore Using all VT Cells
[03/15 03:23:16  15461] Reported timing to dir ./timingReports
[03/15 03:23:16  15461] **optDesign ... cpu = 0:40:35, real = 0:40:34, mem = 2266.5M, totSessionCpu=4:17:41 **
[03/15 03:23:16  15461] Begin: glitch net info
[03/15 03:23:16  15461] glitch slack range: number of glitch nets
[03/15 03:23:16  15461] glitch slack < -0.32 : 0
[03/15 03:23:16  15461] -0.32 < glitch slack < -0.28 : 0
[03/15 03:23:16  15461] -0.28 < glitch slack < -0.24 : 0
[03/15 03:23:16  15461] -0.24 < glitch slack < -0.2 : 0
[03/15 03:23:16  15461] -0.2 < glitch slack < -0.16 : 0
[03/15 03:23:16  15461] -0.16 < glitch slack < -0.12 : 0
[03/15 03:23:16  15461] -0.12 < glitch slack < -0.08 : 0
[03/15 03:23:16  15461] -0.08 < glitch slack < -0.04 : 0
[03/15 03:23:16  15461] -0.04 < glitch slack : 0
[03/15 03:23:16  15461] End: glitch net info
[03/15 03:23:16  15461] ** Profile ** Start :  cpu=0:00:00.0, mem=2285.6M
[03/15 03:23:17  15461] ** Profile ** Other data :  cpu=0:00:00.3, mem=2285.6M
[03/15 03:23:17  15462] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2285.6M
[03/15 03:23:20  15465] ** Profile ** Total reports :  cpu=0:00:03.2, mem=2268.5M
[03/15 03:23:21  15466] ** Profile ** DRVs :  cpu=0:00:01.1, mem=2268.5M
[03/15 03:23:21  15466] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.504 | -29.504 |  0.039  |
|           TNS (ns):| -6966.3 | -6966.3 |  0.000  |
|    Violating Paths:|  2646   |  2646   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.312% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2268.5M
[03/15 03:23:21  15466] **optDesign ... cpu = 0:40:40, real = 0:40:39, mem = 2266.5M, totSessionCpu=4:17:46 **
[03/15 03:23:21  15466]  ReSet Options after AAE Based Opt flow 
[03/15 03:23:21  15466] *** Finished optDesign ***
[03/15 03:23:21  15466] 
[03/15 03:23:21  15466] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:40:49 real=  0:40:48)
[03/15 03:23:21  15466] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/15 03:23:21  15466] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:18.5 real=0:00:18.1)
[03/15 03:23:21  15466] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 03:23:21  15466] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:47.6 real=0:00:47.5)
[03/15 03:23:21  15466] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:10.9 real=0:00:10.8)
[03/15 03:23:21  15466] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[03/15 03:23:21  15466] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:38:26 real=  0:38:26)
[03/15 03:23:21  15466] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:46.0 real=0:00:45.9)
[03/15 03:23:21  15466] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 03:23:21  15466] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[03/15 03:23:21  15466] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 03:23:21  15466] Info: pop threads available for lower-level modules during optimization.
[03/15 03:23:22  15466] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 03:23:22  15466] <CMD> optDesign -postRoute -inc
[03/15 03:23:22  15466] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 03:23:22  15466] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 03:23:22  15466] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 03:23:22  15466] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 03:23:22  15466] -setupDynamicPowerViewAsDefaultView false
[03/15 03:23:22  15466]                                            # bool, default=false, private
[03/15 03:23:22  15466] #spOpts: N=65 mergeVia=F 
[03/15 03:23:22  15466] Core basic site is core
[03/15 03:23:22  15466] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 03:23:22  15467] #spOpts: N=65 mergeVia=F 
[03/15 03:23:23  15467] GigaOpt running with 1 threads.
[03/15 03:23:23  15467] Info: 1 threads available for lower-level modules during optimization.
[03/15 03:23:23  15467] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 03:23:23  15467] 	Cell FILL1_LL, site bcore.
[03/15 03:23:23  15467] 	Cell FILL_NW_HH, site bcore.
[03/15 03:23:23  15467] 	Cell FILL_NW_LL, site bcore.
[03/15 03:23:23  15467] 	Cell GFILL, site gacore.
[03/15 03:23:23  15467] 	Cell GFILL10, site gacore.
[03/15 03:23:23  15467] 	Cell GFILL2, site gacore.
[03/15 03:23:23  15467] 	Cell GFILL3, site gacore.
[03/15 03:23:23  15467] 	Cell GFILL4, site gacore.
[03/15 03:23:23  15467] 	Cell LVLLHCD1, site bcore.
[03/15 03:23:23  15467] 	Cell LVLLHCD2, site bcore.
[03/15 03:23:23  15467] 	Cell LVLLHCD4, site bcore.
[03/15 03:23:23  15467] 	Cell LVLLHCD8, site bcore.
[03/15 03:23:23  15467] 	Cell LVLLHD1, site bcore.
[03/15 03:23:23  15467] 	Cell LVLLHD2, site bcore.
[03/15 03:23:23  15467] 	Cell LVLLHD4, site bcore.
[03/15 03:23:23  15467] 	Cell LVLLHD8, site bcore.
[03/15 03:23:23  15467] .
[03/15 03:23:24  15468] Effort level <high> specified for reg2reg path_group
[03/15 03:23:26  15470] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2224.9M, totSessionCpu=4:17:51 **
[03/15 03:23:26  15470] **INFO: DRVs not fixed with -incr option
[03/15 03:23:26  15471] #Created 848 library cell signatures
[03/15 03:23:26  15471] #Created 47153 NETS and 0 SPECIALNETS signatures
[03/15 03:23:27  15471] #Created 148514 instance signatures
[03/15 03:23:27  15471] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1898.57 (MB), peak = 2302.69 (MB)
[03/15 03:23:27  15471] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1898.63 (MB), peak = 2302.69 (MB)
[03/15 03:23:27  15471] #spOpts: N=65 
[03/15 03:23:27  15472] Begin checking placement ... (start mem=2224.9M, init mem=2224.9M)
[03/15 03:23:28  15472] Overlapping with other instance:	81643
[03/15 03:23:28  15473] Orientation Violation:	71749
[03/15 03:23:29  15473] Placement Blockage Violation:	590
[03/15 03:23:29  15473] *info: Placed = 148513         (Fixed = 99)
[03/15 03:23:29  15473] *info: Unplaced = 0           
[03/15 03:23:29  15473] Placement Density:99.31%(915799/922147)
[03/15 03:23:29  15473] Finished checkPlace (cpu: total=0:00:01.8, vio checks=0:00:00.6; mem=2224.9M)
[03/15 03:23:29  15473] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[03/15 03:23:29  15473] **INFO: It is recommended to fix the placement violations and reroute the design
[03/15 03:23:29  15473] **INFO: Command refinePlace may be used to fix the placement violations
[03/15 03:23:29  15473] *** Change effort level medium to high ***
[03/15 03:23:29  15473]  Initial DC engine is -> aae
[03/15 03:23:29  15473]  
[03/15 03:23:29  15473]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 03:23:29  15473]  
[03/15 03:23:29  15473]  
[03/15 03:23:29  15473]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 03:23:29  15473]  
[03/15 03:23:29  15473] Reset EOS DB
[03/15 03:23:29  15473] Ignoring AAE DB Resetting ...
[03/15 03:23:29  15473]  Set Options for AAE Based Opt flow 
[03/15 03:23:29  15473] *** optDesign -postRoute ***
[03/15 03:23:29  15473] DRC Margin: user margin 0.0; extra margin 0
[03/15 03:23:29  15473] Setup Target Slack: user slack 0
[03/15 03:23:29  15473] Hold Target Slack: user slack 0
[03/15 03:23:29  15473] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 03:23:29  15473] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/15 03:23:29  15473] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 03:23:29  15473] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 03:23:29  15473] -setupDynamicPowerViewAsDefaultView false
[03/15 03:23:29  15473]                                            # bool, default=false, private
[03/15 03:23:29  15474] Include MVT Delays for Hold Opt
[03/15 03:23:29  15474] ** INFO : this run is activating 'postRoute' automaton
[03/15 03:23:29  15474] 
[03/15 03:23:29  15474] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/15 03:23:29  15474] 
[03/15 03:23:29  15474] Type 'man IMPOPT-3663' for more detail.
[03/15 03:23:29  15474] 
[03/15 03:23:29  15474] Power view               = WC_VIEW
[03/15 03:23:29  15474] Number of VT partitions  = 2
[03/15 03:23:29  15474] Standard cells in design = 811
[03/15 03:23:29  15474] Instances in design      = 39878
[03/15 03:23:29  15474] 
[03/15 03:23:29  15474] Instance distribution across the VT partitions:
[03/15 03:23:29  15474] 
[03/15 03:23:29  15474]  LVT : inst = 12504 (31.4%), cells = 335 (41%)
[03/15 03:23:29  15474]    Lib tcbn65gpluswc        : inst = 12504 (31.4%)
[03/15 03:23:29  15474] 
[03/15 03:23:29  15474]  HVT : inst = 27370 (68.6%), cells = 457 (56%)
[03/15 03:23:29  15474]    Lib tcbn65gpluswc        : inst = 27370 (68.6%)
[03/15 03:23:29  15474] 
[03/15 03:23:29  15474] Reporting took 0 sec
[03/15 03:23:29  15474] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 45577 times net's RC data read were performed.
[03/15 03:23:29  15474] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 03:23:29  15474] Extraction called for design 'fullchip' of instances=148513 and nets=47153 using extraction engine 'postRoute' at effort level 'low' .
[03/15 03:23:29  15474] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/15 03:23:29  15474] RC Extraction called in multi-corner(2) mode.
[03/15 03:23:29  15474] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 03:23:29  15474] Process corner(s) are loaded.
[03/15 03:23:29  15474]  Corner: Cmax
[03/15 03:23:29  15474]  Corner: Cmin
[03/15 03:23:29  15474] extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
[03/15 03:23:29  15474] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 03:23:29  15474]       RC Corner Indexes            0       1   
[03/15 03:23:29  15474] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 03:23:29  15474] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 03:23:29  15474] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 03:23:29  15474] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 03:23:29  15474] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 03:23:29  15474] Shrink Factor                : 1.00000
[03/15 03:23:30  15474] Initializing multi-corner capacitance tables ... 
[03/15 03:23:30  15474] Initializing multi-corner resistance tables ...
[03/15 03:23:30  15475] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2212.8M)
[03/15 03:23:31  15475] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for storing RC.
[03/15 03:23:31  15476] Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 2304.0M)
[03/15 03:23:31  15476] Extracted 20.0002% (CPU Time= 0:00:01.7  MEM= 2304.0M)
[03/15 03:23:32  15476] Extracted 30.0004% (CPU Time= 0:00:02.1  MEM= 2304.0M)
[03/15 03:23:32  15477] Extracted 40.0003% (CPU Time= 0:00:02.8  MEM= 2308.0M)
[03/15 03:23:33  15478] Extracted 50.0004% (CPU Time= 0:00:03.8  MEM= 2308.0M)
[03/15 03:23:34  15479] Extracted 60.0003% (CPU Time= 0:00:04.6  MEM= 2308.0M)
[03/15 03:23:35  15479] Extracted 70.0002% (CPU Time= 0:00:05.0  MEM= 2308.0M)
[03/15 03:23:35  15480] Extracted 80.0004% (CPU Time= 0:00:05.4  MEM= 2308.0M)
[03/15 03:23:36  15480] Extracted 90.0003% (CPU Time= 0:00:06.1  MEM= 2308.0M)
[03/15 03:23:37  15482] Extracted 100% (CPU Time= 0:00:07.7  MEM= 2308.0M)
[03/15 03:23:37  15482] Number of Extracted Resistors     : 964436
[03/15 03:23:37  15482] Number of Extracted Ground Cap.   : 929414
[03/15 03:23:37  15482] Number of Extracted Coupling Cap. : 1625004
[03/15 03:23:37  15482] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 03:23:37  15482] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 03:23:37  15482]  Corner: Cmax
[03/15 03:23:37  15482]  Corner: Cmin
[03/15 03:23:37  15482] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2288.0M)
[03/15 03:23:38  15482] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb_Filter.rcdb.d' for storing RC.
[03/15 03:23:38  15483] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 45577 times net's RC data read were performed.
[03/15 03:23:38  15483] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2287.973M)
[03/15 03:23:38  15483] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 03:23:38  15483] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2287.973M)
[03/15 03:23:38  15483] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.1  Real Time: 0:00:09.0  MEM: 2287.973M)
[03/15 03:23:39  15483] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 03:23:39  15483] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2265.1M)
[03/15 03:23:39  15484] Initializing multi-corner capacitance tables ... 
[03/15 03:23:39  15484] Initializing multi-corner resistance tables ...
[03/15 03:23:41  15486] Starting SI iteration 1 using Infinite Timing Windows
[03/15 03:23:41  15486] Begin IPO call back ...
[03/15 03:23:41  15486] End IPO call back ...
[03/15 03:23:41  15486] #################################################################################
[03/15 03:23:41  15486] # Design Stage: PostRoute
[03/15 03:23:41  15486] # Design Name: fullchip
[03/15 03:23:41  15486] # Design Mode: 65nm
[03/15 03:23:41  15486] # Analysis Mode: MMMC OCV 
[03/15 03:23:41  15486] # Parasitics Mode: SPEF/RCDB
[03/15 03:23:41  15486] # Signoff Settings: SI On 
[03/15 03:23:41  15486] #################################################################################
[03/15 03:23:42  15486] AAE_INFO: 1 threads acquired from CTE.
[03/15 03:23:42  15486] Setting infinite Tws ...
[03/15 03:23:42  15486] First Iteration Infinite Tw... 
[03/15 03:23:42  15487] Calculate early delays in OCV mode...
[03/15 03:23:42  15487] Calculate late delays in OCV mode...
[03/15 03:23:42  15487] Topological Sorting (CPU = 0:00:00.1, MEM = 2263.1M, InitMEM = 2263.1M)
[03/15 03:24:02  15507] AAE_INFO-618: Total number of nets in the design is 47153,  96.7 percent of the nets selected for SI analysis
[03/15 03:24:02  15507] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 03:24:02  15507] End delay calculation. (MEM=2318.07 CPU=0:00:19.3 REAL=0:00:19.0)
[03/15 03:24:02  15507] Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
[03/15 03:24:02  15507] *** CDM Built up (cpu=0:00:20.8  real=0:00:21.0  mem= 2318.1M) ***
[03/15 03:24:03  15508] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2318.1M)
[03/15 03:24:03  15508] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 03:24:04  15508] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2318.1M)
[03/15 03:24:04  15508] 
[03/15 03:24:04  15508] Executing IPO callback for view pruning ..
[03/15 03:24:04  15509] Starting SI iteration 2
[03/15 03:24:04  15509] AAE_INFO: 1 threads acquired from CTE.
[03/15 03:24:04  15509] Calculate early delays in OCV mode...
[03/15 03:24:04  15509] Calculate late delays in OCV mode...
[03/15 03:24:23  15528] AAE_INFO-618: Total number of nets in the design is 47153,  26.6 percent of the nets selected for SI analysis
[03/15 03:24:23  15528] End delay calculation. (MEM=2294.11 CPU=0:00:19.3 REAL=0:00:19.0)
[03/15 03:24:23  15528] *** CDM Built up (cpu=0:00:19.4  real=0:00:19.0  mem= 2294.1M) ***
[03/15 03:24:25  15530] *** Done Building Timing Graph (cpu=0:00:44.4 real=0:00:44.0 totSessionCpu=4:18:51 mem=2294.1M)
[03/15 03:24:25  15530] ** Profile ** Start :  cpu=0:00:00.0, mem=2294.1M
[03/15 03:24:26  15531] ** Profile ** Other data :  cpu=0:00:00.3, mem=2294.1M
[03/15 03:24:26  15531] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2294.1M
[03/15 03:24:27  15532] ** Profile ** DRVs :  cpu=0:00:01.1, mem=2294.1M
[03/15 03:24:27  15532] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.504 | -29.504 |  0.039  |
|           TNS (ns):| -6966.3 | -6966.3 |  0.000  |
|    Violating Paths:|  2646   |  2646   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.793%
       (99.312% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2294.1M
[03/15 03:24:27  15532] **optDesign ... cpu = 0:01:02, real = 0:01:01, mem = 2195.8M, totSessionCpu=4:18:53 **
[03/15 03:24:27  15532] Setting latch borrow mode to budget during optimization.
[03/15 03:24:30  15535] *** Timing NOT met, worst failing slack is -29.504
[03/15 03:24:30  15535] *** Check timing (0:00:00.0)
[03/15 03:24:30  15535] **INFO: Num dontuse cells 98, Num usable cells 941
[03/15 03:24:30  15535] optDesignOneStep: Leakage Power Flow
[03/15 03:24:30  15535] **INFO: Num dontuse cells 98, Num usable cells 941
[03/15 03:24:30  15535] Begin: GigaOpt Optimization in WNS mode
[03/15 03:24:30  15535] Info: 227 clock nets excluded from IPO operation.
[03/15 03:24:30  15535] PhyDesignGrid: maxLocalDensity 0.96
[03/15 03:24:30  15535] #spOpts: N=65 mergeVia=F 
[03/15 03:24:35  15540] *info: 227 clock nets excluded
[03/15 03:24:35  15540] *info: 2 special nets excluded.
[03/15 03:24:35  15540] *info: 1551 no-driver nets excluded.
[03/15 03:24:37  15542] ** GigaOpt Optimizer WNS Slack -29.504 TNS Slack -6966.345 Density 99.31
[03/15 03:24:37  15542] Optimizer WNS Pass 0
[03/15 03:24:38  15543] Active Path Group: reg2reg  
[03/15 03:24:38  15543] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:24:38  15543] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 03:24:38  15543] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:24:38  15543] | -29.504|  -29.504|-6966.345|-6966.345|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 03:24:38  15543] | -29.470|  -29.470|-6965.675|-6965.675|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 03:24:38  15543] | -29.447|  -29.447|-6963.160|-6963.160|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:38  15543] | -29.420|  -29.420|-6963.225|-6963.225|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:39  15544] | -29.418|  -29.418|-6961.876|-6961.876|    99.31%|   0:00:01.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:39  15544] | -29.398|  -29.398|-6961.480|-6961.480|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:39  15544] | -29.381|  -29.381|-6960.392|-6960.392|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:39  15544] | -29.378|  -29.378|-6960.370|-6960.370|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 03:24:39  15544] | -29.345|  -29.345|-6958.987|-6958.987|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:39  15544] | -29.329|  -29.329|-6958.662|-6958.662|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:40  15545] | -29.310|  -29.310|-6958.290|-6958.290|    99.31%|   0:00:01.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:40  15545] | -29.296|  -29.296|-6957.013|-6957.013|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:40  15545] | -29.286|  -29.286|-6956.979|-6956.979|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:40  15545] | -29.270|  -29.270|-6956.718|-6956.718|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:40  15545] | -29.259|  -29.259|-6956.302|-6956.302|    99.31%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 03:24:41  15546] | -29.236|  -29.236|-6956.085|-6956.085|    99.32%|   0:00:01.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_19_/D |
[03/15 03:24:42  15547] | -29.222|  -29.222|-6955.344|-6955.344|    99.32%|   0:00:01.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_19_/D |
[03/15 03:24:42  15547] | -29.220|  -29.220|-6955.160|-6955.160|    99.32%|   0:00:00.0| 2446.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:49  15554] | -29.203|  -29.203|-6954.991|-6954.991|    99.32%|   0:00:07.0| 2449.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
[03/15 03:24:50  15555] | -29.200|  -29.200|-6954.825|-6954.825|    99.32%|   0:00:01.0| 2449.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:50  15555] | -29.200|  -29.200|-6954.523|-6954.523|    99.32%|   0:00:00.0| 2449.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:50  15555] | -29.200|  -29.200|-6954.518|-6954.518|    99.32%|   0:00:00.0| 2449.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:50  15555] | -29.200|  -29.200|-6953.656|-6953.656|    99.32%|   0:00:00.0| 2449.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:51  15555] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:24:55  15560] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:24:55  15560] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 03:24:55  15560] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:24:55  15560] | -29.200|  -29.200|-6953.656|-6953.656|    99.32%|   0:00:05.0| 2479.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:55  15560] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:24:55  15560] 
[03/15 03:24:55  15560] *** Finish Core Optimize Step (cpu=0:00:17.8 real=0:00:17.0 mem=2479.1M) ***
[03/15 03:24:56  15561] 
[03/15 03:24:56  15561] *** Finished Optimize Step Cumulative (cpu=0:00:17.9 real=0:00:18.0 mem=2479.1M) ***
[03/15 03:24:56  15561] ** GigaOpt Optimizer WNS Slack -29.200 TNS Slack -6953.656 Density 99.32
[03/15 03:24:56  15561] Update Timing Windows (Threshold 0.014) ...
[03/15 03:24:56  15561] Re Calculate Delays on 30 Nets
[03/15 03:24:56  15561] Active Path Group: reg2reg  
[03/15 03:24:56  15561] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:24:56  15561] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 03:24:56  15561] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:24:56  15561] | -29.200|  -29.200|-6953.661|-6953.661|    99.32%|   0:00:00.0| 2479.1M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:59  15564] | -29.194|  -29.194|-6952.401|-6952.401|    99.32%|   0:00:03.0| 2489.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:59  15564] | -29.194|  -29.194|-6952.401|-6952.401|    99.32%|   0:00:00.0| 2489.8M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:24:59  15564] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:24:59  15564] 
[03/15 03:24:59  15564] *** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:03.0 mem=2489.8M) ***
[03/15 03:24:59  15564] 
[03/15 03:24:59  15564] *** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:03.0 mem=2489.8M) ***
[03/15 03:24:59  15564] **** Begin NDR-Layer Usage Statistics ****
[03/15 03:24:59  15564] Layer 3 has 230 constrained nets 
[03/15 03:24:59  15564] Layer 7 has 311 constrained nets 
[03/15 03:24:59  15564] **** End NDR-Layer Usage Statistics ****
[03/15 03:24:59  15564] 
[03/15 03:24:59  15564] *** Finish Post Route Setup Fixing (cpu=0:00:21.9 real=0:00:22.0 mem=2489.8M) ***
[03/15 03:24:59  15564] #spOpts: N=65 
[03/15 03:24:59  15564] *** Starting refinePlace (4:19:25 mem=2478.7M) ***
[03/15 03:24:59  15564] Total net bbox length = 1.177e+06 (5.619e+05 6.155e+05) (ext = 1.808e+05)
[03/15 03:24:59  15564] Starting refinePlace ...
[03/15 03:24:59  15564] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/15 03:24:59  15564] Type 'man IMPSP-2002' for more detail.
[03/15 03:24:59  15564] Total net bbox length = 1.177e+06 (5.619e+05 6.155e+05) (ext = 1.808e+05)
[03/15 03:24:59  15564] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2478.7MB
[03/15 03:24:59  15564] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2478.7MB) @(4:19:25 - 4:19:25).
[03/15 03:24:59  15564] *** Finished refinePlace (4:19:25 mem=2478.7M) ***
[03/15 03:24:59  15565] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/15 03:24:59  15565] End: GigaOpt Optimization in WNS mode
[03/15 03:24:59  15565] **INFO: Num dontuse cells 98, Num usable cells 941
[03/15 03:24:59  15565] optDesignOneStep: Leakage Power Flow
[03/15 03:24:59  15565] **INFO: Num dontuse cells 98, Num usable cells 941
[03/15 03:25:00  15565] Begin: GigaOpt Optimization in TNS mode
[03/15 03:25:00  15565] Info: 227 clock nets excluded from IPO operation.
[03/15 03:25:00  15565] PhyDesignGrid: maxLocalDensity 0.96
[03/15 03:25:00  15565] #spOpts: N=65 
[03/15 03:25:04  15569] *info: 227 clock nets excluded
[03/15 03:25:04  15569] *info: 2 special nets excluded.
[03/15 03:25:04  15569] *info: 1551 no-driver nets excluded.
[03/15 03:25:06  15571] ** GigaOpt Optimizer WNS Slack -29.194 TNS Slack -6952.401 Density 99.32
[03/15 03:25:06  15571] Optimizer TNS Opt
[03/15 03:25:07  15572] Active Path Group: reg2reg  
[03/15 03:25:07  15572] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:25:07  15572] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 03:25:07  15572] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:25:07  15572] | -29.194|  -29.194|-6952.401|-6952.401|    99.32%|   0:00:00.0| 2466.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:25:10  15575] | -29.194|  -29.194|-6952.192|-6952.192|    99.32%|   0:00:03.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_15_/D |
[03/15 03:25:11  15576] | -29.194|  -29.194|-6951.148|-6951.148|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_18_/D |
[03/15 03:25:11  15576] | -29.194|  -29.194|-6950.216|-6950.216|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
[03/15 03:25:11  15576] | -29.194|  -29.194|-6950.074|-6950.074|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_8_/D  |
[03/15 03:25:12  15577] | -29.194|  -29.194|-6948.551|-6948.551|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_13_/D |
[03/15 03:25:12  15577] | -29.194|  -29.194|-6948.492|-6948.492|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_18_/D |
[03/15 03:25:13  15578] | -29.194|  -29.194|-6947.598|-6947.598|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 03:25:13  15578] | -29.194|  -29.194|-6946.861|-6946.861|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_19_/D |
[03/15 03:25:16  15581] | -29.194|  -29.194|-6946.861|-6946.861|    99.32%|   0:00:03.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_12_/D |
[03/15 03:25:16  15581] | -29.194|  -29.194|-6946.576|-6946.576|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_15_/D |
[03/15 03:25:18  15583] | -29.194|  -29.194|-6946.576|-6946.576|    99.32%|   0:00:02.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_10_/D |
[03/15 03:25:19  15584] | -29.194|  -29.194|-6946.576|-6946.576|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_9_/D  |
[03/15 03:25:19  15584] | -29.194|  -29.194|-6946.162|-6946.162|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_19_/D |
[03/15 03:25:19  15584] | -29.194|  -29.194|-6946.090|-6946.090|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_4_/D  |
[03/15 03:25:21  15586] | -29.194|  -29.194|-6946.090|-6946.090|    99.32%|   0:00:02.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_13_/D |
[03/15 03:25:21  15586] | -29.194|  -29.194|-6945.691|-6945.691|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
[03/15 03:25:21  15586] | -29.194|  -29.194|-6945.312|-6945.312|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_3_/D  |
[03/15 03:25:23  15588] | -29.194|  -29.194|-6945.312|-6945.312|    99.32%|   0:00:02.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 03:25:24  15589] | -29.194|  -29.194|-6945.312|-6945.312|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_1_/D  |
[03/15 03:25:24  15589] | -29.194|  -29.194|-6945.025|-6945.025|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
[03/15 03:25:24  15589] | -29.194|  -29.194|-6944.868|-6944.868|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
[03/15 03:25:25  15590] | -29.194|  -29.194|-6944.742|-6944.742|    99.32%|   0:00:01.0| 2466.4M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_13_/D |
[03/15 03:25:26  15591] | -29.194|  -29.194|-6944.742|-6944.742|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_6_/D  |
[03/15 03:25:26  15591] | -29.194|  -29.194|-6944.742|-6944.742|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_7_/D  |
[03/15 03:25:27  15592] | -29.194|  -29.194|-6944.742|-6944.742|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_10_/D |
[03/15 03:25:28  15593] | -29.194|  -29.194|-6944.742|-6944.742|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_8_/D  |
[03/15 03:25:28  15593] | -29.194|  -29.194|-6944.714|-6944.714|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_0_/D  |
[03/15 03:25:29  15594] | -29.194|  -29.194|-6944.662|-6944.662|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign1_reg_2_/D  |
[03/15 03:25:29  15594] | -29.194|  -29.194|-6944.662|-6944.662|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_4_/D  |
[03/15 03:25:30  15595] | -29.194|  -29.194|-6944.622|-6944.622|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 03:25:30  15595] | -29.194|  -29.194|-6944.589|-6944.589|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_7_/D  |
[03/15 03:25:31  15595] | -29.194|  -29.194|-6944.553|-6944.553|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
[03/15 03:25:31  15596] | -29.194|  -29.194|-6944.377|-6944.377|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_4_/D  |
[03/15 03:25:31  15596] | -29.194|  -29.194|-6944.235|-6944.235|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
[03/15 03:25:31  15596] | -29.194|  -29.194|-6944.168|-6944.168|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
[03/15 03:25:31  15596] | -29.194|  -29.194|-6944.134|-6944.134|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
[03/15 03:25:31  15596] | -29.194|  -29.194|-6944.066|-6944.066|    99.32%|   0:00:00.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
[03/15 03:25:32  15597] | -29.194|  -29.194|-6944.066|-6944.066|    99.32%|   0:00:01.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_1_/D  |
[03/15 03:25:33  15598] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:25:43  15608] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:25:43  15608] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 03:25:43  15608] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:25:43  15608] | -29.194|  -29.194|-6944.066|-6944.066|    99.32%|   0:00:11.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_22_/D         |
[03/15 03:25:44  15608] | -29.194|  -29.194|-6943.922|-6943.922|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 03:25:44  15608] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/15 03:25:44  15609] | -29.194|  -29.194|-6942.079|-6942.079|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 03:25:44  15609] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/15 03:25:44  15609] | -29.194|  -29.194|-6941.661|-6941.661|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
[03/15 03:25:45  15610] | -29.194|  -29.194|-6941.661|-6941.661|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:25:45  15610] |        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
[03/15 03:25:46  15610] | -29.194|  -29.194|-6938.623|-6938.623|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:25:46  15610] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/15 03:25:46  15611] | -29.194|  -29.194|-6936.162|-6936.162|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:25:46  15611] |        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/15 03:25:47  15612] | -29.194|  -29.194|-6936.162|-6936.162|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 03:25:47  15612] |        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/15 03:25:47  15612] | -29.194|  -29.194|-6936.162|-6936.162|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 03:25:47  15612] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/15 03:25:48  15612] | -29.194|  -29.194|-6935.932|-6935.932|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 03:25:48  15612] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/15 03:25:48  15613] | -29.194|  -29.194|-6935.525|-6935.525|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 03:25:48  15613] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/15 03:25:48  15613] | -29.194|  -29.194|-6934.818|-6934.818|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 03:25:48  15613] |        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
[03/15 03:25:48  15613] | -29.194|  -29.194|-6933.890|-6933.890|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 03:25:48  15613] |        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
[03/15 03:25:48  15613] | -29.194|  -29.194|-6933.204|-6933.204|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:25:48  15613] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/15 03:25:49  15613] | -29.194|  -29.194|-6931.028|-6931.028|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:25:49  15613] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/15 03:25:49  15614] | -29.194|  -29.194|-6931.011|-6931.011|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:25:49  15614] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/15 03:25:49  15614] | -29.194|  -29.194|-6929.896|-6929.896|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:25:49  15614] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/15 03:25:49  15614] | -29.194|  -29.194|-6928.123|-6928.123|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:25:49  15614] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/15 03:25:50  15614] | -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 03:25:50  15614] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/15 03:25:50  15615] | -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 03:25:50  15615] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/15 03:25:51  15616] | -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 03:25:51  15616] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/15 03:25:52  15616] | -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 03:25:52  15616] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/15 03:25:52  15617] | -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:25:52  15617] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/15 03:25:52  15617] | -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 03:25:52  15617] |        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/15 03:25:53  15618] | -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 03:25:53  15618] |        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/15 03:25:54  15618] | -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:25:54  15618] |        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
[03/15 03:25:54  15619] | -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 03:25:54  15619] |        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/15 03:25:54  15619] | -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 03:25:54  15619] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/15 03:25:55  15620] | -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:25:55  15620] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/15 03:25:56  15620] | -29.194|  -29.194|-6927.993|-6927.993|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 03:25:56  15620] |        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/15 03:25:56  15621] | -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 03:25:56  15621] |        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
[03/15 03:25:57  15621] | -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 03:25:57  15621] |        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/15 03:25:58  15622] | -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 03:25:58  15622] |        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
[03/15 03:25:58  15623] | -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 03:25:58  15623] |        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/15 03:25:59  15623] | -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 03:25:59  15623] |        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
[03/15 03:25:59  15624] | -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 03:25:59  15624] |        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/15 03:26:00  15624] | -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:01.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 03:26:00  15624] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/15 03:26:00  15625] | -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:00.0| 2516.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 03:26:00  15625] |        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
[03/15 03:26:01  15625] | -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:01.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 03:26:01  15625] |        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/15 03:26:02  15626] | -29.194|  -29.194|-6927.975|-6927.975|    99.32%|   0:00:01.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 03:26:02  15626] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/15 03:26:02  15626] | -29.194|  -29.194|-6927.655|-6927.655|    99.32%|   0:00:00.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 03:26:02  15626] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/15 03:26:02  15627] | -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:00.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 03:26:02  15627] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/15 03:26:03  15628] | -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:01.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 03:26:03  15628] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/15 03:26:04  15629] | -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:01.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 03:26:04  15629] |        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/15 03:26:05  15630] | -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:01.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 03:26:05  15630] |        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
[03/15 03:26:05  15630] | -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:00.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 03:26:05  15630] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/15 03:26:05  15630] | -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:00.0| 2513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 03:26:05  15630] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/15 03:26:06  15630] | -29.194|  -29.194|-6927.654|-6927.654|    99.32%|   0:00:01.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 03:26:06  15630] |        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/15 03:26:06  15630] | -29.194|  -29.194|-6927.245|-6927.245|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 03:26:06  15630] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/15 03:26:06  15631] | -29.194|  -29.194|-6926.494|-6926.494|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 03:26:06  15631] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/15 03:26:06  15631] | -29.194|  -29.194|-6926.440|-6926.440|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 03:26:06  15631] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/15 03:26:07  15632] | -29.194|  -29.194|-6926.440|-6926.440|    99.32%|   0:00:01.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 03:26:07  15632] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/15 03:26:07  15632] | -29.194|  -29.194|-6926.440|-6926.440|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:26:07  15632] |        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
[03/15 03:26:07  15632] | -29.194|  -29.194|-6926.422|-6926.422|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 03:26:07  15632] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/15 03:26:07  15632] | -29.194|  -29.194|-6926.171|-6926.171|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 03:26:07  15632] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/15 03:26:08  15632] | -29.194|  -29.194|-6926.124|-6926.124|    99.32%|   0:00:01.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 03:26:08  15632] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/15 03:26:08  15632] | -29.194|  -29.194|-6926.104|-6926.104|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 03:26:08  15632] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/15 03:26:08  15632] | -29.194|  -29.194|-6926.089|-6926.089|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 03:26:08  15632] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/15 03:26:08  15633] | -29.194|  -29.194|-6925.974|-6925.974|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 03:26:08  15633] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/15 03:26:08  15633] | -29.194|  -29.194|-6925.921|-6925.921|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 03:26:08  15633] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/15 03:26:08  15633] | -29.194|  -29.194|-6925.921|-6925.921|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 03:26:08  15633] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/15 03:26:09  15634] | -29.194|  -29.194|-6925.921|-6925.921|    99.32%|   0:00:01.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 03:26:09  15634] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/15 03:26:09  15634] | -29.194|  -29.194|-6925.876|-6925.876|    99.32%|   0:00:00.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 03:26:09  15634] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_3_/D                                    |
[03/15 03:26:10  15634] | -29.194|  -29.194|-6925.659|-6925.659|    99.32%|   0:00:01.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:26:10  15634] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
[03/15 03:26:10  15634] | -29.194|  -29.194|-6925.635|-6925.635|    99.32%|   0:00:00.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 03:26:10  15634] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
[03/15 03:26:10  15635] | -29.194|  -29.194|-6925.598|-6925.598|    99.32%|   0:00:00.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 03:26:10  15635] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
[03/15 03:26:11  15635] | -29.194|  -29.194|-6925.556|-6925.556|    99.33%|   0:00:01.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 03:26:11  15635] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
[03/15 03:26:11  15635] | -29.194|  -29.194|-6925.556|-6925.556|    99.33%|   0:00:00.0| 2500.2M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 03:26:11  15635] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 03:26:11  15635] 
[03/15 03:26:11  15635] *** Finish Core Optimize Step (cpu=0:01:04 real=0:01:04 mem=2500.2M) ***
[03/15 03:26:11  15635] 
[03/15 03:26:11  15635] *** Finished Optimize Step Cumulative (cpu=0:01:04 real=0:01:04 mem=2500.2M) ***
[03/15 03:26:11  15635] ** GigaOpt Optimizer WNS Slack -29.194 TNS Slack -6925.556 Density 99.33
[03/15 03:26:11  15635] Update Timing Windows (Threshold 0.014) ...
[03/15 03:26:11  15636] Re Calculate Delays on 84 Nets
[03/15 03:26:11  15636] **** Begin NDR-Layer Usage Statistics ****
[03/15 03:26:11  15636] Layer 3 has 230 constrained nets 
[03/15 03:26:11  15636] Layer 7 has 313 constrained nets 
[03/15 03:26:11  15636] **** End NDR-Layer Usage Statistics ****
[03/15 03:26:11  15636] 
[03/15 03:26:11  15636] *** Finish Post Route Setup Fixing (cpu=0:01:05 real=0:01:05 mem=2500.2M) ***
[03/15 03:26:11  15636] #spOpts: N=65 
[03/15 03:26:11  15636] *** Starting refinePlace (4:20:37 mem=2481.2M) ***
[03/15 03:26:11  15636] Total net bbox length = 1.178e+06 (5.620e+05 6.156e+05) (ext = 1.808e+05)
[03/15 03:26:12  15636] Starting refinePlace ...
[03/15 03:26:12  15636] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/15 03:26:12  15636] Type 'man IMPSP-2002' for more detail.
[03/15 03:26:12  15636] Total net bbox length = 1.178e+06 (5.620e+05 6.156e+05) (ext = 1.808e+05)
[03/15 03:26:12  15636] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2481.2MB
[03/15 03:26:12  15636] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2481.2MB) @(4:20:37 - 4:20:37).
[03/15 03:26:12  15636] *** Finished refinePlace (4:20:37 mem=2481.2M) ***
[03/15 03:26:12  15636] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/15 03:26:12  15636] End: GigaOpt Optimization in TNS mode
[03/15 03:26:13  15637]   Timing Snapshot: (REF)
[03/15 03:26:13  15637]      Weighted WNS: -29.194
[03/15 03:26:13  15637]       All  PG WNS: -29.194
[03/15 03:26:13  15637]       High PG WNS: -29.194
[03/15 03:26:13  15637]       All  PG TNS: -6925.624
[03/15 03:26:13  15637]       High PG TNS: -6925.624
[03/15 03:26:13  15637]          Tran DRV: 0
[03/15 03:26:13  15637]           Cap DRV: 0
[03/15 03:26:13  15637]        Fanout DRV: 0
[03/15 03:26:13  15637]            Glitch: 0
[03/15 03:26:13  15637]    Category Slack: { [L, -29.194] [H, -29.194] }
[03/15 03:26:13  15637] 
[03/15 03:26:13  15638] Default Rule : ""
[03/15 03:26:13  15638] Non Default Rules :
[03/15 03:26:13  15638] Worst Slack : -29.194 ns
[03/15 03:26:14  15638] Total 0 nets layer assigned (0.8).
[03/15 03:26:14  15638] GigaOpt: setting up router preferences
[03/15 03:26:14  15638]         design wns: -29.1939
[03/15 03:26:14  15638]         slack threshold: -27.7739
[03/15 03:26:14  15638] GigaOpt: 19 nets assigned router directives
[03/15 03:26:14  15638] 
[03/15 03:26:14  15638] Start Assign Priority Nets ...
[03/15 03:26:14  15638] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 03:26:14  15638] Existing Priority Nets 0 (0.0%)
[03/15 03:26:14  15638] Total Assign Priority Nets 1408 (3.0%)
[03/15 03:26:14  15639] Default Rule : ""
[03/15 03:26:14  15639] Non Default Rules :
[03/15 03:26:14  15639] Worst Slack : -29.194 ns
[03/15 03:26:14  15639] Total 0 nets layer assigned (0.4).
[03/15 03:26:14  15639] GigaOpt: setting up router preferences
[03/15 03:26:14  15639]         design wns: -29.1939
[03/15 03:26:14  15639]         slack threshold: -27.7739
[03/15 03:26:14  15639] GigaOpt: 0 nets assigned router directives
[03/15 03:26:14  15639] 
[03/15 03:26:14  15639] Start Assign Priority Nets ...
[03/15 03:26:14  15639] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 03:26:14  15639] Existing Priority Nets 0 (0.0%)
[03/15 03:26:14  15639] Total Assign Priority Nets 1408 (3.0%)
[03/15 03:26:14  15639] ** Profile ** Start :  cpu=0:00:00.0, mem=2472.4M
[03/15 03:26:15  15639] ** Profile ** Other data :  cpu=0:00:00.3, mem=2472.4M
[03/15 03:26:15  15640] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2472.4M
[03/15 03:26:16  15641] ** Profile ** DRVs :  cpu=0:00:01.1, mem=2472.4M
[03/15 03:26:16  15641] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.194 | -29.194 |  0.039  |
|           TNS (ns):| -6925.6 | -6925.6 |  0.000  |
|    Violating Paths:|  2627   |  2627   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.808%
       (99.326% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2472.4M
[03/15 03:26:16  15641] **optDesign ... cpu = 0:02:50, real = 0:02:50, mem = 2297.2M, totSessionCpu=4:20:41 **
[03/15 03:26:16  15641] -routeWithEco false                      # bool, default=false
[03/15 03:26:16  15641] -routeWithEco true                       # bool, default=false, user setting
[03/15 03:26:16  15641] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 03:26:16  15641] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 03:26:16  15641] -routeWithTimingDriven false             # bool, default=false, user setting
[03/15 03:26:16  15641] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 03:26:16  15641] -routeWithSiDriven false                 # bool, default=false, user setting
[03/15 03:26:16  15641] 
[03/15 03:26:16  15641] globalDetailRoute
[03/15 03:26:16  15641] 
[03/15 03:26:16  15641] #setNanoRouteMode -drouteAutoStop true
[03/15 03:26:16  15641] #setNanoRouteMode -drouteFixAntenna true
[03/15 03:26:16  15641] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/15 03:26:16  15641] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 03:26:16  15641] #setNanoRouteMode -routeWithEco true
[03/15 03:26:16  15641] #setNanoRouteMode -routeWithSiDriven false
[03/15 03:26:16  15641] #setNanoRouteMode -routeWithTimingDriven false
[03/15 03:26:16  15641] #Start globalDetailRoute on Sat Mar 15 03:26:16 2025
[03/15 03:26:16  15641] #
[03/15 03:26:16  15641] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 58369 times net's RC data read were performed.
[03/15 03:26:17  15642] ### Net info: total nets: 47182
[03/15 03:26:17  15642] ### Net info: dirty nets: 85
[03/15 03:26:17  15642] ### Net info: marked as disconnected nets: 0
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_87_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_29 at location ( 182.900 875.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_ connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_27 at location ( 136.500 871.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_98_ connects to NET core_instance/mac_array_instance/CTS_58 at location ( 306.500 788.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_58 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_100_ connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_11 at location ( 639.900 534.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1201 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN9021_q_temp_237_ at location ( 250.845 803.040 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN9021_q_temp_237_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U639 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN8811_n888 at location ( 247.500 808.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN8811_n888 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC8616_n3624 connects to NET core_instance/sfp_instance/FE_OCPN8616_n3624 at location ( 269.900 275.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN8616_n3624 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC8346_n3515 connects to NET core_instance/sfp_instance/FE_OCPN8346_n3515 at location ( 284.900 320.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN8346_n3515 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/sfp_instance/U1960 connects to NET core_instance/sfp_instance/FE_OCPN7790_n1545 at location ( 215.285 293.420 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN7790_n1545 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/sfp_instance/U2738 connects to NET core_instance/sfp_instance/FE_OFN7681_sum_this_core_8_ at location ( 246.500 405.070 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN7681_sum_this_core_8_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/sfp_instance/U2243 connects to NET core_instance/sfp_instance/FE_OCPN7332_FE_OFN6267_sum_this_core_7_ at location ( 266.700 378.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/sfp_instance/U2243 connects to NET core_instance/sfp_instance/FE_OCPN7332_FE_OFN6267_sum_this_core_7_ at location ( 266.650 378.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN7332_FE_OFN6267_sum_this_core_7_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN A3 of INST core_instance/sfp_instance/U2243 connects to NET core_instance/sfp_instance/FE_OCPN7182_n1797 at location ( 267.300 378.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN7182_n1797 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/sfp_instance/U3489 connects to NET core_instance/sfp_instance/FE_OCPN7131_n3096 at location ( 305.300 355.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN7131_n3096 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OCPC6980_n3101 connects to NET core_instance/sfp_instance/FE_OCPN6980_n3101 at location ( 268.100 309.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OCPN6980_n3101 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST core_instance/sfp_instance/U5366 connects to NET core_instance/sfp_instance/FE_OFN6812_sum_this_core_15_ at location ( 359.500 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6812_sum_this_core_15_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/sfp_instance/U2377 connects to NET core_instance/sfp_instance/FE_OFN6432_sum_this_core_18_ at location ( 263.695 333.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6432_sum_this_core_18_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/sfp_instance/U1400 connects to NET core_instance/sfp_instance/FE_OFN6379_sum_this_core_19_ at location ( 229.900 322.150 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6379_sum_this_core_19_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/sfp_instance/FE_OFC6329_n4588 connects to NET core_instance/sfp_instance/FE_OFN6329_n4588 at location ( 308.100 309.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6329_n4588 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/sfp_instance/U3850 connects to NET core_instance/sfp_instance/FE_OFN6150_sum_this_core_14_ at location ( 282.900 334.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 03:26:17  15642] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/15 03:26:17  15642] #To increase the message display limit, refer to the product command reference manual.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/sfp_instance/FE_OFN6150_sum_this_core_14_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (NRIG-44) Imported NET core_instance/FE_OFN5068_array_out_121_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 03:26:17  15642] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/15 03:26:17  15642] #To increase the message display limit, refer to the product command reference manual.
[03/15 03:26:18  15643] ### Net info: fully routed nets: 45159
[03/15 03:26:18  15643] ### Net info: trivial (single pin) nets: 0
[03/15 03:26:18  15643] ### Net info: unrouted nets: 1577
[03/15 03:26:18  15643] ### Net info: re-extraction nets: 446
[03/15 03:26:18  15643] ### Net info: ignored nets: 0
[03/15 03:26:18  15643] ### Net info: skip routing nets: 0
[03/15 03:26:19  15644] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 03:26:19  15644] #Loading the last recorded routing design signature
[03/15 03:26:19  15644] #Created 38 NETS and 0 SPECIALNETS new signatures
[03/15 03:26:20  15645] #Summary of the placement changes since last routing:
[03/15 03:26:20  15645] #  Number of instances added (including moved) = 86
[03/15 03:26:20  15645] #  Number of instances deleted (including moved) = 1420
[03/15 03:26:20  15645] #  Number of instances resized = 92
[03/15 03:26:20  15645] #  Number of instances with same cell size swap = 1
[03/15 03:26:20  15645] #  Number of instances with different orientation = 1
[03/15 03:26:20  15645] #  Number of instances with pin swaps = 31
[03/15 03:26:20  15645] #  Total number of placement changes (moved instances are counted twice) = 1599
[03/15 03:26:20  15645] #Start routing data preparation.
[03/15 03:26:20  15645] #Minimum voltage of a net in the design = 0.000.
[03/15 03:26:20  15645] #Maximum voltage of a net in the design = 1.100.
[03/15 03:26:20  15645] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 03:26:20  15645] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 03:26:20  15645] #Voltage range [0.000 - 1.100] has 47180 nets.
[03/15 03:26:21  15646] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 03:26:21  15646] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 03:26:21  15646] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 03:26:21  15646] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 03:26:21  15646] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 03:26:21  15646] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 03:26:21  15646] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 03:26:21  15646] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC105_out_78_ core_instance/sfp_instance/FE_OCPC8162_n2620. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC109_out_76_ core_instance/sfp_instance/U3998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC11_out_125_ FILLER_18816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FILLER_25690. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC129_out_66_ FE_OFC135_out_63_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC137_out_62_ FILLER_25224. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC13_out_124_ core_instance/sfp_instance/U4981. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC157_out_52_ FILLER_19011. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC159_out_51_ FE_OFC167_out_47_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FILLER_25434. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC181_out_40_ FE_OFC185_out_38_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC183_out_39_ FILLER_25677. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC189_out_36_ core_instance/sfp_instance/U1659. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC191_out_35_ FILLER_23868. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC197_out_32_ core_instance/sfp_instance/U1849. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC19_out_121_ core_instance/sfp_instance/U4985. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC209_out_26_ FILLER_33831. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC211_out_25_ FILLER_33358. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32610. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (NRDB-2111) Found overlapping instances FE_OFC215_out_23_ FILLER_32611. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/15 03:26:22  15647] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/15 03:26:22  15647] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/15 03:26:22  15647] #To increase the message display limit, refer to the product command reference manual.
[03/15 03:26:23  15648] #WARNING (NRDB-2110) Found 53635 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/15 03:26:23  15648] #1408/45606 = 3% of signal nets have been set as priority nets
[03/15 03:26:23  15648] #Regenerating Ggrids automatically.
[03/15 03:26:23  15648] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 03:26:23  15648] #Using automatically generated G-grids.
[03/15 03:26:23  15648] #Done routing data preparation.
[03/15 03:26:23  15648] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1920.88 (MB), peak = 2302.69 (MB)
[03/15 03:26:23  15648] #Merging special wires...
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 182.130 516.700 ) on M1 for NET core_instance/FE_OFN1971_array_out_11_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 215.730 460.900 ) on M1 for NET core_instance/FE_OFN2099_array_out_2_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 673.730 457.300 ) on M1 for NET core_instance/FE_OFN2251_array_out_141_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 538.130 491.500 ) on M1 for NET core_instance/FE_OFN2268_array_out_101_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 574.730 432.100 ) on M1 for NET core_instance/FE_OFN5068_array_out_121_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 465.730 462.700 ) on M1 for NET core_instance/FE_OFN854_array_out_81_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 306.675 788.690 ) on M1 for NET core_instance/mac_array_instance/CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 305.695 788.685 ) on M1 for NET core_instance/mac_array_instance/FE_OFN2116_q_temp_226_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 136.120 871.310 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 182.120 874.910 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 161.130 840.680 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN5749_q_temp_179_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 232.555 864.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_PSN9482_q_temp_189_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 185.910 874.905 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_128. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 139.910 871.305 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_157. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 245.015 802.935 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/DP_OP_78J4_122_5511_n1078. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 247.845 808.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/DP_OP_78J4_122_5511_n1092. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 245.055 837.080 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/DP_OP_78J4_122_5511_n1299. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 248.200 808.200 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN8811_n888. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 250.900 802.910 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN9021_q_temp_237_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 114.930 795.715 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN3380_q_temp_141_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 03:26:23  15648] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/15 03:26:23  15648] #To increase the message display limit, refer to the product command reference manual.
[03/15 03:26:23  15648] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/n2850. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 03:26:23  15648] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/sfp_instance/n3626. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/15 03:26:23  15648] #
[03/15 03:26:23  15648] #Connectivity extraction summary:
[03/15 03:26:23  15648] #547 routed nets are extracted.
[03/15 03:26:23  15648] #    246 (0.52%) extracted nets are partially routed.
[03/15 03:26:23  15648] #45055 routed nets are imported.
[03/15 03:26:23  15648] #4 (0.01%) nets are without wires.
[03/15 03:26:23  15648] #1576 nets are fixed|skipped|trivial (not extracted).
[03/15 03:26:23  15648] #Total number of nets = 47182.
[03/15 03:26:23  15648] #
[03/15 03:26:23  15648] #Found 0 nets for post-route si or timing fixing.
[03/15 03:26:23  15648] #Number of eco nets is 246
[03/15 03:26:23  15648] #
[03/15 03:26:23  15648] #Start data preparation...
[03/15 03:26:23  15648] #
[03/15 03:26:23  15648] #Data preparation is done on Sat Mar 15 03:26:23 2025
[03/15 03:26:23  15648] #
[03/15 03:26:23  15648] #Analyzing routing resource...
[03/15 03:26:26  15650] #Routing resource analysis is done on Sat Mar 15 03:26:26 2025
[03/15 03:26:26  15650] #
[03/15 03:26:26  15651] #  Resource Analysis:
[03/15 03:26:26  15651] #
[03/15 03:26:26  15651] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 03:26:26  15651] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 03:26:26  15651] #  --------------------------------------------------------------
[03/15 03:26:26  15651] #  Metal 1        H        5198         901      124949    95.39%
[03/15 03:26:26  15651] #  Metal 2        V        3894         706      124949    13.47%
[03/15 03:26:26  15651] #  Metal 3        H        5275         824      124949    13.16%
[03/15 03:26:26  15651] #  Metal 4        V        4111         489      124949    13.10%
[03/15 03:26:26  15651] #  Metal 5        H        6099           0      124949     0.01%
[03/15 03:26:26  15651] #  Metal 6        V        4600           0      124949     0.02%
[03/15 03:26:26  15651] #  Metal 7        H        1424         100      124949     2.51%
[03/15 03:26:26  15651] #  Metal 8        V        1150           0      124949     0.00%
[03/15 03:26:26  15651] #  --------------------------------------------------------------
[03/15 03:26:26  15651] #  Total                  31752       7.60%  999592    17.21%
[03/15 03:26:26  15651] #
[03/15 03:26:26  15651] #  269 nets (0.57%) with 1 preferred extra spacing.
[03/15 03:26:26  15651] #
[03/15 03:26:26  15651] #
[03/15 03:26:26  15651] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1932.10 (MB), peak = 2302.69 (MB)
[03/15 03:26:26  15651] #
[03/15 03:26:26  15651] #start global routing iteration 1...
[03/15 03:26:27  15652] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1932.39 (MB), peak = 2302.69 (MB)
[03/15 03:26:27  15652] #
[03/15 03:26:27  15652] #start global routing iteration 2...
[03/15 03:26:27  15652] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1932.51 (MB), peak = 2302.69 (MB)
[03/15 03:26:27  15652] #
[03/15 03:26:27  15652] #start global routing iteration 3...
[03/15 03:26:28  15653] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1932.51 (MB), peak = 2302.69 (MB)
[03/15 03:26:28  15653] #
[03/15 03:26:28  15653] #start global routing iteration 4...
[03/15 03:26:29  15654] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1932.51 (MB), peak = 2302.69 (MB)
[03/15 03:26:29  15654] #
[03/15 03:26:29  15654] #
[03/15 03:26:29  15654] #Total number of trivial nets (e.g. < 2 pins) = 1576 (skipped).
[03/15 03:26:29  15654] #Total number of routable nets = 45606.
[03/15 03:26:29  15654] #Total number of nets in the design = 47182.
[03/15 03:26:29  15654] #
[03/15 03:26:29  15654] #247 routable nets have only global wires.
[03/15 03:26:29  15654] #45359 routable nets have only detail routed wires.
[03/15 03:26:29  15654] #18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 03:26:29  15654] #579 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 03:26:29  15654] #
[03/15 03:26:29  15654] #Routed nets constraints summary:
[03/15 03:26:29  15654] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 03:26:29  15654] #-------------------------------------------------------------------
[03/15 03:26:29  15654] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/15 03:26:29  15654] #-------------------------------------------------------------------
[03/15 03:26:29  15654] #      Default                  5                 13             229  
[03/15 03:26:29  15654] #-------------------------------------------------------------------
[03/15 03:26:29  15654] #        Total                  5                 13             229  
[03/15 03:26:29  15654] #-------------------------------------------------------------------
[03/15 03:26:29  15654] #
[03/15 03:26:29  15654] #Routing constraints summary of the whole design:
[03/15 03:26:29  15654] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/15 03:26:29  15654] #-------------------------------------------------------------------
[03/15 03:26:29  15654] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/15 03:26:29  15654] #-------------------------------------------------------------------
[03/15 03:26:29  15654] #      Default                269                328           45009  
[03/15 03:26:29  15654] #-------------------------------------------------------------------
[03/15 03:26:29  15654] #        Total                269                328           45009  
[03/15 03:26:29  15654] #-------------------------------------------------------------------
[03/15 03:26:29  15654] #
[03/15 03:26:29  15654] #
[03/15 03:26:29  15654] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 03:26:29  15654] #
[03/15 03:26:29  15654] #                 OverCon          
[03/15 03:26:29  15654] #                  #Gcell    %Gcell
[03/15 03:26:29  15654] #     Layer           (1)   OverCon
[03/15 03:26:29  15654] #  --------------------------------
[03/15 03:26:29  15654] #   Metal 1      0(0.00%)   (0.00%)
[03/15 03:26:29  15654] #   Metal 2     12(0.01%)   (0.01%)
[03/15 03:26:29  15654] #   Metal 3      1(0.00%)   (0.00%)
[03/15 03:26:29  15654] #   Metal 4      0(0.00%)   (0.00%)
[03/15 03:26:29  15654] #   Metal 5      0(0.00%)   (0.00%)
[03/15 03:26:29  15654] #   Metal 6      0(0.00%)   (0.00%)
[03/15 03:26:29  15654] #   Metal 7      0(0.00%)   (0.00%)
[03/15 03:26:29  15654] #   Metal 8      0(0.00%)   (0.00%)
[03/15 03:26:29  15654] #  --------------------------------
[03/15 03:26:29  15654] #     Total     13(0.00%)   (0.00%)
[03/15 03:26:29  15654] #
[03/15 03:26:29  15654] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/15 03:26:29  15654] #  Overflow after GR: 0.00% H + 0.00% V
[03/15 03:26:29  15654] #
[03/15 03:26:29  15654] #Complete Global Routing.
[03/15 03:26:29  15654] #Total number of nets with non-default rule or having extra spacing = 269
[03/15 03:26:29  15654] #Total wire length = 1306415 um.
[03/15 03:26:29  15654] #Total half perimeter of net bounding box = 1226924 um.
[03/15 03:26:29  15654] #Total wire length on LAYER M1 = 3116 um.
[03/15 03:26:29  15654] #Total wire length on LAYER M2 = 257332 um.
[03/15 03:26:29  15654] #Total wire length on LAYER M3 = 384957 um.
[03/15 03:26:29  15654] #Total wire length on LAYER M4 = 270699 um.
[03/15 03:26:29  15654] #Total wire length on LAYER M5 = 203335 um.
[03/15 03:26:29  15654] #Total wire length on LAYER M6 = 129232 um.
[03/15 03:26:29  15654] #Total wire length on LAYER M7 = 19285 um.
[03/15 03:26:29  15654] #Total wire length on LAYER M8 = 38457 um.
[03/15 03:26:29  15654] #Total number of vias = 379575
[03/15 03:26:29  15654] #Total number of multi-cut vias = 242235 ( 63.8%)
[03/15 03:26:29  15654] #Total number of single cut vias = 137340 ( 36.2%)
[03/15 03:26:29  15654] #Up-Via Summary (total 379575):
[03/15 03:26:29  15654] #                   single-cut          multi-cut      Total
[03/15 03:26:29  15654] #-----------------------------------------------------------
[03/15 03:26:29  15654] #  Metal 1      124772 ( 79.1%)     33003 ( 20.9%)     157775
[03/15 03:26:29  15654] #  Metal 2        9709 (  6.6%)    138422 ( 93.4%)     148131
[03/15 03:26:29  15654] #  Metal 3        2155 (  4.5%)     45720 ( 95.5%)      47875
[03/15 03:26:29  15654] #  Metal 4         493 (  2.9%)     16435 ( 97.1%)      16928
[03/15 03:26:29  15654] #  Metal 5          32 (  0.6%)      4999 ( 99.4%)       5031
[03/15 03:26:29  15654] #  Metal 6          93 (  4.5%)      1958 ( 95.5%)       2051
[03/15 03:26:29  15654] #  Metal 7          86 (  4.8%)      1698 ( 95.2%)       1784
[03/15 03:26:29  15654] #-----------------------------------------------------------
[03/15 03:26:29  15654] #               137340 ( 36.2%)    242235 ( 63.8%)     379575 
[03/15 03:26:29  15654] #
[03/15 03:26:29  15654] #Total number of involved priority nets 4
[03/15 03:26:29  15654] #Maximum src to sink distance for priority net 142.5
[03/15 03:26:29  15654] #Average of max src_to_sink distance for priority net 107.2
[03/15 03:26:29  15654] #Average of ave src_to_sink distance for priority net 62.9
[03/15 03:26:29  15654] #Max overcon = 1 tracks.
[03/15 03:26:29  15654] #Total overcon = 0.00%.
[03/15 03:26:29  15654] #Worst layer Gcell overcon rate = 0.00%.
[03/15 03:26:29  15654] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1935.02 (MB), peak = 2302.69 (MB)
[03/15 03:26:29  15654] #
[03/15 03:26:29  15654] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1922.95 (MB), peak = 2302.69 (MB)
[03/15 03:26:29  15654] #Start Track Assignment.
[03/15 03:26:31  15656] #Done with 42 horizontal wires in 4 hboxes and 56 vertical wires in 3 hboxes.
[03/15 03:26:33  15657] #Done with 5 horizontal wires in 4 hboxes and 6 vertical wires in 3 hboxes.
[03/15 03:26:33  15658] #Complete Track Assignment.
[03/15 03:26:33  15658] #Total number of nets with non-default rule or having extra spacing = 269
[03/15 03:26:33  15658] #Total wire length = 1306450 um.
[03/15 03:26:33  15658] #Total half perimeter of net bounding box = 1226924 um.
[03/15 03:26:33  15658] #Total wire length on LAYER M1 = 3137 um.
[03/15 03:26:33  15658] #Total wire length on LAYER M2 = 257329 um.
[03/15 03:26:33  15658] #Total wire length on LAYER M3 = 384967 um.
[03/15 03:26:33  15658] #Total wire length on LAYER M4 = 270704 um.
[03/15 03:26:33  15658] #Total wire length on LAYER M5 = 203335 um.
[03/15 03:26:33  15658] #Total wire length on LAYER M6 = 129232 um.
[03/15 03:26:33  15658] #Total wire length on LAYER M7 = 19287 um.
[03/15 03:26:33  15658] #Total wire length on LAYER M8 = 38458 um.
[03/15 03:26:33  15658] #Total number of vias = 379565
[03/15 03:26:33  15658] #Total number of multi-cut vias = 242235 ( 63.8%)
[03/15 03:26:33  15658] #Total number of single cut vias = 137330 ( 36.2%)
[03/15 03:26:33  15658] #Up-Via Summary (total 379565):
[03/15 03:26:33  15658] #                   single-cut          multi-cut      Total
[03/15 03:26:33  15658] #-----------------------------------------------------------
[03/15 03:26:33  15658] #  Metal 1      124769 ( 79.1%)     33003 ( 20.9%)     157772
[03/15 03:26:33  15658] #  Metal 2        9708 (  6.6%)    138422 ( 93.4%)     148130
[03/15 03:26:33  15658] #  Metal 3        2153 (  4.5%)     45720 ( 95.5%)      47873
[03/15 03:26:33  15658] #  Metal 4         492 (  2.9%)     16435 ( 97.1%)      16927
[03/15 03:26:33  15658] #  Metal 5          31 (  0.6%)      4999 ( 99.4%)       5030
[03/15 03:26:33  15658] #  Metal 6          92 (  4.5%)      1958 ( 95.5%)       2050
[03/15 03:26:33  15658] #  Metal 7          85 (  4.8%)      1698 ( 95.2%)       1783
[03/15 03:26:33  15658] #-----------------------------------------------------------
[03/15 03:26:33  15658] #               137330 ( 36.2%)    242235 ( 63.8%)     379565 
[03/15 03:26:33  15658] #
[03/15 03:26:33  15658] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1998.95 (MB), peak = 2302.69 (MB)
[03/15 03:26:33  15658] #
[03/15 03:26:33  15658] #Cpu time = 00:00:13
[03/15 03:26:33  15658] #Elapsed time = 00:00:13
[03/15 03:26:33  15658] #Increased memory = 76.97 (MB)
[03/15 03:26:33  15658] #Total memory = 1998.95 (MB)
[03/15 03:26:33  15658] #Peak memory = 2302.69 (MB)
[03/15 03:26:34  15659] #
[03/15 03:26:34  15659] #Start Detail Routing..
[03/15 03:26:34  15659] #start initial detail routing ...
[03/15 03:26:34  15659] #    completing 10% with 19397 violations
[03/15 03:26:34  15659] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1927.52 (MB), peak = 2302.69 (MB)
[03/15 03:26:34  15659] #    completing 20% with 19397 violations
[03/15 03:26:34  15659] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1927.52 (MB), peak = 2302.69 (MB)
[03/15 03:26:40  15664] #    completing 30% with 19424 violations
[03/15 03:26:40  15665] #    cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1989.15 (MB), peak = 2302.69 (MB)
[03/15 03:26:44  15669] #    completing 40% with 19427 violations
[03/15 03:26:44  15669] #    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1987.48 (MB), peak = 2302.69 (MB)
[03/15 03:26:48  15673] #    completing 50% with 19413 violations
[03/15 03:26:48  15673] #    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1990.59 (MB), peak = 2302.69 (MB)
[03/15 03:26:48  15673] #    completing 60% with 19416 violations
[03/15 03:26:48  15673] #    cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1989.24 (MB), peak = 2302.69 (MB)
[03/15 03:26:52  15677] #    completing 70% with 19427 violations
[03/15 03:26:52  15677] #    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1988.18 (MB), peak = 2302.69 (MB)
[03/15 03:26:53  15678] #    completing 80% with 19438 violations
[03/15 03:26:53  15678] #    cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1988.00 (MB), peak = 2302.69 (MB)
[03/15 03:26:53  15678] #    completing 90% with 19438 violations
[03/15 03:26:53  15678] #    cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1988.19 (MB), peak = 2302.69 (MB)
[03/15 03:26:53  15678] #    completing 100% with 19438 violations
[03/15 03:26:53  15678] #    cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1988.19 (MB), peak = 2302.69 (MB)
[03/15 03:26:53  15678] # ECO: 0.9% of the total area was rechecked for DRC, and 2.8% required routing.
[03/15 03:26:53  15678] #    number of violations = 19439
[03/15 03:26:53  15678] #
[03/15 03:26:53  15678] #    By Layer and Type :
[03/15 03:26:53  15678] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 03:26:53  15678] #	M1         2056      511     6919     2285      459      432      402    13064
[03/15 03:26:53  15678] #	M2         2016     2637      941       21       49       10      410     6084
[03/15 03:26:53  15678] #	M3           64       38       77        2        1        1       98      281
[03/15 03:26:53  15678] #	M4            1        0        4        0        0        0        1        6
[03/15 03:26:53  15678] #	M5            0        0        3        0        0        0        1        4
[03/15 03:26:53  15678] #	Totals     4137     3186     7944     2308      509      443      912    19439
[03/15 03:26:53  15678] #179 out of 148542 instances need to be verified(marked ipoed).
[03/15 03:26:53  15678] #2.0% of the total area is being checked for drcs
[03/15 03:26:58  15683] #2.0% of the total area was checked
[03/15 03:26:58  15683] #    number of violations = 19673
[03/15 03:26:58  15683] #
[03/15 03:26:58  15683] #    By Layer and Type :
[03/15 03:26:58  15683] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 03:26:58  15683] #	M1         2123      521     6983     2291      460      437      429    13244
[03/15 03:26:58  15683] #	M2         2030     2665      940       21       49       10      419     6134
[03/15 03:26:58  15683] #	M3           64       38       77        2        1        1      102      285
[03/15 03:26:58  15683] #	M4            1        0        4        0        0        0        1        6
[03/15 03:26:58  15683] #	M5            0        0        3        0        0        0        1        4
[03/15 03:26:58  15683] #	Totals     4218     3224     8007     2314      510      448      952    19673
[03/15 03:26:58  15683] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1994.32 (MB), peak = 2302.69 (MB)
[03/15 03:26:58  15683] #start 1st optimization iteration ...
[03/15 03:32:30  16015] #    completing 10% with 19705 violations
[03/15 03:32:30  16015] #    cpu time = 00:05:32, elapsed time = 00:05:32, memory = 2226.30 (MB), peak = 2302.69 (MB)
[03/15 03:38:03  16348] #    completing 20% with 19724 violations
[03/15 03:38:03  16348] #    cpu time = 00:11:06, elapsed time = 00:11:05, memory = 2181.31 (MB), peak = 2310.85 (MB)
[03/15 03:42:08  16593] #    completing 30% with 19643 violations
[03/15 03:42:08  16593] #    cpu time = 00:15:10, elapsed time = 00:15:10, memory = 2300.70 (MB), peak = 2310.85 (MB)
[03/15 03:45:33  16798] #    completing 40% with 19599 violations
[03/15 03:45:33  16798] #    cpu time = 00:18:35, elapsed time = 00:18:35, memory = 2259.90 (MB), peak = 2310.85 (MB)
[03/15 03:48:09  16954] #    completing 50% with 19598 violations
[03/15 03:48:09  16954] #    cpu time = 00:21:12, elapsed time = 00:21:11, memory = 2124.35 (MB), peak = 2310.85 (MB)
[03/15 03:51:13  17138] #    completing 60% with 19515 violations
[03/15 03:51:13  17138] #    cpu time = 00:24:15, elapsed time = 00:24:15, memory = 2173.73 (MB), peak = 2310.85 (MB)
[03/15 03:54:37  17342] #    completing 70% with 19515 violations
[03/15 03:54:37  17342] #    cpu time = 00:27:39, elapsed time = 00:27:39, memory = 2296.81 (MB), peak = 2310.85 (MB)
[03/15 03:57:23  17508] #    completing 80% with 19450 violations
[03/15 03:57:23  17508] #    cpu time = 00:30:25, elapsed time = 00:30:25, memory = 2317.18 (MB), peak = 2317.36 (MB)
[03/15 03:59:28  17633] #    completing 90% with 19408 violations
[03/15 03:59:28  17633] #    cpu time = 00:32:31, elapsed time = 00:32:30, memory = 2175.02 (MB), peak = 2317.36 (MB)
[03/15 04:02:50  17836] #    completing 100% with 19297 violations
[03/15 04:02:50  17836] #    cpu time = 00:35:53, elapsed time = 00:35:52, memory = 2192.29 (MB), peak = 2317.36 (MB)
[03/15 04:02:51  17836] #    number of violations = 19297
[03/15 04:02:51  17836] #
[03/15 04:02:51  17836] #    By Layer and Type :
[03/15 04:02:51  17836] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 04:02:51  17836] #	M1         2030      476     6926     2208      496      410      387    12933
[03/15 04:02:51  17836] #	M2         1980     2592      967       17       41        1      440     6038
[03/15 04:02:51  17836] #	M3           68       49       85        3        1        0       92      298
[03/15 04:02:51  17836] #	M4            2        1       10        0        0        0        6       19
[03/15 04:02:51  17836] #	M5            1        1        1        0        0        0        3        6
[03/15 04:02:51  17836] #	M6            0        0        0        0        0        0        0        0
[03/15 04:02:51  17836] #	M7            0        0        0        0        0        2        1        3
[03/15 04:02:51  17836] #	Totals     4081     3119     7989     2228      538      413      929    19297
[03/15 04:02:51  17836] #    number of process antenna violations = 24
[03/15 04:02:51  17836] #cpu time = 00:35:53, elapsed time = 00:35:53, memory = 2192.47 (MB), peak = 2317.36 (MB)
[03/15 04:02:51  17836] #Complete Detail Routing.
[03/15 04:02:51  17836] #Total number of nets with non-default rule or having extra spacing = 269
[03/15 04:02:51  17836] #Total wire length = 1306190 um.
[03/15 04:02:51  17836] #Total half perimeter of net bounding box = 1226924 um.
[03/15 04:02:51  17836] #Total wire length on LAYER M1 = 3081 um.
[03/15 04:02:51  17836] #Total wire length on LAYER M2 = 256758 um.
[03/15 04:02:51  17836] #Total wire length on LAYER M3 = 384310 um.
[03/15 04:02:51  17836] #Total wire length on LAYER M4 = 270905 um.
[03/15 04:02:51  17836] #Total wire length on LAYER M5 = 203989 um.
[03/15 04:02:51  17836] #Total wire length on LAYER M6 = 129371 um.
[03/15 04:02:51  17836] #Total wire length on LAYER M7 = 19319 um.
[03/15 04:02:51  17836] #Total wire length on LAYER M8 = 38457 um.
[03/15 04:02:51  17836] #Total number of vias = 380745
[03/15 04:02:51  17836] #Total number of multi-cut vias = 218333 ( 57.3%)
[03/15 04:02:51  17836] #Total number of single cut vias = 162412 ( 42.7%)
[03/15 04:02:51  17836] #Up-Via Summary (total 380745):
[03/15 04:02:51  17836] #                   single-cut          multi-cut      Total
[03/15 04:02:51  17836] #-----------------------------------------------------------
[03/15 04:02:51  17836] #  Metal 1      132668 ( 84.1%)     25176 ( 15.9%)     157844
[03/15 04:02:51  17836] #  Metal 2       17500 ( 11.8%)    130626 ( 88.2%)     148126
[03/15 04:02:51  17836] #  Metal 3        8347 ( 17.3%)     40000 ( 82.7%)      48347
[03/15 04:02:51  17836] #  Metal 4        3101 ( 17.8%)     14338 ( 82.2%)      17439
[03/15 04:02:51  17836] #  Metal 5         529 ( 10.3%)      4614 ( 89.7%)       5143
[03/15 04:02:51  17836] #  Metal 6         125 (  6.1%)      1940 ( 93.9%)       2065
[03/15 04:02:51  17836] #  Metal 7         142 (  8.0%)      1639 ( 92.0%)       1781
[03/15 04:02:51  17836] #-----------------------------------------------------------
[03/15 04:02:51  17836] #               162412 ( 42.7%)    218333 ( 57.3%)     380745 
[03/15 04:02:51  17836] #
[03/15 04:02:51  17836] #Total number of DRC violations = 19297
[03/15 04:02:51  17836] #Total number of overlapping instance violations = 1
[03/15 04:02:51  17836] #Total number of violations on LAYER M1 = 12933
[03/15 04:02:51  17836] #Total number of violations on LAYER M2 = 6038
[03/15 04:02:51  17836] #Total number of violations on LAYER M3 = 298
[03/15 04:02:51  17836] #Total number of violations on LAYER M4 = 19
[03/15 04:02:51  17836] #Total number of violations on LAYER M5 = 6
[03/15 04:02:51  17836] #Total number of violations on LAYER M6 = 0
[03/15 04:02:51  17836] #Total number of violations on LAYER M7 = 3
[03/15 04:02:51  17836] #Total number of violations on LAYER M8 = 0
[03/15 04:02:51  17836] #Cpu time = 00:36:19
[03/15 04:02:51  17836] #Elapsed time = 00:36:18
[03/15 04:02:51  17836] #Increased memory = -32.15 (MB)
[03/15 04:02:51  17836] #Total memory = 1966.79 (MB)
[03/15 04:02:51  17836] #Peak memory = 2317.36 (MB)
[03/15 04:02:53  17839] #
[03/15 04:02:53  17839] #Start Post Route via swapping..
[03/15 04:02:53  17839] #15.24% of area are rerouted by ECO routing.
[03/15 04:03:33  17879] #    number of violations = 20119
[03/15 04:03:33  17879] #
[03/15 04:03:33  17879] #    By Layer and Type :
[03/15 04:03:33  17879] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 04:03:33  17879] #	M1         2091      495     7049     2309      504      446      412    13306
[03/15 04:03:33  17879] #	M2         2119     2860      988       17       41        1      445     6471
[03/15 04:03:33  17879] #	M3           73       51       86        3        1        0       95      309
[03/15 04:03:33  17879] #	M4            2        1       10        0        0        0        6       19
[03/15 04:03:33  17879] #	M5            1        1        1        0        0        0        3        6
[03/15 04:03:33  17879] #	M6            0        0        0        0        0        0        0        0
[03/15 04:03:33  17879] #	M7            0        0        0        0        0        5        3        8
[03/15 04:03:33  17879] #	Totals     4286     3408     8134     2329      546      452      964    20119
[03/15 04:03:33  17879] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1968.53 (MB), peak = 2317.36 (MB)
[03/15 04:05:18  17984] #    number of violations = 19377
[03/15 04:05:18  17984] #
[03/15 04:05:18  17984] #    By Layer and Type :
[03/15 04:05:18  17984] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/15 04:05:18  17984] #	M1         2052      476     6962     2209      497      412      412    13020
[03/15 04:05:18  17984] #	M2         1973     2577      976       17       41        1      436     6021
[03/15 04:05:18  17984] #	M3           69       47       93        3        1        0       92      305
[03/15 04:05:18  17984] #	M4            3        2       10        0        0        0        6       21
[03/15 04:05:18  17984] #	M5            1        1        1        0        0        0        3        6
[03/15 04:05:18  17984] #	M6            0        0        0        0        0        0        0        0
[03/15 04:05:18  17984] #	M7            0        0        0        0        0        3        1        4
[03/15 04:05:18  17984] #	Totals     4098     3103     8042     2229      539      416      950    19377
[03/15 04:05:18  17984] #cpu time = 00:02:25, elapsed time = 00:02:25, memory = 1969.21 (MB), peak = 2317.36 (MB)
[03/15 04:05:18  17984] #CELL_VIEW fullchip,init has 19377 DRC violations
[03/15 04:05:18  17984] #Total number of DRC violations = 19377
[03/15 04:05:18  17984] #Total number of overlapping instance violations = 1
[03/15 04:05:18  17984] #Total number of process antenna violations = 26
[03/15 04:05:18  17984] #Total number of violations on LAYER M1 = 13020
[03/15 04:05:18  17984] #Total number of violations on LAYER M2 = 6021
[03/15 04:05:18  17984] #Total number of violations on LAYER M3 = 305
[03/15 04:05:18  17984] #Total number of violations on LAYER M4 = 21
[03/15 04:05:18  17984] #Total number of violations on LAYER M5 = 6
[03/15 04:05:18  17984] #Total number of violations on LAYER M6 = 0
[03/15 04:05:18  17984] #Total number of violations on LAYER M7 = 4
[03/15 04:05:18  17984] #Total number of violations on LAYER M8 = 0
[03/15 04:05:18  17984] #Post Route via swapping is done.
[03/15 04:05:19  17984] #Total number of nets with non-default rule or having extra spacing = 269
[03/15 04:05:19  17984] #Total wire length = 1306190 um.
[03/15 04:05:19  17984] #Total half perimeter of net bounding box = 1226924 um.
[03/15 04:05:19  17984] #Total wire length on LAYER M1 = 3081 um.
[03/15 04:05:19  17984] #Total wire length on LAYER M2 = 256758 um.
[03/15 04:05:19  17984] #Total wire length on LAYER M3 = 384310 um.
[03/15 04:05:19  17984] #Total wire length on LAYER M4 = 270905 um.
[03/15 04:05:19  17984] #Total wire length on LAYER M5 = 203989 um.
[03/15 04:05:19  17984] #Total wire length on LAYER M6 = 129371 um.
[03/15 04:05:19  17984] #Total wire length on LAYER M7 = 19319 um.
[03/15 04:05:19  17984] #Total wire length on LAYER M8 = 38457 um.
[03/15 04:05:19  17984] #Total number of vias = 380745
[03/15 04:05:19  17984] #Total number of multi-cut vias = 244233 ( 64.1%)
[03/15 04:05:19  17984] #Total number of single cut vias = 136512 ( 35.9%)
[03/15 04:05:19  17984] #Up-Via Summary (total 380745):
[03/15 04:05:19  17984] #                   single-cut          multi-cut      Total
[03/15 04:05:19  17984] #-----------------------------------------------------------
[03/15 04:05:19  17984] #  Metal 1      124709 ( 79.0%)     33135 ( 21.0%)     157844
[03/15 04:05:19  17984] #  Metal 2        9062 (  6.1%)    139064 ( 93.9%)     148126
[03/15 04:05:19  17984] #  Metal 3        2039 (  4.2%)     46308 ( 95.8%)      48347
[03/15 04:05:19  17984] #  Metal 4         476 (  2.7%)     16963 ( 97.3%)      17439
[03/15 04:05:19  17984] #  Metal 5          46 (  0.9%)      5097 ( 99.1%)       5143
[03/15 04:05:19  17984] #  Metal 6          89 (  4.3%)      1976 ( 95.7%)       2065
[03/15 04:05:19  17984] #  Metal 7          91 (  5.1%)      1690 ( 94.9%)       1781
[03/15 04:05:19  17984] #-----------------------------------------------------------
[03/15 04:05:19  17984] #               136512 ( 35.9%)    244233 ( 64.1%)     380745 
[03/15 04:05:19  17984] #
[03/15 04:05:19  17984] #detailRoute Statistics:
[03/15 04:05:19  17984] #Cpu time = 00:38:46
[03/15 04:05:19  17984] #Elapsed time = 00:38:46
[03/15 04:05:19  17984] #Increased memory = -31.46 (MB)
[03/15 04:05:19  17984] #Total memory = 1967.48 (MB)
[03/15 04:05:19  17984] #Peak memory = 2317.36 (MB)
[03/15 04:05:19  17984] #Updating routing design signature
[03/15 04:05:19  17984] #Created 848 library cell signatures
[03/15 04:05:19  17984] #Created 47182 NETS and 0 SPECIALNETS signatures
[03/15 04:05:19  17985] #Created 148543 instance signatures
[03/15 04:05:19  17985] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1970.20 (MB), peak = 2317.36 (MB)
[03/15 04:05:19  17985] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1970.40 (MB), peak = 2317.36 (MB)
[03/15 04:05:25  17990] #
[03/15 04:05:25  17990] #globalDetailRoute statistics:
[03/15 04:05:25  17990] #Cpu time = 00:39:09
[03/15 04:05:25  17990] #Elapsed time = 00:39:09
[03/15 04:05:25  17990] #Increased memory = -30.74 (MB)
[03/15 04:05:25  17990] #Total memory = 1930.89 (MB)
[03/15 04:05:25  17990] #Peak memory = 2317.36 (MB)
[03/15 04:05:25  17990] #Number of warnings = 87
[03/15 04:05:25  17990] #Total number of warnings = 386
[03/15 04:05:25  17990] #Number of fails = 0
[03/15 04:05:25  17990] #Total number of fails = 0
[03/15 04:05:25  17990] #Complete globalDetailRoute on Sat Mar 15 04:05:25 2025
[03/15 04:05:25  17990] #
[03/15 04:05:25  17990] **optDesign ... cpu = 0:41:59, real = 0:41:59, mem = 2286.2M, totSessionCpu=4:59:50 **
[03/15 04:05:25  17990] -routeWithEco false                      # bool, default=false
[03/15 04:05:25  17990] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 04:05:25  17990] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 04:05:25  17990] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 04:05:25  17990] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 04:05:25  17990] Extraction called for design 'fullchip' of instances=148542 and nets=47182 using extraction engine 'postRoute' at effort level 'low' .
[03/15 04:05:25  17990] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/15 04:05:25  17990] RC Extraction called in multi-corner(2) mode.
[03/15 04:05:25  17990] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 04:05:25  17990] Process corner(s) are loaded.
[03/15 04:05:25  17990]  Corner: Cmax
[03/15 04:05:25  17990]  Corner: Cmin
[03/15 04:05:25  17990] extractDetailRC Option : -outfile /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d -maxResLength 200  -extended
[03/15 04:05:25  17990] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 04:05:25  17990]       RC Corner Indexes            0       1   
[03/15 04:05:25  17990] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 04:05:25  17990] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 04:05:25  17990] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 04:05:25  17990] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 04:05:25  17990] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 04:05:25  17990] Shrink Factor                : 1.00000
[03/15 04:05:25  17990] Initializing multi-corner capacitance tables ... 
[03/15 04:05:25  17990] Initializing multi-corner resistance tables ...
[03/15 04:05:26  17991] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2286.2M)
[03/15 04:05:26  17991] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for storing RC.
[03/15 04:05:26  17991] Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 2353.3M)
[03/15 04:05:27  17992] Extracted 20.0004% (CPU Time= 0:00:01.7  MEM= 2353.3M)
[03/15 04:05:27  17992] Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 2353.3M)
[03/15 04:05:28  17993] Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 2357.3M)
[03/15 04:05:29  17994] Extracted 50.0003% (CPU Time= 0:00:03.8  MEM= 2357.3M)
[03/15 04:05:30  17995] Extracted 60.0004% (CPU Time= 0:00:04.6  MEM= 2357.3M)
[03/15 04:05:30  17995] Extracted 70.0003% (CPU Time= 0:00:05.0  MEM= 2357.3M)
[03/15 04:05:30  17995] Extracted 80.0004% (CPU Time= 0:00:05.4  MEM= 2357.3M)
[03/15 04:05:31  17996] Extracted 90.0003% (CPU Time= 0:00:06.1  MEM= 2357.3M)
[03/15 04:05:33  17998] Extracted 100% (CPU Time= 0:00:07.8  MEM= 2357.3M)
[03/15 04:05:33  17998] Number of Extracted Resistors     : 965901
[03/15 04:05:33  17998] Number of Extracted Ground Cap.   : 930461
[03/15 04:05:33  17998] Number of Extracted Coupling Cap. : 1626428
[03/15 04:05:33  17998] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 04:05:33  17998] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 04:05:33  17998]  Corner: Cmax
[03/15 04:05:33  17998]  Corner: Cmin
[03/15 04:05:33  17998] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2345.3M)
[03/15 04:05:33  17998] Creating parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb_Filter.rcdb.d' for storing RC.
[03/15 04:05:33  17999] Closing parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d'. 45606 times net's RC data read were performed.
[03/15 04:05:34  17999] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2345.293M)
[03/15 04:05:34  17999] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 04:05:34  17999] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2345.293M)
[03/15 04:05:34  17999] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.2  Real Time: 0:00:09.0  MEM: 2345.293M)
[03/15 04:05:34  17999] **optDesign ... cpu = 0:42:08, real = 0:42:08, mem = 2286.2M, totSessionCpu=4:59:59 **
[03/15 04:05:34  17999] Starting SI iteration 1 using Infinite Timing Windows
[03/15 04:05:34  17999] Begin IPO call back ...
[03/15 04:05:34  17999] End IPO call back ...
[03/15 04:05:34  17999] #################################################################################
[03/15 04:05:34  17999] # Design Stage: PostRoute
[03/15 04:05:34  17999] # Design Name: fullchip
[03/15 04:05:34  17999] # Design Mode: 65nm
[03/15 04:05:34  17999] # Analysis Mode: MMMC OCV 
[03/15 04:05:34  17999] # Parasitics Mode: SPEF/RCDB
[03/15 04:05:34  17999] # Signoff Settings: SI On 
[03/15 04:05:34  17999] #################################################################################
[03/15 04:05:36  18001] AAE_INFO: 1 threads acquired from CTE.
[03/15 04:05:36  18001] Setting infinite Tws ...
[03/15 04:05:36  18001] First Iteration Infinite Tw... 
[03/15 04:05:36  18001] Calculate early delays in OCV mode...
[03/15 04:05:36  18001] Calculate late delays in OCV mode...
[03/15 04:05:36  18001] Topological Sorting (CPU = 0:00:00.2, MEM = 2299.8M, InitMEM = 2293.7M)
[03/15 04:05:36  18001] Initializing multi-corner capacitance tables ... 
[03/15 04:05:36  18001] Initializing multi-corner resistance tables ...
[03/15 04:05:37  18002] Opening parasitic data file '/tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/fullchip_3097_A83niU.rcdb.d' for reading.
[03/15 04:05:37  18002] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2316.6M)
[03/15 04:05:37  18002] AAE_INFO: 1 threads acquired from CTE.
[03/15 04:05:57  18022] AAE_INFO-618: Total number of nets in the design is 47182,  96.7 percent of the nets selected for SI analysis
[03/15 04:05:57  18022] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 04:05:57  18022] End delay calculation. (MEM=2383.38 CPU=0:00:19.8 REAL=0:00:19.0)
[03/15 04:05:57  18022] Save waveform /tmp/innovus_temp_3097_ieng6-ece-03.ucsd.edu_jmsin_tbFb7T/.AAE_Tm8JUg/.AAE_3097/waveform.data...
[03/15 04:05:57  18023] *** CDM Built up (cpu=0:00:23.3  real=0:00:23.0  mem= 2383.4M) ***
[03/15 04:05:59  18024] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2383.4M)
[03/15 04:05:59  18024] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 04:05:59  18024] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2383.4M)
[03/15 04:05:59  18024] Starting SI iteration 2
[03/15 04:05:59  18025] AAE_INFO: 1 threads acquired from CTE.
[03/15 04:05:59  18025] Calculate early delays in OCV mode...
[03/15 04:06:00  18025] Calculate late delays in OCV mode...
[03/15 04:06:19  18044] AAE_INFO-618: Total number of nets in the design is 47182,  26.5 percent of the nets selected for SI analysis
[03/15 04:06:19  18044] End delay calculation. (MEM=2359.42 CPU=0:00:19.6 REAL=0:00:19.0)
[03/15 04:06:19  18044] *** CDM Built up (cpu=0:00:19.8  real=0:00:20.0  mem= 2359.4M) ***
[03/15 04:06:22  18047] *** Done Building Timing Graph (cpu=0:00:48.0 real=0:00:48.0 totSessionCpu=5:00:47 mem=2359.4M)
[03/15 04:06:22  18047] **optDesign ... cpu = 0:42:56, real = 0:42:56, mem = 2290.6M, totSessionCpu=5:00:47 **
[03/15 04:06:22  18047] *** Timing NOT met, worst failing slack is -29.274
[03/15 04:06:22  18047] *** Check timing (0:00:00.0)
[03/15 04:06:22  18047] Begin: GigaOpt Optimization in post-eco TNS mode
[03/15 04:06:22  18047] Info: 227 clock nets excluded from IPO operation.
[03/15 04:06:22  18047] PhyDesignGrid: maxLocalDensity 1.00
[03/15 04:06:22  18047] #spOpts: N=65 mergeVia=F 
[03/15 04:06:25  18050] *info: 227 clock nets excluded
[03/15 04:06:25  18050] *info: 2 special nets excluded.
[03/15 04:06:25  18050] *info: 1551 no-driver nets excluded.
[03/15 04:06:27  18052] ** GigaOpt Optimizer WNS Slack -29.274 TNS Slack -6931.285 Density 99.33
[03/15 04:06:27  18052] Optimizer TNS Opt
[03/15 04:06:27  18052] Active Path Group: reg2reg  
[03/15 04:06:28  18053] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 04:06:28  18053] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 04:06:28  18053] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 04:06:28  18053] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:01.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 04:06:28  18053] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_6_/D  |
[03/15 04:06:28  18053] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign0_reg_8_/D  |
[03/15 04:06:29  18054] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:01.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign3_reg_18_/D |
[03/15 04:06:29  18054] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign4_reg_1_/D  |
[03/15 04:06:29  18054] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign5_reg_7_/D  |
[03/15 04:06:29  18055] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign6_reg_3_/D  |
[03/15 04:06:30  18055] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:01.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sum_q_reg_16_/D         |
[03/15 04:06:31  18056] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:01.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 04:06:31  18056] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/15 04:06:31  18056] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/15 04:06:31  18056] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/15 04:06:31  18056] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 04:06:31  18056] |        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/15 04:06:32  18057] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:01.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/15 04:06:32  18057] |        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
[03/15 04:06:32  18057] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/15 04:06:32  18057] |        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/15 04:06:32  18057] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/15 04:06:32  18057] |        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
[03/15 04:06:32  18057] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 04:06:32  18057] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/15 04:06:33  18058] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:01.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 04:06:33  18058] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/15 04:06:33  18058] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 04:06:33  18058] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/15 04:06:33  18058] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 04:06:33  18058] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/15 04:06:33  18058] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/15 04:06:33  18058] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/15 04:06:33  18058] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/15 04:06:33  18058] |        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
[03/15 04:06:33  18058] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 04:06:33  18058] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/15 04:06:33  18058] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/15 04:06:33  18058] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/15 04:06:33  18058] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/15 04:06:33  18058] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
[03/15 04:06:33  18058] | -29.274|  -29.274|-6931.285|-6931.285|    99.33%|   0:00:00.0| 2531.0M|   WC_VIEW|  reg2reg| core_instance/sfp_instance/sfp_out_sign2_reg_19_/D |
[03/15 04:06:33  18058] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 04:06:33  18058] 
[03/15 04:06:33  18058] *** Finish Core Optimize Step (cpu=0:00:06.0 real=0:00:06.0 mem=2531.0M) ***
[03/15 04:06:34  18059] Checking setup slack degradation ...
[03/15 04:06:34  18059] 
[03/15 04:06:34  18059] Recovery Manager:
[03/15 04:06:34  18059]   Low  Effort WNS Jump: 0.080 (REF: -29.194, TGT: -29.274, Threshold: 0.426) - Skip
[03/15 04:06:34  18059]   High Effort WNS Jump: 0.080 (REF: -29.194, TGT: -29.274, Threshold: 0.213) - Skip
[03/15 04:06:34  18059]   Low  Effort TNS Jump: 5.662 (REF: -6925.624, TGT: -6931.285, Threshold: 50.000) - Skip
[03/15 04:06:34  18059]   High Effort TNS Jump: 5.662 (REF: -6925.624, TGT: -6931.285, Threshold: 50.000) - Skip
[03/15 04:06:34  18059] 
[03/15 04:06:34  18059] 
[03/15 04:06:34  18059] *** Finished Optimize Step Cumulative (cpu=0:00:06.5 real=0:00:07.0 mem=2531.0M) ***
[03/15 04:06:34  18059] **** Begin NDR-Layer Usage Statistics ****
[03/15 04:06:34  18059] Layer 3 has 230 constrained nets 
[03/15 04:06:34  18059] Layer 7 has 313 constrained nets 
[03/15 04:06:34  18059] **** End NDR-Layer Usage Statistics ****
[03/15 04:06:34  18059] 
[03/15 04:06:34  18059] *** Finish Post Route Setup Fixing (cpu=0:00:07.3 real=0:00:07.0 mem=2531.0M) ***
[03/15 04:06:34  18059] End: GigaOpt Optimization in post-eco TNS mode
[03/15 04:06:35  18060] Running setup recovery post routing.
[03/15 04:06:35  18060] **optDesign ... cpu = 0:43:09, real = 0:43:09, mem = 2382.0M, totSessionCpu=5:01:00 **
[03/15 04:06:35  18060]   Timing Snapshot: (TGT)
[03/15 04:06:35  18060]      Weighted WNS: -29.274
[03/15 04:06:35  18060]       All  PG WNS: -29.274
[03/15 04:06:35  18060]       High PG WNS: -29.274
[03/15 04:06:35  18060]       All  PG TNS: -6931.285
[03/15 04:06:35  18060]       High PG TNS: -6931.285
[03/15 04:06:35  18060]          Tran DRV: 0
[03/15 04:06:35  18060]           Cap DRV: 0
[03/15 04:06:35  18060]        Fanout DRV: 0
[03/15 04:06:35  18060]            Glitch: 0
[03/15 04:06:35  18060]    Category Slack: { [L, -29.274] [H, -29.274] }
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Checking setup slack degradation ...
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Recovery Manager:
[03/15 04:06:35  18060]   Low  Effort WNS Jump: 0.080 (REF: -29.194, TGT: -29.274, Threshold: 0.426) - Skip
[03/15 04:06:35  18060]   High Effort WNS Jump: 0.080 (REF: -29.194, TGT: -29.274, Threshold: 0.213) - Skip
[03/15 04:06:35  18060]   Low  Effort TNS Jump: 5.662 (REF: -6925.624, TGT: -6931.285, Threshold: 50.000) - Skip
[03/15 04:06:35  18060]   High Effort TNS Jump: 5.662 (REF: -6925.624, TGT: -6931.285, Threshold: 50.000) - Skip
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Checking DRV degradation...
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Recovery Manager:
[03/15 04:06:35  18060]     Tran DRV degradation : 0 (0 -> 0)
[03/15 04:06:35  18060]      Cap DRV degradation : 0 (0 -> 0)
[03/15 04:06:35  18060]   Fanout DRV degradation : 0 (0 -> 0)
[03/15 04:06:35  18060]       Glitch degradation : 0 (0 -> 0)
[03/15 04:06:35  18060]   DRV Recovery (Margin: 100) - Skip
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/15 04:06:35  18060] *** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=2382.00M, totSessionCpu=5:01:01 .
[03/15 04:06:35  18060] **optDesign ... cpu = 0:43:10, real = 0:43:09, mem = 2382.0M, totSessionCpu=5:01:01 **
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] **INFO: Starting Blocking QThread with 1 CPU
[03/15 04:06:35  18060]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Begin Power Analysis
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060]     0.00V	    VSS
[03/15 04:06:35  18060]     0.90V	    VDD
[03/15 04:06:35  18060] Begin Processing Timing Library for Power Calculation
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Begin Processing Timing Library for Power Calculation
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Begin Processing Power Net/Grid for Power Calculation
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1866.53MB/1866.53MB)
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Begin Processing Timing Window Data for Power Calculation
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1866.86MB/1866.86MB)
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Begin Processing User Attributes
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1866.91MB/1866.91MB)
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Begin Processing Signal Activity
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1867.75MB/1867.75MB)
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Begin Power Computation
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060]       ----------------------------------------------------------
[03/15 04:06:35  18060]       # of cell(s) missing both power/leakage table: 0
[03/15 04:06:35  18060]       # of cell(s) missing power table: 2
[03/15 04:06:35  18060]       # of cell(s) missing leakage table: 1
[03/15 04:06:35  18060]       # of MSMV cell(s) missing power_level: 0
[03/15 04:06:35  18060]       ----------------------------------------------------------
[03/15 04:06:35  18060] CellName                                  Missing Table(s)
[03/15 04:06:35  18060] TIEL                                      internal power, 
[03/15 04:06:35  18060] sram_w16                                  internal power, leakge power, 
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=1869.07MB/1869.07MB)
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Begin Processing User Attributes
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1869.07MB/1869.07MB)
[03/15 04:06:35  18060] 
[03/15 04:06:35  18060] Ended Power Analysis: (cpu=0:00:13, real=0:00:12, mem(process/total)=1869.10MB/1869.10MB)
[03/15 04:06:35  18060] 
[03/15 04:06:49  18074]  
_______________________________________________________________________
[03/15 04:06:49  18074] **optDesign ... cpu = 0:43:23, real = 0:43:23, mem = 2382.0M, totSessionCpu=5:01:14 **
[03/15 04:06:49  18074] Latch borrow mode reset to max_borrow
[03/15 04:06:51  18075] <optDesign CMD> Restore Using all VT Cells
[03/15 04:06:51  18075] Reported timing to dir ./timingReports
[03/15 04:06:51  18075] **optDesign ... cpu = 0:43:25, real = 0:43:25, mem = 2382.0M, totSessionCpu=5:01:16 **
[03/15 04:06:51  18075] Begin: glitch net info
[03/15 04:06:51  18075] glitch slack range: number of glitch nets
[03/15 04:06:51  18075] glitch slack < -0.32 : 0
[03/15 04:06:51  18075] -0.32 < glitch slack < -0.28 : 0
[03/15 04:06:51  18075] -0.28 < glitch slack < -0.24 : 0
[03/15 04:06:51  18075] -0.24 < glitch slack < -0.2 : 0
[03/15 04:06:51  18075] -0.2 < glitch slack < -0.16 : 0
[03/15 04:06:51  18075] -0.16 < glitch slack < -0.12 : 0
[03/15 04:06:51  18075] -0.12 < glitch slack < -0.08 : 0
[03/15 04:06:51  18075] -0.08 < glitch slack < -0.04 : 0
[03/15 04:06:51  18075] -0.04 < glitch slack : 0
[03/15 04:06:51  18075] End: glitch net info
[03/15 04:06:51  18075] ** Profile ** Start :  cpu=0:00:00.0, mem=2439.2M
[03/15 04:06:51  18076] ** Profile ** Other data :  cpu=0:00:00.3, mem=2439.2M
[03/15 04:06:52  18076] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2439.2M
[03/15 04:06:55  18079] ** Profile ** Total reports :  cpu=0:00:03.2, mem=2384.0M
[03/15 04:06:56  18080] ** Profile ** DRVs :  cpu=0:00:01.1, mem=2384.0M
[03/15 04:06:56  18080] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.274 | -29.274 |  0.041  |
|           TNS (ns):| -6931.3 | -6931.3 |  0.000  |
|    Violating Paths:|  2624   |  2624   |    0    |
|          All Paths:|  7670   |  7497   |  5029   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     93 (93)      |    -482    |     93 (93)      |
+----------------+------------------+------------+------------------+

Density: 18.808%
       (99.326% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2384.0M
[03/15 04:06:56  18080] **optDesign ... cpu = 0:43:30, real = 0:43:30, mem = 2382.0M, totSessionCpu=5:01:21 **
[03/15 04:06:56  18080]  ReSet Options after AAE Based Opt flow 
[03/15 04:06:56  18080] *** Finished optDesign ***
[03/15 04:06:56  18080] 
[03/15 04:06:56  18080] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:43:39 real=  0:43:39)
[03/15 04:06:56  18080] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/15 04:06:56  18080] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:19.3 real=0:00:18.8)
[03/15 04:06:56  18080] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:58.3 real=0:00:58.2)
[03/15 04:06:56  18080] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:21.3 real=0:00:21.3)
[03/15 04:06:56  18080] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=  0:01:11 real=  0:01:12)
[03/15 04:06:56  18080] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[03/15 04:06:56  18080] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:39:09 real=  0:39:09)
[03/15 04:06:56  18080] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:48.0 real=0:00:47.9)
[03/15 04:06:56  18080] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:05.3 real=0:00:05.3)
[03/15 04:06:56  18080] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:16.0 real=0:00:16.6)
[03/15 04:06:56  18080] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 04:06:56  18080] Info: pop threads available for lower-level modules during optimization.
[03/15 04:06:56  18081] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 04:06:56  18081] <CMD> saveDesign route.enc
[03/15 04:06:56  18081] The in-memory database contained RC information but was not saved. To save 
[03/15 04:06:56  18081] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/15 04:06:56  18081] so it should only be saved when it is really desired.
[03/15 04:06:56  18081] Writing Netlist "route.enc.dat/fullchip.v.gz" ...
[03/15 04:06:57  18081] Saving AAE Data ...
[03/15 04:06:57  18082] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/15 04:06:57  18082] Saving mode setting ...
[03/15 04:06:57  18082] Saving global file ...
[03/15 04:06:57  18082] Saving floorplan file ...
[03/15 04:06:58  18082] Saving Drc markers ...
[03/15 04:06:59  18083] ... 195102 markers are saved ...
[03/15 04:06:59  18083] ... 18999 geometry drc markers are saved ...
[03/15 04:06:59  18083] ... 26 antenna drc markers are saved ...
[03/15 04:06:59  18083] Saving placement file ...
[03/15 04:06:59  18083] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2382.0M) ***
[03/15 04:06:59  18083] Saving route file ...
[03/15 04:07:01  18084] *** Completed saveRoute (cpu=0:00:01.1 real=0:00:02.0 mem=2382.0M) ***
[03/15 04:07:01  18084] Saving DEF file ...
[03/15 04:07:02  18084] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 04:07:02  18084] 
[03/15 04:07:02  18084] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 04:07:02  18084] 
[03/15 04:07:02  18084] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 04:07:03  18085] Generated self-contained design route.enc.dat
[03/15 04:07:03  18085] 
[03/15 04:07:03  18085] *** Summary of all messages that are not suppressed in this session:
[03/15 04:07:03  18085] Severity  ID               Count  Summary                                  
[03/15 04:07:03  18085] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 04:07:03  18085] ERROR     IMPOAX-142           2  %s                                       
[03/15 04:07:03  18085] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 04:07:03  18085] 
[03/15 07:35:50  20706] <CMD> verify_drc
[03/15 07:35:50  20706]  *** Starting Verify DRC (MEM: 2321.7) ***
[03/15 07:35:50  20706] 
[03/15 07:35:51  20706]   VERIFY DRC ...... Starting Verification
[03/15 07:35:51  20706]   VERIFY DRC ...... Initializing
[03/15 07:35:51  20706]   VERIFY DRC ...... Deleting Existing Violations
[03/15 07:35:51  20706]   VERIFY DRC ...... Creating Sub-Areas
[03/15 07:35:51  20706]   VERIFY DRC ...... Using new threading
[03/15 07:35:51  20706]   VERIFY DRC ...... Sub-Area : 1 of 35
[03/15 07:35:51  20707] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[03/15 07:35:51  20707] 
[03/15 07:35:51  20707]   Verification Complete : 1000 Viols.
[03/15 07:35:51  20707] 
[03/15 07:35:51  20707]  *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 0.00  MEM: 80.0M) ***
[03/15 07:35:51  20707] 
[03/15 07:35:57  20708] <CMD> verifyGeometry
[03/15 07:35:57  20708]  *** Starting Verify Geometry (MEM: 2405.7) ***
[03/15 07:35:57  20708] 
[03/15 07:35:57  20708]   VERIFY GEOMETRY ...... Starting Verification
[03/15 07:35:57  20708]   VERIFY GEOMETRY ...... Initializing
[03/15 07:35:57  20708]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/15 07:35:57  20709]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/15 07:35:57  20709]                   ...... bin size: 2880
[03/15 07:35:57  20709]   VERIFY GEOMETRY ...... SubArea : 1 of 35
[03/15 07:35:57  20709] **WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
[03/15 07:35:57  20709] VG: elapsed time: 0.00
[03/15 07:35:58  20709] Begin Summary ...
[03/15 07:35:58  20709]   Cells       : 0
[03/15 07:35:58  20709]   SameNet     : 0
[03/15 07:35:58  20709]   Wiring      : 0
[03/15 07:35:58  20709]   Antenna     : 0
[03/15 07:35:58  20709]   Short       : 605
[03/15 07:35:58  20709]   Overlap     : 395
[03/15 07:35:58  20709] End Summary
[03/15 07:35:58  20709] 
[03/15 07:35:58  20709]   Verification Complete : 1000 Viols.  0 Wrngs.
[03/15 07:35:58  20709] 
[03/15 07:35:58  20709] **********End: VERIFY GEOMETRY**********
[03/15 07:35:58  20709]  *** verify geometry (CPU: 0:00:00.2  MEM: 0.0M)
[03/15 07:35:58  20709] 
[03/15 19:36:04  29651] 
[03/15 19:36:04  29651] *** Memory Usage v#1 (Current mem = 2339.492M, initial mem = 149.258M) ***
