{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1754712132800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1754712132800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 09 11:02:12 2025 " "Processing started: Sat Aug 09 11:02:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1754712132800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1754712132800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1754712132800 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1754712133186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 2 2 " "Found 2 design units, including 2 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133272 ""} { "Info" "ISGN_ENTITY_NAME" "2 sram_IS61WV25616_controller_32b_3lr " "Found entity 2: sram_IS61WV25616_controller_32b_3lr" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.sv 2 2 " "Found 2 design units, including 2 entities, in source file bcdto7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "BCDto7Seg.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/BCDto7Seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133275 ""} { "Info" "ISGN_ENTITY_NAME" "2 converter " "Found entity 2: converter" {  } { { "BCDto7Seg.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/BCDto7Seg.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC singlecycle.sv(32) " "Verilog HDL Declaration information at singlecycle.sv(32): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1754712133279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "immgen ImmGen singlecycle.sv(45) " "Verilog HDL Declaration information at singlecycle.sv(45): object \"immgen\" differs only in case from object \"ImmGen\" in the same scope" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1754712133279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file singlecycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brc.sv 2 2 " "Found 2 design units, including 2 entities, in source file brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "brc.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133290 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero " "Found entity 2: zero" {  } { { "brc.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/brc.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 13 13 " "Found 13 design units, including 13 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""} { "Info" "ISGN_ENTITY_NAME" "2 FA " "Found entity 2: FA" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""} { "Info" "ISGN_ENTITY_NAME" "3 FA_32 " "Found entity 3: FA_32" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""} { "Info" "ISGN_ENTITY_NAME" "4 FS " "Found entity 4: FS" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""} { "Info" "ISGN_ENTITY_NAME" "5 SLTU " "Found entity 5: SLTU" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""} { "Info" "ISGN_ENTITY_NAME" "6 SLT " "Found entity 6: SLT" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""} { "Info" "ISGN_ENTITY_NAME" "7 EXOR " "Found entity 7: EXOR" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""} { "Info" "ISGN_ENTITY_NAME" "8 ANDD " "Found entity 8: ANDD" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""} { "Info" "ISGN_ENTITY_NAME" "9 ORR " "Found entity 9: ORR" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""} { "Info" "ISGN_ENTITY_NAME" "10 SLL " "Found entity 10: SLL" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""} { "Info" "ISGN_ENTITY_NAME" "11 SRL " "Found entity 11: SRL" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""} { "Info" "ISGN_ENTITY_NAME" "12 SRA " "Found entity 12: SRA" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""} { "Info" "ISGN_ENTITY_NAME" "13 Muxx " "Found entity 13: Muxx" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff32.sv 2 2 " "Found 2 design units, including 2 entities, in source file ff32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FF32 " "Found entity 1: FF32" {  } { { "FF32.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/FF32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133302 ""} { "Info" "ISGN_ENTITY_NAME" "2 FF1 " "Found entity 2: FF1" {  } { { "FF32.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/FF32.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1754712133302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1754712133302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singlecycle " "Elaborating entity \"singlecycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1754712133361 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "four singlecycle.sv(46) " "Verilog HDL or VHDL warning at singlecycle.sv(46): object \"four\" assigned a value but never read" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1754712133383 "|singlecycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_next_temp singlecycle.sv(51) " "Verilog HDL or VHDL warning at singlecycle.sv(51): object \"pc_next_temp\" assigned a value but never read" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1754712133383 "|singlecycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controlunit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controlunit\"" {  } { { "singlecycle.sv" "controlunit" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:pcmux\"" {  } { { "singlecycle.sv" "pcmux" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "singlecycle.sv" "PC" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "singlecycle.sv" "imem" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133437 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "63 0 2047 imem.sv(10) " "Verilog HDL warning at imem.sv(10): number of words (63) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "imem.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/imem.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1754712133450 "|singlecycle|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 imem.sv(6) " "Net \"mem.data_a\" at imem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/imem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1754712133450 "|singlecycle|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 imem.sv(6) " "Net \"mem.waddr_a\" at imem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/imem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1754712133450 "|singlecycle|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 imem.sv(6) " "Net \"mem.we_a\" at imem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/imem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1754712133450 "|singlecycle|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile\"" {  } { { "singlecycle.sv" "regfile" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:ImmGen " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:ImmGen\"" {  } { { "singlecycle.sv" "ImmGen" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc brc:brc " "Elaborating entity \"brc\" for hierarchy \"brc:brc\"" {  } { { "singlecycle.sv" "brc" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT brc:brc\|SLT:SLT " "Elaborating entity \"SLT\" for hierarchy \"brc:brc\|SLT:SLT\"" {  } { { "brc.sv" "SLT" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/brc.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS brc:brc\|SLT:SLT\|FS:FS " "Elaborating entity \"FS\" for hierarchy \"brc:brc\|SLT:SLT\|FS:FS\"" {  } { { "alu.sv" "FS" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_32 brc:brc\|SLT:SLT\|FS:FS\|FA_32:FA1 " "Elaborating entity \"FA_32\" for hierarchy \"brc:brc\|SLT:SLT\|FS:FS\|FA_32:FA1\"" {  } { { "alu.sv" "FA1" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA brc:brc\|SLT:SLT\|FS:FS\|FA_32:FA1\|FA:FA0 " "Elaborating entity \"FA\" for hierarchy \"brc:brc\|SLT:SLT\|FS:FS\|FA_32:FA1\|FA:FA0\"" {  } { { "alu.sv" "FA0" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLTU brc:brc\|SLTU:SLTU " "Elaborating entity \"SLTU\" for hierarchy \"brc:brc\|SLTU:SLTU\"" {  } { { "brc.sv" "SLTU" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/brc.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero brc:brc\|zero:zero " "Elaborating entity \"zero\" for hierarchy \"brc:brc\|zero:zero\"" {  } { { "brc.sv" "zero" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/brc.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "singlecycle.sv" "alu" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXOR alu:alu\|EXOR:EXOR " "Elaborating entity \"EXOR\" for hierarchy \"alu:alu\|EXOR:EXOR\"" {  } { { "alu.sv" "EXOR" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORR alu:alu\|ORR:ORR " "Elaborating entity \"ORR\" for hierarchy \"alu:alu\|ORR:ORR\"" {  } { { "alu.sv" "ORR" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDD alu:alu\|ANDD:ANDD " "Elaborating entity \"ANDD\" for hierarchy \"alu:alu\|ANDD:ANDD\"" {  } { { "alu.sv" "ANDD" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL alu:alu\|SLL:SLL " "Elaborating entity \"SLL\" for hierarchy \"alu:alu\|SLL:SLL\"" {  } { { "alu.sv" "SLL" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133885 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alu.sv(393) " "Verilog HDL Case Statement warning at alu.sv(393): can't check case statement for completeness because the case expression has too many possible states" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 393 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1754712133919 "|singlecycle|alu:alu|SLL:SLL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRL alu:alu\|SRL:SRL " "Elaborating entity \"SRL\" for hierarchy \"alu:alu\|SRL:SRL\"" {  } { { "alu.sv" "SRL" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133920 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alu.sv(436) " "Verilog HDL Case Statement warning at alu.sv(436): can't check case statement for completeness because the case expression has too many possible states" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 436 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1754712133938 "|singlecycle|alu:alu|SRL:SRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA alu:alu\|SRA:SRA " "Elaborating entity \"SRA\" for hierarchy \"alu:alu\|SRA:SRA\"" {  } { { "alu.sv" "SRA" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133940 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alu.sv(494) " "Verilog HDL Case Statement warning at alu.sv(494): can't check case statement for completeness because the case expression has too many possible states" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 494 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1754712133965 "|singlecycle|alu:alu|SRA:SRA"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alu.sv(530) " "Verilog HDL Case Statement warning at alu.sv(530): can't check case statement for completeness because the case expression has too many possible states" {  } { { "alu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 530 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1754712133965 "|singlecycle|alu:alu|SRA:SRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxx alu:alu\|Muxx:Mux " "Elaborating entity \"Muxx\" for hierarchy \"alu:alu\|Muxx:Mux\"" {  } { { "alu.sv" "Mux" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/alu.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:lsu " "Elaborating entity \"lsu\" for hierarchy \"lsu:lsu\"" {  } { { "singlecycle.sv" "lsu" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712133982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 lsu.sv(112) " "Verilog HDL assignment warning at lsu.sv(112): truncated value with size 32 to match size of target (28)" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1754712133999 "|singlecycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 lsu.sv(113) " "Verilog HDL assignment warning at lsu.sv(113): truncated value with size 32 to match size of target (28)" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1754712133999 "|singlecycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 lsu.sv(143) " "Verilog HDL assignment warning at lsu.sv(143): truncated value with size 32 to match size of target (28)" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1754712133999 "|singlecycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 lsu.sv(144) " "Verilog HDL assignment warning at lsu.sv(144): truncated value with size 32 to match size of target (28)" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1754712133999 "|singlecycle|lsu:lsu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switch lsu.sv(164) " "Verilog HDL Always Construct warning at lsu.sv(164): variable \"switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1754712133999 "|singlecycle|lsu:lsu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "button lsu.sv(167) " "Verilog HDL Always Construct warning at lsu.sv(167): variable \"button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1754712133999 "|singlecycle|lsu:lsu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o_ld_data_sram lsu.sv(169) " "Verilog HDL Always Construct warning at lsu.sv(169): variable \"o_ld_data_sram\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1754712134000 "|singlecycle|lsu:lsu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_io_lcd lsu.sv(9) " "Output port \"o_io_lcd\" at lsu.sv(9) has no driver" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1754712134000 "|singlecycle|lsu:lsu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg lsu:lsu\|BCDto7Seg:bcdconv " "Elaborating entity \"BCDto7Seg\" for hierarchy \"lsu:lsu\|BCDto7Seg:bcdconv\"" {  } { { "lsu.sv" "bcdconv" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712134001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter lsu:lsu\|BCDto7Seg:bcdconv\|converter:conv1 " "Elaborating entity \"converter\" for hierarchy \"lsu:lsu\|BCDto7Seg:bcdconv\|converter:conv1\"" {  } { { "BCDto7Seg.sv" "conv1" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/BCDto7Seg.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712134013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_IS61WV25616_controller_32b_3lr lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller " "Elaborating entity \"sram_IS61WV25616_controller_32b_3lr\" for hierarchy \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\"" {  } { { "lsu.sv" "sramcontroller" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712134052 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lsu.sv(300) " "Verilog HDL Case Statement information at lsu.sv(300): all case item expressions in this case statement are onehot" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 300 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1754712134066 "|singlecycle|lsu:lsu|sram_IS61WV25616_controller_32b_3lr:sramcontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:muxwb " "Elaborating entity \"mux4\" for hierarchy \"mux4:muxwb\"" {  } { { "singlecycle.sv" "muxwb" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712134068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF32 FF32:FFPC " "Elaborating entity \"FF32\" for hierarchy \"FF32:FFPC\"" {  } { { "singlecycle.sv" "FFPC" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1754712134084 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/db/singlecycle.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/MANHPHU/Documents/summer_projects/singlecycle/db/singlecycle.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1754712138203 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1754712151637 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[0\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[0\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[1\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[1\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[2\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[2\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[3\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[3\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[4\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[4\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[5\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[5\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[6\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[6\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[7\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[7\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[8\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[8\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[9\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[9\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[10\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[10\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[11\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[11\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[12\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[12\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[13\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[13\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[14\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[14\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[15\] lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q " "Converted the fan-out from the tri-state buffer \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|DOUT\[15\]\" to the node \"lsu:lsu\|sram_IS61WV25616_controller_32b_3lr:sramcontroller\|rdata_q\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/lsu.sv" 223 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1754712151698 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1754712151698 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[17\] GND " "Pin \"o_io_ledr\[17\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[18\] GND " "Pin \"o_io_ledr\[18\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[19\] GND " "Pin \"o_io_ledr\[19\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[20\] GND " "Pin \"o_io_ledr\[20\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[21\] GND " "Pin \"o_io_ledr\[21\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[22\] GND " "Pin \"o_io_ledr\[22\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[23\] GND " "Pin \"o_io_ledr\[23\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[24\] GND " "Pin \"o_io_ledr\[24\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[25\] GND " "Pin \"o_io_ledr\[25\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[26\] GND " "Pin \"o_io_ledr\[26\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[27\] GND " "Pin \"o_io_ledr\[27\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[28\] GND " "Pin \"o_io_ledr\[28\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[29\] GND " "Pin \"o_io_ledr\[29\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[30\] GND " "Pin \"o_io_ledr\[30\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledr\[31\] GND " "Pin \"o_io_ledr\[31\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[8\] GND " "Pin \"o_io_ledg\[8\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[9\] GND " "Pin \"o_io_ledg\[9\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[10\] GND " "Pin \"o_io_ledg\[10\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[11\] GND " "Pin \"o_io_ledg\[11\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[12\] GND " "Pin \"o_io_ledg\[12\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[13\] GND " "Pin \"o_io_ledg\[13\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[14\] GND " "Pin \"o_io_ledg\[14\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[15\] GND " "Pin \"o_io_ledg\[15\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[16\] GND " "Pin \"o_io_ledg\[16\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[17\] GND " "Pin \"o_io_ledg\[17\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[18\] GND " "Pin \"o_io_ledg\[18\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[19\] GND " "Pin \"o_io_ledg\[19\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[20\] GND " "Pin \"o_io_ledg\[20\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[21\] GND " "Pin \"o_io_ledg\[21\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[22\] GND " "Pin \"o_io_ledg\[22\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[23\] GND " "Pin \"o_io_ledg\[23\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[24\] GND " "Pin \"o_io_ledg\[24\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[25\] GND " "Pin \"o_io_ledg\[25\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[26\] GND " "Pin \"o_io_ledg\[26\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[27\] GND " "Pin \"o_io_ledg\[27\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[28\] GND " "Pin \"o_io_ledg\[28\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[29\] GND " "Pin \"o_io_ledg\[29\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[30\] GND " "Pin \"o_io_ledg\[30\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_ledg\[31\] GND " "Pin \"o_io_ledg\[31\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_ledg[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[0\] GND " "Pin \"o_io_lcd\[0\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[1\] GND " "Pin \"o_io_lcd\[1\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[2\] GND " "Pin \"o_io_lcd\[2\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[3\] GND " "Pin \"o_io_lcd\[3\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[4\] GND " "Pin \"o_io_lcd\[4\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[5\] GND " "Pin \"o_io_lcd\[5\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[6\] GND " "Pin \"o_io_lcd\[6\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[7\] GND " "Pin \"o_io_lcd\[7\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[8\] GND " "Pin \"o_io_lcd\[8\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[9\] GND " "Pin \"o_io_lcd\[9\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[10\] GND " "Pin \"o_io_lcd\[10\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[11\] GND " "Pin \"o_io_lcd\[11\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[12\] GND " "Pin \"o_io_lcd\[12\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[13\] GND " "Pin \"o_io_lcd\[13\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[14\] GND " "Pin \"o_io_lcd\[14\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[15\] GND " "Pin \"o_io_lcd\[15\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[16\] GND " "Pin \"o_io_lcd\[16\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[17\] GND " "Pin \"o_io_lcd\[17\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[18\] GND " "Pin \"o_io_lcd\[18\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[19\] GND " "Pin \"o_io_lcd\[19\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[20\] GND " "Pin \"o_io_lcd\[20\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[21\] GND " "Pin \"o_io_lcd\[21\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[22\] GND " "Pin \"o_io_lcd\[22\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[23\] GND " "Pin \"o_io_lcd\[23\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[24\] GND " "Pin \"o_io_lcd\[24\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[25\] GND " "Pin \"o_io_lcd\[25\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[26\] GND " "Pin \"o_io_lcd\[26\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[27\] GND " "Pin \"o_io_lcd\[27\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[28\] GND " "Pin \"o_io_lcd\[28\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[29\] GND " "Pin \"o_io_lcd\[29\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[30\] GND " "Pin \"o_io_lcd\[30\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_io_lcd\[31\] GND " "Pin \"o_io_lcd\[31\]\" is stuck at GND" {  } { { "singlecycle.sv" "" { Text "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/singlecycle.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1754712154977 "|singlecycle|o_io_lcd[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1754712154977 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1754712160229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MANHPHU/Documents/summer_projects/singlecycle/output_files/singlecycle.map.smsg " "Generated suppressed messages file C:/Users/MANHPHU/Documents/summer_projects/singlecycle/output_files/singlecycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1754712160446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1754712160782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1754712160782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5793 " "Implemented 5793 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1754712161184 ""} { "Info" "ICUT_CUT_TM_OPINS" "224 " "Implemented 224 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1754712161184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5531 " "Implemented 5531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1754712161184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1754712161184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1754712161220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 09 11:02:41 2025 " "Processing ended: Sat Aug 09 11:02:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1754712161220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1754712161220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1754712161220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1754712161220 ""}
