Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Sep 12 15:20:31 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.882        0.000                      0                  256        0.042        0.000                      0                  256        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.882        0.000                      0                  256        0.042        0.000                      0                  256        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.952ns (18.625%)  route 4.159ns (81.375%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_RESET_DEBOUNCE/count_reg_reg[17]/Q
                         net (fo=2, routed)           0.831     6.596    U_RESET_DEBOUNCE/count_reg[17]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.638     7.359    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.483 f  U_RESET_DEBOUNCE/count_reg[26]_i_7/O
                         net (fo=1, routed)           1.142     8.624    U_RESET_DEBOUNCE/count_reg[26]_i_7_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.748 f  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          1.548    10.297    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.124    10.421 r  U_RESET_DEBOUNCE/count_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    10.421    U_RESET_DEBOUNCE/count_next[17]
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.586    15.008    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/C
                         clock pessimism              0.301    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)        0.029    15.303    U_RESET_DEBOUNCE/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.980ns (19.069%)  route 4.159ns (80.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_RESET_DEBOUNCE/count_reg_reg[17]/Q
                         net (fo=2, routed)           0.831     6.596    U_RESET_DEBOUNCE/count_reg[17]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.638     7.359    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.483 f  U_RESET_DEBOUNCE/count_reg[26]_i_7/O
                         net (fo=1, routed)           1.142     8.624    U_RESET_DEBOUNCE/count_reg[26]_i_7_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.748 f  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          1.548    10.297    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.152    10.449 r  U_RESET_DEBOUNCE/count_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    10.449    U_RESET_DEBOUNCE/count_next[25]
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.586    15.008    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[25]/C
                         clock pessimism              0.301    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)        0.075    15.349    U_RESET_DEBOUNCE/count_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 0.952ns (19.428%)  route 3.948ns (80.572%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_RESET_DEBOUNCE/count_reg_reg[17]/Q
                         net (fo=2, routed)           0.831     6.596    U_RESET_DEBOUNCE/count_reg[17]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.638     7.359    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.483 f  U_RESET_DEBOUNCE/count_reg[26]_i_7/O
                         net (fo=1, routed)           1.142     8.624    U_RESET_DEBOUNCE/count_reg[26]_i_7_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.748 f  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          1.337    10.086    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.124    10.210 r  U_RESET_DEBOUNCE/count_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    10.210    U_RESET_DEBOUNCE/count_next[19]
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.586    15.008    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[19]/C
                         clock pessimism              0.301    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)        0.031    15.305    U_RESET_DEBOUNCE/count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.980ns (19.886%)  route 3.948ns (80.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_RESET_DEBOUNCE/count_reg_reg[17]/Q
                         net (fo=2, routed)           0.831     6.596    U_RESET_DEBOUNCE/count_reg[17]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.638     7.359    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.483 f  U_RESET_DEBOUNCE/count_reg[26]_i_7/O
                         net (fo=1, routed)           1.142     8.624    U_RESET_DEBOUNCE/count_reg[26]_i_7_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.748 f  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          1.337    10.086    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.152    10.238 r  U_RESET_DEBOUNCE/count_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    10.238    U_RESET_DEBOUNCE/count_next[26]
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.586    15.008    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[26]/C
                         clock pessimism              0.301    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)        0.075    15.349    U_RESET_DEBOUNCE/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.952ns (20.184%)  route 3.765ns (79.816%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_RESET_DEBOUNCE/count_reg_reg[17]/Q
                         net (fo=2, routed)           0.831     6.596    U_RESET_DEBOUNCE/count_reg[17]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.638     7.359    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.483 f  U_RESET_DEBOUNCE/count_reg[26]_i_7/O
                         net (fo=1, routed)           1.142     8.624    U_RESET_DEBOUNCE/count_reg[26]_i_7_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.748 f  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          1.154     9.902    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.124    10.026 r  U_RESET_DEBOUNCE/count_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    10.026    U_RESET_DEBOUNCE/count_next[20]
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.586    15.008    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[20]/C
                         clock pessimism              0.301    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)        0.031    15.305    U_RESET_DEBOUNCE/count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.087ns (23.962%)  route 3.449ns (76.038%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.726     5.329    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=8, routed)           1.214     6.962    U_TRANSMITTER/U_BIT_COUNTER/counter_out[1]
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.296     7.258 f  U_TRANSMITTER/U_BIT_COUNTER/state[0]_i_7/O
                         net (fo=1, routed)           1.351     8.609    U_TRANSMITTER/U_BIT_COUNTER/state[0]_i_7_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.733 f  U_TRANSMITTER/U_BIT_COUNTER/state[0]_i_5/O
                         net (fo=1, routed)           0.452     9.184    U_TRANSMITTER/U_FSM/Q_reg[3]_1
    SLICE_X1Y101         LUT6 (Prop_lut6_I2_O)        0.124     9.308 f  U_TRANSMITTER/U_FSM/state[0]_i_3/O
                         net (fo=1, routed)           0.433     9.741    U_TRANSMITTER/U_FSM/state[0]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     9.865 r  U_TRANSMITTER/U_FSM/state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.865    U_TRANSMITTER/U_FSM/state[0]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.590    15.012    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.029    15.186    U_TRANSMITTER/U_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.948ns (20.116%)  route 3.765ns (79.884%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_RESET_DEBOUNCE/count_reg_reg[17]/Q
                         net (fo=2, routed)           0.831     6.596    U_RESET_DEBOUNCE/count_reg[17]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.638     7.359    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.483 f  U_RESET_DEBOUNCE/count_reg[26]_i_7/O
                         net (fo=1, routed)           1.142     8.624    U_RESET_DEBOUNCE/count_reg[26]_i_7_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.748 f  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          1.154     9.902    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X4Y107         LUT2 (Prop_lut2_I1_O)        0.120    10.022 r  U_RESET_DEBOUNCE/count_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    10.022    U_RESET_DEBOUNCE/count_next[24]
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.586    15.008    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[24]/C
                         clock pessimism              0.301    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)        0.075    15.349    U_RESET_DEBOUNCE/count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.952ns (21.040%)  route 3.573ns (78.960%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_RESET_DEBOUNCE/count_reg_reg[17]/Q
                         net (fo=2, routed)           0.831     6.596    U_RESET_DEBOUNCE/count_reg[17]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.638     7.359    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.483 f  U_RESET_DEBOUNCE/count_reg[26]_i_7/O
                         net (fo=1, routed)           1.142     8.624    U_RESET_DEBOUNCE/count_reg[26]_i_7_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.748 f  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          0.962     9.710    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X5Y106         LUT2 (Prop_lut2_I1_O)        0.124     9.834 r  U_RESET_DEBOUNCE/count_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.834    U_RESET_DEBOUNCE/count_next[15]
    SLICE_X5Y106         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.587    15.009    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[15]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDRE (Setup_fdre_C_D)        0.029    15.279    U_RESET_DEBOUNCE/count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.978ns (21.491%)  route 3.573ns (78.509%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_RESET_DEBOUNCE/count_reg_reg[17]/Q
                         net (fo=2, routed)           0.831     6.596    U_RESET_DEBOUNCE/count_reg[17]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.638     7.359    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.483 f  U_RESET_DEBOUNCE/count_reg[26]_i_7/O
                         net (fo=1, routed)           1.142     8.624    U_RESET_DEBOUNCE/count_reg[26]_i_7_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.748 f  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          0.962     9.710    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X5Y106         LUT2 (Prop_lut2_I1_O)        0.150     9.860 r  U_RESET_DEBOUNCE/count_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     9.860    U_RESET_DEBOUNCE/count_next[23]
    SLICE_X5Y106         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.587    15.009    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[23]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDRE (Setup_fdre_C_D)        0.075    15.325    U_RESET_DEBOUNCE/count_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.952ns (21.461%)  route 3.484ns (78.539%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_RESET_DEBOUNCE/count_reg_reg[17]/Q
                         net (fo=2, routed)           0.831     6.596    U_RESET_DEBOUNCE/count_reg[17]
    SLICE_X4Y105         LUT4 (Prop_lut4_I1_O)        0.124     6.720 f  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.638     7.359    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.483 f  U_RESET_DEBOUNCE/count_reg[26]_i_7/O
                         net (fo=1, routed)           1.142     8.624    U_RESET_DEBOUNCE/count_reg[26]_i_7_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.748 f  U_RESET_DEBOUNCE/count_reg[26]_i_4/O
                         net (fo=27, routed)          0.873     9.621    U_RESET_DEBOUNCE/count_reg[26]_i_4_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.745 r  U_RESET_DEBOUNCE/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.745    U_RESET_DEBOUNCE/count_next[5]
    SLICE_X3Y104         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.589    15.011    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[5]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)        0.031    15.266    U_RESET_DEBOUNCE/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  5.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.678%)  route 0.220ns (51.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.605     1.524    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/Q
                         net (fo=5, routed)           0.220     1.909    U_TRANSMITTER/U_BAUD_RATE/q[6]
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  U_TRANSMITTER/U_BAUD_RATE/q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.954    U_TRANSMITTER/U_BAUD_RATE/q_0[4]
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.872     2.037    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120     1.911    U_TRANSMITTER/U_BAUD_RATE/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.331%)  route 0.357ns (71.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.604     1.523    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/Q
                         net (fo=1, routed)           0.357     2.021    U_TRANSMITTER/U_BAUD_2_PULSE/enb_reg
    SLICE_X3Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.872     2.037    U_TRANSMITTER/U_BAUD_2_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.070     1.861    U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.603     1.522    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/Q
                         net (fo=5, routed)           0.080     1.744    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[6]
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.045     1.789 r  U_TRANSMITTER/U_BAUD_2_RATE/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.789    U_TRANSMITTER/U_BAUD_2_RATE/q[3]
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.876     2.041    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.092     1.627    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.603     1.522    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[4]/Q
                         net (fo=9, routed)           0.085     1.749    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[4]
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  U_TRANSMITTER/U_BAUD_2_RATE/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    U_TRANSMITTER/U_BAUD_2_RATE/q[7]
    SLICE_X1Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.876     2.041    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.092     1.627    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.627%)  route 0.362ns (63.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.599     1.518    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/Q
                         net (fo=9, routed)           0.362     2.044    U_TRANSMITTER/U_BAUD_RATE/q[4]
    SLICE_X2Y99          LUT6 (Prop_lut6_I2_O)        0.045     2.089 r  U_TRANSMITTER/U_BAUD_RATE/q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.089    U_TRANSMITTER/U_BAUD_RATE/q_0[8]
    SLICE_X2Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.043    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     1.918    U_TRANSMITTER/U_BAUD_RATE/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.782%)  route 0.385ns (73.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.605     1.524    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_TRANSMITTER/U_BAUD_RATE/enb_reg/Q
                         net (fo=1, routed)           0.385     2.051    U_TRANSMITTER/U_BAUD_PULSE/enb
    SLICE_X3Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.872     2.037    U_TRANSMITTER/U_BAUD_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.070     1.861    U_TRANSMITTER/U_BAUD_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.740%)  route 0.393ns (65.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.599     1.518    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/Q
                         net (fo=9, routed)           0.393     2.075    U_TRANSMITTER/U_BAUD_RATE/q[4]
    SLICE_X2Y99          LUT6 (Prop_lut6_I2_O)        0.045     2.120 r  U_TRANSMITTER/U_BAUD_RATE/q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.120    U_TRANSMITTER/U_BAUD_RATE/q_0[7]
    SLICE_X2Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.043    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     1.918    U_TRANSMITTER/U_BAUD_RATE/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/last_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.156%)  route 0.344ns (59.844%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.605     1.524    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/Q
                         net (fo=5, routed)           0.168     1.834    U_TRANSMITTER/U_BIT_COUNTER/counter_out[2]
    SLICE_X1Y99          LUT3 (Prop_lut3_I2_O)        0.045     1.879 r  U_TRANSMITTER/U_BIT_COUNTER/LED_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.176     2.055    U_TRANSMITTER/U_FSM/Q_reg[1]
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.045     2.100 r  U_TRANSMITTER/U_FSM/last[0]_i_1/O
                         net (fo=1, routed)           0.000     2.100    U_TRANSMITTER/U_FSM/last[0]_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  U_TRANSMITTER/U_FSM/last_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.872     2.037    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  U_TRANSMITTER/U_FSM/last_reg[0]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.091     1.882    U_TRANSMITTER/U_FSM/last_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/last_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.086%)  route 0.345ns (59.914%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.605     1.524    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/Q
                         net (fo=5, routed)           0.168     1.834    U_TRANSMITTER/U_BIT_COUNTER/counter_out[2]
    SLICE_X1Y99          LUT3 (Prop_lut3_I2_O)        0.045     1.879 f  U_TRANSMITTER/U_BIT_COUNTER/LED_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.177     2.056    U_TRANSMITTER/U_FSM/Q_reg[1]
    SLICE_X0Y101         LUT6 (Prop_lut6_I3_O)        0.045     2.101 r  U_TRANSMITTER/U_FSM/last[2]_i_1/O
                         net (fo=1, routed)           0.000     2.101    U_TRANSMITTER/U_FSM/last[2]_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  U_TRANSMITTER/U_FSM/last_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.872     2.037    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  U_TRANSMITTER/U_FSM/last_reg[2]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.092     1.883    U_TRANSMITTER/U_FSM/last_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_FSM/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.182%)  route 0.343ns (64.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.599     1.518    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  U_TRANSMITTER/U_FSM/state_reg[0]/Q
                         net (fo=13, routed)          0.171     1.830    U_TRANSMITTER/U_FSM/state[0]
    SLICE_X2Y100         LUT4 (Prop_lut4_I1_O)        0.045     1.875 r  U_TRANSMITTER/U_FSM/q[10]_i_1/O
                         net (fo=12, routed)          0.172     2.047    U_TRANSMITTER/U_BAUD_RATE/SR[0]
    SLICE_X2Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.043    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_R)         0.009     1.806    U_TRANSMITTER/U_BAUD_RATE/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    U_RESET_DEBOUNCE/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    U_RESET_DEBOUNCE/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    U_RESET_DEBOUNCE/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y106    U_RESET_DEBOUNCE/count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y105    U_RESET_DEBOUNCE/count_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    U_RESET_DEBOUNCE/count_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y103    U_RESET_DEBOUNCE/count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y107    U_SEND_CONT/button_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y107    U_SEND_CONT/count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y107    U_SEND_CONT/count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y107    U_SEND_CONT/count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    U_RESET_DEBOUNCE/button_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105    U_RESET_DEBOUNCE/count_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105    U_RESET_DEBOUNCE/count_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105    U_RESET_DEBOUNCE/count_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105    U_RESET_DEBOUNCE/count_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    U_RESET_DEBOUNCE/count_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106    U_RESET_DEBOUNCE/count_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y105    U_RESET_DEBOUNCE/count_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y105    U_RESET_DEBOUNCE/count_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    U_RESET_DEBOUNCE/count_reg_reg[17]/C



