

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Wed Mar 29 09:30:49 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.691 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  110100481|  174055425|  1.101 sec|  1.741 sec|  110100482|  174055426|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                                 |                                                                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                             Instance                                            |                                        Module                                        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427         |tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH         |     7189|     7189|  71.890 us|  71.890 us|   7189|   7189|       no|
        |grp_load_layer_params_from_DRAM_fu_440                                                           |load_layer_params_from_DRAM                                                           |      617|      617|   6.170 us|   6.170 us|    617|    617|       no|
        |grp_conv_7x7_fu_465                                                                              |conv_7x7                                                                              |    11570|    11570|   0.116 ms|   0.116 ms|  11570|  11570|       no|
        |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491  |tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1  |     1862|     1862|  18.620 us|  18.620 us|   1862|   1862|       no|
        |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509    |tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1    |     1862|     1862|  18.620 us|  18.620 us|   1862|   1862|       no|
        +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------------------+-----------+-----------+---------------+-----------+-----------+------+----------+
        |                                |    Latency (cycles)   |   Iteration   |  Initiation Interval  | Trip |          |
        |            Loop Name           |    min    |    max    |    Latency    |  achieved |   target  | Count| Pipelined|
        +--------------------------------+-----------+-----------+---------------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL_TILE_DEPTH  |  110100480|  174055424|  13440 ~ 21247|          -|          -|  8192|        no|
        +--------------------------------+-----------+-----------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    381|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  593|   39429|  13378|    -|
|Memory           |       30|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1815|    -|
|Register         |        -|    -|     900|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       30|  594|   40329|  15574|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|  270|      37|     29|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+-----+-------+------+-----+
    |                                             Instance                                            |                                        Module                                        | BRAM_18K| DSP |   FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+-----+-------+------+-----+
    |control_s_axi_U                                                                                  |control_s_axi                                                                         |        0|    0|    316|   552|    0|
    |grp_conv_7x7_fu_465                                                                              |conv_7x7                                                                              |        0|  588|  33873|  4974|    0|
    |fm_m_axi_U                                                                                       |fm_m_axi                                                                              |        0|    0|    743|  1415|    0|
    |grp_load_layer_params_from_DRAM_fu_440                                                           |load_layer_params_from_DRAM                                                           |        0|    0|    378|  1060|    0|
    |mul_5ns_6ns_9_1_1_U1303                                                                          |mul_5ns_6ns_9_1_1                                                                     |        0|    0|      0|    26|    0|
    |grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427         |tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH         |        0|    1|    600|   736|    0|
    |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509    |tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1    |        0|    2|   1388|  1600|    0|
    |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491  |tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1  |        0|    2|   1388|  1600|    0|
    |wt_m_axi_U                                                                                       |wt_m_axi                                                                              |        0|    0|    743|  1415|    0|
    +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+-----+-------+------+-----+
    |Total                                                                                            |                                                                                      |        0|  593|  39429| 13378|    0|
    +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+-----+-------+------+-----+

    * DSP: 
    +------------------------------------+------------------------------+--------------+
    |              Instance              |            Module            |  Expression  |
    +------------------------------------+------------------------------+--------------+
    |mac_muladd_5ns_6ns_3s_11_1_1_U1304  |mac_muladd_5ns_6ns_3s_11_1_1  |  i0 * i1 + i2|
    +------------------------------------+------------------------------+--------------+

    * Memory: 
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_in_buf_V_U         |conv_in_buf_V_RAM_AUTO_1R1W       |        4|  0|   0|    0|  2392|   16|     1|        38272|
    |conv_in_buf_V_1_U       |conv_in_buf_V_RAM_AUTO_1R1W       |        4|  0|   0|    0|  2392|   16|     1|        38272|
    |conv_in_buf_V_2_U       |conv_in_buf_V_RAM_AUTO_1R1W       |        4|  0|   0|    0|  2392|   16|     1|        38272|
    |conv_out_buf_V_U        |conv_out_buf_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_V_1_U      |conv_out_buf_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_V_2_U      |conv_out_buf_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_V_3_U      |conv_out_buf_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_wt_buf_ping_V_U    |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_1_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_2_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_3_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_4_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_5_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_6_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_U    |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_1_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_2_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_3_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_4_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_5_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_6_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                  |       30|  0|   0|    0| 10192|  336|    21|       163072|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln130_13_fu_1088_p2           |         +|   0|  0|  19|          19|          19|
    |add_ln130_14_fu_963_p2            |         +|   0|  0|  19|          19|          19|
    |add_ln130_15_fu_968_p2            |         +|   0|  0|  19|          19|          19|
    |add_ln130_1_fu_862_p2             |         +|   0|  0|  13|          10|          10|
    |add_ln130_8_fu_1083_p2            |         +|   0|  0|  19|          19|          19|
    |add_ln130_fu_680_p2               |         +|   0|  0|  13|          10|          10|
    |add_ln46_1_fu_686_p2              |         +|   0|  0|  12|          11|          11|
    |add_ln46_fu_876_p2                |         +|   0|  0|  12|          11|          11|
    |add_ln62_1_fu_706_p2              |         +|   0|  0|  17|          14|           1|
    |add_ln62_fu_715_p2                |         +|   0|  0|  13|           5|           1|
    |add_ln65_1_fu_1000_p2             |         +|   0|  0|  12|          11|           1|
    |add_ln65_fu_791_p2                |         +|   0|  0|  14|           6|           1|
    |add_ln75_fu_995_p2                |         +|   0|  0|  13|           5|           1|
    |grp_fu_579_p2                     |         +|   0|  0|  13|           4|           1|
    |and_ln39_fu_785_p2                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op176_call_state10   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op186_call_state10   |       and|   0|  0|   2|           1|           1|
    |grp_fu_554_p2                     |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln62_fu_700_p2               |      icmp|   0|  0|  12|          14|          15|
    |icmp_ln65_fu_721_p2               |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln75_fu_779_p2               |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln78_fu_918_p2               |      icmp|   0|  0|   9|           5|           1|
    |p_mid129_fu_924_p2                |      icmp|   0|  0|  11|          11|          10|
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_797_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln24_1_fu_868_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln24_2_fu_882_p3           |    select|   0|  0|  11|           1|          11|
    |select_ln24_3_fu_898_p3           |    select|   0|  0|  11|           1|          11|
    |select_ln24_fu_802_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln39_1_fu_727_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln39_2_fu_756_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln39_3_fu_762_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln39_4_fu_768_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln39_fu_738_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln65_1_fu_1006_p3          |    select|   0|  0|  11|           1|           1|
    |select_ln65_fu_910_p3             |    select|   0|  0|   6|           1|           6|
    |xor_ln39_fu_774_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 381|         232|         227|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  65|         15|    1|         15|
    |ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8    |  14|          3|   16|         48|
    |ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8    |  14|          3|   16|         48|
    |ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8    |  14|          3|   16|         48|
    |ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8    |  14|          3|   16|         48|
    |conv_bias_buf_ping_V_0_3_reg_353                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_0_5_reg_411                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_1_3_reg_343                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_1_5_reg_395                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_2_3_reg_333                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_2_5_reg_379                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_3_3_reg_323                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_3_5_reg_363                     |   9|          2|   16|         32|
    |conv_in_buf_V_1_address0                             |  14|          3|   12|         36|
    |conv_in_buf_V_1_address1                             |  14|          3|   12|         36|
    |conv_in_buf_V_1_ce0                                  |  14|          3|    1|          3|
    |conv_in_buf_V_1_ce1                                  |  14|          3|    1|          3|
    |conv_in_buf_V_1_we0                                  |   9|          2|    1|          2|
    |conv_in_buf_V_1_we1                                  |   9|          2|    1|          2|
    |conv_in_buf_V_2_address0                             |  14|          3|   12|         36|
    |conv_in_buf_V_2_address1                             |  14|          3|   12|         36|
    |conv_in_buf_V_2_ce0                                  |  14|          3|    1|          3|
    |conv_in_buf_V_2_ce1                                  |  14|          3|    1|          3|
    |conv_in_buf_V_2_we0                                  |   9|          2|    1|          2|
    |conv_in_buf_V_2_we1                                  |   9|          2|    1|          2|
    |conv_in_buf_V_address0                               |  14|          3|   12|         36|
    |conv_in_buf_V_address1                               |  14|          3|   12|         36|
    |conv_in_buf_V_ce0                                    |  14|          3|    1|          3|
    |conv_in_buf_V_ce1                                    |  14|          3|    1|          3|
    |conv_in_buf_V_we0                                    |   9|          2|    1|          2|
    |conv_in_buf_V_we1                                    |   9|          2|    1|          2|
    |conv_out_buf_V_1_address0                            |  20|          4|    9|         36|
    |conv_out_buf_V_1_ce0                                 |  20|          4|    1|          4|
    |conv_out_buf_V_1_we0                                 |   9|          2|    1|          2|
    |conv_out_buf_V_2_address0                            |  20|          4|    9|         36|
    |conv_out_buf_V_2_ce0                                 |  20|          4|    1|          4|
    |conv_out_buf_V_2_we0                                 |   9|          2|    1|          2|
    |conv_out_buf_V_3_address0                            |  20|          4|    9|         36|
    |conv_out_buf_V_3_ce0                                 |  20|          4|    1|          4|
    |conv_out_buf_V_3_we0                                 |   9|          2|    1|          2|
    |conv_out_buf_V_address0                              |  25|          5|    9|         45|
    |conv_out_buf_V_ce0                                   |  25|          5|    1|          5|
    |conv_out_buf_V_d0                                    |  14|          3|   16|         48|
    |conv_out_buf_V_we0                                   |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_1_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_1_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_1_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_1_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_2_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_2_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_2_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_2_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_3_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_3_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_3_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_3_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_4_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_4_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_4_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_4_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_5_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_5_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_5_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_5_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_6_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_6_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_6_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_6_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_address0                          |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_ce0                               |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_ce1                               |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_we0                               |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_1_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_1_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_1_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_1_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_2_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_2_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_2_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_2_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_3_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_3_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_3_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_3_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_4_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_4_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_4_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_4_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_5_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_5_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_5_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_5_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_6_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_6_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_6_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_6_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_address0                          |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_ce0                               |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_ce1                               |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_we0                               |   9|          2|    1|          2|
    |fm_ARVALID                                           |   9|          2|    1|          2|
    |fm_AWADDR                                            |  14|          3|   64|        192|
    |fm_AWLEN                                             |  14|          3|   32|         96|
    |fm_AWVALID                                           |  14|          3|    1|          3|
    |fm_BREADY                                            |  14|          3|    1|          3|
    |fm_RREADY                                            |   9|          2|    1|          2|
    |fm_WDATA                                             |  14|          3|   16|         48|
    |fm_WSTRB                                             |  14|          3|    2|          6|
    |fm_WVALID                                            |  14|          3|    1|          3|
    |grp_conv_7x7_fu_465_W_buf_0_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_0_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_1_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_1_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_2_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_2_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_3_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_3_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_4_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_4_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_5_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_5_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_6_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_6_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_p_read                           |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_p_read1                          |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_p_read2                          |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_p_read3                          |  14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_440_kernel_group  |  20|          4|    4|         16|
    |grp_load_layer_params_from_DRAM_fu_440_p_read        |  20|          4|   16|         64|
    |grp_load_layer_params_from_DRAM_fu_440_p_read1       |  20|          4|   16|         64|
    |grp_load_layer_params_from_DRAM_fu_440_p_read2       |  20|          4|   16|         64|
    |grp_load_layer_params_from_DRAM_fu_440_p_read3       |  20|          4|   16|         64|
    |indvar_flatten166_fu_156                             |   9|          2|   11|         22|
    |indvar_flatten253_fu_164                             |   9|          2|   14|         28|
    |ti_fu_160                                            |   9|          2|    5|         10|
    |tj_fu_152                                            |   9|          2|    6|         12|
    |tk_fu_148                                            |   9|          2|    5|         10|
    |wt_ARVALID                                           |   9|          2|    1|          2|
    |wt_RREADY                                            |   9|          2|    1|          2|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                |1815|        390|  995|       2905|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                     Name                                                     | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln114_reg_1379                                                                                            |   4|   0|    4|          0|
    |add_ln130_13_reg_1419                                                                                         |  16|   0|   19|          3|
    |add_ln130_15_reg_1350                                                                                         |  16|   0|   19|          3|
    |add_ln130_reg_1223                                                                                            |   8|   0|   10|          2|
    |add_ln141_reg_1428                                                                                            |   4|   0|    4|          0|
    |add_ln39_reg_1274                                                                                             |  11|   0|   11|          0|
    |add_ln46_1_reg_1228                                                                                           |   8|   0|   11|          3|
    |add_ln62_1_reg_1241                                                                                           |  14|   0|   14|          0|
    |ap_CS_fsm                                                                                                     |  14|   0|   14|          0|
    |conv_bias_buf_ping_V_0_2_fu_184                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_0_3_reg_353                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_0_5_reg_411                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_1_2_fu_188                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_1_3_reg_343                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_1_5_reg_395                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_2_2_fu_192                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_2_3_reg_333                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_2_5_reg_379                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_3_2_fu_196                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_3_3_reg_323                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_3_5_reg_363                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_0_1_fu_168                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_0_1_load_1_reg_1359                                                                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_0_1_load_reg_1384                                                                        |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_1_1_fu_172                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_1_1_load_1_reg_1364                                                                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_1_1_load_reg_1389                                                                        |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_2_1_fu_176                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_2_1_load_1_reg_1369                                                                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_2_1_load_reg_1394                                                                        |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_3_1_fu_180                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_3_1_load_1_reg_1374                                                                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_3_1_load_reg_1399                                                                        |  16|   0|   16|          0|
    |empty_39_reg_1324                                                                                             |   4|   0|    4|          0|
    |empty_40_reg_1331                                                                                             |   1|   0|    1|          0|
    |grp_conv_7x7_fu_465_ap_start_reg                                                                              |   1|   0|    1|          0|
    |grp_load_layer_params_from_DRAM_fu_440_ap_start_reg                                                           |   1|   0|    1|          0|
    |grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg         |   1|   0|    1|          0|
    |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg  |   1|   0|    1|          0|
    |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln113_reg_1355                                                                                           |   1|   0|    1|          0|
    |icmp_ln140_reg_1424                                                                                           |   1|   0|    1|          0|
    |icmp_ln65_reg_1246                                                                                            |   1|   0|    1|          0|
    |icmp_ln78_reg_1315                                                                                            |   1|   0|    1|          0|
    |indvar_flatten166_fu_156                                                                                      |  11|   0|   11|          0|
    |indvar_flatten253_fu_164                                                                                      |  14|   0|   14|          0|
    |input_feature_map_read_reg_1203                                                                               |  64|   0|   64|          0|
    |layer_bias_read_reg_1193                                                                                      |  64|   0|   64|          0|
    |layer_weights_read_reg_1198                                                                                   |  64|   0|   64|          0|
    |mul_ln39_reg_1264                                                                                             |   9|   0|    9|          0|
    |output_feature_map_read_reg_1187                                                                              |  64|   0|   64|          0|
    |p_mid129_reg_1319                                                                                             |   1|   0|    1|          0|
    |select_ln24_1_reg_1287                                                                                        |   8|   0|   10|          2|
    |select_ln24_2_reg_1293                                                                                        |   8|   0|   11|          3|
    |select_ln24_3_reg_1298                                                                                        |   8|   0|   11|          3|
    |select_ln24_reg_1279                                                                                          |   5|   0|    5|          0|
    |select_ln39_1_reg_1257                                                                                        |   5|   0|    5|          0|
    |select_ln65_reg_1310                                                                                          |   6|   0|    6|          0|
    |shl_ln114_1_reg_1404                                                                                          |   4|   0|    6|          2|
    |shl_ln130_1_mid_reg_1345                                                                                      |   9|   0|   17|          8|
    |shl_ln130_2_mid_reg_1409                                                                                      |   9|   0|   19|         10|
    |shl_ln130_3_mid_reg_1414                                                                                      |   9|   0|   17|          8|
    |shl_ln130_6_reg_1233                                                                                          |   8|   0|   11|          3|
    |shl_ln130_mid_reg_1340                                                                                        |   9|   0|   19|         10|
    |shl_ln_reg_1335                                                                                               |   4|   0|    6|          2|
    |ti_fu_160                                                                                                     |   5|   0|    5|          0|
    |tj_fu_152                                                                                                     |   6|   0|    6|          0|
    |tk_fu_148                                                                                                     |   5|   0|    5|          0|
    |zext_ln65_reg_1304                                                                                            |   8|   0|   19|         11|
    +--------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                         | 900|   0|  973|         73|
    +--------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|m_axi_fm_AWVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_AWID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_AWSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WVALID        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WREADY        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WDATA         |  out|   32|       m_axi|            fm|       pointer|
|m_axi_fm_WSTRB         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_WLAST         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WID           |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WUSER         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_ARID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_ARSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RDATA         |   in|   32|       m_axi|            fm|       pointer|
|m_axi_fm_RLAST         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_wt_AWVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_AWID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_AWSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WVALID        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WREADY        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WDATA         |  out|   32|       m_axi|            wt|       pointer|
|m_axi_wt_WSTRB         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_WLAST         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WID           |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WUSER         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_ARID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_ARSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RDATA         |   in|   32|       m_axi|            wt|       pointer|
|m_axi_wt_RLAST         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RUSER         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BUSER         |   in|    1|       m_axi|            wt|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 6 11 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tk = alloca i32 1"   --->   Operation 15 'alloca' 'tk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 16 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten166 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 18 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten253 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_1 = alloca i32 1"   --->   Operation 20 'alloca' 'conv_bias_buf_pong_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_1 = alloca i32 1"   --->   Operation 21 'alloca' 'conv_bias_buf_pong_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_1 = alloca i32 1"   --->   Operation 22 'alloca' 'conv_bias_buf_pong_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_1 = alloca i32 1"   --->   Operation 23 'alloca' 'conv_bias_buf_pong_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_2 = alloca i32 1"   --->   Operation 24 'alloca' 'conv_bias_buf_ping_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_2 = alloca i32 1"   --->   Operation 25 'alloca' 'conv_bias_buf_ping_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_2 = alloca i32 1"   --->   Operation 26 'alloca' 'conv_bias_buf_ping_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_2 = alloca i32 1"   --->   Operation 27 'alloca' 'conv_bias_buf_ping_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [tiled_conv.cpp:13]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_15, void @empty_9, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_7, void @empty_9, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 42 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias"   --->   Operation 43 'read' 'layer_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 44 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 45 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%conv_in_buf_V = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 46 'alloca' 'conv_in_buf_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%conv_in_buf_V_1 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 47 'alloca' 'conv_in_buf_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%conv_in_buf_V_2 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 48 'alloca' 'conv_in_buf_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 49 'alloca' 'conv_wt_buf_ping_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_1 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 50 'alloca' 'conv_wt_buf_ping_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_2 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 51 'alloca' 'conv_wt_buf_ping_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_3 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 52 'alloca' 'conv_wt_buf_ping_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_4 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 53 'alloca' 'conv_wt_buf_ping_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_5 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 54 'alloca' 'conv_wt_buf_ping_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_6 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 55 'alloca' 'conv_wt_buf_ping_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 56 'alloca' 'conv_wt_buf_pong_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_1 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 57 'alloca' 'conv_wt_buf_pong_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_2 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 58 'alloca' 'conv_wt_buf_pong_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_3 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 59 'alloca' 'conv_wt_buf_pong_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 60 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_4 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 60 'alloca' 'conv_wt_buf_pong_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 61 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_5 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 61 'alloca' 'conv_wt_buf_pong_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 62 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_6 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 62 'alloca' 'conv_wt_buf_pong_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%conv_out_buf_V = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 63 'alloca' 'conv_out_buf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i16 %conv_out_buf_V, i64 0, i64 0"   --->   Operation 64 'getelementptr' 'conv_out_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "%conv_out_buf_V_1 = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 65 'alloca' 'conv_out_buf_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 66 [1/1] (3.25ns)   --->   "%conv_out_buf_V_2 = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 66 'alloca' 'conv_out_buf_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%conv_out_buf_V_3 = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 67 'alloca' 'conv_out_buf_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 0, i9 %conv_out_buf_V_addr"   --->   Operation 68 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln62 = store i14 0, i14 %indvar_flatten253" [tiled_conv.cpp:62]   --->   Operation 69 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln62 = store i5 0, i5 %ti" [tiled_conv.cpp:62]   --->   Operation 70 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln62 = store i11 0, i11 %indvar_flatten166" [tiled_conv.cpp:62]   --->   Operation 71 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln62 = store i6 0, i6 %tj" [tiled_conv.cpp:62]   --->   Operation 72 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln62 = store i5 0, i5 %tk" [tiled_conv.cpp:62]   --->   Operation 73 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.body129" [tiled_conv.cpp:62]   --->   Operation 74 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.09>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tj_1 = load i6 %tj"   --->   Operation 75 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten253_load = load i14 %indvar_flatten253" [tiled_conv.cpp:62]   --->   Operation 76 'load' 'indvar_flatten253_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_2_load = load i16 %conv_bias_buf_ping_V_0_2"   --->   Operation 77 'load' 'conv_bias_buf_ping_V_0_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_2_load = load i16 %conv_bias_buf_ping_V_1_2"   --->   Operation 78 'load' 'conv_bias_buf_ping_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_2_load = load i16 %conv_bias_buf_ping_V_2_2"   --->   Operation 79 'load' 'conv_bias_buf_ping_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_2_load = load i16 %conv_bias_buf_ping_V_3_2"   --->   Operation 80 'load' 'conv_bias_buf_ping_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty = trunc i6 %tj_1"   --->   Operation 81 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0"   --->   Operation 82 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0"   --->   Operation 83 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i8 %p_shl3"   --->   Operation 84 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %p_shl2"   --->   Operation 85 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty, i2 0"   --->   Operation 86 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast18 = zext i7 %tmp_5"   --->   Operation 87 'zext' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0"   --->   Operation 88 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i9 %tmp_7" [utils.cpp:130]   --->   Operation 89 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.82ns)   --->   "%add_ln130 = add i10 %zext_ln130, i10 %p_cast18" [utils.cpp:130]   --->   Operation 90 'add' 'add_ln130' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln46_1 = add i11 %p_shl2_cast, i11 %p_shl3_cast" [utils.cpp:46]   --->   Operation 91 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln130_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln130, i1 0" [utils.cpp:130]   --->   Operation 92 'bitconcatenate' 'shl_ln130_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.20ns)   --->   "%icmp_ln62 = icmp_eq  i14 %indvar_flatten253_load, i14 8192" [tiled_conv.cpp:62]   --->   Operation 93 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.81ns)   --->   "%add_ln62_1 = add i14 %indvar_flatten253_load, i14 1" [tiled_conv.cpp:62]   --->   Operation 94 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc161, void %for.end163" [tiled_conv.cpp:62]   --->   Operation 95 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten166_load_1 = load i11 %indvar_flatten166" [tiled_conv.cpp:65]   --->   Operation 96 'load' 'indvar_flatten166_load_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%ti_load = load i5 %ti" [tiled_conv.cpp:62]   --->   Operation 97 'load' 'ti_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.78ns)   --->   "%add_ln62 = add i5 %ti_load, i5 1" [tiled_conv.cpp:62]   --->   Operation 98 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.88ns)   --->   "%icmp_ln65 = icmp_eq  i11 %indvar_flatten166_load_1, i11 512" [tiled_conv.cpp:65]   --->   Operation 99 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.21ns)   --->   "%select_ln39_1 = select i1 %icmp_ln65, i5 %add_ln62, i5 %ti_load" [utils.cpp:39]   --->   Operation 100 'select' 'select_ln39_1' <Predicate = (!icmp_ln62)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln153 = ret" [tiled_conv.cpp:153]   --->   Operation 101 'ret' 'ret_ln153' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tk_load = load i5 %tk" [tiled_conv.cpp:75]   --->   Operation 102 'load' 'tk_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_TILE_DEPTH_str"   --->   Operation 103 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 104 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.18ns)   --->   "%select_ln39 = select i1 %icmp_ln65, i6 0, i6 %tj_1" [utils.cpp:39]   --->   Operation 105 'select' 'select_ln39' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %select_ln39_1" [utils.cpp:39]   --->   Operation 106 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (3.78ns)   --->   "%mul_ln39 = mul i9 %zext_ln39, i9 23" [utils.cpp:39]   --->   Operation 107 'mul' 'mul_ln39' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i5 %select_ln39_1" [utils.cpp:39]   --->   Operation 108 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (3.36ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_1 = mul i11 %zext_ln39_1, i11 46" [utils.cpp:39]   --->   Operation 109 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln39 = add i11 %mul_ln39_1, i11 2045" [utils.cpp:39]   --->   Operation 110 'add' 'add_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_1)   --->   "%select_ln39_2 = select i1 %icmp_ln65, i10 0, i10 %add_ln130" [utils.cpp:39]   --->   Operation 111 'select' 'select_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%select_ln39_3 = select i1 %icmp_ln65, i11 0, i11 %add_ln46_1" [utils.cpp:39]   --->   Operation 112 'select' 'select_ln39_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_3)   --->   "%select_ln39_4 = select i1 %icmp_ln65, i11 0, i11 %shl_ln130_6" [utils.cpp:39]   --->   Operation 113 'select' 'select_ln39_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln65, i1 1" [utils.cpp:39]   --->   Operation 114 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.36ns)   --->   "%icmp_ln75 = icmp_eq  i5 %tk_load, i5 16" [tiled_conv.cpp:75]   --->   Operation 115 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln75, i1 %xor_ln39" [utils.cpp:39]   --->   Operation 116 'and' 'and_ln39' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.82ns)   --->   "%add_ln65 = add i6 %select_ln39, i6 1" [tiled_conv.cpp:65]   --->   Operation 117 'add' 'add_ln65' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_COL_TILE_DEPTH_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%or_ln24 = or i1 %and_ln39, i1 %icmp_ln65" [utils.cpp:24]   --->   Operation 119 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %or_ln24, i5 0, i5 %tk_load" [utils.cpp:24]   --->   Operation 120 'select' 'select_ln24' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%empty_42 = trunc i6 %add_ln65" [tiled_conv.cpp:65]   --->   Operation 121 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_42, i5 0" [tiled_conv.cpp:65]   --->   Operation 122 'bitconcatenate' 'p_shl2_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_42, i3 0" [tiled_conv.cpp:65]   --->   Operation 123 'bitconcatenate' 'p_shl3_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i8 %p_shl3_mid1" [tiled_conv.cpp:65]   --->   Operation 124 'zext' 'p_shl3_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i10 %p_shl2_mid1" [tiled_conv.cpp:65]   --->   Operation 125 'zext' 'p_shl2_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_42, i2 0" [tiled_conv.cpp:65]   --->   Operation 126 'bitconcatenate' 'p_mid' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast18_mid1 = zext i7 %p_mid" [tiled_conv.cpp:65]   --->   Operation 127 'zext' 'p_cast18_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_42, i4 0" [tiled_conv.cpp:65]   --->   Operation 128 'bitconcatenate' 'p_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln130_4 = zext i9 %p_mid1" [utils.cpp:130]   --->   Operation 129 'zext' 'zext_ln130_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.82ns)   --->   "%add_ln130_1 = add i10 %zext_ln130_4, i10 %p_cast18_mid1" [utils.cpp:130]   --->   Operation 130 'add' 'add_ln130_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln24_1 = select i1 %and_ln39, i10 %add_ln130_1, i10 %select_ln39_2" [utils.cpp:24]   --->   Operation 131 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (1.73ns)   --->   "%add_ln46 = add i11 %p_shl2_cast_mid1, i11 %p_shl3_cast_mid1" [utils.cpp:46]   --->   Operation 132 'add' 'add_ln46' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_2 = select i1 %and_ln39, i11 %add_ln46, i11 %select_ln39_3" [utils.cpp:24]   --->   Operation 133 'select' 'select_ln24_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_3)   --->   "%shl_ln130_6_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln130_1, i1 0" [utils.cpp:130]   --->   Operation 134 'bitconcatenate' 'shl_ln130_6_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_3 = select i1 %and_ln39, i11 %shl_ln130_6_mid1, i11 %select_ln39_4" [utils.cpp:24]   --->   Operation 135 'select' 'select_ln24_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i11 %select_ln24_3" [tiled_conv.cpp:65]   --->   Operation 136 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.18ns)   --->   "%select_ln65 = select i1 %and_ln39, i6 %add_ln65, i6 %select_ln39" [tiled_conv.cpp:65]   --->   Operation 137 'select' 'select_ln65' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [tiled_conv.cpp:75]   --->   Operation 138 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.36ns)   --->   "%icmp_ln78 = icmp_eq  i5 %select_ln24, i5 0" [tiled_conv.cpp:78]   --->   Operation 139 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (1.58ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %if.end, void %for.body9.i.preheader" [tiled_conv.cpp:78]   --->   Operation 140 'br' 'br_ln78' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 141 [1/1] (1.88ns)   --->   "%p_mid129 = icmp_ugt  i11 %add_ln39, i11 735" [utils.cpp:39]   --->   Operation 141 'icmp' 'p_mid129' <Predicate = (icmp_ln78)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln39 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %add_ln39, i64 %input_feature_map_read, i1 %p_mid129, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i11 %select_ln24_2" [utils.cpp:39]   --->   Operation 142 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 143 [2/2] (4.52ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_2_load, i16 %conv_bias_buf_ping_V_1_2_load, i16 %conv_bias_buf_ping_V_2_2_load, i16 %conv_bias_buf_ping_V_3_2_load, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:86]   --->   Operation 143 'call' 'call_ret' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.39>
ST_5 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln39 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %add_ln39, i64 %input_feature_map_read, i1 %p_mid129, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i11 %select_ln24_2" [utils.cpp:39]   --->   Operation 144 'call' 'call_ln39' <Predicate = (icmp_ln78)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 145 [1/2] (0.80ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_2_load, i16 %conv_bias_buf_ping_V_1_2_load, i16 %conv_bias_buf_ping_V_2_2_load, i16 %conv_bias_buf_ping_V_3_2_load, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:86]   --->   Operation 145 'call' 'call_ret' <Predicate = (icmp_ln78)> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0 = extractvalue i64 %call_ret" [tiled_conv.cpp:86]   --->   Operation 146 'extractvalue' 'conv_bias_buf_ping_V_0' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1 = extractvalue i64 %call_ret" [tiled_conv.cpp:86]   --->   Operation 147 'extractvalue' 'conv_bias_buf_ping_V_1' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2 = extractvalue i64 %call_ret" [tiled_conv.cpp:86]   --->   Operation 148 'extractvalue' 'conv_bias_buf_ping_V_2' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3 = extractvalue i64 %call_ret" [tiled_conv.cpp:86]   --->   Operation 149 'extractvalue' 'conv_bias_buf_ping_V_3' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (1.58ns)   --->   "%br_ln93 = br void %if.end" [tiled_conv.cpp:93]   --->   Operation 150 'br' 'br_ln93' <Predicate = (icmp_ln78)> <Delay = 1.58>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_3 = phi i16 %conv_bias_buf_ping_V_3, void %for.body9.i.preheader, i16 %conv_bias_buf_ping_V_3_2_load, void %for.inc161"   --->   Operation 151 'phi' 'conv_bias_buf_ping_V_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_3 = phi i16 %conv_bias_buf_ping_V_2, void %for.body9.i.preheader, i16 %conv_bias_buf_ping_V_2_2_load, void %for.inc161"   --->   Operation 152 'phi' 'conv_bias_buf_ping_V_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_3 = phi i16 %conv_bias_buf_ping_V_1, void %for.body9.i.preheader, i16 %conv_bias_buf_ping_V_1_2_load, void %for.inc161"   --->   Operation 153 'phi' 'conv_bias_buf_ping_V_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_3 = phi i16 %conv_bias_buf_ping_V_0, void %for.body9.i.preheader, i16 %conv_bias_buf_ping_V_0_2_load, void %for.inc161"   --->   Operation 154 'phi' 'conv_bias_buf_ping_V_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%empty_39 = trunc i5 %select_ln24" [utils.cpp:24]   --->   Operation 155 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%empty_40 = trunc i5 %select_ln24" [utils.cpp:24]   --->   Operation 156 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %empty_40, void %if.then134, void %if.else" [tiled_conv.cpp:95]   --->   Operation 157 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (0.00ns)   --->   "%call_ln97 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3" [tiled_conv.cpp:97]   --->   Operation 158 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln97 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3" [tiled_conv.cpp:97]   --->   Operation 159 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.99>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_39, i2 0" [utils.cpp:114]   --->   Operation 160 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln130_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %mul_ln39, i10 0" [utils.cpp:130]   --->   Operation 161 'bitconcatenate' 'shl_ln130_mid' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln130_1_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %mul_ln39, i8 0" [utils.cpp:130]   --->   Operation 162 'bitconcatenate' 'shl_ln130_1_mid' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i17 %shl_ln130_1_mid" [utils.cpp:125]   --->   Operation 163 'zext' 'zext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_14 = add i19 %shl_ln130_mid, i19 %zext_ln65" [utils.cpp:130]   --->   Operation 164 'add' 'add_ln130_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 165 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_15 = add i19 %add_ln130_14, i19 %zext_ln125_3" [utils.cpp:130]   --->   Operation 165 'add' 'add_ln130_15' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 166 [2/2] (0.00ns)   --->   "%call_ln114 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1, i16 %fm, i6 %shl_ln, i64 %output_feature_map_read, i9 %mul_ln39, i11 %select_ln24_3, i19 %shl_ln130_mid, i17 %shl_ln130_1_mid, i19 %add_ln130_15, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i10 %select_ln24_1" [utils.cpp:114]   --->   Operation 166 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.25>
ST_9 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln114 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1, i16 %fm, i6 %shl_ln, i64 %output_feature_map_read, i9 %mul_ln39, i11 %select_ln24_3, i19 %shl_ln130_mid, i17 %shl_ln130_1_mid, i19 %add_ln130_15, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i10 %select_ln24_1" [utils.cpp:114]   --->   Operation 167 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 168 [1/1] (1.36ns)   --->   "%icmp_ln113 = icmp_ult  i5 %select_ln24, i5 15" [tiled_conv.cpp:113]   --->   Operation 168 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (1.58ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.inc, void %if.then141" [tiled_conv.cpp:113]   --->   Operation 169 'br' 'br_ln113' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_1_load_1 = load i16 %conv_bias_buf_pong_V_0_1" [tiled_conv.cpp:114]   --->   Operation 170 'load' 'conv_bias_buf_pong_V_0_1_load_1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_1_load_1 = load i16 %conv_bias_buf_pong_V_1_1" [tiled_conv.cpp:114]   --->   Operation 171 'load' 'conv_bias_buf_pong_V_1_1_load_1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_1_load_1 = load i16 %conv_bias_buf_pong_V_2_1" [tiled_conv.cpp:114]   --->   Operation 172 'load' 'conv_bias_buf_pong_V_2_1_load_1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_1_load_1 = load i16 %conv_bias_buf_pong_V_3_1" [tiled_conv.cpp:114]   --->   Operation 173 'load' 'conv_bias_buf_pong_V_3_1_load_1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.73ns)   --->   "%add_ln114 = add i4 %empty_39, i4 1" [tiled_conv.cpp:114]   --->   Operation 174 'add' 'add_ln114' <Predicate = (icmp_ln113)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [2/2] (4.52ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_pong_V, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load_1, i16 %conv_bias_buf_pong_V_1_1_load_1, i16 %conv_bias_buf_pong_V_2_1_load_1, i16 %conv_bias_buf_pong_V_3_1_load_1, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln114" [tiled_conv.cpp:114]   --->   Operation 175 'call' 'call_ret2' <Predicate = (icmp_ln113)> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 176 [1/2] (0.80ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_pong_V, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load_1, i16 %conv_bias_buf_pong_V_1_1_load_1, i16 %conv_bias_buf_pong_V_2_1_load_1, i16 %conv_bias_buf_pong_V_3_1_load_1, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln114" [tiled_conv.cpp:114]   --->   Operation 176 'call' 'call_ret2' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0 = extractvalue i64 %call_ret2" [tiled_conv.cpp:114]   --->   Operation 177 'extractvalue' 'conv_bias_buf_pong_V_0' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1 = extractvalue i64 %call_ret2" [tiled_conv.cpp:114]   --->   Operation 178 'extractvalue' 'conv_bias_buf_pong_V_1' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2 = extractvalue i64 %call_ret2" [tiled_conv.cpp:114]   --->   Operation 179 'extractvalue' 'conv_bias_buf_pong_V_2' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:114]   --->   Operation 180 'extractvalue' 'conv_bias_buf_pong_V_3' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln121 = store i16 %conv_bias_buf_pong_V_3, i16 %conv_bias_buf_pong_V_3_1" [tiled_conv.cpp:121]   --->   Operation 181 'store' 'store_ln121' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln121 = store i16 %conv_bias_buf_pong_V_2, i16 %conv_bias_buf_pong_V_2_1" [tiled_conv.cpp:121]   --->   Operation 182 'store' 'store_ln121' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln121 = store i16 %conv_bias_buf_pong_V_1, i16 %conv_bias_buf_pong_V_1_1" [tiled_conv.cpp:121]   --->   Operation 183 'store' 'store_ln121' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln121 = store i16 %conv_bias_buf_pong_V_0, i16 %conv_bias_buf_pong_V_0_1" [tiled_conv.cpp:121]   --->   Operation 184 'store' 'store_ln121' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (1.58ns)   --->   "%br_ln121 = br void %for.inc" [tiled_conv.cpp:121]   --->   Operation 185 'br' 'br_ln121' <Predicate = (!empty_40 & icmp_ln113)> <Delay = 1.58>
ST_10 : Operation 186 [1/2] (0.80ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln141" [tiled_conv.cpp:141]   --->   Operation 186 'call' 'call_ret1' <Predicate = (empty_40 & icmp_ln140)> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:141]   --->   Operation 187 'extractvalue' 'conv_bias_buf_ping_V_0_1' <Predicate = (empty_40 & icmp_ln140)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:141]   --->   Operation 188 'extractvalue' 'conv_bias_buf_ping_V_1_1' <Predicate = (empty_40 & icmp_ln140)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:141]   --->   Operation 189 'extractvalue' 'conv_bias_buf_ping_V_2_1' <Predicate = (empty_40 & icmp_ln140)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:141]   --->   Operation 190 'extractvalue' 'conv_bias_buf_ping_V_3_1' <Predicate = (empty_40 & icmp_ln140)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (1.58ns)   --->   "%br_ln148 = br void %for.inc" [tiled_conv.cpp:148]   --->   Operation 191 'br' 'br_ln148' <Predicate = (empty_40 & icmp_ln140)> <Delay = 1.58>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_5 = phi i16 %conv_bias_buf_ping_V_3_3, void %if.then141, i16 %conv_bias_buf_ping_V_3_1, void %if.then152, i16 %conv_bias_buf_ping_V_3_3, void %if.then134, i16 %conv_bias_buf_ping_V_3_3, void %if.else"   --->   Operation 192 'phi' 'conv_bias_buf_ping_V_3_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_5 = phi i16 %conv_bias_buf_ping_V_2_3, void %if.then141, i16 %conv_bias_buf_ping_V_2_1, void %if.then152, i16 %conv_bias_buf_ping_V_2_3, void %if.then134, i16 %conv_bias_buf_ping_V_2_3, void %if.else"   --->   Operation 193 'phi' 'conv_bias_buf_ping_V_2_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_5 = phi i16 %conv_bias_buf_ping_V_1_3, void %if.then141, i16 %conv_bias_buf_ping_V_1_1, void %if.then152, i16 %conv_bias_buf_ping_V_1_3, void %if.then134, i16 %conv_bias_buf_ping_V_1_3, void %if.else"   --->   Operation 194 'phi' 'conv_bias_buf_ping_V_1_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_5 = phi i16 %conv_bias_buf_ping_V_0_3, void %if.then141, i16 %conv_bias_buf_ping_V_0_1, void %if.then152, i16 %conv_bias_buf_ping_V_0_3, void %if.then134, i16 %conv_bias_buf_ping_V_0_3, void %if.else"   --->   Operation 195 'phi' 'conv_bias_buf_ping_V_0_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%indvar_flatten166_load = load i11 %indvar_flatten166" [tiled_conv.cpp:65]   --->   Operation 196 'load' 'indvar_flatten166_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (1.78ns)   --->   "%add_ln75 = add i5 %select_ln24, i5 1" [tiled_conv.cpp:75]   --->   Operation 197 'add' 'add_ln75' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (1.63ns)   --->   "%add_ln65_1 = add i11 %indvar_flatten166_load, i11 1" [tiled_conv.cpp:65]   --->   Operation 198 'add' 'add_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.69ns)   --->   "%select_ln65_1 = select i1 %icmp_ln65, i11 1, i11 %add_ln65_1" [tiled_conv.cpp:65]   --->   Operation 199 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln75 = store i16 %conv_bias_buf_ping_V_3_5, i16 %conv_bias_buf_ping_V_3_2" [tiled_conv.cpp:75]   --->   Operation 200 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln75 = store i16 %conv_bias_buf_ping_V_2_5, i16 %conv_bias_buf_ping_V_2_2" [tiled_conv.cpp:75]   --->   Operation 201 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln75 = store i16 %conv_bias_buf_ping_V_1_5, i16 %conv_bias_buf_ping_V_1_2" [tiled_conv.cpp:75]   --->   Operation 202 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln75 = store i16 %conv_bias_buf_ping_V_0_5, i16 %conv_bias_buf_ping_V_0_2" [tiled_conv.cpp:75]   --->   Operation 203 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (1.58ns)   --->   "%store_ln75 = store i14 %add_ln62_1, i14 %indvar_flatten253" [tiled_conv.cpp:75]   --->   Operation 204 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 205 [1/1] (1.58ns)   --->   "%store_ln75 = store i5 %select_ln39_1, i5 %ti" [tiled_conv.cpp:75]   --->   Operation 205 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 206 [1/1] (1.58ns)   --->   "%store_ln75 = store i11 %select_ln65_1, i11 %indvar_flatten166" [tiled_conv.cpp:75]   --->   Operation 206 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 207 [1/1] (1.58ns)   --->   "%store_ln75 = store i6 %select_ln65, i6 %tj" [tiled_conv.cpp:75]   --->   Operation 207 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 208 [1/1] (1.58ns)   --->   "%store_ln75 = store i5 %add_ln75, i5 %tk" [tiled_conv.cpp:75]   --->   Operation 208 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.body129" [tiled_conv.cpp:75]   --->   Operation 209 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_1_load = load i16 %conv_bias_buf_pong_V_0_1" [tiled_conv.cpp:124]   --->   Operation 210 'load' 'conv_bias_buf_pong_V_0_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_1_load = load i16 %conv_bias_buf_pong_V_1_1" [tiled_conv.cpp:124]   --->   Operation 211 'load' 'conv_bias_buf_pong_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_1_load = load i16 %conv_bias_buf_pong_V_2_1" [tiled_conv.cpp:124]   --->   Operation 212 'load' 'conv_bias_buf_pong_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_1_load = load i16 %conv_bias_buf_pong_V_3_1" [tiled_conv.cpp:124]   --->   Operation 213 'load' 'conv_bias_buf_pong_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [2/2] (0.00ns)   --->   "%call_ln124 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load, i16 %conv_bias_buf_pong_V_1_1_load, i16 %conv_bias_buf_pong_V_2_1_load, i16 %conv_bias_buf_pong_V_3_1_load" [tiled_conv.cpp:124]   --->   Operation 214 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln124 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load, i16 %conv_bias_buf_pong_V_1_1_load, i16 %conv_bias_buf_pong_V_2_1_load, i16 %conv_bias_buf_pong_V_3_1_load" [tiled_conv.cpp:124]   --->   Operation 215 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 3.99>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln114_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_39, i2 0" [utils.cpp:114]   --->   Operation 216 'bitconcatenate' 'shl_ln114_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln130_2_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %mul_ln39, i10 0" [utils.cpp:130]   --->   Operation 217 'bitconcatenate' 'shl_ln130_2_mid' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln130_3_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %mul_ln39, i8 0" [utils.cpp:130]   --->   Operation 218 'bitconcatenate' 'shl_ln130_3_mid' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i17 %shl_ln130_3_mid" [utils.cpp:125]   --->   Operation 219 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_8 = add i19 %shl_ln130_2_mid, i19 %zext_ln65" [utils.cpp:130]   --->   Operation 220 'add' 'add_ln130_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 221 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_13 = add i19 %add_ln130_8, i19 %zext_ln125_2" [utils.cpp:130]   --->   Operation 221 'add' 'add_ln130_13' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln114 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1, i16 %fm, i6 %shl_ln114_1, i64 %output_feature_map_read, i9 %mul_ln39, i11 %select_ln24_3, i19 %shl_ln130_2_mid, i17 %shl_ln130_3_mid, i19 %add_ln130_13, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i10 %select_ln24_1" [utils.cpp:114]   --->   Operation 222 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 6.25>
ST_14 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln114 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1, i16 %fm, i6 %shl_ln114_1, i64 %output_feature_map_read, i9 %mul_ln39, i11 %select_ln24_3, i19 %shl_ln130_2_mid, i17 %shl_ln130_3_mid, i19 %add_ln130_13, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i10 %select_ln24_1" [utils.cpp:114]   --->   Operation 223 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 224 [1/1] (1.36ns)   --->   "%icmp_ln140 = icmp_ult  i5 %select_ln24, i5 15" [tiled_conv.cpp:140]   --->   Operation 224 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (1.58ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %for.inc, void %if.then152" [tiled_conv.cpp:140]   --->   Operation 225 'br' 'br_ln140' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 226 [1/1] (1.73ns)   --->   "%add_ln141 = add i4 %empty_39, i4 1" [tiled_conv.cpp:141]   --->   Operation 226 'add' 'add_ln141' <Predicate = (icmp_ln140)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [2/2] (4.52ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln141" [tiled_conv.cpp:141]   --->   Operation 227 'call' 'call_ret1' <Predicate = (icmp_ln140)> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tk                              (alloca           ) [ 011111111111111]
tj                              (alloca           ) [ 011111111111111]
indvar_flatten166               (alloca           ) [ 011111111111111]
ti                              (alloca           ) [ 011111111111111]
indvar_flatten253               (alloca           ) [ 011111111111111]
conv_bias_buf_pong_V_0_1        (alloca           ) [ 001111111111111]
conv_bias_buf_pong_V_1_1        (alloca           ) [ 001111111111111]
conv_bias_buf_pong_V_2_1        (alloca           ) [ 001111111111111]
conv_bias_buf_pong_V_3_1        (alloca           ) [ 001111111111111]
conv_bias_buf_ping_V_0_2        (alloca           ) [ 001111111111111]
conv_bias_buf_ping_V_1_2        (alloca           ) [ 001111111111111]
conv_bias_buf_ping_V_2_2        (alloca           ) [ 001111111111111]
conv_bias_buf_ping_V_3_2        (alloca           ) [ 001111111111111]
spectopmodule_ln13              (spectopmodule    ) [ 000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000]
output_feature_map_read         (read             ) [ 001111111111111]
layer_bias_read                 (read             ) [ 001111111111111]
layer_weights_read              (read             ) [ 001111111111111]
input_feature_map_read          (read             ) [ 001111111111111]
conv_in_buf_V                   (alloca           ) [ 001111111111111]
conv_in_buf_V_1                 (alloca           ) [ 001111111111111]
conv_in_buf_V_2                 (alloca           ) [ 001111111111111]
conv_wt_buf_ping_V              (alloca           ) [ 001111111111111]
conv_wt_buf_ping_V_1            (alloca           ) [ 001111111111111]
conv_wt_buf_ping_V_2            (alloca           ) [ 001111111111111]
conv_wt_buf_ping_V_3            (alloca           ) [ 001111111111111]
conv_wt_buf_ping_V_4            (alloca           ) [ 001111111111111]
conv_wt_buf_ping_V_5            (alloca           ) [ 001111111111111]
conv_wt_buf_ping_V_6            (alloca           ) [ 001111111111111]
conv_wt_buf_pong_V              (alloca           ) [ 001111111111111]
conv_wt_buf_pong_V_1            (alloca           ) [ 001111111111111]
conv_wt_buf_pong_V_2            (alloca           ) [ 001111111111111]
conv_wt_buf_pong_V_3            (alloca           ) [ 001111111111111]
conv_wt_buf_pong_V_4            (alloca           ) [ 001111111111111]
conv_wt_buf_pong_V_5            (alloca           ) [ 001111111111111]
conv_wt_buf_pong_V_6            (alloca           ) [ 001111111111111]
conv_out_buf_V                  (alloca           ) [ 001111111111111]
conv_out_buf_V_addr             (getelementptr    ) [ 000000000000000]
conv_out_buf_V_1                (alloca           ) [ 001111111111111]
conv_out_buf_V_2                (alloca           ) [ 001111111111111]
conv_out_buf_V_3                (alloca           ) [ 001111111111111]
store_ln887                     (store            ) [ 000000000000000]
store_ln62                      (store            ) [ 000000000000000]
store_ln62                      (store            ) [ 000000000000000]
store_ln62                      (store            ) [ 000000000000000]
store_ln62                      (store            ) [ 000000000000000]
store_ln62                      (store            ) [ 000000000000000]
br_ln62                         (br               ) [ 000000000000000]
tj_1                            (load             ) [ 000100000000000]
indvar_flatten253_load          (load             ) [ 000000000000000]
conv_bias_buf_ping_V_0_2_load   (load             ) [ 000111000000000]
conv_bias_buf_ping_V_1_2_load   (load             ) [ 000111000000000]
conv_bias_buf_ping_V_2_2_load   (load             ) [ 000111000000000]
conv_bias_buf_ping_V_3_2_load   (load             ) [ 000111000000000]
empty                           (trunc            ) [ 000000000000000]
p_shl2                          (bitconcatenate   ) [ 000000000000000]
p_shl3                          (bitconcatenate   ) [ 000000000000000]
p_shl3_cast                     (zext             ) [ 000000000000000]
p_shl2_cast                     (zext             ) [ 000000000000000]
tmp_5                           (bitconcatenate   ) [ 000000000000000]
p_cast18                        (zext             ) [ 000000000000000]
tmp_7                           (bitconcatenate   ) [ 000000000000000]
zext_ln130                      (zext             ) [ 000000000000000]
add_ln130                       (add              ) [ 000100000000000]
add_ln46_1                      (add              ) [ 000100000000000]
shl_ln130_6                     (bitconcatenate   ) [ 000100000000000]
icmp_ln62                       (icmp             ) [ 001111111111111]
add_ln62_1                      (add              ) [ 000111111111111]
br_ln62                         (br               ) [ 000000000000000]
indvar_flatten166_load_1        (load             ) [ 000000000000000]
ti_load                         (load             ) [ 000000000000000]
add_ln62                        (add              ) [ 000000000000000]
icmp_ln65                       (icmp             ) [ 000111111111111]
select_ln39_1                   (select           ) [ 000111111111111]
ret_ln153                       (ret              ) [ 000000000000000]
tk_load                         (load             ) [ 000000000000000]
specloopname_ln0                (specloopname     ) [ 000000000000000]
empty_41                        (speclooptripcount) [ 000000000000000]
select_ln39                     (select           ) [ 000000000000000]
zext_ln39                       (zext             ) [ 000000000000000]
mul_ln39                        (mul              ) [ 000011111101111]
zext_ln39_1                     (zext             ) [ 000000000000000]
mul_ln39_1                      (mul              ) [ 000000000000000]
add_ln39                        (add              ) [ 000011000000000]
select_ln39_2                   (select           ) [ 000000000000000]
select_ln39_3                   (select           ) [ 000000000000000]
select_ln39_4                   (select           ) [ 000000000000000]
xor_ln39                        (xor              ) [ 000000000000000]
icmp_ln75                       (icmp             ) [ 000000000000000]
and_ln39                        (and              ) [ 000000000000000]
add_ln65                        (add              ) [ 000000000000000]
specloopname_ln0                (specloopname     ) [ 000000000000000]
or_ln24                         (or               ) [ 000000000000000]
select_ln24                     (select           ) [ 000011111111111]
empty_42                        (trunc            ) [ 000000000000000]
p_shl2_mid1                     (bitconcatenate   ) [ 000000000000000]
p_shl3_mid1                     (bitconcatenate   ) [ 000000000000000]
p_shl3_cast_mid1                (zext             ) [ 000000000000000]
p_shl2_cast_mid1                (zext             ) [ 000000000000000]
p_mid                           (bitconcatenate   ) [ 000000000000000]
p_cast18_mid1                   (zext             ) [ 000000000000000]
p_mid1                          (bitconcatenate   ) [ 000000000000000]
zext_ln130_4                    (zext             ) [ 000000000000000]
add_ln130_1                     (add              ) [ 000000000000000]
select_ln24_1                   (select           ) [ 000011111101111]
add_ln46                        (add              ) [ 000000000000000]
select_ln24_2                   (select           ) [ 000011000000000]
shl_ln130_6_mid1                (bitconcatenate   ) [ 000000000000000]
select_ln24_3                   (select           ) [ 000011111101111]
zext_ln65                       (zext             ) [ 000011111001110]
select_ln65                     (select           ) [ 000011111111111]
specloopname_ln75               (specloopname     ) [ 000000000000000]
icmp_ln78                       (icmp             ) [ 001111111111111]
br_ln78                         (br               ) [ 001111111111111]
p_mid129                        (icmp             ) [ 000011000000000]
call_ln39                       (call             ) [ 000000000000000]
call_ret                        (call             ) [ 000000000000000]
conv_bias_buf_ping_V_0          (extractvalue     ) [ 000000000000000]
conv_bias_buf_ping_V_1          (extractvalue     ) [ 000000000000000]
conv_bias_buf_ping_V_2          (extractvalue     ) [ 000000000000000]
conv_bias_buf_ping_V_3          (extractvalue     ) [ 000000000000000]
br_ln93                         (br               ) [ 000000000000000]
conv_bias_buf_ping_V_3_3        (phi              ) [ 000011111111111]
conv_bias_buf_ping_V_2_3        (phi              ) [ 000011111111111]
conv_bias_buf_ping_V_1_3        (phi              ) [ 000011111111111]
conv_bias_buf_ping_V_0_3        (phi              ) [ 000011111111111]
empty_39                        (trunc            ) [ 000000111101111]
empty_40                        (trunc            ) [ 001111111111111]
br_ln95                         (br               ) [ 000000000000000]
call_ln97                       (call             ) [ 000000000000000]
shl_ln                          (bitconcatenate   ) [ 000000000100000]
shl_ln130_mid                   (bitconcatenate   ) [ 000000000100000]
shl_ln130_1_mid                 (bitconcatenate   ) [ 000000000100000]
zext_ln125_3                    (zext             ) [ 000000000000000]
add_ln130_14                    (add              ) [ 000000000000000]
add_ln130_15                    (add              ) [ 000000000100000]
call_ln114                      (call             ) [ 000000000000000]
icmp_ln113                      (icmp             ) [ 001111111111111]
br_ln113                        (br               ) [ 001111111111111]
conv_bias_buf_pong_V_0_1_load_1 (load             ) [ 001111000011111]
conv_bias_buf_pong_V_1_1_load_1 (load             ) [ 001111000011111]
conv_bias_buf_pong_V_2_1_load_1 (load             ) [ 001111000011111]
conv_bias_buf_pong_V_3_1_load_1 (load             ) [ 001111000011111]
add_ln114                       (add              ) [ 001111000011111]
call_ret2                       (call             ) [ 000000000000000]
conv_bias_buf_pong_V_0          (extractvalue     ) [ 000000000000000]
conv_bias_buf_pong_V_1          (extractvalue     ) [ 000000000000000]
conv_bias_buf_pong_V_2          (extractvalue     ) [ 000000000000000]
conv_bias_buf_pong_V_3          (extractvalue     ) [ 000000000000000]
store_ln121                     (store            ) [ 000000000000000]
store_ln121                     (store            ) [ 000000000000000]
store_ln121                     (store            ) [ 000000000000000]
store_ln121                     (store            ) [ 000000000000000]
br_ln121                        (br               ) [ 000000000000000]
call_ret1                       (call             ) [ 000000000000000]
conv_bias_buf_ping_V_0_1        (extractvalue     ) [ 000000000000000]
conv_bias_buf_ping_V_1_1        (extractvalue     ) [ 000000000000000]
conv_bias_buf_ping_V_2_1        (extractvalue     ) [ 000000000000000]
conv_bias_buf_ping_V_3_1        (extractvalue     ) [ 000000000000000]
br_ln148                        (br               ) [ 000000000000000]
conv_bias_buf_ping_V_3_5        (phi              ) [ 000000000010000]
conv_bias_buf_ping_V_2_5        (phi              ) [ 000000000010000]
conv_bias_buf_ping_V_1_5        (phi              ) [ 000000000010000]
conv_bias_buf_ping_V_0_5        (phi              ) [ 000000000010000]
indvar_flatten166_load          (load             ) [ 000000000000000]
add_ln75                        (add              ) [ 000000000000000]
add_ln65_1                      (add              ) [ 000000000000000]
select_ln65_1                   (select           ) [ 000000000000000]
store_ln75                      (store            ) [ 000000000000000]
store_ln75                      (store            ) [ 000000000000000]
store_ln75                      (store            ) [ 000000000000000]
store_ln75                      (store            ) [ 000000000000000]
store_ln75                      (store            ) [ 000000000000000]
store_ln75                      (store            ) [ 000000000000000]
store_ln75                      (store            ) [ 000000000000000]
store_ln75                      (store            ) [ 000000000000000]
store_ln75                      (store            ) [ 000000000000000]
br_ln75                         (br               ) [ 000000000000000]
conv_bias_buf_pong_V_0_1_load   (load             ) [ 000000000000100]
conv_bias_buf_pong_V_1_1_load   (load             ) [ 000000000000100]
conv_bias_buf_pong_V_2_1_load   (load             ) [ 000000000000100]
conv_bias_buf_pong_V_3_1_load   (load             ) [ 000000000000100]
call_ln124                      (call             ) [ 000000000000000]
shl_ln114_1                     (bitconcatenate   ) [ 000000000000001]
shl_ln130_2_mid                 (bitconcatenate   ) [ 000000000000001]
shl_ln130_3_mid                 (bitconcatenate   ) [ 000000000000001]
zext_ln125_2                    (zext             ) [ 000000000000000]
add_ln130_8                     (add              ) [ 000000000000000]
add_ln130_13                    (add              ) [ 000000000000001]
call_ln114                      (call             ) [ 000000000000000]
icmp_ln140                      (icmp             ) [ 001111111111111]
br_ln140                        (br               ) [ 001111111111111]
add_ln141                       (add              ) [ 001111111110000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_bias"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_feature_map">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_feature_map"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TILE_ROW_TILE_COL_TILE_DEPTH_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TILE_COL_TILE_DEPTH_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_layer_params_from_DRAM"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_7x7"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="tk_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tk/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tj_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten166_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten166/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ti_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ti/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten253_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten253/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv_bias_buf_pong_V_0_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_pong_V_0_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="conv_bias_buf_pong_V_1_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_pong_V_1_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="conv_bias_buf_pong_V_2_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_pong_V_2_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv_bias_buf_pong_V_3_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_pong_V_3_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="conv_bias_buf_ping_V_0_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_ping_V_0_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="conv_bias_buf_ping_V_1_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_ping_V_1_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv_bias_buf_ping_V_2_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_ping_V_2_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="conv_bias_buf_ping_V_3_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_ping_V_3_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="conv_in_buf_V_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv_in_buf_V_1_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="conv_in_buf_V_2_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="conv_wt_buf_ping_V_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="conv_wt_buf_ping_V_1_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv_wt_buf_ping_V_2_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="conv_wt_buf_ping_V_3_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="conv_wt_buf_ping_V_4_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_4/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="conv_wt_buf_ping_V_5_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_5/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="conv_wt_buf_ping_V_6_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_6/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="conv_wt_buf_pong_V_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="conv_wt_buf_pong_V_1_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="conv_wt_buf_pong_V_2_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="conv_wt_buf_pong_V_3_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_3/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="conv_wt_buf_pong_V_4_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_4/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="conv_wt_buf_pong_V_5_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_5/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="conv_wt_buf_pong_V_6_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_6/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="conv_out_buf_V_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="conv_out_buf_V_1_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="conv_out_buf_V_2_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V_2/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="conv_out_buf_V_3_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V_3/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="output_feature_map_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_feature_map_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="layer_bias_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_bias_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="layer_weights_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_weights_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="input_feature_map_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_feature_map_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="conv_out_buf_V_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_V_addr/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln887_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln887/1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="conv_bias_buf_ping_V_3_3_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="1"/>
<pin id="325" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_3_3 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="conv_bias_buf_ping_V_3_3_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_bias_buf_ping_V_3_3/5 "/>
</bind>
</comp>

<comp id="333" class="1005" name="conv_bias_buf_ping_V_2_3_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="1"/>
<pin id="335" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_2_3 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="conv_bias_buf_ping_V_2_3_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_bias_buf_ping_V_2_3/5 "/>
</bind>
</comp>

<comp id="343" class="1005" name="conv_bias_buf_ping_V_1_3_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="1"/>
<pin id="345" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_1_3 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="conv_bias_buf_ping_V_1_3_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_bias_buf_ping_V_1_3/5 "/>
</bind>
</comp>

<comp id="353" class="1005" name="conv_bias_buf_ping_V_0_3_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="1"/>
<pin id="355" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_0_3 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="conv_bias_buf_ping_V_0_3_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_bias_buf_ping_V_0_3/5 "/>
</bind>
</comp>

<comp id="363" class="1005" name="conv_bias_buf_ping_V_3_5_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="365" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_3_5 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="conv_bias_buf_ping_V_3_5_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="5"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="16" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="4" bw="16" slack="5"/>
<pin id="372" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="6" bw="16" slack="5"/>
<pin id="374" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_bias_buf_ping_V_3_5/10 "/>
</bind>
</comp>

<comp id="379" class="1005" name="conv_bias_buf_ping_V_2_5_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="381" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_2_5 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="conv_bias_buf_ping_V_2_5_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="5"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="16" slack="0"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="4" bw="16" slack="5"/>
<pin id="388" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="6" bw="16" slack="5"/>
<pin id="390" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_bias_buf_ping_V_2_5/10 "/>
</bind>
</comp>

<comp id="395" class="1005" name="conv_bias_buf_ping_V_1_5_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="397" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_1_5 (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="conv_bias_buf_ping_V_1_5_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="5"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="16" slack="0"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="4" bw="16" slack="5"/>
<pin id="404" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="6" bw="16" slack="5"/>
<pin id="406" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_bias_buf_ping_V_1_5/10 "/>
</bind>
</comp>

<comp id="411" class="1005" name="conv_bias_buf_ping_V_0_5_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="413" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_0_5 (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="conv_bias_buf_ping_V_0_5_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="5"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="16" slack="0"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="4" bw="16" slack="5"/>
<pin id="420" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="6" bw="16" slack="5"/>
<pin id="422" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_bias_buf_ping_V_0_5/10 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="0" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="0" index="2" bw="11" slack="1"/>
<pin id="431" dir="0" index="3" bw="64" slack="3"/>
<pin id="432" dir="0" index="4" bw="1" slack="1"/>
<pin id="433" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="434" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="435" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="436" dir="0" index="8" bw="11" slack="1"/>
<pin id="437" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_load_layer_params_from_DRAM_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="444" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="445" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="446" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="447" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="448" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="449" dir="0" index="8" bw="16" slack="0"/>
<pin id="450" dir="0" index="9" bw="16" slack="0"/>
<pin id="451" dir="0" index="10" bw="16" slack="0"/>
<pin id="452" dir="0" index="11" bw="16" slack="0"/>
<pin id="453" dir="0" index="12" bw="16" slack="0"/>
<pin id="454" dir="0" index="13" bw="64" slack="3"/>
<pin id="455" dir="0" index="14" bw="64" slack="3"/>
<pin id="456" dir="0" index="15" bw="4" slack="0"/>
<pin id="457" dir="1" index="16" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 call_ret2/9 call_ret1/14 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_conv_7x7_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="0" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="469" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="470" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="471" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="472" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="473" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="474" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="475" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="476" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="477" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="478" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="479" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="480" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="481" dir="0" index="15" bw="16" slack="0"/>
<pin id="482" dir="0" index="16" bw="16" slack="0"/>
<pin id="483" dir="0" index="17" bw="16" slack="0"/>
<pin id="484" dir="0" index="18" bw="16" slack="0"/>
<pin id="485" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/6 call_ln124/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="0" slack="0"/>
<pin id="493" dir="0" index="1" bw="16" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="0" index="3" bw="64" slack="7"/>
<pin id="496" dir="0" index="4" bw="9" slack="5"/>
<pin id="497" dir="0" index="5" bw="11" slack="5"/>
<pin id="498" dir="0" index="6" bw="19" slack="0"/>
<pin id="499" dir="0" index="7" bw="17" slack="0"/>
<pin id="500" dir="0" index="8" bw="19" slack="0"/>
<pin id="501" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="502" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="503" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="504" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="505" dir="0" index="13" bw="10" slack="5"/>
<pin id="506" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="0" slack="0"/>
<pin id="511" dir="0" index="1" bw="16" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="0" index="3" bw="64" slack="7"/>
<pin id="514" dir="0" index="4" bw="9" slack="5"/>
<pin id="515" dir="0" index="5" bw="11" slack="5"/>
<pin id="516" dir="0" index="6" bw="19" slack="0"/>
<pin id="517" dir="0" index="7" bw="17" slack="0"/>
<pin id="518" dir="0" index="8" bw="19" slack="0"/>
<pin id="519" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="520" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="521" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="522" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="523" dir="0" index="13" bw="10" slack="5"/>
<pin id="524" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/13 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="11" slack="1"/>
<pin id="529" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten166_load_1/2 indvar_flatten166_load/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_ping_V_0/5 conv_bias_buf_pong_V_0/10 conv_bias_buf_ping_V_0_1/10 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_ping_V_1/5 conv_bias_buf_pong_V_1/10 conv_bias_buf_ping_V_1_1/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_ping_V_2/5 conv_bias_buf_pong_V_2/10 conv_bias_buf_ping_V_2_1/10 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="0"/>
<pin id="550" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_ping_V_3/5 conv_bias_buf_pong_V_3/10 conv_bias_buf_ping_V_3_1/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="6"/>
<pin id="556" dir="0" index="1" bw="5" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/9 icmp_ln140/14 "/>
</bind>
</comp>

<comp id="559" class="1004" name="grp_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="5"/>
<pin id="561" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_pong_V_0_1_load_1/9 conv_bias_buf_pong_V_0_1_load/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="5"/>
<pin id="566" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_pong_V_1_1_load_1/9 conv_bias_buf_pong_V_1_1_load/11 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="5"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_pong_V_2_1_load_1/9 conv_bias_buf_pong_V_2_1_load/11 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="5"/>
<pin id="576" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_pong_V_3_1_load_1/9 conv_bias_buf_pong_V_3_1_load/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="grp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="4"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/9 add_ln141/14 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln62_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="14" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln62_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="5" slack="0"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln62_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="11" slack="0"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln62_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="6" slack="0"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln62_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="5" slack="0"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tj_1_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="1"/>
<pin id="612" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_1/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="indvar_flatten253_load_load_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="14" slack="1"/>
<pin id="615" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten253_load/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="conv_bias_buf_ping_V_0_2_load_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="1"/>
<pin id="618" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_ping_V_0_2_load/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="conv_bias_buf_ping_V_1_2_load_load_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="1"/>
<pin id="621" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_ping_V_1_2_load/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="conv_bias_buf_ping_V_2_2_load_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="1"/>
<pin id="624" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_ping_V_2_2_load/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="conv_bias_buf_ping_V_3_2_load_load_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="1"/>
<pin id="627" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_ping_V_3_2_load/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="empty_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="0"/>
<pin id="630" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_shl2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="0"/>
<pin id="634" dir="0" index="1" bw="5" slack="0"/>
<pin id="635" dir="0" index="2" bw="1" slack="0"/>
<pin id="636" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_shl3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="5" slack="0"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_shl3_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_shl2_cast_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_5_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="0"/>
<pin id="658" dir="0" index="1" bw="5" slack="0"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_cast18_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_7_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="9" slack="0"/>
<pin id="670" dir="0" index="1" bw="5" slack="0"/>
<pin id="671" dir="0" index="2" bw="1" slack="0"/>
<pin id="672" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln130_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="0"/>
<pin id="678" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln130_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="9" slack="0"/>
<pin id="682" dir="0" index="1" bw="7" slack="0"/>
<pin id="683" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln46_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="0"/>
<pin id="688" dir="0" index="1" bw="8" slack="0"/>
<pin id="689" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="shl_ln130_6_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="11" slack="0"/>
<pin id="694" dir="0" index="1" bw="10" slack="0"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_6/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln62_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="14" slack="0"/>
<pin id="702" dir="0" index="1" bw="14" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln62_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="14" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="ti_load_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="5" slack="1"/>
<pin id="714" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ti_load/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln62_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln65_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="0"/>
<pin id="723" dir="0" index="1" bw="11" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln39_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="5" slack="0"/>
<pin id="730" dir="0" index="2" bw="5" slack="0"/>
<pin id="731" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tk_load_load_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="2"/>
<pin id="737" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tk_load/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln39_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="0" index="1" bw="6" slack="0"/>
<pin id="741" dir="0" index="2" bw="6" slack="2147483647"/>
<pin id="742" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln39_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="1"/>
<pin id="746" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="mul_ln39_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="0"/>
<pin id="749" dir="0" index="1" bw="6" slack="0"/>
<pin id="750" dir="1" index="2" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln39_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="1"/>
<pin id="755" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="select_ln39_2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="0" index="1" bw="10" slack="0"/>
<pin id="759" dir="0" index="2" bw="10" slack="1"/>
<pin id="760" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_2/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="select_ln39_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="0" index="1" bw="11" slack="0"/>
<pin id="765" dir="0" index="2" bw="11" slack="1"/>
<pin id="766" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_3/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln39_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="0" index="1" bw="11" slack="0"/>
<pin id="771" dir="0" index="2" bw="11" slack="1"/>
<pin id="772" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_4/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="xor_ln39_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="icmp_ln75_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="5" slack="0"/>
<pin id="781" dir="0" index="1" bw="5" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="and_ln39_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln65_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="or_ln24_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="1"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="select_ln24_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="5" slack="0"/>
<pin id="805" dir="0" index="2" bw="5" slack="0"/>
<pin id="806" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="empty_42_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="6" slack="0"/>
<pin id="812" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="p_shl2_mid1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="10" slack="0"/>
<pin id="816" dir="0" index="1" bw="5" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid1/3 "/>
</bind>
</comp>

<comp id="822" class="1004" name="p_shl3_mid1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="0" index="1" bw="5" slack="0"/>
<pin id="825" dir="0" index="2" bw="1" slack="0"/>
<pin id="826" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_mid1/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="p_shl3_cast_mid1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast_mid1/3 "/>
</bind>
</comp>

<comp id="834" class="1004" name="p_shl2_cast_mid1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="10" slack="0"/>
<pin id="836" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_mid1/3 "/>
</bind>
</comp>

<comp id="838" class="1004" name="p_mid_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="7" slack="0"/>
<pin id="840" dir="0" index="1" bw="5" slack="0"/>
<pin id="841" dir="0" index="2" bw="1" slack="0"/>
<pin id="842" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="p_cast18_mid1_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="7" slack="0"/>
<pin id="848" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18_mid1/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="p_mid1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="9" slack="0"/>
<pin id="852" dir="0" index="1" bw="5" slack="0"/>
<pin id="853" dir="0" index="2" bw="1" slack="0"/>
<pin id="854" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/3 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln130_4_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="9" slack="0"/>
<pin id="860" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_4/3 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln130_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="9" slack="0"/>
<pin id="864" dir="0" index="1" bw="7" slack="0"/>
<pin id="865" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_1/3 "/>
</bind>
</comp>

<comp id="868" class="1004" name="select_ln24_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="10" slack="0"/>
<pin id="871" dir="0" index="2" bw="10" slack="0"/>
<pin id="872" dir="1" index="3" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/3 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln46_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="10" slack="0"/>
<pin id="878" dir="0" index="1" bw="8" slack="0"/>
<pin id="879" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/3 "/>
</bind>
</comp>

<comp id="882" class="1004" name="select_ln24_2_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="11" slack="0"/>
<pin id="885" dir="0" index="2" bw="11" slack="0"/>
<pin id="886" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/3 "/>
</bind>
</comp>

<comp id="890" class="1004" name="shl_ln130_6_mid1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="11" slack="0"/>
<pin id="892" dir="0" index="1" bw="10" slack="0"/>
<pin id="893" dir="0" index="2" bw="1" slack="0"/>
<pin id="894" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_6_mid1/3 "/>
</bind>
</comp>

<comp id="898" class="1004" name="select_ln24_3_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="11" slack="0"/>
<pin id="901" dir="0" index="2" bw="11" slack="0"/>
<pin id="902" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_3/3 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln65_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="11" slack="0"/>
<pin id="908" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/3 "/>
</bind>
</comp>

<comp id="910" class="1004" name="select_ln65_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="6" slack="0"/>
<pin id="913" dir="0" index="2" bw="6" slack="0"/>
<pin id="914" dir="1" index="3" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/3 "/>
</bind>
</comp>

<comp id="918" class="1004" name="icmp_ln78_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="5" slack="0"/>
<pin id="920" dir="0" index="1" bw="5" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/3 "/>
</bind>
</comp>

<comp id="924" class="1004" name="p_mid129_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="11" slack="0"/>
<pin id="926" dir="0" index="1" bw="11" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid129/3 "/>
</bind>
</comp>

<comp id="929" class="1004" name="empty_39_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="2"/>
<pin id="931" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_39/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="empty_40_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="5" slack="2"/>
<pin id="934" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_40/5 "/>
</bind>
</comp>

<comp id="935" class="1004" name="shl_ln_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="6" slack="0"/>
<pin id="937" dir="0" index="1" bw="4" slack="3"/>
<pin id="938" dir="0" index="2" bw="1" slack="0"/>
<pin id="939" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="943" class="1004" name="shl_ln130_mid_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="19" slack="0"/>
<pin id="945" dir="0" index="1" bw="9" slack="5"/>
<pin id="946" dir="0" index="2" bw="1" slack="0"/>
<pin id="947" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_mid/8 "/>
</bind>
</comp>

<comp id="951" class="1004" name="shl_ln130_1_mid_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="17" slack="0"/>
<pin id="953" dir="0" index="1" bw="9" slack="5"/>
<pin id="954" dir="0" index="2" bw="1" slack="0"/>
<pin id="955" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_1_mid/8 "/>
</bind>
</comp>

<comp id="959" class="1004" name="zext_ln125_3_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="17" slack="0"/>
<pin id="961" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_3/8 "/>
</bind>
</comp>

<comp id="963" class="1004" name="add_ln130_14_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="19" slack="0"/>
<pin id="965" dir="0" index="1" bw="11" slack="5"/>
<pin id="966" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_14/8 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln130_15_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="19" slack="0"/>
<pin id="970" dir="0" index="1" bw="17" slack="0"/>
<pin id="971" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_15/8 "/>
</bind>
</comp>

<comp id="975" class="1004" name="store_ln121_store_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="0"/>
<pin id="977" dir="0" index="1" bw="16" slack="9"/>
<pin id="978" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/10 "/>
</bind>
</comp>

<comp id="980" class="1004" name="store_ln121_store_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="0"/>
<pin id="982" dir="0" index="1" bw="16" slack="9"/>
<pin id="983" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/10 "/>
</bind>
</comp>

<comp id="985" class="1004" name="store_ln121_store_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="0"/>
<pin id="987" dir="0" index="1" bw="16" slack="9"/>
<pin id="988" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/10 "/>
</bind>
</comp>

<comp id="990" class="1004" name="store_ln121_store_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="0"/>
<pin id="992" dir="0" index="1" bw="16" slack="9"/>
<pin id="993" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/10 "/>
</bind>
</comp>

<comp id="995" class="1004" name="add_ln75_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="5" slack="7"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/10 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="add_ln65_1_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="11" slack="0"/>
<pin id="1002" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/10 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="select_ln65_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="8"/>
<pin id="1008" dir="0" index="1" bw="11" slack="0"/>
<pin id="1009" dir="0" index="2" bw="11" slack="0"/>
<pin id="1010" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/10 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="store_ln75_store_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="0"/>
<pin id="1015" dir="0" index="1" bw="16" slack="9"/>
<pin id="1016" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/10 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="store_ln75_store_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="16" slack="0"/>
<pin id="1020" dir="0" index="1" bw="16" slack="9"/>
<pin id="1021" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/10 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="store_ln75_store_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="0"/>
<pin id="1025" dir="0" index="1" bw="16" slack="9"/>
<pin id="1026" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/10 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="store_ln75_store_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="0"/>
<pin id="1030" dir="0" index="1" bw="16" slack="9"/>
<pin id="1031" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/10 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="store_ln75_store_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="14" slack="8"/>
<pin id="1035" dir="0" index="1" bw="14" slack="9"/>
<pin id="1036" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/10 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="store_ln75_store_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="5" slack="8"/>
<pin id="1039" dir="0" index="1" bw="5" slack="9"/>
<pin id="1040" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/10 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="store_ln75_store_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="11" slack="0"/>
<pin id="1043" dir="0" index="1" bw="11" slack="9"/>
<pin id="1044" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/10 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="store_ln75_store_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="6" slack="7"/>
<pin id="1048" dir="0" index="1" bw="6" slack="9"/>
<pin id="1049" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/10 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="store_ln75_store_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="5" slack="0"/>
<pin id="1052" dir="0" index="1" bw="5" slack="9"/>
<pin id="1053" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/10 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="shl_ln114_1_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="6" slack="0"/>
<pin id="1057" dir="0" index="1" bw="4" slack="3"/>
<pin id="1058" dir="0" index="2" bw="1" slack="0"/>
<pin id="1059" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln114_1/13 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="shl_ln130_2_mid_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="19" slack="0"/>
<pin id="1065" dir="0" index="1" bw="9" slack="5"/>
<pin id="1066" dir="0" index="2" bw="1" slack="0"/>
<pin id="1067" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_2_mid/13 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="shl_ln130_3_mid_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="17" slack="0"/>
<pin id="1073" dir="0" index="1" bw="9" slack="5"/>
<pin id="1074" dir="0" index="2" bw="1" slack="0"/>
<pin id="1075" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_3_mid/13 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="zext_ln125_2_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="17" slack="0"/>
<pin id="1081" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_2/13 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="add_ln130_8_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="19" slack="0"/>
<pin id="1085" dir="0" index="1" bw="11" slack="5"/>
<pin id="1086" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_8/13 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="add_ln130_13_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="19" slack="0"/>
<pin id="1090" dir="0" index="1" bw="17" slack="0"/>
<pin id="1091" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_13/13 "/>
</bind>
</comp>

<comp id="1095" class="1007" name="grp_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="5" slack="0"/>
<pin id="1097" dir="0" index="1" bw="6" slack="0"/>
<pin id="1098" dir="0" index="2" bw="3" slack="0"/>
<pin id="1099" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_1/3 add_ln39/3 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tk_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="5" slack="0"/>
<pin id="1106" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tk "/>
</bind>
</comp>

<comp id="1111" class="1005" name="tj_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="6" slack="0"/>
<pin id="1113" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="1118" class="1005" name="indvar_flatten166_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="11" slack="0"/>
<pin id="1120" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten166 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="ti_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="5" slack="0"/>
<pin id="1127" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ti "/>
</bind>
</comp>

<comp id="1132" class="1005" name="indvar_flatten253_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="14" slack="0"/>
<pin id="1134" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten253 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="conv_bias_buf_pong_V_0_1_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="16" slack="5"/>
<pin id="1141" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_0_1 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="conv_bias_buf_pong_V_1_1_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="16" slack="5"/>
<pin id="1147" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_1_1 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="conv_bias_buf_pong_V_2_1_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="16" slack="5"/>
<pin id="1153" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_2_1 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="conv_bias_buf_pong_V_3_1_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="5"/>
<pin id="1159" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_3_1 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="conv_bias_buf_ping_V_0_2_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="16" slack="1"/>
<pin id="1165" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_0_2 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="conv_bias_buf_ping_V_1_2_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="16" slack="1"/>
<pin id="1171" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_1_2 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="conv_bias_buf_ping_V_2_2_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="16" slack="1"/>
<pin id="1177" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_2_2 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="conv_bias_buf_ping_V_3_2_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="16" slack="1"/>
<pin id="1183" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_3_2 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="output_feature_map_read_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="64" slack="7"/>
<pin id="1189" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="output_feature_map_read "/>
</bind>
</comp>

<comp id="1193" class="1005" name="layer_bias_read_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="64" slack="3"/>
<pin id="1195" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="layer_bias_read "/>
</bind>
</comp>

<comp id="1198" class="1005" name="layer_weights_read_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="64" slack="3"/>
<pin id="1200" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="layer_weights_read "/>
</bind>
</comp>

<comp id="1203" class="1005" name="input_feature_map_read_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="64" slack="3"/>
<pin id="1205" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="input_feature_map_read "/>
</bind>
</comp>

<comp id="1223" class="1005" name="add_ln130_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="10" slack="1"/>
<pin id="1225" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="add_ln46_1_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="11" slack="1"/>
<pin id="1230" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_1 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="shl_ln130_6_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="11" slack="1"/>
<pin id="1235" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln130_6 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="add_ln62_1_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="14" slack="8"/>
<pin id="1243" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="icmp_ln65_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="1"/>
<pin id="1248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="select_ln39_1_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="5" slack="1"/>
<pin id="1259" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39_1 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="mul_ln39_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="9" slack="5"/>
<pin id="1266" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="add_ln39_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="11" slack="1"/>
<pin id="1276" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="select_ln24_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="5" slack="2"/>
<pin id="1281" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="select_ln24_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="10" slack="5"/>
<pin id="1289" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="select_ln24_1 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="select_ln24_2_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="11" slack="1"/>
<pin id="1295" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_2 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="select_ln24_3_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="11" slack="5"/>
<pin id="1300" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="select_ln24_3 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="zext_ln65_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="19" slack="5"/>
<pin id="1306" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln65 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="select_ln65_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="6" slack="7"/>
<pin id="1312" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="select_ln65 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="icmp_ln78_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="2"/>
<pin id="1317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="p_mid129_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="1"/>
<pin id="1321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_mid129 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="empty_39_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="4" slack="3"/>
<pin id="1326" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="empty_40_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="5"/>
<pin id="1333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="shl_ln_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="6" slack="1"/>
<pin id="1337" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1340" class="1005" name="shl_ln130_mid_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="19" slack="1"/>
<pin id="1342" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln130_mid "/>
</bind>
</comp>

<comp id="1345" class="1005" name="shl_ln130_1_mid_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="17" slack="1"/>
<pin id="1347" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln130_1_mid "/>
</bind>
</comp>

<comp id="1350" class="1005" name="add_ln130_15_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="19" slack="1"/>
<pin id="1352" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130_15 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="icmp_ln113_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="1"/>
<pin id="1357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="conv_bias_buf_pong_V_0_1_load_1_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="16" slack="1"/>
<pin id="1361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_0_1_load_1 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="conv_bias_buf_pong_V_1_1_load_1_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="16" slack="1"/>
<pin id="1366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_1_1_load_1 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="conv_bias_buf_pong_V_2_1_load_1_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="16" slack="1"/>
<pin id="1371" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_2_1_load_1 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="conv_bias_buf_pong_V_3_1_load_1_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="16" slack="1"/>
<pin id="1376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_3_1_load_1 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="add_ln114_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="4" slack="1"/>
<pin id="1381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="conv_bias_buf_pong_V_0_1_load_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="16" slack="1"/>
<pin id="1386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_0_1_load "/>
</bind>
</comp>

<comp id="1389" class="1005" name="conv_bias_buf_pong_V_1_1_load_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="16" slack="1"/>
<pin id="1391" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_1_1_load "/>
</bind>
</comp>

<comp id="1394" class="1005" name="conv_bias_buf_pong_V_2_1_load_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="16" slack="1"/>
<pin id="1396" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_2_1_load "/>
</bind>
</comp>

<comp id="1399" class="1005" name="conv_bias_buf_pong_V_3_1_load_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="16" slack="1"/>
<pin id="1401" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_3_1_load "/>
</bind>
</comp>

<comp id="1404" class="1005" name="shl_ln114_1_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="6" slack="1"/>
<pin id="1406" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln114_1 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="shl_ln130_2_mid_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="19" slack="1"/>
<pin id="1411" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln130_2_mid "/>
</bind>
</comp>

<comp id="1414" class="1005" name="shl_ln130_3_mid_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="17" slack="1"/>
<pin id="1416" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln130_3_mid "/>
</bind>
</comp>

<comp id="1419" class="1005" name="add_ln130_13_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="19" slack="1"/>
<pin id="1421" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130_13 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="icmp_ln140_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="1"/>
<pin id="1426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln140 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="add_ln141_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="4" slack="1"/>
<pin id="1430" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln141 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="56" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="8" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="6" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="268" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="58" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="332"><net_src comp="326" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="342"><net_src comp="336" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="352"><net_src comp="346" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="362"><net_src comp="356" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="376"><net_src comp="323" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="323" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="378"><net_src comp="323" pin="1"/><net_sink comp="366" pin=6"/></net>

<net id="392"><net_src comp="333" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="333" pin="1"/><net_sink comp="382" pin=4"/></net>

<net id="394"><net_src comp="333" pin="1"/><net_sink comp="382" pin=6"/></net>

<net id="408"><net_src comp="343" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="409"><net_src comp="343" pin="1"/><net_sink comp="398" pin=4"/></net>

<net id="410"><net_src comp="343" pin="1"/><net_sink comp="398" pin=6"/></net>

<net id="424"><net_src comp="353" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="353" pin="1"/><net_sink comp="414" pin=4"/></net>

<net id="426"><net_src comp="353" pin="1"/><net_sink comp="414" pin=6"/></net>

<net id="438"><net_src comp="124" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="439"><net_src comp="0" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="458"><net_src comp="126" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="459"><net_src comp="2" pin="0"/><net_sink comp="440" pin=12"/></net>

<net id="460"><net_src comp="82" pin="0"/><net_sink comp="440" pin=15"/></net>

<net id="461"><net_src comp="353" pin="1"/><net_sink comp="440" pin=8"/></net>

<net id="462"><net_src comp="343" pin="1"/><net_sink comp="440" pin=9"/></net>

<net id="463"><net_src comp="333" pin="1"/><net_sink comp="440" pin=10"/></net>

<net id="464"><net_src comp="323" pin="1"/><net_sink comp="440" pin=11"/></net>

<net id="486"><net_src comp="128" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="487"><net_src comp="353" pin="1"/><net_sink comp="465" pin=15"/></net>

<net id="488"><net_src comp="343" pin="1"/><net_sink comp="465" pin=16"/></net>

<net id="489"><net_src comp="333" pin="1"/><net_sink comp="465" pin=17"/></net>

<net id="490"><net_src comp="323" pin="1"/><net_sink comp="465" pin=18"/></net>

<net id="507"><net_src comp="138" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="508"><net_src comp="0" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="525"><net_src comp="146" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="526"><net_src comp="0" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="533"><net_src comp="440" pin="16"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="539"><net_src comp="440" pin="16"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="545"><net_src comp="440" pin="16"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="551"><net_src comp="440" pin="16"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="558"><net_src comp="140" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="559" pin="1"/><net_sink comp="440" pin=8"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="465" pin=15"/></net>

<net id="567"><net_src comp="564" pin="1"/><net_sink comp="440" pin=9"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="465" pin=16"/></net>

<net id="572"><net_src comp="569" pin="1"/><net_sink comp="440" pin=10"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="465" pin=17"/></net>

<net id="577"><net_src comp="574" pin="1"/><net_sink comp="440" pin=11"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="465" pin=18"/></net>

<net id="583"><net_src comp="142" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="584"><net_src comp="579" pin="2"/><net_sink comp="440" pin=15"/></net>

<net id="589"><net_src comp="62" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="64" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="66" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="68" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="64" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="631"><net_src comp="610" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="70" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="64" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="645"><net_src comp="72" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="628" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="74" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="632" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="76" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="628" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="78" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="667"><net_src comp="656" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="80" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="628" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="82" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="668" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="664" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="652" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="648" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="84" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="680" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="86" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="613" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="88" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="613" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="90" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="719"><net_src comp="712" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="92" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="527" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="94" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="715" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="712" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="743"><net_src comp="68" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="751"><net_src comp="744" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="104" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="761"><net_src comp="110" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="66" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="66" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="112" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="735" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="114" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="774" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="738" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="116" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="785" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="807"><net_src comp="797" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="64" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="735" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="813"><net_src comp="791" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="70" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="810" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="64" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="827"><net_src comp="72" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="810" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="74" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="833"><net_src comp="822" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="814" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="843"><net_src comp="76" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="810" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="78" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="849"><net_src comp="838" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="80" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="810" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="82" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="861"><net_src comp="850" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="858" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="846" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="873"><net_src comp="785" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="862" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="756" pin="3"/><net_sink comp="868" pin=2"/></net>

<net id="880"><net_src comp="834" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="830" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="887"><net_src comp="785" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="876" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="762" pin="3"/><net_sink comp="882" pin=2"/></net>

<net id="895"><net_src comp="84" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="862" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="86" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="903"><net_src comp="785" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="890" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="768" pin="3"/><net_sink comp="898" pin=2"/></net>

<net id="909"><net_src comp="898" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="915"><net_src comp="785" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="791" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="738" pin="3"/><net_sink comp="910" pin=2"/></net>

<net id="922"><net_src comp="802" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="64" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="122" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="940"><net_src comp="130" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="78" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="942"><net_src comp="935" pin="3"/><net_sink comp="491" pin=2"/></net>

<net id="948"><net_src comp="132" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="110" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="950"><net_src comp="943" pin="3"/><net_sink comp="491" pin=6"/></net>

<net id="956"><net_src comp="134" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="136" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="958"><net_src comp="951" pin="3"/><net_sink comp="491" pin=7"/></net>

<net id="962"><net_src comp="951" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="943" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="972"><net_src comp="963" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="959" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="974"><net_src comp="968" pin="2"/><net_sink comp="491" pin=8"/></net>

<net id="979"><net_src comp="548" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="984"><net_src comp="542" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="536" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="994"><net_src comp="530" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="999"><net_src comp="92" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1004"><net_src comp="527" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="144" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1011"><net_src comp="144" pin="0"/><net_sink comp="1006" pin=1"/></net>

<net id="1012"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=2"/></net>

<net id="1017"><net_src comp="366" pin="8"/><net_sink comp="1013" pin=0"/></net>

<net id="1022"><net_src comp="382" pin="8"/><net_sink comp="1018" pin=0"/></net>

<net id="1027"><net_src comp="398" pin="8"/><net_sink comp="1023" pin=0"/></net>

<net id="1032"><net_src comp="414" pin="8"/><net_sink comp="1028" pin=0"/></net>

<net id="1045"><net_src comp="1006" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1054"><net_src comp="995" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1060"><net_src comp="130" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="78" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1062"><net_src comp="1055" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1068"><net_src comp="132" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="110" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1070"><net_src comp="1063" pin="3"/><net_sink comp="509" pin=6"/></net>

<net id="1076"><net_src comp="134" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="136" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1078"><net_src comp="1071" pin="3"/><net_sink comp="509" pin=7"/></net>

<net id="1082"><net_src comp="1071" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1087"><net_src comp="1063" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1092"><net_src comp="1083" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1079" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1094"><net_src comp="1088" pin="2"/><net_sink comp="509" pin=8"/></net>

<net id="1100"><net_src comp="753" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="106" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1102"><net_src comp="108" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1103"><net_src comp="1095" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="1107"><net_src comp="148" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1110"><net_src comp="1104" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1114"><net_src comp="152" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1117"><net_src comp="1111" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1121"><net_src comp="156" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1124"><net_src comp="1118" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1128"><net_src comp="160" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1130"><net_src comp="1125" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1131"><net_src comp="1125" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1135"><net_src comp="164" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1138"><net_src comp="1132" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1142"><net_src comp="168" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1148"><net_src comp="172" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="1154"><net_src comp="176" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1160"><net_src comp="180" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1166"><net_src comp="184" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1168"><net_src comp="1163" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1172"><net_src comp="188" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1178"><net_src comp="192" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1184"><net_src comp="196" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1190"><net_src comp="284" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="491" pin=3"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="509" pin=3"/></net>

<net id="1196"><net_src comp="290" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="440" pin=14"/></net>

<net id="1201"><net_src comp="296" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="440" pin=13"/></net>

<net id="1206"><net_src comp="302" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="427" pin=3"/></net>

<net id="1226"><net_src comp="680" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="1231"><net_src comp="686" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="1236"><net_src comp="692" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="1244"><net_src comp="706" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1249"><net_src comp="721" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1252"><net_src comp="1246" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1253"><net_src comp="1246" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1254"><net_src comp="1246" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1255"><net_src comp="1246" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1256"><net_src comp="1246" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1260"><net_src comp="727" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1262"><net_src comp="1257" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1263"><net_src comp="1257" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1267"><net_src comp="747" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1270"><net_src comp="1264" pin="1"/><net_sink comp="491" pin=4"/></net>

<net id="1271"><net_src comp="1264" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1272"><net_src comp="1264" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1273"><net_src comp="1264" pin="1"/><net_sink comp="509" pin=4"/></net>

<net id="1277"><net_src comp="1095" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="1282"><net_src comp="802" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1284"><net_src comp="1279" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1285"><net_src comp="1279" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1286"><net_src comp="1279" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1290"><net_src comp="868" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="491" pin=13"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="509" pin=13"/></net>

<net id="1296"><net_src comp="882" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="427" pin=8"/></net>

<net id="1301"><net_src comp="898" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="491" pin=5"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="509" pin=5"/></net>

<net id="1307"><net_src comp="906" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1313"><net_src comp="910" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1318"><net_src comp="918" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1322"><net_src comp="924" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="427" pin=4"/></net>

<net id="1327"><net_src comp="929" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1330"><net_src comp="1324" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1334"><net_src comp="932" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1338"><net_src comp="935" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1343"><net_src comp="943" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="491" pin=6"/></net>

<net id="1348"><net_src comp="951" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="491" pin=7"/></net>

<net id="1353"><net_src comp="968" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="491" pin=8"/></net>

<net id="1358"><net_src comp="554" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1362"><net_src comp="559" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="440" pin=8"/></net>

<net id="1367"><net_src comp="564" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="440" pin=9"/></net>

<net id="1372"><net_src comp="569" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="440" pin=10"/></net>

<net id="1377"><net_src comp="574" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="440" pin=11"/></net>

<net id="1382"><net_src comp="579" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="440" pin=15"/></net>

<net id="1387"><net_src comp="559" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="465" pin=15"/></net>

<net id="1392"><net_src comp="564" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="465" pin=16"/></net>

<net id="1397"><net_src comp="569" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="465" pin=17"/></net>

<net id="1402"><net_src comp="574" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="465" pin=18"/></net>

<net id="1407"><net_src comp="1055" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1412"><net_src comp="1063" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="509" pin=6"/></net>

<net id="1417"><net_src comp="1071" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="509" pin=7"/></net>

<net id="1422"><net_src comp="1088" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="509" pin=8"/></net>

<net id="1427"><net_src comp="554" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1431"><net_src comp="579" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="440" pin=15"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {8 9 13 14 }
 - Input state : 
	Port: tiled_conv : fm | {4 5 }
	Port: tiled_conv : wt | {4 5 9 10 14 }
	Port: tiled_conv : input_feature_map | {1 }
	Port: tiled_conv : layer_weights | {1 }
	Port: tiled_conv : layer_bias | {1 }
	Port: tiled_conv : output_feature_map | {1 }
  - Chain level:
	State 1
		conv_out_buf_V_addr : 1
		store_ln887 : 2
		store_ln62 : 1
		store_ln62 : 1
		store_ln62 : 1
		store_ln62 : 1
		store_ln62 : 1
	State 2
		empty : 1
		p_shl2 : 2
		p_shl3 : 2
		p_shl3_cast : 3
		p_shl2_cast : 3
		tmp_5 : 2
		p_cast18 : 3
		tmp_7 : 2
		zext_ln130 : 3
		add_ln130 : 4
		add_ln46_1 : 4
		shl_ln130_6 : 5
		icmp_ln62 : 1
		add_ln62_1 : 1
		br_ln62 : 2
		add_ln62 : 1
		icmp_ln65 : 1
		select_ln39_1 : 2
	State 3
		mul_ln39 : 1
		mul_ln39_1 : 1
		add_ln39 : 2
		icmp_ln75 : 1
		and_ln39 : 2
		add_ln65 : 1
		or_ln24 : 2
		select_ln24 : 2
		empty_42 : 2
		p_shl2_mid1 : 3
		p_shl3_mid1 : 3
		p_shl3_cast_mid1 : 4
		p_shl2_cast_mid1 : 4
		p_mid : 3
		p_cast18_mid1 : 4
		p_mid1 : 3
		zext_ln130_4 : 4
		add_ln130_1 : 5
		select_ln24_1 : 6
		add_ln46 : 5
		select_ln24_2 : 6
		shl_ln130_6_mid1 : 6
		select_ln24_3 : 7
		zext_ln65 : 8
		select_ln65 : 2
		icmp_ln78 : 3
		br_ln78 : 4
		p_mid129 : 3
	State 4
	State 5
		conv_bias_buf_ping_V_0 : 1
		conv_bias_buf_ping_V_1 : 1
		conv_bias_buf_ping_V_2 : 1
		conv_bias_buf_ping_V_3 : 1
		conv_bias_buf_ping_V_3_3 : 2
		conv_bias_buf_ping_V_2_3 : 2
		conv_bias_buf_ping_V_1_3 : 2
		conv_bias_buf_ping_V_0_3 : 2
		br_ln95 : 1
	State 6
	State 7
	State 8
		zext_ln125_3 : 1
		add_ln130_14 : 1
		add_ln130_15 : 2
		call_ln114 : 3
	State 9
		br_ln113 : 1
		call_ret2 : 1
	State 10
		conv_bias_buf_pong_V_0 : 1
		conv_bias_buf_pong_V_1 : 1
		conv_bias_buf_pong_V_2 : 1
		conv_bias_buf_pong_V_3 : 1
		store_ln121 : 2
		store_ln121 : 2
		store_ln121 : 2
		store_ln121 : 2
		conv_bias_buf_ping_V_0_1 : 1
		conv_bias_buf_ping_V_1_1 : 1
		conv_bias_buf_ping_V_2_1 : 1
		conv_bias_buf_ping_V_3_1 : 1
		conv_bias_buf_ping_V_3_5 : 2
		conv_bias_buf_ping_V_2_5 : 2
		conv_bias_buf_ping_V_1_5 : 2
		conv_bias_buf_ping_V_0_5 : 2
		add_ln65_1 : 1
		select_ln65_1 : 2
		store_ln75 : 3
		store_ln75 : 3
		store_ln75 : 3
		store_ln75 : 3
		store_ln75 : 3
		store_ln75 : 1
	State 11
		call_ln124 : 1
	State 12
	State 13
		zext_ln125_2 : 1
		add_ln130_8 : 1
		add_ln130_13 : 2
		call_ln114 : 3
	State 14
		br_ln140 : 1
		call_ret1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                         Functional Unit                                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |     grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427    |    1    |    0    |   284   |   459   |
|          |                              grp_load_layer_params_from_DRAM_fu_440                             |    0    |  3.176  |   420   |   520   |
|   call   |                                       grp_conv_7x7_fu_465                                       |   588   | 103.045 |  39871  |   8608  |
|          | grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491 |    2    |  11.116 |   1230  |   1415  |
|          |  grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509  |    2    |  11.116 |   1230  |   1415  |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                            grp_fu_579                                           |    0    |    0    |    0    |    13   |
|          |                                         add_ln130_fu_680                                        |    0    |    0    |    0    |    14   |
|          |                                        add_ln46_1_fu_686                                        |    0    |    0    |    0    |    13   |
|          |                                        add_ln62_1_fu_706                                        |    0    |    0    |    0    |    17   |
|          |                                         add_ln62_fu_715                                         |    0    |    0    |    0    |    13   |
|          |                                         add_ln65_fu_791                                         |    0    |    0    |    0    |    14   |
|    add   |                                        add_ln130_1_fu_862                                       |    0    |    0    |    0    |    14   |
|          |                                         add_ln46_fu_876                                         |    0    |    0    |    0    |    13   |
|          |                                       add_ln130_14_fu_963                                       |    0    |    0    |    0    |    19   |
|          |                                       add_ln130_15_fu_968                                       |    0    |    0    |    0    |    19   |
|          |                                         add_ln75_fu_995                                         |    0    |    0    |    0    |    13   |
|          |                                        add_ln65_1_fu_1000                                       |    0    |    0    |    0    |    12   |
|          |                                       add_ln130_8_fu_1083                                       |    0    |    0    |    0    |    19   |
|          |                                       add_ln130_13_fu_1088                                      |    0    |    0    |    0    |    19   |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       select_ln39_1_fu_727                                      |    0    |    0    |    0    |    5    |
|          |                                        select_ln39_fu_738                                       |    0    |    0    |    0    |    6    |
|          |                                       select_ln39_2_fu_756                                      |    0    |    0    |    0    |    10   |
|          |                                       select_ln39_3_fu_762                                      |    0    |    0    |    0    |    11   |
|          |                                       select_ln39_4_fu_768                                      |    0    |    0    |    0    |    11   |
|  select  |                                        select_ln24_fu_802                                       |    0    |    0    |    0    |    5    |
|          |                                       select_ln24_1_fu_868                                      |    0    |    0    |    0    |    10   |
|          |                                       select_ln24_2_fu_882                                      |    0    |    0    |    0    |    11   |
|          |                                       select_ln24_3_fu_898                                      |    0    |    0    |    0    |    11   |
|          |                                        select_ln65_fu_910                                       |    0    |    0    |    0    |    6    |
|          |                                      select_ln65_1_fu_1006                                      |    0    |    0    |    0    |    11   |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                            grp_fu_554                                           |    0    |    0    |    0    |    9    |
|          |                                         icmp_ln62_fu_700                                        |    0    |    0    |    0    |    12   |
|   icmp   |                                         icmp_ln65_fu_721                                        |    0    |    0    |    0    |    11   |
|          |                                         icmp_ln75_fu_779                                        |    0    |    0    |    0    |    9    |
|          |                                         icmp_ln78_fu_918                                        |    0    |    0    |    0    |    9    |
|          |                                         p_mid129_fu_924                                         |    0    |    0    |    0    |    11   |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                         mul_ln39_fu_747                                         |    0    |    0    |    0    |    26   |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                                         xor_ln39_fu_774                                         |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                                         and_ln39_fu_785                                         |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                                          or_ln24_fu_797                                         |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                                           grp_fu_1095                                           |    1    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               output_feature_map_read_read_fu_284                               |    0    |    0    |    0    |    0    |
|   read   |                                   layer_bias_read_read_fu_290                                   |    0    |    0    |    0    |    0    |
|          |                                  layer_weights_read_read_fu_296                                 |    0    |    0    |    0    |    0    |
|          |                                input_feature_map_read_read_fu_302                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                            grp_fu_530                                           |    0    |    0    |    0    |    0    |
|extractvalue|                                            grp_fu_536                                           |    0    |    0    |    0    |    0    |
|          |                                            grp_fu_542                                           |    0    |    0    |    0    |    0    |
|          |                                            grp_fu_548                                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                           empty_fu_628                                          |    0    |    0    |    0    |    0    |
|   trunc  |                                         empty_42_fu_810                                         |    0    |    0    |    0    |    0    |
|          |                                         empty_39_fu_929                                         |    0    |    0    |    0    |    0    |
|          |                                         empty_40_fu_932                                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                          p_shl2_fu_632                                          |    0    |    0    |    0    |    0    |
|          |                                          p_shl3_fu_640                                          |    0    |    0    |    0    |    0    |
|          |                                           tmp_5_fu_656                                          |    0    |    0    |    0    |    0    |
|          |                                           tmp_7_fu_668                                          |    0    |    0    |    0    |    0    |
|          |                                        shl_ln130_6_fu_692                                       |    0    |    0    |    0    |    0    |
|          |                                        p_shl2_mid1_fu_814                                       |    0    |    0    |    0    |    0    |
|          |                                        p_shl3_mid1_fu_822                                       |    0    |    0    |    0    |    0    |
|bitconcatenate|                                           p_mid_fu_838                                          |    0    |    0    |    0    |    0    |
|          |                                          p_mid1_fu_850                                          |    0    |    0    |    0    |    0    |
|          |                                     shl_ln130_6_mid1_fu_890                                     |    0    |    0    |    0    |    0    |
|          |                                          shl_ln_fu_935                                          |    0    |    0    |    0    |    0    |
|          |                                       shl_ln130_mid_fu_943                                      |    0    |    0    |    0    |    0    |
|          |                                      shl_ln130_1_mid_fu_951                                     |    0    |    0    |    0    |    0    |
|          |                                       shl_ln114_1_fu_1055                                       |    0    |    0    |    0    |    0    |
|          |                                     shl_ln130_2_mid_fu_1063                                     |    0    |    0    |    0    |    0    |
|          |                                     shl_ln130_3_mid_fu_1071                                     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        p_shl3_cast_fu_648                                       |    0    |    0    |    0    |    0    |
|          |                                        p_shl2_cast_fu_652                                       |    0    |    0    |    0    |    0    |
|          |                                         p_cast18_fu_664                                         |    0    |    0    |    0    |    0    |
|          |                                        zext_ln130_fu_676                                        |    0    |    0    |    0    |    0    |
|          |                                         zext_ln39_fu_744                                        |    0    |    0    |    0    |    0    |
|          |                                        zext_ln39_1_fu_753                                       |    0    |    0    |    0    |    0    |
|   zext   |                                     p_shl3_cast_mid1_fu_830                                     |    0    |    0    |    0    |    0    |
|          |                                     p_shl2_cast_mid1_fu_834                                     |    0    |    0    |    0    |    0    |
|          |                                       p_cast18_mid1_fu_846                                      |    0    |    0    |    0    |    0    |
|          |                                       zext_ln130_4_fu_858                                       |    0    |    0    |    0    |    0    |
|          |                                         zext_ln65_fu_906                                        |    0    |    0    |    0    |    0    |
|          |                                       zext_ln125_3_fu_959                                       |    0    |    0    |    0    |    0    |
|          |                                       zext_ln125_2_fu_1079                                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                                 |   594   | 128.453 |  43035  |  12819  |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|    conv_in_buf_V   |    4   |    0   |    0   |    0   |
|   conv_in_buf_V_1  |    4   |    0   |    0   |    0   |
|   conv_in_buf_V_2  |    4   |    0   |    0   |    0   |
|   conv_out_buf_V   |    1   |    0   |    0   |    0   |
|  conv_out_buf_V_1  |    1   |    0   |    0   |    0   |
|  conv_out_buf_V_2  |    1   |    0   |    0   |    0   |
|  conv_out_buf_V_3  |    1   |    0   |    0   |    0   |
| conv_wt_buf_ping_V |    1   |    0   |    0   |    0   |
|conv_wt_buf_ping_V_1|    1   |    0   |    0   |    0   |
|conv_wt_buf_ping_V_2|    1   |    0   |    0   |    0   |
|conv_wt_buf_ping_V_3|    1   |    0   |    0   |    0   |
|conv_wt_buf_ping_V_4|    1   |    0   |    0   |    0   |
|conv_wt_buf_ping_V_5|    1   |    0   |    0   |    0   |
|conv_wt_buf_ping_V_6|    1   |    0   |    0   |    0   |
| conv_wt_buf_pong_V |    1   |    0   |    0   |    0   |
|conv_wt_buf_pong_V_1|    1   |    0   |    0   |    0   |
|conv_wt_buf_pong_V_2|    1   |    0   |    0   |    0   |
|conv_wt_buf_pong_V_3|    1   |    0   |    0   |    0   |
|conv_wt_buf_pong_V_4|    1   |    0   |    0   |    0   |
|conv_wt_buf_pong_V_5|    1   |    0   |    0   |    0   |
|conv_wt_buf_pong_V_6|    1   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   30   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|           add_ln114_reg_1379           |    4   |
|          add_ln130_13_reg_1419         |   19   |
|          add_ln130_15_reg_1350         |   19   |
|           add_ln130_reg_1223           |   10   |
|           add_ln141_reg_1428           |    4   |
|            add_ln39_reg_1274           |   11   |
|           add_ln46_1_reg_1228          |   11   |
|           add_ln62_1_reg_1241          |   14   |
|    conv_bias_buf_ping_V_0_2_reg_1163   |   16   |
|    conv_bias_buf_ping_V_0_3_reg_353    |   16   |
|    conv_bias_buf_ping_V_0_5_reg_411    |   16   |
|    conv_bias_buf_ping_V_1_2_reg_1169   |   16   |
|    conv_bias_buf_ping_V_1_3_reg_343    |   16   |
|    conv_bias_buf_ping_V_1_5_reg_395    |   16   |
|    conv_bias_buf_ping_V_2_2_reg_1175   |   16   |
|    conv_bias_buf_ping_V_2_3_reg_333    |   16   |
|    conv_bias_buf_ping_V_2_5_reg_379    |   16   |
|    conv_bias_buf_ping_V_3_2_reg_1181   |   16   |
|    conv_bias_buf_ping_V_3_3_reg_323    |   16   |
|    conv_bias_buf_ping_V_3_5_reg_363    |   16   |
|conv_bias_buf_pong_V_0_1_load_1_reg_1359|   16   |
| conv_bias_buf_pong_V_0_1_load_reg_1384 |   16   |
|    conv_bias_buf_pong_V_0_1_reg_1139   |   16   |
|conv_bias_buf_pong_V_1_1_load_1_reg_1364|   16   |
| conv_bias_buf_pong_V_1_1_load_reg_1389 |   16   |
|    conv_bias_buf_pong_V_1_1_reg_1145   |   16   |
|conv_bias_buf_pong_V_2_1_load_1_reg_1369|   16   |
| conv_bias_buf_pong_V_2_1_load_reg_1394 |   16   |
|    conv_bias_buf_pong_V_2_1_reg_1151   |   16   |
|conv_bias_buf_pong_V_3_1_load_1_reg_1374|   16   |
| conv_bias_buf_pong_V_3_1_load_reg_1399 |   16   |
|    conv_bias_buf_pong_V_3_1_reg_1157   |   16   |
|            empty_39_reg_1324           |    4   |
|            empty_40_reg_1331           |    1   |
|           icmp_ln113_reg_1355          |    1   |
|           icmp_ln140_reg_1424          |    1   |
|           icmp_ln65_reg_1246           |    1   |
|           icmp_ln78_reg_1315           |    1   |
|       indvar_flatten166_reg_1118       |   11   |
|       indvar_flatten253_reg_1132       |   14   |
|     input_feature_map_read_reg_1203    |   64   |
|        layer_bias_read_reg_1193        |   64   |
|       layer_weights_read_reg_1198      |   64   |
|            mul_ln39_reg_1264           |    9   |
|    output_feature_map_read_reg_1187    |   64   |
|            p_mid129_reg_1319           |    1   |
|         select_ln24_1_reg_1287         |   10   |
|         select_ln24_2_reg_1293         |   11   |
|         select_ln24_3_reg_1298         |   11   |
|          select_ln24_reg_1279          |    5   |
|         select_ln39_1_reg_1257         |    5   |
|          select_ln65_reg_1310          |    6   |
|          shl_ln114_1_reg_1404          |    6   |
|        shl_ln130_1_mid_reg_1345        |   17   |
|        shl_ln130_2_mid_reg_1409        |   19   |
|        shl_ln130_3_mid_reg_1414        |   17   |
|          shl_ln130_6_reg_1233          |   11   |
|         shl_ln130_mid_reg_1340         |   19   |
|             shl_ln_reg_1335            |    6   |
|               ti_reg_1125              |    5   |
|               tj_reg_1111              |    6   |
|               tk_reg_1104              |    5   |
|           zext_ln65_reg_1304           |   19   |
+----------------------------------------+--------+
|                  Total                 |   954  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                               Comp                                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              grp_load_layer_params_from_DRAM_fu_440                             |  p8  |   3  |  16  |   48   ||    14   |
|                              grp_load_layer_params_from_DRAM_fu_440                             |  p9  |   3  |  16  |   48   ||    14   |
|                              grp_load_layer_params_from_DRAM_fu_440                             |  p10 |   3  |  16  |   48   ||    14   |
|                              grp_load_layer_params_from_DRAM_fu_440                             |  p11 |   3  |  16  |   48   ||    14   |
|                              grp_load_layer_params_from_DRAM_fu_440                             |  p15 |   4  |   4  |   16   ||    20   |
|                                       grp_conv_7x7_fu_465                                       |  p15 |   3  |  16  |   48   ||    14   |
|                                       grp_conv_7x7_fu_465                                       |  p16 |   3  |  16  |   48   ||    14   |
|                                       grp_conv_7x7_fu_465                                       |  p17 |   3  |  16  |   48   ||    14   |
|                                       grp_conv_7x7_fu_465                                       |  p18 |   3  |  16  |   48   ||    14   |
| grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491 |  p2  |   2  |   6  |   12   ||    9    |
| grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491 |  p6  |   2  |  19  |   38   ||    9    |
| grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491 |  p7  |   2  |  17  |   34   ||    9    |
| grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491 |  p8  |   2  |  19  |   38   ||    9    |
|  grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509  |  p2  |   2  |   6  |   12   ||    9    |
|  grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509  |  p6  |   2  |  19  |   38   ||    9    |
|  grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509  |  p7  |   2  |  17  |   34   ||    9    |
|  grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509  |  p8  |   2  |  19  |   38   ||    9    |
|-------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                              Total                                              |      |      |      |   644  ||  28.189 ||   204   |
|-------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   594  |   128  |  43035 |  12819 |    -   |
|   Memory  |   30   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   28   |    -   |   204  |    -   |
|  Register |    -   |    -   |    -   |   954  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   30   |   594  |   156  |  43989 |  13023 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
