--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/home/david/Xilinx/ISE13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml asip_top.twx asip_top.ncd -o asip_top.twr
asip_top.pcf -ucf asip_top.ucf

Design file:              asip_top.ncd
Physical constraint file: asip_top.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 4 ns HIGH 50%;

 307372 paths analyzed, 49130 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.996ns.
--------------------------------------------------------------------------------

Paths for end point dat_sram/data_out3_reg_4 (SLICE_X55Y57.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dat_sram/dmem_cs_tmp2_0 (FF)
  Destination:          dat_sram/data_out3_reg_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.940ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (1.341 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dat_sram/dmem_cs_tmp2_0 to dat_sram/data_out3_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y101.BQ     Tcko                  0.283   dat_sram/dmem_cs_tmp2<0>
                                                       dat_sram/dmem_cs_tmp2_0
    SLICE_X55Y57.C5      net (fanout=1153)     3.500   dat_sram/dmem_cs_tmp2<0>
    SLICE_X55Y57.CLK     Tas                   0.157   dat_sram/data_out3_reg<4>
                                                       dat_sram/Mmux_dmem_cs_tmp2[2]_data_out23[143]_wide_mux_50_OUT_388
                                                       dat_sram/Mmux_dmem_cs_tmp2[2]_data_out23[143]_wide_mux_50_OUT_2_f7_87
                                                       dat_sram/data_out3_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.940ns (0.440ns logic, 3.500ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point dat_sram/dat_sram31/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAMB36_X8Y12.DIADI10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dat_sram/data_in_tmp1_119_1 (FF)
  Destination:          dat_sram/dat_sram31/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (1.422 - 1.365)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dat_sram/data_in_tmp1_119_1 to dat_sram/dat_sram31/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X97Y87.AQ         Tcko                  0.246   dat_sram/data_in_tmp1<119>_1
                                                          dat_sram/data_in_tmp1_119_1
    RAMB36_X8Y12.DIADI10    net (fanout=16)       3.096   dat_sram/data_in_tmp1<119>_1
    RAMB36_X8Y12.CLKARDCLKL Trdck_DIA             0.674   dat_sram/dat_sram31/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
                                                          dat_sram/dat_sram31/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.016ns (0.920ns logic, 3.096ns route)
                                                          (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point dat_sram/dat_sram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAMB36_X4Y32.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dat_sram/data_in_tmp1_78_1 (FF)
  Destination:          dat_sram/dat_sram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      4.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.121ns (1.465 - 1.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dat_sram/data_in_tmp1_78_1 to dat_sram/dat_sram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X100Y94.DQ        Tcko                  0.283   dat_sram/data_in_tmp1<78>_1
                                                          dat_sram/data_in_tmp1_78_1
    RAMB36_X4Y32.DIADI6     net (fanout=16)       3.122   dat_sram/data_in_tmp1<78>_1
    RAMB36_X4Y32.CLKARDCLKL Trdck_DIA             0.674   dat_sram/dat_sram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
                                                          dat_sram/dat_sram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.079ns (0.957ns logic, 3.122ns route)
                                                          (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dat_sram/dat_sram8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAMB36_X4Y15.DIADI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dat_sram/data_in_tmp1_11_1 (FF)
  Destination:          dat_sram/dat_sram8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.882 - 0.676)
  Source Clock:         clk_BUFGP rising at 4.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dat_sram/data_in_tmp1_11_1 to dat_sram/dat_sram8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y80.CQ        Tcko                  0.098   dat_sram/data_in_tmp1<11>_1
                                                          dat_sram/data_in_tmp1_11_1
    RAMB36_X4Y15.DIADI10    net (fanout=16)       0.313   dat_sram/data_in_tmp1<11>_1
    RAMB36_X4Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.198   dat_sram/dat_sram8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
                                                          dat_sram/dat_sram8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.213ns (-0.100ns logic, 0.313ns route)
                                                          (-46.9% logic, 146.9% route)

--------------------------------------------------------------------------------

Paths for end point dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAMB36_X4Y26.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dat_sram/data_in_tmp1_61_1 (FF)
  Destination:          dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.135ns (0.588 - 0.453)
  Source Clock:         clk_BUFGP rising at 4.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dat_sram/data_in_tmp1_61_1 to dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y134.DQ       Tcko                  0.098   dat_sram/data_in_tmp1<61>_1
                                                          dat_sram/data_in_tmp1_61_1
    RAMB36_X4Y26.DIADI7     net (fanout=16)       0.250   dat_sram/data_in_tmp1<61>_1
    RAMB36_X4Y26.CLKARDCLKL Trckd_DIA   (-Th)     0.198   dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
                                                          dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.150ns (-0.100ns logic, 0.250ns route)
                                                          (-66.7% logic, 166.7% route)

--------------------------------------------------------------------------------

Paths for end point dat_sram/dat_sram13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAMB36_X3Y24.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dat_sram/data_in_tmp1_45 (FF)
  Destination:          dat_sram/dat_sram13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.801 - 0.662)
  Source Clock:         clk_BUFGP rising at 4.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dat_sram/data_in_tmp1_45 to dat_sram/dat_sram13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y116.BQ        Tcko                  0.115   dat_sram/data_in_tmp1<47>
                                                          dat_sram/data_in_tmp1_45
    RAMB36_X3Y24.DIADI8     net (fanout=17)       0.241   dat_sram/data_in_tmp1<45>
    RAMB36_X3Y24.CLKARDCLKL Trckd_DIA   (-Th)     0.198   dat_sram/dat_sram13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
                                                          dat_sram/dat_sram13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.158ns (-0.083ns logic, 0.241ns route)
                                                          (-52.5% logic, 152.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.333ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKA)
  Physical resource: dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y4.CLKARDCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.333ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKB)
  Physical resource: dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y4.CLKBWRCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.333ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKA)
  Physical resource: dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y3.CLKARDCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.996|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 307372 paths, 0 nets, and 70862 connections

Design statistics:
   Minimum period:   3.996ns{1}   (Maximum frequency: 250.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 15 15:18:11 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 616 MB



