$date
	Sun Feb 25 11:54:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ALU_tb $end
$var wire 1 ! zero_flag $end
$var wire 8 " alu_result [7:0] $end
$var reg 4 # alu_ctrl [3:0] $end
$var reg 8 $ in1 [7:0] $end
$var reg 8 % in2 [7:0] $end
$scope module alu $end
$var wire 4 & alu_ctrl [3:0] $end
$var wire 8 ' in1 [7:0] $end
$var wire 8 ( in2 [7:0] $end
$var reg 8 ) alu_result [7:0] $end
$var reg 1 ! zero_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 )
b110 (
b101 '
b0 &
b110 %
b101 $
b0 #
b100 "
0!
$end
#20
b111 "
b111 )
b1 #
b1 &
#40
b1011 "
b1011 )
b10 #
b10 &
#60
b1000000 "
b1000000 )
b11 #
b11 &
#80
b11111111 "
b11111111 )
b100 #
b100 &
#100
1!
b0 "
b0 )
b101 #
b101 &
#120
0!
b11110 "
b11110 )
b110 #
b110 &
#140
b11 "
b11 )
b111 #
b111 &
#160
b1 "
b1 )
b1000 #
b1000 &
#180
