// Seed: 1821731915
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_5;
  assign id_5[-1] = 1 & 1;
  parameter integer id_7 = module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd87
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wor id_9;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_6,
      id_4,
      id_8,
      id_5
  );
  inout logic [7:0] id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  input logic [7:0] id_1;
  logic [7:0] id_10;
  ;
  assign id_4 = id_7;
  assign id_3 = id_1[1];
  parameter id_11 = 1;
  assign id_10[1] = !id_8;
  assign id_2[-1] = 1 == id_8 ? id_2 : 1;
  assign id_9 = id_1 * -1;
  logic id_12;
  ;
  assign id_8[~id_3] = id_3;
endmodule
