TimeQuest Timing Analyzer report for OV5640
Tue Dec 05 20:51:19 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'Camera_PCLK'
 14. Slow 1200mV 85C Model Setup: 'clk'
 15. Slow 1200mV 85C Model Hold: 'Camera_PCLK'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'Camera_PCLK'
 19. Slow 1200mV 85C Model Removal: 'Camera_PCLK'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Setup: 'Camera_PCLK'
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Hold: 'Camera_PCLK'
 31. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'clk'
 33. Slow 1200mV 0C Model Recovery: 'Camera_PCLK'
 34. Slow 1200mV 0C Model Removal: 'Camera_PCLK'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Setup: 'Camera_PCLK'
 43. Fast 1200mV 0C Model Setup: 'clk'
 44. Fast 1200mV 0C Model Hold: 'Camera_PCLK'
 45. Fast 1200mV 0C Model Hold: 'clk'
 46. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Recovery: 'Camera_PCLK'
 48. Fast 1200mV 0C Model Removal: 'Camera_PCLK'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; OV5640                                                  ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.7%      ;
;     Processor 3            ;   3.1%      ;
;     Processor 4            ;   2.4%      ;
;     Processors 5-16        ;   1.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Camera_PCLK                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { Camera_PCLK }                                     ;
; clk                                             ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.315 ; 32.99 MHz  ; 0.000 ; 15.157 ; 50.00      ; 144       ; 95          ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 41.684 ; 23.99 MHz  ; 0.000 ; 20.842 ; 50.00      ; 198       ; 95          ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                              ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                           ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; 139.57 MHz ; 139.57 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 140.49 MHz ; 140.49 MHz      ; clk                                             ;                                                ;
; 249.5 MHz  ; 238.04 MHz      ; Camera_PCLK                                     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -5.067 ; -70.329       ;
; Camera_PCLK                                     ; -3.008 ; -374.372      ;
; clk                                             ; 12.882 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; Camera_PCLK                                     ; 0.453 ; 0.000         ;
; clk                                             ; 0.453 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; Camera_PCLK ; -1.302 ; -25.202         ;
+-------------+--------+-----------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------------+-------+-----------------+
; Clock       ; Slack ; End Point TNS   ;
+-------------+-------+-----------------+
; Camera_PCLK ; 1.346 ; 0.000           ;
+-------------+-------+-----------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; Camera_PCLK                                     ; -3.201 ; -459.983      ;
; clk                                             ; 9.601  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 14.865 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -5.067 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[14]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.693     ; 2.330      ;
; -5.067 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[11]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.693     ; 2.330      ;
; -5.067 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[12]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.693     ; 2.330      ;
; -5.067 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[13]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.693     ; 2.330      ;
; -4.551 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[5]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.221     ; 2.286      ;
; -4.551 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[0]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.221     ; 2.286      ;
; -4.551 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[1]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.221     ; 2.286      ;
; -4.551 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[2]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.221     ; 2.286      ;
; -4.551 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[3]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.221     ; 2.286      ;
; -4.551 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[4]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.221     ; 2.286      ;
; -4.551 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[7]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.221     ; 2.286      ;
; -4.551 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[6]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.221     ; 2.286      ;
; -4.551 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[8]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.221     ; 2.286      ;
; -4.551 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[9]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.221     ; 2.286      ;
; -4.551 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[10]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.221     ; 2.286      ;
; 23.150 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[13]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.423     ; 6.743      ;
; 23.378 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.239      ; 7.224      ;
; 23.378 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.239      ; 7.224      ;
; 23.382 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.239      ; 7.220      ;
; 23.382 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.239      ; 7.220      ;
; 23.422 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.262      ; 7.203      ;
; 23.422 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.262      ; 7.203      ;
; 23.470 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.258      ; 7.151      ;
; 23.470 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.258      ; 7.151      ;
; 23.505 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a17~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.419     ; 6.392      ;
; 23.542 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.241      ; 7.062      ;
; 23.542 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.241      ; 7.062      ;
; 23.595 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[9]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.435     ; 6.286      ;
; 23.620 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a8~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[8]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.436     ; 6.260      ;
; 23.722 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.437     ; 6.157      ;
; 23.738 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[8]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.430     ; 6.148      ;
; 23.745 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a20~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.238      ; 6.856      ;
; 23.745 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a20~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.238      ; 6.856      ;
; 23.768 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a28~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.240      ; 6.835      ;
; 23.768 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a28~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.240      ; 6.835      ;
; 23.783 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.421     ; 6.112      ;
; 23.795 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a19~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.244      ; 6.812      ;
; 23.795 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a19~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.244      ; 6.812      ;
; 23.817 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[9]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.424     ; 6.075      ;
; 23.858 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[15]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.425     ; 6.033      ;
; 23.859 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.258      ; 6.762      ;
; 23.859 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.258      ; 6.762      ;
; 23.913 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a29~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[13]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.432     ; 5.971      ;
; 23.948 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.243      ; 6.658      ;
; 23.948 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.243      ; 6.658      ;
; 23.972 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[8]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.425     ; 5.919      ;
; 23.974 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.431     ; 5.911      ;
; 23.987 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a4~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.416     ; 5.913      ;
; 24.006 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[9]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.425     ; 5.885      ;
; 24.014 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a10~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[10]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.418     ; 5.884      ;
; 24.024 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a17~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.258      ; 6.597      ;
; 24.035 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.428     ; 5.853      ;
; 24.038 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.258      ; 6.583      ;
; 24.048 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a18~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.256      ; 6.571      ;
; 24.065 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[14]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.418     ; 5.833      ;
; 24.069 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a3~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.403     ; 5.844      ;
; 24.093 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.426     ; 5.797      ;
; 24.095 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.428     ; 5.793      ;
; 24.107 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[10]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.412     ; 5.797      ;
; 24.131 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.398     ; 5.787      ;
; 24.167 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.425     ; 5.724      ;
; 24.169 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[14]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.403     ; 5.744      ;
; 24.170 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.421     ; 5.725      ;
; 24.178 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a20~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.411     ; 5.727      ;
; 24.198 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[11]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.412     ; 5.706      ;
; 24.228 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.250      ; 6.385      ;
; 24.228 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.250      ; 6.385      ;
; 24.246 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.238      ; 6.355      ;
; 24.246 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.238      ; 6.355      ;
; 24.249 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.261      ; 6.375      ;
; 24.249 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.261      ; 6.375      ;
; 24.250 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.238      ; 6.351      ;
; 24.250 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.238      ; 6.351      ;
; 24.270 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.238      ; 6.331      ;
; 24.270 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.238      ; 6.331      ;
; 24.270 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.261      ; 6.354      ;
; 24.270 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.261      ; 6.354      ;
; 24.273 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a31~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[15]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.419     ; 5.624      ;
; 24.293 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a8~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.263      ; 6.333      ;
; 24.293 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.261      ; 6.331      ;
; 24.293 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.261      ; 6.331      ;
; 24.293 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.263      ; 6.333      ;
; 24.294 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a22~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.421     ; 5.601      ;
; 24.297 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.431     ; 5.588      ;
; 24.303 ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                                         ; disp_valid                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.081     ; 5.932      ;
; 24.306 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.245      ; 6.302      ;
; 24.306 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.245      ; 6.302      ;
; 24.349 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.421     ; 5.546      ;
; 24.363 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a3~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.243      ; 6.243      ;
; 24.363 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a3~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.243      ; 6.243      ;
; 24.370 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a11~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[11]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.417     ; 5.529      ;
; 24.378 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.228      ; 6.213      ;
; 24.378 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.228      ; 6.213      ;
; 24.386 ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                                         ; disp_valid                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.081     ; 5.849      ;
; 24.403 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.256      ; 6.216      ;
; 24.406 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.418     ; 5.492      ;
; 24.409 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.253      ; 6.207      ;
; 24.428 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[15]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.421     ; 5.467      ;
; 24.433 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.241      ; 6.171      ;
; 24.433 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.241      ; 6.171      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Camera_PCLK'                                                                                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.008 ; wraddress[8]                        ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -3.008 ; wraddress[8]                        ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.929      ;
; -2.990 ; wraddress[6]                        ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.990 ; wraddress[6]                        ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.911      ;
; -2.986 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.333      ; 4.367      ;
; -2.986 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.333      ; 4.367      ;
; -2.985 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.340      ; 4.373      ;
; -2.938 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.333      ; 4.319      ;
; -2.938 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.333      ; 4.319      ;
; -2.937 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.340      ; 4.325      ;
; -2.926 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.332      ; 4.306      ;
; -2.926 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.332      ; 4.306      ;
; -2.924 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.339      ; 4.311      ;
; -2.918 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.332      ; 4.298      ;
; -2.918 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.332      ; 4.298      ;
; -2.916 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.339      ; 4.303      ;
; -2.899 ; wraddress[9]                        ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.899 ; wraddress[9]                        ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.820      ;
; -2.897 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.334      ; 4.279      ;
; -2.897 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.334      ; 4.279      ;
; -2.896 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.341      ; 4.285      ;
; -2.894 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.330      ; 4.272      ;
; -2.894 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.330      ; 4.272      ;
; -2.893 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.337      ; 4.278      ;
; -2.875 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.347      ; 4.270      ;
; -2.875 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.347      ; 4.270      ;
; -2.874 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.354      ; 4.276      ;
; -2.866 ; wraddress[10]                       ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.866 ; wraddress[10]                       ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.080     ; 3.787      ;
; -2.850 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.329      ; 4.227      ;
; -2.850 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.329      ; 4.227      ;
; -2.849 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.332      ; 4.229      ;
; -2.849 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.332      ; 4.229      ;
; -2.848 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.336      ; 4.232      ;
; -2.848 ; wraddress[14]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.333      ; 4.229      ;
; -2.848 ; wraddress[14]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.333      ; 4.229      ;
; -2.848 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.339      ; 4.235      ;
; -2.847 ; wraddress[14]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.340      ; 4.235      ;
; -2.846 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.332      ; 4.226      ;
; -2.846 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.332      ; 4.226      ;
; -2.845 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.339      ; 4.232      ;
; -2.842 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.329      ; 4.219      ;
; -2.842 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.329      ; 4.219      ;
; -2.840 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.336      ; 4.224      ;
; -2.825 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.310      ; 4.183      ;
; -2.825 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.310      ; 4.183      ;
; -2.824 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.317      ; 4.189      ;
; -2.817 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.315      ; 4.180      ;
+--------+-------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.882 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.084     ; 7.035      ;
; 12.891 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.084     ; 7.026      ;
; 13.091 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.084     ; 6.826      ;
; 13.224 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.084     ; 6.693      ;
; 13.267 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.084     ; 6.650      ;
; 13.281 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.084     ; 6.636      ;
; 13.290 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.084     ; 6.627      ;
; 13.367 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.085     ; 6.549      ;
; 13.376 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.085     ; 6.540      ;
; 13.434 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.087     ; 6.480      ;
; 13.474 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.083     ; 6.444      ;
; 13.483 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.083     ; 6.435      ;
; 13.490 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.084     ; 6.427      ;
; 13.499 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.087     ; 6.415      ;
; 13.576 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.085     ; 6.340      ;
; 13.596 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.087     ; 6.318      ;
; 13.623 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.084     ; 6.294      ;
; 13.683 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.083     ; 6.235      ;
; 13.686 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.084     ; 6.231      ;
; 13.700 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.087     ; 6.214      ;
; 13.709 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.085     ; 6.207      ;
; 13.715 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.087     ; 6.199      ;
; 13.772 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.085     ; 6.144      ;
; 13.806 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.087     ; 6.108      ;
; 13.816 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.083     ; 6.102      ;
; 13.832 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.087     ; 6.082      ;
; 13.833 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.087     ; 6.081      ;
; 13.864 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.083     ; 6.054      ;
; 13.873 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.083     ; 6.045      ;
; 13.879 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.083     ; 6.039      ;
; 13.898 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.087     ; 6.016      ;
; 13.919 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.088     ; 5.994      ;
; 13.939 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.087     ; 5.975      ;
; 13.944 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[2]                                  ; clk          ; clk         ; 20.000       ; -0.477     ; 5.580      ;
; 13.947 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[7]                                  ; clk          ; clk         ; 20.000       ; -0.477     ; 5.577      ;
; 13.948 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.081     ; 5.972      ;
; 13.952 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.087     ; 5.962      ;
; 13.957 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.081     ; 5.963      ;
; 13.984 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.088     ; 5.929      ;
; 13.995 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.087     ; 5.919      ;
; 14.026 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.086     ; 5.889      ;
; 14.049 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[0]                                  ; clk          ; clk         ; 20.000       ; -0.477     ; 5.475      ;
; 14.072 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; clk          ; clk         ; 20.000       ; -0.083     ; 5.846      ;
; 14.073 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.083     ; 5.845      ;
; 14.081 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.088     ; 5.832      ;
; 14.081 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; clk          ; clk         ; 20.000       ; -0.083     ; 5.837      ;
; 14.085 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.087     ; 5.829      ;
; 14.091 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.086     ; 5.824      ;
; 14.099 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.087     ; 5.815      ;
; 14.114 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.087     ; 5.800      ;
; 14.142 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[3]                                  ; clk          ; clk         ; 20.000       ; -0.477     ; 5.382      ;
; 14.151 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[2]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.771      ;
; 14.151 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[3]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.771      ;
; 14.151 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[5]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.771      ;
; 14.151 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[6]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.771      ;
; 14.151 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[7]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.771      ;
; 14.151 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[4]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.771      ;
; 14.157 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.081     ; 5.763      ;
; 14.182 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[1]                                  ; clk          ; clk         ; 20.000       ; -0.477     ; 5.342      ;
; 14.185 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.088     ; 5.728      ;
; 14.188 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.086     ; 5.727      ;
; 14.190 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]                                  ; clk          ; clk         ; 20.000       ; -0.477     ; 5.334      ;
; 14.200 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.088     ; 5.713      ;
; 14.205 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.087     ; 5.709      ;
; 14.206 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.083     ; 5.712      ;
; 14.231 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.087     ; 5.683      ;
; 14.245 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[4]                                  ; clk          ; clk         ; 20.000       ; -0.477     ; 5.279      ;
; 14.262 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; clk          ; clk         ; 20.000       ; -0.081     ; 5.658      ;
; 14.269 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.083     ; 5.649      ;
; 14.271 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; clk          ; clk         ; 20.000       ; -0.081     ; 5.649      ;
; 14.281 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; clk          ; clk         ; 20.000       ; -0.083     ; 5.637      ;
; 14.290 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.081     ; 5.630      ;
; 14.291 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.088     ; 5.622      ;
; 14.292 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.086     ; 5.623      ;
; 14.307 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.086     ; 5.608      ;
; 14.315 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[2]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.607      ;
; 14.315 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[3]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.607      ;
; 14.315 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[5]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.607      ;
; 14.315 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[6]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.607      ;
; 14.315 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[7]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.607      ;
; 14.315 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[4]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.607      ;
; 14.317 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.088     ; 5.596      ;
; 14.332 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; clk          ; clk         ; 20.000       ; -0.085     ; 5.584      ;
; 14.338 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.087     ; 5.576      ;
; 14.341 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; clk          ; clk         ; 20.000       ; -0.085     ; 5.575      ;
; 14.351 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.087     ; 5.563      ;
; 14.353 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.081     ; 5.567      ;
; 14.371 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.551      ;
; 14.371 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[7]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.551      ;
; 14.371 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.551      ;
; 14.381 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.541      ;
; 14.381 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[7]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.541      ;
; 14.381 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.541      ;
; 14.398 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.086     ; 5.517      ;
; 14.404 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.518      ;
; 14.404 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[5]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.518      ;
; 14.404 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[6]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.518      ;
; 14.414 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; clk          ; clk         ; 20.000       ; -0.083     ; 5.504      ;
; 14.414 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.508      ;
; 14.414 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[5]                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 5.508      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Camera_PCLK'                                                                                                                                                                                           ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|frame_cnt[2]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|frame_cnt[3]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|frame_cnt[1]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DVP_capture:DVP_capture|imagestate      ; DVP_capture:DVP_capture|imagestate                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; DVP_capture:DVP_capture|pixel_cnt[0]    ; DVP_capture:DVP_capture|pixel_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; DVP_capture:DVP_capture|frame_cnt[0]    ; DVP_capture:DVP_capture|frame_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 0.758      ;
; 0.502 ; DVP_capture:DVP_capture|r_datapixel[6]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.511      ; 1.267      ;
; 0.504 ; DVP_capture:DVP_capture|r_datapixel[7]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.511      ; 1.269      ;
; 0.504 ; DVP_capture:DVP_capture|frame_cnt[0]    ; DVP_capture:DVP_capture|frame_cnt[2]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; DVP_capture:DVP_capture|frame_cnt[0]    ; DVP_capture:DVP_capture|frame_cnt[1]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 0.797      ;
; 0.522 ; DVP_capture:DVP_capture|frame_cnt[0]    ; DVP_capture:DVP_capture|frame_cnt[3]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 0.815      ;
; 0.568 ; wraddress[0]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.321      ;
; 0.594 ; DVP_capture:DVP_capture|r_datapixel[4]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a36~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.491      ; 1.339      ;
; 0.594 ; wraddress[4]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.347      ;
; 0.615 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.368      ;
; 0.644 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.397      ;
; 0.651 ; wraddress[2]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.487      ; 1.392      ;
; 0.667 ; wraddress[2]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.420      ;
; 0.668 ; wraddress[3]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.421      ;
; 0.692 ; wraddress[5]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.445      ;
; 0.694 ; wraddress[7]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.447      ;
; 0.712 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|frame_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.005      ;
; 0.722 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|dump_frame                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.015      ;
; 0.725 ; wraddress[6]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.478      ;
; 0.745 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.498      ;
; 0.763 ; wraddress[5]                            ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|frame_cnt[3]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.056      ;
; 0.767 ; wraddress[12]                           ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; wraddress[10]                           ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.059      ;
; 0.771 ; wraddress[13]                           ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|frame_cnt[3]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.064      ;
; 0.776 ; wraddress[14]                           ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.068      ;
; 0.781 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|dump_frame                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.074      ;
; 0.782 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|frame_cnt[1]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.075      ;
; 0.784 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|frame_cnt[2]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.077      ;
; 0.786 ; wraddress[1]                            ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.078      ;
; 0.786 ; wraddress[3]                            ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.078      ;
; 0.787 ; wraddress[11]                           ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.079      ;
; 0.788 ; wraddress[7]                            ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.080      ;
; 0.788 ; wraddress[9]                            ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; wraddress[2]                            ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.081      ;
; 0.789 ; wraddress[6]                            ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.081      ;
; 0.790 ; wraddress[4]                            ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.082      ;
; 0.791 ; wraddress[8]                            ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.083      ;
; 0.795 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|frame_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.088      ;
; 0.799 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|frame_cnt[2]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.092      ;
; 0.803 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|frame_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.096      ;
; 0.811 ; wraddress[0]                            ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.080      ; 1.103      ;
; 0.813 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|dump_frame                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.106      ;
; 0.817 ; DVP_capture:DVP_capture|r_datapixel[2]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.521      ; 1.592      ;
; 0.819 ; DVP_capture:DVP_capture|r_datapixel[1]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.521      ; 1.594      ;
; 0.831 ; DVP_capture:DVP_capture|r_datapixel[15] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.511      ; 1.596      ;
; 0.833 ; DVP_capture:DVP_capture|r_data[0]       ; DVP_capture:DVP_capture|r_datapixel[8]                                                                      ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.058      ; 1.103      ;
; 0.833 ; DVP_capture:DVP_capture|r_data[0]       ; DVP_capture:DVP_capture|r_datapixel[0]                                                                      ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.058      ; 1.103      ;
; 0.834 ; DVP_capture:DVP_capture|r_datapixel[0]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.521      ; 1.609      ;
; 0.857 ; DVP_capture:DVP_capture|r_datapixel[15] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a31~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.496      ; 1.607      ;
; 0.862 ; DVP_capture:DVP_capture|r_datapixel[2]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.511      ; 1.627      ;
; 0.873 ; DVP_capture:DVP_capture|r_datapixel[5]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a36~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.491      ; 1.618      ;
; 0.898 ; wraddress[12]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.494      ; 1.646      ;
; 0.899 ; DVP_capture:DVP_capture|r_datapixel[2]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a18~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.510      ; 1.663      ;
; 0.908 ; wraddress[0]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.494      ; 1.656      ;
; 0.909 ; DVP_capture:DVP_capture|r_datapixel[7]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a23~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.493      ; 1.656      ;
; 0.920 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.496      ; 1.670      ;
; 0.925 ; wraddress[12]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.495      ; 1.674      ;
; 0.928 ; wraddress[0]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.496      ; 1.678      ;
; 0.931 ; DVP_capture:DVP_capture|r_datapixel[12] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a28~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.505      ; 1.690      ;
; 0.934 ; wraddress[12]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a17~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.502      ; 1.690      ;
; 0.935 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.501      ; 1.690      ;
; 0.938 ; DVP_capture:DVP_capture|r_vsync         ; DVP_capture:DVP_capture|imagestate                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.231      ;
; 0.940 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.495      ; 1.689      ;
; 0.941 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.501      ; 1.696      ;
; 0.944 ; DVP_capture:DVP_capture|r_datapixel[11] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.509      ; 1.707      ;
; 0.944 ; wraddress[3]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.501      ; 1.699      ;
; 0.947 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.494      ; 1.695      ;
; 0.948 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.494      ; 1.696      ;
; 0.952 ; DVP_capture:DVP_capture|r_datapixel[14] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a30~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.492      ; 1.698      ;
; 0.953 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.706      ;
; 0.958 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.711      ;
; 0.959 ; wraddress[8]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.495      ; 1.708      ;
; 0.962 ; wraddress[8]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.501      ; 1.717      ;
; 0.970 ; wraddress[0]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.501      ; 1.725      ;
; 0.971 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.501      ; 1.726      ;
; 0.974 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.483      ; 1.711      ;
; 0.979 ; wraddress[8]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.496      ; 1.729      ;
; 0.983 ; wraddress[3]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.736      ;
; 0.984 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a17~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.502      ; 1.740      ;
; 0.986 ; DVP_capture:DVP_capture|r_datapixel[8]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.518      ; 1.758      ;
; 0.987 ; DVP_capture:DVP_capture|r_datapixel[3]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.521      ; 1.762      ;
; 0.996 ; wraddress[3]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.487      ; 1.737      ;
; 1.003 ; wraddress[4]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.496      ; 1.753      ;
; 1.005 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.487      ; 1.746      ;
; 1.005 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.499      ; 1.758      ;
; 1.006 ; wraddress[8]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.494      ; 1.754      ;
; 1.023 ; wraddress[6]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.496      ; 1.773      ;
; 1.027 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a36~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.481      ; 1.762      ;
; 1.036 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.484      ; 1.774      ;
; 1.039 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|frame_cnt[1]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.081      ; 1.332      ;
; 1.043 ; wraddress[6]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.501      ; 1.798      ;
; 1.048 ; wraddress[7]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.495      ; 1.797      ;
; 1.048 ; wraddress[7]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.496      ; 1.798      ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|cnt[2]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|cnt[3]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|cnt[5]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|cnt[6]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|cnt[7]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|cnt[4]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; camera_init:camera_init|i2c_control:i2c_control|ack                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|wrreg_req                                                           ; camera_init:camera_init|wrreg_req                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|state.10                                                            ; camera_init:camera_init|state.10                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.00                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.509 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|wrreg_req                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|state.10                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.651 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.480      ; 1.385      ;
; 0.669 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.480      ; 1.403      ;
; 0.669 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.961      ;
; 0.676 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.480      ; 1.410      ;
; 0.694 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.480      ; 1.428      ;
; 0.702 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.480      ; 1.436      ;
; 0.722 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.480      ; 1.456      ;
; 0.739 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.031      ;
; 0.743 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.036      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; camera_init:camera_init|delay_cnt[19]                                                       ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; camera_init:camera_init|delay_cnt[17]                                                       ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; camera_init:camera_init|delay_cnt[16]                                                       ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; camera_init:camera_init|delay_cnt[18]                                                       ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.042      ;
; 0.752 ; camera_init:camera_init|delay_cnt[5]                                                        ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.044      ;
; 0.755 ; camera_init:camera_init|delay_cnt[1]                                                        ; camera_init:camera_init|delay_cnt[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.047      ;
; 0.756 ; camera_init:camera_init|delay_cnt[2]                                                        ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.048      ;
; 0.757 ; camera_init:camera_init|delay_cnt[4]                                                        ; camera_init:camera_init|delay_cnt[4]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.049      ;
; 0.759 ; camera_init:camera_init|delay_cnt[11]                                                       ; camera_init:camera_init|delay_cnt[11]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.051      ;
; 0.760 ; camera_init:camera_init|delay_cnt[13]                                                       ; camera_init:camera_init|delay_cnt[13]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.052      ;
; 0.761 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; camera_init:camera_init|delay_cnt[10]                                                       ; camera_init:camera_init|delay_cnt[10]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; camera_init:camera_init|delay_cnt[12]                                                       ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; camera_init:camera_init|delay_cnt[15]                                                       ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; camera_init:camera_init|delay_cnt[3]                                                        ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.768 ; camera_init:camera_init|delay_cnt[9]                                                        ; camera_init:camera_init|delay_cnt[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.060      ;
; 0.769 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.061      ;
; 0.769 ; camera_init:camera_init|delay_cnt[20]                                                       ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.061      ;
; 0.769 ; camera_init:camera_init|delay_cnt[7]                                                        ; camera_init:camera_init|delay_cnt[7]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.061      ;
; 0.772 ; camera_init:camera_init|delay_cnt[8]                                                        ; camera_init:camera_init|delay_cnt[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; camera_init:camera_init|delay_cnt[6]                                                        ; camera_init:camera_init|delay_cnt[6]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; camera_init:camera_init|delay_cnt[14]                                                       ; camera_init:camera_init|delay_cnt[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.066      ;
; 0.776 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.068      ;
; 0.778 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.070      ;
; 0.779 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.071      ;
; 0.781 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.073      ;
; 0.781 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.073      ;
; 0.793 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.085      ;
; 0.799 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.091      ;
; 0.799 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.091      ;
; 0.799 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.091      ;
; 0.807 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|Go                                                                                                  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.098      ;
; 0.808 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 1.099      ;
; 0.810 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.102      ;
; 0.819 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|wrreg_req                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.111      ;
; 0.823 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.115      ;
; 0.833 ; camera_init:camera_init|i2c_control:i2c_control|Go                                          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.125      ;
; 0.855 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.01                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.147      ;
; 0.901 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 1.192      ;
; 0.908 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|Go                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.201      ;
; 0.930 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.222      ;
; 0.949 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.241      ;
; 0.969 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.262      ;
; 0.974 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.266      ;
; 0.985 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 1.276      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.453 ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.523 ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.816      ;
; 0.535 ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|TFT_VS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.541 ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|TFT_HS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.834      ;
; 0.684 ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                               ; TFT_CTRL:TFT_CTRL|TFT_HS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.977      ;
; 0.688 ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                               ; TFT_CTRL:TFT_CTRL|TFT_VS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.980      ;
; 0.741 ; rdaddress[3]                                                                                ; rdaddress[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.054      ;
; 0.742 ; rdaddress[5]                                                                                ; rdaddress[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.055      ;
; 0.744 ; rdaddress[2]                                                                                ; rdaddress[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; rdaddress[6]                                                                                ; rdaddress[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; rdaddress[4]                                                                                ; rdaddress[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.058      ;
; 0.746 ; rdaddress[8]                                                                                ; rdaddress[8]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; rdaddress[10]                                                                               ; rdaddress[10]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.059      ;
; 0.762 ; rdaddress[11]                                                                               ; rdaddress[11]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; rdaddress[13]                                                                               ; rdaddress[13]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.765 ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; rdaddress[12]                                                                               ; rdaddress[12]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; rdaddress[14]                                                                               ; rdaddress[14]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; rdaddress[0]                                                                                ; rdaddress[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.080      ;
; 0.768 ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.770 ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.776 ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.068      ;
; 0.777 ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.779 ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.071      ;
; 0.779 ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.781 ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.073      ;
; 0.782 ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.074      ;
; 0.782 ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.784 ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.076      ;
; 0.790 ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.082      ;
; 0.791 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.448      ;
; 0.794 ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.087      ;
; 0.798 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|address_reg_b[0] ; TFT_CTRL:TFT_CTRL|TFT_RGB[7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.091      ;
; 0.803 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|address_reg_b[0] ; TFT_CTRL:TFT_CTRL|TFT_RGB[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.096      ;
; 0.804 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|address_reg_b[0] ; TFT_CTRL:TFT_CTRL|TFT_RGB[14]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.097      ;
; 0.865 ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|TFT_HS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.158      ;
; 0.865 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.534      ;
; 0.956 ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.249      ;
; 0.957 ; rdaddress[1]                                                                                ; rdaddress[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.270      ;
; 0.960 ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 0.995 ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.287      ;
; 1.077 ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.370      ;
; 1.096 ; rdaddress[3]                                                                                ; rdaddress[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.409      ;
; 1.097 ; rdaddress[5]                                                                                ; rdaddress[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.410      ;
; 1.105 ; rdaddress[6]                                                                                ; rdaddress[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.418      ;
; 1.105 ; rdaddress[2]                                                                                ; rdaddress[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.418      ;
; 1.105 ; rdaddress[0]                                                                                ; rdaddress[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.418      ;
; 1.106 ; rdaddress[4]                                                                                ; rdaddress[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.419      ;
; 1.107 ; rdaddress[8]                                                                                ; rdaddress[9]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.420      ;
; 1.114 ; rdaddress[0]                                                                                ; rdaddress[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.427      ;
; 1.114 ; rdaddress[6]                                                                                ; rdaddress[8]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.427      ;
; 1.114 ; rdaddress[2]                                                                                ; rdaddress[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.427      ;
; 1.115 ; rdaddress[4]                                                                                ; rdaddress[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.428      ;
; 1.116 ; rdaddress[8]                                                                                ; rdaddress[10]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.429      ;
; 1.117 ; rdaddress[11]                                                                               ; rdaddress[12]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; rdaddress[13]                                                                               ; rdaddress[14]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.123 ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.416      ;
; 1.125 ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.127 ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; rdaddress[12]                                                                               ; rdaddress[13]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.132 ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.132 ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.133 ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.425      ;
; 1.136 ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; rdaddress[12]                                                                               ; rdaddress[14]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.141 ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.434      ;
; 1.142 ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.434      ;
; 1.143 ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.435      ;
; 1.143 ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.145 ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.437      ;
; 1.151 ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.443      ;
; 1.152 ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.444      ;
; 1.155 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a44~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.806      ;
; 1.161 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.815      ;
; 1.161 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a28~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.814      ;
; 1.162 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a19~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.819      ;
; 1.163 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a36~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.814      ;
; 1.175 ; rdaddress[9]                                                                                ; rdaddress[9]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.488      ;
; 1.176 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.847      ;
; 1.184 ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|TFT_DE                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.477      ;
; 1.187 ; rdaddress[7]                                                                                ; rdaddress[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.500      ;
; 1.190 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a20~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.842      ;
; 1.190 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.843      ;
; 1.203 ; rdaddress[12]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a30~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.855      ;
; 1.218 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a12~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.870      ;
; 1.227 ; rdaddress[3]                                                                                ; rdaddress[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.540      ;
; 1.228 ; rdaddress[7]                                                                                ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.069     ; 1.413      ;
; 1.228 ; rdaddress[5]                                                                                ; rdaddress[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.541      ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Camera_PCLK'                                                                                                              ;
+--------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.302 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datavalid     ; clk          ; Camera_PCLK ; 1.000        ; -0.066     ; 2.217      ;
; -1.302 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|dump_frame      ; clk          ; Camera_PCLK ; 1.000        ; -0.066     ; 2.217      ;
; -1.302 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[2]    ; clk          ; Camera_PCLK ; 1.000        ; -0.066     ; 2.217      ;
; -1.302 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[0]    ; clk          ; Camera_PCLK ; 1.000        ; -0.066     ; 2.217      ;
; -1.302 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[3]    ; clk          ; Camera_PCLK ; 1.000        ; -0.066     ; 2.217      ;
; -1.302 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[1]    ; clk          ; Camera_PCLK ; 1.000        ; -0.066     ; 2.217      ;
; -1.302 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|imagestate      ; clk          ; Camera_PCLK ; 1.000        ; -0.066     ; 2.217      ;
; -1.224 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|pixel_cnt[0]    ; clk          ; Camera_PCLK ; 1.000        ; -0.071     ; 2.134      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[14] ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[15] ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[12] ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[13] ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[10] ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[11] ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[8]  ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[9]  ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[6]  ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[7]  ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[4]  ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[5]  ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[2]  ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[3]  ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[0]  ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
; -0.929 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[1]  ; clk          ; Camera_PCLK ; 1.000        ; -0.075     ; 1.835      ;
+--------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Camera_PCLK'                                                                                                              ;
+-------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[14] ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[15] ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[12] ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[13] ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[10] ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[11] ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[8]  ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[9]  ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[6]  ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[7]  ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[4]  ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[5]  ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[2]  ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[3]  ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[0]  ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.346 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[1]  ; clk          ; Camera_PCLK ; 0.000        ; 0.115      ; 1.713      ;
; 1.594 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|pixel_cnt[0]    ; clk          ; Camera_PCLK ; 0.000        ; 0.120      ; 1.966      ;
; 1.666 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datavalid     ; clk          ; Camera_PCLK ; 0.000        ; 0.125      ; 2.043      ;
; 1.666 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|dump_frame      ; clk          ; Camera_PCLK ; 0.000        ; 0.125      ; 2.043      ;
; 1.666 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[2]    ; clk          ; Camera_PCLK ; 0.000        ; 0.125      ; 2.043      ;
; 1.666 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[0]    ; clk          ; Camera_PCLK ; 0.000        ; 0.125      ; 2.043      ;
; 1.666 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[3]    ; clk          ; Camera_PCLK ; 0.000        ; 0.125      ; 2.043      ;
; 1.666 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[1]    ; clk          ; Camera_PCLK ; 0.000        ; 0.125      ; 2.043      ;
; 1.666 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|imagestate      ; clk          ; Camera_PCLK ; 0.000        ; 0.125      ; 2.043      ;
+-------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                               ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                           ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; 149.3 MHz  ; 149.3 MHz       ; clk                                             ;                                                ;
; 150.35 MHz ; 150.35 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 268.6 MHz  ; 238.04 MHz      ; Camera_PCLK                                     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -4.561 ; -63.080       ;
; Camera_PCLK                                     ; -2.723 ; -338.779      ;
; clk                                             ; 13.302 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; Camera_PCLK                                     ; 0.401 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; clk                                             ; 0.402 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------------+--------+----------------+
; Clock       ; Slack  ; End Point TNS  ;
+-------------+--------+----------------+
; Camera_PCLK ; -1.147 ; -21.698        ;
+-------------+--------+----------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------------+-------+----------------+
; Clock       ; Slack ; End Point TNS  ;
+-------------+-------+----------------+
; Camera_PCLK ; 1.209 ; 0.000          ;
+-------------+-------+----------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; Camera_PCLK                                     ; -3.201 ; -459.983      ;
; clk                                             ; 9.598  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 14.834 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -4.561 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[14]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.341     ; 2.177      ;
; -4.561 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[11]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.341     ; 2.177      ;
; -4.561 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[12]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.341     ; 2.177      ;
; -4.561 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[13]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -2.341     ; 2.177      ;
; -4.076 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[5]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.898     ; 2.135      ;
; -4.076 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[0]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.898     ; 2.135      ;
; -4.076 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[1]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.898     ; 2.135      ;
; -4.076 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[2]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.898     ; 2.135      ;
; -4.076 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[3]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.898     ; 2.135      ;
; -4.076 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[4]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.898     ; 2.135      ;
; -4.076 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[7]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.898     ; 2.135      ;
; -4.076 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[6]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.898     ; 2.135      ;
; -4.076 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[8]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.898     ; 2.135      ;
; -4.076 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[9]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.898     ; 2.135      ;
; -4.076 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[10]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.898     ; 2.135      ;
; 23.664 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[13]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.373     ; 6.280      ;
; 23.712 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.214      ; 6.856      ;
; 23.712 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.214      ; 6.856      ;
; 23.713 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.211      ; 6.852      ;
; 23.713 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.211      ; 6.852      ;
; 23.728 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.231      ; 6.857      ;
; 23.728 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.231      ; 6.857      ;
; 23.765 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.227      ; 6.816      ;
; 23.765 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.227      ; 6.816      ;
; 23.843 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.212      ; 6.723      ;
; 23.843 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.212      ; 6.723      ;
; 24.009 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a17~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.368     ; 5.940      ;
; 24.061 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a20~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.212      ; 6.505      ;
; 24.061 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a20~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.212      ; 6.505      ;
; 24.084 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a28~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.214      ; 6.484      ;
; 24.084 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a28~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.214      ; 6.484      ;
; 24.088 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[9]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.382     ; 5.847      ;
; 24.094 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a8~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[8]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.385     ; 5.838      ;
; 24.104 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a19~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.215      ; 6.465      ;
; 24.104 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a19~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.215      ; 6.465      ;
; 24.139 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.228      ; 6.443      ;
; 24.139 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.228      ; 6.443      ;
; 24.206 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.384     ; 5.727      ;
; 24.226 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.213      ; 6.341      ;
; 24.226 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.213      ; 6.341      ;
; 24.236 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[8]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.377     ; 5.704      ;
; 24.265 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.370     ; 5.682      ;
; 24.286 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[9]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.373     ; 5.658      ;
; 24.291 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a17~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.227      ; 6.290      ;
; 24.306 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.228      ; 6.276      ;
; 24.315 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a18~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.225      ; 6.264      ;
; 24.344 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[15]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.371     ; 5.602      ;
; 24.388 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a29~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[13]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.380     ; 5.549      ;
; 24.452 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a4~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.368     ; 5.497      ;
; 24.453 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[8]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.374     ; 5.490      ;
; 24.454 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.376     ; 5.487      ;
; 24.476 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a10~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[10]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.368     ; 5.473      ;
; 24.482 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[9]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.374     ; 5.461      ;
; 24.496 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.223      ; 6.081      ;
; 24.496 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.223      ; 6.081      ;
; 24.508 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.229      ; 6.075      ;
; 24.508 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.229      ; 6.075      ;
; 24.522 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.374     ; 5.421      ;
; 24.530 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[14]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.368     ; 5.419      ;
; 24.537 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a3~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.354     ; 5.426      ;
; 24.540 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.212      ; 6.026      ;
; 24.540 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.212      ; 6.026      ;
; 24.553 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.230      ; 6.031      ;
; 24.553 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.230      ; 6.031      ;
; 24.558 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a8~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.234      ; 6.030      ;
; 24.558 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.234      ; 6.030      ;
; 24.562 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.232      ; 6.024      ;
; 24.562 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.232      ; 6.024      ;
; 24.567 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.374     ; 5.376      ;
; 24.571 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.215      ; 5.998      ;
; 24.571 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.215      ; 5.998      ;
; 24.572 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.212      ; 5.994      ;
; 24.572 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.212      ; 5.994      ;
; 24.574 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.374     ; 5.369      ;
; 24.588 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[10]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.360     ; 5.369      ;
; 24.589 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.218      ; 5.983      ;
; 24.589 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.218      ; 5.983      ;
; 24.594 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.352     ; 5.371      ;
; 24.630 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a3~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.214      ; 5.938      ;
; 24.630 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a3~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.214      ; 5.938      ;
; 24.631 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.372     ; 5.314      ;
; 24.640 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[14]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.353     ; 5.324      ;
; 24.641 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.369     ; 5.307      ;
; 24.648 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a20~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.362     ; 5.307      ;
; 24.650 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.224      ; 5.928      ;
; 24.658 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.223      ; 5.919      ;
; 24.667 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.203      ; 5.890      ;
; 24.667 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.203      ; 5.890      ;
; 24.671 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[11]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.364     ; 5.282      ;
; 24.681 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.228      ; 5.901      ;
; 24.685 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.224      ; 5.893      ;
; 24.733 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a31~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[15]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.366     ; 5.218      ;
; 24.746 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.217      ; 5.825      ;
; 24.746 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.217      ; 5.825      ;
; 24.747 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.214      ; 5.821      ;
; 24.747 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.214      ; 5.821      ;
; 24.763 ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                                         ; disp_valid                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.073     ; 5.481      ;
; 24.775 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a22~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.368     ; 5.174      ;
; 24.776 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.376     ; 5.165      ;
; 24.820 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.370     ; 5.127      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Camera_PCLK'                                                                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.723 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.301      ; 4.063      ;
; -2.722 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.296      ; 4.057      ;
; -2.722 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.296      ; 4.057      ;
; -2.713 ; wraddress[8]                        ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.713 ; wraddress[8]                        ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.643      ;
; -2.702 ; wraddress[6]                        ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.702 ; wraddress[6]                        ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.632      ;
; -2.673 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.298      ; 4.010      ;
; -2.672 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.293      ; 4.004      ;
; -2.672 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.293      ; 4.004      ;
; -2.670 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.298      ; 4.007      ;
; -2.669 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.293      ; 4.001      ;
; -2.669 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.293      ; 4.001      ;
; -2.666 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.300      ; 4.005      ;
; -2.665 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.295      ; 3.999      ;
; -2.665 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.295      ; 3.999      ;
; -2.631 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.299      ; 3.969      ;
; -2.630 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.294      ; 3.963      ;
; -2.630 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.294      ; 3.963      ;
; -2.625 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.304      ; 3.968      ;
; -2.624 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.299      ; 3.962      ;
; -2.624 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.299      ; 3.962      ;
; -2.616 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.314      ; 3.969      ;
; -2.616 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.297      ; 3.952      ;
; -2.615 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.309      ; 3.963      ;
; -2.615 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.309      ; 3.963      ;
; -2.615 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.292      ; 3.946      ;
; -2.615 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.292      ; 3.946      ;
; -2.613 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.297      ; 3.949      ;
; -2.612 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.292      ; 3.943      ;
; -2.612 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.292      ; 3.943      ;
; -2.606 ; wraddress[9]                        ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.606 ; wraddress[9]                        ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.536      ;
; -2.593 ; wraddress[14]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.301      ; 3.933      ;
; -2.592 ; wraddress[14]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.296      ; 3.927      ;
; -2.592 ; wraddress[14]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.296      ; 3.927      ;
; -2.581 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.296      ; 3.916      ;
; -2.580 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.291      ; 3.910      ;
; -2.580 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.291      ; 3.910      ;
; -2.578 ; wraddress[10]                       ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; wraddress[10]                       ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.072     ; 3.508      ;
; -2.578 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.296      ; 3.913      ;
; -2.577 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.291      ; 3.907      ;
; -2.577 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.291      ; 3.907      ;
; -2.575 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.301      ; 3.915      ;
; -2.574 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.296      ; 3.909      ;
; -2.574 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.296      ; 3.909      ;
; -2.572 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.301      ; 3.912      ;
+--------+-------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.302 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.076     ; 6.624      ;
; 13.310 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.076     ; 6.616      ;
; 13.477 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.076     ; 6.449      ;
; 13.604 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.076     ; 6.322      ;
; 13.694 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.076     ; 6.232      ;
; 13.702 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.076     ; 6.224      ;
; 13.726 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.076     ; 6.200      ;
; 13.734 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.076     ; 6.192      ;
; 13.742 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.076     ; 6.184      ;
; 13.857 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.077     ; 6.068      ;
; 13.862 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.075     ; 6.065      ;
; 13.869 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.076     ; 6.057      ;
; 13.870 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.075     ; 6.057      ;
; 13.909 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.077     ; 6.016      ;
; 13.909 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.076     ; 6.017      ;
; 13.996 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.076     ; 5.930      ;
; 14.001 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.077     ; 5.924      ;
; 14.036 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.076     ; 5.890      ;
; 14.037 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.890      ;
; 14.079 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.077     ; 5.846      ;
; 14.110 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.077     ; 5.815      ;
; 14.118 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.076     ; 5.808      ;
; 14.158 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.076     ; 5.768      ;
; 14.164 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.763      ;
; 14.178 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.077     ; 5.747      ;
; 14.203 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.077     ; 5.722      ;
; 14.238 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.689      ;
; 14.246 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.681      ;
; 14.249 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.077     ; 5.676      ;
; 14.286 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.641      ;
; 14.289 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.640      ;
; 14.289 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.077     ; 5.636      ;
; 14.297 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.632      ;
; 14.300 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.077     ; 5.625      ;
; 14.301 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.077     ; 5.624      ;
; 14.310 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.077     ; 5.615      ;
; 14.341 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.077     ; 5.584      ;
; 14.387 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.540      ;
; 14.393 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.077     ; 5.532      ;
; 14.395 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.532      ;
; 14.413 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.514      ;
; 14.416 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[2]                                  ; clk          ; clk         ; 20.000       ; -0.423     ; 5.163      ;
; 14.417 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.076     ; 5.509      ;
; 14.426 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[7]                                  ; clk          ; clk         ; 20.000       ; -0.423     ; 5.153      ;
; 14.433 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.077     ; 5.492      ;
; 14.436 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.077     ; 5.489      ;
; 14.464 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.465      ;
; 14.469 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.076     ; 5.457      ;
; 14.471 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.077     ; 5.454      ;
; 14.496 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[2]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.436      ;
; 14.496 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[3]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.436      ;
; 14.496 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[5]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.436      ;
; 14.496 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[6]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.436      ;
; 14.496 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[7]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.436      ;
; 14.496 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[4]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.436      ;
; 14.502 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.077     ; 5.423      ;
; 14.511 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.077     ; 5.414      ;
; 14.526 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[0]                                  ; clk          ; clk         ; 20.000       ; -0.423     ; 5.053      ;
; 14.540 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.387      ;
; 14.542 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.077     ; 5.383      ;
; 14.561 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.076     ; 5.365      ;
; 14.562 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.365      ;
; 14.570 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.077     ; 5.355      ;
; 14.577 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.352      ;
; 14.585 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.344      ;
; 14.591 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.338      ;
; 14.595 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.077     ; 5.330      ;
; 14.610 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.077     ; 5.315      ;
; 14.621 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[3]                                  ; clk          ; clk         ; 20.000       ; -0.423     ; 4.958      ;
; 14.635 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.077     ; 5.290      ;
; 14.639 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.076     ; 5.287      ;
; 14.642 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[2]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.290      ;
; 14.642 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[3]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.290      ;
; 14.642 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[5]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.290      ;
; 14.642 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[6]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.290      ;
; 14.642 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[7]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.290      ;
; 14.642 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[4]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.290      ;
; 14.662 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.265      ;
; 14.670 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.076     ; 5.256      ;
; 14.672 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]                                  ; clk          ; clk         ; 20.000       ; -0.423     ; 4.907      ;
; 14.676 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; clk          ; clk         ; 20.000       ; -0.076     ; 5.250      ;
; 14.684 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; clk          ; clk         ; 20.000       ; -0.076     ; 5.242      ;
; 14.686 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[1]                                  ; clk          ; clk         ; 20.000       ; -0.423     ; 4.893      ;
; 14.689 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.238      ;
; 14.692 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.077     ; 5.233      ;
; 14.702 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.077     ; 5.223      ;
; 14.713 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.216      ;
; 14.714 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[4]                                  ; clk          ; clk         ; 20.000       ; -0.423     ; 4.865      ;
; 14.732 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.077     ; 5.193      ;
; 14.738 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.076     ; 5.188      ;
; 14.742 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.077     ; 5.183      ;
; 14.751 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.176      ;
; 14.752 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.177      ;
; 14.759 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; clk          ; clk         ; 20.000       ; -0.075     ; 5.168      ;
; 14.763 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.076     ; 5.163      ;
; 14.790 ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; camera_init:camera_init|cnt[2]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.142      ;
; 14.790 ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; camera_init:camera_init|cnt[3]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.142      ;
; 14.790 ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; camera_init:camera_init|cnt[5]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.142      ;
; 14.790 ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; camera_init:camera_init|cnt[6]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.142      ;
; 14.790 ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; camera_init:camera_init|cnt[7]                                                              ; clk          ; clk         ; 20.000       ; -0.070     ; 5.142      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Camera_PCLK'                                                                                                                                                                                            ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|frame_cnt[2]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|frame_cnt[3]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|frame_cnt[1]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DVP_capture:DVP_capture|imagestate      ; DVP_capture:DVP_capture|imagestate                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; DVP_capture:DVP_capture|frame_cnt[0]    ; DVP_capture:DVP_capture|frame_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; DVP_capture:DVP_capture|pixel_cnt[0]    ; DVP_capture:DVP_capture|pixel_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 0.684      ;
; 0.465 ; DVP_capture:DVP_capture|frame_cnt[0]    ; DVP_capture:DVP_capture|frame_cnt[2]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.733      ;
; 0.465 ; DVP_capture:DVP_capture|frame_cnt[0]    ; DVP_capture:DVP_capture|frame_cnt[1]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.733      ;
; 0.477 ; DVP_capture:DVP_capture|r_datapixel[6]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.454      ; 1.161      ;
; 0.488 ; DVP_capture:DVP_capture|r_datapixel[7]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.454      ; 1.172      ;
; 0.488 ; DVP_capture:DVP_capture|frame_cnt[0]    ; DVP_capture:DVP_capture|frame_cnt[3]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.756      ;
; 0.541 ; wraddress[0]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.212      ;
; 0.550 ; DVP_capture:DVP_capture|r_datapixel[4]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a36~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.438      ; 1.218      ;
; 0.570 ; wraddress[4]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.241      ;
; 0.594 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.265      ;
; 0.597 ; wraddress[2]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.432      ; 1.259      ;
; 0.643 ; wraddress[7]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.314      ;
; 0.643 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|dump_frame                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.911      ;
; 0.646 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.317      ;
; 0.660 ; wraddress[3]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.331      ;
; 0.662 ; wraddress[2]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.333      ;
; 0.668 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|frame_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.936      ;
; 0.670 ; wraddress[6]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.341      ;
; 0.687 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.358      ;
; 0.694 ; wraddress[5]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.365      ;
; 0.706 ; wraddress[5]                            ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 0.973      ;
; 0.712 ; wraddress[12]                           ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; wraddress[10]                           ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|frame_cnt[3]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.981      ;
; 0.715 ; wraddress[13]                           ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|frame_cnt[3]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.983      ;
; 0.722 ; wraddress[14]                           ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 0.989      ;
; 0.726 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|dump_frame                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.994      ;
; 0.727 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|frame_cnt[1]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 0.995      ;
; 0.728 ; wraddress[3]                            ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; wraddress[11]                           ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; wraddress[1]                            ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 0.997      ;
; 0.730 ; wraddress[6]                            ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; wraddress[7]                            ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 0.998      ;
; 0.732 ; wraddress[9]                            ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; wraddress[2]                            ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; wraddress[4]                            ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 1.001      ;
; 0.735 ; wraddress[8]                            ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 1.002      ;
; 0.736 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|frame_cnt[2]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 1.004      ;
; 0.744 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|frame_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 1.012      ;
; 0.748 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|frame_cnt[2]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 1.016      ;
; 0.749 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|frame_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 1.017      ;
; 0.756 ; DVP_capture:DVP_capture|r_data[0]       ; DVP_capture:DVP_capture|r_datapixel[8]                                                                      ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.050      ; 1.001      ;
; 0.756 ; DVP_capture:DVP_capture|r_data[0]       ; DVP_capture:DVP_capture|r_datapixel[0]                                                                      ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.050      ; 1.001      ;
; 0.756 ; wraddress[0]                            ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.072      ; 1.023      ;
; 0.759 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|dump_frame                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 1.027      ;
; 0.763 ; DVP_capture:DVP_capture|r_datapixel[2]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.460      ; 1.453      ;
; 0.764 ; DVP_capture:DVP_capture|r_datapixel[1]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.460      ; 1.454      ;
; 0.767 ; DVP_capture:DVP_capture|r_datapixel[15] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.454      ; 1.451      ;
; 0.779 ; DVP_capture:DVP_capture|r_datapixel[0]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.460      ; 1.469      ;
; 0.799 ; DVP_capture:DVP_capture|r_datapixel[15] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a31~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.438      ; 1.467      ;
; 0.802 ; DVP_capture:DVP_capture|r_datapixel[2]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.453      ; 1.485      ;
; 0.803 ; DVP_capture:DVP_capture|r_datapixel[5]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a36~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.438      ; 1.471      ;
; 0.829 ; wraddress[12]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.439      ; 1.498      ;
; 0.831 ; DVP_capture:DVP_capture|r_datapixel[7]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a23~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.437      ; 1.498      ;
; 0.836 ; DVP_capture:DVP_capture|r_datapixel[2]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a18~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.452      ; 1.518      ;
; 0.841 ; wraddress[0]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.439      ; 1.510      ;
; 0.846 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.517      ;
; 0.853 ; wraddress[12]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.440      ; 1.523      ;
; 0.854 ; DVP_capture:DVP_capture|r_vsync         ; DVP_capture:DVP_capture|imagestate                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 1.122      ;
; 0.855 ; DVP_capture:DVP_capture|r_datapixel[12] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a28~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.450      ; 1.535      ;
; 0.857 ; wraddress[0]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.528      ;
; 0.864 ; wraddress[12]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a17~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.445      ; 1.539      ;
; 0.866 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.445      ; 1.541      ;
; 0.867 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.440      ; 1.537      ;
; 0.870 ; DVP_capture:DVP_capture|r_datapixel[11] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.451      ; 1.551      ;
; 0.872 ; wraddress[3]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.445      ; 1.547      ;
; 0.872 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.445      ; 1.547      ;
; 0.873 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.439      ; 1.542      ;
; 0.874 ; DVP_capture:DVP_capture|r_datapixel[14] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a30~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.435      ; 1.539      ;
; 0.878 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.439      ; 1.547      ;
; 0.882 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.553      ;
; 0.884 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.555      ;
; 0.888 ; wraddress[8]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.440      ; 1.558      ;
; 0.893 ; wraddress[8]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.444      ; 1.567      ;
; 0.894 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.427      ; 1.551      ;
; 0.899 ; wraddress[0]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.444      ; 1.573      ;
; 0.900 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.444      ; 1.574      ;
; 0.904 ; wraddress[8]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.575      ;
; 0.908 ; wraddress[3]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.432      ; 1.570      ;
; 0.910 ; wraddress[3]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.581      ;
; 0.913 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a17~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.445      ; 1.588      ;
; 0.923 ; DVP_capture:DVP_capture|r_datapixel[3]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.460      ; 1.613      ;
; 0.923 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.432      ; 1.585      ;
; 0.929 ; DVP_capture:DVP_capture|r_datapixel[8]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.460      ; 1.619      ;
; 0.931 ; wraddress[8]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.439      ; 1.600      ;
; 0.934 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.605      ;
; 0.939 ; wraddress[4]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.610      ;
; 0.939 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a36~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.429      ; 1.598      ;
; 0.950 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.428      ; 1.608      ;
; 0.959 ; wraddress[7]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.440      ; 1.629      ;
; 0.963 ; wraddress[6]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.634      ;
; 0.972 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|frame_cnt[1]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.073      ; 1.240      ;
; 0.983 ; wraddress[7]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.654      ;
; 0.984 ; wraddress[5]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.441      ; 1.655      ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.401 ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.483 ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.500 ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|TFT_VS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.505 ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|TFT_HS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.773      ;
; 0.637 ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                               ; TFT_CTRL:TFT_CTRL|TFT_HS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.905      ;
; 0.640 ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                               ; TFT_CTRL:TFT_CTRL|TFT_VS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.907      ;
; 0.687 ; rdaddress[5]                                                                                ; rdaddress[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.973      ;
; 0.687 ; rdaddress[3]                                                                                ; rdaddress[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.973      ;
; 0.690 ; rdaddress[6]                                                                                ; rdaddress[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.976      ;
; 0.692 ; rdaddress[2]                                                                                ; rdaddress[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.978      ;
; 0.693 ; rdaddress[4]                                                                                ; rdaddress[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.979      ;
; 0.694 ; rdaddress[8]                                                                                ; rdaddress[8]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.980      ;
; 0.694 ; rdaddress[10]                                                                               ; rdaddress[10]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.980      ;
; 0.706 ; rdaddress[11]                                                                               ; rdaddress[11]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; rdaddress[13]                                                                               ; rdaddress[13]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; rdaddress[12]                                                                               ; rdaddress[12]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.713 ; rdaddress[14]                                                                               ; rdaddress[14]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; rdaddress[0]                                                                                ; rdaddress[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.001      ;
; 0.716 ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.719 ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.721 ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.725 ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.725 ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.726 ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.727 ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.729 ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.729 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.315      ;
; 0.737 ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.004      ;
; 0.740 ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.008      ;
; 0.747 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|address_reg_b[0] ; TFT_CTRL:TFT_CTRL|TFT_RGB[7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.015      ;
; 0.752 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|address_reg_b[0] ; TFT_CTRL:TFT_CTRL|TFT_RGB[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.020      ;
; 0.753 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|address_reg_b[0] ; TFT_CTRL:TFT_CTRL|TFT_RGB[14]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.021      ;
; 0.796 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.391      ;
; 0.807 ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|TFT_HS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.075      ;
; 0.859 ; rdaddress[1]                                                                                ; rdaddress[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.145      ;
; 0.865 ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.868 ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.136      ;
; 0.885 ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.152      ;
; 0.963 ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.231      ;
; 1.009 ; rdaddress[6]                                                                                ; rdaddress[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.295      ;
; 1.009 ; rdaddress[5]                                                                                ; rdaddress[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.295      ;
; 1.009 ; rdaddress[3]                                                                                ; rdaddress[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.295      ;
; 1.009 ; rdaddress[0]                                                                                ; rdaddress[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.295      ;
; 1.010 ; rdaddress[2]                                                                                ; rdaddress[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.296      ;
; 1.011 ; rdaddress[4]                                                                                ; rdaddress[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.297      ;
; 1.012 ; rdaddress[8]                                                                                ; rdaddress[9]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.298      ;
; 1.024 ; rdaddress[6]                                                                                ; rdaddress[8]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.310      ;
; 1.025 ; rdaddress[0]                                                                                ; rdaddress[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.311      ;
; 1.026 ; rdaddress[2]                                                                                ; rdaddress[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.312      ;
; 1.027 ; rdaddress[4]                                                                                ; rdaddress[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.313      ;
; 1.028 ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; rdaddress[8]                                                                                ; rdaddress[10]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.314      ;
; 1.028 ; rdaddress[11]                                                                               ; rdaddress[12]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; rdaddress[13]                                                                               ; rdaddress[14]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; rdaddress[12]                                                                               ; rdaddress[13]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.032 ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.034 ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.035 ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.036 ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.303      ;
; 1.036 ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.304      ;
; 1.037 ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.304      ;
; 1.043 ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.310      ;
; 1.044 ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; rdaddress[9]                                                                                ; rdaddress[9]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.330      ;
; 1.045 ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; rdaddress[12]                                                                               ; rdaddress[14]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.048 ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.049 ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.050 ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.050 ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.051 ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.319      ;
; 1.052 ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.319      ;
; 1.052 ; rdaddress[7]                                                                                ; rdaddress[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.338      ;
; 1.056 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a44~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.639      ;
; 1.060 ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.327      ;
; 1.061 ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.061 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a28~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.646      ;
; 1.065 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a19~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.651      ;
; 1.065 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a36~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.648      ;
; 1.066 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.648      ;
; 1.075 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.674      ;
; 1.091 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a20~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.674      ;
; 1.092 ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|TFT_DE                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.360      ;
; 1.094 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.675      ;
; 1.098 ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|TFT_DE                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.366      ;
; 1.099 ; rdaddress[12]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a30~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.679      ;
; 1.102 ; rdaddress[3]                                                                                ; rdaddress[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.388      ;
; 1.103 ; rdaddress[5]                                                                                ; rdaddress[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.389      ;
; 1.115 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a12~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.699      ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|cnt[2]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|cnt[3]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|cnt[5]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|cnt[6]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|cnt[7]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|cnt[4]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; camera_init:camera_init|i2c_control:i2c_control|ack                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|wrreg_req                                                           ; camera_init:camera_init|wrreg_req                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|state.10                                                            ; camera_init:camera_init|state.10                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.00                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.477 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|wrreg_req                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|state.10                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.744      ;
; 0.606 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.262      ;
; 0.620 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.276      ;
; 0.620 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.886      ;
; 0.622 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.278      ;
; 0.643 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.299      ;
; 0.646 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.302      ;
; 0.660 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.926      ;
; 0.666 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.322      ;
; 0.691 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.694 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; camera_init:camera_init|delay_cnt[17]                                                       ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; camera_init:camera_init|delay_cnt[16]                                                       ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; camera_init:camera_init|delay_cnt[19]                                                       ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; camera_init:camera_init|delay_cnt[18]                                                       ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; camera_init:camera_init|delay_cnt[5]                                                        ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.966      ;
; 0.705 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; camera_init:camera_init|delay_cnt[4]                                                        ; camera_init:camera_init|delay_cnt[4]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.971      ;
; 0.705 ; camera_init:camera_init|delay_cnt[1]                                                        ; camera_init:camera_init|delay_cnt[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.971      ;
; 0.707 ; camera_init:camera_init|delay_cnt[15]                                                       ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; camera_init:camera_init|delay_cnt[13]                                                       ; camera_init:camera_init|delay_cnt[13]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; camera_init:camera_init|delay_cnt[2]                                                        ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; camera_init:camera_init|delay_cnt[10]                                                       ; camera_init:camera_init|delay_cnt[10]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; camera_init:camera_init|delay_cnt[11]                                                       ; camera_init:camera_init|delay_cnt[11]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; camera_init:camera_init|delay_cnt[3]                                                        ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.976      ;
; 0.712 ; camera_init:camera_init|delay_cnt[12]                                                       ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; camera_init:camera_init|delay_cnt[9]                                                        ; camera_init:camera_init|delay_cnt[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; camera_init:camera_init|delay_cnt[7]                                                        ; camera_init:camera_init|delay_cnt[7]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; camera_init:camera_init|delay_cnt[20]                                                       ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.981      ;
; 0.718 ; camera_init:camera_init|delay_cnt[6]                                                        ; camera_init:camera_init|delay_cnt[6]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; camera_init:camera_init|delay_cnt[14]                                                       ; camera_init:camera_init|delay_cnt[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; camera_init:camera_init|delay_cnt[8]                                                        ; camera_init:camera_init|delay_cnt[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.985      ;
; 0.723 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.989      ;
; 0.726 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.993      ;
; 0.730 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.996      ;
; 0.733 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.999      ;
; 0.735 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 1.002      ;
; 0.739 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 1.005      ;
; 0.741 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.008      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.013      ;
; 0.749 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.016      ;
; 0.758 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|Go                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.024      ;
; 0.759 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 1.025      ;
; 0.759 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 1.026      ;
; 0.761 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 1.028      ;
; 0.769 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|wrreg_req                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.036      ;
; 0.772 ; camera_init:camera_init|i2c_control:i2c_control|Go                                          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 1.039      ;
; 0.799 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.01                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.066      ;
; 0.836 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|Go                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.103      ;
; 0.851 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 1.118      ;
; 0.858 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 1.126      ;
; 0.858 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 1.124      ;
; 0.859 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 1.126      ;
; 0.863 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 1.129      ;
; 0.870 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 1.136      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Camera_PCLK'                                                                                                               ;
+--------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.147 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datavalid     ; clk          ; Camera_PCLK ; 1.000        ; -0.055     ; 2.074      ;
; -1.147 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|dump_frame      ; clk          ; Camera_PCLK ; 1.000        ; -0.055     ; 2.074      ;
; -1.147 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[2]    ; clk          ; Camera_PCLK ; 1.000        ; -0.055     ; 2.074      ;
; -1.147 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[0]    ; clk          ; Camera_PCLK ; 1.000        ; -0.055     ; 2.074      ;
; -1.147 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[3]    ; clk          ; Camera_PCLK ; 1.000        ; -0.055     ; 2.074      ;
; -1.147 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[1]    ; clk          ; Camera_PCLK ; 1.000        ; -0.055     ; 2.074      ;
; -1.147 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|imagestate      ; clk          ; Camera_PCLK ; 1.000        ; -0.055     ; 2.074      ;
; -1.077 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|pixel_cnt[0]    ; clk          ; Camera_PCLK ; 1.000        ; -0.059     ; 2.000      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[14] ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[15] ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[12] ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[13] ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[10] ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[11] ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[8]  ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[9]  ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[6]  ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[7]  ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[4]  ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[5]  ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[2]  ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[3]  ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[0]  ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
; -0.787 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[1]  ; clk          ; Camera_PCLK ; 1.000        ; -0.065     ; 1.704      ;
+--------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Camera_PCLK'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[14] ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[15] ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[12] ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[13] ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[10] ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[11] ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[8]  ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[9]  ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[6]  ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[7]  ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[4]  ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[5]  ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[2]  ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[3]  ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[0]  ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.209 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[1]  ; clk          ; Camera_PCLK ; 0.000        ; 0.105      ; 1.549      ;
; 1.420 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|pixel_cnt[0]    ; clk          ; Camera_PCLK ; 0.000        ; 0.111      ; 1.766      ;
; 1.487 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datavalid     ; clk          ; Camera_PCLK ; 0.000        ; 0.116      ; 1.838      ;
; 1.487 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|dump_frame      ; clk          ; Camera_PCLK ; 0.000        ; 0.116      ; 1.838      ;
; 1.487 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[2]    ; clk          ; Camera_PCLK ; 0.000        ; 0.116      ; 1.838      ;
; 1.487 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[0]    ; clk          ; Camera_PCLK ; 0.000        ; 0.116      ; 1.838      ;
; 1.487 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[3]    ; clk          ; Camera_PCLK ; 0.000        ; 0.116      ; 1.838      ;
; 1.487 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[1]    ; clk          ; Camera_PCLK ; 0.000        ; 0.116      ; 1.838      ;
; 1.487 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|imagestate      ; clk          ; Camera_PCLK ; 0.000        ; 0.116      ; 1.838      ;
+-------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -2.414 ; -33.933       ;
; Camera_PCLK                                     ; -0.834 ; -81.616       ;
; clk                                             ; 16.950 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; Camera_PCLK                                     ; 0.187 ; 0.000         ;
; clk                                             ; 0.187 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------------+--------+----------------+
; Clock       ; Slack  ; End Point TNS  ;
+-------------+--------+----------------+
; Camera_PCLK ; -0.058 ; -0.414         ;
+-------------+--------+----------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------------+-------+----------------+
; Clock       ; Slack ; End Point TNS  ;
+-------------+-------+----------------+
; Camera_PCLK ; 0.523 ; 0.000          ;
+-------------+-------+----------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; Camera_PCLK                                     ; -3.000 ; -224.906      ;
; clk                                             ; 9.200  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 14.892 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.414 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[14]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.358     ; 0.998      ;
; -2.414 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[11]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.358     ; 0.998      ;
; -2.414 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[12]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.358     ; 0.998      ;
; -2.414 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[13]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.358     ; 0.998      ;
; -2.207 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[5]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.166     ; 0.983      ;
; -2.207 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[0]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.166     ; 0.983      ;
; -2.207 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[1]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.166     ; 0.983      ;
; -2.207 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[2]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.166     ; 0.983      ;
; -2.207 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[3]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.166     ; 0.983      ;
; -2.207 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[4]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.166     ; 0.983      ;
; -2.207 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[7]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.166     ; 0.983      ;
; -2.207 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[6]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.166     ; 0.983      ;
; -2.207 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[8]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.166     ; 0.983      ;
; -2.207 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[9]                                                                                                ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.166     ; 0.983      ;
; -2.207 ; DVP_capture:DVP_capture|imagestate                                                                    ; rdaddress[10]                                                                                               ; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -1.166     ; 0.983      ;
; 27.096 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.116      ; 3.344      ;
; 27.096 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.116      ; 3.344      ;
; 27.101 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.107      ; 3.330      ;
; 27.101 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.104      ; 3.327      ;
; 27.101 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.104      ; 3.327      ;
; 27.101 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.107      ; 3.330      ;
; 27.116 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.115      ; 3.323      ;
; 27.116 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.115      ; 3.323      ;
; 27.230 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.108      ; 3.202      ;
; 27.230 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.108      ; 3.202      ;
; 27.254 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a17~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.116      ; 3.186      ;
; 27.259 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a18~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.114      ; 3.179      ;
; 27.269 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.116      ; 3.171      ;
; 27.270 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a20~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.106      ; 3.160      ;
; 27.270 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a20~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.106      ; 3.160      ;
; 27.294 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a28~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.107      ; 3.137      ;
; 27.294 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a28~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.107      ; 3.137      ;
; 27.306 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a19~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.108      ; 3.126      ;
; 27.306 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a19~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.108      ; 3.126      ;
; 27.313 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.116      ; 3.127      ;
; 27.313 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.116      ; 3.127      ;
; 27.365 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[13]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.194     ; 2.743      ;
; 27.437 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.110      ; 2.997      ;
; 27.437 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.110      ; 2.997      ;
; 27.443 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.112      ; 2.993      ;
; 27.453 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.112      ; 2.983      ;
; 27.455 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.116      ; 2.985      ;
; 27.460 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.112      ; 2.976      ;
; 27.488 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.113      ; 2.949      ;
; 27.488 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.113      ; 2.949      ;
; 27.490 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a17~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.188     ; 2.624      ;
; 27.495 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.117      ; 2.946      ;
; 27.495 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.117      ; 2.946      ;
; 27.519 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.118      ; 2.923      ;
; 27.519 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.118      ; 2.923      ;
; 27.523 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a8~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[8]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.200     ; 2.579      ;
; 27.524 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a8~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.119      ; 2.919      ;
; 27.524 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a8~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.119      ; 2.919      ;
; 27.543 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.107      ; 2.888      ;
; 27.543 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.107      ; 2.888      ;
; 27.543 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.110      ; 2.891      ;
; 27.543 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.110      ; 2.891      ;
; 27.551 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.119      ; 2.892      ;
; 27.551 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.119      ; 2.892      ;
; 27.563 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.109      ; 2.870      ;
; 27.563 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.109      ; 2.870      ;
; 27.563 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.110      ; 2.871      ;
; 27.563 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.110      ; 2.871      ;
; 27.581 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[9]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.197     ; 2.524      ;
; 27.596 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.198     ; 2.508      ;
; 27.596 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[8]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.192     ; 2.514      ;
; 27.597 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a3~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.110      ; 2.837      ;
; 27.597 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a3~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.110      ; 2.837      ;
; 27.616 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.111      ; 2.819      ;
; 27.616 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.111      ; 2.819      ;
; 27.616 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.114      ; 2.822      ;
; 27.616 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a27~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.114      ; 2.822      ;
; 27.666 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.111      ; 2.769      ;
; 27.668 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.192     ; 2.442      ;
; 27.677 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.111      ; 2.758      ;
; 27.677 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.103      ; 2.750      ;
; 27.677 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.103      ; 2.750      ;
; 27.682 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.110      ; 2.752      ;
; 27.684 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.117      ; 2.757      ;
; 27.684 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.117      ; 2.757      ;
; 27.688 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a23~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.107      ; 2.743      ;
; 27.688 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a23~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.107      ; 2.743      ;
; 27.692 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[9]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.192     ; 2.418      ;
; 27.694 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a30~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.106      ; 2.736      ;
; 27.694 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a30~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.106      ; 2.736      ;
; 27.694 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.123      ; 2.753      ;
; 27.694 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a9~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.123      ; 2.753      ;
; 27.702 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[15]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.193     ; 2.407      ;
; 27.706 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_re_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.114      ; 2.732      ;
; 27.706 ; rdaddress[13]                                                                                         ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.114      ; 2.732      ;
; 27.711 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a4~portb_re_reg  ; TFT_CTRL:TFT_CTRL|TFT_RGB[4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.192     ; 2.399      ;
; 27.712 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a20~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.109      ; 2.721      ;
; 27.712 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|rden_b_store               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a20~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.109      ; 2.721      ;
; 27.713 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.112      ; 2.723      ;
; 27.718 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a29~portb_re_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.114      ; 2.720      ;
; 27.720 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.112      ; 2.716      ;
; 27.720 ; rdaddress[2]                                                                                          ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.080     ; 2.524      ;
; 27.726 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a29~portb_re_reg ; TFT_CTRL:TFT_CTRL|TFT_RGB[13]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.195     ; 2.381      ;
; 27.728 ; disp_valid                                                                                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; 0.112      ; 2.708      ;
; 27.732 ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                                         ; disp_valid                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.315       ; -0.037     ; 2.533      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Camera_PCLK'                                                                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.834 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.152      ; 1.995      ;
; -0.834 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.152      ; 1.995      ;
; -0.832 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.155      ; 1.996      ;
; -0.831 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.152      ; 1.992      ;
; -0.831 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.152      ; 1.992      ;
; -0.829 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.155      ; 1.993      ;
; -0.822 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.151      ; 1.982      ;
; -0.822 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.151      ; 1.982      ;
; -0.820 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.154      ; 1.983      ;
; -0.819 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.151      ; 1.979      ;
; -0.819 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.151      ; 1.979      ;
; -0.817 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.154      ; 1.980      ;
; -0.796 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.155      ; 1.960      ;
; -0.796 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.155      ; 1.960      ;
; -0.795 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.150      ; 1.954      ;
; -0.795 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.150      ; 1.954      ;
; -0.794 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.158      ; 1.961      ;
; -0.793 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.153      ; 1.955      ;
; -0.793 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.155      ; 1.957      ;
; -0.793 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.155      ; 1.957      ;
; -0.792 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.150      ; 1.951      ;
; -0.792 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.150      ; 1.951      ;
; -0.791 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.158      ; 1.958      ;
; -0.790 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.153      ; 1.952      ;
; -0.772 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.159      ; 1.940      ;
; -0.772 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.159      ; 1.940      ;
; -0.770 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.162      ; 1.941      ;
; -0.769 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.159      ; 1.937      ;
; -0.769 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.159      ; 1.937      ;
; -0.768 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.154      ; 1.931      ;
; -0.768 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.154      ; 1.931      ;
; -0.767 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.162      ; 1.938      ;
; -0.766 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.157      ; 1.932      ;
; -0.756 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.153      ; 1.918      ;
; -0.756 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.153      ; 1.918      ;
; -0.754 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.156      ; 1.919      ;
; -0.730 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.157      ; 1.896      ;
; -0.730 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.157      ; 1.896      ;
; -0.729 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.152      ; 1.890      ;
; -0.729 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.152      ; 1.890      ;
; -0.728 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a13~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.160      ; 1.897      ;
; -0.727 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.144      ; 1.880      ;
; -0.727 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.144      ; 1.880      ;
; -0.727 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a0~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.155      ; 1.891      ;
; -0.725 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.147      ; 1.881      ;
; -0.724 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.144      ; 1.877      ;
; -0.724 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.144      ; 1.877      ;
; -0.722 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a14~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.147      ; 1.878      ;
; -0.712 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.143      ; 1.864      ;
; -0.712 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.143      ; 1.864      ;
; -0.710 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.146      ; 1.865      ;
; -0.709 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.143      ; 1.861      ;
; -0.709 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.143      ; 1.861      ;
; -0.708 ; wraddress[14]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.154      ; 1.871      ;
; -0.708 ; wraddress[14]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.154      ; 1.871      ;
; -0.707 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a5~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.146      ; 1.862      ;
; -0.706 ; wraddress[14]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a6~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.157      ; 1.872      ;
; -0.706 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.161      ; 1.876      ;
; -0.706 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_we_reg        ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.161      ; 1.876      ;
; -0.704 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a1~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.164      ; 1.877      ;
; -0.698 ; wraddress[6]                        ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; wraddress[6]                        ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.649      ;
; -0.697 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a31~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.143      ; 1.849      ;
; -0.697 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a31~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.143      ; 1.849      ;
; -0.696 ; wraddress[14]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.153      ; 1.858      ;
; -0.696 ; wraddress[14]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.153      ; 1.858      ;
; -0.695 ; wraddress[13]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a31~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.146      ; 1.850      ;
; -0.694 ; wraddress[14]                       ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a15~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.156      ; 1.859      ;
; -0.690 ; wraddress[8]                        ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; wraddress[8]                        ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; -0.036     ; 1.641      ;
; -0.688 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a31~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.141      ; 1.838      ;
; -0.688 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a31~porta_we_reg       ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.141      ; 1.838      ;
; -0.686 ; DVP_capture:DVP_capture|r_datavalid ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a31~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.144      ; 1.839      ;
; -0.682 ; DVP_capture:DVP_capture|dump_frame  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a31~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 1.000        ; 0.141      ; 1.832      ;
+--------+-------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.950 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.039     ; 2.998      ;
; 16.951 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.039     ; 2.997      ;
; 17.038 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.039     ; 2.910      ;
; 17.094 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.039     ; 2.854      ;
; 17.115 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.039     ; 2.833      ;
; 17.116 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.039     ; 2.832      ;
; 17.117 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.039     ; 2.831      ;
; 17.123 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.040     ; 2.824      ;
; 17.124 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.040     ; 2.823      ;
; 17.197 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.752      ;
; 17.197 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.040     ; 2.750      ;
; 17.198 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.751      ;
; 17.204 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.039     ; 2.744      ;
; 17.209 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.040     ; 2.738      ;
; 17.211 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.040     ; 2.736      ;
; 17.260 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.039     ; 2.688      ;
; 17.267 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.040     ; 2.680      ;
; 17.273 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.040     ; 2.674      ;
; 17.281 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.039     ; 2.667      ;
; 17.285 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.664      ;
; 17.288 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.040     ; 2.659      ;
; 17.296 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.040     ; 2.651      ;
; 17.335 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.040     ; 2.612      ;
; 17.341 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.608      ;
; 17.352 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.040     ; 2.595      ;
; 17.359 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.040     ; 2.588      ;
; 17.362 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.587      ;
; 17.363 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.040     ; 2.584      ;
; 17.370 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.041     ; 2.576      ;
; 17.375 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.040     ; 2.572      ;
; 17.382 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.036     ; 2.569      ;
; 17.382 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.041     ; 2.564      ;
; 17.383 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.036     ; 2.568      ;
; 17.406 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.543      ;
; 17.407 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.542      ;
; 17.416 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.040     ; 2.531      ;
; 17.417 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[7]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.535      ;
; 17.417 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[4]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.535      ;
; 17.418 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[2]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.534      ;
; 17.431 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[5]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.521      ;
; 17.432 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[3]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.520      ;
; 17.432 ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; camera_init:camera_init|cnt[6]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.520      ;
; 17.433 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.040     ; 2.514      ;
; 17.439 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.040     ; 2.508      ;
; 17.442 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.507      ;
; 17.443 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.506      ;
; 17.444 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.039     ; 2.504      ;
; 17.446 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.041     ; 2.500      ;
; 17.456 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.039     ; 2.492      ;
; 17.462 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.040     ; 2.485      ;
; 17.469 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.041     ; 2.477      ;
; 17.470 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.036     ; 2.481      ;
; 17.490 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; clk          ; clk         ; 20.000       ; -0.040     ; 2.457      ;
; 17.493 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[7]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.459      ;
; 17.493 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[4]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.459      ;
; 17.494 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.455      ;
; 17.494 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[2]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.458      ;
; 17.501 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.040     ; 2.446      ;
; 17.507 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[5]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.445      ;
; 17.508 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.041     ; 2.438      ;
; 17.508 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[3]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.444      ;
; 17.508 ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; camera_init:camera_init|cnt[6]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.444      ;
; 17.518 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.040     ; 2.429      ;
; 17.520 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; clk          ; clk         ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.039     ; 2.428      ;
; 17.521 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; clk          ; clk         ; 20.000       ; -0.036     ; 2.430      ;
; 17.525 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.041     ; 2.421      ;
; 17.525 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.040     ; 2.422      ;
; 17.526 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.036     ; 2.425      ;
; 17.530 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.419      ;
; 17.532 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.041     ; 2.414      ;
; 17.543 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.039     ; 2.405      ;
; 17.547 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; clk          ; clk         ; 20.000       ; -0.036     ; 2.404      ;
; 17.550 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.399      ;
; 17.562 ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; camera_init:camera_init|cnt[7]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.390      ;
; 17.562 ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; camera_init:camera_init|cnt[4]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.390      ;
; 17.563 ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; camera_init:camera_init|cnt[2]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.389      ;
; 17.571 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.378      ;
; 17.574 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[7]                                  ; clk          ; clk         ; 20.000       ; -0.222     ; 2.191      ;
; 17.576 ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; camera_init:camera_init|cnt[5]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.376      ;
; 17.577 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[2]                                  ; clk          ; clk         ; 20.000       ; -0.222     ; 2.188      ;
; 17.577 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[7]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.375      ;
; 17.577 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.375      ;
; 17.577 ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; camera_init:camera_init|cnt[3]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.375      ;
; 17.577 ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; camera_init:camera_init|cnt[6]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.375      ;
; 17.578 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.374      ;
; 17.579 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; clk          ; clk         ; 20.000       ; -0.040     ; 2.368      ;
; 17.580 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; clk          ; clk         ; 20.000       ; -0.040     ; 2.367      ;
; 17.582 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.039     ; 2.366      ;
; 17.582 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 20.000       ; -0.040     ; 2.365      ;
; 17.585 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[7]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.367      ;
; 17.585 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.367      ;
; 17.586 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; clk          ; clk         ; 20.000       ; -0.038     ; 2.363      ;
; 17.586 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.366      ;
; 17.589 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; clk          ; clk         ; 20.000       ; -0.041     ; 2.357      ;
; 17.591 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[5]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.361      ;
; 17.592 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.360      ;
; 17.592 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[6]                                                              ; clk          ; clk         ; 20.000       ; -0.035     ; 2.360      ;
; 17.596 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[0]                                  ; clk          ; clk         ; 20.000       ; -0.222     ; 2.169      ;
; 17.599 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 20.000       ; -0.039     ; 2.349      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Camera_PCLK'                                                                                                                                                                                            ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|frame_cnt[2]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|frame_cnt[3]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|frame_cnt[1]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DVP_capture:DVP_capture|imagestate      ; DVP_capture:DVP_capture|imagestate                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; DVP_capture:DVP_capture|r_datapixel[7]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.242      ; 0.536      ;
; 0.192 ; DVP_capture:DVP_capture|r_datapixel[6]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.242      ; 0.538      ;
; 0.194 ; DVP_capture:DVP_capture|pixel_cnt[0]    ; DVP_capture:DVP_capture|pixel_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DVP_capture:DVP_capture|frame_cnt[0]    ; DVP_capture:DVP_capture|frame_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; DVP_capture:DVP_capture|frame_cnt[0]    ; DVP_capture:DVP_capture|frame_cnt[2]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; DVP_capture:DVP_capture|frame_cnt[0]    ; DVP_capture:DVP_capture|frame_cnt[1]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; DVP_capture:DVP_capture|frame_cnt[0]    ; DVP_capture:DVP_capture|frame_cnt[3]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.326      ;
; 0.216 ; DVP_capture:DVP_capture|r_datapixel[4]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a36~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.234      ; 0.554      ;
; 0.216 ; wraddress[0]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.557      ;
; 0.229 ; wraddress[4]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.570      ;
; 0.237 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.578      ;
; 0.242 ; wraddress[2]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.232      ; 0.578      ;
; 0.264 ; wraddress[7]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.605      ;
; 0.268 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.609      ;
; 0.272 ; wraddress[2]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.613      ;
; 0.273 ; wraddress[3]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.614      ;
; 0.274 ; wraddress[6]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.615      ;
; 0.275 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|dump_frame                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.395      ;
; 0.281 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|frame_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.623      ;
; 0.289 ; wraddress[5]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.630      ;
; 0.305 ; wraddress[5]                            ; wraddress[5]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.425      ;
; 0.308 ; wraddress[12]                           ; wraddress[12]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; wraddress[10]                           ; wraddress[10]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|frame_cnt[3]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|frame_cnt[3]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; wraddress[13]                           ; wraddress[13]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; wraddress[14]                           ; wraddress[14]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|frame_cnt[2]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; wraddress[3]                            ; wraddress[3]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; wraddress[11]                           ; wraddress[11]                                                                                               ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; wraddress[1]                            ; wraddress[1]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|frame_cnt[1]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|dump_frame                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; wraddress[2]                            ; wraddress[2]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; wraddress[7]                            ; wraddress[7]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; wraddress[6]                            ; wraddress[6]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; wraddress[9]                            ; wraddress[9]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; wraddress[4]                            ; wraddress[4]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; wraddress[8]                            ; wraddress[8]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.439      ;
; 0.324 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|frame_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.444      ;
; 0.325 ; DVP_capture:DVP_capture|frame_cnt[3]    ; DVP_capture:DVP_capture|frame_cnt[2]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|frame_cnt[0]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.445      ;
; 0.327 ; DVP_capture:DVP_capture|r_datapixel[15] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.242      ; 0.673      ;
; 0.328 ; wraddress[0]                            ; wraddress[0]                                                                                                ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.448      ;
; 0.330 ; DVP_capture:DVP_capture|r_datapixel[1]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.246      ; 0.680      ;
; 0.331 ; DVP_capture:DVP_capture|frame_cnt[1]    ; DVP_capture:DVP_capture|dump_frame                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; DVP_capture:DVP_capture|r_data[0]       ; DVP_capture:DVP_capture|r_datapixel[8]                                                                      ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.023      ; 0.439      ;
; 0.332 ; DVP_capture:DVP_capture|r_data[0]       ; DVP_capture:DVP_capture|r_datapixel[0]                                                                      ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.023      ; 0.439      ;
; 0.338 ; DVP_capture:DVP_capture|r_datapixel[0]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.246      ; 0.688      ;
; 0.339 ; DVP_capture:DVP_capture|r_datapixel[2]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.246      ; 0.689      ;
; 0.347 ; DVP_capture:DVP_capture|r_datapixel[5]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a36~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.234      ; 0.685      ;
; 0.351 ; DVP_capture:DVP_capture|r_datapixel[2]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a2~porta_datain_reg0   ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.240      ; 0.695      ;
; 0.352 ; DVP_capture:DVP_capture|r_datapixel[15] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a31~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.232      ; 0.688      ;
; 0.359 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.699      ;
; 0.360 ; DVP_capture:DVP_capture|r_datapixel[7]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a23~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.233      ; 0.697      ;
; 0.360 ; wraddress[12]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.235      ; 0.699      ;
; 0.362 ; DVP_capture:DVP_capture|r_vsync         ; DVP_capture:DVP_capture|imagestate                                                                          ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.482      ;
; 0.365 ; wraddress[12]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.705      ;
; 0.368 ; DVP_capture:DVP_capture|r_datapixel[2]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a18~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.239      ; 0.711      ;
; 0.372 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.712      ;
; 0.372 ; wraddress[0]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.712      ;
; 0.372 ; wraddress[12]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a17~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.240      ; 0.716      ;
; 0.373 ; DVP_capture:DVP_capture|r_datapixel[12] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a28~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.241      ; 0.718      ;
; 0.373 ; wraddress[0]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.235      ; 0.712      ;
; 0.375 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.241      ; 0.720      ;
; 0.375 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.716      ;
; 0.376 ; DVP_capture:DVP_capture|r_datapixel[11] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.241      ; 0.721      ;
; 0.379 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.235      ; 0.718      ;
; 0.380 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a38~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.241      ; 0.725      ;
; 0.381 ; DVP_capture:DVP_capture|r_datapixel[14] ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a30~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.232      ; 0.717      ;
; 0.382 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.723      ;
; 0.385 ; wraddress[3]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.241      ; 0.730      ;
; 0.385 ; wraddress[8]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.725      ;
; 0.385 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.235      ; 0.724      ;
; 0.386 ; wraddress[8]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.726      ;
; 0.392 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a26~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.228      ; 0.724      ;
; 0.392 ; wraddress[3]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.733      ;
; 0.394 ; wraddress[0]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.734      ;
; 0.394 ; wraddress[8]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.734      ;
; 0.395 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a24~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.735      ;
; 0.398 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.739      ;
; 0.399 ; wraddress[3]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.232      ; 0.735      ;
; 0.404 ; wraddress[11]                           ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a17~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.240      ; 0.748      ;
; 0.405 ; DVP_capture:DVP_capture|frame_cnt[2]    ; DVP_capture:DVP_capture|frame_cnt[1]                                                                        ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.036      ; 0.525      ;
; 0.406 ; wraddress[4]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.746      ;
; 0.407 ; wraddress[8]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a16~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.235      ; 0.746      ;
; 0.411 ; DVP_capture:DVP_capture|r_datapixel[3]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.246      ; 0.761      ;
; 0.411 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a36~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.233      ; 0.748      ;
; 0.412 ; DVP_capture:DVP_capture|r_datapixel[8]  ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_datain_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.245      ; 0.761      ;
; 0.412 ; wraddress[6]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.752      ;
; 0.415 ; wraddress[9]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.232      ; 0.751      ;
; 0.417 ; wraddress[1]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~porta_address_reg0  ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.233      ; 0.754      ;
; 0.418 ; wraddress[7]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a40~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.758      ;
; 0.420 ; wraddress[5]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a32~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.237      ; 0.761      ;
; 0.425 ; wraddress[7]                            ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a25~porta_address_reg0 ; Camera_PCLK  ; Camera_PCLK ; 0.000        ; 0.236      ; 0.765      ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|cnt[2]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|cnt[3]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|cnt[5]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|cnt[6]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|cnt[7]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|cnt[4]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; camera_init:camera_init|i2c_control:i2c_control|ack                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|wrreg_req                                                           ; camera_init:camera_init|wrreg_req                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|state.10                                                            ; camera_init:camera_init|state.10                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.00                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o                                                                   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK                                                         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.197 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|wrreg_req                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|state.10                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
; 0.251 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.582      ;
; 0.261 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.592      ;
; 0.261 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.592      ;
; 0.267 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.598      ;
; 0.270 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.601      ;
; 0.273 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.393      ;
; 0.276 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.607      ;
; 0.283 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.403      ;
; 0.297 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; camera_init:camera_init|delay_cnt[17]                                                       ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; camera_init:camera_init|delay_cnt[18]                                                       ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; camera_init:camera_init|delay_cnt[19]                                                       ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; camera_init:camera_init|delay_cnt[16]                                                       ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; camera_init:camera_init|delay_cnt[5]                                                        ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.422      ;
; 0.304 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; camera_init:camera_init|delay_cnt[4]                                                        ; camera_init:camera_init|delay_cnt[4]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; camera_init:camera_init|delay_cnt[10]                                                       ; camera_init:camera_init|delay_cnt[10]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; camera_init:camera_init|delay_cnt[15]                                                       ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; camera_init:camera_init|delay_cnt[2]                                                        ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; camera_init:camera_init|delay_cnt[1]                                                        ; camera_init:camera_init|delay_cnt[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; camera_init:camera_init|delay_cnt[11]                                                       ; camera_init:camera_init|delay_cnt[11]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; camera_init:camera_init|delay_cnt[13]                                                       ; camera_init:camera_init|delay_cnt[13]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; camera_init:camera_init|delay_cnt[3]                                                        ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; camera_init:camera_init|delay_cnt[9]                                                        ; camera_init:camera_init|delay_cnt[9]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; camera_init:camera_init|delay_cnt[12]                                                       ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; camera_init:camera_init|delay_cnt[20]                                                       ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; camera_init:camera_init|delay_cnt[7]                                                        ; camera_init:camera_init|delay_cnt[7]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.429      ;
; 0.311 ; camera_init:camera_init|delay_cnt[8]                                                        ; camera_init:camera_init|delay_cnt[8]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; camera_init:camera_init|delay_cnt[6]                                                        ; camera_init:camera_init|delay_cnt[6]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; camera_init:camera_init|delay_cnt[14]                                                       ; camera_init:camera_init|delay_cnt[14]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.433      ;
; 0.316 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|Go                                                                                                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.439      ;
; 0.322 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.441      ;
; 0.322 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.442      ;
; 0.324 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.444      ;
; 0.325 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.445      ;
; 0.327 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.447      ;
; 0.327 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.447      ;
; 0.333 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|wrreg_req                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.453      ;
; 0.337 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.457      ;
; 0.341 ; camera_init:camera_init|i2c_control:i2c_control|Go                                          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.461      ;
; 0.345 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.01                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.465      ;
; 0.350 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|Go                                                                                                  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.472      ;
; 0.360 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.480      ;
; 0.365 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.484      ;
; 0.367 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.487      ;
; 0.376 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.497      ;
; 0.383 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.503      ;
; 0.389 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt                                                              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.508      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.187 ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.210 ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|TFT_VS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|TFT_HS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.272 ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                               ; TFT_CTRL:TFT_CTRL|TFT_HS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.276 ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                               ; TFT_CTRL:TFT_CTRL|TFT_VS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.297 ; rdaddress[5]                                                                                ; rdaddress[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; rdaddress[3]                                                                                ; rdaddress[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; rdaddress[6]                                                                                ; rdaddress[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; rdaddress[2]                                                                                ; rdaddress[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; rdaddress[4]                                                                                ; rdaddress[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; rdaddress[8]                                                                                ; rdaddress[8]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; rdaddress[10]                                                                               ; rdaddress[10]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.428      ;
; 0.305 ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; rdaddress[11]                                                                               ; rdaddress[11]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; rdaddress[13]                                                                               ; rdaddress[13]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; rdaddress[14]                                                                               ; rdaddress[14]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; rdaddress[12]                                                                               ; rdaddress[12]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; rdaddress[0]                                                                                ; rdaddress[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.437      ;
; 0.310 ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.606      ;
; 0.317 ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.320 ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.325 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|address_reg_b[0] ; TFT_CTRL:TFT_CTRL|TFT_RGB[7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|address_reg_b[0] ; TFT_CTRL:TFT_CTRL|TFT_RGB[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|address_reg_b[0] ; TFT_CTRL:TFT_CTRL|TFT_RGB[14]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.446      ;
; 0.351 ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|TFT_HS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.472      ;
; 0.362 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a34~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.657      ;
; 0.370 ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.491      ;
; 0.370 ; rdaddress[1]                                                                                ; rdaddress[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.498      ;
; 0.371 ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.492      ;
; 0.386 ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.506      ;
; 0.423 ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.544      ;
; 0.446 ; rdaddress[5]                                                                                ; rdaddress[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; rdaddress[3]                                                                                ; rdaddress[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.454 ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; rdaddress[13]                                                                               ; rdaddress[14]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; rdaddress[11]                                                                               ; rdaddress[12]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; rdaddress[6]                                                                                ; rdaddress[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.456 ; rdaddress[0]                                                                                ; rdaddress[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; rdaddress[9]                                                                                ; rdaddress[9]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; rdaddress[4]                                                                                ; rdaddress[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; rdaddress[2]                                                                                ; rdaddress[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; rdaddress[8]                                                                                ; rdaddress[9]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.459 ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; rdaddress[0]                                                                                ; rdaddress[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.459 ; rdaddress[6]                                                                                ; rdaddress[8]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.460 ; rdaddress[8]                                                                                ; rdaddress[10]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; rdaddress[4]                                                                                ; rdaddress[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; rdaddress[2]                                                                                ; rdaddress[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.462 ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; rdaddress[7]                                                                                ; rdaddress[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.593      ;
; 0.466 ; rdaddress[12]                                                                               ; rdaddress[13]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; rdaddress[12]                                                                               ; rdaddress[14]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.470 ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.474 ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.477 ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                               ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.481 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a19~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.771      ;
; 0.481 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a46~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.780      ;
; 0.482 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a28~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.772      ;
; 0.485 ; TFT_CTRL:TFT_CTRL|vcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|TFT_DE                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.605      ;
; 0.487 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a44~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.778      ;
; 0.491 ; rdaddress[9]                                                                                ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.006     ; 0.589      ;
; 0.493 ; TFT_CTRL:TFT_CTRL|hcount_r[10]                                                              ; TFT_CTRL:TFT_CTRL|TFT_DE                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.613      ;
; 0.494 ; rdaddress[12]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a30~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.783      ;
; 0.494 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a36~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.785      ;
; 0.494 ; rdaddress[7]                                                                                ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a42~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.006     ; 0.592      ;
; 0.495 ; rdaddress[11]                                                                               ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ram_block1a7~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.786      ;
; 0.497 ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                               ; TFT_CTRL:TFT_CTRL|TFT_VS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.617      ;
; 0.500 ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                               ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.621      ;
; 0.506 ; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|address_reg_b[0] ; TFT_CTRL:TFT_CTRL|TFT_RGB[6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.623      ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Camera_PCLK'                                                                                                               ;
+--------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.058 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datavalid     ; clk          ; Camera_PCLK ; 1.000        ; -0.024     ; 1.001      ;
; -0.058 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|dump_frame      ; clk          ; Camera_PCLK ; 1.000        ; -0.024     ; 1.001      ;
; -0.058 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[2]    ; clk          ; Camera_PCLK ; 1.000        ; -0.024     ; 1.001      ;
; -0.058 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[0]    ; clk          ; Camera_PCLK ; 1.000        ; -0.024     ; 1.001      ;
; -0.058 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[3]    ; clk          ; Camera_PCLK ; 1.000        ; -0.024     ; 1.001      ;
; -0.058 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[1]    ; clk          ; Camera_PCLK ; 1.000        ; -0.024     ; 1.001      ;
; -0.058 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|imagestate      ; clk          ; Camera_PCLK ; 1.000        ; -0.024     ; 1.001      ;
; -0.008 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|pixel_cnt[0]    ; clk          ; Camera_PCLK ; 1.000        ; -0.024     ; 0.951      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[14] ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[15] ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[12] ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[13] ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[10] ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[11] ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[8]  ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[9]  ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[6]  ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[7]  ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[4]  ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[5]  ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[2]  ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[3]  ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[0]  ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
; 0.112  ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[1]  ; clk          ; Camera_PCLK ; 1.000        ; -0.029     ; 0.826      ;
+--------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Camera_PCLK'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[14] ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[15] ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[12] ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[13] ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[10] ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[11] ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[8]  ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[9]  ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[6]  ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[7]  ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[4]  ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[5]  ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[2]  ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[3]  ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[0]  ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.523 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datapixel[1]  ; clk          ; Camera_PCLK ; 0.000        ; 0.059      ; 0.706      ;
; 0.632 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|pixel_cnt[0]    ; clk          ; Camera_PCLK ; 0.000        ; 0.064      ; 0.820      ;
; 0.673 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|r_datavalid     ; clk          ; Camera_PCLK ; 0.000        ; 0.064      ; 0.861      ;
; 0.673 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|dump_frame      ; clk          ; Camera_PCLK ; 0.000        ; 0.064      ; 0.861      ;
; 0.673 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[2]    ; clk          ; Camera_PCLK ; 0.000        ; 0.064      ; 0.861      ;
; 0.673 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[0]    ; clk          ; Camera_PCLK ; 0.000        ; 0.064      ; 0.861      ;
; 0.673 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[3]    ; clk          ; Camera_PCLK ; 0.000        ; 0.064      ; 0.861      ;
; 0.673 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|frame_cnt[1]    ; clk          ; Camera_PCLK ; 0.000        ; 0.064      ; 0.861      ;
; 0.673 ; camera_init:camera_init|Init_Done ; DVP_capture:DVP_capture|imagestate      ; clk          ; Camera_PCLK ; 0.000        ; 0.064      ; 0.861      ;
+-------+-----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+--------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -5.067   ; 0.187 ; -1.302   ; 0.523   ; -3.201              ;
;  Camera_PCLK                                     ; -3.008   ; 0.187 ; -1.302   ; 0.523   ; -3.201              ;
;  clk                                             ; 12.882   ; 0.187 ; N/A      ; N/A     ; 9.200               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -5.067   ; 0.187 ; N/A      ; N/A     ; 14.834              ;
; Design-wide TNS                                  ; -444.701 ; 0.0   ; -25.202  ; 0.0     ; -459.983            ;
;  Camera_PCLK                                     ; -374.372 ; 0.000 ; -25.202  ; 0.000   ; -459.983            ;
;  clk                                             ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -70.329  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Camera_XCLK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Camera_Rst_n  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Camera_PWDN   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Camera_sclk   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_DE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Camera_sdat   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Camera_sdat             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Camera_PCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Camera_Vsync            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Camera_Href             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Camera_Data[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Camera_Data[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Camera_Data[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Camera_Data[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Camera_Data[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Camera_Data[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Camera_Data[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Camera_Data[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Camera_XCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Camera_Rst_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Camera_PWDN   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Camera_sclk   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TFT_RGB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_DE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Camera_sdat   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Camera_XCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Camera_Rst_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Camera_PWDN   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Camera_sclk   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_DE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; Camera_sdat   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Camera_XCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Camera_Rst_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Camera_PWDN   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Camera_sclk   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TFT_RGB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; TFT_RGB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_DE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; Camera_sdat   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; Camera_PCLK                                     ; Camera_PCLK                                     ; 1666     ; 0        ; 0        ; 0        ;
; clk                                             ; clk                                             ; 2618     ; 0        ; 0        ; 0        ;
; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1802     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; Camera_PCLK                                     ; Camera_PCLK                                     ; 1666     ; 0        ; 0        ; 0        ;
; clk                                             ; clk                                             ; 2618     ; 0        ; 0        ; 0        ;
; Camera_PCLK                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1802     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------+
; Recovery Transfers                                                   ;
+------------+-------------+----------+----------+----------+----------+
; From Clock ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------+----------+----------+----------+----------+
; clk        ; Camera_PCLK ; 24       ; 0        ; 0        ; 0        ;
+------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------+
; Removal Transfers                                                    ;
+------------+-------------+----------+----------+----------+----------+
; From Clock ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------+----------+----------+----------+----------+
; clk        ; Camera_PCLK ; 24       ; 0        ; 0        ; 0        ;
+------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 165   ; 165  ;
; Unconstrained Output Ports      ; 24    ; 24   ;
; Unconstrained Output Port Paths ; 45    ; 45   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Camera_PCLK                                     ; Camera_PCLK                                     ; Base      ; Constrained ;
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; Camera_Data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_sdat    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; Camera_Rst_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_XCLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_sclk  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_sdat  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_DE       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_HS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_VS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; Camera_Data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_Vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_sdat    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; Camera_Rst_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_XCLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_sclk  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Camera_sdat  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_DE       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_HS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_VS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Tue Dec 05 20:51:17 2023
Info: Command: quartus_sta OV5640 -c OV5640
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'OV5640.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 144 -multiply_by 95 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 198 -multiply_by 95 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Camera_PCLK Camera_PCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.067
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.067             -70.329 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.008            -374.372 Camera_PCLK 
    Info (332119):    12.882               0.000 clk 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 Camera_PCLK 
    Info (332119):     0.453               0.000 clk 
    Info (332119):     0.453               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.302             -25.202 Camera_PCLK 
Info (332146): Worst-case removal slack is 1.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.346               0.000 Camera_PCLK 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -459.983 Camera_PCLK 
    Info (332119):     9.601               0.000 clk 
    Info (332119):    14.865               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.561             -63.080 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.723            -338.779 Camera_PCLK 
    Info (332119):    13.302               0.000 clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 Camera_PCLK 
    Info (332119):     0.401               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 clk 
Info (332146): Worst-case recovery slack is -1.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.147             -21.698 Camera_PCLK 
Info (332146): Worst-case removal slack is 1.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.209               0.000 Camera_PCLK 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -459.983 Camera_PCLK 
    Info (332119):     9.598               0.000 clk 
    Info (332119):    14.834               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.414             -33.933 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.834             -81.616 Camera_PCLK 
    Info (332119):    16.950               0.000 clk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 Camera_PCLK 
    Info (332119):     0.187               0.000 clk 
    Info (332119):     0.187               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.058              -0.414 Camera_PCLK 
Info (332146): Worst-case removal slack is 0.523
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.523               0.000 Camera_PCLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -224.906 Camera_PCLK 
    Info (332119):     9.200               0.000 clk 
    Info (332119):    14.892               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4905 megabytes
    Info: Processing ended: Tue Dec 05 20:51:19 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


