.. _ad-quadmxfe1-ebz-quick-start:

Quad-MxFE Software Quick Start Guide
======================================

This Quad-MxFE Software Quick Start Guide should be used in conjunction with the
:doc:`Quad-MxFE Quick Start Guide <quickbringup>` to begin using the system.

.. image:: quad_mxfe.png
   :align: center

Hardware
--------

- :ref:`Equipment Needed <quadmxfe-equipment-needed>`

Software
--------

- :xilinx:`Xilinx Vivado Design Suite <support/download.html>`
- `PuTTY <https://www.chiark.greenend.org.uk/~sgtatham/putty/latest.html>`__
- :doc:`IIO Oscilloscope </software/iio-oscilloscope/index>`

  - `Latest IIO Oscilloscope release <https://github.com/analogdevicesinc/iio-oscilloscope/releases>`__

- :ref:`Required System Boot Files <quadmxfe-boot-files>`

.. _quadmxfe-boot-files:

Required System Boot Files
---------------------------

Testcase DAC M8,L4 ADC M8,L4
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

- TX: JESD204B, Subclass 1, Mode 9 - M8, L4, 12 GHz 6x8 (250 MSPS)
- RX: JESD204B, Subclass 1, Mode 10 - M8, L4, 4 GHz 4x4 (250 MSPS)
- use: ``run.vcu118_quad_ad9081_204b_txmode_9_rxmode_10.tcl``

Testcase DAC M16,L4 ADC M8,L2
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

- TX: JESD204C, Subclass 1, Mode 11 - M16, L4, 12 GHz 6x8 (250 MSPS)
- RX: JESD204C, Subclass 1, Mode 4 - M8, L2, 4 GHz 4x4 (250 MSPS)
- use: ``run.vcu118_quad_ad9081_204c_txmode_11_rxmode_4.tcl``

Testcase DAC M4,L4 ADC M4,L4
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

- TX: JESD204C, Subclass 1, Mode 10 - M4, L4, 12 GHz 12x1 (1000 MSPS)
- RX: JESD204C, Subclass 1, Mode 11 - M4, L4, 4 GHz 4x1 (1000 MSPS)

Testcase DAC M4,L4,N=N'=12 ADC M4,L4,N=N'=12
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

- 2Txs / 2Rxs per MxFE
- DAC_CLK = 12 GSPS, ADC_CLK = 4 GSPS
- Tx I/Q Rate: 2 GSPS (Interpolation of 6x1)
- Rx I/Q Rate: 2 GSPS (Decimation of 2x1)
- DAC JESD204C: Mode 23, L=4, M=4, N=N'=12
- ADC JESD204C: Mode 25, L=4, M=4, N=N'=12
- Lane Rate: 24.75 Gbps

Testcase DAC M8,L4,N=N'=12 ADC M8,L4,N=N'=12
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

- 4Txs / 4Rxs per MxFE
- DAC_CLK = 12 GSPS, ADC_CLK = 4 GSPS
- Tx I/Q Rate: 1 GSPS (Interpolation of 12x1)
- Rx I/Q Rate: 1 GSPS (Decimation of 4x1)
- DAC JESD204C: Mode 24, L=4, M=8, N=N'=12
- ADC JESD204C: Mode 29, L=4, M=8, N=N'=12
- Lane Rate: 24.75 Gbps

.. _quadmxfe-downloads:

Downloads
~~~~~~~~~

- `Quad_MxFE_for_VCU118_2022-06-27.zip <https://swdownloads.analog.com/cse/mxfe/Quad_MxFE_for_VCU118_2022-06-27.zip>`__

.. collapsible:: Older releases

   - `Quad_MxFE_for_VCU118_2021-08-10.zip <https://swdownloads.analog.com/cse/mxfe/Quad_MxFE_for_VCU118_2021-08-10.zip>`__
   - `Quad_MxFE_for_VCU118_2021-04-28.zip <https://swdownloads.analog.com/cse/mxfe/Quad_MxFE_for_VCU118_2021-04-28.zip>`__
   - `Quad_MxFE_for_VCU118_2021-03-05.zip <https://swdownloads.analog.com/cse/mxfe/Quad_MxFE_for_VCU118_2021-03-05.zip>`__

The download contains the following files:

- **system_top_[MODE][HW_REV].bit** --- FPGA bitstream
- **simpleImage.vcu118_quad_ad9081_[MODE][HW_REV].strip** --- Single blob:
  Linux kernel + devicetree + userspace filesystem
- **run.vcu118_quad_ad9081_[MODE][HW_REV].tcl** --- helper script to load and
  start the above

For Rev. A/B use the files without suffix. For Rev. C use files suffixed with
``_revc``.

Example Device Trees
--------------------

ADQUADMXFE1EBZ Rev. A/Rev. B on VCU118
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. list-table::
   :header-rows: 1

   * - Function
     - File
   * - dtsi
     - :git-linux:`vcu118_quad_ad9081.dtsi <arch/microblaze/boot/dts/vcu118_quad_ad9081.dtsi>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204b_txmode_9_rxmode_10.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204b_txmode_9_rxmode_10.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_10_rxmode_11.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_10_rxmode_11.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_11_rxmode_4.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_11_rxmode_4.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_11_rxmode_4_direct_6g.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_11_rxmode_4_direct_6g.dts>`

ADQUADMXFE1EBZ Rev. C on VCU118
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. list-table::
   :header-rows: 1

   * - Function
     - File
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204b_txmode_9_rxmode_10_revc.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204b_txmode_9_rxmode_10_revc.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_10_rxmode_11_revc.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_10_rxmode_11_revc.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_11_rxmode_4_revc.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_11_rxmode_4_revc.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_23_rxmode_25_revc.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_23_rxmode_25_revc.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_29_rxmode_24_revc.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_29_rxmode_24_revc.dts>`

ADQUADMXFE1EBZ Rev. C using On-Chip PLL on VCU118
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. list-table::
   :header-rows: 1

   * - Function
     - File
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204b_txmode_9_rxmode_10_onchip_pll_revc.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204b_txmode_9_rxmode_10_onchip_pll_revc.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_10_rxmode_11_onchip_pll_revc.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_10_rxmode_11_onchip_pll_revc.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_11_rxmode_4_onchip_pll_revc.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_11_rxmode_4_onchip_pll_revc.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_23_rxmode_25_onchip_pll_revc.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_23_rxmode_25_onchip_pll_revc.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_29_rxmode_24_onchip_pll_revc.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_29_rxmode_24_onchip_pll_revc.dts>`

ADQUADMXFE2EBZ Rev. C on VCU118
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. list-table::
   :header-rows: 1

   * - Function
     - File
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204b_txmode_9_rxmode_10_revc_nz1.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204b_txmode_9_rxmode_10_revc_nz1.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_10_rxmode_11_revc_nz1.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_10_rxmode_11_revc_nz1.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_11_rxmode_4_revc_nz1.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_11_rxmode_4_revc_nz1.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_23_rxmode_25_revc_nz1.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_23_rxmode_25_revc_nz1.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_29_rxmode_24_revc_nz1.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_29_rxmode_24_revc_nz1.dts>`

ADQUADMXFE2EBZ Rev. C using On-Chip PLL on VCU118
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. list-table::
   :header-rows: 1

   * - Function
     - File
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204b_txmode_9_rxmode_10_onchip_pll_revc_nz1.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204b_txmode_9_rxmode_10_onchip_pll_revc_nz1.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_10_rxmode_11_onchip_pll_revc_nz1.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_10_rxmode_11_onchip_pll_revc_nz1.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_11_rxmode_4_onchip_pll_revc_nz1.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_11_rxmode_4_onchip_pll_revc_nz1.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_23_rxmode_25_onchip_pll_revc_nz1.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_23_rxmode_25_onchip_pll_revc_nz1.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9081_204c_txmode_29_rxmode_24_onchip_pll_revc_nz1.dts <arch/microblaze/boot/dts/vcu118_quad_ad9081_204c_txmode_29_rxmode_24_onchip_pll_revc_nz1.dts>`

ADQUADMXFE3EBZ Rev. C on VCU118
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. list-table::
   :header-rows: 1

   * - Function
     - File
   * - dts
     - :git-linux:`vcu118_quad_ad9082_204c_txmode_12_rxmode_13.dts <arch/microblaze/boot/dts/vcu118_quad_ad9082_204c_txmode_12_rxmode_13.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9082_204c_txmode_23_rxmode_25.dts <arch/microblaze/boot/dts/vcu118_quad_ad9082_204c_txmode_23_rxmode_25.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9082_204c_txmode_3_rxmode_2.dts <arch/microblaze/boot/dts/vcu118_quad_ad9082_204c_txmode_3_rxmode_2.dts>`

ADQUADMXFE3EBZ Rev. C using On-Chip PLL on VCU118
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. list-table::
   :header-rows: 1

   * - Function
     - File
   * - dts
     - :git-linux:`vcu118_quad_ad9082_204c_txmode_12_rxmode_13_onchip_pll.dts <arch/microblaze/boot/dts/vcu118_quad_ad9082_204c_txmode_12_rxmode_13_onchip_pll.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9082_204c_txmode_23_rxmode_25_onchip_pll.dts <arch/microblaze/boot/dts/vcu118_quad_ad9082_204c_txmode_23_rxmode_25_onchip_pll.dts>`
   * - dts
     - :git-linux:`vcu118_quad_ad9082_204c_txmode_3_rxmode_2_onchip_pll.dts <arch/microblaze/boot/dts/vcu118_quad_ad9082_204c_txmode_3_rxmode_2_onchip_pll.dts>`

HDL Reference Design
---------------------

- :doc:`ADQUADMXFE1EBZ HDL Reference Design <reference_hdl>`

Booting Pre-Built Binary Images
--------------------------------

Loading
~~~~~~~

In Windows, you can run the ``XSCT`` or ``XSDB`` terminal from Start Menu >
Xilinx Design Tools > Xilinx Software Command Line Tool. On Linux, open a
command terminal.

.. code-block::

   xsct% source run.vcu118_quad_ad9081_204c_txmode_11_rxmode_4_revc.tcl

Kernel Startup
~~~~~~~~~~~~~~

#. Open terminal (PuTTY, etc.)
#. Configure your serial terminal for 115200-8N1

When connecting the VCU118 USB UART to PC, it typically registers two USB
COMx/ttyUSBx ports. The first one is connected to the system controller, while
the second one is connected to the FPGA and features the serial terminal.

Login credentials:

.. list-table::
   :header-rows: 0

   * - Login
     - **root**
   * - Password
     - **analog**

Get IP Address
~~~~~~~~~~~~~~

When the system starts it tries to acquire an IP using the DHCP protocol. In
case it fails DHCP it will configure a static IP address of ``192.168.2.1``.

Check JESD204 Link Status
~~~~~~~~~~~~~~~~~~~~~~~~~

.. image:: image2019-12-4_10-32-57.png
   :align: center

Both links must be in ``DATA``.

The link status can be checked from the serial terminal:

.. code-block:: console

   # resize
   # jesd_status -s

Or via SSH:

.. code-block:: console

   $ ssh root@<target-ip>
   # resize
   # jesd_status

Software Architecture Overview
-------------------------------

.. figure:: quad_sw_bd.png
   :align: center

   Software architecture overview

All programmable devices on the Quad MxFE platform are abstracted by IIO devices.

.. list-table::
   :header-rows: 1

   * - IIO Device
     - Device Name
     - Driver Documentation
   * - iio:device0
     - hmc425a
     - HMC425A Digital Step Attenuator Linux Driver
   * - iio:device1
     - adf4371-0
     - ADF4371 IIO Wideband Synthesizer Linux Driver
   * - iio:device2
     - adf4371-1
     - ADF4371 IIO Wideband Synthesizer Linux Driver
   * - iio:device3
     - adf4371-2
     - ADF4371 IIO Wideband Synthesizer Linux Driver
   * - iio:device4
     - adf4371-3
     - ADF4371 IIO Wideband Synthesizer Linux Driver
   * - iio:device5
     - hmc7043
     - HMC7044 Clock Jitter Attenuator with JESD204B Linux Driver
   * - iio:device6
     - axi-ad9081-rx-0
     - AD9081 MxFE / AXI ADC HDL Linux Driver
   * - iio:device7
     - axi-ad9081-rx-1
     - AD9081 MxFE / AXI ADC HDL Linux Driver
   * - iio:device8
     - axi-ad9081-rx-2
     - AD9081 MxFE / AXI ADC HDL Linux Driver
   * - iio:device9
     - axi-ad9081-tx-3
     - AXI DAC HDL Linux Driver
   * - iio:device10
     - axi-ad9081-rx-3
     - AD9081 MxFE / AXI ADC HDL Linux Driver

IIO device ``axi-ad9081-rx-3`` is special compared to ``axi-ad9081-rx-[0..2]``,
since it controls the transport layer and therefore features the IIO buffer. All
16R data captures are controlled via this device, while the other similar devices
are there to control the device instance specific controls.

Also ``axi-ad9081-rx-3`` aka. ``spi0.3`` instantiates last, it therefore brings
up the JESD204 multi-link.

It is expected that JRX, JTX status information may contain error status until
the last device probes and the Link is finally enabled. Device
``axi-ad9081-tx-3`` purely controls the TX transport layer, it therefore does not
have any MxFE controls.

IIO Oscilloscope
----------------

The ADI IIO Oscilloscope is a cross platform GUI application, which demonstrates
how to interface different evaluation boards from within a Linux system. The
application supports plotting of the captured data in four different modes (time
domain, frequency domain, constellation and cross-correlation).

Documentation can be found here:

- :doc:`IIO Oscilloscope </software/iio-oscilloscope/index>`

The MxFE AD9081 plugin is included in the official OSC release:

- `Latest IIO Oscilloscope release <https://github.com/analogdevicesinc/iio-oscilloscope/releases>`__

Instructions and Overview
~~~~~~~~~~~~~~~~~~~~~~~~~

- Start OSC from your application launcher or type ``OSC``.
- Enter the target IP address under ``Remote Devices`` and press the ``Refresh``
  followed by the ``Ok`` button.

.. image:: quadmxfe/microsoftteams-image_3_.png
   :align: center

- The main capture window will appear.

.. image:: image2019-12-4_13-1-15.png
   :align: center

- Use the scroll bar in the Plot Channel box to select the channels to display.
  The first eight channels correspond to the first device, second eight to the
  second device, etc.

Device to Channel Mapping (Rev. B/C Platforms)
'''''''''''''''''''''''''''''''''''''''''''''''

.. list-table::
   :header-rows: 1

   * - IIO Device
     - SPI / MxFE
     - Channels
   * - axi-ad9081-rx-0
     - spi0.0 --- MxFE U48
     - voltage0_i (idx 0) through voltage3_q (idx 7)
   * - axi-ad9081-rx-1
     - spi0.1 --- MxFE U49
     - voltage4_i (idx 8) through voltage7_q (idx 15)
   * - axi-ad9081-rx-2
     - spi0.2 --- MxFE U61
     - voltage8_i (idx 16) through voltage11_q (idx 23)
   * - axi-ad9081-rx-3
     - spi0.3 --- MxFE U76
     - voltage12_i (idx 24) through voltage15_q (idx 31)

All channels are formatted as ``le:S16/16>>0`` (signed 16-bit little-endian).

.. note::

   In Frequency Domain view channels can be only enabled pairwise (I+Q). Not
   more than 2 frequency plots can be enabled in the same window. However
   multiple (independent) plot windows can be opened.

The Plugin Window
^^^^^^^^^^^^^^^^^

.. image:: image2019-12-4_13-14-41.png
   :align: center

OSC will instantiate multiple notebook plugin tabs on the main window. One for
each device ``AD9081-X`` with an additional Debug plugin.

``AD9081-3`` is special since it also has the controls for the TX transport layer
core (``axi-ad9081-tx-3``), and the ``HMC425`` Digital Step Attenuator.

.. image:: image2019-12-4_13-20-29.png
   :align: center

Loading Custom Waveform
^^^^^^^^^^^^^^^^^^^^^^^^

.. image:: image2019-12-4_13-24-46.png
   :align: center

Set DDS mode to ``DAC Buffer Output``, select a file, hit ``Load`` button.
Optionally set a scale, and select the channels.

.. note::

   Due to DDR3 memory bandwidth limitations only 2 or 4 channels can be enabled
   simultaneously.

The Debug Plugin
^^^^^^^^^^^^^^^^^

.. image:: image2019-12-4_13-29-56.png
   :align: center

Under ``Device Selection``, select the IIO device to debug/control. In the
``Register`` section select source ``SPI``, check ``Detailed Register Map`` and
``AutoRead`` to enable a complete AD9081 register view with description bitfields
and dropdown options.

IIO devices ``axi-ad9081-tx-3`` and ``axi-ad9081-rx-3`` can also access the
AXI_CORE register space of the transport layer core.

Useful IIO Commands
~~~~~~~~~~~~~~~~~~~

The ``iio_attr`` and ``iio_info`` commands can be used locally on the target or
remotely from a host PC. When using the remote backend, install
`libiio <https://github.com/analogdevicesinc/libiio/releases>`__ for your
platform.

IIO device names can be listed using ``iio_attr``:

.. code-block:: console

   $ iio_attr -u ip:<target-ip> -i

**Example**: Change main NCO frequency on a channel:

.. code-block:: console

   $ iio_attr -u ip:<target-ip> -i -c axi-ad9081-rx-3 voltage0_i main_nco_frequency 1200000000

MATLAB Support
--------------

MATLAB support is provided through the
`High Speed Converter Toolbox <https://github.com/analogdevicesinc/HighSpeedConverterToolbox>`__,
with unique classes for transmit and receive functionality.

To install the toolbox:

#. Download and install the
   `Communications Toolbox Support Package for Xilinx Zynq-Based Radio <https://www.mathworks.com/hardware-support/zynq-sdr.html>`__
#. Download the
   `High Speed Converter Toolbox <https://github.com/analogdevicesinc/HighSpeedConverterToolbox>`__
   installer from the GitHub releases page

More information on controlling the Quad-MxFE Platform with MATLAB can be found
at :ref:`Quad-MxFE MATLAB Control Overview <quadmxfe-matlab-control>`.
