{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574876175375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574876175376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 12:36:15 2019 " "Processing started: Wed Nov 27 12:36:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574876175376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876175376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876175376 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1574876175422 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1574876175422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574876175518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574876175518 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cic.qsys " "Elaborating Platform Designer system entity \"cic.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876180043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.27.12:36:21 Progress: Loading isc_micarray/cic.qsys " "2019.11.27.12:36:21 Progress: Loading isc_micarray/cic.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876181704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.27.12:36:21 Progress: Reading input file " "2019.11.27.12:36:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876181870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.27.12:36:21 Progress: Adding cic_ii_0 \[altera_cic_ii 19.1\] " "2019.11.27.12:36:21 Progress: Adding cic_ii_0 \[altera_cic_ii 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876181910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.27.12:36:22 Progress: Parameterizing module cic_ii_0 " "2019.11.27.12:36:22 Progress: Parameterizing module cic_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876182016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.27.12:36:22 Progress: Building connections " "2019.11.27.12:36:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876182020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.27.12:36:22 Progress: Parameterizing connections " "2019.11.27.12:36:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876182020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.27.12:36:22 Progress: Validating " "2019.11.27.12:36:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876182032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.27.12:36:22 Progress: Done reading input file " "2019.11.27.12:36:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876182456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic: Generating cic \"cic\" for QUARTUS_SYNTH " "Cic: Generating cic \"cic\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic_ii_0: \"cic\" instantiated altera_cic_ii \"cic_ii_0\" " "Cic_ii_0: \"cic\" instantiated altera_cic_ii \"cic_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic: Done \"cic\" with 2 modules, 30 files " "Cic: Done \"cic\" with 2 modules, 30 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183143 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cic.qsys " "Finished elaborating Platform Designer system entity \"cic.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876183803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrator " "Found entity 1: integrator" {  } { { "cic_core/integrator.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/integrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/downsampler.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/downsampler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 downsampler " "Found entity 1: downsampler" {  } { { "cic_core/downsampler.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/downsampler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/comb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/comb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comb " "Found entity 1: comb" {  } { { "cic_core/comb.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/comb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/cic_package.sv 1 0 " "Found 1 design units, including 0 entities, in source file cic_core/cic_package.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_package (SystemVerilog) " "Found design unit 1: cic_package (SystemVerilog)" {  } { { "cic_core/cic_package.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_package.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/cic_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/cic_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_i " "Found entity 1: cic_i" {  } { { "cic_core/cic_i.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_i.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/cic_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/cic_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_d " "Found entity 1: cic_d" {  } { { "cic_core/cic_d.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file beamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 beamformer " "Found entity 1: beamformer" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183816 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pdm_to_pcm.v(142) " "Verilog HDL Module Instantiation warning at pdm_to_pcm.v(142): ignored dangling comma in List of Port Connections" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1574876183817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdm_to_pcm.v 1 1 " "Found 1 design units, including 1 entities, in source file pdm_to_pcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pdm_to_pcm " "Found entity 1: pdm_to_pcm" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum.v 1 1 " "Found 1 design units, including 1 entities, in source file accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "accum.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayline.v 1 1 " "Found 1 design units, including 1 entities, in source file delayline.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayline " "Found entity 1: delayline" {  } { { "delayline.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delayline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micloc.v 1 1 " "Found 1 design units, including 1 entities, in source file micloc.v" { { "Info" "ISGN_ENTITY_NAME" "1 micloc " "Found entity 1: micloc" {  } { { "micloc.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876183923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876183923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876184027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876184027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "db/ip/cic/submodules/alt_cic_dec_siso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876184129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876184129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "db/ip/cic/submodules/alt_cic_int_simo.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876184225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876184225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "db/ip/cic/submodules/alt_cic_int_siso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876184318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876184318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic)" {  } { { "db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876184398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876184398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876184762 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876184762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876184762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876184846 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876184846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876184846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876184928 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876184928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876184928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185012 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185092 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_delay.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185175 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "db/ip/cic/submodules/auk_dspip_delay.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_differentiator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185259 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "db/ip/cic/submodules/auk_dspip_differentiator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "db/ip/cic/submodules/auk_dspip_fastadd.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185339 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "db/ip/cic/submodules/auk_dspip_fastadd.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185340 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_integrator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185424 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "db/ip/cic/submodules/auk_dspip_integrator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic) " "Found design unit 1: auk_dspip_lib_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_lib_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic) " "Found design unit 1: auk_dspip_math_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185426 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "db/ip/cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185427 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "db/ip/cic/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185427 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "db/ip/cic/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic) " "Found design unit 1: auk_dspip_text_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185428 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "db/ip/cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_upsample.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185507 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "db/ip/cic/submodules/auk_dspip_upsample.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "db/ip/cic/submodules/auk_dspip_variable_downsample.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_cic_ii_0 " "Found entity 1: cic_cic_ii_0" {  } { { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "db/ip/cic/submodules/counter_module.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "db/ip/cic/submodules/hyper_pipeline_interface.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876185751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876185751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "raw_idx_vert beamformer.v(76) " "Verilog HDL Implicit Net warning at beamformer.v(76): created implicit net for \"raw_idx_vert\"" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876185757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "raw_idx_hori beamformer.v(77) " "Verilog HDL Implicit Net warning at beamformer.v(77): created implicit net for \"raw_idx_hori\"" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876185758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pdm_to_pcm " "Elaborating entity \"pdm_to_pcm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574876185813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pdm_to_pcm.v(164) " "Verilog HDL assignment warning at pdm_to_pcm.v(164): truncated value with size 32 to match size of target (4)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574876185815 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pdm_to_pcm.v(190) " "Verilog HDL assignment warning at pdm_to_pcm.v(190): truncated value with size 32 to match size of target (5)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574876185815 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pdm_to_pcm.v(234) " "Verilog HDL assignment warning at pdm_to_pcm.v(234): truncated value with size 32 to match size of target (4)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574876185815 "|pdm_to_pcm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fifo2:module_gen\[0\].fifo_i " "Elaborating entity \"fifo2\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\"" {  } { { "pdm_to_pcm.v" "module_gen\[0\].fifo_i" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876185821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "dcfifo_component" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876186013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876186013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876186014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876186014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876186014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876186014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876186014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876186014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876186014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876186014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876186014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876186014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876186014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876186014 ""}  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574876186014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kvi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kvi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kvi1 " "Found entity 1: dcfifo_kvi1" {  } { { "db/dcfifo_kvi1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876186042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876186042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kvi1 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated " "Elaborating entity \"dcfifo_kvi1\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876186042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_h26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_h26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_h26 " "Found entity 1: a_graycounter_h26" {  } { { "db/a_graycounter_h26.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_h26.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876186070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876186070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_h26 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|a_graycounter_h26:rdptr_g1p " "Elaborating entity \"a_graycounter_h26\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|a_graycounter_h26:rdptr_g1p\"" {  } { { "db/dcfifo_kvi1.tdf" "rdptr_g1p" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876186070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dgb " "Found entity 1: a_graycounter_dgb" {  } { { "db/a_graycounter_dgb.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_dgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876186097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876186097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dgb fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|a_graycounter_dgb:wrptr_g1p " "Elaborating entity \"a_graycounter_dgb\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|a_graycounter_dgb:wrptr_g1p\"" {  } { { "db/dcfifo_kvi1.tdf" "wrptr_g1p" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876186098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ri51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ri51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ri51 " "Found entity 1: altsyncram_ri51" {  } { { "db/altsyncram_ri51.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ri51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876186128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876186128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ri51 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|altsyncram_ri51:fifo_ram " "Elaborating entity \"altsyncram_ri51\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|altsyncram_ri51:fifo_ram\"" {  } { { "db/dcfifo_kvi1.tdf" "fifo_ram" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876186128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_n9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_n9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_n9l " "Found entity 1: alt_synch_pipe_n9l" {  } { { "db/alt_synch_pipe_n9l.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_n9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876186131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876186131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_n9l fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_n9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_n9l\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_n9l:rs_dgwp\"" {  } { { "db/dcfifo_kvi1.tdf" "rs_dgwp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876186131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8v8 " "Found entity 1: dffpipe_8v8" {  } { { "db/dffpipe_8v8.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_8v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876186133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876186133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8v8 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_n9l:rs_dgwp\|dffpipe_8v8:dffpipe6 " "Elaborating entity \"dffpipe_8v8\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_n9l:rs_dgwp\|dffpipe_8v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_n9l.tdf" "dffpipe6" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_n9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876186134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_o9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_o9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_o9l " "Found entity 1: alt_synch_pipe_o9l" {  } { { "db/alt_synch_pipe_o9l.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_o9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876186136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876186136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_o9l fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_o9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_o9l\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_o9l:ws_dgrp\"" {  } { { "db/dcfifo_kvi1.tdf" "ws_dgrp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876186136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_9v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9v8 " "Found entity 1: dffpipe_9v8" {  } { { "db/dffpipe_9v8.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_9v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876186138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876186138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9v8 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_o9l:ws_dgrp\|dffpipe_9v8:dffpipe9 " "Elaborating entity \"dffpipe_9v8\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_o9l:ws_dgrp\|dffpipe_9v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_o9l.tdf" "dffpipe9" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_o9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876186139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_5h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876186166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876186166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_kvi1.tdf" "rdempty_eq_comp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876186166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic cic:cic_filter " "Elaborating entity \"cic\" for hierarchy \"cic:cic_filter\"" {  } { { "pdm_to_pcm.v" "cic_filter" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876187567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_cic_ii_0 cic:cic_filter\|cic_cic_ii_0:cic_ii_0 " "Elaborating entity \"cic_cic_ii_0\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\"" {  } { { "db/ip/cic/cic.v" "cic_ii_0" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876187567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "db/ip/cic/submodules/cic_cic_ii_0.sv" "core" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876187606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "db/ip/cic/submodules/alt_cic_core.sv" "input_sink" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876187760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876187908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborated megafunction instantiation \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876187908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Instantiated megafunction \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 4 " "Parameter \"almost_empty_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876187909 ""}  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574876187909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vp61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vp61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vp61 " "Found entity 1: scfifo_vp61" {  } { { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876187936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876187936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vp61 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated " "Elaborating entity \"scfifo_vp61\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876187936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gvu " "Found entity 1: a_dpfifo_gvu" {  } { { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876187939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876187939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gvu cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo " "Elaborating entity \"a_dpfifo_gvu\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\"" {  } { { "db/scfifo_vp61.tdf" "dpfifo" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876187939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_thg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_thg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_thg1 " "Found entity 1: altsyncram_thg1" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876187968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876187968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_thg1 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram " "Elaborating entity \"altsyncram_thg1\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\"" {  } { { "db/a_dpfifo_gvu.tdf" "FIFOram" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876187969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_678.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_678.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_678 " "Found entity 1: cmpr_678" {  } { { "db/cmpr_678.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_678.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876187996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876187996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_678 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cmpr_678:almost_full_comparer " "Elaborating entity \"cmpr_678\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cmpr_678:almost_full_comparer\"" {  } { { "db/a_dpfifo_gvu.tdf" "almost_full_comparer" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876187997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_678 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cmpr_678:two_comparison " "Elaborating entity \"cmpr_678\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cmpr_678:two_comparison\"" {  } { { "db/a_dpfifo_gvu.tdf" "two_comparison" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876187998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hka " "Found entity 1: cntr_hka" {  } { { "db/cntr_hka.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_hka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876188025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876188025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hka cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cntr_hka:rd_ptr_msb " "Elaborating entity \"cntr_hka\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cntr_hka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gvu.tdf" "rd_ptr_msb" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uk6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uk6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uk6 " "Found entity 1: cntr_uk6" {  } { { "db/cntr_uk6.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_uk6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876188052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876188052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uk6 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cntr_uk6:usedw_counter " "Elaborating entity \"cntr_uk6\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cntr_uk6:usedw_counter\"" {  } { { "db/a_dpfifo_gvu.tdf" "usedw_counter" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ika.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ika.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ika " "Found entity 1: cntr_ika" {  } { { "db/cntr_ika.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_ika.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876188080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876188080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ika cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cntr_ika:wr_ptr " "Elaborating entity \"cntr_ika\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cntr_ika:wr_ptr\"" {  } { { "db/a_dpfifo_gvu.tdf" "wr_ptr" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\"" {  } { { "db/ip/cic/submodules/alt_cic_core.sv" "output_source_1" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO " "Elaborated megafunction instantiation \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO " "Instantiated megafunction \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 13 " "Parameter \"almost_full_value\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 21 " "Parameter \"lpm_numwords\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876188263 ""}  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574876188263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vs61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vs61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vs61 " "Found entity 1: scfifo_vs61" {  } { { "db/scfifo_vs61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vs61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876188291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876188291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vs61 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated " "Elaborating entity \"scfifo_vs61\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s4v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s4v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s4v " "Found entity 1: a_dpfifo_s4v" {  } { { "db/a_dpfifo_s4v.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876188294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876188294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s4v cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo " "Elaborating entity \"a_dpfifo_s4v\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\"" {  } { { "db/scfifo_vs61.tdf" "dpfifo" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vs61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lg1 " "Found entity 1: altsyncram_1lg1" {  } { { "db/altsyncram_1lg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_1lg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876188325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876188325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lg1 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|altsyncram_1lg1:FIFOram " "Elaborating entity \"altsyncram_1lg1\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|altsyncram_1lg1:FIFOram\"" {  } { { "db/a_dpfifo_s4v.tdf" "FIFOram" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_878.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_878.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_878 " "Found entity 1: cmpr_878" {  } { { "db/cmpr_878.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_878.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876188353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876188353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_878 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cmpr_878:almost_full_comparer " "Elaborating entity \"cmpr_878\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cmpr_878:almost_full_comparer\"" {  } { { "db/a_dpfifo_s4v.tdf" "almost_full_comparer" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_878 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cmpr_878:two_comparison " "Elaborating entity \"cmpr_878\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cmpr_878:two_comparison\"" {  } { { "db/a_dpfifo_s4v.tdf" "two_comparison" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jka " "Found entity 1: cntr_jka" {  } { { "db/cntr_jka.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_jka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876188383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876188383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jka cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cntr_jka:rd_ptr_msb " "Elaborating entity \"cntr_jka\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cntr_jka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s4v.tdf" "rd_ptr_msb" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0l6 " "Found entity 1: cntr_0l6" {  } { { "db/cntr_0l6.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_0l6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876188410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876188410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0l6 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cntr_0l6:usedw_counter " "Elaborating entity \"cntr_0l6\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cntr_0l6:usedw_counter\"" {  } { { "db/a_dpfifo_s4v.tdf" "usedw_counter" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kka " "Found entity 1: cntr_kka" {  } { { "db/cntr_kka.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_kka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876188438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876188438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kka cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cntr_kka:wr_ptr " "Elaborating entity \"cntr_kka\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cntr_kka:wr_ptr\"" {  } { { "db/a_dpfifo_s4v.tdf" "wr_ptr" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "db/ip/cic/submodules/alt_cic_core.sv" "avalon_controller" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_dec_miso cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul " "Elaborating entity \"alt_cic_dec_miso\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\"" {  } { { "db/ip/cic/submodules/alt_cic_core.sv" "dec_mul" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188633 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "D_fs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"D_fs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574876188636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration\"" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "integrator\[0\].integrator_inner\[0\].integration" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "db/ip/cic/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample " "Elaborating entity \"auk_dspip_downsample\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\"" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "integrator\[0\].j0.vrc_en_0.first_dsample" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_fs_inst\"" {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876188947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_ch_inst\"" {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876189024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_channel_buffer cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator " "Elaborating entity \"auk_dspip_channel_buffer\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\"" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "integrator\[0\].fifo_regulator" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876189063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "buffer_FIFO" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876189207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO " "Elaborated megafunction instantiation \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876189207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO " "Instantiated megafunction \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 15 " "Parameter \"lpm_numwords\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574876189207 ""}  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574876189207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1351.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1351.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1351 " "Found entity 1: scfifo_1351" {  } { { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876189234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876189234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1351 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated " "Elaborating entity \"scfifo_1351\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876189235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_c0u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_c0u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_c0u " "Found entity 1: a_dpfifo_c0u" {  } { { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876189237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876189237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_c0u cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo " "Elaborating entity \"a_dpfifo_c0u\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\"" {  } { { "db/scfifo_1351.tdf" "dpfifo" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876189237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dlg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dlg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dlg1 " "Found entity 1: altsyncram_dlg1" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876189268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876189268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dlg1 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram " "Elaborating entity \"altsyncram_dlg1\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\"" {  } { { "db/a_dpfifo_c0u.tdf" "FIFOram" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876189268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_778.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_778.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_778 " "Found entity 1: cmpr_778" {  } { { "db/cmpr_778.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_778.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876189296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876189296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_778 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|cmpr_778:almost_full_comparer " "Elaborating entity \"cmpr_778\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|cmpr_778:almost_full_comparer\"" {  } { { "db/a_dpfifo_c0u.tdf" "almost_full_comparer" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876189296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_778 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|cmpr_778:two_comparison " "Elaborating entity \"cmpr_778\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|cmpr_778:two_comparison\"" {  } { { "db/a_dpfifo_c0u.tdf" "two_comparison" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876189298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vk6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vk6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vk6 " "Found entity 1: cntr_vk6" {  } { { "db/cntr_vk6.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_vk6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574876189326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876189326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vk6 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|cntr_vk6:usedw_counter " "Elaborating entity \"cntr_vk6\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|cntr_vk6:usedw_counter\"" {  } { { "db/a_dpfifo_c0u.tdf" "usedw_counter" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876189326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|counter_module:int_channel_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|counter_module:int_channel_cnt_inst\"" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "int_channel_cnt_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876192441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff\"" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "stage_diff\[0\].auk_dsp_diff" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876192519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "db/ip/cic/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876192558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spislv " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spislv\"" {  } { { "pdm_to_pcm.v" "spislv" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876192640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_slave.v(45) " "Verilog HDL assignment warning at spi_slave.v(45): truncated value with size 32 to match size of target (5)" {  } { { "spi_slave.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574876192641 "|pdm_to_pcm|spi_slave:spislv"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max clock_cnt_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"clock_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "clock_cnt_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 532 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192769 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max int_channel_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"int_channel_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "int_channel_cnt_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 467 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192769 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192770 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192770 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192772 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192772 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192774 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192774 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192775 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192775 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192777 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192777 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192779 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192779 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192781 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192781 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192783 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192783 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192785 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574876192785 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 328 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876192994 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 360 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876192994 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574876192994 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574876192994 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 40 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 72 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 104 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 136 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 168 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 200 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 232 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 264 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 296 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193417 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574876193417 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574876193417 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 40 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 72 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 104 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 136 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 168 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 200 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 232 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 264 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 296 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876193463 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574876193463 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574876193463 ""}
{ "Warning" "WSGN_OCP_OFF" "it has been explicitly disabled for this design " "Intel FPGA IP Evaluation Mode feature will not be used - it has been explicitly disabled for this design" {  } {  } 0 12193 "Intel FPGA IP Evaluation Mode feature will not be used - %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876193850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574876194192 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574876194855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574876196320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574876196320 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[0\] " "No output dependent on input pin \"pdm\[0\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876196462 "|pdm_to_pcm|pdm[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[1\] " "No output dependent on input pin \"pdm\[1\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876196462 "|pdm_to_pcm|pdm[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[2\] " "No output dependent on input pin \"pdm\[2\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876196462 "|pdm_to_pcm|pdm[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[3\] " "No output dependent on input pin \"pdm\[3\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876196462 "|pdm_to_pcm|pdm[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[4\] " "No output dependent on input pin \"pdm\[4\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876196462 "|pdm_to_pcm|pdm[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[5\] " "No output dependent on input pin \"pdm\[5\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876196462 "|pdm_to_pcm|pdm[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[6\] " "No output dependent on input pin \"pdm\[6\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876196462 "|pdm_to_pcm|pdm[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[7\] " "No output dependent on input pin \"pdm\[7\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876196462 "|pdm_to_pcm|pdm[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[8\] " "No output dependent on input pin \"pdm\[8\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876196462 "|pdm_to_pcm|pdm[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mosi " "No output dependent on input pin \"mosi\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574876196462 "|pdm_to_pcm|mosi"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574876196462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1693 " "Implemented 1693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574876196463 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574876196463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1483 " "Implemented 1483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574876196463 ""} { "Info" "ICUT_CUT_TM_RAMS" "194 " "Implemented 194 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574876196463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574876196463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 409 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 409 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1128 " "Peak virtual memory: 1128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574876196524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 12:36:36 2019 " "Processing ended: Wed Nov 27 12:36:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574876196524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574876196524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574876196524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574876196524 ""}
