// Seed: 3430917800
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input wor id_2,
    output wire id_3,
    input tri0 id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wand id_9,
    input tri1 id_10
);
  tri id_12;
  id_13(
      id_9 & id_12, id_10
  );
  assign id_3 = 1;
  uwire id_14;
  wire  id_15;
  assign id_14 = 1;
  assign id_12 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri id_5,
    input supply0 id_6,
    output tri0 id_7,
    output supply1 id_8,
    input logic id_9,
    input tri1 id_10,
    output wor id_11,
    input tri id_12
);
  reg id_14, id_15, id_16, id_17, id_18 = 1;
  final id_18 <= id_9;
  wire id_19, id_20, id_21, id_22, id_23, id_24;
  wire id_25, id_26, id_27;
  wire id_28, id_29;
  module_0(
      id_0, id_5, id_5, id_8, id_3, id_6, id_3, id_6, id_2, id_3, id_5
  );
endmodule
