 
****************************************
Report : qor
Design : sha256_top
Version: M-2016.12-SP2
Date   : Wed Jul  4 08:59:03 2018
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              24.00
  Critical Path Length:          3.88
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9447
  Buf/Inv Cell Count:            1757
  Buf Cell Count:                  15
  Inv Cell Count:                1742
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      7892
  Sequential Cell Count:         1555
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    19685.160240
  Noncombinational Area: 11773.079907
  Buf/Inv Area:           1926.360076
  Total Buffer Area:            30.96
  Total Inverter Area:        1895.40
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             31458.240147
  Design Area:           31458.240147


  Design Rules
  -----------------------------------
  Total Number of Nets:          9865
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: aduae260-lap

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  1.15
  Mapping Optimization:               11.32
  -----------------------------------------
  Overall Compile Time:               36.97
  Overall Compile Wall Clock Time:    15.46

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
