#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Apr 28 19:52:56 2024
# Process ID: 21588
# Current directory: E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.runs/synth_1
# Command line: vivado.exe -log FIR_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_TOP.tcl
# Log file: E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.runs/synth_1/FIR_TOP.vds
# Journal file: E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FIR_TOP.tcl -notrace
