/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 Sipeed
 */

#ifndef _DT_BINDINGS_CLK_SUN50I_R329_CCU_H_
#define _DT_BINDINGS_CLK_SUN50I_R329_CCU_H_

#define CLK_CPUX		1

#define CLK_APB1		5

#define CLK_CE			7
#define CLK_BUS_CE		8
#define CLK_AIPU		9
#define CLK_BUS_VE		10
#define CLK_BUS_DMA		11
#define CLK_BUS_MSGBOX		12
#define CLK_BUS_SPINLOCK	13
#define CLK_BUS_HSTIMER		14
#define CLK_AVS			15
#define CLK_BUS_DBG		16
#define CLK_BUS_PWM		17

#define CLK_MBUS_DMA		19
#define CLK_MBUS_CE		20
#define CLK_MBUS_NAND		21
#define CLK_MBUS_CSI		22
#define CLK_MBUS_ISP		23

#define CLK_NAND0		25
#define CLK_NAND1		26
#define CLK_BUS_NAND		27
#define CLK_MMC0		28
#define CLK_MMC1		29
#define CLK_BUS_MMC0		30
#define CLK_BUS_MMC1		31
#define CLK_BUS_UART0		32
#define CLK_BUS_UART1		33
#define CLK_BUS_UART2		34
#define CLK_BUS_UART3		35
#define CLK_BUS_I2C0		36
#define CLK_BUS_I2C1		37
#define CLK_BUS_SCR		38
#define CLK_SPI0		39
#define CLK_SPI1		40
#define CLK_BUS_SPI0		41
#define CLK_BUS_SPI1		42
#define CLK_EMAC_25M_DIV	43
#define CLK_EMAC_25M		44
#define CLK_BUS_EMAC		45
#define CLK_IR_RX		46
#define CLK_BUS_IR_RX		47
#define CLK_IR_TX		48
#define CLK_BUS_IR_TX		49
#define CLK_I2S0		50
#define CLK_I2S1		51
#define CLK_BUS_I2S0		52
#define CLK_BUS_I2S1		53
#define CLK_SPDIF		54
#define CLK_BUS_SPDIF		55
#define CLK_USB_OHCI0		56
#define CLK_USB_PHY0		57
#define CLK_USB_OHCI1		58
#define CLK_USB_PHY1		59
#define CLK_BUS_OHCI0		60
#define CLK_BUS_OHCI1		61
#define CLK_BUS_EHCI0		62
#define CLK_BUS_OTG		63
#define CLK_LEDC		64
#define CLK_BUS_LEDC		65

#endif /* _DT_BINDINGS_CLK_SUN50I_R329_CCU_H_ */
