;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @130, 9
	SUB <0, @2
	SUB <0, @2
	SPL 0, <-22
	ADD 10, 30
	JMN 270, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV @121, 103
	ADD 270, 60
	ADD 270, 60
	SPL 0, <-22
	SPL 0, <-22
	SPL 0, <-22
	ADD @30, 704
	MOV @121, 106
	SUB <0, @2
	SUB <0, @2
	JMN 10, 30
	SUB <0, @2
	ADD 270, 60
	ADD 10, 30
	SUB @0, @2
	SUB <0, @2
	SUB <0, @2
	ADD 10, 30
	DJN -1, @-20
	JMZ -200, <22
	DJN -1, @-20
	ADD @121, 106
	SUB @121, 103
	SUB @121, 106
	SUB <0, @2
	MOV -1, <-20
	JMP <-127, 106
	SUB @121, 103
	ADD #270, <1
	SLT 721, -0
	SUB 12, @10
	CMP -207, <-120
	MOV -1, <-20
	ADD 210, @34
	MOV -1, <-22
	MOV -7, <-20
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
