<!DOCTYPE html><html><head><title>narvie-processor:0.2.0</title><span style="position: fixed; top: 1em; right: 1em; color: pink">Ugly Alpha 1</span></head><body><article><title>narvie-processor:0.2.0</title><section id="total-bytes"><h3>total uncompressed bytes</h3><p>2.8 MB</p></section><section id="total-files"><h3>total files</h3><p>180</p></section><section><h3>Fix</h3><section>NewInclude {
    include: [
        &quot;simulator-src/**/*.rs&quot;,
        &quot;build.rs&quot;,
    ],
    has_build_script: true,
}</section></section><section><h3>176 wasted files</h3><p>total waste: 2.8 MB</p><ol><li>peripherals/uart-tx/images/serial-package-2.svg : 692.8 KB</li><li>peripherals/uart-tx/images/serial-package-1.svg : 675.5 KB</li><li>peripherals/uart-tx/images/uart-tx-block-diagram.svg : 71.6 KB</li><li>peripherals/uart-rx/images/uart-rx-block-diagram.svg : 64.5 KB</li><li>peripherals/uart-tx/images/txstr-sim.png : 59.7 KB</li><li>peripherals/uart-tx/images/uart-tx-block-diagram.png : 56.1 KB</li><li>peripherals/uart-rx/images/rxleds-sim.png : 49.9 KB</li><li>peripherals/uart-rx/images/uart-rx-block-diagram.png : 49.1 KB</li><li>peripherals/uart-rx/images/echo-sim.png : 47.9 KB</li><li>peripherals/uart-tx/images/txchar-sim.png : 43.7 KB</li><li>peripherals/i2c/ADC_read.ice : 35.2 KB</li><li>peripherals/uart-rx/images/uart-rx-fsm-diagram.png : 34.5 KB</li><li>peripherals/i2c/send-addr-read.ice : 32.5 KB</li><li>peripherals/uart-tx/examples/bitstreams/txstr.bin : 32.2 KB</li><li>peripherals/uart-tx/examples/bitstreams/txchar.bin : 32.2 KB</li><li>peripherals/uart-rx/examples/bitstreams/rxleds.bin : 32.2 KB</li><li>peripherals/uart-rx/examples/bitstreams/echo.bin : 32.2 KB</li><li>peripherals/i2c/send-addr-write.ice : 32.1 KB</li><li>peripherals/i2c/send-addr.ice : 32.0 KB</li><li>peripherals/i2c/srf02_read_range.ice : 31.9 KB</li><li>peripherals/i2c/srf02_read_R1.ice : 31.8 KB</li><li>peripherals/i2c/compas_read.ice : 31.2 KB</li><li>peripherals/i2c/srf02_write_flash.ice : 31.2 KB</li><li>peripherals/i2c/clear_lcd.ice : 31.1 KB</li><li>peripherals/uart-tx/images/txchar-terminal.png : 27.3 KB</li><li>peripherals/uart-tx/images/uart-tx-fsm-diagram.png : 26.4 KB</li><li>peripherals/uart-rx/images/uart-rx-fsm-diagram.svg : 26.0 KB</li><li>peripherals/uart-rx/images/echo-terminal.png : 20.4 KB</li><li>sail/simulation/a.out : 19.8 KB</li><li>peripherals/uart-tx/images/serial-package-2.png : 18.5 KB</li><li>peripherals/uart-tx/images/uart-tx-fsm-diagram.svg : 18.3 KB</li><li>peripherals/uart-tx/images/txstr-terminal.png : 18.3 KB</li><li>peripherals/LICENSE : 18.0 KB</li><li>sail/docs/iCE40UP 5k Pinout.xlsx : 16.0 KB</li><li>peripherals/uart-rx/images/uart-rx-cronogram.png : 14.0 KB</li><li>peripherals/uart-tx/images/uart-tx-ports.svg : 13.1 KB</li><li>peripherals/uart-rx/images/uart-rx-ports.svg : 13.1 KB</li><li>peripherals/uart-rx/images/uart-rx-cronogram.svg : 11.5 KB</li><li>narvie-verilog/cpu.v : 10.1 KB</li><li>sail/verilog/cpu.v : 10.0 KB</li><li>peripherals/i2c/clk_100Khz_90.ice : 9.5 KB</li><li>peripherals/i2c/clk_200Khz_90.ice : 8.6 KB</li><li>sail/verilog/data.hex : 8.3 KB</li><li>sail/simulation/data.hex : 8.3 KB</li><li>sail/simulation/cache.v : 8.2 KB</li><li>sail/simulation/data_mem.v : 8.1 KB</li><li>sail/verilog/data_mem.v : 8.1 KB</li><li>peripherals/uart-tx/images/uart-tx-cronogram.png : 8.0 KB</li><li>peripherals/uart-tx/images/uart-tx-ports.png : 7.9 KB</li><li>simulator-src/uartsim-backup.cpp : 7.4 KB</li><li>peripherals/uart-rx/images/uart-rx-ports.png : 6.9 KB</li><li>peripherals/uart-tx/images/uart-tx-cronogram.svg : 6.3 KB</li><li>peripherals/uart-tx/images/serial-package-1.png : 6.3 KB</li><li>peripherals/servos/osc/divider.vh : 6.1 KB</li><li>peripherals/servos/PP/divider.vh : 6.1 KB</li><li>peripherals/servos/test/divider.vh : 6.1 KB</li><li>peripherals/uart-tx/uart_tx.v : 4.3 KB</li><li>peripherals/uart-tx/examples/txstr/uart_tx.v : 4.3 KB</li><li>peripherals/uart-tx/examples/txchar/uart_tx.v : 4.3 KB</li><li>peripherals/uart-rx/examples/echo/uart_tx.v : 4.3 KB</li><li>simulator-src/uartsim.c : 4.1 KB</li><li>peripherals/uart-rx/uart_rx.v : 3.8 KB</li><li>peripherals/uart-rx/examples/rxleds/uart_rx.v : 3.8 KB</li><li>peripherals/uart-rx/examples/echo/uart_rx.v : 3.8 KB</li><li>sail/verilog/alu_control.v : 3.7 KB</li><li>narvie-verilog/uart_regfile.v : 2.9 KB</li><li>sail/simulation/cache_tb.v : 2.9 KB</li><li>peripherals/uart-rx/examples/rxleds/baudgen_rx.v : 2.9 KB</li><li>peripherals/uart-rx/examples/echo/baudgen_rx.v : 2.9 KB</li><li>peripherals/uart-rx/baudgen_rx.v : 2.9 KB</li><li>sail/simulation/instruction_cache.v : 2.8 KB</li><li>peripherals/uart-tx/examples/txstr/txstr.v : 2.7 KB</li><li>simulator-src/testbench.c : 2.6 KB</li><li>peripherals/uart-tx/examples/txstr/baudgen_tx.v : 2.6 KB</li><li>peripherals/uart-tx/examples/txchar/baudgen_tx.v : 2.6 KB</li><li>peripherals/uart-tx/baudgen_tx.v : 2.6 KB</li><li>peripherals/uart-rx/examples/echo/baudgen_tx.v : 2.6 KB</li><li>sail/verilog/program.hex : 2.3 KB</li><li>sail/simulation/program.hex : 2.3 KB</li><li>peripherals/uart-rx/examples/echo/echo_tb.v : 2.1 KB</li><li>peripherals/uart-rx/examples/rxleds/rxleds_tb.v : 2.0 KB</li><li>narvie-verilog/main.v : 1.9 KB</li><li>sail/simulation/adder.vcd : 1.9 KB</li><li>sail/simulation/alu_sim.v : 1.7 KB</li><li>narvie-verilog/data_memory_iCE40UP5K.v : 1.6 KB</li><li>sail/simulation/data_memory.v : 1.6 KB</li><li>peripherals/servos/osc/genrom.v : 1.5 KB</li><li>peripherals/servos/PP/genrom.v : 1.5 KB</li><li>peripherals/uart-rx/examples/rxleds/rxleds.v : 1.5 KB</li><li>peripherals/uart-rx/examples/echo/echo.v : 1.5 KB</li><li>peripherals/servos/PP/osc.v : 1.4 KB</li><li>sail/verilog/alu.v : 1.4 KB</li><li>sail/simulation/instruction_cache_tb.v : 1.4 KB</li><li>peripherals/servos/test/dividerp1.v : 1.4 KB</li><li>peripherals/servos/osc/dividerp1.v : 1.4 KB</li><li>peripherals/servos/PP/dividerp1.v : 1.4 KB</li><li>sail/verilog/forwarding_unit.v : 1.3 KB</li><li>peripherals/uart-tx/examples/txstr/txstr_tb.v : 1.3 KB</li><li>peripherals/uart-tx/examples/txchar/txchar_tb.v : 1.3 KB</li><li>peripherals/uart-tx/examples/txchar/txchar.v : 1.3 KB</li><li>simulator-src/uartsim.h : 1.3 KB</li><li>sail/verilog/branch_predictor.v : 1.2 KB</li><li>sail/verilog/control_unit.v : 1.1 KB</li><li>sail/verilog/register_file.v : 1.1 KB</li><li>peripherals/uart-tx/examples/txstr/baudgen.vh : 1.1 KB</li><li>peripherals/uart-tx/examples/txchar/baudgen.vh : 1.1 KB</li><li>peripherals/uart-tx/baudgen.vh : 1.1 KB</li><li>peripherals/uart-rx/examples/rxleds/baudgen.vh : 1.1 KB</li><li>peripherals/uart-rx/examples/echo/baudgen.vh : 1.1 KB</li><li>peripherals/uart-rx/baudgen.vh : 1.1 KB</li><li>peripherals/uart-tx/baudgen.py : 1.1 KB</li><li>narvie-verilog/rx_instruction.v : 1.1 KB</li><li>sail/verilog/pipeline_registers.v : 1.0 KB</li><li>peripherals/servos/osc/osc.v : 1.0 KB</li><li>module-list.sh : 973 B</li><li>peripherals/uart-rx/examples/echo/echo_tb.gtkw : 929 B</li><li>peripherals/servos/test/test_tb.v : 903 B</li><li>peripherals/servos/PP/osc_tb.v : 899 B</li><li>peripherals/servos/osc/osc_tb.v : 892 B</li><li>sail/docs/MDP pinout : 891 B</li><li>sail/verilog/CSR_iCE40UP5K.v : 849 B</li><li>peripherals/uart-tx/examples/txstr/txstr_tb.gtkw : 840 B</li><li>peripherals/servos/test/ServoUnit.v : 803 B</li><li>peripherals/servos/osc/ServoUnit.v : 803 B</li><li>peripherals/servos/PP/ServoUnit.v : 803 B</li><li>sail/verilog/imm_gen.v : 782 B</li><li>peripherals/README.md : 777 B</li><li>peripherals/servos/test/test.v : 772 B</li><li>peripherals/servos/test/test_tb.gtkw : 744 B</li><li>peripherals/uart-rx/examples/rxleds/rxleds_tb.gtkw : 738 B</li><li>sail/verilog/dataMem_mask_gen.v : 728 B</li><li>simulator-src/testbench.h : 712 B</li><li>peripherals/uart-tx/examples/txchar/txchar_tb.gtkw : 682 B</li><li>narvie-verilog/top.v : 631 B</li><li>peripherals/servos/PP/osc_tb.gtkw : 587 B</li><li>peripherals/servos/osc/osc_tb.gtkw : 581 B</li><li>sail/simulation/main_memory.v : 516 B</li><li>peripherals/uart-tx/README.md : 496 B</li><li>peripherals/uart-rx/README.md : 495 B</li><li>peripherals/servos/README.md : 475 B</li><li>sail/verilog/CSR.v : 451 B</li><li>sail/verilog/branch_decide.v : 436 B</li><li>sail/simulation/adder_sim.v : 422 B</li><li>sail/README.md : 389 B</li><li>sail/simulation/instruction_mem.v : 363 B</li><li>sail/verilog/instruction_mem.v : 361 B</li><li>progMDP : 335 B</li><li>rv32i_ice40MDP.pcf : 281 B</li><li>simulator-src/top_sim.v : 272 B</li><li>sail/verilog/program_counter.v : 246 B</li><li>peripherals/servos/osc/rom1_64.list : 215 B</li><li>sail/verilog/mux2to1.v : 183 B</li><li>sail/verilog/adder.v : 135 B</li><li>sail/simulation/instruction_cache_sim : 119 B</li><li>peripherals/servos/osc/rom1.list : 119 B</li><li>peripherals/servos/PP/rom1.list : 119 B</li><li>peripherals/servos/PP/rom0.list : 119 B</li><li>peripherals/uart-rx/examples/echo/echo.pcf : 115 B</li><li>simulator-src/main.c : 114 B</li><li>sail/simulation/alu_sim : 102 B</li><li>peripherals/uart-rx/examples/rxleds/rxleds.pcf : 101 B</li><li>sail/config.vlt : 86 B</li><li>sail/simulation/adder_sim : 81 B</li><li>sail/simulation/cache_sim : 69 B</li><li>peripherals/servos/PP/osc.pcf : 59 B</li><li>peripherals/servos/test/test.pcf : 49 B</li><li>peripherals/servos/osc/osc.pcf : 49 B</li><li>peripherals/uart-tx/examples/txchar/txchar.pcf : 47 B</li><li>peripherals/uart-tx/examples/txstr/txstr.pcf : 44 B</li><li>peripherals/uart-tx/examples/txstr/apio.ini : 22 B</li><li>peripherals/uart-tx/examples/txchar/apio.ini : 22 B</li><li>peripherals/uart-rx/examples/rxleds/apio.ini : 22 B</li><li>peripherals/uart-rx/examples/echo/apio.ini : 22 B</li><li>peripherals/servos/test/apio.ini : 22 B</li><li>peripherals/servos/osc/apio.ini : 22 B</li><li>peripherals/servos/PP/apio.ini : 22 B</li></ol></section></article></body><footer><span>Created by <a href="https://github.com/Byron/">Byron</a></span> | <span><a href="https://github.com/the-lean-crate/criner/issues/new?labels=bug&amp;template=waste-report-incorrect.md&amp;title=%5BINCORRECT+WASTE+REPORT%5D+%3CCrate+Name%3E" target="_blank" rel="noopener noreferrer">Provide feedback</a></span> | <span>Generated by <a href="https://github.com/the-lean-crate/criner#the-criner-waste-report">Criner</a> at 2020-05-18T06:59:58Z</span></footer></html>