-------------------------------------------------------------------
-- Automatically generated by SCALe Autoreg GenSwFlatFile module.
-------------------------------------------------------------------
-- !! WARNING !! DO NOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-- !! WARNING !! OR JUST DOO'T MANUALLY EDIT THIS FILE AT ALL.
-------------------------------------------------------------------

----------------------------------------------------------------------------------------
-- Memory: BOOT_ROM
----------------------------------------------------------------------------------------
BOOT_ROM_START_ADDRESS  BASE  0x60100000 boot_rom_startaddr 31:0
BOOT_ROM_END_ADDRESS  BASE  0x60123FFE boot_rom_endaddr 31:0
BOOT_ROM_SIZE  BASE  0x00023FFF boot_rom_size 31:0
----------------------------------------------------------------------------------------
-- Memory: EBI1_MEM_1
----------------------------------------------------------------------------------------
EBI1_MEM_1_BASE  BASE  0xA0000000 ebi1_mem_1_startaddr 31:0
EBI1_MEM_1_END  BASE  0xDFFFFFFF ebi1_mem_1_endaddr 31:0
EBI1_MEM_1_SIZE  BASE  0x40000000 ebi1_mem_1_size 31:0
----------------------------------------------------------------------------------------
-- Memory: EBI1_MEM_2
----------------------------------------------------------------------------------------
EBI1_MEM_2_BASE  BASE  0xE0100000 ebi1_mem_2_startaddr 31:0
EBI1_MEM_2_END  BASE  0xFFFFFFFF ebi1_mem_2_endaddr 31:0
EBI1_MEM_2_SIZE  BASE  0x1FF00000 ebi1_mem_2_size 31:0
----------------------------------------------------------------------------------------
-- Memory: SYSTEM_IMEM
----------------------------------------------------------------------------------------
SYSTEM_IMEM_BASE  BASE  0x68600000 system_imem_startaddr 31:0
SYSTEM_IMEM_END  BASE  0x68603FFF system_imem_endaddr 31:0
SYSTEM_IMEM_SIZE  BASE  0x00004000 system_imem_size 31:0
----------------------------------------------------------------------------------------
-- Memory: RPM_SS_MSG_RAM
----------------------------------------------------------------------------------------
RPM_SS_MSG_RAM_START_ADDRESS  BASE  0x60060000 rpm_ss_msg_ram_startaddr 31:0
RPM_SS_MSG_RAM_END_ADDRESS  BASE  0x60064FFE rpm_ss_msg_ram_endaddr 31:0
RPM_SS_MSG_RAM_SIZE  BASE  0x00004FFF rpm_ss_msg_ram_size 31:0
----------------------------------------------------------------------------------------
-- Memory: RPM_CODE_RAM
----------------------------------------------------------------------------------------
RPM_CODE_RAM_START_ADDRESS  BASE  0x00000000 rpm_code_ram_startaddr 31:0
RPM_CODE_RAM_END_ADDRESS  BASE  0x00023FFE rpm_code_ram_endaddr 31:0
RPM_CODE_RAM_SIZE  BASE  0x00023FFF rpm_code_ram_size 31:0
----------------------------------------------------------------------------------------
-- Memory: RPM_DATA_RAM
----------------------------------------------------------------------------------------
RPM_DATA_RAM_START_ADDRESS  BASE  0x00090000 rpm_data_ram_startaddr 31:0
RPM_DATA_RAM_END_ADDRESS  BASE  0x000A3FFE rpm_data_ram_endaddr 31:0
RPM_DATA_RAM_SIZE  BASE  0x00013FFF rpm_data_ram_size 31:0
----------------------------------------------------------------------------------------
-- Memory: MSS_TCM_RAM
----------------------------------------------------------------------------------------
MSS_TCM_RAM_START_ADDRESS  BASE  0x64400000 mss_tcm_ram_startaddr 31:0
MSS_TCM_RAM_END_ADDRESS  BASE  0x647FFFFE mss_tcm_ram_endaddr 31:0
MSS_TCM_RAM_SIZE  BASE  0x003FFFFF mss_tcm_ram_size 31:0
----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.BOOT_ROM (level 1)
----------------------------------------------------------------------------------------
BOOT_ROM BASE 0x601FF000 SIZE=0x00000380 boot_romaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BOOT_ROM.BOOT_ROM_MPU1032_3_M20L12_AHB (level 2)
----------------------------------------------------------------------------------------
boot_rom_mpu1032_3_m20l12_ahb MODULE OFFSET=BOOT_ROM+0x00000000 MAX=BOOT_ROM+0x0000037F APRE=BOOT_ROM_ SPRE=BOOT_ROM_ BPRE=BOOT_ROM_ ABPRE=BOOT_ROM_ FPRE=BOOT_ROM_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x140C2802
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(2,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTn_START0(n):(0)-(2) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x001FF000
	ADDR BIT[20:12]

XPU_PRTn_END0(n):(0)-(2) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x001FF000
	ADDR BIT[20:12]

XPU_PRTn_SCR(n):(0)-(2) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(2) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(2) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(2) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.BIMC (level 1)
----------------------------------------------------------------------------------------
BIMC BASE 0x60400000 SIZE=0x00080000 bimcaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_MISC (level 2)
----------------------------------------------------------------------------------------
bimc_misc MODULE OFFSET=BIMC+0x00000000 MAX=BIMC+0x00000FFF APRE=BIMC_ SPRE=BIMC_ BPRE=BIMC_ ABPRE=BIMC_ FPRE=BIMC_

HW_VERSION ADDRESS 0x0000 R
HW_VERSION RESET_VALUE 0x20010002
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

CORE_INFO ADDRESS 0x0004 R
CORE_INFO RESET_VALUE 0x00000001
	ID BIT[31:0]

HW_INFO ADDRESS 0x0008 R
HW_INFO RESET_VALUE 0x01000301
	MAJOR BIT[31:24]
	BRANCH BIT[23:16]
	MINOR BIT[15:8]
	ECO BIT[7:0]

CORE_CLK_SEL ADDRESS 0x0020 RW
CORE_CLK_SEL RESET_VALUE 0x00000000
	CLK_2X_MODE BIT[1]
	CLK_2X_MODE_CTRL_EN BIT[0]

CORE_CLK_PERIOD ADDRESS 0x0024 RW
CORE_CLK_PERIOD RESET_VALUE 0x00000000
	CLK_PERIOD_RESOLUTION BIT[28]
	PERIOD BIT[16:0]

SCMOn_LOCAL_CGC_THRESHOLD(n):(0)-(0) ARRAY 0x00000100+0x4*n
SCMO0_LOCAL_CGC_THRESHOLD ADDRESS 0x0100 RW
SCMO0_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD_ENA BIT[28]
	THRESHOLD_VAL BIT[7:0]

DPEn_LOCAL_CGC_THRESHOLD(n):(0)-(0) ARRAY 0x00000140+0x4*n
DPE0_LOCAL_CGC_THRESHOLD ADDRESS 0x0140 RW
DPE0_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD_ENA BIT[28]
	THRESHOLD_VAL BIT[7:0]

MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD ADDRESS 0x0180 RW
MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD_ENA BIT[28]
	THRESHOLD_VAL BIT[7:0]

MPORTn_CLK_LOCAL_CGC_THRESHOLD(n):(0)-(4) ARRAY 0x000001C0+0x4*n
MPORT0_CLK_LOCAL_CGC_THRESHOLD ADDRESS 0x01C0 RW
MPORT0_CLK_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD_ENA BIT[28]
	THRESHOLD_VAL BIT[7:0]

SWAY_LOCAL_CGC_THRESHOLD ADDRESS 0x0200 RW
SWAY_LOCAL_CGC_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD_ENA BIT[28]
	THRESHOLD_VAL BIT[7:0]

SCMOn_CGC_CFG(n):(0)-(0) ARRAY 0x00000240+0x4*n
SCMO0_CGC_CFG ADDRESS 0x0240 RW
SCMO0_CGC_CFG RESET_VALUE 0x00000000
	CLK_DIS BIT[28]
	THRESHOLD_ENA BIT[24]
	THRESHOLD_VAL BIT[7:0]

DPEn_CGC_CFG(n):(0)-(0) ARRAY 0x00000280+0x4*n
DPE0_CGC_CFG ADDRESS 0x0280 RW
DPE0_CGC_CFG RESET_VALUE 0x00000000
	CLK_DIS BIT[28]
	THRESHOLD_ENA BIT[24]
	THRESHOLD_VAL BIT[7:0]

CALIBRATION_CFG ADDRESS 0x0400 RW
CALIBRATION_CFG RESET_VALUE 0x00000000
	RAPID_CAL_ENA BIT[28]
	COUNT_VAL BIT[23:0]

DFIn_LP_CFG(n):(0)-(0) ARRAY 0x00000600+0x4*n
DFI0_LP_CFG ADDRESS 0x0600 RW
DFI0_LP_CFG RESET_VALUE 0x00000000
	RFU BIT[15:12]
	LP_ACK BIT[8]
	LP_REQ BIT[4]
	LP_WAKEUP BIT[3:0]

HFSC_CFG ADDRESS 0x0800 RW
HFSC_CFG RESET_VALUE 0x00000000
	DISABLE BIT[0]

HFSC_STATUS ADDRESS 0x080C R
HFSC_STATUS RESET_VALUE 0x00000000
	BUSY BIT[0]

HFSC_STAGE1_CTRL ADDRESS 0x0840 RW
HFSC_STAGE1_CTRL RESET_VALUE 0x00000000
	ACK BIT[4]
	REQ BIT[0]

HFSC_STAGE2_CTRL ADDRESS 0x0860 RW
HFSC_STAGE2_CTRL RESET_VALUE 0x00000000
	ACK BIT[4]
	REQ BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.GLOBAL1 (level 2)
----------------------------------------------------------------------------------------
global1 MODULE OFFSET=BIMC+0x00001000 MAX=BIMC+0x00001FFF APRE=BIMC_ SPRE=BIMC_ BPRE=BIMC_ ABPRE=BIMC_ FPRE=BIMC_

BRIC_GLOBAL1_COMPONENT_INFO ADDRESS 0x0000 R
BRIC_GLOBAL1_COMPONENT_INFO RESET_VALUE 0x00000101
	SUB_TYPE BIT[15:8]
		GLOBAL1 VALUE 0x01
	TYPE BIT[7:0]
		GLOBAL VALUE 0x01

BRIC_HW_INFO ADDRESS 0x0010 R
BRIC_HW_INFO RESET_VALUE 0x01020303
	MAJOR BIT[31:24]
	BRANCH BIT[23:16]
	MINOR BIT[15:8]
	ECO BIT[7:0]

BRIC_HW_VERSION ADDRESS 0x0014 R
BRIC_HW_VERSION RESET_VALUE 0x01020303
	MAJOR BIT[31:24]
	BRANCH BIT[23:16]
	MINOR BIT[15:8]
	ECO BIT[7:0]

BRIC_CONFIGURATION_INFO_0 ADDRESS 0x0020 R
BRIC_CONFIGURATION_INFO_0 RESET_VALUE 0x20020305
	ADDR_WIDTH BIT[31:24]
	BUSID BIT[23:16]
	NUM_SWAYS BIT[15:8]
	NUM_MPORTS BIT[7:0]

BRIC_CONFIGURATION_INFO_1 ADDRESS 0x0030 R
BRIC_CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	DATA_WIDTH BIT[31:16]
	TID_WIDTH BIT[15:8]
	MID_WIDTH BIT[7:0]

BRIC_CONFIGURATION_INFO_2A ADDRESS 0x0040 R
BRIC_CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
	CFG_ADDR_BASE_GLOBAL BIT[31:0]

BRIC_CONFIGURATION_INFO_2B ADDRESS 0x0044 R
BRIC_CONFIGURATION_INFO_2B RESET_VALUE 0x00008000
	CFG_ADDR_BASE_MPORTS BIT[31:0]

BRIC_CONFIGURATION_INFO_2C ADDRESS 0x0048 R
BRIC_CONFIGURATION_INFO_2C RESET_VALUE 0x00048000
	CFG_ADDR_BASE_SWAYS BIT[31:0]

BRIC_CONFIGURATION_INFO_2D ADDRESS 0x004C R
BRIC_CONFIGURATION_INFO_2D RESET_VALUE 0x00000305
	CFG_NUM_SWAYS_LARGE BIT[23:16]
	CFG_NUM_SWAYS BIT[15:8]
	CFG_NUM_MPORTS BIT[7:0]

BRIC_INTERRUPT_STATUS_0 ADDRESS 0x0100 R
BRIC_INTERRUPT_STATUS_0 RESET_VALUE 0x00000000
	MPORT BIT[4:0]

BRIC_INTERRUPT_CLEAR_0 ADDRESS 0x0108 W
BRIC_INTERRUPT_CLEAR_0 RESET_VALUE 0x00000000
	MPORT BIT[4:0]

BRIC_INTERRUPT_ENABLE_0 ADDRESS 0x010C RW
BRIC_INTERRUPT_ENABLE_0 RESET_VALUE 0x00000000
	MPORT BIT[4:0]

BRIC_INTERRUPT_STATUS_1 ADDRESS 0x0110 R
BRIC_INTERRUPT_STATUS_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0]

BRIC_INTERRUPT_CLEAR_1 ADDRESS 0x0118 W
BRIC_INTERRUPT_CLEAR_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0]

BRIC_INTERRUPT_ENABLE_1 ADDRESS 0x011C RW
BRIC_INTERRUPT_ENABLE_1 RESET_VALUE 0x00000000
	SWAY_0 BIT[2:0]

BRIC_INTERRUPT_STATUS_2 ADDRESS 0x0120 R
BRIC_INTERRUPT_STATUS_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0]

BRIC_INTERRUPT_CLEAR_2 ADDRESS 0x0128 W
BRIC_INTERRUPT_CLEAR_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0]

BRIC_INTERRUPT_ENABLE_2 ADDRESS 0x012C RW
BRIC_INTERRUPT_ENABLE_2 RESET_VALUE 0x00000000
	SWAY_1 BIT[2:0]

BRIC_INTERRUPT_STATUS_3 ADDRESS 0x0130 R
BRIC_INTERRUPT_STATUS_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0]

BRIC_INTERRUPT_CLEAR_3 ADDRESS 0x0138 W
BRIC_INTERRUPT_CLEAR_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0]

BRIC_INTERRUPT_ENABLE_3 ADDRESS 0x013C RW
BRIC_INTERRUPT_ENABLE_3 RESET_VALUE 0x00000000
	SWAY_2 BIT[2:0]

BRIC_REF_TIMER_INTERVAL ADDRESS 0x0200 RW
BRIC_REF_TIMER_INTERVAL RESET_VALUE 0x00000000
	INTERVAL BIT[15:0]

BRIC_DEBUG_SELECT ADDRESS 0x0210 RW
BRIC_DEBUG_SELECT RESET_VALUE 0x00000000
	COMPONENT BIT[31:24]
		RESERVED VALUE 0x00
		CONFIG VALUE 0x01
		MASTERPORT VALUE 0x02
		SLAVEWAY VALUE 0x03
		ARBITER VALUE 0x04
		PERFMON VALUE 0x05
		OTHER VALUE 0x06
	INSTANCE BIT[23:16]
	SELECT BIT[15:0]

BRIC_MSA_LOCKS ADDRESS 0x0300 RW
BRIC_MSA_LOCKS RESET_VALUE 0x00000000
	LOCK BIT[31:0]

BRIC_PROTNS_LOCKS ADDRESS 0x0310 RW
BRIC_PROTNS_LOCKS RESET_VALUE 0x00000000
	LOCK BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.GLOBAL2 (level 2)
----------------------------------------------------------------------------------------
global2 MODULE OFFSET=BIMC+0x00002000 MAX=BIMC+0x00002FFF APRE=BIMC_ SPRE=BIMC_ BPRE=BIMC_ ABPRE=BIMC_ FPRE=BIMC_

BRIC_GLOBAL2_COMPONENT_INFO ADDRESS 0x0000 R
BRIC_GLOBAL2_COMPONENT_INFO RESET_VALUE 0x00000201
	SUB_TYPE BIT[15:8]
		GLOBAL2 VALUE 0x02
	TYPE BIT[7:0]
		GLOBAL VALUE 0x01

BRIC_DEFAULT_SEGMENT ADDRESS 0x01F0 RW
BRIC_DEFAULT_SEGMENT RESET_VALUE 0x80000002
	REDIRECT_EN BIT[31]
	REDIRECT BIT[19:16]
	DEFAULT BIT[3:0]

BRIC_SEGMENTn_ADDR_BASE_A_LOWER(n):(0)-(2) ARRAY 0x00000200+0x80*n
BRIC_SEGMENT0_ADDR_BASE_A_LOWER ADDRESS 0x0200 RW
BRIC_SEGMENT0_ADDR_BASE_A_LOWER RESET_VALUE 0x00000000
	BASE_31_20 BIT[31:20]
	BASE_10 BIT[10]
	RFU BIT[3:2]
	TYPE BIT[1]
	ENABLE BIT[0]

BRIC_SEGMENTn_ADDR_BASE_A_UPPER(n):(0)-(2) ARRAY 0x00000204+0x80*n
BRIC_SEGMENT0_ADDR_BASE_A_UPPER ADDRESS 0x0204 R
BRIC_SEGMENT0_ADDR_BASE_A_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

BRIC_SEGMENTn_ADDR_MASK_A_LOWER(n):(0)-(2) ARRAY 0x00000208+0x80*n
BRIC_SEGMENT0_ADDR_MASK_A_LOWER ADDRESS 0x0208 RW
BRIC_SEGMENT0_ADDR_MASK_A_LOWER RESET_VALUE 0x00000000
	MASK_31_20 BIT[31:20]
	MASK_10 BIT[10]

BRIC_SEGMENTn_ADDR_MASK_A_UPPER(n):(0)-(2) ARRAY 0x0000020C+0x80*n
BRIC_SEGMENT0_ADDR_MASK_A_UPPER ADDRESS 0x020C R
BRIC_SEGMENT0_ADDR_MASK_A_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

BRIC_SEGMENTn_ADDR_BASE_B_LOWER(n):(0)-(2) ARRAY 0x00000210+0x80*n
BRIC_SEGMENT0_ADDR_BASE_B_LOWER ADDRESS 0x0210 RW
BRIC_SEGMENT0_ADDR_BASE_B_LOWER RESET_VALUE 0x00000000
	BASE_31_20 BIT[31:20]
	BASE_10 BIT[10]
	RFU BIT[3:2]
	TYPE BIT[1]
	ENABLE BIT[0]

BRIC_SEGMENTn_ADDR_BASE_B_UPPER(n):(0)-(2) ARRAY 0x00000214+0x80*n
BRIC_SEGMENT0_ADDR_BASE_B_UPPER ADDRESS 0x0214 R
BRIC_SEGMENT0_ADDR_BASE_B_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

BRIC_SEGMENTn_ADDR_MASK_B_LOWER(n):(0)-(2) ARRAY 0x00000218+0x80*n
BRIC_SEGMENT0_ADDR_MASK_B_LOWER ADDRESS 0x0218 RW
BRIC_SEGMENT0_ADDR_MASK_B_LOWER RESET_VALUE 0x00000000
	MASK_31_20 BIT[31:20]
	MASK_10 BIT[10]

BRIC_SEGMENTn_ADDR_MASK_B_UPPER(n):(0)-(2) ARRAY 0x0000021C+0x80*n
BRIC_SEGMENT0_ADDR_MASK_B_UPPER ADDRESS 0x021C R
BRIC_SEGMENT0_ADDR_MASK_B_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

BRIC_SEGMENTn_ADDR_BASE_C_LOWER(n):(0)-(2) ARRAY 0x00000220+0x80*n
BRIC_SEGMENT0_ADDR_BASE_C_LOWER ADDRESS 0x0220 RW
BRIC_SEGMENT0_ADDR_BASE_C_LOWER RESET_VALUE 0x00000000
	BASE_31_20 BIT[31:20]
	BASE_10 BIT[10]
	RFU BIT[3:2]
	TYPE BIT[1]
	ENABLE BIT[0]

BRIC_SEGMENTn_ADDR_BASE_C_UPPER(n):(0)-(2) ARRAY 0x00000224+0x80*n
BRIC_SEGMENT0_ADDR_BASE_C_UPPER ADDRESS 0x0224 R
BRIC_SEGMENT0_ADDR_BASE_C_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

BRIC_SEGMENTn_ADDR_MASK_C_LOWER(n):(0)-(2) ARRAY 0x00000228+0x80*n
BRIC_SEGMENT0_ADDR_MASK_C_LOWER ADDRESS 0x0228 RW
BRIC_SEGMENT0_ADDR_MASK_C_LOWER RESET_VALUE 0x00000000
	MASK_31_20 BIT[31:20]
	MASK_10 BIT[10]

BRIC_SEGMENTn_ADDR_MASK_C_UPPER(n):(0)-(2) ARRAY 0x0000022C+0x80*n
BRIC_SEGMENT0_ADDR_MASK_C_UPPER ADDRESS 0x022C R
BRIC_SEGMENT0_ADDR_MASK_C_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

BRIC_REMAPn_ADDR_BASE_LOWER(n):(0)-(3) ARRAY 0x00000A00+0x40*n
BRIC_REMAP0_ADDR_BASE_LOWER ADDRESS 0x0A00 RW
BRIC_REMAP0_ADDR_BASE_LOWER RESET_VALUE 0x00000000
	BASE_31_28 BIT[31:28]
	BASE_10 BIT[10]
	RFU BIT[3:1]
	ENABLE BIT[0]

BRIC_REMAPn_ADDR_BASE_UPPER(n):(0)-(3) ARRAY 0x00000A04+0x40*n
BRIC_REMAP0_ADDR_BASE_UPPER ADDRESS 0x0A04 R
BRIC_REMAP0_ADDR_BASE_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

BRIC_REMAPn_ADDR_MASK_LOWER(n):(0)-(3) ARRAY 0x00000A08+0x40*n
BRIC_REMAP0_ADDR_MASK_LOWER ADDRESS 0x0A08 RW
BRIC_REMAP0_ADDR_MASK_LOWER RESET_VALUE 0x00000000
	MASK_31_28 BIT[31:28]
	MASK_10 BIT[10]

BRIC_REMAPn_ADDR_MASK_UPPER(n):(0)-(3) ARRAY 0x00000A0C+0x40*n
BRIC_REMAP0_ADDR_MASK_UPPER ADDRESS 0x0A0C R
BRIC_REMAP0_ADDR_MASK_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

BRIC_REMAPn_OP0(n):(0)-(3) ARRAY 0x00000A20+0x40*n
BRIC_REMAP0_OP0 ADDRESS 0x0A20 RW
BRIC_REMAP0_OP0 RESET_VALUE 0x000A0000
	OPERAND BIT[23:16]
		GRANULARITY_1KB VALUE 0x0A
	OPCODE BIT[4]
		DE_INTERLEAVE VALUE 0x0
	OPCODE_ENABLE BIT[0]

BRIC_REMAPn_OP1(n):(0)-(3) ARRAY 0x00000A24+0x40*n
BRIC_REMAP0_OP1 ADDRESS 0x0A24 RW
BRIC_REMAP0_OP1 RESET_VALUE 0x00000010
	OPERAND BIT[23:16]
	OPCODE BIT[4]
		OFFSET VALUE 0x1
	OPCODE_ENABLE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_PERFMON (level 2)
----------------------------------------------------------------------------------------
bimc_perfmon MODULE OFFSET=BIMC+0x00003000 MAX=BIMC+0x00003FFF APRE=BIMC_PERFMON_ SPRE=BIMC_PERFMON_ BPRE=BIMC_PERFMON_ ABPRE=BIMC_PERFMON_ FPRE=BIMC_PERFMON_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000301
	SUB_TYPE BIT[15:8]
		PERFMON VALUE 0x03
	TYPE BIT[7:0]
		GLOBAL VALUE 0x01

CONFIGURATION_INFO ADDRESS 0x0020 R
CONFIGURATION_INFO RESET_VALUE 0x00080020
	NUM_EVENT_PORTS BIT[23:16]
	NUM_COUNTERS BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
	ATB_CLOCK_GATING_EN BIT[1]
	CORE_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
	ATB_EN BIT[31]
	ATB_ATID BIT[22:16]
	MONITOR_EN BIT[15]
	MONITOR_MODE BIT[1:0]
		MANUAL_MODE VALUE 0x0
		TIMED_MODE VALUE 0x1
		EXTERNAL_TRIGGER_MODE VALUE 0x2

DUMP ADDRESS 0x0214 W
DUMP RESET_VALUE 0x00000000
	MONITOR_DUMP BIT[0]

TIMED_MODE_INTERVAL ADDRESS 0x0220 RW
TIMED_MODE_INTERVAL RESET_VALUE 0x00000000
	INTERVAL BIT[31:0]

TIMED_MODE_ITERATIONS ADDRESS 0x0230 RW
TIMED_MODE_ITERATIONS RESET_VALUE 0x00000000
	ITERATIONS BIT[15:0]

STATUS ADDRESS 0x02F0 R
STATUS RESET_VALUE 0x00000000
	TRIGGER_OUT_ACK BIT[29:28]
	TRIGGER_OUT BIT[25:24]
	TRIGGER_IN_ACK BIT[21:20]
	TRIGGER_IN BIT[17:16]
	ATB_ACTIVE BIT[1]
	MONITORING_ACTIVE BIT[0]

COUNTER_n_CONFIG(n):(0)-(31) ARRAY 0x00000300+0x10*n
COUNTER_0_CONFIG ADDRESS 0x0300 RW
COUNTER_0_CONFIG RESET_VALUE 0x00000000
	CLEAR_ON_ENABLE BIT[31]
	CLEAR_ON_DUMP BIT[30]
	FREEZE_ON_SATURATE BIT[29]
	EVENT_SELECT BIT[20:16]
	EVENT_PORT_SELECT BIT[3:0]

COUNTER_n(n):(0)-(31) ARRAY 0x00000308+0x10*n
COUNTER_0 ADDRESS 0x0308 R
COUNTER_0 RESET_VALUE 0x00000000
	COUNTER BIT[31:0]

COUNTER_n_OVERFLOW(n):(0)-(31) ARRAY 0x0000030C+0x10*n
COUNTER_0_OVERFLOW ADDRESS 0x030C R
COUNTER_0_OVERFLOW RESET_VALUE 0x00000000
	OVERFLOW BIT[31]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_DTE (level 2)
----------------------------------------------------------------------------------------
bimc_dte MODULE OFFSET=BIMC+0x00006000 MAX=BIMC+0x0000605B APRE=BIMC_DTE_ SPRE=BIMC_DTE_ BPRE=BIMC_DTE_ ABPRE=BIMC_DTE_ FPRE=BIMC_DTE_

HW_INFO ADDRESS 0x0000 R
HW_INFO RESET_VALUE 0x02010000
	MAJOR_REVISION BIT[31:24]
	BRANCH_REVISION BIT[23:16]
	MINOR_REVISION BIT[15:8]
	ECO_REVISION BIT[7:0]

GLOBAL_CNTL ADDRESS 0x0004 RW
GLOBAL_CNTL RESET_VALUE 0x00000000
	TARGET_DDR_CHANNEL BIT[2]
		DDR_CHANNEL_0 VALUE 0x0
		DDR_CHANNEL_1 VALUE 0x1
	TARGET_DOMAIN BIT[1]
		REGISTERS_IN_DDR_DOMAIN VALUE 0x0
		REGISTERS_IN_QSB_DOMAIN VALUE 0x1
	TEST_EN BIT[0]
		DISABLE_DTE VALUE 0x0
		ENABLE_DTE VALUE 0x1

PROGRAM_CNTL ADDRESS 0x000C RW
PROGRAM_CNTL RESET_VALUE 0x00000000
	LOAD_ADDR BIT[17]
		NO_ACTION VALUE 0x0
		LOAD_PROGRAM_COUNTER VALUE 0x1
	GO BIT[16]
		STOP_EXECUTING_THE_CURRENT_RUNNING_TEST_PROGRAM VALUE 0x0
		CONTINUE_EXECUTING_A_TEST_PROGRAM_FROM_CURRENT_LOCATION VALUE 0x1
	START_ADDR BIT[15:0]

REG_CNTL ADDRESS 0x0010 RW
REG_CNTL RESET_VALUE 0x00000000
	MODE BIT[24:20]
	SET_MODE BIT[18]
		NO_SET_MODE VALUE 0x0
		SET_MODE VALUE 0x1
	RD BIT[17]
		NO_READ VALUE 0x0
		READ VALUE 0x1
	WR BIT[16]
		NO_WRITE VALUE 0x0
		WRITE VALUE 0x1
	REG_LIST BIT[15:0]

REG_DATA ADDRESS 0x0014 RW
REG_DATA RESET_VALUE 0x00000000
	DATA BIT[31:0]

TEST_STATUS_DDR ADDRESS 0x0020 R
TEST_STATUS_DDR RESET_VALUE 0x0000003F
	GPIO_OUT BIT[31:30]
	DMA_IN_PROGRESS BIT[15]
		DMA_ENGINE_IS_NOT_RUNNING VALUE 0x0
		DMA_ENGINE_IS_RUNNING VALUE 0x1
	PROGRAM_FINISHED BIT[14]
		PROGRAM_IN_NOT_FINISHED VALUE 0x0
		PROGRAM_IS_FINISHED VALUE 0x1
	GPIO_IN1 BIT[13]
		CURRENT_VALUE_OF_GPIO_INPUT_1_IS_0 VALUE 0x0
		CURRENT_VALUE_OF_GPIO_INPUT_1_IS_1 VALUE 0x1
	GPIO_IN0 BIT[12]
		CURRENT_VALUE_OF_GPIO_INPUT_0_IS_0 VALUE 0x0
		CURRENT_VALUE_OF_GPIO_INPUT_0_IS_1 VALUE 0x1
	TGR_EQUAL_MRD_MWD BIT[5]
		CONTENT_OF_TGR_MRD0_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD0_OR_CONTENT_OF_TGR_MRD1_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD1_OR_CONTENT_OF_TGR_MRD2_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD2_OR_CONTENT_OF_TGR_MRD3_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD3 VALUE 0x0
		CONTENT_OF_TGR_MRD0_EQUALS_TO_CONTENT_OF_TGR_MWD0_AND_CONTENT_OF_TGR_MRD1_EQUALS_TO_CONTENT_OF_TGR_MWD1_AND_CONTENT_OF_TGR_MRD2_EQUALS_TO_CONTENT_OF_TGR_MWD2_AND_CONTENT_OF_TGR_MRD3_EQUALS_TO_CONTENT_OF_TGR_MWD3 VALUE 0x1
	TGR_EQUAL_MIA BIT[4]
		CONTENTS_OF_TGR_MIA0_NOT_EQUAL_TO_TGR_MIA1 VALUE 0x0
		CONTENTS_OF_TGR_MIA0_EQUALS_TO_TGR_MIA1 VALUE 0x1
	TGR_IS_ZERO_MIA1 BIT[3]
		CONTENTS_OF_TGR_MIA1_IS_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_MIA1_IS_ZERO VALUE 0x1
	TGR_IS_ZERO_MIA0 BIT[2]
		CONTENTS_OF_TGR_MIA0_IS_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_MIA0_IS_ZERO VALUE 0x1
	TGR_IS_ZERO_MIC BIT[1]
		CONTENTS_OF_TGR_MIC_IS_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_MIC_IS_ZERO VALUE 0x1
	TGR_IS_ZERO_MRD BIT[0]
		CONTENTS_OF_TGR_MRD0_OR_TGR_MRD1OR_TGR_MRD2_OR_TGR_MRD3_ARE_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_MRD0_AND_TGR_MRD1_AND_TGR_MRD2_AND_TGR_MRD3_ARE_ZERO VALUE 0x1

TEST_STATUS_QSB ADDRESS 0x0024 R
TEST_STATUS_QSB RESET_VALUE 0x0000003F
	GPIO_OUT BIT[31:30]
	DMA_IN_PROGRESS BIT[15]
		DMA_ENGINE_IS_NOT_RUNNING VALUE 0x0
		DMA_ENGINE_IS_RUNNING VALUE 0x1
	PROGRAM_FINISHED BIT[14]
		PROGRAM_IN_NOT_FINISHED VALUE 0x0
		PROGRAM_IS_FINISHED VALUE 0x1
	GPIO_IN1 BIT[13]
		CURRENT_VALUE_OF_GPIO_INPUT_1_IS_0 VALUE 0x0
		CURRENT_VALUE_OF_GPIO_INPUT_1_IS_1 VALUE 0x1
	GPIO_IN0 BIT[12]
		CURRENT_VALUE_OF_GPIO_INPUT_0_IS_0 VALUE 0x0
		CURRENT_VALUE_OF_GPIO_INPUT_0_IS_1 VALUE 0x1
	QSB_RRESP BIT[11:10]
	QSB_BRESP BIT[9:8]
	QTG_WDATA_DONE BIT[7]
		CURRENT_QSB_WRITE_DATA_HAS_BEEN_SENT VALUE 0x0
		CURRENT_QSB_WRITE_DATA_IS_STILL_BEING_SENT VALUE 0x1
	QTG_CMD_DONE BIT[6]
		CURRENT_COMMAND_IS_FINISHED VALUE 0x0
		CURRENT_COMMAND_IS_STILL_BEING_EXECUTED VALUE 0x1
	TGR_EQUAL_QRD_QWD BIT[5]
		CONTENT_OF_TGR_QRD0_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD0_OR_CONTENT_OF_TGR_QRD1_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD1_OR_CONTENT_OF_TGR_QRD2_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD2_OR_CONTENT_OF_TGR_QRD3_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD3 VALUE 0x0
		CONTENT_OF_TGR_QRD0_EQUALS_TO_CONTENT_OF_TGR_QWD0_AND_CONTENT_OF_TGR_QRD1_EQUALS_TO_CONTENT_OF_TGR_QWD1_AND_CONTENT_OF_TGR_QRD2_EQUALS_TO_CONTENT_OF_TGR_QWD2_AND_CONTENT_OF_TGR_QRD3_EQUALS_TO_CONTENT_OF_TGR_QWD3 VALUE 0x1
	TGR_EQUAL_QIA BIT[4]
		CONTENTS_OF_TGR_QIA0_NOT_EQUAL_TO_TGR_QIA1 VALUE 0x0
		CONTENTS_OF_TGR_QIA0_EQUALS_TO_TGR_QIA1 VALUE 0x1
	TGR_IS_ZERO_QIA1 BIT[3]
		CONTENTS_OF_TGR_QIA1_IS_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_QIA1_IS_ZERO VALUE 0x1
	TGR_IS_ZERO_QIA0 BIT[2]
		CONTENTS_OF_TGR_QIA0_IS_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_QIA0_IS_ZERO VALUE 0x1
	TGR_IS_ZERO_QIC BIT[1]
		CONTENTS_OF_TGR_QIC_IS_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_QIC_IS_ZERO VALUE 0x1
	TGR_IS_ZERO_QRD BIT[0]
		CONTENTS_OF_TGR_QRD0_OR_TGR_QRD1_OR_TGR_QRD2_OR_TGR_QRD3_ARE_NOT_ZERO VALUE 0x0
		CONTENTS_OF_TGR_QRD0_AND_TGR_QRD1_AND_TGR_QRD2_AND_TGR_QRD3_ARE_ZERO VALUE 0x1

TEST_MEM_CNTL ADDRESS 0x0030 RW
TEST_MEM_CNTL RESET_VALUE 0x00000000
	AUTO_ADDR_INC BIT[18]
		REGULAR_MEMORY_ACCESS_MODE VALUE 0x0
		AUTO_ADDRESS_INCREMENTING_MODE VALUE 0x1
	WR BIT[17]
		NO_WRITE VALUE 0x0
		WRITE VALUE 0x1
	RD BIT[16]
		NO_READ VALUE 0x0
		READ VALUE 0x1
	ADDR BIT[15:0]

TEST_MEM_DATA_0 ADDRESS 0x0038 RW
TEST_MEM_DATA_0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

TEST_MEM_DATA_1 ADDRESS 0x003C RW
TEST_MEM_DATA_1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_M_APP_MPORT (level 2)
----------------------------------------------------------------------------------------
bimc_m_app_mport MODULE OFFSET=BIMC+0x00008000 MAX=BIMC+0x00008FFF APRE=BIMC_M_APP_MPORT_ SPRE=BIMC_M_APP_MPORT_ BPRE=BIMC_M_APP_MPORT_ ABPRE=BIMC_M_APP_MPORT_ FPRE=BIMC_M_APP_MPORT_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000102
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		MASTERPORT VALUE 0x01
	TYPE BIT[7:0]
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
	SYNC_MODE BIT[31:24]
		ASYNC VALUE 0x00
		SYNC VALUE 0x01
		ISOSYNC VALUE 0x02
	CONNECTION_TYPE BIT[15:8]
		DIRECT VALUE 0x00
		CASCADE VALUE 0x01
	FUNCTIONALITY BIT[7:0]
		STUB VALUE 0x00
		OOO_ONLY VALUE 0x01
		INORDER VALUE 0x02
		REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	SWAY_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2A ADDRESS 0x0040 R
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
	M_DATA_WIDTH BIT[31:16]
	M_TID_WIDTH BIT[15:8]
	M_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_2B ADDRESS 0x0044 R
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
	C_DATA_WIDTH BIT[15:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH_DEPTH BIT[31:24]
	BCH_DEPTH BIT[23:16]
	WCH_DEPTH BIT[15:8]
	ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	REORDER_BUFFER_DEPTH BIT[15:8]
	REORDER_TABLE_DEPTH BIT[7:0]

CONFIGURATION_INFO_5A ADDRESS 0x0070 R
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
	ACH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5B ADDRESS 0x0074 R
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
	WCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5C ADDRESS 0x0078 R
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
	BCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5D ADDRESS 0x007C R
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
	RCH_PIPELINE_STAGES BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RFU BIT[1:0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	RFU BIT[1:0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	RFU BIT[1:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
	MASTER_CLOCK_GATING_EN BIT[1]
	CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
	MASTER_CLOCK_DEMETA_SEL BIT[1]
	CORE_CLOCK_DEMETA_SEL BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000012
	WR_GATHER_BEATS BIT[31:28]
	RD_GATHER_BEATS BIT[19:16]
	RCSSH BIT[15]
	RCOSH BIT[14]
	RCISH BIT[13]
	RCNSH BIT[12]
	RNCSSH BIT[11]
	RNCOSH BIT[10]
	RNCISH BIT[9]
	RNCNSH BIT[8]
	NARROW_WRITES BIT[4]
	FIODV BIT[2]
	FIOSO BIT[1]
	ORDERING_MODEL BIT[0]
		RELAXED VALUE 0x0
		STRICT VALUE 0x1

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
	REG BIT[2:0]

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
	PRIORITYLVL BIT[9:8]
	OVERRIDE_PRIORITYLVL BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24]
	AMEMTYPE BIT[18:16]
	ATRANSIENT BIT[12]
	ASHARED BIT[11]
	AREDIRECT BIT[10]
	AOOO BIT[9]
	AINNERSHARED BIT[8]
	OVERRIDE_AREQPRIORITY BIT[6]
	OVERRIDE_AMEMTYPE BIT[5]
	OVERRIDE_ATRANSIENT BIT[4]
	OVERRIDE_ASHARED BIT[3]
	OVERRIDE_AREDIRECT BIT[2]
	OVERRIDE_AOOO BIT[1]
	OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0250 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24]
	AMEMTYPE BIT[18:16]
	ATRANSIENT BIT[12]
	ASHARED BIT[11]
	AREDIRECT BIT[10]
	AOOO BIT[9]
	AINNERSHARED BIT[8]
	OVERRIDE_AREQPRIORITY BIT[6]
	OVERRIDE_AMEMTYPE BIT[5]
	OVERRIDE_ATRANSIENT BIT[4]
	OVERRIDE_ASHARED BIT[3]
	OVERRIDE_AREDIRECT BIT[2]
	OVERRIDE_AOOO BIT[1]
	OVERRIDE_AINNERSHARED BIT[0]

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x00043210
	INDEX BIT[19:0]

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x00043210
	INDEX BIT[19:0]

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0x00000000
	ENABLE BIT[0]

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0]

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0]

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

STATUS_2A ADDRESS 0x0420 R
STATUS_2A RESET_VALUE 0x00000000
	WR_PENDING_PRE_BUF BIT[23:16]
	RD_PENDING_PRE_BUF BIT[7:0]

STATUS_2B ADDRESS 0x0424 R
STATUS_2B RESET_VALUE 0x00000000
	WR_PENDING_POST_BUF BIT[23:16]
	RD_PENDING_POST_BUF BIT[7:0]

STATUS_3A ADDRESS 0x0430 R
STATUS_3A RESET_VALUE 0x55111111
	RCB_DATA_RD_FULL BIT[31]
	RCB_DATA_RD_EMPTY BIT[30]
	RCB_CTRL_RD_FULL BIT[29]
	RCB_CTRL_RD_EMPTY BIT[28]
	RCB_DATA_WR_FULL BIT[27]
	RCB_DATA_WR_EMPTY BIT[26]
	RCB_CTRL_WR_FULL BIT[25]
	RCB_CTRL_WR_EMPTY BIT[24]
	BCB_RD_FULL BIT[21]
	BCB_RD_EMPTY BIT[20]
	BCB_WR_FULL BIT[17]
	BCB_WR_EMPTY BIT[16]
	WCB_RD_FULL BIT[13]
	WCB_RD_EMPTY BIT[12]
	WCB_WR_FULL BIT[9]
	WCB_WR_EMPTY BIT[8]
	ACB_RD_FULL BIT[5]
	ACB_RD_EMPTY BIT[4]
	ACB_WR_FULL BIT[1]
	ACB_WR_EMPTY BIT[0]

STATUS_3B ADDRESS 0x0434 R
STATUS_3B RESET_VALUE 0x00111111
	RGB_RD_FULL BIT[21]
	RGB_RD_EMPTY BIT[20]
	RGB_WR_FULL BIT[17]
	RGB_WR_EMPTY BIT[16]
	W2AB_RD_FULL BIT[13]
	W2AB_RD_EMPTY BIT[12]
	W2AB_WR_FULL BIT[9]
	W2AB_WR_EMPTY BIT[8]
	A2WB_RD_FULL BIT[5]
	A2WB_RD_EMPTY BIT[4]
	A2WB_WR_FULL BIT[1]
	A2WB_WR_EMPTY BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_M_APP_PROF (level 2)
----------------------------------------------------------------------------------------
bimc_m_app_prof MODULE OFFSET=BIMC+0x00009000 MAX=BIMC+0x00009FFF APRE=BIMC_M_APP_PROF_ SPRE=BIMC_M_APP_PROF_ BPRE=BIMC_M_APP_PROF_ ABPRE=BIMC_M_APP_PROF_ FPRE=BIMC_M_APP_PROF_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000202
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		PROFILING VALUE 0x02
	TYPE BIT[7:0]
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	TENURE_WIDTH BIT[31:24]
	TRACKING_TABLE_DEPTH BIT[23:16]
	SCALING_FACTOR BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	PIPE2_ACH_DEPTH BIT[23:16]
	PIPE1_ACH_DEPTH BIT[15:8]
	PIPE0_ACH_DEPTH BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
	TENURE_CLOCK_GATING_EN BIT[1]
	EVENT_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
	WR_TENURE_MODE BIT[25:24]
		WR_CMD_TO_BRESP VALUE 0x0
		WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
		WR_CMD_HANDSHAKE VALUE 0x2
		WR_RESP_HANDSHAKE VALUE 0x3
	RD_TENURE_MODE BIT[17:16]
		RD_CMD_TO_FIRST_RDATA VALUE 0x0
		RD_CMD_TO_LAST_RDATA VALUE 0x1
		RD_CMD_HANDSHAKE VALUE 0x2
		RD_DATA_HANDSHAKE VALUE 0x3
	PROFILING_EN BIT[0]

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

SWAY_SELECT ADDRESS 0x0220 RW
SWAY_SELECT RESET_VALUE 0x00000000
	SWAY BIT[2:0]

MID_MASK ADDRESS 0x0230 RW
MID_MASK RESET_VALUE 0x00000000
	MID_MASK BIT[15:0]

MID_MATCH ADDRESS 0x0234 RW
MID_MATCH RESET_VALUE 0x00000000
	MID_MATCH BIT[15:0]

MID_INV_MATCH ADDRESS 0x0238 RW
MID_INV_MATCH RESET_VALUE 0x00000000
	MID_INV_MATCH BIT[0]

ADDR_MASK_LOWER ADDRESS 0x0240 RW
ADDR_MASK_LOWER RESET_VALUE 0x00000000
	ADDR_MASK_LOWER BIT[31:10]

ADDR_MASK_UPPER ADDRESS 0x0244 R
ADDR_MASK_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

ADDR_MATCH_LOWER ADDRESS 0x0248 RW
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
	ADDR_MATCH_LOWER BIT[31:10]

ADDR_MATCH_UPPER ADDRESS 0x024C R
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

ADDR_INV_MATCH ADDRESS 0x0250 RW
ADDR_INV_MATCH RESET_VALUE 0x00000000
	ADDR_INV_MATCH BIT[0]

ACH_MASK_0 ADDRESS 0x0260 RW
ACH_MASK_0 RESET_VALUE 0x00000000
	AINNERSHARED_MASK BIT[24]
	AFULL_MASK BIT[16]
	AEXCLUSIVE_MASK BIT[8]
	ABURST_MASK BIT[0]

ACH_MATCH_0 ADDRESS 0x0264 RW
ACH_MATCH_0 RESET_VALUE 0x00000000
	AINNERSHARED_MATCH BIT[24]
	AFULL_MATCH BIT[16]
	AEXCLUSIVE_MATCH BIT[8]
	ABURST_MATCH BIT[0]

ACH_MASK_1 ADDRESS 0x0270 RW
ACH_MASK_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MASK BIT[24]
	AMEMTYPE_MASK BIT[18:16]
	ALEN_MASK BIT[11:8]
	AINST_MASK BIT[0]

ACH_MATCH_1 ADDRESS 0x0274 RW
ACH_MATCH_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MATCH BIT[24]
	AMEMTYPE_MATCH BIT[18:16]
	ALEN_MATCH BIT[11:8]
	AINST_MATCH BIT[0]

ACH_INV_MATCH_1 ADDRESS 0x0278 RW
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
	AMEMTYPE_INV_MATCH BIT[16]
	ALEN_INV_MATCH BIT[8]

ACH_MASK_2 ADDRESS 0x0280 RW
ACH_MASK_2 RESET_VALUE 0x00000000
	APROTNS_MASK BIT[24]
	APRIV_MASK BIT[16]
	AOOO_MASK BIT[8]
	ANOALLOCATE_MASK BIT[0]

ACH_MATCH_2 ADDRESS 0x0284 RW
ACH_MATCH_2 RESET_VALUE 0x00000000
	APROTNS_MATCH BIT[24]
	APRIV_MATCH BIT[16]
	AOOO_MATCH BIT[8]
	ANOALLOCATE_MATCH BIT[0]

ACH_MASK_3 ADDRESS 0x0290 RW
ACH_MASK_3 RESET_VALUE 0x00000000
	ASHARED_MASK BIT[24]
	AREQPRIORITY_MASK BIT[17:16]
	AREDIRECT_MASK BIT[8]
	ARDBEATNDXEN_MASK BIT[0]

ACH_MATCH_3 ADDRESS 0x0294 RW
ACH_MATCH_3 RESET_VALUE 0x00000000
	ASHARED_MATCH BIT[24]
	AREQPRIORITY_MATCH BIT[17:16]
	AREDIRECT_MATCH BIT[8]
	ARDBEATNDXEN_MATCH BIT[0]

ACH_INV_MATCH_3 ADDRESS 0x0298 RW
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
	AREQPRIORITY_INV_MATCH BIT[16]

ACH_MASK_4 ADDRESS 0x02A0 RW
ACH_MASK_4 RESET_VALUE 0x00000000
	AWRITE_MASK BIT[24]
	AVMID_MASK BIT[20:16]
	ATRANSIENT_MASK BIT[8]
	ASIZE_MASK BIT[2:0]

ACH_MATCH_4 ADDRESS 0x02A4 RW
ACH_MATCH_4 RESET_VALUE 0x00000000
	AWRITE_MATCH BIT[24]
	AVMID_MATCH BIT[20:16]
	ATRANSIENT_MATCH BIT[8]
	ASIZE_MATCH BIT[2:0]

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
	AVMID_INV_MATCH BIT[16]
	ASIZE_INV_MATCH BIT[0]

BCH_MASK ADDRESS 0x0300 RW
BCH_MASK RESET_VALUE 0x00000000
	BRESP_MASK BIT[1:0]

BCH_MATCH ADDRESS 0x0304 RW
BCH_MATCH RESET_VALUE 0x00000000
	BRESP_MATCH BIT[1:0]

BCH_INV_MATCH ADDRESS 0x0308 RW
BCH_INV_MATCH RESET_VALUE 0x00000000
	BRESP_INV_MATCH BIT[0]

RCH_MASK ADDRESS 0x0340 RW
RCH_MASK RESET_VALUE 0x00000000
	RLAST_MASK BIT[8]
	RRESP_MASK BIT[1:0]

RCH_MATCH ADDRESS 0x0344 RW
RCH_MATCH RESET_VALUE 0x00000000
	RLAST_MATCH BIT[8]
	RRESP_MATCH BIT[1:0]

RCH_INV_MATCH ADDRESS 0x0348 RW
RCH_INV_MATCH RESET_VALUE 0x00000000
	RRESP_INV_MATCH BIT[0]

RD_STATUS_n(n):(0)-(0) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R
RD_STATUS_0 RESET_VALUE 0x00000000
	RD_OUTSTANDING_OVERFLOW BIT[31]
	RD_OUTSTANDING_UNDERFLOW BIT[30]
	RD_OUTSTANDING_MAX BIT[7:0]

WR_STATUS_n(n):(0)-(0) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R
WR_STATUS_0 RESET_VALUE 0x00000000
	WR_OUTSTANDING_OVERFLOW BIT[31]
	WR_OUTSTANDING_UNDERFLOW BIT[30]
	WR_OUTSTANDING_MAX BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_M_DSP_MPORT (level 2)
----------------------------------------------------------------------------------------
bimc_m_dsp_mport MODULE OFFSET=BIMC+0x0000C000 MAX=BIMC+0x0000CFFF APRE=BIMC_M_DSP_MPORT_ SPRE=BIMC_M_DSP_MPORT_ BPRE=BIMC_M_DSP_MPORT_ ABPRE=BIMC_M_DSP_MPORT_ FPRE=BIMC_M_DSP_MPORT_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000102
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		MASTERPORT VALUE 0x01
	TYPE BIT[7:0]
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
	SYNC_MODE BIT[31:24]
		ASYNC VALUE 0x00
		SYNC VALUE 0x01
		ISOSYNC VALUE 0x02
	CONNECTION_TYPE BIT[15:8]
		DIRECT VALUE 0x00
		CASCADE VALUE 0x01
	FUNCTIONALITY BIT[7:0]
		STUB VALUE 0x00
		OOO_ONLY VALUE 0x01
		INORDER VALUE 0x02
		REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	SWAY_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2A ADDRESS 0x0040 R
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
	M_DATA_WIDTH BIT[31:16]
	M_TID_WIDTH BIT[15:8]
	M_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_2B ADDRESS 0x0044 R
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
	C_DATA_WIDTH BIT[15:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH_DEPTH BIT[31:24]
	BCH_DEPTH BIT[23:16]
	WCH_DEPTH BIT[15:8]
	ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	REORDER_BUFFER_DEPTH BIT[15:8]
	REORDER_TABLE_DEPTH BIT[7:0]

CONFIGURATION_INFO_5A ADDRESS 0x0070 R
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
	ACH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5B ADDRESS 0x0074 R
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
	WCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5C ADDRESS 0x0078 R
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
	BCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5D ADDRESS 0x007C R
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
	RCH_PIPELINE_STAGES BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RFU BIT[1:0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	RFU BIT[1:0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	RFU BIT[1:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
	MASTER_CLOCK_GATING_EN BIT[1]
	CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
	MASTER_CLOCK_DEMETA_SEL BIT[1]
	CORE_CLOCK_DEMETA_SEL BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000012
	WR_GATHER_BEATS BIT[31:28]
	RD_GATHER_BEATS BIT[19:16]
	RCSSH BIT[15]
	RCOSH BIT[14]
	RCISH BIT[13]
	RCNSH BIT[12]
	RNCSSH BIT[11]
	RNCOSH BIT[10]
	RNCISH BIT[9]
	RNCNSH BIT[8]
	NARROW_WRITES BIT[4]
	FIODV BIT[2]
	FIOSO BIT[1]
	ORDERING_MODEL BIT[0]
		RELAXED VALUE 0x0
		STRICT VALUE 0x1

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
	REG BIT[2:0]

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
	PRIORITYLVL BIT[9:8]
	OVERRIDE_PRIORITYLVL BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24]
	AMEMTYPE BIT[18:16]
	ATRANSIENT BIT[12]
	ASHARED BIT[11]
	AREDIRECT BIT[10]
	AOOO BIT[9]
	AINNERSHARED BIT[8]
	OVERRIDE_AREQPRIORITY BIT[6]
	OVERRIDE_AMEMTYPE BIT[5]
	OVERRIDE_ATRANSIENT BIT[4]
	OVERRIDE_ASHARED BIT[3]
	OVERRIDE_AREDIRECT BIT[2]
	OVERRIDE_AOOO BIT[1]
	OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0250 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24]
	AMEMTYPE BIT[18:16]
	ATRANSIENT BIT[12]
	ASHARED BIT[11]
	AREDIRECT BIT[10]
	AOOO BIT[9]
	AINNERSHARED BIT[8]
	OVERRIDE_AREQPRIORITY BIT[6]
	OVERRIDE_AMEMTYPE BIT[5]
	OVERRIDE_ATRANSIENT BIT[4]
	OVERRIDE_ASHARED BIT[3]
	OVERRIDE_AREDIRECT BIT[2]
	OVERRIDE_AOOO BIT[1]
	OVERRIDE_AINNERSHARED BIT[0]

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x00043210
	INDEX BIT[19:0]

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x00043210
	INDEX BIT[19:0]

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0x00000000
	ENABLE BIT[0]

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0]

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0]

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

STATUS_2A ADDRESS 0x0420 R
STATUS_2A RESET_VALUE 0x00000000
	WR_PENDING_PRE_BUF BIT[23:16]
	RD_PENDING_PRE_BUF BIT[7:0]

STATUS_2B ADDRESS 0x0424 R
STATUS_2B RESET_VALUE 0x00000000
	WR_PENDING_POST_BUF BIT[23:16]
	RD_PENDING_POST_BUF BIT[7:0]

STATUS_3A ADDRESS 0x0430 R
STATUS_3A RESET_VALUE 0x55111111
	RCB_DATA_RD_FULL BIT[31]
	RCB_DATA_RD_EMPTY BIT[30]
	RCB_CTRL_RD_FULL BIT[29]
	RCB_CTRL_RD_EMPTY BIT[28]
	RCB_DATA_WR_FULL BIT[27]
	RCB_DATA_WR_EMPTY BIT[26]
	RCB_CTRL_WR_FULL BIT[25]
	RCB_CTRL_WR_EMPTY BIT[24]
	BCB_RD_FULL BIT[21]
	BCB_RD_EMPTY BIT[20]
	BCB_WR_FULL BIT[17]
	BCB_WR_EMPTY BIT[16]
	WCB_RD_FULL BIT[13]
	WCB_RD_EMPTY BIT[12]
	WCB_WR_FULL BIT[9]
	WCB_WR_EMPTY BIT[8]
	ACB_RD_FULL BIT[5]
	ACB_RD_EMPTY BIT[4]
	ACB_WR_FULL BIT[1]
	ACB_WR_EMPTY BIT[0]

STATUS_3B ADDRESS 0x0434 R
STATUS_3B RESET_VALUE 0x00111111
	RGB_RD_FULL BIT[21]
	RGB_RD_EMPTY BIT[20]
	RGB_WR_FULL BIT[17]
	RGB_WR_EMPTY BIT[16]
	W2AB_RD_FULL BIT[13]
	W2AB_RD_EMPTY BIT[12]
	W2AB_WR_FULL BIT[9]
	W2AB_WR_EMPTY BIT[8]
	A2WB_RD_FULL BIT[5]
	A2WB_RD_EMPTY BIT[4]
	A2WB_WR_FULL BIT[1]
	A2WB_WR_EMPTY BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_M_DSP_PROF (level 2)
----------------------------------------------------------------------------------------
bimc_m_dsp_prof MODULE OFFSET=BIMC+0x0000D000 MAX=BIMC+0x0000DFFF APRE=BIMC_M_DSP_PROF_ SPRE=BIMC_M_DSP_PROF_ BPRE=BIMC_M_DSP_PROF_ ABPRE=BIMC_M_DSP_PROF_ FPRE=BIMC_M_DSP_PROF_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000202
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		PROFILING VALUE 0x02
	TYPE BIT[7:0]
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	TENURE_WIDTH BIT[31:24]
	TRACKING_TABLE_DEPTH BIT[23:16]
	SCALING_FACTOR BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	PIPE2_ACH_DEPTH BIT[23:16]
	PIPE1_ACH_DEPTH BIT[15:8]
	PIPE0_ACH_DEPTH BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
	TENURE_CLOCK_GATING_EN BIT[1]
	EVENT_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
	WR_TENURE_MODE BIT[25:24]
		WR_CMD_TO_BRESP VALUE 0x0
		WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
		WR_CMD_HANDSHAKE VALUE 0x2
		WR_RESP_HANDSHAKE VALUE 0x3
	RD_TENURE_MODE BIT[17:16]
		RD_CMD_TO_FIRST_RDATA VALUE 0x0
		RD_CMD_TO_LAST_RDATA VALUE 0x1
		RD_CMD_HANDSHAKE VALUE 0x2
		RD_DATA_HANDSHAKE VALUE 0x3
	PROFILING_EN BIT[0]

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

SWAY_SELECT ADDRESS 0x0220 RW
SWAY_SELECT RESET_VALUE 0x00000000
	SWAY BIT[2:0]

MID_MASK ADDRESS 0x0230 RW
MID_MASK RESET_VALUE 0x00000000
	MID_MASK BIT[15:0]

MID_MATCH ADDRESS 0x0234 RW
MID_MATCH RESET_VALUE 0x00000000
	MID_MATCH BIT[15:0]

MID_INV_MATCH ADDRESS 0x0238 RW
MID_INV_MATCH RESET_VALUE 0x00000000
	MID_INV_MATCH BIT[0]

ADDR_MASK_LOWER ADDRESS 0x0240 RW
ADDR_MASK_LOWER RESET_VALUE 0x00000000
	ADDR_MASK_LOWER BIT[31:10]

ADDR_MASK_UPPER ADDRESS 0x0244 R
ADDR_MASK_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

ADDR_MATCH_LOWER ADDRESS 0x0248 RW
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
	ADDR_MATCH_LOWER BIT[31:10]

ADDR_MATCH_UPPER ADDRESS 0x024C R
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

ADDR_INV_MATCH ADDRESS 0x0250 RW
ADDR_INV_MATCH RESET_VALUE 0x00000000
	ADDR_INV_MATCH BIT[0]

ACH_MASK_0 ADDRESS 0x0260 RW
ACH_MASK_0 RESET_VALUE 0x00000000
	AINNERSHARED_MASK BIT[24]
	AFULL_MASK BIT[16]
	AEXCLUSIVE_MASK BIT[8]
	ABURST_MASK BIT[0]

ACH_MATCH_0 ADDRESS 0x0264 RW
ACH_MATCH_0 RESET_VALUE 0x00000000
	AINNERSHARED_MATCH BIT[24]
	AFULL_MATCH BIT[16]
	AEXCLUSIVE_MATCH BIT[8]
	ABURST_MATCH BIT[0]

ACH_MASK_1 ADDRESS 0x0270 RW
ACH_MASK_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MASK BIT[24]
	AMEMTYPE_MASK BIT[18:16]
	ALEN_MASK BIT[11:8]
	AINST_MASK BIT[0]

ACH_MATCH_1 ADDRESS 0x0274 RW
ACH_MATCH_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MATCH BIT[24]
	AMEMTYPE_MATCH BIT[18:16]
	ALEN_MATCH BIT[11:8]
	AINST_MATCH BIT[0]

ACH_INV_MATCH_1 ADDRESS 0x0278 RW
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
	AMEMTYPE_INV_MATCH BIT[16]
	ALEN_INV_MATCH BIT[8]

ACH_MASK_2 ADDRESS 0x0280 RW
ACH_MASK_2 RESET_VALUE 0x00000000
	APROTNS_MASK BIT[24]
	APRIV_MASK BIT[16]
	AOOO_MASK BIT[8]
	ANOALLOCATE_MASK BIT[0]

ACH_MATCH_2 ADDRESS 0x0284 RW
ACH_MATCH_2 RESET_VALUE 0x00000000
	APROTNS_MATCH BIT[24]
	APRIV_MATCH BIT[16]
	AOOO_MATCH BIT[8]
	ANOALLOCATE_MATCH BIT[0]

ACH_MASK_3 ADDRESS 0x0290 RW
ACH_MASK_3 RESET_VALUE 0x00000000
	ASHARED_MASK BIT[24]
	AREQPRIORITY_MASK BIT[17:16]
	AREDIRECT_MASK BIT[8]
	ARDBEATNDXEN_MASK BIT[0]

ACH_MATCH_3 ADDRESS 0x0294 RW
ACH_MATCH_3 RESET_VALUE 0x00000000
	ASHARED_MATCH BIT[24]
	AREQPRIORITY_MATCH BIT[17:16]
	AREDIRECT_MATCH BIT[8]
	ARDBEATNDXEN_MATCH BIT[0]

ACH_INV_MATCH_3 ADDRESS 0x0298 RW
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
	AREQPRIORITY_INV_MATCH BIT[16]

ACH_MASK_4 ADDRESS 0x02A0 RW
ACH_MASK_4 RESET_VALUE 0x00000000
	AWRITE_MASK BIT[24]
	AVMID_MASK BIT[20:16]
	ATRANSIENT_MASK BIT[8]
	ASIZE_MASK BIT[2:0]

ACH_MATCH_4 ADDRESS 0x02A4 RW
ACH_MATCH_4 RESET_VALUE 0x00000000
	AWRITE_MATCH BIT[24]
	AVMID_MATCH BIT[20:16]
	ATRANSIENT_MATCH BIT[8]
	ASIZE_MATCH BIT[2:0]

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
	AVMID_INV_MATCH BIT[16]
	ASIZE_INV_MATCH BIT[0]

BCH_MASK ADDRESS 0x0300 RW
BCH_MASK RESET_VALUE 0x00000000
	BRESP_MASK BIT[1:0]

BCH_MATCH ADDRESS 0x0304 RW
BCH_MATCH RESET_VALUE 0x00000000
	BRESP_MATCH BIT[1:0]

BCH_INV_MATCH ADDRESS 0x0308 RW
BCH_INV_MATCH RESET_VALUE 0x00000000
	BRESP_INV_MATCH BIT[0]

RCH_MASK ADDRESS 0x0340 RW
RCH_MASK RESET_VALUE 0x00000000
	RLAST_MASK BIT[8]
	RRESP_MASK BIT[1:0]

RCH_MATCH ADDRESS 0x0344 RW
RCH_MATCH RESET_VALUE 0x00000000
	RLAST_MATCH BIT[8]
	RRESP_MATCH BIT[1:0]

RCH_INV_MATCH ADDRESS 0x0348 RW
RCH_INV_MATCH RESET_VALUE 0x00000000
	RRESP_INV_MATCH BIT[0]

RD_STATUS_n(n):(0)-(0) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R
RD_STATUS_0 RESET_VALUE 0x00000000
	RD_OUTSTANDING_OVERFLOW BIT[31]
	RD_OUTSTANDING_UNDERFLOW BIT[30]
	RD_OUTSTANDING_MAX BIT[7:0]

WR_STATUS_n(n):(0)-(0) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R
WR_STATUS_0 RESET_VALUE 0x00000000
	WR_OUTSTANDING_OVERFLOW BIT[31]
	WR_OUTSTANDING_UNDERFLOW BIT[30]
	WR_OUTSTANDING_MAX BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_M_MCDMA_MPORT (level 2)
----------------------------------------------------------------------------------------
bimc_m_mcdma_mport MODULE OFFSET=BIMC+0x00010000 MAX=BIMC+0x00010FFF APRE=BIMC_M_MCDMA_MPORT_ SPRE=BIMC_M_MCDMA_MPORT_ BPRE=BIMC_M_MCDMA_MPORT_ ABPRE=BIMC_M_MCDMA_MPORT_ FPRE=BIMC_M_MCDMA_MPORT_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000102
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		MASTERPORT VALUE 0x01
	TYPE BIT[7:0]
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
	SYNC_MODE BIT[31:24]
		ASYNC VALUE 0x00
		SYNC VALUE 0x01
		ISOSYNC VALUE 0x02
	CONNECTION_TYPE BIT[15:8]
		DIRECT VALUE 0x00
		CASCADE VALUE 0x01
	FUNCTIONALITY BIT[7:0]
		STUB VALUE 0x00
		OOO_ONLY VALUE 0x01
		INORDER VALUE 0x02
		REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	SWAY_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2A ADDRESS 0x0040 R
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
	M_DATA_WIDTH BIT[31:16]
	M_TID_WIDTH BIT[15:8]
	M_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_2B ADDRESS 0x0044 R
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
	C_DATA_WIDTH BIT[15:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH_DEPTH BIT[31:24]
	BCH_DEPTH BIT[23:16]
	WCH_DEPTH BIT[15:8]
	ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	REORDER_BUFFER_DEPTH BIT[15:8]
	REORDER_TABLE_DEPTH BIT[7:0]

CONFIGURATION_INFO_5A ADDRESS 0x0070 R
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
	ACH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5B ADDRESS 0x0074 R
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
	WCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5C ADDRESS 0x0078 R
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
	BCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5D ADDRESS 0x007C R
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
	RCH_PIPELINE_STAGES BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RFU BIT[1:0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	RFU BIT[1:0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	RFU BIT[1:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
	MASTER_CLOCK_GATING_EN BIT[1]
	CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
	MASTER_CLOCK_DEMETA_SEL BIT[1]
	CORE_CLOCK_DEMETA_SEL BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000012
	WR_GATHER_BEATS BIT[31:28]
	RD_GATHER_BEATS BIT[19:16]
	RCSSH BIT[15]
	RCOSH BIT[14]
	RCISH BIT[13]
	RCNSH BIT[12]
	RNCSSH BIT[11]
	RNCOSH BIT[10]
	RNCISH BIT[9]
	RNCNSH BIT[8]
	NARROW_WRITES BIT[4]
	FIODV BIT[2]
	FIOSO BIT[1]
	ORDERING_MODEL BIT[0]
		RELAXED VALUE 0x0
		STRICT VALUE 0x1

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
	REG BIT[2:0]

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
	PRIORITYLVL BIT[9:8]
	OVERRIDE_PRIORITYLVL BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24]
	AMEMTYPE BIT[18:16]
	ATRANSIENT BIT[12]
	ASHARED BIT[11]
	AREDIRECT BIT[10]
	AOOO BIT[9]
	AINNERSHARED BIT[8]
	OVERRIDE_AREQPRIORITY BIT[6]
	OVERRIDE_AMEMTYPE BIT[5]
	OVERRIDE_ATRANSIENT BIT[4]
	OVERRIDE_ASHARED BIT[3]
	OVERRIDE_AREDIRECT BIT[2]
	OVERRIDE_AOOO BIT[1]
	OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0250 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24]
	AMEMTYPE BIT[18:16]
	ATRANSIENT BIT[12]
	ASHARED BIT[11]
	AREDIRECT BIT[10]
	AOOO BIT[9]
	AINNERSHARED BIT[8]
	OVERRIDE_AREQPRIORITY BIT[6]
	OVERRIDE_AMEMTYPE BIT[5]
	OVERRIDE_ATRANSIENT BIT[4]
	OVERRIDE_ASHARED BIT[3]
	OVERRIDE_AREDIRECT BIT[2]
	OVERRIDE_AOOO BIT[1]
	OVERRIDE_AINNERSHARED BIT[0]

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x00043210
	INDEX BIT[19:0]

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x00043210
	INDEX BIT[19:0]

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0x00000000
	ENABLE BIT[0]

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0]

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0]

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

STATUS_2A ADDRESS 0x0420 R
STATUS_2A RESET_VALUE 0x00000000
	WR_PENDING_PRE_BUF BIT[23:16]
	RD_PENDING_PRE_BUF BIT[7:0]

STATUS_2B ADDRESS 0x0424 R
STATUS_2B RESET_VALUE 0x00000000
	WR_PENDING_POST_BUF BIT[23:16]
	RD_PENDING_POST_BUF BIT[7:0]

STATUS_3A ADDRESS 0x0430 R
STATUS_3A RESET_VALUE 0x55111111
	RCB_DATA_RD_FULL BIT[31]
	RCB_DATA_RD_EMPTY BIT[30]
	RCB_CTRL_RD_FULL BIT[29]
	RCB_CTRL_RD_EMPTY BIT[28]
	RCB_DATA_WR_FULL BIT[27]
	RCB_DATA_WR_EMPTY BIT[26]
	RCB_CTRL_WR_FULL BIT[25]
	RCB_CTRL_WR_EMPTY BIT[24]
	BCB_RD_FULL BIT[21]
	BCB_RD_EMPTY BIT[20]
	BCB_WR_FULL BIT[17]
	BCB_WR_EMPTY BIT[16]
	WCB_RD_FULL BIT[13]
	WCB_RD_EMPTY BIT[12]
	WCB_WR_FULL BIT[9]
	WCB_WR_EMPTY BIT[8]
	ACB_RD_FULL BIT[5]
	ACB_RD_EMPTY BIT[4]
	ACB_WR_FULL BIT[1]
	ACB_WR_EMPTY BIT[0]

STATUS_3B ADDRESS 0x0434 R
STATUS_3B RESET_VALUE 0x00111111
	RGB_RD_FULL BIT[21]
	RGB_RD_EMPTY BIT[20]
	RGB_WR_FULL BIT[17]
	RGB_WR_EMPTY BIT[16]
	W2AB_RD_FULL BIT[13]
	W2AB_RD_EMPTY BIT[12]
	W2AB_WR_FULL BIT[9]
	W2AB_WR_EMPTY BIT[8]
	A2WB_RD_FULL BIT[5]
	A2WB_RD_EMPTY BIT[4]
	A2WB_WR_FULL BIT[1]
	A2WB_WR_EMPTY BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_M_MCDMA_PROF (level 2)
----------------------------------------------------------------------------------------
bimc_m_mcdma_prof MODULE OFFSET=BIMC+0x00011000 MAX=BIMC+0x00011FFF APRE=BIMC_M_MCDMA_PROF_ SPRE=BIMC_M_MCDMA_PROF_ BPRE=BIMC_M_MCDMA_PROF_ ABPRE=BIMC_M_MCDMA_PROF_ FPRE=BIMC_M_MCDMA_PROF_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000202
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		PROFILING VALUE 0x02
	TYPE BIT[7:0]
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	TENURE_WIDTH BIT[31:24]
	TRACKING_TABLE_DEPTH BIT[23:16]
	SCALING_FACTOR BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	PIPE2_ACH_DEPTH BIT[23:16]
	PIPE1_ACH_DEPTH BIT[15:8]
	PIPE0_ACH_DEPTH BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
	TENURE_CLOCK_GATING_EN BIT[1]
	EVENT_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
	WR_TENURE_MODE BIT[25:24]
		WR_CMD_TO_BRESP VALUE 0x0
		WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
		WR_CMD_HANDSHAKE VALUE 0x2
		WR_RESP_HANDSHAKE VALUE 0x3
	RD_TENURE_MODE BIT[17:16]
		RD_CMD_TO_FIRST_RDATA VALUE 0x0
		RD_CMD_TO_LAST_RDATA VALUE 0x1
		RD_CMD_HANDSHAKE VALUE 0x2
		RD_DATA_HANDSHAKE VALUE 0x3
	PROFILING_EN BIT[0]

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

SWAY_SELECT ADDRESS 0x0220 RW
SWAY_SELECT RESET_VALUE 0x00000000
	SWAY BIT[2:0]

MID_MASK ADDRESS 0x0230 RW
MID_MASK RESET_VALUE 0x00000000
	MID_MASK BIT[15:0]

MID_MATCH ADDRESS 0x0234 RW
MID_MATCH RESET_VALUE 0x00000000
	MID_MATCH BIT[15:0]

MID_INV_MATCH ADDRESS 0x0238 RW
MID_INV_MATCH RESET_VALUE 0x00000000
	MID_INV_MATCH BIT[0]

ADDR_MASK_LOWER ADDRESS 0x0240 RW
ADDR_MASK_LOWER RESET_VALUE 0x00000000
	ADDR_MASK_LOWER BIT[31:10]

ADDR_MASK_UPPER ADDRESS 0x0244 R
ADDR_MASK_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

ADDR_MATCH_LOWER ADDRESS 0x0248 RW
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
	ADDR_MATCH_LOWER BIT[31:10]

ADDR_MATCH_UPPER ADDRESS 0x024C R
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

ADDR_INV_MATCH ADDRESS 0x0250 RW
ADDR_INV_MATCH RESET_VALUE 0x00000000
	ADDR_INV_MATCH BIT[0]

ACH_MASK_0 ADDRESS 0x0260 RW
ACH_MASK_0 RESET_VALUE 0x00000000
	AINNERSHARED_MASK BIT[24]
	AFULL_MASK BIT[16]
	AEXCLUSIVE_MASK BIT[8]
	ABURST_MASK BIT[0]

ACH_MATCH_0 ADDRESS 0x0264 RW
ACH_MATCH_0 RESET_VALUE 0x00000000
	AINNERSHARED_MATCH BIT[24]
	AFULL_MATCH BIT[16]
	AEXCLUSIVE_MATCH BIT[8]
	ABURST_MATCH BIT[0]

ACH_MASK_1 ADDRESS 0x0270 RW
ACH_MASK_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MASK BIT[24]
	AMEMTYPE_MASK BIT[18:16]
	ALEN_MASK BIT[11:8]
	AINST_MASK BIT[0]

ACH_MATCH_1 ADDRESS 0x0274 RW
ACH_MATCH_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MATCH BIT[24]
	AMEMTYPE_MATCH BIT[18:16]
	ALEN_MATCH BIT[11:8]
	AINST_MATCH BIT[0]

ACH_INV_MATCH_1 ADDRESS 0x0278 RW
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
	AMEMTYPE_INV_MATCH BIT[16]
	ALEN_INV_MATCH BIT[8]

ACH_MASK_2 ADDRESS 0x0280 RW
ACH_MASK_2 RESET_VALUE 0x00000000
	APROTNS_MASK BIT[24]
	APRIV_MASK BIT[16]
	AOOO_MASK BIT[8]
	ANOALLOCATE_MASK BIT[0]

ACH_MATCH_2 ADDRESS 0x0284 RW
ACH_MATCH_2 RESET_VALUE 0x00000000
	APROTNS_MATCH BIT[24]
	APRIV_MATCH BIT[16]
	AOOO_MATCH BIT[8]
	ANOALLOCATE_MATCH BIT[0]

ACH_MASK_3 ADDRESS 0x0290 RW
ACH_MASK_3 RESET_VALUE 0x00000000
	ASHARED_MASK BIT[24]
	AREQPRIORITY_MASK BIT[17:16]
	AREDIRECT_MASK BIT[8]
	ARDBEATNDXEN_MASK BIT[0]

ACH_MATCH_3 ADDRESS 0x0294 RW
ACH_MATCH_3 RESET_VALUE 0x00000000
	ASHARED_MATCH BIT[24]
	AREQPRIORITY_MATCH BIT[17:16]
	AREDIRECT_MATCH BIT[8]
	ARDBEATNDXEN_MATCH BIT[0]

ACH_INV_MATCH_3 ADDRESS 0x0298 RW
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
	AREQPRIORITY_INV_MATCH BIT[16]

ACH_MASK_4 ADDRESS 0x02A0 RW
ACH_MASK_4 RESET_VALUE 0x00000000
	AWRITE_MASK BIT[24]
	AVMID_MASK BIT[20:16]
	ATRANSIENT_MASK BIT[8]
	ASIZE_MASK BIT[2:0]

ACH_MATCH_4 ADDRESS 0x02A4 RW
ACH_MATCH_4 RESET_VALUE 0x00000000
	AWRITE_MATCH BIT[24]
	AVMID_MATCH BIT[20:16]
	ATRANSIENT_MATCH BIT[8]
	ASIZE_MATCH BIT[2:0]

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
	AVMID_INV_MATCH BIT[16]
	ASIZE_INV_MATCH BIT[0]

BCH_MASK ADDRESS 0x0300 RW
BCH_MASK RESET_VALUE 0x00000000
	BRESP_MASK BIT[1:0]

BCH_MATCH ADDRESS 0x0304 RW
BCH_MATCH RESET_VALUE 0x00000000
	BRESP_MATCH BIT[1:0]

BCH_INV_MATCH ADDRESS 0x0308 RW
BCH_INV_MATCH RESET_VALUE 0x00000000
	BRESP_INV_MATCH BIT[0]

RCH_MASK ADDRESS 0x0340 RW
RCH_MASK RESET_VALUE 0x00000000
	RLAST_MASK BIT[8]
	RRESP_MASK BIT[1:0]

RCH_MATCH ADDRESS 0x0344 RW
RCH_MATCH RESET_VALUE 0x00000000
	RLAST_MATCH BIT[8]
	RRESP_MATCH BIT[1:0]

RCH_INV_MATCH ADDRESS 0x0348 RW
RCH_INV_MATCH RESET_VALUE 0x00000000
	RRESP_INV_MATCH BIT[0]

RD_STATUS_n(n):(0)-(0) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R
RD_STATUS_0 RESET_VALUE 0x00000000
	RD_OUTSTANDING_OVERFLOW BIT[31]
	RD_OUTSTANDING_UNDERFLOW BIT[30]
	RD_OUTSTANDING_MAX BIT[7:0]

WR_STATUS_n(n):(0)-(0) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R
WR_STATUS_0 RESET_VALUE 0x00000000
	WR_OUTSTANDING_OVERFLOW BIT[31]
	WR_OUTSTANDING_UNDERFLOW BIT[30]
	WR_OUTSTANDING_MAX BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_M_SYS_MPORT (level 2)
----------------------------------------------------------------------------------------
bimc_m_sys_mport MODULE OFFSET=BIMC+0x00014000 MAX=BIMC+0x00014FFF APRE=BIMC_M_SYS_MPORT_ SPRE=BIMC_M_SYS_MPORT_ BPRE=BIMC_M_SYS_MPORT_ ABPRE=BIMC_M_SYS_MPORT_ FPRE=BIMC_M_SYS_MPORT_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000102
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		MASTERPORT VALUE 0x01
	TYPE BIT[7:0]
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
	SYNC_MODE BIT[31:24]
		ASYNC VALUE 0x00
		SYNC VALUE 0x01
		ISOSYNC VALUE 0x02
	CONNECTION_TYPE BIT[15:8]
		DIRECT VALUE 0x00
		CASCADE VALUE 0x01
	FUNCTIONALITY BIT[7:0]
		STUB VALUE 0x00
		OOO_ONLY VALUE 0x01
		INORDER VALUE 0x02
		REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	SWAY_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2A ADDRESS 0x0040 R
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
	M_DATA_WIDTH BIT[31:16]
	M_TID_WIDTH BIT[15:8]
	M_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_2B ADDRESS 0x0044 R
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
	C_DATA_WIDTH BIT[15:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH_DEPTH BIT[31:24]
	BCH_DEPTH BIT[23:16]
	WCH_DEPTH BIT[15:8]
	ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	REORDER_BUFFER_DEPTH BIT[15:8]
	REORDER_TABLE_DEPTH BIT[7:0]

CONFIGURATION_INFO_5A ADDRESS 0x0070 R
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
	ACH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5B ADDRESS 0x0074 R
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
	WCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5C ADDRESS 0x0078 R
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
	BCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5D ADDRESS 0x007C R
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
	RCH_PIPELINE_STAGES BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RFU BIT[1:0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	RFU BIT[1:0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	RFU BIT[1:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
	MASTER_CLOCK_GATING_EN BIT[1]
	CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
	MASTER_CLOCK_DEMETA_SEL BIT[1]
	CORE_CLOCK_DEMETA_SEL BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000012
	WR_GATHER_BEATS BIT[31:28]
	RD_GATHER_BEATS BIT[19:16]
	RCSSH BIT[15]
	RCOSH BIT[14]
	RCISH BIT[13]
	RCNSH BIT[12]
	RNCSSH BIT[11]
	RNCOSH BIT[10]
	RNCISH BIT[9]
	RNCNSH BIT[8]
	NARROW_WRITES BIT[4]
	FIODV BIT[2]
	FIOSO BIT[1]
	ORDERING_MODEL BIT[0]
		RELAXED VALUE 0x0
		STRICT VALUE 0x1

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
	REG BIT[2:0]

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
	PRIORITYLVL BIT[9:8]
	OVERRIDE_PRIORITYLVL BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24]
	AMEMTYPE BIT[18:16]
	ATRANSIENT BIT[12]
	ASHARED BIT[11]
	AREDIRECT BIT[10]
	AOOO BIT[9]
	AINNERSHARED BIT[8]
	OVERRIDE_AREQPRIORITY BIT[6]
	OVERRIDE_AMEMTYPE BIT[5]
	OVERRIDE_ATRANSIENT BIT[4]
	OVERRIDE_ASHARED BIT[3]
	OVERRIDE_AREDIRECT BIT[2]
	OVERRIDE_AOOO BIT[1]
	OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0250 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24]
	AMEMTYPE BIT[18:16]
	ATRANSIENT BIT[12]
	ASHARED BIT[11]
	AREDIRECT BIT[10]
	AOOO BIT[9]
	AINNERSHARED BIT[8]
	OVERRIDE_AREQPRIORITY BIT[6]
	OVERRIDE_AMEMTYPE BIT[5]
	OVERRIDE_ATRANSIENT BIT[4]
	OVERRIDE_ASHARED BIT[3]
	OVERRIDE_AREDIRECT BIT[2]
	OVERRIDE_AOOO BIT[1]
	OVERRIDE_AINNERSHARED BIT[0]

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x00043210
	INDEX BIT[19:0]

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x00043210
	INDEX BIT[19:0]

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0x00000000
	ENABLE BIT[0]

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0]

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0]

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

STATUS_2A ADDRESS 0x0420 R
STATUS_2A RESET_VALUE 0x00000000
	WR_PENDING_PRE_BUF BIT[23:16]
	RD_PENDING_PRE_BUF BIT[7:0]

STATUS_2B ADDRESS 0x0424 R
STATUS_2B RESET_VALUE 0x00000000
	WR_PENDING_POST_BUF BIT[23:16]
	RD_PENDING_POST_BUF BIT[7:0]

STATUS_3A ADDRESS 0x0430 R
STATUS_3A RESET_VALUE 0x55111111
	RCB_DATA_RD_FULL BIT[31]
	RCB_DATA_RD_EMPTY BIT[30]
	RCB_CTRL_RD_FULL BIT[29]
	RCB_CTRL_RD_EMPTY BIT[28]
	RCB_DATA_WR_FULL BIT[27]
	RCB_DATA_WR_EMPTY BIT[26]
	RCB_CTRL_WR_FULL BIT[25]
	RCB_CTRL_WR_EMPTY BIT[24]
	BCB_RD_FULL BIT[21]
	BCB_RD_EMPTY BIT[20]
	BCB_WR_FULL BIT[17]
	BCB_WR_EMPTY BIT[16]
	WCB_RD_FULL BIT[13]
	WCB_RD_EMPTY BIT[12]
	WCB_WR_FULL BIT[9]
	WCB_WR_EMPTY BIT[8]
	ACB_RD_FULL BIT[5]
	ACB_RD_EMPTY BIT[4]
	ACB_WR_FULL BIT[1]
	ACB_WR_EMPTY BIT[0]

STATUS_3B ADDRESS 0x0434 R
STATUS_3B RESET_VALUE 0x00111111
	RGB_RD_FULL BIT[21]
	RGB_RD_EMPTY BIT[20]
	RGB_WR_FULL BIT[17]
	RGB_WR_EMPTY BIT[16]
	W2AB_RD_FULL BIT[13]
	W2AB_RD_EMPTY BIT[12]
	W2AB_WR_FULL BIT[9]
	W2AB_WR_EMPTY BIT[8]
	A2WB_RD_FULL BIT[5]
	A2WB_RD_EMPTY BIT[4]
	A2WB_WR_FULL BIT[1]
	A2WB_WR_EMPTY BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_M_SYS_PROF (level 2)
----------------------------------------------------------------------------------------
bimc_m_sys_prof MODULE OFFSET=BIMC+0x00015000 MAX=BIMC+0x00015FFF APRE=BIMC_M_SYS_PROF_ SPRE=BIMC_M_SYS_PROF_ BPRE=BIMC_M_SYS_PROF_ ABPRE=BIMC_M_SYS_PROF_ FPRE=BIMC_M_SYS_PROF_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000202
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		PROFILING VALUE 0x02
	TYPE BIT[7:0]
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	TENURE_WIDTH BIT[31:24]
	TRACKING_TABLE_DEPTH BIT[23:16]
	SCALING_FACTOR BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	PIPE2_ACH_DEPTH BIT[23:16]
	PIPE1_ACH_DEPTH BIT[15:8]
	PIPE0_ACH_DEPTH BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
	TENURE_CLOCK_GATING_EN BIT[1]
	EVENT_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
	WR_TENURE_MODE BIT[25:24]
		WR_CMD_TO_BRESP VALUE 0x0
		WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
		WR_CMD_HANDSHAKE VALUE 0x2
		WR_RESP_HANDSHAKE VALUE 0x3
	RD_TENURE_MODE BIT[17:16]
		RD_CMD_TO_FIRST_RDATA VALUE 0x0
		RD_CMD_TO_LAST_RDATA VALUE 0x1
		RD_CMD_HANDSHAKE VALUE 0x2
		RD_DATA_HANDSHAKE VALUE 0x3
	PROFILING_EN BIT[0]

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

SWAY_SELECT ADDRESS 0x0220 RW
SWAY_SELECT RESET_VALUE 0x00000000
	SWAY BIT[2:0]

MID_MASK ADDRESS 0x0230 RW
MID_MASK RESET_VALUE 0x00000000
	MID_MASK BIT[15:0]

MID_MATCH ADDRESS 0x0234 RW
MID_MATCH RESET_VALUE 0x00000000
	MID_MATCH BIT[15:0]

MID_INV_MATCH ADDRESS 0x0238 RW
MID_INV_MATCH RESET_VALUE 0x00000000
	MID_INV_MATCH BIT[0]

ADDR_MASK_LOWER ADDRESS 0x0240 RW
ADDR_MASK_LOWER RESET_VALUE 0x00000000
	ADDR_MASK_LOWER BIT[31:10]

ADDR_MASK_UPPER ADDRESS 0x0244 R
ADDR_MASK_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

ADDR_MATCH_LOWER ADDRESS 0x0248 RW
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
	ADDR_MATCH_LOWER BIT[31:10]

ADDR_MATCH_UPPER ADDRESS 0x024C R
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

ADDR_INV_MATCH ADDRESS 0x0250 RW
ADDR_INV_MATCH RESET_VALUE 0x00000000
	ADDR_INV_MATCH BIT[0]

ACH_MASK_0 ADDRESS 0x0260 RW
ACH_MASK_0 RESET_VALUE 0x00000000
	AINNERSHARED_MASK BIT[24]
	AFULL_MASK BIT[16]
	AEXCLUSIVE_MASK BIT[8]
	ABURST_MASK BIT[0]

ACH_MATCH_0 ADDRESS 0x0264 RW
ACH_MATCH_0 RESET_VALUE 0x00000000
	AINNERSHARED_MATCH BIT[24]
	AFULL_MATCH BIT[16]
	AEXCLUSIVE_MATCH BIT[8]
	ABURST_MATCH BIT[0]

ACH_MASK_1 ADDRESS 0x0270 RW
ACH_MASK_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MASK BIT[24]
	AMEMTYPE_MASK BIT[18:16]
	ALEN_MASK BIT[11:8]
	AINST_MASK BIT[0]

ACH_MATCH_1 ADDRESS 0x0274 RW
ACH_MATCH_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MATCH BIT[24]
	AMEMTYPE_MATCH BIT[18:16]
	ALEN_MATCH BIT[11:8]
	AINST_MATCH BIT[0]

ACH_INV_MATCH_1 ADDRESS 0x0278 RW
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
	AMEMTYPE_INV_MATCH BIT[16]
	ALEN_INV_MATCH BIT[8]

ACH_MASK_2 ADDRESS 0x0280 RW
ACH_MASK_2 RESET_VALUE 0x00000000
	APROTNS_MASK BIT[24]
	APRIV_MASK BIT[16]
	AOOO_MASK BIT[8]
	ANOALLOCATE_MASK BIT[0]

ACH_MATCH_2 ADDRESS 0x0284 RW
ACH_MATCH_2 RESET_VALUE 0x00000000
	APROTNS_MATCH BIT[24]
	APRIV_MATCH BIT[16]
	AOOO_MATCH BIT[8]
	ANOALLOCATE_MATCH BIT[0]

ACH_MASK_3 ADDRESS 0x0290 RW
ACH_MASK_3 RESET_VALUE 0x00000000
	ASHARED_MASK BIT[24]
	AREQPRIORITY_MASK BIT[17:16]
	AREDIRECT_MASK BIT[8]
	ARDBEATNDXEN_MASK BIT[0]

ACH_MATCH_3 ADDRESS 0x0294 RW
ACH_MATCH_3 RESET_VALUE 0x00000000
	ASHARED_MATCH BIT[24]
	AREQPRIORITY_MATCH BIT[17:16]
	AREDIRECT_MATCH BIT[8]
	ARDBEATNDXEN_MATCH BIT[0]

ACH_INV_MATCH_3 ADDRESS 0x0298 RW
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
	AREQPRIORITY_INV_MATCH BIT[16]

ACH_MASK_4 ADDRESS 0x02A0 RW
ACH_MASK_4 RESET_VALUE 0x00000000
	AWRITE_MASK BIT[24]
	AVMID_MASK BIT[20:16]
	ATRANSIENT_MASK BIT[8]
	ASIZE_MASK BIT[2:0]

ACH_MATCH_4 ADDRESS 0x02A4 RW
ACH_MATCH_4 RESET_VALUE 0x00000000
	AWRITE_MATCH BIT[24]
	AVMID_MATCH BIT[20:16]
	ATRANSIENT_MATCH BIT[8]
	ASIZE_MATCH BIT[2:0]

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
	AVMID_INV_MATCH BIT[16]
	ASIZE_INV_MATCH BIT[0]

BCH_MASK ADDRESS 0x0300 RW
BCH_MASK RESET_VALUE 0x00000000
	BRESP_MASK BIT[1:0]

BCH_MATCH ADDRESS 0x0304 RW
BCH_MATCH RESET_VALUE 0x00000000
	BRESP_MATCH BIT[1:0]

BCH_INV_MATCH ADDRESS 0x0308 RW
BCH_INV_MATCH RESET_VALUE 0x00000000
	BRESP_INV_MATCH BIT[0]

RCH_MASK ADDRESS 0x0340 RW
RCH_MASK RESET_VALUE 0x00000000
	RLAST_MASK BIT[8]
	RRESP_MASK BIT[1:0]

RCH_MATCH ADDRESS 0x0344 RW
RCH_MATCH RESET_VALUE 0x00000000
	RLAST_MATCH BIT[8]
	RRESP_MATCH BIT[1:0]

RCH_INV_MATCH ADDRESS 0x0348 RW
RCH_INV_MATCH RESET_VALUE 0x00000000
	RRESP_INV_MATCH BIT[0]

RD_STATUS_n(n):(0)-(0) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R
RD_STATUS_0 RESET_VALUE 0x00000000
	RD_OUTSTANDING_OVERFLOW BIT[31]
	RD_OUTSTANDING_UNDERFLOW BIT[30]
	RD_OUTSTANDING_MAX BIT[7:0]

WR_STATUS_n(n):(0)-(0) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R
WR_STATUS_0 RESET_VALUE 0x00000000
	WR_OUTSTANDING_OVERFLOW BIT[31]
	WR_OUTSTANDING_UNDERFLOW BIT[30]
	WR_OUTSTANDING_MAX BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_M_TCU_MPORT (level 2)
----------------------------------------------------------------------------------------
bimc_m_tcu_mport MODULE OFFSET=BIMC+0x00018000 MAX=BIMC+0x00018FFF APRE=BIMC_M_TCU_MPORT_ SPRE=BIMC_M_TCU_MPORT_ BPRE=BIMC_M_TCU_MPORT_ ABPRE=BIMC_M_TCU_MPORT_ FPRE=BIMC_M_TCU_MPORT_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000102
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		MASTERPORT VALUE 0x01
	TYPE BIT[7:0]
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000000
	SYNC_MODE BIT[31:24]
		ASYNC VALUE 0x00
		SYNC VALUE 0x01
		ISOSYNC VALUE 0x02
	CONNECTION_TYPE BIT[15:8]
		DIRECT VALUE 0x00
		CASCADE VALUE 0x01
	FUNCTIONALITY BIT[7:0]
		STUB VALUE 0x00
		OOO_ONLY VALUE 0x01
		INORDER VALUE 0x02
		REORDER VALUE 0x03

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	SWAY_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2A ADDRESS 0x0040 R
CONFIGURATION_INFO_2A RESET_VALUE 0x00000000
	M_DATA_WIDTH BIT[31:16]
	M_TID_WIDTH BIT[15:8]
	M_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_2B ADDRESS 0x0044 R
CONFIGURATION_INFO_2B RESET_VALUE 0x00000000
	C_DATA_WIDTH BIT[15:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH_DEPTH BIT[31:24]
	BCH_DEPTH BIT[23:16]
	WCH_DEPTH BIT[15:8]
	ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	REORDER_BUFFER_DEPTH BIT[15:8]
	REORDER_TABLE_DEPTH BIT[7:0]

CONFIGURATION_INFO_5A ADDRESS 0x0070 R
CONFIGURATION_INFO_5A RESET_VALUE 0x00000000
	ACH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5B ADDRESS 0x0074 R
CONFIGURATION_INFO_5B RESET_VALUE 0x00000000
	WCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5C ADDRESS 0x0078 R
CONFIGURATION_INFO_5C RESET_VALUE 0x00000000
	BCH_PIPELINE_STAGES BIT[31:0]

CONFIGURATION_INFO_5D ADDRESS 0x007C R
CONFIGURATION_INFO_5D RESET_VALUE 0x00000000
	RCH_PIPELINE_STAGES BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RFU BIT[1:0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	RFU BIT[1:0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	RFU BIT[1:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
	MASTER_CLOCK_GATING_EN BIT[1]
	CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
	MASTER_CLOCK_DEMETA_SEL BIT[1]
	CORE_CLOCK_DEMETA_SEL BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000012
	WR_GATHER_BEATS BIT[31:28]
	RD_GATHER_BEATS BIT[19:16]
	RCSSH BIT[15]
	RCOSH BIT[14]
	RCISH BIT[13]
	RCNSH BIT[12]
	RNCSSH BIT[11]
	RNCOSH BIT[10]
	RNCISH BIT[9]
	RNCNSH BIT[8]
	NARROW_WRITES BIT[4]
	FIODV BIT[2]
	FIOSO BIT[1]
	ORDERING_MODEL BIT[0]
		RELAXED VALUE 0x0
		STRICT VALUE 0x1

WR_WAY_CROSSING ADDRESS 0x0220 RW
WR_WAY_CROSSING RESET_VALUE 0x00000000
	REG BIT[2:0]

PRIORITYLVL_OVERRIDE ADDRESS 0x0230 RW
PRIORITYLVL_OVERRIDE RESET_VALUE 0x00000000
	PRIORITYLVL BIT[9:8]
	OVERRIDE_PRIORITYLVL BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0240 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24]
	AMEMTYPE BIT[18:16]
	ATRANSIENT BIT[12]
	ASHARED BIT[11]
	AREDIRECT BIT[10]
	AOOO BIT[9]
	AINNERSHARED BIT[8]
	OVERRIDE_AREQPRIORITY BIT[6]
	OVERRIDE_AMEMTYPE BIT[5]
	OVERRIDE_ATRANSIENT BIT[4]
	OVERRIDE_ASHARED BIT[3]
	OVERRIDE_AREDIRECT BIT[2]
	OVERRIDE_AOOO BIT[1]
	OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0250 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	AREQPRIORITY BIT[25:24]
	AMEMTYPE BIT[18:16]
	ATRANSIENT BIT[12]
	ASHARED BIT[11]
	AREDIRECT BIT[10]
	AOOO BIT[9]
	AINNERSHARED BIT[8]
	OVERRIDE_AREQPRIORITY BIT[6]
	OVERRIDE_AMEMTYPE BIT[5]
	OVERRIDE_ATRANSIENT BIT[4]
	OVERRIDE_ASHARED BIT[3]
	OVERRIDE_AREDIRECT BIT[2]
	OVERRIDE_AOOO BIT[1]
	OVERRIDE_AINNERSHARED BIT[0]

RD_TRACKING_INDEX ADDRESS 0x0270 RW
RD_TRACKING_INDEX RESET_VALUE 0x00043210
	INDEX BIT[19:0]

WR_TRACKING_INDEX ADDRESS 0x0274 RW
WR_TRACKING_INDEX RESET_VALUE 0x00043210
	INDEX BIT[19:0]

BKE_ENABLE ADDRESS 0x0300 RW
BKE_ENABLE RESET_VALUE 0x00000000
	ENABLE BIT[0]

BKE_GRANT_PERIOD ADDRESS 0x0304 RW
BKE_GRANT_PERIOD RESET_VALUE 0x00000000
	GRANT_PERIOD BIT[9:0]

BKE_GRANT_COUNT ADDRESS 0x0308 RW
BKE_GRANT_COUNT RESET_VALUE 0x00000000
	GRANT_COUNT BIT[15:0]

BKE_THRESHOLD_HIGH ADDRESS 0x0320 RW
BKE_THRESHOLD_HIGH RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_THRESHOLD_MEDIUM ADDRESS 0x0324 RW
BKE_THRESHOLD_MEDIUM RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_THRESHOLD_LOW ADDRESS 0x0328 RW
BKE_THRESHOLD_LOW RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

BKE_HEALTH_0 ADDRESS 0x0340 RW
BKE_HEALTH_0 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_1 ADDRESS 0x0344 RW
BKE_HEALTH_1 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_2 ADDRESS 0x0348 RW
BKE_HEALTH_2 RESET_VALUE 0x00000000
	LIMIT_COMMANDS BIT[31]
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

BKE_HEALTH_3 ADDRESS 0x034C RW
BKE_HEALTH_3 RESET_VALUE 0x00000000
	AREQPRIORITY BIT[9:8]
	PRIORITYLVL BIT[1:0]

STATUS_2A ADDRESS 0x0420 R
STATUS_2A RESET_VALUE 0x00000000
	WR_PENDING_PRE_BUF BIT[23:16]
	RD_PENDING_PRE_BUF BIT[7:0]

STATUS_2B ADDRESS 0x0424 R
STATUS_2B RESET_VALUE 0x00000000
	WR_PENDING_POST_BUF BIT[23:16]
	RD_PENDING_POST_BUF BIT[7:0]

STATUS_3A ADDRESS 0x0430 R
STATUS_3A RESET_VALUE 0x55111111
	RCB_DATA_RD_FULL BIT[31]
	RCB_DATA_RD_EMPTY BIT[30]
	RCB_CTRL_RD_FULL BIT[29]
	RCB_CTRL_RD_EMPTY BIT[28]
	RCB_DATA_WR_FULL BIT[27]
	RCB_DATA_WR_EMPTY BIT[26]
	RCB_CTRL_WR_FULL BIT[25]
	RCB_CTRL_WR_EMPTY BIT[24]
	BCB_RD_FULL BIT[21]
	BCB_RD_EMPTY BIT[20]
	BCB_WR_FULL BIT[17]
	BCB_WR_EMPTY BIT[16]
	WCB_RD_FULL BIT[13]
	WCB_RD_EMPTY BIT[12]
	WCB_WR_FULL BIT[9]
	WCB_WR_EMPTY BIT[8]
	ACB_RD_FULL BIT[5]
	ACB_RD_EMPTY BIT[4]
	ACB_WR_FULL BIT[1]
	ACB_WR_EMPTY BIT[0]

STATUS_3B ADDRESS 0x0434 R
STATUS_3B RESET_VALUE 0x00111111
	RGB_RD_FULL BIT[21]
	RGB_RD_EMPTY BIT[20]
	RGB_WR_FULL BIT[17]
	RGB_WR_EMPTY BIT[16]
	W2AB_RD_FULL BIT[13]
	W2AB_RD_EMPTY BIT[12]
	W2AB_WR_FULL BIT[9]
	W2AB_WR_EMPTY BIT[8]
	A2WB_RD_FULL BIT[5]
	A2WB_RD_EMPTY BIT[4]
	A2WB_WR_FULL BIT[1]
	A2WB_WR_EMPTY BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_M_TCU_PROF (level 2)
----------------------------------------------------------------------------------------
bimc_m_tcu_prof MODULE OFFSET=BIMC+0x00019000 MAX=BIMC+0x00019FFF APRE=BIMC_M_TCU_PROF_ SPRE=BIMC_M_TCU_PROF_ BPRE=BIMC_M_TCU_PROF_ ABPRE=BIMC_M_TCU_PROF_ FPRE=BIMC_M_TCU_PROF_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000202
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		PROFILING VALUE 0x02
	TYPE BIT[7:0]
		MASTERPORT VALUE 0x02

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	TENURE_WIDTH BIT[31:24]
	TRACKING_TABLE_DEPTH BIT[23:16]
	SCALING_FACTOR BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	PIPE2_ACH_DEPTH BIT[23:16]
	PIPE1_ACH_DEPTH BIT[15:8]
	PIPE0_ACH_DEPTH BIT[7:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
	TENURE_CLOCK_GATING_EN BIT[1]
	EVENT_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
	WR_TENURE_MODE BIT[25:24]
		WR_CMD_TO_BRESP VALUE 0x0
		WR_CMD_TO_BRESP_HANDSHAKE VALUE 0x1
		WR_CMD_HANDSHAKE VALUE 0x2
		WR_RESP_HANDSHAKE VALUE 0x3
	RD_TENURE_MODE BIT[17:16]
		RD_CMD_TO_FIRST_RDATA VALUE 0x0
		RD_CMD_TO_LAST_RDATA VALUE 0x1
		RD_CMD_HANDSHAKE VALUE 0x2
		RD_DATA_HANDSHAKE VALUE 0x3
	PROFILING_EN BIT[0]

RD_TENURE_THRESHOLD ADDRESS 0x0214 RW
RD_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

WR_TENURE_THRESHOLD ADDRESS 0x0218 RW
WR_TENURE_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[15:0]

SWAY_SELECT ADDRESS 0x0220 RW
SWAY_SELECT RESET_VALUE 0x00000000
	SWAY BIT[2:0]

MID_MASK ADDRESS 0x0230 RW
MID_MASK RESET_VALUE 0x00000000
	MID_MASK BIT[15:0]

MID_MATCH ADDRESS 0x0234 RW
MID_MATCH RESET_VALUE 0x00000000
	MID_MATCH BIT[15:0]

MID_INV_MATCH ADDRESS 0x0238 RW
MID_INV_MATCH RESET_VALUE 0x00000000
	MID_INV_MATCH BIT[0]

ADDR_MASK_LOWER ADDRESS 0x0240 RW
ADDR_MASK_LOWER RESET_VALUE 0x00000000
	ADDR_MASK_LOWER BIT[31:10]

ADDR_MASK_UPPER ADDRESS 0x0244 R
ADDR_MASK_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

ADDR_MATCH_LOWER ADDRESS 0x0248 RW
ADDR_MATCH_LOWER RESET_VALUE 0x00000000
	ADDR_MATCH_LOWER BIT[31:10]

ADDR_MATCH_UPPER ADDRESS 0x024C R
ADDR_MATCH_UPPER RESET_VALUE 0x00000000
	UNUSED BIT[3:0]

ADDR_INV_MATCH ADDRESS 0x0250 RW
ADDR_INV_MATCH RESET_VALUE 0x00000000
	ADDR_INV_MATCH BIT[0]

ACH_MASK_0 ADDRESS 0x0260 RW
ACH_MASK_0 RESET_VALUE 0x00000000
	AINNERSHARED_MASK BIT[24]
	AFULL_MASK BIT[16]
	AEXCLUSIVE_MASK BIT[8]
	ABURST_MASK BIT[0]

ACH_MATCH_0 ADDRESS 0x0264 RW
ACH_MATCH_0 RESET_VALUE 0x00000000
	AINNERSHARED_MATCH BIT[24]
	AFULL_MATCH BIT[16]
	AEXCLUSIVE_MATCH BIT[8]
	ABURST_MATCH BIT[0]

ACH_MASK_1 ADDRESS 0x0270 RW
ACH_MASK_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MASK BIT[24]
	AMEMTYPE_MASK BIT[18:16]
	ALEN_MASK BIT[11:8]
	AINST_MASK BIT[0]

ACH_MATCH_1 ADDRESS 0x0274 RW
ACH_MATCH_1 RESET_VALUE 0x00000000
	AMSSSELFAUTH_MATCH BIT[24]
	AMEMTYPE_MATCH BIT[18:16]
	ALEN_MATCH BIT[11:8]
	AINST_MATCH BIT[0]

ACH_INV_MATCH_1 ADDRESS 0x0278 RW
ACH_INV_MATCH_1 RESET_VALUE 0x00000000
	AMEMTYPE_INV_MATCH BIT[16]
	ALEN_INV_MATCH BIT[8]

ACH_MASK_2 ADDRESS 0x0280 RW
ACH_MASK_2 RESET_VALUE 0x00000000
	APROTNS_MASK BIT[24]
	APRIV_MASK BIT[16]
	AOOO_MASK BIT[8]
	ANOALLOCATE_MASK BIT[0]

ACH_MATCH_2 ADDRESS 0x0284 RW
ACH_MATCH_2 RESET_VALUE 0x00000000
	APROTNS_MATCH BIT[24]
	APRIV_MATCH BIT[16]
	AOOO_MATCH BIT[8]
	ANOALLOCATE_MATCH BIT[0]

ACH_MASK_3 ADDRESS 0x0290 RW
ACH_MASK_3 RESET_VALUE 0x00000000
	ASHARED_MASK BIT[24]
	AREQPRIORITY_MASK BIT[17:16]
	AREDIRECT_MASK BIT[8]
	ARDBEATNDXEN_MASK BIT[0]

ACH_MATCH_3 ADDRESS 0x0294 RW
ACH_MATCH_3 RESET_VALUE 0x00000000
	ASHARED_MATCH BIT[24]
	AREQPRIORITY_MATCH BIT[17:16]
	AREDIRECT_MATCH BIT[8]
	ARDBEATNDXEN_MATCH BIT[0]

ACH_INV_MATCH_3 ADDRESS 0x0298 RW
ACH_INV_MATCH_3 RESET_VALUE 0x00000000
	AREQPRIORITY_INV_MATCH BIT[16]

ACH_MASK_4 ADDRESS 0x02A0 RW
ACH_MASK_4 RESET_VALUE 0x00000000
	AWRITE_MASK BIT[24]
	AVMID_MASK BIT[20:16]
	ATRANSIENT_MASK BIT[8]
	ASIZE_MASK BIT[2:0]

ACH_MATCH_4 ADDRESS 0x02A4 RW
ACH_MATCH_4 RESET_VALUE 0x00000000
	AWRITE_MATCH BIT[24]
	AVMID_MATCH BIT[20:16]
	ATRANSIENT_MATCH BIT[8]
	ASIZE_MATCH BIT[2:0]

ACH_INV_MATCH_4 ADDRESS 0x02A8 RW
ACH_INV_MATCH_4 RESET_VALUE 0x00000000
	AVMID_INV_MATCH BIT[16]
	ASIZE_INV_MATCH BIT[0]

BCH_MASK ADDRESS 0x0300 RW
BCH_MASK RESET_VALUE 0x00000000
	BRESP_MASK BIT[1:0]

BCH_MATCH ADDRESS 0x0304 RW
BCH_MATCH RESET_VALUE 0x00000000
	BRESP_MATCH BIT[1:0]

BCH_INV_MATCH ADDRESS 0x0308 RW
BCH_INV_MATCH RESET_VALUE 0x00000000
	BRESP_INV_MATCH BIT[0]

RCH_MASK ADDRESS 0x0340 RW
RCH_MASK RESET_VALUE 0x00000000
	RLAST_MASK BIT[8]
	RRESP_MASK BIT[1:0]

RCH_MATCH ADDRESS 0x0344 RW
RCH_MATCH RESET_VALUE 0x00000000
	RLAST_MATCH BIT[8]
	RRESP_MATCH BIT[1:0]

RCH_INV_MATCH ADDRESS 0x0348 RW
RCH_INV_MATCH RESET_VALUE 0x00000000
	RRESP_INV_MATCH BIT[0]

RD_STATUS_n(n):(0)-(0) ARRAY 0x00000400+0x4*n
RD_STATUS_0 ADDRESS 0x0400 R
RD_STATUS_0 RESET_VALUE 0x00000000
	RD_OUTSTANDING_OVERFLOW BIT[31]
	RD_OUTSTANDING_UNDERFLOW BIT[30]
	RD_OUTSTANDING_MAX BIT[7:0]

WR_STATUS_n(n):(0)-(0) ARRAY 0x00000410+0x4*n
WR_STATUS_0 ADDRESS 0x0410 R
WR_STATUS_0 RESET_VALUE 0x00000000
	WR_OUTSTANDING_OVERFLOW BIT[31]
	WR_OUTSTANDING_UNDERFLOW BIT[30]
	WR_OUTSTANDING_MAX BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_S_SYS_SWAY (level 2)
----------------------------------------------------------------------------------------
bimc_s_sys_sway MODULE OFFSET=BIMC+0x00050000 MAX=BIMC+0x00050FFF APRE=BIMC_S_SYS_SWAY_ SPRE=BIMC_S_SYS_SWAY_ BPRE=BIMC_S_SYS_SWAY_ ABPRE=BIMC_S_SYS_SWAY_ FPRE=BIMC_S_SYS_SWAY_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000103
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		SLAVEWAY VALUE 0x01
	TYPE BIT[7:0]
		SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x01000001
	SYNC_MODE BIT[31:24]
		ASYNC VALUE 0x00
		SYNC VALUE 0x01
		ISOSYNC VALUE 0x02
	FUNCTIONALITY BIT[7:0]
		STUB VALUE 0x00
		SLAVEWAY VALUE 0x01

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2 ADDRESS 0x0040 R
CONFIGURATION_INFO_2 RESET_VALUE 0x00000000
	S_DATA_WIDTH BIT[31:16]
	S_TID_WIDTH BIT[15:8]
	S_MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH0_DEPTH BIT[31:24]
	BCH_DEPTH BIT[23:16]
	WCH_DEPTH BIT[15:8]
	ACH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	DUAL_RCH_EN BIT[31]
	RCH1_DEPTH BIT[7:0]

CONFIGURATION_INFO_5 ADDRESS 0x0070 R
CONFIGURATION_INFO_5 RESET_VALUE 0x00000000
	QOS_EN BIT[31]

CONFIGURATION_INFO_6A ADDRESS 0x0080 R
CONFIGURATION_INFO_6A RESET_VALUE 0x00000000
	ACH_PIPELINE_STAGES BIT[0]

CONFIGURATION_INFO_6B ADDRESS 0x0084 R
CONFIGURATION_INFO_6B RESET_VALUE 0x00000000
	WCH_PIPELINE_STAGES BIT[0]

CONFIGURATION_INFO_6C ADDRESS 0x0088 R
CONFIGURATION_INFO_6C RESET_VALUE 0x00000000
	BCH_PIPELINE_STAGES BIT[0]

CONFIGURATION_INFO_6D ADDRESS 0x00BC R
CONFIGURATION_INFO_6D RESET_VALUE 0x00000000
	RCH_PIPELINE_STAGES BIT[0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RFU BIT[1:0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	RFU BIT[1:0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	RFU BIT[1:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000003
	SLAVE_CLOCK_GATING_EN BIT[1]
	CORE_CLOCK_GATING_EN BIT[0]

CDC_CTRL ADDRESS 0x0208 RW
CDC_CTRL RESET_VALUE 0x00000000
	SLAVE_CLOCK_DEMETA_SEL BIT[1]
	CORE_CLOCK_DEMETA_SEL BIT[0]

RCH_SELECT ADDRESS 0x0210 R
RCH_SELECT RESET_VALUE 0x00000000
	UNUSED BIT[4:0]

MAX_OUTSTANDING_REQUESTS ADDRESS 0x0220 RW
MAX_OUTSTANDING_REQUESTS RESET_VALUE 0x0000FFFF
	WRITE BIT[15:8]
	READ BIT[7:0]

GATHERING ADDRESS 0x0230 RW
GATHERING RESET_VALUE 0x00000000
	RD_GATHER_BEATS BIT[3:0]

MODE ADDRESS 0x0240 RW
MODE RESET_VALUE 0x00000001
	CONVERT_16BYTE_EXCL BIT[5]
	CONVERT_ALL_EXCL BIT[4]
	BURST_SPLIT BIT[0]

READ_COMMAND_OVERRIDE ADDRESS 0x0250 RW
READ_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	ASNOOP BIT[27:24]
	AMEMTYPE BIT[18:16]
	ANOALLOCATE BIT[11]
	ASHARED BIT[9]
	AINNERSHARED BIT[8]
	OVERRIDE_ASNOOP BIT[7]
	OVERRIDE_AMEMTYPE BIT[6]
	OVERRIDE_ANOALLOCATE BIT[3]
	OVERRIDE_ASHARED BIT[1]
	OVERRIDE_AINNERSHARED BIT[0]

WRITE_COMMAND_OVERRIDE ADDRESS 0x0260 RW
WRITE_COMMAND_OVERRIDE RESET_VALUE 0x00000000
	ASNOOP BIT[27:24]
	AMEMTYPE BIT[18:16]
	ANOALLOCATE BIT[11]
	AUNIQUE BIT[10]
	ASHARED BIT[9]
	AINNERSHARED BIT[8]
	OVERRIDE_ASNOOP BIT[7]
	OVERRIDE_AMEMTYPE BIT[6]
	OVERRIDE_ANOALLOCATE BIT[3]
	OVERRIDE_AUNIQUE BIT[2]
	OVERRIDE_ASHARED BIT[1]
	OVERRIDE_AINNERSHARED BIT[0]

STATUS_0A ADDRESS 0x0400 R
STATUS_0A RESET_VALUE 0x00000000
	WR_PENDING_PRE_BUF BIT[23:16]
	RD_PENDING_PRE_BUF BIT[7:0]

STATUS_0B ADDRESS 0x0404 R
STATUS_0B RESET_VALUE 0x00000000
	WR_PENDING_POST_BUF BIT[23:16]
	RD_PENDING_POST_BUF BIT[7:0]

STATUS_0C ADDRESS 0x0408 R
STATUS_0C RESET_VALUE 0x00000000
	RDQ_FULL BIT[20:16]
	WRQ_FULL BIT[8]
	CMDQ_FULL BIT[3:0]

STATUS_0D ADDRESS 0x040C R
STATUS_0D RESET_VALUE 0x00000000
	RDQ_ALMOST_FULL BIT[20:16]
	WRQ_ALMOST_FULL BIT[8]
	CMDQ_ALMOST_FULL BIT[3:0]

STATUS_1A ADDRESS 0x0410 R
STATUS_1A RESET_VALUE 0x55111111
	RCB0_DATA_RD_FULL BIT[31]
	RCB0_DATA_RD_EMPTY BIT[30]
	RCB0_CTRL_RD_FULL BIT[29]
	RCB0_CTRL_RD_EMPTY BIT[28]
	RCB0_DATA_WR_FULL BIT[27]
	RCB0_DATA_WR_EMPTY BIT[26]
	RCB0_CTRL_WR_FULL BIT[25]
	RCB0_CTRL_WR_EMPTY BIT[24]
	BCB_RD_FULL BIT[21]
	BCB_RD_EMPTY BIT[20]
	BCB_WR_FULL BIT[17]
	BCB_WR_EMPTY BIT[16]
	WCB_RD_FULL BIT[13]
	WCB_RD_EMPTY BIT[12]
	WCB_WR_FULL BIT[9]
	WCB_WR_EMPTY BIT[8]
	ACB_RD_FULL BIT[5]
	ACB_RD_EMPTY BIT[4]
	ACB_WR_FULL BIT[1]
	ACB_WR_EMPTY BIT[0]

STATUS_1B ADDRESS 0x0414 R
STATUS_1B RESET_VALUE 0x11111111
	WIB_RD_FULL BIT[29]
	WIB_RD_EMPTY BIT[28]
	WIB_WR_FULL BIT[25]
	WIB_WR_EMPTY BIT[24]
	RGB0_RD_FULL BIT[21]
	RGB0_RD_EMPTY BIT[20]
	RGB0_WR_FULL BIT[17]
	RGB0_WR_EMPTY BIT[16]
	W2AB_RD_FULL BIT[13]
	W2AB_RD_EMPTY BIT[12]
	W2AB_WR_FULL BIT[9]
	W2AB_WR_EMPTY BIT[8]
	A2WB_RD_FULL BIT[5]
	A2WB_RD_EMPTY BIT[4]
	A2WB_WR_FULL BIT[1]
	A2WB_WR_EMPTY BIT[0]

STATUS_1C ADDRESS 0x0418 R
STATUS_1C RESET_VALUE 0x00001155
	RGB1_RD_FULL BIT[13]
	RGB1_RD_EMPTY BIT[12]
	RGB1_WR_FULL BIT[9]
	RGB1_WR_EMPTY BIT[8]
	RCB1_DATA_RD_FULL BIT[7]
	RCB1_DATA_RD_EMPTY BIT[6]
	RCB1_CTRL_RD_FULL BIT[5]
	RCB1_CTRL_RD_EMPTY BIT[4]
	RCB1_DATA_WR_FULL BIT[3]
	RCB1_DATA_WR_EMPTY BIT[2]
	RCB1_CTRL_WR_FULL BIT[1]
	RCB1_CTRL_WR_EMPTY BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_S_DEFAULT_SWAY (level 2)
----------------------------------------------------------------------------------------
bimc_s_default_sway MODULE OFFSET=BIMC+0x00058000 MAX=BIMC+0x00058FFF APRE=BIMC_S_DEFAULT_SWAY_ SPRE=BIMC_S_DEFAULT_SWAY_ BPRE=BIMC_S_DEFAULT_SWAY_ ABPRE=BIMC_S_DEFAULT_SWAY_ FPRE=BIMC_S_DEFAULT_SWAY_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000103
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		SLAVEWAY VALUE 0x01
	TYPE BIT[7:0]
		SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000002
	FUNCTIONALITY BIT[7:0]
		DEFAULT_SLAVE VALUE 0x02

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY BIT[31:0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RFU BIT[1]
	DECODE_ERROR BIT[0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	RFU BIT[1]
	DECODE_ERROR BIT[0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	RFU BIT[1]
	DECODE_ERROR BIT[0]

DEFAULT_SLAVE_STATUS_0 ADDRESS 0x0400 R
DEFAULT_SLAVE_STATUS_0 RESET_VALUE 0x00000000
	ADDR_LOWER BIT[31:0]

DEFAULT_SLAVE_STATUS_1 ADDRESS 0x0410 R
DEFAULT_SLAVE_STATUS_1 RESET_VALUE 0x00000000
	WRITE BIT[31]
	ADDR_UPPER BIT[3:0]

DEFAULT_SLAVE_STATUS_2 ADDRESS 0x0420 R
DEFAULT_SLAVE_STATUS_2 RESET_VALUE 0x00000000
	TID BIT[31:16]
	MID BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_S_DDR0_ARB (level 2)
----------------------------------------------------------------------------------------
bimc_s_ddr0_arb MODULE OFFSET=BIMC+0x00049000 MAX=BIMC+0x00049FFF APRE=BIMC_S_DDR0_ARB_ SPRE=BIMC_S_DDR0_ARB_ BPRE=BIMC_S_DDR0_ARB_ ABPRE=BIMC_S_DDR0_ARB_ FPRE=BIMC_S_DDR0_ARB_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000203
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		ARBITER VALUE 0x02
	TYPE BIT[7:0]
		SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	ARB2SW_PIPELINE_EN BIT[31]
	WGB_DEPTH BIT[15:8]
	FUNCTIONALITY BIT[7:0]
		ROUND_ROBIN VALUE 0x00
		FAIR_ROUND_ROBIN VALUE 0x01
		PRIORITY_RR VALUE 0x02
		PRIORITY_FRR VALUE 0x03
		TIERED_RR VALUE 0x04

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY BIT[31:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000001
	CORE_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
	WR_GRANTS_AHEAD BIT[31:28]
	PRIORITY_RR_EN BIT[0]

MASTERn_GRANTS(n):(0)-(4) ARRAY 0x00000220+0x4*n
MASTER0_GRANTS ADDRESS 0x0220 RW
MASTER0_GRANTS RESET_VALUE 0x00000000
	RESTRICT_RD_DURING_WR BIT[15]
	RD_GRANTS_DURING_WR BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_S_SYS_ARB (level 2)
----------------------------------------------------------------------------------------
bimc_s_sys_arb MODULE OFFSET=BIMC+0x00051000 MAX=BIMC+0x00051FFF APRE=BIMC_S_SYS_ARB_ SPRE=BIMC_S_SYS_ARB_ BPRE=BIMC_S_SYS_ARB_ ABPRE=BIMC_S_SYS_ARB_ FPRE=BIMC_S_SYS_ARB_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000203
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		ARBITER VALUE 0x02
	TYPE BIT[7:0]
		SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	ARB2SW_PIPELINE_EN BIT[31]
	WGB_DEPTH BIT[15:8]
	FUNCTIONALITY BIT[7:0]
		ROUND_ROBIN VALUE 0x00
		FAIR_ROUND_ROBIN VALUE 0x01
		PRIORITY_RR VALUE 0x02
		PRIORITY_FRR VALUE 0x03
		TIERED_RR VALUE 0x04

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY BIT[31:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000001
	CORE_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
	WR_GRANTS_AHEAD BIT[31:28]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_S_DEFAULT_ARB (level 2)
----------------------------------------------------------------------------------------
bimc_s_default_arb MODULE OFFSET=BIMC+0x00059000 MAX=BIMC+0x00059FFF APRE=BIMC_S_DEFAULT_ARB_ SPRE=BIMC_S_DEFAULT_ARB_ BPRE=BIMC_S_DEFAULT_ARB_ ABPRE=BIMC_S_DEFAULT_ARB_ FPRE=BIMC_S_DEFAULT_ARB_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000203
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		ARBITER VALUE 0x02
	TYPE BIT[7:0]
		SLAVEWAY VALUE 0x03

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	ARB2SW_PIPELINE_EN BIT[31]
	WGB_DEPTH BIT[15:8]
	FUNCTIONALITY BIT[7:0]
		ROUND_ROBIN VALUE 0x00
		FAIR_ROUND_ROBIN VALUE 0x01
		PRIORITY_RR VALUE 0x02
		PRIORITY_FRR VALUE 0x03
		TIERED_RR VALUE 0x04

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY BIT[31:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00000001
	CORE_CLOCK_GATING_EN BIT[0]

MODE ADDRESS 0x0210 RW
MODE RESET_VALUE 0x00000000
	WR_GRANTS_AHEAD BIT[31:28]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_S_DDR0_SCMO (level 2)
----------------------------------------------------------------------------------------
bimc_s_ddr0_scmo MODULE OFFSET=BIMC+0x00048000 MAX=BIMC+0x00048FFF APRE=BIMC_S_DDR0_SCMO_ SPRE=BIMC_S_DDR0_SCMO_ BPRE=BIMC_S_DDR0_SCMO_ ABPRE=BIMC_S_DDR0_SCMO_ FPRE=BIMC_S_DDR0_SCMO_

COMPONENT_INFO ADDRESS 0x0000 R
COMPONENT_INFO RESET_VALUE 0x00000403
	INSTANCE BIT[23:16]
	SUB_TYPE BIT[15:8]
		RESERVED VALUE 0x00
		SLAVE_WAY VALUE 0x01
		XPU VALUE 0x02
		ARBITER VALUE 0x03
		SCMO VALUE 0x04
	TYPE BIT[7:0]
		RESERVED VALUE 0x00
		GLOBAL VALUE 0x01
		MASTER_PORT VALUE 0x02
		SLAVE_WAY VALUE 0x03

HW_INFO ADDRESS 0x0010 R
HW_INFO RESET_VALUE 0x02000100
	MAJOR BIT[31:24]
	BRANCH BIT[23:16]
	MINOR BIT[15:8]
	ECO BIT[7:0]

CONFIGURATION_INFO_0 ADDRESS 0x0020 R
CONFIGURATION_INFO_0 RESET_VALUE 0x00000000
	DATA_WIDTH BIT[31:16]
	TID_WIDTH BIT[15:8]
	MID_WIDTH BIT[7:0]

CONFIGURATION_INFO_1 ADDRESS 0x0030 R
CONFIGURATION_INFO_1 RESET_VALUE 0x00000000
	MPORT_CONNECTIVITY BIT[31:0]

CONFIGURATION_INFO_2 ADDRESS 0x0040 R
CONFIGURATION_INFO_2 RESET_VALUE 0x00000000
	NUM_GLOBAL_MONS BIT[23:16]
	VMID_WIDTH BIT[7:0]

CONFIGURATION_INFO_3 ADDRESS 0x0050 R
CONFIGURATION_INFO_3 RESET_VALUE 0x00000000
	RCH0_CTRL_DEPTH BIT[31:24]
	RCH0_DEPTH BIT[23:16]
	BCH_DEPTH BIT[15:8]
	WCH_DEPTH BIT[7:0]

CONFIGURATION_INFO_4 ADDRESS 0x0060 R
CONFIGURATION_INFO_4 RESET_VALUE 0x00000000
	RCH1_CTRL_DEPTH BIT[15:8]
	RCH1_DEPTH BIT[7:0]

CONFIGURATION_INFO_5 ADDRESS 0x0070 R
CONFIGURATION_INFO_5 RESET_VALUE 0x00000000
	DPE_CQ_DEPTH BIT[15:8]
	DDR_BUS_WIDTH BIT[7:0]

CONFIGURATION_INFO_6 ADDRESS 0x0080 R
CONFIGURATION_INFO_6 RESET_VALUE 0x00000000
	WBUFC_PIPE BIT[12]
	RDOPT_PIPE BIT[8]
	ACHAN_INTF_PIPE BIT[4]
	ADDR_DECODE_HT BIT[0]

INTERRUPT_STATUS ADDRESS 0x0100 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	ERR_OCCURRED BIT[0]

INTERRUPT_CLEAR ADDRESS 0x0108 W
INTERRUPT_CLEAR RESET_VALUE 0x00000000
	IRQ_CLR BIT[0]

INTERRUPT_ENABLE ADDRESS 0x010C RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	IRQ_EN BIT[0]

ESYN_ADDR ADDRESS 0x0120 R
ESYN_ADDR RESET_VALUE 0x00000000
	ERR_ADDR_L BIT[31:0]

ESYN_APACKET_0 ADDRESS 0x0128 R
ESYN_APACKET_0 RESET_VALUE 0x00000000
	ERR_ATID BIT[31:16]
	ERR_AMID BIT[15:0]

ESYN_APACKET_1 ADDRESS 0x012C R
ESYN_APACKET_1 RESET_VALUE 0x00000000
	ERR_CODE BIT[24]
		NO_ERROR VALUE 0x0
		ADDRESS_DECODE_ERROR VALUE 0x1
	ERR_ALEN BIT[19:16]
	ERR_ASIZE BIT[15:13]
		BYTE VALUE 0x0
		HALF_WORD VALUE 0x1
		WORD VALUE 0x2
		DOUBLE_WORD VALUE 0x3
	ERR_ABURST BIT[12]
	ERR_AEXCLUSIVE BIT[8]
	ERR_APROTNS BIT[4]
	ERR_AOOORD BIT[2]
	ERR_AOOOWR BIT[1]
	ERR_AWRITE BIT[0]

ESYN_APACKET_2 ADDRESS 0x0130 R
ESYN_APACKET_2 RESET_VALUE 0x00000000
	ERR_AVMID BIT[4:0]

CLOCK_CTRL ADDRESS 0x0200 RW
CLOCK_CTRL RESET_VALUE 0x00111111
	RFU_31_21 BIT[31:21]
	CFG_WR_CORE_CG_EN BIT[20]
	PEN_CMD_CG_EN BIT[16]
	RCH_CG_EN BIT[12]
	FLUSH_CG_EN BIT[8]
	WCH_CG_EN BIT[4]
	ACH_CG_EN BIT[0]

SLV_INTERLEAVE_CFG ADDRESS 0x0400 RW
SLV_INTERLEAVE_CFG RESET_VALUE 0x00000000
	RANK_INTERLEAVE BIT[9:8]
		DISABLE VALUE 0x0
		RANK_INTLV_1K VALUE 0x1
		RANK_INTLV_2K VALUE 0x2
		RANK_INTLV_4K VALUE 0x3
	RFU_7_5 BIT[7:5]
	INTERLEAVE_CS1 BIT[4]
		DISABLED VALUE 0x0
		INT_1K VALUE 0x1
	RFU_3_1 BIT[3:1]
	INTERLEAVE_CS0 BIT[0]
		DISABLED VALUE 0x0
		INT_1K VALUE 0x1

ADDR_BASE_CSn(n):(0)-(1) ARRAY 0x00000410+0x4*n
ADDR_BASE_CS0 ADDRESS 0x0410 RW
ADDR_BASE_CS0 RESET_VALUE 0x00000000
	RFU_15_10 BIT[15:10]
	ADDR_BASE BIT[9:2]
	RFU_1_0 BIT[1:0]

ADDR_MAP_CSn(n):(0)-(1) ARRAY 0x00000420+0x4*n
ADDR_MAP_CS0 ADDRESS 0x0420 RW
ADDR_MAP_CS0 RESET_VALUE 0x00000000
	RANK_EN BIT[15]
		RANK_NOT_PRESENT VALUE 0x0
		RANK_IS_PRESENT VALUE 0x1
	RFU_14_13 BIT[14:13]
	ADDR_MODE BIT[12]
		RKRBC VALUE 0x0
		RKBRC VALUE 0x1
	RFU_11_9 BIT[11:9]
	BANK_SIZE BIT[8]
		BANKS_4 VALUE 0x0
		BANKS_8 VALUE 0x1
	RFU_7_6 BIT[7:6]
	ROW_SIZE BIT[5:4]
		ROWS_13 VALUE 0x0
		ROWS_14 VALUE 0x1
		ROWS_15 VALUE 0x2
		ROWS_16 VALUE 0x3
	RFU_3_2 BIT[3:2]
	COL_SIZE BIT[1:0]
		COLS_8 VALUE 0x0
		COLS_9 VALUE 0x1
		COLS_10 VALUE 0x2
		COLS_11 VALUE 0x3

ADDR_MASK_CSn(n):(0)-(1) ARRAY 0x00000430+0x4*n
ADDR_MASK_CS0 ADDRESS 0x0430 RW
ADDR_MASK_CS0 RESET_VALUE 0x00000000
	RFU_15_10 BIT[15:10]
	ADDR_MASK BIT[9:2]
		RESERVED VALUE 0x00
		DENSITY_8GB VALUE 0x80
		DENSITY_4GB VALUE 0xC0
		DENSITY_2GB VALUE 0xE0
		DENSITY_1GB VALUE 0xF0
		DENSITY_512MB VALUE 0xF8
		DENSITY_256MB VALUE 0xFC
		DENSITY_128MB VALUE 0xFE
		DENSITY_64MB VALUE 0xFF
	RFU_1_0 BIT[1:0]

SLV_STATUS ADDRESS 0x0450 R
SLV_STATUS RESET_VALUE 0x00000031
	GLOBAL_MONS_IN_USE BIT[23:8]
	RANK_IDLE BIT[5:4]
	SLAVE_IDLE BIT[0]

GLOBAL_MON_CFG ADDRESS 0x0460 RW
GLOBAL_MON_CFG RESET_VALUE 0x00000010
	EXCMD_ADDR_GRAN BIT[4]
		GRANULARITY_64_BIT VALUE 0x0
		GRANULARITY_128_BIT VALUE 0x1
	RFU_3_2 BIT[3:2]
	CLR_EXMON_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EXRD_RESP BIT[0]
		EXOKAY_OR_OKAY VALUE 0x0
		EXOKAY_ONLY VALUE 0x1

CMD_BUF_CFG ADDRESS 0x0500 RW
CMD_BUF_CFG RESET_VALUE 0x00000001
	RFU_11_10 BIT[11:10]
	CMD_ORDERING BIT[9:8]
		REORDERING VALUE 0x0
		IN_ORDER_PER_MASTER VALUE 0x1
		IN_ORDER_GLOBALLY VALUE 0x2
		RESERVED VALUE 0x3
	HP_CMD_AREQPRIO_MAP BIT[4]
		PRIORITY3 VALUE 0x0
		PRIORITY3_AND_2 VALUE 0x1
	RFU_3 BIT[3]
	HP_CMD_Q_DEPTH BIT[2:0]
		BUFFERS_0 VALUE 0x0
		BUFFERS_2 VALUE 0x1
		BUFFERS_3 VALUE 0x2
		BUFFERS_4 VALUE 0x3
		BUFFERS_5 VALUE 0x4
		BUFFERS_6 VALUE 0x5

CMD_BUF_STATUS ADDRESS 0x0520 R
CMD_BUF_STATUS RESET_VALUE 0x00000000
	HP_CMD_BUF_ENTRIES_IN_USE BIT[7:4]
	LP_CMD_BUF_ENTRIES_IN_USE BIT[3:0]

RCH_SELECT ADDRESS 0x0540 RW
RCH_SELECT RESET_VALUE 0x00000000
	DYNAMIC_RCH_SELECT BIT[31:16]
		DISABLE VALUE 0x0000
		ENABLE VALUE 0x0001
	RCH_PORTS BIT[15:0]
		RCH0 VALUE 0x0000
		RCH1 VALUE 0x0001

RCH_BKPR_CFG ADDRESS 0x0544 RW
RCH_BKPR_CFG RESET_VALUE 0x00000000
	RCH1_FIFO_BKPR_HI_TH BIT[31:24]
	RCH1_FIFO_BKPR_LO_TH BIT[23:16]
	RCH0_FIFO_BKPR_HI_TH BIT[15:8]
	RCH0_FIFO_BKPR_LO_TH BIT[7:0]

RCH_STATUS ADDRESS 0x0560 R
RCH_STATUS RESET_VALUE 0x00011111
	PRQ_FIFO_FULL BIT[17]
	PRQ_FIFO_EMPTY BIT[16]
	RCH1_QUAL_FIFO_FULL BIT[13]
	RCH1_QUAL_FIFO_EMPTY BIT[12]
	RCH1_DATA_FIFO_FULL BIT[9]
	RCH1_DATA_FIFO_EMPTY BIT[8]
	RCH0_QUAL_FIFO_FULL BIT[5]
	RCH0_QUAL_FIFO_EMPTY BIT[4]
	RCH0_DATA_FIFO_FULL BIT[1]
	RCH0_DATA_FIFO_EMPTY BIT[0]

WCH_BUF_CFG ADDRESS 0x0580 RW
WCH_BUF_CFG RESET_VALUE 0x00000000
	RFU_7_5 BIT[7:5]
	WRITE_BLOCK_READ BIT[4]
	RFU_3_1 BIT[3:1]
	COALESCE_EN BIT[0]

WCH_STATUS ADDRESS 0x05A0 R
WCH_STATUS RESET_VALUE 0x00000111
	BRESP_FIFO_FULL BIT[9]
	BRESP_FIFO_EMPTY BIT[8]
	WDATA_FIFO_FULL BIT[5]
	WDATA_FIFO_EMPTY BIT[4]
	WBUF_FULL BIT[1]
	WBUF_EMPTY BIT[0]

FLUSH_CFG ADDRESS 0x05C0 RW
FLUSH_CFG RESET_VALUE 0x00000000
	BL16_ALIGN_FLUSH_EN BIT[31]
	RFU_30_29 BIT[30:29]
	FLUSH_IN_ORDER BIT[28]
	RFU_27_26 BIT[27:26]
	FLUSH_IDLE_DELAY BIT[25:16]
	RFU_15_12 BIT[15:12]
	FLUSH_UPPER_LIMIT BIT[11:8]
	RFU_7_4 BIT[7:4]
	FLUSH_LOWER_LIMIT BIT[3:0]

FLUSH_CMD ADDRESS 0x05C4 RW
FLUSH_CMD RESET_VALUE 0x00000000
	RFU_3_2 BIT[3:2]
	FLUSH_ALL_BUF BIT[1:0]

CMD_OPT_CFG0 ADDRESS 0x0700 RW
CMD_OPT_CFG0 RESET_VALUE 0x00010000
	RFU_23_21 BIT[23:21]
	IGNORE_BANK_UNAVL BIT[20]
	RFU_19_18 BIT[19:18]
	MASK_CMDOUT_PRI BIT[17:16]
		NO_MASK VALUE 0x0
		AREQ_AND_TIMEOUT_MASK VALUE 0x1
		TIMEOUT_MASK_ONLY VALUE 0x2
		RESERVED VALUE 0x3
	RFU_15_13 BIT[15:13]
	DPE_CMD_REORDERING BIT[12]
	RFU_11_9 BIT[11:9]
	WR_OPT_EN BIT[8]
	RFU_7_5 BIT[7:5]
	RD_OPT_EN BIT[4]
	RFU_3_1 BIT[3:1]
	PAGE_MGMT_POLICY BIT[0]
		KEEP_PAGE_OPEN VALUE 0x0
		CLOSE_AFTER_EACH_ACCESS VALUE 0x1

CMD_OPT_CFG1 ADDRESS 0x0704 RW
CMD_OPT_CFG1 RESET_VALUE 0x00000000
	RFU_31_29 BIT[31:29]
	HSTP_CMD_TIMEOUT BIT[28:24]
		RESERVED VALUE 0x00
	RFU_23_21 BIT[23:21]
	HP_CMD_TIMEOUT BIT[20:16]
		RESERVED VALUE 0x00
	RFU_15_13 BIT[15:13]
	MP_CMD_TIMEOUT BIT[12:8]
		RESERVED VALUE 0x00
	RFU_7_5 BIT[7:5]
	LP_CMD_TIMEOUT BIT[4:0]
		RESERVED VALUE 0x00

CMD_OPT_CFG2 ADDRESS 0x0708 RW
CMD_OPT_CFG2 RESET_VALUE 0x00000000
	RFU_15_12 BIT[15:12]
	RWOPT_WR_CMD_TIMEOUT BIT[11:8]
		RESERVED VALUE 0x0
	RFU_7_4 BIT[7:4]
	RWOPT_RD_CMD_TIMEOUT BIT[3:0]
		RESERVED VALUE 0x0

CMD_OPT_CFG3 ADDRESS 0x070C RW
CMD_OPT_CFG3 RESET_VALUE 0x00000000
	RFU_31_21 BIT[31:21]
	WROPT_CMD_TIMEOUT BIT[20:16]
		RESERVED VALUE 0x00
	RFU_15_5 BIT[15:5]
	FLUSH_CMD_TIMEOUT BIT[4:0]
		RESERVED VALUE 0x00

CMD_OPT_CFG4 ADDRESS 0x0710 RW
CMD_OPT_CFG4 RESET_VALUE 0x00000000
	RFU_7_5 BIT[7:5]
	MASK_WRQ_FULL BIT[4]
	RFU_3_1 BIT[3:1]
	MASK_RDQ_FULL BIT[0]

FSP_STATUS ADDRESS 0x0A40 R
FSP_STATUS RESET_VALUE 0x00000000
	FREQ_SET_POINT_REG_IN_USE BIT[2:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_S_DDR0 (level 2)
----------------------------------------------------------------------------------------
bimc_s_ddr0 MODULE OFFSET=BIMC+0x0004A000 MAX=BIMC+0x0004B07F APRE=BIMC_S_DDR0_ SPRE=BIMC_S_DDR0_ BPRE=BIMC_S_DDR0_ ABPRE=BIMC_S_DDR0_ FPRE=BIMC_S_DDR0_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	AMTE BIT[7]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	SAVERESTORE_IN_PROGRESS BIT[3]
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	SAVERESTORE_IN_PROGRESS BIT[3]
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	AMT_MSACLROE BIT[13]
	AMT_MSACLRWE BIT[12]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	AMTE BIT[7]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	SAVERESTORE_IN_PROGRESS BIT[3]
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0xDF0CAC18
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x5F0CCA1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(24,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(24,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(24) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12]

XPU_PRTn_END0(n):(0)-(24) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12]

XPU_PRTn_SCR(n):(0)-(24) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(24) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(24) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(24) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

XPU_AMT_RACR ADDRESS 0x00E8 RW
XPU_AMT_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_AMT_WACR ADDRESS 0x00EC RW
XPU_AMT_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_AMTRn(n):(0)-(127) ARRAY 0x00000E80+0x4*n
XPU_AMTR0 ADDRESS 0x0E80 RW
XPU_AMTR0 RESET_VALUE 0x00000000
	AMTMASK BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_S_DDR0_DPE (level 2)
----------------------------------------------------------------------------------------
bimc_s_ddr0_dpe MODULE OFFSET=BIMC+0x0004C000 MAX=BIMC+0x0004CFFF APRE=BIMC_S_DDR0_DPE_ SPRE=BIMC_S_DDR0_DPE_ BPRE=BIMC_S_DDR0_DPE_ ABPRE=BIMC_S_DDR0_DPE_ FPRE=BIMC_S_DDR0_DPE_

HW_INFO ADDRESS 0x0000 R
HW_INFO RESET_VALUE 0x01000300
	MAJOR_REVISION BIT[31:24]
	BRANCH_REVISION BIT[23:16]
	MINOR_REVISION BIT[15:8]
	ECO_REVISION BIT[7:0]

CONFIG_0 ADDRESS 0x0010 RW
CONFIG_0 RESET_VALUE 0x00000000
	CA_BUS_OE_CTRL BIT[29:28]
		DISABLED VALUE 0x0
		SR_ONLY VALUE 0x1
		SR_OR_PWR_DN VALUE 0x2
		RESERVED VALUE 0x3
	RD_BEAT_NDX_OOO BIT[24]
		IN_ORDER VALUE 0x0
		OOO VALUE 0x1
	DDR_WR_MASK_POLARITY BIT[20]
		ACTIVE_HIGH VALUE 0x0
		ACTIVE_LOW VALUE 0x1
	DEVICE_TYPE BIT[17:16]
		LPDDR2 VALUE 0x0
		PCDDR3 VALUE 0x1
		LPDDR3 VALUE 0x2
		PCDDR4 VALUE 0x3
	DEVICE_CFG_RANK1 BIT[11:10]
		X8_X8_X8_X8 VALUE 0x0
		X16_X16 VALUE 0x1
		X32 VALUE 0x2
		X64 VALUE 0x3
	DEVICE_CFG_RANK0 BIT[9:8]
		X8_X8_X8_X8 VALUE 0x0
		X16_X16 VALUE 0x1
		X32 VALUE 0x2
		X64 VALUE 0x3
	SHARED_CLK BIT[4]
		UNSHARED_CLK VALUE 0x0
		SHARED_CLK VALUE 0x1
	DDR_CMD BIT[0]
		SDR_ON_CMD VALUE 0x0
		DDR_ON_CMD VALUE 0x1

CONFIG_1 ADDRESS 0x0014 RW
CONFIG_1 RESET_VALUE 0x00000000
	PERIOD_BUS_THRESHOLD_POWER_MODE BIT[31:24]
	PAD_POWER_MODE_CTRL BIT[20]
		HW_CTRL VALUE 0x0
		SW_CTRL VALUE 0x1
	PAD_POWER_MODE BIT[16]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	NUM_BANKS_RANK1 BIT[12:8]
	NUM_BANKS_RANK0 BIT[4:0]

CONFIG_2 ADDRESS 0x0018 RW
CONFIG_2 RESET_VALUE 0x00000000
	TIMING_MODE BIT[29:28]
		TM_1T VALUE 0x0
		TM_2T VALUE 0x1
		TM_3T VALUE 0x2
		RESERVED VALUE 0x3
	DDR_BURST_LEN BIT[24:20]
		BL_OF_4 VALUE 0x04
		BL_OF_8 VALUE 0x08
		BL_OF_16 VALUE 0x10
	WR_DQS_EARLY BIT[16]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DDR_CK_ON_DBG BIT[12]
		DISABLED VALUE 0x0
		ENALBLED VALUE 0x1
	MRR_BURST_LEN BIT[11:8]
		BL4 VALUE 0x4
		BL8 VALUE 0x8
	BURST_RD_START BIT[5:4]
		ADDRS_0_2_4 VALUE 0x0
		ADDRS_0_4_8 VALUE 0x1
		ADDRS_0_ONLY VALUE 0x2
	BURST_WR_START BIT[1:0]
		ADDRS_0_2_4 VALUE 0x0
		ADDRS_0_4_8 VALUE 0x1
		ADDRS_0_ONLY VALUE 0x2

CONFIG_3 ADDRESS 0x001C RW
CONFIG_3 RESET_VALUE 0x00000000
	DIST_LOAD_CTRL BIT[28]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	REF_DEFICIT_WTRMRK BIT[26:24]
	TREFBW_XO_DIV_6_CYCLES BIT[20:16]
	MAX_REFRESHES_TREFBW BIT[14:12]
		DISABLED VALUE 0x0
		EIGHT VALUE 0x1
		SEVEN VALUE 0x2
		SIX VALUE 0x3
		FIVE VALUE 0x4
	DRAIN_CQ_ON_SHKE_CMD BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LOAD_TIMING_ON_FREQ_CHNG BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_FREQ_SW_SR_ONLY BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_FREQ_SWITCH BIT[0]
		SELF_REFRESH VALUE 0x0
		CSPD VALUE 0x1

CONFIG_4 ADDRESS 0x0020 W
CONFIG_4 RESET_VALUE 0x00000000
	RECALC_PS_PARAMS BIT[4]
		NOP VALUE 0x0
		RECALC VALUE 0x1
	LOAD_ALL_CONFIG BIT[0]
		NOP VALUE 0x0
		LOAD VALUE 0x1

CONFIG_5 ADDRESS 0x0024 RW
CONFIG_5 RESET_VALUE 0x00000000
	ODTOFF_MIN_IN_PS BIT[31]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	ODTOFF_MAX_IN_PS BIT[30]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	ODTON_MIN_IN_PS BIT[29]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	ODTON_MAX_IN_PS BIT[28]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRASMIN_IN_PS BIT[27]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TWR_IN_PS BIT[26]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRCD_IN_PS BIT[25]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TWTR_IN_PS BIT[24]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRRD_IN_PS BIT[23]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRFCAB_IN_PS BIT[22]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRFCPB_IN_PS BIT[21]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRTP_IN_PS BIT[20]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRPAB_IN_PS BIT[19]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TRPPB_IN_PS BIT[18]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TFAW_IN_PS BIT[17]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TCKE_IN_PS BIT[16]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TZQCS_IN_PS BIT[15]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TZQCL_IN_PS BIT[14]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TMOD_IN_PS BIT[13]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	MIN_SR_DURATION_IN_PS BIT[12]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TXSRD_IN_PS BIT[11]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TXSNR_IN_PS BIT[10]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TXPNR_ACT_PWR_DN_IN_PS BIT[9]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TXPR_ACT_PWR_DN_IN_PS BIT[8]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TXPNR_PCHG_PWR_DN_IN_PS BIT[7]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	TXPR_PCHG_PWR_DN_IN_PS BIT[6]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	CLK_AFTER_SR_ENTRY_IN_PS BIT[5]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	CLK_BEFORE_SR_EXIT_IN_PS BIT[4]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	IE_WINDOW_START_IN_PS BIT[3]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	IE_WINDOW_END_IN_PS BIT[2]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	RD_CAPTURE_START_IN_PS BIT[1]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1
	RD_CAPTURE_END_IN_PS BIT[0]
		CLK_CYC VALUE 0x0
		PS VALUE 0x1

CONFIG_6 ADDRESS 0x0028 RW
CONFIG_6 RESET_VALUE 0x00000000
	DRAM_RD_BURST_ORDER BIT[12]
		INCR_ORDER VALUE 0x0
		DECR_ORDER VALUE 0x1
	RANK1_BLK_ACT BIT[9]
		NOP VALUE 0x0
		BLOCK VALUE 0x1
	RANK0_BLK_ACT BIT[8]
		NOP VALUE 0x0
		BLOCK VALUE 0x1
	IOSTAGE_ODT_DEBUG_MODE BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	IOSTAGE_WR_DEBUG_MODE BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	IOSTAGE_RD_DEBUG_MODE BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	IOSTAGE_CA_DEBUG_MODE BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CDC_WR_DEBUG_MODE BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CDC_RD_DEBUG_MODE BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CDC_CA_DEBUG_MODE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CONFIG_7 ADDRESS 0x002C RW
CONFIG_7 RESET_VALUE 0x00000000
	MREG_DQ3_BYTE_MAP BIT[7:6]
		BYTE_0_DQ3 VALUE 0x0
		BYTE_1_DQ3 VALUE 0x1
		BYTE_2_DQ3 VALUE 0x2
		BYTE_3_DQ3 VALUE 0x3
	MREG_DQ2_BYTE_MAP BIT[5:4]
		BYTE_0_DQ2 VALUE 0x0
		BYTE_1_DQ2 VALUE 0x1
		BYTE_2_DQ2 VALUE 0x2
		BYTE_3_DQ2 VALUE 0x3
	MREG_DQ1_BYTE_MAP BIT[3:2]
		BYTE_0_DQ1 VALUE 0x0
		BYTE_1_DQ1 VALUE 0x1
		BYTE_2_DQ1 VALUE 0x2
		BYTE_3_DQ1 VALUE 0x3
	MREG_DQ0_BYTE_MAP BIT[1:0]
		BYTE_0_DQ0 VALUE 0x0
		BYTE_1_DQ0 VALUE 0x1
		BYTE_2_DQ0 VALUE 0x2
		BYTE_3_DQ0 VALUE 0x3

CONFIG_DQ_MAP ADDRESS 0x0038 RW
CONFIG_DQ_MAP RESET_VALUE 0x00000000
	DQ7_BYTE_MAP BIT[30:28]
	DQ6_BYTE_MAP BIT[26:24]
	DQ5_BYTE_MAP BIT[22:20]
	DQ4_BYTE_MAP BIT[18:16]
	DQ3_BYTE_MAP BIT[14:12]
	DQ2_BYTE_MAP BIT[10:8]
	DQ1_BYTE_MAP BIT[6:4]
	DQ0_BYTE_MAP BIT[2:0]

ODT_CONFIG_0 ADDRESS 0x0040 RW
ODT_CONFIG_0 RESET_VALUE 0x00000000
	RANK1_FORCE_ODT BIT[9]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK0_FORCE_ODT BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK1_ODT_ON_WR_RANK1 BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK1_ODT_ON_WR_RANK0 BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK1_ODT_ON_RD_RANK0 BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK0_ODT_ON_WR_RANK1 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK0_ODT_ON_WR_RANK0 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RANK0_ODT_ON_RD_RANK1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

ODT_CONFIG_1 ADDRESS 0x0044 RW
ODT_CONFIG_1 RESET_VALUE 0x00000000
	ODTH8 BIT[30:28]
	SYNC_ODT_DLY_MODE BIT[24]
		IN_CYCLES VALUE 0x0
		WL_OFFSET VALUE 0x1
	SYNC_ODT_ON_DLY BIT[22:20]
	SYNC_ODT_OFF_DLY BIT[18:16]
	ODT_OFF_BEFORE_RD BIT[9:8]
	ODT_ON_MIN_POS BIT[4]
		POSITIVE VALUE 0x0
		NEGATIVE VALUE 0x1
	ODT_OFF_MIN_POS BIT[0]
		POSITIVE VALUE 0x0
		NEGATIVE VALUE 0x1

CA_TRAIN_PRE_CS ADDRESS 0x0050 RW
CA_TRAIN_PRE_CS RESET_VALUE 0x00000000
	CA_BUS_2 BIT[25:16]
	CA_BUS_1 BIT[9:0]

CA_TRAIN_CS ADDRESS 0x0054 RW
CA_TRAIN_CS RESET_VALUE 0x00000000
	CA_BUS_4 BIT[25:16]
	CA_BUS_3 BIT[9:0]

CA_TRAIN_POST_CS ADDRESS 0x0058 RW
CA_TRAIN_POST_CS RESET_VALUE 0x00000000
	CA_BUS_6 BIT[25:16]
	CA_BUS_5 BIT[9:0]

RCW_CTRL ADDRESS 0x0060 RW
RCW_CTRL RESET_VALUE 0x00000000
	RCW_ASYNC_RESET_BYTE7 BIT[31]
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE6 BIT[30]
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE5 BIT[29]
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE4 BIT[28]
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE3 BIT[27]
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE2 BIT[26]
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE1 BIT[25]
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ASYNC_RESET_BYTE0 BIT[24]
		RESET_OFF VALUE 0x0
		RESET_ON VALUE 0x1
	RCW_ENABLE BIT[20]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EXP_PATTERN BIT[7:0]

PWR_CTRL_0 ADDRESS 0x0068 RW
PWR_CTRL_0 RESET_VALUE 0x00000000
	PWR_DN_MODE BIT[28]
		INDIVIDUAL VALUE 0x0
		CONCURRENT VALUE 0x1
	PWR_DN_EN BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CLK_STOP_PWR_DN_EN BIT[20]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CLK_ON_EN BIT[16]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CLK_ON_IDLE_CNT BIT[15:4]
	PCHG_PD_DLL BIT[0]

OPT_CTRL_0 ADDRESS 0x0078 RW
OPT_CTRL_0 RESET_VALUE 0x00000000
	BC_OTF_EN BIT[20]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RD_INT_BST BIT[16]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WR_INT_BST BIT[12]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RD_INT_RD BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WR_INT_WR BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SPLIT_LONG_WR BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

OPT_CTRL_1 ADDRESS 0x007C RW
OPT_CTRL_1 RESET_VALUE 0x00000000
	DDR_EFF_OPT_TIMER BIT[25:16]
	PG_MGMT BIT[12]
		KEEP_OPEN VALUE 0x0
		TIMER VALUE 0x1
	PG_OPEN_TIMER BIT[11:0]

DRAM_STATUS_0 ADDRESS 0x008C R
DRAM_STATUS_0 RESET_VALUE 0x00000000
	RANK_1_SR BIT[25]
		NOT_IN_SR VALUE 0x0
		IN_SR VALUE 0x1
	RANK_0_SR BIT[24]
		NOT_IN_SR VALUE 0x0
		IN_SR VALUE 0x1
	RANK_1_DPD BIT[21]
		NOT_IN_DPD VALUE 0x0
		IN_DPD VALUE 0x1
	RANK_0_DPD BIT[20]
		NOT_IN_DPD VALUE 0x0
		IN_DPD VALUE 0x1
	RANK_1_DERATE BIT[17]
		NOT_IN_DERATE VALUE 0x0
		IN_DERATE VALUE 0x1
	RANK_0_DERATE BIT[16]
		NOT_IN_DERATE VALUE 0x0
		IN_DERATE VALUE 0x1
	RANK_1_TEMP_OOR BIT[13]
		NOT_OOR VALUE 0x0
		OOR VALUE 0x1
	RANK_0_TEMP_OOR BIT[12]
		NOT_OOR VALUE 0x0
		OOR VALUE 0x1
	RANK_1_CSPD BIT[9]
		NOT_IN_CSPD VALUE 0x0
		IN_CSPD VALUE 0x1
	RANK_0_CSPD BIT[8]
		NOT_IN_CSPD VALUE 0x0
		IN_CSPD VALUE 0x1
	RANK_1_PWR_DN BIT[5]
		NOT_IN_PWR_DN VALUE 0x0
		IN_PWR_DN VALUE 0x1
	RANK_0_PWR_DN BIT[4]
		NOT_IN_PWR_DN VALUE 0x0
		IN_PWR_DN VALUE 0x1
	RANK_1_BUSY BIT[1]
		IN_IDLE VALUE 0x0
		BUSY VALUE 0x1
	RANK_0_BUSY BIT[0]
		IN_IDLE VALUE 0x0
		BUSY VALUE 0x1

MEMC_STATUS_0 ADDRESS 0x009C R
MEMC_STATUS_0 RESET_VALUE 0x00000000
	RD_FIFO_BYTE_EMPTY BIT[15:0]

MEMC_STATUS_1 ADDRESS 0x00A0 R
MEMC_STATUS_1 RESET_VALUE 0x00000000
	CYC_CALC_VALID BIT[0]
		YES VALUE 0x0
		NO VALUE 0x1

MEMC_STATUS_2 ADDRESS 0x00A4 R
MEMC_STATUS_2 RESET_VALUE 0x00000000
	SHADOW_REGS_STALE BIT[0]
		STALE VALUE 0x0
		UP_TO_DATE VALUE 0x1

INTERRUPT_ENABLE ADDRESS 0x00B4 RW
INTERRUPT_ENABLE RESET_VALUE 0x00000000
	LOW_TEMP_THRESHOLD BIT[6:4]
		DISABLED VALUE 0x0
		TREFI_2X_OR_4X VALUE 0x1
		TREFI_4X VALUE 0x2
		TREFI_2X VALUE 0x3
		TREFI_1X VALUE 0x4
		TREFI_0_5X VALUE 0x5
	HIGH_TEMP_THRESHOLD BIT[2:0]
		DISABLED VALUE 0x0
		TREFI_0_25X_DERATE VALUE 0x1
		DERATE VALUE 0x2
		TREFI_0_25X VALUE 0x3
		TREFI_1X VALUE 0x4
		TREFI_0_5X VALUE 0x5

INTERRUPT_STATUS ADDRESS 0x00B8 R
INTERRUPT_STATUS RESET_VALUE 0x00000000
	RANK1_TEMP_INFO BIT[22:20]
		LOW_LIMIT VALUE 0x0
		TREFI_4X VALUE 0x1
		TREFI_2X VALUE 0x2
		TREFI_1X VALUE 0x3
		TREFI_0_5X VALUE 0x4
		TREFI_0_25X VALUE 0x5
		TREFI_0_25X_DERATE VALUE 0x6
		HIGH_LIMIT VALUE 0x7
	RANK0_TEMP_INFO BIT[18:16]
		LOW_LIMIT VALUE 0x0
		TREFI_4X VALUE 0x1
		TREFI_2X VALUE 0x2
		TREFI_1X VALUE 0x3
		TREFI_0_5X VALUE 0x4
		TREFI_0_25X VALUE 0x5
		TREFI_0_25X_DERATE VALUE 0x6
		HIGH_LIMIT VALUE 0x7
	RANK1_LOW_TEMP BIT[3]
		NONE VALUE 0x0
		THRSHLD_CROSSED VALUE 0x1
	RANK1_HIGH_TEMP BIT[2]
		NONE VALUE 0x0
		THRSHLD_CROSSED VALUE 0x1
	RANK0_LOW_TEMP BIT[1]
		NONE VALUE 0x0
		THRSHLD_CROSSED VALUE 0x1
	RANK0_HIGH_TEMP BIT[0]
		NONE VALUE 0x0
		THRSHLD_CROSSED VALUE 0x1

INTERRUPT_CLR ADDRESS 0x00BC W
INTERRUPT_CLR RESET_VALUE 0x00000000
	RANK1_LOW_TEMP BIT[3]
		NOP VALUE 0x0
		CLR_INT VALUE 0x1
	RANK1_HIGH_TEMP BIT[2]
		NOP VALUE 0x0
		CLR_INT VALUE 0x1
	RANK0_LOW_TEMP BIT[1]
		NOP VALUE 0x0
		CLR_INT VALUE 0x1
	RANK0_HIGH_TEMP BIT[0]
		NOP VALUE 0x0
		CLR_INT VALUE 0x1

INTERRUPT_SET ADDRESS 0x00C0 W
INTERRUPT_SET RESET_VALUE 0x00000000
	RANK1_LOW_TEMP BIT[3]
		NOP VALUE 0x0
		SET_INT VALUE 0x1
	RANK1_HIGH_TEMP BIT[2]
		NOP VALUE 0x0
		SET_INT VALUE 0x1
	RANK0_LOW_TEMP BIT[1]
		NOP VALUE 0x0
		SET_INT VALUE 0x1
	RANK0_HIGH_TEMP BIT[0]
		NOP VALUE 0x0
		SET_INT VALUE 0x1

ELEVATE_PRI_RD ADDRESS 0x00D0 RW
ELEVATE_PRI_RD RESET_VALUE 0x00000000
	CYCLES_PRI0 BIT[31:24]
	CYCLES_PRI1 BIT[23:16]
	CYCLES_PRI2 BIT[15:8]
	CYCLES_PRI3 BIT[7:0]

ELEVATE_PRI_WR ADDRESS 0x00D4 RW
ELEVATE_PRI_WR RESET_VALUE 0x00000000
	CYCLES_PRI0 BIT[31:24]
	CYCLES_PRI1 BIT[23:16]
	CYCLES_PRI2 BIT[15:8]
	CYCLES_PRI3 BIT[7:0]

TIMER_0 ADDRESS 0x00E4 RW
TIMER_0 RESET_VALUE 0x00000000
	WTR_DIFF_RANK BIT[31:28]
	RTW_DIFF_RANK BIT[27:24]
	RTR_DIFF_RANK BIT[23:20]
	WTW_DIFF_RANK BIT[19:16]
	RTW_SAME_RANK_ADD_DLY BIT[15:12]
	WTR_SAME_RANK_ADD_DLY BIT[11:8]
	RTR_SAME_RANK_ADD_DLY BIT[7:4]
	WTW_SAME_RANK_ADD_DLY BIT[3:0]

TIMER_1 ADDRESS 0x00E8 RW
TIMER_1 RESET_VALUE 0x00000000
	DERATE_OFFSET BIT[13:12]
	TDQSS BIT[8]
		ZERO VALUE 0x0
		ONE VALUE 0x1
	IDLE_PWR_DN_CNT BIT[7:0]

TIMER_2 ADDRESS 0x00EC RW
TIMER_2 RESET_VALUE 0x00000000
	TRASMAX_XO_DIV_6_CYCLES BIT[16:8]
	TMRW BIT[7:4]
	TMRR BIT[2:0]

TIMER_3 ADDRESS 0x00F0 RW
TIMER_3 RESET_VALUE 0x00000000
	BANK_AVAIL_OFFSET BIT[11:8]
	CLK_CYC_BEFORE_PD_EXIT BIT[5:4]
	CLK_CYC_AFTER_PD_ENTRY BIT[2:0]

MRW_BEFORE_FREQ_SWITCH_0 ADDRESS 0x0114 RW
MRW_BEFORE_FREQ_SWITCH_0 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20]
	W_DATA BIT[15:0]

MRW_BEFORE_FREQ_SWITCH_1 ADDRESS 0x0118 RW
MRW_BEFORE_FREQ_SWITCH_1 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20]
	W_DATA BIT[15:0]

MRW_BEFORE_FREQ_SWITCH_2 ADDRESS 0x011C RW
MRW_BEFORE_FREQ_SWITCH_2 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20]
	W_DATA BIT[15:0]

MRW_BEFORE_FREQ_SWITCH_3 ADDRESS 0x0120 RW
MRW_BEFORE_FREQ_SWITCH_3 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20]
	W_DATA BIT[15:0]

MRW_AFTER_FREQ_SWITCH_0 ADDRESS 0x0124 RW
MRW_AFTER_FREQ_SWITCH_0 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20]
	W_DATA BIT[15:0]

MRW_AFTER_FREQ_SWITCH_1 ADDRESS 0x0128 RW
MRW_AFTER_FREQ_SWITCH_1 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20]
	W_DATA BIT[15:0]

MRW_AFTER_FREQ_SWITCH_2 ADDRESS 0x012C RW
MRW_AFTER_FREQ_SWITCH_2 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20]
	W_DATA BIT[15:0]

MRW_AFTER_FREQ_SWITCH_3 ADDRESS 0x0130 RW
MRW_AFTER_FREQ_SWITCH_3 RESET_VALUE 0x00000000
	W_ADDR BIT[27:20]
	W_DATA BIT[15:0]

MRW_FREQ_SWITCH ADDRESS 0x0134 RW
MRW_FREQ_SWITCH RESET_VALUE 0x00000000
	BEFORE_3 BIT[19]
		NOP VALUE 0x0
		EXEC VALUE 0x1
	BEFORE_2 BIT[18]
		NOP VALUE 0x0
		EXEC VALUE 0x1
	BEFORE_1 BIT[17]
		NOP VALUE 0x0
		EXEC VALUE 0x1
	BEFORE_0 BIT[16]
		NOP VALUE 0x0
		EXEC VALUE 0x1
	AFTER_3 BIT[3]
		NOP VALUE 0x0
		EXEC VALUE 0x1
	AFTER_2 BIT[2]
		NOP VALUE 0x0
		EXEC VALUE 0x1
	AFTER_1 BIT[1]
		NOP VALUE 0x0
		EXEC VALUE 0x1
	AFTER_0 BIT[0]
		NOP VALUE 0x0
		EXEC VALUE 0x1

DRAM_TIMING_0 ADDRESS 0x0144 RW
DRAM_TIMING_0 RESET_VALUE 0x00000000
	TRASMIN_MIN_CYC BIT[15:12]
	TRASMIN BIT[9:0]

DRAM_TIMING_1 ADDRESS 0x0148 RW
DRAM_TIMING_1 RESET_VALUE 0x00000000
	TWR_MIN_CYC BIT[31:28]
	TWR BIT[23:16]
	TRCD_MIN_CYC BIT[15:12]
	TRCD BIT[8:0]

DRAM_TIMING_2 ADDRESS 0x014C RW
DRAM_TIMING_2 RESET_VALUE 0x00000000
	TWTR_MIN_CYC BIT[31:28]
	TWTR BIT[22:16]
	TRRD_MIN_CYC BIT[15:12]
	TRRD BIT[7:0]

DRAM_TIMING_3 ADDRESS 0x0150 RW
DRAM_TIMING_3 RESET_VALUE 0x00000000
	TRFCAB_MIN_CYC BIT[31:28]
	TRFCAB BIT[27:16]
	TRFCPB_MIN_CYC BIT[15:12]
	TRFCPB BIT[11:0]

DRAM_TIMING_4 ADDRESS 0x0154 RW
DRAM_TIMING_4 RESET_VALUE 0x00000000
	TRTP_MIN_CYC BIT[15:12]
	TRTP BIT[6:0]

DRAM_TIMING_5 ADDRESS 0x0158 RW
DRAM_TIMING_5 RESET_VALUE 0x00000000
	TRPAB_MIN_CYC BIT[31:28]
	TRPAB BIT[24:16]
	TRPPB_MIN_CYC BIT[15:12]
	TRPPB BIT[8:0]

DRAM_TIMING_6 ADDRESS 0x015C RW
DRAM_TIMING_6 RESET_VALUE 0x00000000
	TFAW_MIN_CYC BIT[31:28]
	TFAW BIT[25:16]
	TCKE_MIN_CYC BIT[15:12]
	TCKE BIT[7:0]

DRAM_TIMING_7 ADDRESS 0x0160 RW
DRAM_TIMING_7 RESET_VALUE 0x00000000
	TZQCS_MIN_CYC BIT[22:16]
	TZQCS BIT[10:0]

DRAM_TIMING_8 ADDRESS 0x0164 RW
DRAM_TIMING_8 RESET_VALUE 0x00000000
	TMOD_MIN_CYC BIT[15:12]
	TMOD BIT[10:0]

DRAM_TIMING_9 ADDRESS 0x0168 RW
DRAM_TIMING_9 RESET_VALUE 0x00000000
	MIN_SR_DURATION_MIN_CYC BIT[15:12]
	MIN_SR_DURATION BIT[7:0]

DRAM_TIMING_10 ADDRESS 0x016C RW
DRAM_TIMING_10 RESET_VALUE 0x00000000
	TXSRD_MIN_CYC BIT[31:28]
	TXSRD BIT[27:16]
	TXSNR_MIN_CYC BIT[15:12]
	TXSNR BIT[11:0]

DRAM_TIMING_11 ADDRESS 0x0170 RW
DRAM_TIMING_11 RESET_VALUE 0x00000000
	TXPNR_ACT_PWR_DN_MIN_CYC BIT[31:28]
	TXPNR_ACT_PWR_DN BIT[23:16]
	TXPR_ACT_PWR_DN_MIN_CYC BIT[15:12]
	TXPR_ACT_PWR_DN BIT[8:0]

DRAM_TIMING_12 ADDRESS 0x0174 RW
DRAM_TIMING_12 RESET_VALUE 0x00000000
	TXPNR_PCHG_PWR_DN_MIN_CYC BIT[31:28]
	TXPNR_PCHG_PWR_DN BIT[23:16]
	TXPR_PCHG_PWR_DN_MIN_CYC BIT[15:12]
	TXPR_PCHG_PWR_DN BIT[8:0]

DRAM_TIMING_13 ADDRESS 0x0178 RW
DRAM_TIMING_13 RESET_VALUE 0x00000000
	CLK_AFTER_SR_ENTRY_MIN_CYC BIT[31:28]
	CLK_AFTER_SR_ENTRY BIT[22:16]
	CLK_BEFORE_SR_EXIT_MIN_CYC BIT[15:12]
	CLK_BEFORE_SR_EXIT BIT[10:0]

DRAM_TIMING_14 ADDRESS 0x017C RW
DRAM_TIMING_14 RESET_VALUE 0x00000000
	IE_WINDOW_START_ADD_CYCLES BIT[31:28]
	IE_WINDOW_START_SUB_CYCLES BIT[25:24]
	IE_WINDOW_START BIT[23:16]
	IE_WINDOW_END_ADD_CYCLES BIT[15:12]
	IE_WINDOW_END BIT[7:0]

DRAM_TIMING_15 ADDRESS 0x0180 RW
DRAM_TIMING_15 RESET_VALUE 0x00000000
	RD_CAPTURE_START_ADD_CYCLES BIT[31:28]
	RD_CAPTURE_START BIT[23:16]
	RD_CAPTURE_END_ADD_CYCLES BIT[15:12]
	RD_CAPTURE_END BIT[7:0]

DRAM_TIMING_16 ADDRESS 0x0184 RW
DRAM_TIMING_16 RESET_VALUE 0x00000000
	ODTON_MAX_ADD_CYCLES BIT[29:28]
	ODTOFF_MIN_SUB_CYCLES BIT[25:24]
	PAD_MODE BIT[20]
		LOW_POWER_MODE VALUE 0x0
		HIGH_POWER_MODE VALUE 0x1
	TCCD BIT[19:16]
	RD_LATENCY BIT[13:8]
	WR_LATENCY BIT[5:0]

DRAM_TIMING_17 ADDRESS 0x0188 RW
DRAM_TIMING_17 RESET_VALUE 0x00000000
	TZQCL_MIN_CYC BIT[25:16]
	TZQCL BIT[11:0]

DRAM_TIMING_18 ADDRESS 0x018C RW
DRAM_TIMING_18 RESET_VALUE 0x00000000
	RCW_START_DLY_BYTE7 BIT[28:24]
	RCW_START_DLY_BYTE6 BIT[20:16]
	RCW_START_DLY_BYTE5 BIT[12:8]
	RCW_START_DLY_BYTE4 BIT[4:0]

DRAM_TIMING_19 ADDRESS 0x0190 RW
DRAM_TIMING_19 RESET_VALUE 0x00000000
	RCW_START_DLY_BYTE3 BIT[28:24]
	RCW_START_DLY_BYTE2 BIT[20:16]
	RCW_START_DLY_BYTE1 BIT[12:8]
	RCW_START_DLY_BYTE0 BIT[4:0]

DRAM_TIMING_20 ADDRESS 0x0194 RW
DRAM_TIMING_20 RESET_VALUE 0x00000000
	RCW_FINE_DLY_BYTE7 BIT[31:24]
	RCW_FINE_DLY_BYTE6 BIT[23:16]
	RCW_FINE_DLY_BYTE5 BIT[15:8]
	RCW_FINE_DLY_BYTE4 BIT[7:0]

DRAM_TIMING_21 ADDRESS 0x0198 RW
DRAM_TIMING_21 RESET_VALUE 0x00000000
	RCW_FINE_DLY_BYTE3 BIT[31:24]
	RCW_FINE_DLY_BYTE2 BIT[23:16]
	RCW_FINE_DLY_BYTE1 BIT[15:8]
	RCW_FINE_DLY_BYTE0 BIT[7:0]

DRAM_TIMING_22 ADDRESS 0x019C RW
DRAM_TIMING_22 RESET_VALUE 0x00000000
	RCW_COARSE_DLY_BYTE7 BIT[29:28]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE6 BIT[25:24]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE5 BIT[21:20]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE4 BIT[17:16]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE3 BIT[13:12]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE2 BIT[9:8]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE1 BIT[5:4]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE0 BIT[1:0]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3

DRAM_TIMING_23 ADDRESS 0x01A0 RW
DRAM_TIMING_23 RESET_VALUE 0x00000000
	ODTON_MAX BIT[29:24]
	ODTON_MIN BIT[20:16]
	ODTOFF_MAX BIT[13:8]
	ODTOFF_MIN BIT[4:0]

DRAM_TIMING_0_ACT ADDRESS 0x01A4 R
DRAM_TIMING_0_ACT RESET_VALUE 0x00000000
	TRASMIN BIT[6:0]

DRAM_TIMING_1_ACT ADDRESS 0x01A8 R
DRAM_TIMING_1_ACT RESET_VALUE 0x00000000
	TWR BIT[20:16]
	TRCD BIT[5:0]

DRAM_TIMING_2_ACT ADDRESS 0x01AC R
DRAM_TIMING_2_ACT RESET_VALUE 0x00000000
	TWTR BIT[19:16]
	TRRD BIT[4:0]

DRAM_TIMING_3_ACT ADDRESS 0x01B0 R
DRAM_TIMING_3_ACT RESET_VALUE 0x00000000
	TRFCAB BIT[24:16]
	TRFCPB BIT[8:0]

DRAM_TIMING_4_ACT ADDRESS 0x01B4 R
DRAM_TIMING_4_ACT RESET_VALUE 0x00000000
	TRTP BIT[3:0]

DRAM_TIMING_5_ACT ADDRESS 0x01B8 R
DRAM_TIMING_5_ACT RESET_VALUE 0x00000000
	TRPAB BIT[21:16]
	TRPPB BIT[5:0]

DRAM_TIMING_6_ACT ADDRESS 0x01BC R
DRAM_TIMING_6_ACT RESET_VALUE 0x00000000
	TFAW BIT[22:16]
	TCKE BIT[4:0]

DRAM_TIMING_7_ACT ADDRESS 0x01C0 R
DRAM_TIMING_7_ACT RESET_VALUE 0x00000000
	TZQCS BIT[7:0]

DRAM_TIMING_8_ACT ADDRESS 0x01C4 R
DRAM_TIMING_8_ACT RESET_VALUE 0x00000000
	TMOD BIT[7:0]

DRAM_TIMING_9_ACT ADDRESS 0x01C8 R
DRAM_TIMING_9_ACT RESET_VALUE 0x00000000
	MIN_SR_DURATION BIT[4:0]

DRAM_TIMING_10_ACT ADDRESS 0x01CC R
DRAM_TIMING_10_ACT RESET_VALUE 0x00000000
	TXSRD BIT[25:16]
	TXSNR BIT[8:0]

DRAM_TIMING_11_ACT ADDRESS 0x01D0 R
DRAM_TIMING_11_ACT RESET_VALUE 0x00000000
	TXPNR_ACT_PWR_DN BIT[20:16]
	TXPR_ACT_PWR_DN BIT[5:0]

DRAM_TIMING_12_ACT ADDRESS 0x01D4 R
DRAM_TIMING_12_ACT RESET_VALUE 0x00000000
	TXPNR_PCHG_PWR_DN BIT[20:16]
	TXPR_PCHG_PWR_DN BIT[5:0]

DRAM_TIMING_13_ACT ADDRESS 0x01D8 R
DRAM_TIMING_13_ACT RESET_VALUE 0x00000000
	CLK_AFTER_SR_ENTRY BIT[20:16]
	CLK_BEFORE_SR_EXIT BIT[7:0]

DRAM_TIMING_14_ACT ADDRESS 0x01DC R
DRAM_TIMING_14_ACT RESET_VALUE 0x00000000
	IE_WINDOW_START BIT[21:16]
	IE_WINDOW_END BIT[5:0]

DRAM_TIMING_15_ACT ADDRESS 0x01E0 R
DRAM_TIMING_15_ACT RESET_VALUE 0x00000000
	RD_CAPTURE_START BIT[21:16]
	RD_CAPTURE_END BIT[5:0]

DRAM_TIMING_16_ACT ADDRESS 0x01E4 R
DRAM_TIMING_16_ACT RESET_VALUE 0x00000000
	PAD_MODE BIT[20]
	TCCD BIT[19:16]
	RD_LATENCY BIT[13:8]
	WR_LATENCY BIT[5:0]

DRAM_TIMING_17_ACT ADDRESS 0x01E8 R
DRAM_TIMING_17_ACT RESET_VALUE 0x00000000
	TZQCL BIT[9:0]

DRAM_TIMING_18_ACT ADDRESS 0x01EC R
DRAM_TIMING_18_ACT RESET_VALUE 0x00000000
	RCW_START_DLY_BYTE7 BIT[28:24]
	RCW_START_DLY_BYTE6 BIT[20:16]
	RCW_START_DLY_BYTE5 BIT[12:8]
	RCW_START_DLY_BYTE4 BIT[4:0]

DRAM_TIMING_19_ACT ADDRESS 0x01F0 R
DRAM_TIMING_19_ACT RESET_VALUE 0x00000000
	RCW_START_DLY_BYTE3 BIT[28:24]
	RCW_START_DLY_BYTE2 BIT[20:16]
	RCW_START_DLY_BYTE1 BIT[12:8]
	RCW_START_DLY_BYTE0 BIT[4:0]

DRAM_TIMING_20_ACT ADDRESS 0x01F4 R
DRAM_TIMING_20_ACT RESET_VALUE 0x00000000
	RCW_FINE_DLY_BYTE7 BIT[31:24]
	RCW_FINE_DLY_BYTE6 BIT[23:16]
	RCW_FINE_DLY_BYTE5 BIT[15:8]
	RCW_FINE_DLY_BYTE4 BIT[7:0]

DRAM_TIMING_21_ACT ADDRESS 0x01F8 R
DRAM_TIMING_21_ACT RESET_VALUE 0x00000000
	RCW_FINE_DLY_BYTE3 BIT[31:24]
	RCW_FINE_DLY_BYTE2 BIT[23:16]
	RCW_FINE_DLY_BYTE1 BIT[15:8]
	RCW_FINE_DLY_BYTE0 BIT[7:0]

DRAM_TIMING_22_ACT ADDRESS 0x01FC R
DRAM_TIMING_22_ACT RESET_VALUE 0x00000000
	RCW_COARSE_DLY_BYTE7 BIT[29:28]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE6 BIT[25:24]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE5 BIT[21:20]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE4 BIT[17:16]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE3 BIT[13:12]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE2 BIT[9:8]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE1 BIT[5:4]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3
	RCW_COARSE_DLY_BYTE0 BIT[1:0]
		NO_DELAY VALUE 0x0
		MINOR_DLY VALUE 0x1
		ENUM_1_2_CYCLE VALUE 0x2
		ENUM_1_2_CYCLE_PLUS_MINOR_DLY VALUE 0x3

DRAM_TIMING_23_ACT ADDRESS 0x0200 R
DRAM_TIMING_23_ACT RESET_VALUE 0x00000000
	ODTON_MAX BIT[31:28]
	ODTON_MIN BIT[25:24]
	ODTOFF_MAX BIT[22:20]
	ODTOFF_MIN BIT[17:16]

TESTBUS_CTRL ADDRESS 0x0204 RW
TESTBUS_CTRL RESET_VALUE 0x00000000
	TESTBUS_SEL BIT[8:4]
		MEMCAS VALUE 0x00
		PWR_MGMT VALUE 0x01
		PG_HIT_CONFLICT VALUE 0x02
		COMMAND_QUEUE VALUE 0x03
		DDR_CMD_DECODE_0 VALUE 0x04
		DDR_CMD_DECODE_1 VALUE 0x05
		READ_COMMAND VALUE 0x06
		WRITE_COMMAND VALUE 0x07
		STATE_STATUS VALUE 0x08
		ACTIVATE VALUE 0x09
		COLUMN VALUE 0x0A
		PRECHARGE VALUE 0x0B
		PRIORITY VALUE 0x0C
		COLUMN_TIMERS VALUE 0x0D
		SHKECS VALUE 0x0E
	TESTBUS_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPARE_REG ADDRESS 0x0214 RW
SPARE_REG RESET_VALUE 0x00000000
	SPARE_REGS BIT[31:0]

SPARE_REG_ACT ADDRESS 0x0224 R
SPARE_REG_ACT RESET_VALUE 0x00000000
	SPARE_REGS_ACT BIT[31:0]

DQCAL_RDATA_RANK1_U ADDRESS 0x0240 R
DQCAL_RDATA_RANK1_U RESET_VALUE 0x00000000
	DQCAL_RDATA BIT[31:0]

DQCAL_RDATA_RANK1_L ADDRESS 0x0244 R
DQCAL_RDATA_RANK1_L RESET_VALUE 0x00000000
	DQCAL_RDATA BIT[31:0]

DQCAL_RDATA_RANK0_U ADDRESS 0x0248 R
DQCAL_RDATA_RANK0_U RESET_VALUE 0x00000000
	DQCAL_RDATA BIT[31:0]

DQCAL_RDATA_RANK0_L ADDRESS 0x024C R
DQCAL_RDATA_RANK0_L RESET_VALUE 0x00000000
	DQCAL_RDATA BIT[31:0]

DQCAL_STATUS0_RANK1 ADDRESS 0x0260 R
DQCAL_STATUS0_RANK1 RESET_VALUE 0x00000000
	DQCAL_COMPARE_BYTE7 BIT[7]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE6 BIT[6]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE5 BIT[5]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE4 BIT[4]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE3 BIT[3]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE2 BIT[2]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE1 BIT[1]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE0 BIT[0]
		FAIL VALUE 0x0
		PASS VALUE 0x1

DQCAL_STATUS1_RANK1 ADDRESS 0x0264 R
DQCAL_STATUS1_RANK1 RESET_VALUE 0x00000000
	DQS_PE_BYTE7 BIT[30:28]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE7 BIT[26:24]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE6 BIT[22:20]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE6 BIT[18:16]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE5 BIT[14:12]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE5 BIT[10:8]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE4 BIT[6:4]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE4 BIT[2:0]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7

DQCAL_STATUS2_RANK1 ADDRESS 0x0268 R
DQCAL_STATUS2_RANK1 RESET_VALUE 0x00000000
	DQS_PE_BYTE3 BIT[30:28]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE3 BIT[26:24]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE2 BIT[22:20]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE2 BIT[18:16]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE1 BIT[14:12]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE1 BIT[10:8]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE0 BIT[6:4]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE0 BIT[2:0]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7

DQCAL_STATUS0_RANK0 ADDRESS 0x0280 R
DQCAL_STATUS0_RANK0 RESET_VALUE 0x00000000
	DQCAL_COMPARE_BYTE7 BIT[7]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE6 BIT[6]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE5 BIT[5]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE4 BIT[4]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE3 BIT[3]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE2 BIT[2]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE1 BIT[1]
		FAIL VALUE 0x0
		PASS VALUE 0x1
	DQCAL_COMPARE_BYTE0 BIT[0]
		FAIL VALUE 0x0
		PASS VALUE 0x1

DQCAL_STATUS1_RANK0 ADDRESS 0x0284 R
DQCAL_STATUS1_RANK0 RESET_VALUE 0x00000000
	DQS_PE_BYTE7 BIT[30:28]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE7 BIT[26:24]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE6 BIT[22:20]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE6 BIT[18:16]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE5 BIT[14:12]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE5 BIT[10:8]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE4 BIT[6:4]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE4 BIT[2:0]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7

DQCAL_STATUS2_RANK0 ADDRESS 0x0288 R
DQCAL_STATUS2_RANK0 RESET_VALUE 0x00000000
	DQS_PE_BYTE3 BIT[30:28]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE3 BIT[26:24]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE2 BIT[22:20]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE2 BIT[18:16]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE1 BIT[14:12]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE1 BIT[10:8]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_PE_BYTE0 BIT[6:4]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7
	DQS_NE_BYTE0 BIT[2:0]
		NONE VALUE 0x0
		ENUM_1_POS_EDGE VALUE 0x1
		ENUM_2_POS_EDGES VALUE 0x2
		ENUM_3_POS_EDGES VALUE 0x3
		ENUM_4_POS_EDGES VALUE 0x4
		ENUM_5_POS_EDGES VALUE 0x5
		ENUM_6_POS_EDGES VALUE 0x6
		ENUM_7_OR_MORE_POS_EDGES VALUE 0x7

CGC_CTRL ADDRESS 0x02FC RW
CGC_CTRL RESET_VALUE 0x00000000
	BANKTIMERS BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	COL_TIMERS BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CQ BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CSR_ACCESS BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LOAD_TIMING BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MEMCAS_CMD BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	NDX_FIFO BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	OPT BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PAGE_IDLE_TIMER BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PWR_MGMT BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RANKTIMERS BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RDATA BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RECALC_TCYC BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SHKECS BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	WR_BUFFER BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	WR_CTRL BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	WRDATA_MGMT BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PMON_EN ADDRESS 0x0300 RW
PMON_EN RESET_VALUE 0x00000000
	CLK_REQ BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PMON_CFG ADDRESS 0x0304 RW
PMON_CFG RESET_VALUE 0x00000000
	HK_BUSY BIT[3]
		EXCLUDE VALUE 0x0
		INCLUDE VALUE 0x1
	OVERHEAD BIT[1:0]
		DEFAULT VALUE 0x0
		EXTRA_WRITE VALUE 0x1
		EXTRA_READ VALUE 0x2

PMON_CMD_QUEUED_n(n):(0)-(3) ARRAY 0x00000310+0x4*n
PMON_CMD_QUEUED_0 ADDRESS 0x0310 RW
PMON_CMD_QUEUED_0 RESET_VALUE 0x00000000
	QC_CNT BIT[27:24]
	QC_CMP BIT[22:20]
		DISABLE VALUE 0x0
		GT VALUE 0x1
		EQ VALUE 0x2
		LT VALUE 0x4
	QC_FLTR BIT[9:8]
		PMON_CMD_FLTR_0 VALUE 0x0
		PMON_CMD_FLTR_1 VALUE 0x1

PMON_CMD_EXEC_n(n):(0)-(3) ARRAY 0x00000320+0x4*n
PMON_CMD_EXEC_0 ADDRESS 0x0320 RW
PMON_CMD_EXEC_0 RESET_VALUE 0x00000000
	QC_CNT BIT[27:24]
	QC_CMP BIT[22:20]
		DISABLE VALUE 0x0
		GT VALUE 0x1
		EQ VALUE 0x2
		LT VALUE 0x4
	QC_AGE BIT[17:16]
		OLDER VALUE 0x0
		NEWER VALUE 0x1
		ALL VALUE 0x2
	QC_SAME_ADDR BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QC_FLTR BIT[9:8]
		PMON_CMD_FLTR_0 VALUE 0x0
		PMON_CMD_FLTR_1 VALUE 0x1
	XC_PG_ACC BIT[6:4]
		CONFLICT VALUE 0x1
		MISS VALUE 0x2
		HIT VALUE 0x4
		ANY VALUE 0x7
	XC_FLTR BIT[1:0]
		PMON_CMD_FLTR_0 VALUE 0x0
		PMON_CMD_FLTR_1 VALUE 0x1

PMON_CMD_FLTR_n(n):(0)-(3) ARRAY 0x00000330+0x4*n
PMON_CMD_FLTR_0 ADDRESS 0x0330 RW
PMON_CMD_FLTR_0 RESET_VALUE 0x00000000
	TYPE BIT[17:16]
		WRITE VALUE 0x1
		READ VALUE 0x2
	ADDR_FLTR BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ADDR_FLTR_POL BIT[14]
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	ADDR_FLTR_SEL BIT[13:12]
		PMON_ADDR_FLTR_0 VALUE 0x0
		PMON_ADDR_FLTR_1 VALUE 0x1
	MID_FLTR BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MID_FLTR_POL BIT[10]
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	MID_FLTR_SEL BIT[8]
		PMON_MID_FLTR_0 VALUE 0x0
		PMON_MID_FLTR_1 VALUE 0x1
	LAT_LIM BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LAT_LIM_POL BIT[6]
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	LAT_LIM_SEL BIT[5:4]
		PMON_LAT_LIM_0 VALUE 0x0
		PMON_LAT_LIM_1 VALUE 0x1
		PMON_LAT_LIM_2 VALUE 0x2
		PMON_LAT_LIM_3 VALUE 0x3
	PRI_FLTR BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRI_FLTR_POL BIT[2]
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	PRI_FLTR_SEL BIT[1:0]
		PMON_PRI_FLTR_0 VALUE 0x0
		PMON_PRI_FLTR_1 VALUE 0x1

PMON_ADDR_FLTR_n(n):(0)-(3) ARRAY 0x00000340+0x4*n
PMON_ADDR_FLTR_0 ADDRESS 0x0340 RW
PMON_ADDR_FLTR_0 RESET_VALUE 0x00000000
	RANK BIT[13:12]
		RANK_0 VALUE 0x1
		RANK_1 VALUE 0x2
	BANK BIT[7:0]
		BANK_0 VALUE 0x01
		BANK_1 VALUE 0x02
		BANK_2 VALUE 0x04
		BANK_3 VALUE 0x08
		BANK_4 VALUE 0x10
		BANK_5 VALUE 0x20
		BANK_6 VALUE 0x40
		BANK_7 VALUE 0x80

PMON_MID_FLTR_n(n):(0)-(1) ARRAY 0x00000350+0x4*n
PMON_MID_FLTR_0 ADDRESS 0x0350 RW
PMON_MID_FLTR_0 RESET_VALUE 0x00000000
	BID_MASK BIT[31:29]
	PID_MASK BIT[28:24]
	MID_MASK BIT[23:16]
	BID_MATCH BIT[15:13]
	PID_MATCH BIT[12:8]
	MID_MATCH BIT[7:0]

PMON_LAT_LIM_n(n):(0)-(3) ARRAY 0x00000360+0x4*n
PMON_LAT_LIM_0 ADDRESS 0x0360 RW
PMON_LAT_LIM_0 RESET_VALUE 0x00000000
	CYCLES BIT[15:0]

PMON_PRI_FLTR_n(n):(0)-(3) ARRAY 0x00000370+0x4*n
PMON_PRI_FLTR_0 ADDRESS 0x0370 RW
PMON_PRI_FLTR_0 RESET_VALUE 0x00000000
	PRI_CMP BIT[13:12]
		EXPLICIT VALUE 0x0
		SAME VALUE 0x1
		DIFFERENT VALUE 0x2
	PRI_CUR BIT[8:4]
		PRI_0 VALUE 0x01
		PRI_1 VALUE 0x02
		PRI_2 VALUE 0x04
		PRI_3 VALUE 0x08
		PRI_4 VALUE 0x10
	PRI_ORIG BIT[3:0]
		PRI_0 VALUE 0x1
		PRI_1 VALUE 0x2
		PRI_2 VALUE 0x4
		PRI_3 VALUE 0x8

PMON_CMDQ_n(n):(0)-(1) ARRAY 0x00000380+0x4*n
PMON_CMDQ_0 ADDRESS 0x0380 RW
PMON_CMDQ_0 RESET_VALUE 0x00000000
	CNT BIT[7:4]
	CMP BIT[2:0]
		DISABLE VALUE 0x0
		GT VALUE 0x1
		EQ VALUE 0x2
		LT VALUE 0x4

PMON_WRBUF_n(n):(0)-(1) ARRAY 0x00000388+0x4*n
PMON_WRBUF_0 ADDRESS 0x0388 RW
PMON_WRBUF_0 RESET_VALUE 0x00000000
	CNT BIT[9:4]
	CMP BIT[2:0]
		DISABLE VALUE 0x0
		GT VALUE 0x1
		EQ VALUE 0x2
		LT VALUE 0x4

PMON_DDR_CMD_n(n):(0)-(3) ARRAY 0x00000390+0x4*n
PMON_DDR_CMD_0 ADDRESS 0x0390 RW
PMON_DDR_CMD_0 RESET_VALUE 0x00000000
	ADDR_FLTR BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ADDR_FLTR_POL BIT[30]
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	ADDR_FLTR_SEL BIT[29:28]
		PMON_ADDR_FLTR_0 VALUE 0x0
		PMON_ADDR_FLTR_1 VALUE 0x1
	MID_FLTR BIT[27]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MID_FLTR_POL BIT[26]
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	MID_FLTR_SEL BIT[24]
		PMON_MID_FLTR_0 VALUE 0x0
		PMON_MID_FLTR_1 VALUE 0x1
	CMD BIT[18:8]
		MODE_REGISTER_WRITE_OR_SET VALUE 0x001
		MODE_REGISTER_READ VALUE 0x002
		ZQ_CALIBRATION VALUE 0x004
		ALL_BANK_AUTO_REFRESH VALUE 0x008
		PER_BANK_AUTO_REFRESH VALUE 0x010
		ALL_BANK_PRECHARGE VALUE 0x020
		PER_BANK_PRECHARGE VALUE 0x040
		BURST_TERMINATE VALUE 0x080
		WRITE VALUE 0x100
		READ VALUE 0x200
		ACTIVATE VALUE 0x400
	CMD_MOD BIT[4:0]
		WITH_AUTO_PRECHARGE VALUE 0x01
		WITHOUT_AUTO_PRECHARGE VALUE 0x02
		BL8_ON_THE_FLY VALUE 0x04
		BC4_ON_THE_FLY VALUE 0x08
		NOT_ON_THE_FLY VALUE 0x10

PMON_DDR_DATA_n(n):(0)-(1) ARRAY 0x000003A0+0x4*n
PMON_DDR_DATA_0 ADDRESS 0x03A0 RW
PMON_DDR_DATA_0 RESET_VALUE 0x00000000
	MID_FLTR BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MID_FLTR_POL BIT[6]
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	MID_FLTR_SEL BIT[4]
		PMON_MID_FLTR_0 VALUE 0x0
		PMON_MID_FLTR_1 VALUE 0x1
	TYPE BIT[3:0]
		WRITE_EXTRA VALUE 0x1
		WRITE_REQUIRED VALUE 0x2
		READ_EXTRA VALUE 0x4
		READ_REQUIRED VALUE 0x8

PMON_RANK_STATE_n(n):(0)-(3) ARRAY 0x000003B0+0x4*n
PMON_RANK_STATE_0 ADDRESS 0x03B0 RW
PMON_RANK_STATE_0 RESET_VALUE 0x00000000
	RNK BIT[29:28]
		RANK_0 VALUE 0x1
		RANK_1 VALUE 0x2
	RNK_MATCH BIT[24]
		EXACT VALUE 0x0
		ANY VALUE 0x1
	ACTUAL_POL BIT[23]
		NORMAL VALUE 0x0
		INVERT VALUE 0x1
	ACTUAL BIT[22:16]
		ANY VALUE 0x00
		IDLE VALUE 0x01
		BANK_OPEN VALUE 0x02
		ALL_BANKS_CLOSED VALUE 0x04
		POWER_DOWN VALUE 0x08
		CLOCK_STOP VALUE 0x10
		SELF_REFRESH VALUE 0x20
		DEEP_POWER_DOWN VALUE 0x40
	ALLOWED BIT[14:12]
		ANY VALUE 0x0
		POWER_DOWN VALUE 0x1
		CLOCK_STOP VALUE 0x2
		SELF_REFRESH VALUE 0x4
	CMD_MATCH BIT[11]
		EXACT VALUE 0x0
		ANY VALUE 0x1
	CMD BIT[10:8]
		DISABLE VALUE 0x0
		QUEUED VALUE 0x1
		PENDING VALUE 0x2
		EXIST VALUE 0x4
	BNK_CMP BIT[7:5]
		DISABLE VALUE 0x0
		GT VALUE 0x1
		EQ VALUE 0x2
		LT VALUE 0x4
	BNK_CNT BIT[3:0]

PMON_SHKE_n(n):(0)-(7) ARRAY 0x000003C0+0x4*n
PMON_SHKE_0 ADDRESS 0x03C0 RW
PMON_SHKE_0 RESET_VALUE 0x00000000
	RNK BIT[25:24]
		DISABLE VALUE 0x0
		RANK_0 VALUE 0x1
		RANK_1 VALUE 0x2
	REF_RATE BIT[23:16]
		DISABLE VALUE 0x00
		LOW_TEMPERATURE_LIMIT_EXCEEDED VALUE 0x01
		TREFI_X_4 VALUE 0x02
		TREFI_X_2 VALUE 0x04
		TREFI_X_1 VALUE 0x08
		TREFI_X_05 VALUE 0x10
		TREFI_X_025 VALUE 0x20
		TREFI_X_025_DERATE VALUE 0x40
		HIGH_TEMPERATURE_LIMITED_EXCEEDED VALUE 0x80
	CMD_FLTR BIT[9:8]
		DISABLE VALUE 0x0
		DONE VALUE 0x1
		VALID VALUE 0x2
	CMD BIT[4:0]
		SHKE_CMD_CK_ON VALUE 0x00
		SHKE_CMD_CKE_ON VALUE 0x01
		SHKE_CMD_RESET_ON VALUE 0x02
		SHKE_CMD_CK_OFF VALUE 0x03
		SHKE_CMD_CKE_OFF VALUE 0x04
		SHKE_CMD_RESET_OFF VALUE 0x05
		SHKE_CMD_MRW VALUE 0x09
		SHKE_CMD_MRR VALUE 0x0A
		SHKE_CMD_LONG_ZQ VALUE 0x0B
		SHKE_CMD_SHORT_ZQ VALUE 0x0C
		SHKE_CMD_ENTER_SELFREFRESH VALUE 0x0E
		SHKE_CMD_EXIT_SELFREFRESH VALUE 0x0F
		SHKE_CMD_ENTER_DPD VALUE 0x10
		SHKE_CMD_EXIT_DPD VALUE 0x11
		SHKE_CMD_ENTER_FREQSWITCH VALUE 0x12
		SHKE_CMD_EXIT_FREQSWITCH VALUE 0x13
		SHKE_CMD_STOP_COMMANDS VALUE 0x16
		SHKE_CMD_RESUME_COMMANDS VALUE 0x17
		SHKE_CMD_EXTND_MRW VALUE 0x19
		SHKE_CMD_CA_TRAIN VALUE 0x1A
		SHKE_CMD_RD_DQCAL VALUE 0x1B

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BIMC.BIMC_S_DDR0_SHKE (level 2)
----------------------------------------------------------------------------------------
bimc_s_ddr0_shke MODULE OFFSET=BIMC+0x0004D000 MAX=BIMC+0x0004DFFF APRE=BIMC_S_DDR0_SHKE_ SPRE=BIMC_S_DDR0_SHKE_ BPRE=BIMC_S_DDR0_SHKE_ ABPRE=BIMC_S_DDR0_SHKE_ FPRE=BIMC_S_DDR0_SHKE_

HW_INFO ADDRESS 0x0000 R
HW_INFO RESET_VALUE 0x01000300
	MAJOR_REVISION BIT[31:24]
	BRANCH_REVISION BIT[23:16]
	MINOR_REVISION BIT[15:8]
	ECO_REVISION BIT[7:0]

CONFIG ADDRESS 0x0004 RW
CONFIG RESET_VALUE 0x00000000
	RANK1_EN BIT[29]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RANK0_EN BIT[28]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RANK1_INITCOMPLETE BIT[25]
		INIT_INCOMPLETE VALUE 0x0
		INIT_COMPLETE VALUE 0x1
	RANK0_INITCOMPLETE BIT[24]
		INIT_INCOMPLETE VALUE 0x0
		INIT_COMPLETE VALUE 0x1
	NUM_BANKS BIT[21:20]
		ENUM_4_BANKS VALUE 0x0
		ENUM_8_BANKS VALUE 0x1
	IOCAL_UPDATE_PULSE_WIDTH BIT[19:16]
		INVALID VALUE 0x0
	IOCAL_UPDATE_PULSE_WIDTH_MULT BIT[15]
		MULT_1X VALUE 0x0
		MULT_2X VALUE 0x1
	CLK_ON_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

CGC_CNTL ADDRESS 0x0010 RW
CGC_CNTL RESET_VALUE 0x00000000
	CSR_ACCESS BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DRAM_MANUAL_0 ADDRESS 0x0020 RW
DRAM_MANUAL_0 RESET_VALUE 0x00000000
	RANK_SEL BIT[29:28]
		INVALID VALUE 0x0
		CS0_ONLY VALUE 0x1
		CS1_ONLY VALUE 0x2
		CS0_AND_CS1 VALUE 0x3
	CK_ON BIT[27]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	CKE_ON BIT[26]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	RESETN_ON BIT[25]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	CK_OFF BIT[24]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	CKE_OFF BIT[23]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	RESETN_OFF BIT[22]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	ENTER_DEEP_PD BIT[21]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	EXIT_DEEP_PD BIT[20]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	ZQCAL_SHORT BIT[19]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	ZQCAL_LONG BIT[18]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	AUTO_REFRESH BIT[17]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	PRECHARGE_ALL BIT[16]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	ENTER_SELF_REFRESH_IDLE BIT[15]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	ENTER_SELF_REFRESH_ASAP BIT[14]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	EXIT_SELF_REFRESH BIT[13]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	MODE_REGISTER_READ BIT[12]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	MODE_REGISTER_WRITE BIT[11]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	DRAM_DEBUG_CMD BIT[9]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	STALL_CMDS BIT[8]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	RESUME_CMDS BIT[7]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	EXTND_MODE_REGISTER_WRITE BIT[6]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	CA_TRAIN_PATTERN_CMD BIT[5]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1
	RD_DQCAL BIT[4]
		NOP VALUE 0x0
		EXECUTE VALUE 0x1

DRAM_MANUAL_1 ADDRESS 0x0024 RW
DRAM_MANUAL_1 RESET_VALUE 0x00000000
	WAIT_TIMER_DOMAIN BIT[16]
		TIMER_CLOCK VALUE 0x0
		XO_CLOCK VALUE 0x1
	WAIT_TIMER_BEFORE_HW_CLEAR BIT[15:0]

MREG_ADDR_WDATA_CNTL ADDRESS 0x0030 RW
MREG_ADDR_WDATA_CNTL RESET_VALUE 0x00000000
	MREG_ADDR BIT[27:20]
	MREG_WDATA BIT[15:0]

MREG_RDATA_RANK1_U ADDRESS 0x0050 R
MREG_RDATA_RANK1_U RESET_VALUE 0x00000000
	MREG_RDATA BIT[31:0]

MREG_RDATA_RANK1_L ADDRESS 0x0054 R
MREG_RDATA_RANK1_L RESET_VALUE 0x00000000
	MREG_RDATA BIT[31:0]

MREG_RDATA_RANK0_U ADDRESS 0x0060 R
MREG_RDATA_RANK0_U RESET_VALUE 0x00000000
	MREG_RDATA BIT[31:0]

MREG_RDATA_RANK0_L ADDRESS 0x0064 R
MREG_RDATA_RANK0_L RESET_VALUE 0x00000000
	MREG_RDATA BIT[31:0]

MREG_RDATA_STATUS ADDRESS 0x0070 R
MREG_RDATA_STATUS RESET_VALUE 0x00000000
	MREG_TIMEOUT BIT[0]
		NO_TIMEOUT VALUE 0x0
		TIMEOUT VALUE 0x1

DRAM_STATUS ADDRESS 0x0074 R
DRAM_STATUS RESET_VALUE 0x00000000
	WDOG_SELF_RFSH BIT[2]
		NOT_IN_SELF_REFRESH VALUE 0x0
		IN_SELF_REFRESH VALUE 0x1
	SW_SELF_RFSH BIT[1]
		NOT_IN_SELF_REFRESH VALUE 0x0
		IN_SELF_REFRESH VALUE 0x1
	STALL BIT[0]
		NOT_STALLED VALUE 0x0
		STALLED VALUE 0x1

DRAM_DEBUG_CMD_0 ADDRESS 0x0080 RW
DRAM_DEBUG_CMD_0 RESET_VALUE 0x00000000
	DDR_CA_EVEN BIT[15:0]

DRAM_DEBUG_CMD_1 ADDRESS 0x0084 RW
DRAM_DEBUG_CMD_1 RESET_VALUE 0x00000000
	DDR_CA_ODD BIT[15:0]

DRAM_DEBUG_CMD_2 ADDRESS 0x0088 RW
DRAM_DEBUG_CMD_2 RESET_VALUE 0x00000000
	DDR_CS_N BIT[29:28]
	DDR_RAS_N BIT[27]
	DDR_CAS_N BIT[26]
	DDR_WE_N BIT[25]
	DDR_CKE BIT[24]
	DDR_BA BIT[23:20]

PERIODIC_MRR ADDRESS 0x00A0 RW
PERIODIC_MRR RESET_VALUE 0x00000000
	MRR_ADDR BIT[27:20]
	MRR_RANK_SEL BIT[17:16]
		NOT_VALID VALUE 0x0
		RANK_0_ONLY VALUE 0x1
		RANK_1_ONLY VALUE 0x2
		BOTH_RANKS_0_AND_1 VALUE 0x3
	MRR_INTERVAL BIT[15:0]
		DISABLED VALUE 0x0000
		TIME_OF_10MS VALUE 0x0100
		TIME_OF_20MS VALUE 0x0200
		TIME_OF_30MS VALUE 0x0400
		TIME_OF_60MS VALUE 0x0800
		TIME_OF_130MS VALUE 0x1000
		TIME_OF_260MS VALUE 0x2000
		TIME_OF_510MS VALUE 0x4000
		TIME_OF_1030MS VALUE 0x8000
		TIME_OF_2050MS VALUE 0xFFFF

PERIODIC_MRR_RDATA_RANK1_U ADDRESS 0x00B0 R
PERIODIC_MRR_RDATA_RANK1_U RESET_VALUE 0x00000000
	MREG_DATA BIT[31:0]

PERIODIC_MRR_RDATA_RANK1_L ADDRESS 0x00B4 R
PERIODIC_MRR_RDATA_RANK1_L RESET_VALUE 0x00000000
	MREG_DATA BIT[31:0]

PERIODIC_MRR_RDATA_RANK0_U ADDRESS 0x00B8 R
PERIODIC_MRR_RDATA_RANK0_U RESET_VALUE 0x00000000
	MREG_DATA BIT[31:0]

PERIODIC_MRR_RDATA_RANK0_L ADDRESS 0x00BC R
PERIODIC_MRR_RDATA_RANK0_L RESET_VALUE 0x00000000
	MREG_DATA BIT[31:0]

PERIODIC_ZQCAL ADDRESS 0x00D0 RW
PERIODIC_ZQCAL RESET_VALUE 0x00000000
	RANK_SEL BIT[29:28]
		NOT_VALID VALUE 0x0
		RANK_0_ONLY VALUE 0x1
		RANK_1_ONLY VALUE 0x2
		BOTH_RANKS_0_AND_1 VALUE 0x3
	ZQCAL_INTERVAL BIT[15:0]
		DISABLED VALUE 0x0000
		TIME_OF_10MS VALUE 0x0100
		TIME_OF_20MS VALUE 0x0200
		TIME_OF_30MS VALUE 0x0400
		TIME_OF_60MS VALUE 0x0800
		TIME_OF_130MS VALUE 0x1000
		TIME_OF_260MS VALUE 0x2000
		TIME_OF_510MS VALUE 0x4000
		TIME_OF_1030MS VALUE 0x8000
		TIME_OF_2050MS VALUE 0xFFFF

AUTO_REFRESH_CNTL ADDRESS 0x00F0 RW
AUTO_REFRESH_CNTL RESET_VALUE 0x00000000
	AUTO_RFSH_ENABLE_RANK1 BIT[29]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	AUTO_RFSH_ENABLE_RANK0 BIT[28]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	AUTO_REFRESH_MODE BIT[25:24]
		ALL_BANK_REFRESH VALUE 0x0
		PER_BANK_REFRESH VALUE 0x1
	AUTO_SWITCH_ALL_BANK_MODE BIT[23:22]
		DISABLE VALUE 0x0
		TREFI_0_5X_OR_TREFI_0_25X VALUE 0x1
		TREFI_0_25X VALUE 0x2
		NOT_VALID VALUE 0x3
	DISABLE_AUTO_REFRESH_TEMP_UPDATE BIT[16]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	TREFI BIT[9:0]

SELF_REFRESH_CNTL ADDRESS 0x00F4 RW
SELF_REFRESH_CNTL RESET_VALUE 0x00000000
	HW_SELF_RFSH_ENABLE_RANK1 BIT[29]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_SELF_RFSH_ENABLE_RANK0 BIT[28]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_SELF_RFSH_IDLE_TIMER BIT[23:12]
	CONCURRENT_SELF_RFSH_EN BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

AUTO_REFRESH_CNTL_1 ADDRESS 0x0100 RW
AUTO_REFRESH_CNTL_1 RESET_VALUE 0x00000000
	TREFI BIT[9:0]

AUTO_REFRESH_CNTL_2 ADDRESS 0x0104 RW
AUTO_REFRESH_CNTL_2 RESET_VALUE 0x00000000
	RFSH_UPDATE_TIMER BIT[31:16]
	DLY_RFSH_CONDN BIT[0]
		TREFI_0_5X_OR_LESS VALUE 0x0
		TREFI_0_25X VALUE 0x1

TESTBUS_CNTL ADDRESS 0x0114 RW
TESTBUS_CNTL RESET_VALUE 0x00000000
	TESTBUS_SEL BIT[7:4]
		ARBITER VALUE 0x0
		AUTO_REFRESH0 VALUE 0x1
		AUTO_REFRESH1 VALUE 0x2
		AUTO_REFRESH2 VALUE 0x3
		COMMAND_IF VALUE 0x4
		CSR VALUE 0x5
		FREQ_SWITCH VALUE 0x6
		IOCAL VALUE 0x7
		SELF_REFRESH0 VALUE 0x8
		SELF_REFRESH1 VALUE 0x9
		SRR VALUE 0xA
		SW_COMMAND VALUE 0xB
		ZQ VALUE 0xC
	TESTBUS_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPARE_REG ADDRESS 0x0130 RW
SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.CLK_CTL (level 1)
----------------------------------------------------------------------------------------
CLK_CTL BASE 0x61800000 SIZE=0x00100000 clk_ctladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.CLK_CTL.GCC_CLK_CTL_REG (level 2)
----------------------------------------------------------------------------------------
gcc_clk_ctl_reg MODULE OFFSET=CLK_CTL+0x00000000 MAX=CLK_CTL+0x0007FFFF APRE=GCC_ SPRE=GCC_ BPRE=GCC_ ABPRE=GCC_ FPRE=GCC_

GPLL0_MODE ADDRESS 0x21000 RW
GPLL0_MODE RESET_VALUE 0x00000000
	PLL_LOCK_DET BIT[31]
	PLL_ACTIVE_FLAG BIT[30]
	PLL_ACK_LATCH BIT[29]
	PLL_HW_UPADATE_LOGIC_BYPASS BIT[23]
	PLL_UPDATE BIT[22]
	PLL_VOTE_FSM_RESET BIT[21]
	PLL_VOTE_FSM_ENA BIT[20]
	PLL_BIAS_COUNT BIT[19:14]
	PLL_LOCK_COUNT BIT[13:8]
	PLL_PLLTEST BIT[3]
	PLL_RESET_N BIT[2]
	PLL_BYPASSNL BIT[1]
	PLL_OUTCTRL BIT[0]

GPLL0_L_VAL ADDRESS 0x21004 RW
GPLL0_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[15:0]

GPLL0_ALPHA_VAL ADDRESS 0x21008 RW
GPLL0_ALPHA_VAL RESET_VALUE 0x00000000
	PLL_ALPHA BIT[31:0]

GPLL0_ALPHA_VAL_U ADDRESS 0x2100C RW
GPLL0_ALPHA_VAL_U RESET_VALUE 0x00000000
	PLL_ALPHA BIT[7:0]

GPLL0_USER_CTL ADDRESS 0x21010 RW
GPLL0_USER_CTL RESET_VALUE 0x00000003
	RESERVE_BITS31_28 BIT[31:28]
	SSC_MODE_CONTROL BIT[27]
	RESERVE_BITS26_25 BIT[26:25]
	ALPHA_EN BIT[24]
	RESERVE_BITS23_22 BIT[23:22]
	VCO_SEL BIT[21:20]
	RESERVE_BITS19_15 BIT[19:15]
	PRE_DIV_RATIO BIT[14:12]
	POST_DIV_RATIO BIT[11:8]
	OUTPUT_INV BIT[7]
	RESERVE_BITS6_5 BIT[6:5]
	PLLOUT_LV_TEST BIT[4]
	PLLOUT_LV_EARLY BIT[3]
	PLLOUT_LV_AUX2 BIT[2]
	PLLOUT_LV_AUX BIT[1]
	PLLOUT_LV_MAIN BIT[0]

GPLL0_USER_CTL_U ADDRESS 0x21014 RW
GPLL0_USER_CTL_U RESET_VALUE 0x00000804
	RESERVE_BITS31_12 BIT[31:12]
	LATCH_INTERFACE_BYPASS BIT[11]
	STATUS_REGISTER BIT[10:8]
	DSM BIT[7]
	WRITE_STATE BIT[6]
	TARGET_CTL BIT[5:3]
	LOCK_DET BIT[2]
	FREEZE_PLL BIT[1]
	TOGGLE_DET BIT[0]

GPLL0_CONFIG_CTL ADDRESS 0x21018 RW
GPLL0_CONFIG_CTL RESET_VALUE 0x4001051B
	SINGLE_DMET_MODE_ENABLE BIT[31]
	DMET_WINDOW_ENABLE BIT[30]
	TOGGLE_DET_SAMPLE_INTER BIT[29:26]
	TOGGLE_DET_THRESHOLD BIT[25:23]
	TOGGLE_DET_SAMPLE BIT[22:20]
	LOCK_DET_THRESHOLD BIT[19:12]
	LOCK_DET_SAMPLE_SIZE BIT[11:8]
	MIN_GLITCH_THRESHOLD BIT[7:6]
	REF_CYCLE BIT[5:4]
	KFN BIT[3:0]

GPLL0_TEST_CTL ADDRESS 0x2101C RW
GPLL0_TEST_CTL RESET_VALUE 0x00000000
	BIAS_GEN_TRIM BIT[31:29]
	DCO BIT[28]
	PROCESS_CALB BIT[27:26]
	OVERRIDE_PROCESS_CALB BIT[25]
	FINE_FCW BIT[24:20]
	OVERRIDE_FINE_FCW BIT[19]
	COARSE_FCW BIT[18:13]
	OVERRIDE_COARSE BIT[12]
	DISABLE_LFSR BIT[11]
	DTEST_SEL BIT[10:8]
	DTEST_EN BIT[7]
	BYP_TESTAMP BIT[6]
	ATEST1_SEL BIT[5:4]
	ATEST0_SEL BIT[3:2]
	ATEST1_EN BIT[1]
	ATEST0_EN BIT[0]

GPLL0_TEST_CTL_U ADDRESS 0x21020 RW
GPLL0_TEST_CTL_U RESET_VALUE 0x00000000
	RESERVE_BITS31_14 BIT[31:14]
	OVERRIDE_FINE_FCW_MSB BIT[13]
	DTEST_MODE_SEL BIT[12:11]
	NMO_OSC_SEL BIT[10:9]
	NMO_EN BIT[8]
	NOISE_MAG BIT[7:5]
	NOISE_GEN BIT[4]
	OSC_BIAS_GND BIT[3]
	PLL_TEST_OUT_SEL BIT[2:1]
	CAL_CODE_UPDATE BIT[0]

GPLL0_FREQ_CTL ADDRESS 0x21028 RW
GPLL0_FREQ_CTL RESET_VALUE 0x00000000
	FREQUENCY_CTL_WORD BIT[31:0]

GPLL0_STATUS ADDRESS 0x21024 R
GPLL0_STATUS RESET_VALUE 0x00000000
	STATUS_26_24 BIT[26:24]
	STATUS_23 BIT[23]
	STATUS_22_20 BIT[22:20]
	STATUS_19_17 BIT[19:17]
	STATUS_16_12 BIT[16:12]
	STATUS_11_6 BIT[11:6]
	STATUS_5 BIT[5]
	STATUS_4_2 BIT[4:2]
	STATUS_1 BIT[1]
	STATUS_0 BIT[0]

GPLL1_MODE ADDRESS 0x20000 RW
GPLL1_MODE RESET_VALUE 0x00000000
	PLL_ACK_LATCH BIT[29]
	PLL_HW_UPADATE_LOGIC_BYPASS BIT[23]
	PLL_UPDATE BIT[22]
	PLL_VOTE_FSM_RESET BIT[21]
	PLL_VOTE_FSM_ENA BIT[20]
	PLL_BIAS_COUNT BIT[19:14]
	PLL_LOCK_COUNT BIT[13:8]
	PLL_PLLTEST BIT[3]
	PLL_RESET_N BIT[2]
	PLL_BYPASSNL BIT[1]
	PLL_OUTCTRL BIT[0]

GPLL1_L_VAL ADDRESS 0x20004 RW
GPLL1_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[7:0]

GPLL1_ALPHA_VAL ADDRESS 0x20008 RW
GPLL1_ALPHA_VAL RESET_VALUE 0x00000000
	PLL_ALPHA BIT[31:0]

GPLL1_ALPHA_VAL_U ADDRESS 0x2000C RW
GPLL1_ALPHA_VAL_U RESET_VALUE 0x00000000
	PLL_ALPHA BIT[7:0]

GPLL1_USER_CTL ADDRESS 0x20010 RW
GPLL1_USER_CTL RESET_VALUE 0x00000001
	MN_EN BIT[24]
	PRE_DIV_RATIO BIT[13:12]
	POST_DIV_RATIO BIT[9:8]
	OUTPUT_INV BIT[7]
	PLLOUT_LV_TEST BIT[4]
	PLLOUT_LV_EARLY BIT[3]
	PLLOUT_LV_AUX2 BIT[2]
	PLLOUT_LV_AUX BIT[1]
	PLLOUT_LV_MAIN BIT[0]

GPLL1_CONFIG_CTL ADDRESS 0x20018 RW
GPLL1_CONFIG_CTL RESET_VALUE 0x00004309
	PLLBW_CNT BIT[31:24]
	PLLBW_EN BIT[20]
	PLLBW_UPDATE BIT[19]
	PLLBW_ICPF BIT[18]
	DITHER_SEL BIT[17:16]
	CORR_EN BIT[15]
	RVSIG_DEL BIT[14:13]
	PFD_DZSEL BIT[12:11]
	FORCE_ISEED BIT[10]
	CPI_2X BIT[9]
	CPI_CNT BIT[8:6]
	FILT_BS_CNTL BIT[5:4]
	SEL_IREG_OSC BIT[3:2]
	CFG_LOCKDET BIT[1:0]

GPLL1_TEST_CTL ADDRESS 0x2001C RW
GPLL1_TEST_CTL RESET_VALUE 0x48000000
	PLLBW_CNTNUM BIT[31:30]
	PLLBW_DELTA BIT[29:27]
	PLLBW_ERR BIT[26:23]
	NOISE_CURR_SEL BIT[22:20]
	PUP_EN BIT[19]
	NOISE_OSC_CFG BIT[18:17]
	TEST_OUT_SEL BIT[16]
	PLLBW_WAIT BIT[15:14]
	CNT_MSB_SEL BIT[13]
	SEL_IEXT BIT[9]
	DTEST_SEL BIT[8:7]
	BYP_TESTAMP BIT[6]
	ATEST1_SEL BIT[5:4]
	ATEST0_SEL BIT[3:2]
	ATEST1_EN BIT[1]
	ATEST0_EN BIT[0]

GPLL1_STATUS ADDRESS 0x20024 R
GPLL1_STATUS RESET_VALUE 0x00000140
	PLL_ACTIVE_FLAG BIT[17]
	PLL_BW_CAL_CNT BIT[15:9]
	PLL_BW_CAL_ERR BIT[8]
	PLL_BW_CAL_DONE BIT[7]
	PLL_CHARGE_PUMP_CTL BIT[6:3]
	PLL_LOCK_DET BIT[2]
	PLL_ACK_LATCH BIT[1]
	PLL_CLOCK_DET BIT[0]

GPLL3_MODE ADDRESS 0x23000 RW
GPLL3_MODE RESET_VALUE 0x00000000
	PLL_LOCK_DET BIT[31]
	PLL_ACTIVE_FLAG BIT[30]
	PLL_ACK_LATCH BIT[29]
	PLL_HW_UPADATE_LOGIC_BYPASS BIT[23]
	PLL_UPDATE BIT[22]
	PLL_VOTE_FSM_RESET BIT[21]
	PLL_VOTE_FSM_ENA BIT[20]
	PLL_BIAS_COUNT BIT[19:14]
	PLL_LOCK_COUNT BIT[13:8]
	PLL_PLLTEST BIT[3]
	PLL_RESET_N BIT[2]
	PLL_BYPASSNL BIT[1]
	PLL_OUTCTRL BIT[0]

GPLL3_L_VAL ADDRESS 0x23004 RW
GPLL3_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[15:0]

GPLL3_ALPHA_VAL ADDRESS 0x23008 RW
GPLL3_ALPHA_VAL RESET_VALUE 0x00000000
	PLL_ALPHA BIT[31:0]

GPLL3_ALPHA_VAL_U ADDRESS 0x2300C RW
GPLL3_ALPHA_VAL_U RESET_VALUE 0x00000000
	PLL_ALPHA BIT[7:0]

GPLL3_USER_CTL ADDRESS 0x23010 RW
GPLL3_USER_CTL RESET_VALUE 0x00000001
	RESERVE_BITS31_28 BIT[31:28]
	SSC_MODE_CONTROL BIT[27]
	RESERVE_BITS26_25 BIT[26:25]
	ALPHA_EN BIT[24]
	RESERVE_BITS23_22 BIT[23:22]
	VCO_SEL BIT[21:20]
	RESERVE_BITS19_15 BIT[19:15]
	PRE_DIV_RATIO BIT[14:12]
	POST_DIV_RATIO BIT[11:8]
	OUTPUT_INV BIT[7]
	RESERVE_BITS6_5 BIT[6:5]
	PLLOUT_LV_TEST BIT[4]
	PLLOUT_LV_EARLY BIT[3]
	PLLOUT_LV_AUX2 BIT[2]
	PLLOUT_LV_AUX BIT[1]
	PLLOUT_LV_MAIN BIT[0]

GPLL3_USER_CTL_U ADDRESS 0x23014 RW
GPLL3_USER_CTL_U RESET_VALUE 0x00000804
	RESERVE_BITS31_12 BIT[31:12]
	LATCH_INTERFACE_BYPASS BIT[11]
	STATUS_REGISTER BIT[10:8]
	DSM BIT[7]
	WRITE_STATE BIT[6]
	TARGET_CTL BIT[5:3]
	LOCK_DET BIT[2]
	FREEZE_PLL BIT[1]
	TOGGLE_DET BIT[0]

GPLL3_CONFIG_CTL ADDRESS 0x23018 RW
GPLL3_CONFIG_CTL RESET_VALUE 0x4001051B
	SINGLE_DMET_MODE_ENABLE BIT[31]
	DMET_WINDOW_ENABLE BIT[30]
	TOGGLE_DET_SAMPLE_INTER BIT[29:26]
	TOGGLE_DET_THRESHOLD BIT[25:23]
	TOGGLE_DET_SAMPLE BIT[22:20]
	LOCK_DET_THRESHOLD BIT[19:12]
	LOCK_DET_SAMPLE_SIZE BIT[11:8]
	MIN_GLITCH_THRESHOLD BIT[7:6]
	REF_CYCLE BIT[5:4]
	KFN BIT[3:0]

GPLL3_TEST_CTL ADDRESS 0x2301C RW
GPLL3_TEST_CTL RESET_VALUE 0x00000000
	BIAS_GEN_TRIM BIT[31:29]
	DCO BIT[28]
	PROCESS_CALB BIT[27:26]
	OVERRIDE_PROCESS_CALB BIT[25]
	FINE_FCW BIT[24:20]
	OVERRIDE_FINE_FCW BIT[19]
	COARSE_FCW BIT[18:13]
	OVERRIDE_COARSE BIT[12]
	DISABLE_LFSR BIT[11]
	DTEST_SEL BIT[10:8]
	DTEST_EN BIT[7]
	BYP_TESTAMP BIT[6]
	ATEST1_SEL BIT[5:4]
	ATEST0_SEL BIT[3:2]
	ATEST1_EN BIT[1]
	ATEST0_EN BIT[0]

GPLL3_TEST_CTL_U ADDRESS 0x23020 RW
GPLL3_TEST_CTL_U RESET_VALUE 0x00000000
	RESERVE_BITS31_14 BIT[31:14]
	OVERRIDE_FINE_FCW_MSB BIT[13]
	DTEST_MODE_SEL BIT[12:11]
	NMO_OSC_SEL BIT[10:9]
	NMO_EN BIT[8]
	NOISE_MAG BIT[7:5]
	NOISE_GEN BIT[4]
	OSC_BIAS_GND BIT[3]
	PLL_TEST_OUT_SEL BIT[2:1]
	CAL_CODE_UPDATE BIT[0]

GPLL3_FREQ_CTL ADDRESS 0x23028 RW
GPLL3_FREQ_CTL RESET_VALUE 0x00000000
	FREQUENCY_CTL_WORD BIT[31:0]

GPLL3_STATUS ADDRESS 0x23024 R
GPLL3_STATUS RESET_VALUE 0x00000000
	STATUS_26_24 BIT[26:24]
	STATUS_23 BIT[23]
	STATUS_22_20 BIT[22:20]
	STATUS_19_17 BIT[19:17]
	STATUS_16_12 BIT[16:12]
	STATUS_11_6 BIT[11:6]
	STATUS_5 BIT[5]
	STATUS_4_2 BIT[4:2]
	STATUS_1 BIT[1]
	STATUS_0 BIT[0]

GPLL2_MODE ADDRESS 0x25000 RW
GPLL2_MODE RESET_VALUE 0x00000000
	PLL_LOCK_DET BIT[31]
	PLL_ACTIVE_FLAG BIT[30]
	PLL_ACK_LATCH BIT[29]
	PLL_HW_UPADATE_LOGIC_BYPASS BIT[23]
	PLL_UPDATE BIT[22]
	PLL_VOTE_FSM_RESET BIT[21]
	PLL_VOTE_FSM_ENA BIT[20]
	PLL_BIAS_COUNT BIT[19:14]
	PLL_LOCK_COUNT BIT[13:8]
	PLL_PLLTEST BIT[3]
	PLL_RESET_N BIT[2]
	PLL_BYPASSNL BIT[1]
	PLL_OUTCTRL BIT[0]

GPLL2_L_VAL ADDRESS 0x25004 RW
GPLL2_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[15:0]

GPLL2_ALPHA_VAL ADDRESS 0x25008 RW
GPLL2_ALPHA_VAL RESET_VALUE 0x00000000
	PLL_ALPHA BIT[31:0]

GPLL2_ALPHA_VAL_U ADDRESS 0x2500C RW
GPLL2_ALPHA_VAL_U RESET_VALUE 0x00000000
	PLL_ALPHA BIT[7:0]

GPLL2_USER_CTL ADDRESS 0x25010 RW
GPLL2_USER_CTL RESET_VALUE 0x00000001
	RESERVE_BITS31_28 BIT[31:28]
	SSC_MODE_CONTROL BIT[27]
	RESERVE_BITS26_25 BIT[26:25]
	ALPHA_EN BIT[24]
	RESERVE_BITS23_22 BIT[23:22]
	VCO_SEL BIT[21:20]
	RESERVE_BITS19_15 BIT[19:15]
	PRE_DIV_RATIO BIT[14:12]
	POST_DIV_RATIO BIT[11:8]
	OUTPUT_INV BIT[7]
	RESERVE_BITS6_5 BIT[6:5]
	PLLOUT_LV_TEST BIT[4]
	PLLOUT_LV_EARLY BIT[3]
	PLLOUT_LV_AUX2 BIT[2]
	PLLOUT_LV_AUX BIT[1]
	PLLOUT_LV_MAIN BIT[0]

GPLL2_USER_CTL_U ADDRESS 0x25014 RW
GPLL2_USER_CTL_U RESET_VALUE 0x00000804
	RESERVE_BITS31_12 BIT[31:12]
	LATCH_INTERFACE_BYPASS BIT[11]
	STATUS_REGISTER BIT[10:8]
	DSM BIT[7]
	WRITE_STATE BIT[6]
	TARGET_CTL BIT[5:3]
	LOCK_DET BIT[2]
	FREEZE_PLL BIT[1]
	TOGGLE_DET BIT[0]

GPLL2_CONFIG_CTL ADDRESS 0x25018 RW
GPLL2_CONFIG_CTL RESET_VALUE 0x4001051B
	SINGLE_DMET_MODE_ENABLE BIT[31]
	DMET_WINDOW_ENABLE BIT[30]
	TOGGLE_DET_SAMPLE_INTER BIT[29:26]
	TOGGLE_DET_THRESHOLD BIT[25:23]
	TOGGLE_DET_SAMPLE BIT[22:20]
	LOCK_DET_THRESHOLD BIT[19:12]
	LOCK_DET_SAMPLE_SIZE BIT[11:8]
	MIN_GLITCH_THRESHOLD BIT[7:6]
	REF_CYCLE BIT[5:4]
	KFN BIT[3:0]

GPLL2_TEST_CTL ADDRESS 0x2501C RW
GPLL2_TEST_CTL RESET_VALUE 0x00000000
	BIAS_GEN_TRIM BIT[31:29]
	DCO BIT[28]
	PROCESS_CALB BIT[27:26]
	OVERRIDE_PROCESS_CALB BIT[25]
	FINE_FCW BIT[24:20]
	OVERRIDE_FINE_FCW BIT[19]
	COARSE_FCW BIT[18:13]
	OVERRIDE_COARSE BIT[12]
	DISABLE_LFSR BIT[11]
	DTEST_SEL BIT[10:8]
	DTEST_EN BIT[7]
	BYP_TESTAMP BIT[6]
	ATEST1_SEL BIT[5:4]
	ATEST0_SEL BIT[3:2]
	ATEST1_EN BIT[1]
	ATEST0_EN BIT[0]

GPLL2_TEST_CTL_U ADDRESS 0x25020 RW
GPLL2_TEST_CTL_U RESET_VALUE 0x00000000
	RESERVE_BITS31_14 BIT[31:14]
	OVERRIDE_FINE_FCW_MSB BIT[13]
	DTEST_MODE_SEL BIT[12:11]
	NMO_OSC_SEL BIT[10:9]
	NMO_EN BIT[8]
	NOISE_MAG BIT[7:5]
	NOISE_GEN BIT[4]
	OSC_BIAS_GND BIT[3]
	PLL_TEST_OUT_SEL BIT[2:1]
	CAL_CODE_UPDATE BIT[0]

GPLL2_FREQ_CTL ADDRESS 0x25028 RW
GPLL2_FREQ_CTL RESET_VALUE 0x00000000
	FREQUENCY_CTL_WORD BIT[31:0]

GPLL2_STATUS ADDRESS 0x25024 R
GPLL2_STATUS RESET_VALUE 0x00000000
	STATUS_26_24 BIT[26:24]
	STATUS_23 BIT[23]
	STATUS_22_20 BIT[22:20]
	STATUS_19_17 BIT[19:17]
	STATUS_16_12 BIT[16:12]
	STATUS_11_6 BIT[11:6]
	STATUS_5 BIT[5]
	STATUS_4_2 BIT[4:2]
	STATUS_1 BIT[1]
	STATUS_0 BIT[0]

SYSTEM_NOC_BCR ADDRESS 0x26000 RW
SYSTEM_NOC_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SYSTEM_NOC_BFDCD_CMD_RCGR ADDRESS 0x26004 RW
SYSTEM_NOC_BFDCD_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SYSTEM_NOC_BFDCD_CFG_RCGR ADDRESS 0x26008 RW
SYSTEM_NOC_BFDCD_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

SNOC_QOSGEN_EXTREF_CTL ADDRESS 0x2601C RW
SNOC_QOSGEN_EXTREF_CTL RESET_VALUE 0x00000000
	DIVIDE BIT[17:16]
	ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BFDCD_CMD_RCGR ADDRESS 0x27000 RW
PCNOC_BFDCD_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BFDCD_CFG_RCGR ADDRESS 0x27004 RW
PCNOC_BFDCD_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

SYS_NOC_AXI_CBCR ADDRESS 0x26020 RW
SYS_NOC_AXI_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SYS_NOC_QDSS_STM_AXI_CBCR ADDRESS 0x26024 RW
SYS_NOC_QDSS_STM_AXI_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SYS_NOC_APSS_AHB_CBCR ADDRESS 0x26028 R
SYS_NOC_APSS_AHB_CBCR RESET_VALUE 0x00000000
	CLK_OFF BIT[31]

SNOC_PCNOC_AHB_CBCR ADDRESS 0x2602C RW
SNOC_PCNOC_AHB_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SYS_NOC_AT_CBCR ADDRESS 0x26030 RW
SYS_NOC_AT_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BCR ADDRESS 0x27018 RW
PCNOC_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_AHB_CBCR ADDRESS 0x2701C RW
PCNOC_AHB_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_DDR_CFG_CBCR ADDRESS 0x27020 RW
PCNOC_DDR_CFG_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_RPM_AHB_CBCR ADDRESS 0x27024 RW
PCNOC_RPM_AHB_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_AT_CBCR ADDRESS 0x27028 RW
PCNOC_AT_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

NOC_CONF_XPU_AHB_CBCR ADDRESS 0x17000 RW
NOC_CONF_XPU_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

IMEM_BCR ADDRESS 0xE000 RW
IMEM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

IMEM_AXI_CBCR ADDRESS 0xE004 RW
IMEM_AXI_CBCR RESET_VALUE 0x1000CFF0
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

IMEM_CFG_AHB_CBCR ADDRESS 0xE008 RW
IMEM_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_CFG_AHB_CBCR ADDRESS 0x49000 RW
MSS_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_Q6_BIMC_AXI_CBCR ADDRESS 0x49004 RW
MSS_Q6_BIMC_AXI_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	HW_CTL BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_CFG_XPU_CBCR ADDRESS 0x17004 RW
RPM_CFG_XPU_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_BCR ADDRESS 0x29000 RW
QDSS_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_DAP_AHB_CBCR ADDRESS 0x29004 RW
QDSS_DAP_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_CFG_AHB_CBCR ADDRESS 0x29008 RW
QDSS_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_AT_CMD_RCGR ADDRESS 0x2900C RW
QDSS_AT_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_AT_CFG_RCGR ADDRESS 0x29010 RW
QDSS_AT_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QDSS_AT_CBCR ADDRESS 0x29024 RW
QDSS_AT_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_ETR_USB_CBCR ADDRESS 0x29028 RW
QDSS_ETR_USB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_STM_CMD_RCGR ADDRESS 0x2902C RW
QDSS_STM_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_STM_CFG_RCGR ADDRESS 0x29030 RW
QDSS_STM_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QDSS_STM_CBCR ADDRESS 0x29044 RW
QDSS_STM_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_TRACECLKIN_CMD_RCGR ADDRESS 0x29048 RW
QDSS_TRACECLKIN_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_TRACECLKIN_CFG_RCGR ADDRESS 0x2904C RW
QDSS_TRACECLKIN_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QDSS_TRACECLKIN_CBCR ADDRESS 0x29060 RW
QDSS_TRACECLKIN_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_TSCTR_CMD_RCGR ADDRESS 0x29064 RW
QDSS_TSCTR_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_TSCTR_CFG_RCGR ADDRESS 0x29068 RW
QDSS_TSCTR_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QDSS_TSCTR_DIV2_CBCR ADDRESS 0x2907C RW
QDSS_TSCTR_DIV2_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_TSCTR_DIV3_CBCR ADDRESS 0x29080 RW
QDSS_TSCTR_DIV3_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_DAP_CBCR ADDRESS 0x29084 RW
QDSS_DAP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_TSCTR_DIV4_CBCR ADDRESS 0x29088 RW
QDSS_TSCTR_DIV4_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_TSCTR_DIV8_CBCR ADDRESS 0x2908C RW
QDSS_TSCTR_DIV8_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSS_TSCTR_DIV16_CBCR ADDRESS 0x29090 RW
QDSS_TSCTR_DIV16_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GCC_SLEEP_CMD_RCGR ADDRESS 0x30000 RW
GCC_SLEEP_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QUSB2A_PHY_BCR ADDRESS 0x41028 RW
QUSB2A_PHY_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SDCC1_BCR ADDRESS 0x42000 RW
SDCC1_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SDCC1_APPS_CMD_RCGR ADDRESS 0x42004 RW
SDCC1_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SDCC1_APPS_CFG_RCGR ADDRESS 0x42008 RW
SDCC1_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

SDCC1_APPS_M ADDRESS 0x4200C RW
SDCC1_APPS_M RESET_VALUE 0x00000000
	M BIT[7:0]

SDCC1_APPS_N ADDRESS 0x42010 RW
SDCC1_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

SDCC1_APPS_D ADDRESS 0x42014 RW
SDCC1_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

SDCC1_APPS_CBCR ADDRESS 0x42018 RW
SDCC1_APPS_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SDCC1_AHB_CBCR ADDRESS 0x4201C RW
SDCC1_AHB_CBCR RESET_VALUE 0x8000CFF0
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_BCR ADDRESS 0x1000 RW
BLSP1_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_SLEEP_CBCR ADDRESS 0x1004 R
BLSP1_SLEEP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]

BLSP1_AHB_CBCR ADDRESS 0x1008 RW
BLSP1_AHB_CBCR RESET_VALUE 0x8000CFF0
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

BLSP1_QUP1_BCR ADDRESS 0x2000 RW
BLSP1_QUP1_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP1_SPI_APPS_CBCR ADDRESS 0x2004 RW
BLSP1_QUP1_SPI_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP1_I2C_APPS_CBCR ADDRESS 0x2008 RW
BLSP1_QUP1_I2C_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP1_I2C_APPS_CMD_RCGR ADDRESS 0x200C RW
BLSP1_QUP1_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP1_I2C_APPS_CFG_RCGR ADDRESS 0x2010 RW
BLSP1_QUP1_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP2_I2C_APPS_CMD_RCGR ADDRESS 0x3000 RW
BLSP1_QUP2_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP2_I2C_APPS_CFG_RCGR ADDRESS 0x3004 RW
BLSP1_QUP2_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP3_I2C_APPS_CMD_RCGR ADDRESS 0x4000 RW
BLSP1_QUP3_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP3_I2C_APPS_CFG_RCGR ADDRESS 0x4004 RW
BLSP1_QUP3_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP4_I2C_APPS_CMD_RCGR ADDRESS 0x5000 RW
BLSP1_QUP4_I2C_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP4_I2C_APPS_CFG_RCGR ADDRESS 0x5004 RW
BLSP1_QUP4_I2C_APPS_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP1_SPI_APPS_CMD_RCGR ADDRESS 0x2024 RW
BLSP1_QUP1_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP1_SPI_APPS_CFG_RCGR ADDRESS 0x2028 RW
BLSP1_QUP1_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP1_SPI_APPS_M ADDRESS 0x202C RW
BLSP1_QUP1_SPI_APPS_M RESET_VALUE 0x00000000
	M BIT[7:0]

BLSP1_QUP1_SPI_APPS_N ADDRESS 0x2030 RW
BLSP1_QUP1_SPI_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

BLSP1_QUP1_SPI_APPS_D ADDRESS 0x2034 RW
BLSP1_QUP1_SPI_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

BLSP1_UART1_BCR ADDRESS 0x2038 RW
BLSP1_UART1_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART1_APPS_CBCR ADDRESS 0x203C RW
BLSP1_UART1_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART1_SIM_CBCR ADDRESS 0x2040 RW
BLSP1_UART1_SIM_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART1_APPS_CMD_RCGR ADDRESS 0x2044 RW
BLSP1_UART1_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART1_APPS_CFG_RCGR ADDRESS 0x2048 RW
BLSP1_UART1_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_UART1_APPS_M ADDRESS 0x204C RW
BLSP1_UART1_APPS_M RESET_VALUE 0x00000000
	M BIT[15:0]

BLSP1_UART1_APPS_N ADDRESS 0x2050 RW
BLSP1_UART1_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0]

BLSP1_UART1_APPS_D ADDRESS 0x2054 RW
BLSP1_UART1_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0]

BLSP1_QUP2_BCR ADDRESS 0x3008 RW
BLSP1_QUP2_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP2_SPI_APPS_CBCR ADDRESS 0x300C RW
BLSP1_QUP2_SPI_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP2_I2C_APPS_CBCR ADDRESS 0x3010 RW
BLSP1_QUP2_I2C_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP2_SPI_APPS_CMD_RCGR ADDRESS 0x3014 RW
BLSP1_QUP2_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP2_SPI_APPS_CFG_RCGR ADDRESS 0x3018 RW
BLSP1_QUP2_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP2_SPI_APPS_M ADDRESS 0x301C RW
BLSP1_QUP2_SPI_APPS_M RESET_VALUE 0x00000000
	M BIT[7:0]

BLSP1_QUP2_SPI_APPS_N ADDRESS 0x3020 RW
BLSP1_QUP2_SPI_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

BLSP1_QUP2_SPI_APPS_D ADDRESS 0x3024 RW
BLSP1_QUP2_SPI_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

BLSP1_UART2_BCR ADDRESS 0x3028 RW
BLSP1_UART2_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART2_APPS_CBCR ADDRESS 0x302C RW
BLSP1_UART2_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART2_SIM_CBCR ADDRESS 0x3030 RW
BLSP1_UART2_SIM_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART2_APPS_CMD_RCGR ADDRESS 0x3034 RW
BLSP1_UART2_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART2_APPS_CFG_RCGR ADDRESS 0x3038 RW
BLSP1_UART2_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_UART2_APPS_M ADDRESS 0x303C RW
BLSP1_UART2_APPS_M RESET_VALUE 0x00000000
	M BIT[15:0]

BLSP1_UART2_APPS_N ADDRESS 0x3040 RW
BLSP1_UART2_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0]

BLSP1_UART2_APPS_D ADDRESS 0x3044 RW
BLSP1_UART2_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0]

BLSP1_QUP3_BCR ADDRESS 0x4018 RW
BLSP1_QUP3_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP3_SPI_APPS_CBCR ADDRESS 0x401C RW
BLSP1_QUP3_SPI_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP3_I2C_APPS_CBCR ADDRESS 0x4020 RW
BLSP1_QUP3_I2C_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP3_SPI_APPS_CMD_RCGR ADDRESS 0x4024 RW
BLSP1_QUP3_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP3_SPI_APPS_CFG_RCGR ADDRESS 0x4028 RW
BLSP1_QUP3_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP3_SPI_APPS_M ADDRESS 0x402C RW
BLSP1_QUP3_SPI_APPS_M RESET_VALUE 0x00000000
	M BIT[7:0]

BLSP1_QUP3_SPI_APPS_N ADDRESS 0x4030 RW
BLSP1_QUP3_SPI_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

BLSP1_QUP3_SPI_APPS_D ADDRESS 0x4034 RW
BLSP1_QUP3_SPI_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

BLSP1_UART3_BCR ADDRESS 0x4038 RW
BLSP1_UART3_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART3_APPS_CBCR ADDRESS 0x403C RW
BLSP1_UART3_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART3_SIM_CBCR ADDRESS 0x4040 RW
BLSP1_UART3_SIM_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART3_APPS_CMD_RCGR ADDRESS 0x4044 RW
BLSP1_UART3_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART3_APPS_CFG_RCGR ADDRESS 0x4048 RW
BLSP1_UART3_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_UART3_APPS_M ADDRESS 0x404C RW
BLSP1_UART3_APPS_M RESET_VALUE 0x00000000
	M BIT[15:0]

BLSP1_UART3_APPS_N ADDRESS 0x4050 RW
BLSP1_UART3_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0]

BLSP1_UART3_APPS_D ADDRESS 0x4054 RW
BLSP1_UART3_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0]

BLSP1_QUP4_BCR ADDRESS 0x5018 RW
BLSP1_QUP4_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP4_SPI_APPS_CBCR ADDRESS 0x501C RW
BLSP1_QUP4_SPI_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP4_I2C_APPS_CBCR ADDRESS 0x5020 RW
BLSP1_QUP4_I2C_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP4_SPI_APPS_CMD_RCGR ADDRESS 0x5024 RW
BLSP1_QUP4_SPI_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_QUP4_SPI_APPS_CFG_RCGR ADDRESS 0x5028 RW
BLSP1_QUP4_SPI_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_QUP4_SPI_APPS_M ADDRESS 0x502C RW
BLSP1_QUP4_SPI_APPS_M RESET_VALUE 0x00000000
	M BIT[7:0]

BLSP1_QUP4_SPI_APPS_N ADDRESS 0x5030 RW
BLSP1_QUP4_SPI_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

BLSP1_QUP4_SPI_APPS_D ADDRESS 0x5034 RW
BLSP1_QUP4_SPI_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

BLSP1_UART4_BCR ADDRESS 0x5038 RW
BLSP1_UART4_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART4_APPS_CBCR ADDRESS 0x503C RW
BLSP1_UART4_APPS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART4_SIM_CBCR ADDRESS 0x5040 RW
BLSP1_UART4_SIM_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART4_APPS_CMD_RCGR ADDRESS 0x5044 RW
BLSP1_UART4_APPS_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP1_UART4_APPS_CFG_RCGR ADDRESS 0x5048 RW
BLSP1_UART4_APPS_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BLSP1_UART4_APPS_M ADDRESS 0x504C RW
BLSP1_UART4_APPS_M RESET_VALUE 0x00000000
	M BIT[15:0]

BLSP1_UART4_APPS_N ADDRESS 0x5050 RW
BLSP1_UART4_APPS_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0]

BLSP1_UART4_APPS_D ADDRESS 0x5054 RW
BLSP1_UART4_APPS_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0]

BLSP_UART_SIM_CMD_RCGR ADDRESS 0x100C RW
BLSP_UART_SIM_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BLSP_UART_SIM_CFG_RCGR ADDRESS 0x1010 RW
BLSP_UART_SIM_CFG_RCGR RESET_VALUE 0x00000000
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

PRNG_XPU_CFG_AHB_CBCR ADDRESS 0x17008 RW
PRNG_XPU_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PDM_BCR ADDRESS 0x44000 RW
PDM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PDM_AHB_CBCR ADDRESS 0x44004 RW
PDM_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PDM_XO4_CBCR ADDRESS 0x44008 RW
PDM_XO4_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_DIV BIT[17:16]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PDM2_CBCR ADDRESS 0x4400C RW
PDM2_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PDM2_CMD_RCGR ADDRESS 0x44010 RW
PDM2_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PDM2_CFG_RCGR ADDRESS 0x44014 RW
PDM2_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

PRNG_BCR ADDRESS 0x13000 RW
PRNG_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PRNG_AHB_CBCR ADDRESS 0x13004 RW
PRNG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TCSR_BCR ADDRESS 0x28000 RW
TCSR_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TCSR_AHB_CBCR ADDRESS 0x28004 RW
TCSR_AHB_CBCR RESET_VALUE 0x10008001
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BOOT_ROM_BCR ADDRESS 0x13008 RW
BOOT_ROM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BOOT_ROM_AHB_CBCR ADDRESS 0x1300C RW
BOOT_ROM_AHB_CBCR RESET_VALUE 0x1000CFF0
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

MSG_RAM_BCR ADDRESS 0x2B000 RW
MSG_RAM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSG_RAM_AHB_CBCR ADDRESS 0x2B004 RW
MSG_RAM_AHB_CBCR RESET_VALUE 0x8000CFF0
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

TLMM_BCR ADDRESS 0x34000 RW
TLMM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_AHB_CBCR ADDRESS 0x34004 RW
TLMM_AHB_CBCR RESET_VALUE 0x10008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_CBCR ADDRESS 0x34008 R
TLMM_CBCR RESET_VALUE 0x00000000
	CLK_OFF BIT[31]

MPM_BCR ADDRESS 0x2C000 RW
MPM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MPM_MISC ADDRESS 0x2C004 RW
MPM_MISC RESET_VALUE 0x00000001
	MPM_NON_AHB_RESET BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_RESET BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_REF_CLK_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MPM_AHB_CBCR ADDRESS 0x2C008 RW
MPM_AHB_CBCR RESET_VALUE 0x10008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_PROC_HCLK_CBCR ADDRESS 0x2D000 R
RPM_PROC_HCLK_CBCR RESET_VALUE 0x00000000
	CLK_OFF BIT[31]

RPM_BUS_AHB_CBCR ADDRESS 0x2D004 RW
RPM_BUS_AHB_CBCR RESET_VALUE 0x1000CFF0
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

RPM_SLEEP_CBCR ADDRESS 0x2D008 RW
RPM_SLEEP_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_TIMER_CBCR ADDRESS 0x2D00C RW
RPM_TIMER_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31]
	HW_CTL BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_CMD_RCGR ADDRESS 0x2D010 RW
RPM_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_CFG_RCGR ADDRESS 0x2D014 RW
RPM_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

RPM_MISC ADDRESS 0x2D028 RW
RPM_MISC RESET_VALUE 0x00000030
	RPM_CLK_AUTO_SCALE_DIV BIT[7:4]
		DIV1 VALUE 0x0
		DIV2 VALUE 0x1
		DIV3 VALUE 0x2
		DIV4 VALUE 0x3
		DIV5 VALUE 0x4
		DIV6 VALUE 0x5
		DIV7 VALUE 0x6
		DIV8 VALUE 0x7
		DIV9 VALUE 0x8
		DIV10 VALUE 0x9
		DIV11 VALUE 0xA
		DIV12 VALUE 0xB
		DIV13 VALUE 0xC
		DIV14 VALUE 0xD
		DIV15 VALUE 0xE
		DIV16 VALUE 0xF
	RPM_CLK_AUTO_SCALE_DIS BIT[0]
		SCALE_NOT_DISABLE VALUE 0x0
		SCALE_DISABLE VALUE 0x1

SEC_CTRL_BCR ADDRESS 0x1A000 RW
SEC_CTRL_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ACC_CMD_RCGR ADDRESS 0x1A004 RW
ACC_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ACC_CFG_RCGR ADDRESS 0x1A008 RW
ACC_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

ACC_MISC ADDRESS 0x1A01C RW
ACC_MISC RESET_VALUE 0x00000001
	JTAG_ACC_SRC_SEL_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_ACC_CBCR ADDRESS 0x1A020 RW
SEC_CTRL_ACC_CBCR RESET_VALUE 0x00004FF1
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_AHB_CBCR ADDRESS 0x1A024 RW
SEC_CTRL_AHB_CBCR RESET_VALUE 0x10008001
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_CBCR ADDRESS 0x1A028 RW
SEC_CTRL_CBCR RESET_VALUE 0x00004FF1
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_SENSE_CBCR ADDRESS 0x1A02C RW
SEC_CTRL_SENSE_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_BOOT_ROM_PATCH_CBCR ADDRESS 0x1A030 RW
SEC_CTRL_BOOT_ROM_PATCH_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_CMD_RCGR ADDRESS 0x1A034 RW
SEC_CTRL_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SEC_CTRL_CFG_RCGR ADDRESS 0x1A038 RW
SEC_CTRL_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

SPMI_BCR ADDRESS 0x2E000 RW
SPMI_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPMI_SER_CMD_RCGR ADDRESS 0x2E004 RW
SPMI_SER_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPMI_SER_CFG_RCGR ADDRESS 0x2E008 RW
SPMI_SER_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

SPMI_SER_CBCR ADDRESS 0x2E01C RW
SPMI_SER_CBCR RESET_VALUE 0x00004FF1
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPMI_PCNOC_AHB_CBCR ADDRESS 0x2E020 RW
SPMI_PCNOC_AHB_CBCR RESET_VALUE 0x10008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPMI_AHB_CMD_RCGR ADDRESS 0x2E024 RW
SPMI_AHB_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPMI_AHB_CFG_RCGR ADDRESS 0x2E028 RW
SPMI_AHB_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

SPMI_AHB_CBCR ADDRESS 0x2E03C RW
SPMI_AHB_CBCR RESET_VALUE 0x00004FF1
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_BCR ADDRESS 0x2F000 RW
SPDM_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_CFG_AHB_CBCR ADDRESS 0x2F004 RW
SPDM_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_MSTR_AHB_CBCR ADDRESS 0x2F008 RW
SPDM_MSTR_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_FF_CBCR ADDRESS 0x2F00C RW
SPDM_FF_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_BIMC_CY_CBCR ADDRESS 0x2F010 RW
SPDM_BIMC_CY_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_SNOC_CY_CBCR ADDRESS 0x2F014 RW
SPDM_SNOC_CY_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_DEBUG_CY_CBCR ADDRESS 0x2F018 RW
SPDM_DEBUG_CY_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_PCNOC_CY_CBCR ADDRESS 0x2F01C RW
SPDM_PCNOC_CY_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPDM_RPM_CY_CBCR ADDRESS 0x2F020 RW
SPDM_RPM_CY_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

CRYPTO_BCR ADDRESS 0x16000 RW
CRYPTO_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

CRYPTO_CMD_RCGR ADDRESS 0x16004 RW
CRYPTO_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

CRYPTO_CFG_RCGR ADDRESS 0x16008 RW
CRYPTO_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

CRYPTO_CBCR ADDRESS 0x1601C RW
CRYPTO_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

CRYPTO_AXI_CBCR ADDRESS 0x16020 R
CRYPTO_AXI_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]

CRYPTO_AHB_CBCR ADDRESS 0x16024 RW
CRYPTO_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GCC_AHB_CBCR ADDRESS 0x30014 RW
GCC_AHB_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GCC_XO_CMD_RCGR ADDRESS 0x30018 RW
GCC_XO_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GCC_XO_CBCR ADDRESS 0x30030 RW
GCC_XO_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GCC_XO_DIV4_CBCR ADDRESS 0x30034 RW
GCC_XO_DIV4_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GCC_IM_SLEEP_CBCR ADDRESS 0x30038 RW
GCC_IM_SLEEP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_BCR ADDRESS 0x31000 RW
BIMC_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_GDSCR ADDRESS 0x31004 RW
BIMC_GDSCR RESET_VALUE 0xA0222000
	PWR_ON BIT[31]
	GDSC_STATE BIT[30:27]
	EN_REST_WAIT BIT[23:20]
	EN_FEW_WAIT BIT[19:16]
	CLK_DIS_WAIT BIT[15:12]
	RETAIN_FF_ENABLE BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RESTORE BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SAVE BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RETAIN BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_REST BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_FEW BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLAMP_IO BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_DISABLE BIT[4]
		CLK_NOT_DISABLE VALUE 0x0
		CLK_DISABLE VALUE 0x1
	PD_ARES BIT[3]
		NO_RESET VALUE 0x0
		RESET VALUE 0x1
	SW_OVERRIDE BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_CONTROL BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SW_COLLAPSE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_DDR_XO_CMD_RCGR ADDRESS 0x32000 RW
BIMC_DDR_XO_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_XO_CBCR ADDRESS 0x31008 RW
BIMC_XO_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_CFG_AHB_CBCR ADDRESS 0x3100C RW
BIMC_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_SLEEP_CBCR ADDRESS 0x31010 RW
BIMC_SLEEP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_SYSNOC_AXI_CBCR ADDRESS 0x31014 RW
BIMC_SYSNOC_AXI_CBCR RESET_VALUE 0x10008001
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_DDR_CMD_RCGR ADDRESS 0x32004 RW
BIMC_DDR_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_DDR_CFG_RCGR ADDRESS 0x32008 RW
BIMC_DDR_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BIMC_MISC ADDRESS 0x31018 RW
BIMC_MISC RESET_VALUE 0x00010400
	BIMC_DDR_FRQSW_FSM_STATUS BIT[21:16]
	BIMC_FSM_CLK_GATE_DIS BIT[11]
		NOT_DISABLE VALUE 0x0
		DISABLE VALUE 0x1
	BIMC_DDR_LEGACY_2X_MODE_EN BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_FSM_DIS_DDR_UPDATE BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_FRQSW_FSM_DIS BIT[8]
		FSM_NOT_DISABLE VALUE 0x0
		FSM_DISABLE VALUE 0x1

BIMC_CBCR ADDRESS 0x3101C RW
BIMC_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_APSS_AXI_CBCR ADDRESS 0x31020 R
BIMC_APSS_AXI_CBCR RESET_VALUE 0x00000000
	CLK_OFF BIT[31]

DDR_DIM_CFG_CBCR ADDRESS 0x3201C RW
DDR_DIM_CFG_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DDR_DIM_SLEEP_CBCR ADDRESS 0x32020 RW
DDR_DIM_SLEEP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

BIMC_TCU_CBCR ADDRESS 0x31044 R
BIMC_TCU_CBCR RESET_VALUE 0x00000000
	CLK_OFF BIT[31]

ULTAUDIO_PCNOC_MPORT_CBCR ADDRESS 0x1C000 RW
ULTAUDIO_PCNOC_MPORT_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ULTAUDIO_PCNOC_SWAY_CBCR ADDRESS 0x1C004 RW
ULTAUDIO_PCNOC_SWAY_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ULT_AUDIO_BCR ADDRESS 0x1C0B4 RW
ULT_AUDIO_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APSS_AHB_CMD_RCGR ADDRESS 0x46000 RW
APSS_AHB_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APSS_AHB_CFG_RCGR ADDRESS 0x46004 RW
APSS_AHB_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

APSS_AHB_MISC ADDRESS 0x46018 RW
APSS_AHB_MISC RESET_VALUE 0x00000000
	APSS_AHB_CLK_AUTO_SCALE_DIV BIT[7:4]
		DIV1 VALUE 0x0
		DIV2 VALUE 0x1
		DIV3 VALUE 0x2
		DIV4 VALUE 0x3
		DIV5 VALUE 0x4
		DIV6 VALUE 0x5
		DIV7 VALUE 0x6
		DIV8 VALUE 0x7
		DIV9 VALUE 0x8
		DIV10 VALUE 0x9
		DIV11 VALUE 0xA
		DIV12 VALUE 0xB
		DIV13 VALUE 0xC
		DIV14 VALUE 0xD
		DIV15 VALUE 0xE
		DIV16 VALUE 0xF
	APSS_AHB_CLK_AUTO_SCALE_DIS BIT[0]
		SCALE_NOT_DISABLE VALUE 0x0
		SCALE_DISABLE VALUE 0x1

APSS_AHB_CBCR ADDRESS 0x4601C RW
APSS_AHB_CBCR RESET_VALUE 0x10008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APSS_AXI_CBCR ADDRESS 0x46020 R
APSS_AXI_CBCR RESET_VALUE 0x00000000
	CLK_OFF BIT[31]

SNOC_BUS_TIMEOUT0_BCR ADDRESS 0x47000 RW
SNOC_BUS_TIMEOUT0_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SNOC_BUS_TIMEOUT0_AHB_CBCR ADDRESS 0x47004 RW
SNOC_BUS_TIMEOUT0_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT0_BCR ADDRESS 0x48000 RW
PCNOC_BUS_TIMEOUT0_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT0_AHB_CBCR ADDRESS 0x48004 RW
PCNOC_BUS_TIMEOUT0_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT1_BCR ADDRESS 0x48008 RW
PCNOC_BUS_TIMEOUT1_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT1_AHB_CBCR ADDRESS 0x4800C RW
PCNOC_BUS_TIMEOUT1_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT2_BCR ADDRESS 0x48010 RW
PCNOC_BUS_TIMEOUT2_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT2_AHB_CBCR ADDRESS 0x48014 RW
PCNOC_BUS_TIMEOUT2_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT3_BCR ADDRESS 0x48018 RW
PCNOC_BUS_TIMEOUT3_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT3_AHB_CBCR ADDRESS 0x4801C RW
PCNOC_BUS_TIMEOUT3_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT4_BCR ADDRESS 0x48020 RW
PCNOC_BUS_TIMEOUT4_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT4_AHB_CBCR ADDRESS 0x48024 RW
PCNOC_BUS_TIMEOUT4_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT5_BCR ADDRESS 0x48028 RW
PCNOC_BUS_TIMEOUT5_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT5_AHB_CBCR ADDRESS 0x4802C RW
PCNOC_BUS_TIMEOUT5_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT6_BCR ADDRESS 0x48030 RW
PCNOC_BUS_TIMEOUT6_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT6_AHB_CBCR ADDRESS 0x48034 RW
PCNOC_BUS_TIMEOUT6_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT7_BCR ADDRESS 0x48038 RW
PCNOC_BUS_TIMEOUT7_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT7_AHB_CBCR ADDRESS 0x4803C RW
PCNOC_BUS_TIMEOUT7_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT8_BCR ADDRESS 0x48040 RW
PCNOC_BUS_TIMEOUT8_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT8_AHB_CBCR ADDRESS 0x48044 RW
PCNOC_BUS_TIMEOUT8_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT9_BCR ADDRESS 0x48048 RW
PCNOC_BUS_TIMEOUT9_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_BUS_TIMEOUT9_AHB_CBCR ADDRESS 0x4804C RW
PCNOC_BUS_TIMEOUT9_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DEHR_BCR ADDRESS 0x1F000 RW
DEHR_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DEHR_CBCR ADDRESS 0x1F004 RW
DEHR_CBCR RESET_VALUE 0x8000CFF0
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_MPU_CFG_AHB_CBCR ADDRESS 0x1700C RW
PCNOC_MPU_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APSS_TCU_CBCR ADDRESS 0x12018 RW
APSS_TCU_CBCR RESET_VALUE 0x00004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

MSS_TBU_AXI_CBCR ADDRESS 0x12024 R
MSS_TBU_AXI_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]

MSS_TBU_Q6_AXI_CBCR ADDRESS 0x1202C RW
MSS_TBU_Q6_AXI_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

PCNOC_TBU_CBCR ADDRESS 0x12030 RW
PCNOC_TBU_CBCR RESET_VALUE 0x00004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

SMMU_CFG_CBCR ADDRESS 0x12038 RW
SMMU_CFG_CBCR RESET_VALUE 0x00008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SMMU_XPU_CBCR ADDRESS 0x17010 RW
SMMU_XPU_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SMMU_CATS64_CBCR ADDRESS 0x7C004 RW
SMMU_CATS64_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SMMU_CATS_BCR ADDRESS 0x7C000 RW
SMMU_CATS_BCR RESET_VALUE 0x00000000
	CATS128_BLK_ARES BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CATS64_BLK_ARES BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SMMU_BCR ADDRESS 0x12000 RW
SMMU_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APSS_TCU_BCR ADDRESS 0x12050 RW
APSS_TCU_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_TBU_AXI_BCR ADDRESS 0x65000 RW
MSS_TBU_AXI_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_TBU_Q6_AXI_BCR ADDRESS 0x67000 RW
MSS_TBU_Q6_AXI_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SMMU_XPU_BCR ADDRESS 0x12054 RW
SMMU_XPU_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SMMU_CFG_BCR ADDRESS 0x12094 RW
SMMU_CFG_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCNOC_TBU_BCR ADDRESS 0x12058 RW
PCNOC_TBU_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_BCR ADDRESS 0x33000 RW
RBCPR_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_CBCR ADDRESS 0x33004 RW
RBCPR_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_AHB_CBCR ADDRESS 0x33008 RW
RBCPR_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_CMD_RCGR ADDRESS 0x3300C RW
RBCPR_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_CFG_RCGR ADDRESS 0x33010 RW
RBCPR_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

RPM_GPLL_ENA_VOTE ADDRESS 0x36000 RW
RPM_GPLL_ENA_VOTE RESET_VALUE 0x00000000
	GPLL3 BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL2 BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL1 BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL0 BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x36004 RW
RPM_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x0003F0B8
	MSS_GPLL0_CLK_SRC_ENA BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SYS_NOC_APSS_AHB_CLK_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_ENA BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_ENA BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_ENA BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_ENA BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_ENA BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_ENA BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_ENA BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_ENA BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_ENA BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_SMMU_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x3600C RW
RPM_SMMU_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00001002
	MSS_TBU_MCDMA_AXI_CLK_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCIE_AXI_TBU_CLK_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	USB3_AXI_TBU_CLK_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IPA_TBU_CLK_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SMMU_CFG_CLK_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_TBU_CLK_ENA BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_Q6_AXI_CLK_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_AXI_CLK_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_TCU_CLK_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x36008 RW
RPM_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	MSS_GPLL0_CLK_SRC_SLEEP_ENA BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_SLEEP_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SYS_NOC_APSS_AHB_CLK_SLEEP_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_SLEEP_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_SLEEP_ENA BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_SLEEP_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_SLEEP_ENA BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_SLEEP_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_SLEEP_ENA BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_SLEEP_ENA BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_SLEEP_ENA BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_SLEEP_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_SLEEP_ENA BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_SMMU_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x36010 RW
RPM_SMMU_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCIE_AXI_TBU_CLK_SLEEP_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	USB3_AXI_TBU_CLK_SLEEP_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IPA_TBU_CLK_SLEEP_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SMMU_CFG_CLK_SLEEP_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_TBU_CLK_SLEEP_ENA BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_Q6_AXI_CLK_SLEEP_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_AXI_CLK_SLEEP_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_TCU_CLK_SLEEP_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_GPLL_ENA_VOTE ADDRESS 0x45000 RW
APCS_GPLL_ENA_VOTE RESET_VALUE 0x00000000
	GPLL3 BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL2 BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL1 BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL0 BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x45004 RW
APCS_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	MSS_GPLL0_CLK_SRC_ENA BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SYS_NOC_APSS_AHB_CLK_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_ENA BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_ENA BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_ENA BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_ENA BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_ENA BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_ENA BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_ENA BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_ENA BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_ENA BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_SMMU_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x4500C RW
APCS_SMMU_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	MSS_TBU_MCDMA_AXI_CLK_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCIE_AXI_TBU_CLK_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	USB3_AXI_TBU_CLK_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IPA_TBU_CLK_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SMMU_CFG_CLK_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_TBU_CLK_ENA BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_Q6_AXI_CLK_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_AXI_CLK_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_TCU_CLK_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x45008 RW
APCS_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	MSS_GPLL0_CLK_SRC_SLEEP_ENA BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_SLEEP_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SYS_NOC_APSS_AHB_CLK_SLEEP_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_SLEEP_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_SLEEP_ENA BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_SLEEP_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_SLEEP_ENA BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_SLEEP_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_SLEEP_ENA BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_SLEEP_ENA BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_SLEEP_ENA BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_SLEEP_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_SLEEP_ENA BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_SMMU_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x45010 RW
APCS_SMMU_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCIE_AXI_TBU_CLK_SLEEP_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	USB3_AXI_TBU_CLK_SLEEP_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IPA_TBU_CLK_SLEEP_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SMMU_CFG_CLK_SLEEP_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_TBU_CLK_SLEEP_ENA BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_Q6_AXI_CLK_SLEEP_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_AXI_CLK_SLEEP_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_TCU_CLK_SLEEP_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_TZ_GPLL_ENA_VOTE ADDRESS 0x13010 RW
APCS_TZ_GPLL_ENA_VOTE RESET_VALUE 0x00000000
	GPLL3 BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL2 BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL1 BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL0 BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_TZ_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x13014 RW
APCS_TZ_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	MSS_GPLL0_CLK_SRC_ENA BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SYS_NOC_APSS_AHB_CLK_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_ENA BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_ENA BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_ENA BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_ENA BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_ENA BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_ENA BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_ENA BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_ENA BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_ENA BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x13020 RW
APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	MSS_TBU_MCDMA_AXI_CLK_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCIE_AXI_TBU_CLK_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	USB3_AXI_TBU_CLK_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IPA_TBU_CLK_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SMMU_CFG_CLK_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_TBU_CLK_ENA BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_Q6_AXI_CLK_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_AXI_CLK_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_TCU_CLK_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_TZ_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x13018 RW
APCS_TZ_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	MSS_GPLL0_CLK_SRC_SLEEP_ENA BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_SLEEP_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SYS_NOC_APSS_AHB_CLK_SLEEP_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_SLEEP_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_SLEEP_ENA BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_SLEEP_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_SLEEP_ENA BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_SLEEP_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_SLEEP_ENA BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_SLEEP_ENA BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_SLEEP_ENA BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_SLEEP_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_SLEEP_ENA BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x13024 RW
APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCIE_AXI_TBU_CLK_SLEEP_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	USB3_AXI_TBU_CLK_SLEEP_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IPA_TBU_CLK_SLEEP_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SMMU_CFG_CLK_SLEEP_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_TBU_CLK_SLEEP_ENA BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_Q6_AXI_CLK_SLEEP_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_AXI_CLK_SLEEP_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_TCU_CLK_SLEEP_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_HYP_GPLL_ENA_VOTE ADDRESS 0x61000 RW
APCS_HYP_GPLL_ENA_VOTE RESET_VALUE 0x00000000
	GPLL3 BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL2 BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL1 BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL0 BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_HYP_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x61004 RW
APCS_HYP_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	MSS_GPLL0_CLK_SRC_ENA BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SYS_NOC_APSS_AHB_CLK_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_ENA BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_ENA BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_ENA BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_ENA BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_ENA BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_ENA BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_ENA BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_ENA BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_ENA BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x6100C RW
APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	MSS_TBU_MCDMA_AXI_CLK_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCIE_AXI_TBU_CLK_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	USB3_AXI_TBU_CLK_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IPA_TBU_CLK_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SMMU_CFG_CLK_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_TBU_CLK_ENA BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_Q6_AXI_CLK_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_AXI_CLK_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_TCU_CLK_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_HYP_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x61008 RW
APCS_HYP_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	MSS_GPLL0_CLK_SRC_SLEEP_ENA BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_SLEEP_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SYS_NOC_APSS_AHB_CLK_SLEEP_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_SLEEP_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_SLEEP_ENA BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_SLEEP_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_SLEEP_ENA BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_SLEEP_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_SLEEP_ENA BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_SLEEP_ENA BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_SLEEP_ENA BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_SLEEP_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_SLEEP_ENA BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x61010 RW
APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	MSS_TBU_MCDMA_AXI_CLK_SLEEP_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCIE_AXI_TBU_CLK_SLEEP_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	USB3_AXI_TBU_CLK_SLEEP_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IPA_TBU_CLK_SLEEP_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SMMU_CFG_CLK_SLEEP_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PCNOC_TBU_CLK_SLEEP_ENA BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_Q6_AXI_CLK_SLEEP_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSS_TBU_AXI_CLK_SLEEP_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_TCU_CLK_SLEEP_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_Q6_GPLL_ENA_VOTE ADDRESS 0x1B000 RW
MSS_Q6_GPLL_ENA_VOTE RESET_VALUE 0x00000000
	GPLL3 BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL2 BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL1 BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL0 BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_Q6_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x1B004 RW
MSS_Q6_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	MSS_GPLL0_CLK_SRC_ENA BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SYS_NOC_APSS_AHB_CLK_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_ENA BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_ENA BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_ENA BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_ENA BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_ENA BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_ENA BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_ENA BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_ENA BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_ENA BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_Q6_CLOCK_SLEEP_ENA_VOTE ADDRESS 0x1B008 RW
MSS_Q6_CLOCK_SLEEP_ENA_VOTE RESET_VALUE 0x00000000
	MSS_GPLL0_CLK_SRC_SLEEP_ENA BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_SLEEP_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SYS_NOC_APSS_AHB_CLK_SLEEP_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_SLEEP_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_SLEEP_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_SLEEP_ENA BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_SLEEP_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_SLEEP_ENA BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_SLEEP_ENA BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_SLEEP_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_SLEEP_ENA BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_SLEEP_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_SLEEP_ENA BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_SLEEP_ENA BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_SLEEP_ENA BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_SLEEP_ENA BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_SLEEP_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_SLEEP_ENA BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPARE_GPLL_ENA_VOTE ADDRESS 0x0000 RW
SPARE_GPLL_ENA_VOTE RESET_VALUE 0x00000000
	GPLL3 BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL2 BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL1 BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPLL0 BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SPARE_CLOCK_BRANCH_ENA_VOTE ADDRESS 0x0004 RW
SPARE_CLOCK_BRANCH_ENA_VOTE RESET_VALUE 0x00000000
	MSS_GPLL0_CLK_SRC_ENA BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IMEM_AXI_CLK_ENA BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SYS_NOC_APSS_AHB_CLK_ENA BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIMC_APSS_AXI_CLK_ENA BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AHB_CLK_ENA BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	APSS_AXI_CLK_ENA BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MPM_AHB_CLK_ENA BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_AHB_CLK_ENA BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLSP1_SLEEP_CLK_ENA BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRNG_AHB_CLK_ENA BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BOOT_ROM_AHB_CLK_ENA BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSG_RAM_AHB_CLK_ENA BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_AHB_CLK_ENA BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TLMM_CLK_ENA BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPMI_PCNOC_AHB_CLK_ENA BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_CLK_ENA BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AXI_CLK_ENA BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRYPTO_AHB_CLK_ENA BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_RESTART ADDRESS 0x10000 RW
MSS_RESTART RESET_VALUE 0x00000000
	MSS_RESTART BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RESET_DEBUG ADDRESS 0x14000 RW
RESET_DEBUG RESET_VALUE 0x00600000
	MSFT_DBG_RQST BIT[23]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BLOCK_RESIN BIT[22]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RESET_ACCESS_FIRST_PASS BIT[21]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RESET_DEBUG_FIRST_PASS BIT[20]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MSM_TSENSE_RESET_DEBUG_EN BIT[19]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PMIC_ABNORMAL_RESET_DEBUG_EN BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SECURE_WDOG_DEBUG_EN BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PROC_HALT_EN BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SRST_V1_MODE BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PRE_ARES_DEBUG_TIMER_VAL BIT[14:0]

FLUSH_ETR_DEBUG_TIMER ADDRESS 0x15000 RW
FLUSH_ETR_DEBUG_TIMER RESET_VALUE 0x00000000
	FLUSH_ETR_DEBUG_TIMER_VAL BIT[15:0]

STOP_CAPTURE_DEBUG_TIMER ADDRESS 0x15004 RW
STOP_CAPTURE_DEBUG_TIMER RESET_VALUE 0x00000000
	RESERVE_BITS31_16 BIT[31:16]
	STOP_CAPTURE_DEBUG_TIMER_VAL BIT[15:0]

RESET_STATUS ADDRESS 0x15008 RW
RESET_STATUS RESET_VALUE 0x00000000
	SECURE_WDOG_EXPIRE_STATUS BIT[5]
	PMIC_ABNORMAL_RESIN_STATUS BIT[4]
	TSENSE_RESET_STATUS BIT[3]
	SRST_STATUS BIT[2]
	DEBUG_RESET_STATUS BIT[1:0]

SW_SRST ADDRESS 0x1500C RW
SW_SRST RESET_VALUE 0x00000000
	SW_SRST BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PROC_HALT ADDRESS 0x1301C RW
PROC_HALT RESET_VALUE 0x00000000
	PROC_HALT BIT[0]
		NOT_HALT VALUE 0x0
		HALT VALUE 0x1

GCC_DEBUG_CLK_CTL ADDRESS 0x74000 RW
GCC_DEBUG_CLK_CTL RESET_VALUE 0x00000007
	RESETN_MUX_SEL BIT[31:29]
		PLL0_RESET_N_TEST VALUE 0x0
		PLL1_RESET_N_TEST VALUE 0x1
		PLL2_RESET_N_TEST VALUE 0x2
		PLL3_RESET_N_TEST VALUE 0x3
	BYPASSNL_MUX_SEL BIT[28:26]
		PLL0_BYPASSNL_TEST VALUE 0x0
		PLL1_BYPASSNL_TEST VALUE 0x1
		PLL2_BYPASSNL_TEST VALUE 0x2
		PLL3_BYPASSNL_TEST VALUE 0x3
	PLL_DEBUG_BUS_STATUS_SEL BIT[25:23]
		PLL0_STATUS VALUE 0x0
		PLL1_STATUS VALUE 0x1
		PLL2_STATUS VALUE 0x2
		PLL3_STATUS VALUE 0x3
	GCC_DEBUG_BUS_ENABLE BIT[22]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	POST_DIV BIT[15:12]
		DIV1 VALUE 0x0
		DIV2 VALUE 0x1
		DIV3 VALUE 0x2
		DIV4 VALUE 0x3
		DIV5 VALUE 0x4
		DIV6 VALUE 0x5
		DIV7 VALUE 0x6
		DIV8 VALUE 0x7
		DIV9 VALUE 0x8
		DIV10 VALUE 0x9
		DIV11 VALUE 0xA
		DIV12 VALUE 0xB
		DIV13 VALUE 0xC
		DIV14 VALUE 0xD
		DIV15 VALUE 0xE
		DIV16 VALUE 0xF
	MUX_SEL BIT[9:0]
		GCC_SYS_NOC_AXI_CLK VALUE 0x000
		GCC_SYS_NOC_USB3_AXI_CLK VALUE 0x001
		GCC_SYS_NOC_QDSS_STM_AXI_CLK VALUE 0x002
		GCC_SYS_NOC_APSS_AHB_CLK VALUE 0x003
		GCC_SNOC_PCNOC_AHB_CLK VALUE 0x004
		GCC_SYS_NOC_CATS_CLK VALUE 0x005
		GCC_SYS_NOC_AT_CLK VALUE 0x006
		GCC_SYS_NOC_IPA_AXI_CLK VALUE 0x007
		GCC_PCNOC_AHB_CLK VALUE 0x008
		GCC_PCNOC_DDR_CFG_CLK VALUE 0x009
		GCC_PCNOC_RPM_AHB_CLK VALUE 0x00A
		GCC_PCNOC_TIC_CLK VALUE 0x00B
		GCC_PCNOC_AT_CLK VALUE 0x00C
		GCC_GP1_CLK VALUE 0x010
		GCC_GP2_CLK VALUE 0x011
		GCC_GP3_CLK VALUE 0x012
		GCC_NOC_CONF_XPU_AHB_CLK VALUE 0x018
		GCC_IMEM_AXI_CLK VALUE 0x020
		GCC_IMEM_CFG_AHB_CLK VALUE 0x021
		GCC_MSS_CFG_AHB_CLK VALUE 0x030
		GCC_MSS_Q6_BIMC_AXI_CLK VALUE 0x031
		MSS_GCC_DBG_CLK VALUE 0x032
		GCC_MSS_MCDMA_BIMC_CLK_SRC VALUE 0x034
		GCC_RPM_CFG_XPU_CLK VALUE 0x038
		GCC_QDSS_DAP_AHB_CLK VALUE 0x040
		GCC_QDSS_CFG_AHB_CLK VALUE 0x041
		GCC_QDSS_AT_CLK VALUE 0x042
		GCC_QDSS_ETR_USB_CLK VALUE 0x043
		GCC_QDSS_STM_CLK VALUE 0x044
		GCC_QDSS_TRACECLKIN_CLK VALUE 0x045
		GCC_QDSS_TSCTR_DIV2_CLK VALUE 0x046
		GCC_QDSS_TSCTR_DIV3_CLK VALUE 0x048
		GCC_QDSS_DAP_CLK VALUE 0x049
		GCC_QDSS_TSCTR_DIV4_CLK VALUE 0x04A
		GCC_QDSS_TSCTR_DIV8_CLK VALUE 0x04B
		GCC_QDSS_TSCTR_DIV16_CLK VALUE 0x04C
		GCC_APSS_TCU_CLK VALUE 0x050
		GCC_MSS_TBU_AXI_CLK VALUE 0x055
		GCC_MSS_TBU_Q6_AXI_CLK VALUE 0x057
		GCC_SMMU_XPU_CLK VALUE 0x059
		GCC_SMMU_CFG_CLK VALUE 0x05B
		GCC_PCNOC_TBU_CLK VALUE 0x05D
		GCC_SMMU_CATS64_CLK VALUE 0x05F
		GCC_SDCC1_APPS_CLK VALUE 0x068
		GCC_SDCC1_AHB_CLK VALUE 0x069
		GCC_BLSP1_AHB_CLK VALUE 0x088
		GCC_BLSP1_SLEEP_CLK VALUE 0x089
		GCC_BLSP1_QUP1_SPI_APPS_CLK VALUE 0x08A
		GCC_BLSP1_QUP1_I2C_APPS_CLK VALUE 0x08B
		GCC_BLSP1_UART1_APPS_CLK VALUE 0x08C
		GCC_BLSP1_UART1_SIM_CLK VALUE 0x08D
		GCC_BLSP1_QUP2_SPI_APPS_CLK VALUE 0x08E
		GCC_BLSP1_QUP2_I2C_APPS_CLK VALUE 0x090
		GCC_BLSP1_UART2_APPS_CLK VALUE 0x091
		GCC_BLSP1_UART2_SIM_CLK VALUE 0x092
		GCC_BLSP1_QUP3_SPI_APPS_CLK VALUE 0x093
		GCC_BLSP1_QUP3_I2C_APPS_CLK VALUE 0x094
		GCC_BLSP1_UART3_APPS_CLK VALUE 0x095
		GCC_BLSP1_UART3_SIM_CLK VALUE 0x096
		GCC_BLSP1_QUP4_SPI_APPS_CLK VALUE 0x098
		GCC_BLSP1_QUP4_I2C_APPS_CLK VALUE 0x099
		GCC_BLSP1_UART4_APPS_CLK VALUE 0x09A
		GCC_BLSP1_UART4_SIM_CLK VALUE 0x09B
		GCC_PRNG_XPU_CFG_AHB_CLK VALUE 0x0C8
		GCC_PCNOC_MPU_CFG_AHB_CLK VALUE 0x0C9
		GCC_PDM_AHB_CLK VALUE 0x0D0
		GCC_PDM_XO4_CLK VALUE 0x0D1
		GCC_PDM2_CLK VALUE 0x0D2
		GCC_PRNG_AHB_CLK VALUE 0x0D8
		GCC_TCSR_AHB_CLK VALUE 0x0F0
		GCC_BOOT_ROM_AHB_CLK VALUE 0x0F8
		GCC_MSG_RAM_AHB_CLK VALUE 0x100
		GCC_TLMM_AHB_CLK VALUE 0x108
		GCC_TLMM_CLK VALUE 0x109
		GCC_MPM_AHB_CLK VALUE 0x110
		GCC_RPM_PROC_FCLK VALUE 0x118
		GCC_RPM_PROC_HCLK VALUE 0x119
		GCC_RPM_BUS_AHB_CLK VALUE 0x11A
		GCC_RPM_SLEEP_CLK VALUE 0x11B
		GCC_RPM_TIMER_CLK VALUE 0x11C
		GCC_SEC_CTRL_ACC_CLK VALUE 0x120
		GCC_SEC_CTRL_AHB_CLK VALUE 0x121
		GCC_SEC_CTRL_CLK VALUE 0x122
		GCC_SEC_CTRL_SENSE_CLK VALUE 0x123
		GCC_SEC_CTRL_BOOT_ROM_PATCH_CLK VALUE 0x124
		GCC_SPMI_SER_CLK VALUE 0x128
		GCC_SPMI_PCNOC_AHB_CLK VALUE 0x129
		GCC_SPMI_AHB_CLK VALUE 0x12A
		GCC_SPDM_CFG_AHB_CLK VALUE 0x130
		GCC_SPDM_MSTR_AHB_CLK VALUE 0x131
		GCC_SPDM_FF_CLK VALUE 0x132
		GCC_SPDM_BIMC_CY_CLK VALUE 0x133
		GCC_SPDM_SNOC_CY_CLK VALUE 0x134
		GCC_SPDM_PCNOC_CY_CLK VALUE 0x135
		GCC_SPDM_RPM_CY_CLK VALUE 0x136
		GCC_CRYPTO_CLK VALUE 0x138
		GCC_CRYPTO_AXI_CLK VALUE 0x139
		GCC_CRYPTO_AHB_CLK VALUE 0x13A
		GCC_AHB_CLK VALUE 0x148
		GCC_XO_CLK VALUE 0x149
		GCC_XO_DIV4_CLK VALUE 0x14A
		GCC_IM_SLEEP_CLK VALUE 0x14B
		GCC_BIMC_XO_CLK VALUE 0x150
		GCC_BIMC_CFG_AHB_CLK VALUE 0x151
		GCC_BIMC_SLEEP_CLK VALUE 0x152
		GCC_BIMC_SYSNOC_AXI_CLK VALUE 0x153
		GCC_BIMC_CLK VALUE 0x154
		GCC_BIMC_APSS_AXI_CLK VALUE 0x155
		GCC_BIMC_AT_CLK VALUE 0x156
		GCC_DDR_DIM_CFG_CLK VALUE 0x158
		GCC_DDR_DIM_SLEEP_CLK VALUE 0x15B
		GCC_BIMC_MCDMA_AXI_CLK VALUE 0x15C
		GCC_ULTAUDIO_PCNOC_MPORT_CLK VALUE 0x162
		GCC_ULTAUDIO_PCNOC_SWAY_CLK VALUE 0x163
		GCC_APSS_AHB_CLK VALUE 0x168
		GCC_APSS_AXI_CLK VALUE 0x169
		APSS_GCC_DBG_CLK VALUE 0x16A
		GCC_SNOC_BUS_TIMEOUT0_AHB_CLK VALUE 0x170
		GCC_SNOC_BUS_TIMEOUT2_AHB_CLK VALUE 0x171
		GCC_PCNOC_BUS_TIMEOUT0_AHB_CLK VALUE 0x178
		GCC_PCNOC_BUS_TIMEOUT1_AHB_CLK VALUE 0x179
		GCC_PCNOC_BUS_TIMEOUT2_AHB_CLK VALUE 0x17A
		GCC_PCNOC_BUS_TIMEOUT3_AHB_CLK VALUE 0x17B
		GCC_PCNOC_BUS_TIMEOUT4_AHB_CLK VALUE 0x17C
		GCC_PCNOC_BUS_TIMEOUT5_AHB_CLK VALUE 0x180
		GCC_PCNOC_BUS_TIMEOUT6_AHB_CLK VALUE 0x181
		GCC_PCNOC_BUS_TIMEOUT7_AHB_CLK VALUE 0x182
		GCC_PCNOC_BUS_TIMEOUT8_AHB_CLK VALUE 0x183
		GCC_PCNOC_BUS_TIMEOUT9_AHB_CLK VALUE 0x184
		GCC_DEHR_CLK VALUE 0x188
		GCC_RBCPR_CLK VALUE 0x190
		GCC_RBCPR_AHB_CLK VALUE 0x191
		USB2_PHY_GCC_ATEST_ULPI_0_CLK VALUE 0x1A0
		USB2_PHY_GCC_ATEST_ULPI_1_CLK VALUE 0x1A8
		GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CLK VALUE 0x1B0
		GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CLK VALUE 0x1B1
		GCC_ULTAUDIO_LPAIF_PRI_I2S_CLK VALUE 0x1B2
		GCC_ULTAUDIO_LPAIF_SEC_I2S_CLK VALUE 0x1B3
		GCC_ULTAUDIO_LPAIF_AUX_I2S_CLK VALUE 0x1B4
		GCC_ULTAUDIO_LPAIF_SLIMBUS_BAM_CLK VALUE 0x1B5
		GCC_ULTAUDIO_LPAIF_EXT_I2S_CLK VALUE 0x1B6
		GCC_ULTAUDIO_LPAIF_SLIMBUS_CORE_CLK VALUE 0x1B7
		GPLL0_DTEST VALUE 0x1C0
		GPLL0_LOCK_DET VALUE 0x1C1
		GPLL1_DTEST VALUE 0x1C2
		GPLL1_LOCK_DET VALUE 0x1C3
		GPLL2_DTEST VALUE 0x1C4
		GPLL2_LOCK_DET VALUE 0x1C5
		GPLL3_DTEST VALUE 0x1C6
		GPLL3_LOCK_DET VALUE 0x1C7
		MPM_GCC_TEMP_SENSOR_RINGOSC_CLK VALUE 0x1C8
		APSS_GCC_RINGOSC_CLK VALUE 0x1D0
		GCC_DCD_XO_CLK VALUE 0x1E0
		GCC_IPA_TBU_CLK VALUE 0x201
		GCC_USB3_AXI_TBU_CLK VALUE 0x203
		GCC_PCIE_AXI_TBU_CLK VALUE 0x204
		GCC_MSS_TBU_MCDMA_AXI_CLK VALUE 0x205
		PCIE_PIPE_CLK VALUE 0x208
		USB3_PIPE_CLK VALUE 0x210
		GCC_IPA_CLK VALUE 0x218
		GCC_IPA_AHB_CLK VALUE 0x219
		GCC_IPA_SLEEP_CLK VALUE 0x21A
		GCC_QPIC_CLK VALUE 0x220
		GCC_QPIC_AHB_CLK VALUE 0x221
		GCC_QPIC_SYSTEM_CLK VALUE 0x222
		GCC_USB30_MASTER_CLK VALUE 0x230
		GCC_USB30_SLEEP_CLK VALUE 0x231
		GCC_USB30_MOCK_UTMI_CLK VALUE 0x232
		GCC_USB_PHY_CFG_AHB_CLK VALUE 0x233
		GCC_USB3_PIPE_CLK VALUE 0x234
		GCC_USB3_AUX_CLK VALUE 0x235
		GCC_PCIE_CFG_AHB_CLK VALUE 0x238
		GCC_PCIE_PIPE_CLK VALUE 0x239
		GCC_PCIE_AXI_CLK VALUE 0x23A
		GCC_PCIE_SLEEP_CLK VALUE 0x23B
		GCC_PCIE_AXI_MSTR_CLK VALUE 0x23C
		GCC_RBCPR_MX_CLK VALUE 0x240
		GCC_RBCPR_MX_AHB_CLK VALUE 0x241
		USB_HSPW_CLK_480M_TEST VALUE 0x248
		USB2_PHY_WRAPPER_GCC_USB30_UTMI_CLK VALUE 0x250
		GCC_ULTAUDIO_LPAIF_PCM_DATAOE_CLK VALUE 0x260
		GCC_ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CLK VALUE 0x261
		GCC_ULTAUDIO_AVSYNC_XO_CLK VALUE 0x262
		GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CLK VALUE 0x263
		GCC_DDR_VOLTAGE_DROOP_GPLL0_CLK VALUE 0x268

CLOCK_FRQ_MEASURE_CTL ADDRESS 0x74004 RW
CLOCK_FRQ_MEASURE_CTL RESET_VALUE 0x00000000
	CNT_EN BIT[20]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	XO_DIV4_TERM_CNT BIT[19:0]

CLOCK_FRQ_MEASURE_STATUS ADDRESS 0x74008 R
CLOCK_FRQ_MEASURE_STATUS RESET_VALUE 0x00000000
	XO_DIV4_CNT_DONE BIT[25]
	MEASURE_CNT BIT[24:0]

PLLTEST_PAD_CFG ADDRESS 0x7400C RW
PLLTEST_PAD_CFG RESET_VALUE 0x00050A00
	RESETN_OUT_SEL BIT[31:29]
		GPLL_RESETN_DEBUG VALUE 0x0
		MSS_GCC_PLL_RESETN VALUE 0x1
		APCS_GCC_PLL_RESETN VALUE 0x2
	BYPASSNL_OUT_SEL BIT[28:26]
		GPLL_BYPASSNL_DEBUG VALUE 0x0
		MSS_GCC_PLL_BYPASSNL VALUE 0x1
		APCS_GCC_PLL_BYPASSNL VALUE 0x2
	PLL_INPUT_N BIT[19:18]
		NONE VALUE 0x0
		PULLDOWN VALUE 0x1
		KEEP VALUE 0x2
		PULLUP VALUE 0x3
	PLL_INPUT_P BIT[17:16]
		NONE VALUE 0x0
		PULLDOWN VALUE 0x1
		KEEP VALUE 0x2
		PULLUP VALUE 0x3
	RT_EN BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CORE_OE BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CORE_IE_N BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CORE_IE_P BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CORE_DRIVE BIT[9:8]
		DRIVE_150MV VALUE 0x0
		DRIVE_200MV VALUE 0x1
		DRIVE_250MV VALUE 0x2
		DRIVE_300MV VALUE 0x3
	OUT_SEL BIT[5:0]
		GCC_DEBUG_CLK VALUE 0x00
		GPLL0_LV_TEST VALUE 0x01
		GPLL1_LV_TEST VALUE 0x02
		GPLL2_LV_TEST VALUE 0x03
		GPLL3_LV_TEST VALUE 0x04
		MSS_GCC_PLL_TEST_CLK VALUE 0x0C
		APSS_GCC_PLL_TEST_CLK VALUE 0x0F
		Q6_LDO_NMO_OUT VALUE 0x18
		SPARE_PLL_TEST_CLK_1 VALUE 0x19
		SPARE_PLL_TEST_CLK_2 VALUE 0x1A
		SPARE_PLL_TEST_CLK_3 VALUE 0x1B
		LDO001_GCC_CLKOUT VALUE 0x1E
		GCC_DDR_VOLTAGE_DROOP_GPLL0_CLK VALUE 0x1F

JITTER_PROBE_CFG ADDRESS 0x74010 RW
JITTER_PROBE_CFG RESET_VALUE 0x000000FF
	JITTER_PROBE_EN BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	INIT_COUNTER BIT[7:0]

JITTER_PROBE_VAL ADDRESS 0x74014 R
JITTER_PROBE_VAL RESET_VALUE 0x000000FF
	COUNT_VALUE BIT[7:0]

GP1_CBCR ADDRESS 0x8000 RW
GP1_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GP1_CMD_RCGR ADDRESS 0x8004 RW
GP1_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GP1_CFG_RCGR ADDRESS 0x8008 RW
GP1_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

GP1_M ADDRESS 0x800C RW
GP1_M RESET_VALUE 0x00000000
	M BIT[7:0]

GP1_N ADDRESS 0x8010 RW
GP1_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

GP1_D ADDRESS 0x8014 RW
GP1_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

GP2_CBCR ADDRESS 0x9000 RW
GP2_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GP2_CMD_RCGR ADDRESS 0x9004 RW
GP2_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GP2_CFG_RCGR ADDRESS 0x9008 RW
GP2_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

GP2_M ADDRESS 0x900C RW
GP2_M RESET_VALUE 0x00000000
	M BIT[7:0]

GP2_N ADDRESS 0x9010 RW
GP2_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

GP2_D ADDRESS 0x9014 RW
GP2_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

GP3_CBCR ADDRESS 0xA000 RW
GP3_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GP3_CMD_RCGR ADDRESS 0xA004 RW
GP3_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

GP3_CFG_RCGR ADDRESS 0xA008 RW
GP3_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

GP3_M ADDRESS 0xA00C RW
GP3_M RESET_VALUE 0x00000000
	M BIT[7:0]

GP3_N ADDRESS 0xA010 RW
GP3_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

GP3_D ADDRESS 0xA014 RW
GP3_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

APSS_MISC ADDRESS 0x60000 RW
APSS_MISC RESET_VALUE 0x00000001
	RPM_RESET_REMOVAL BIT[0]
		RELEASE VALUE 0x0
		RESET VALUE 0x1

TIC_MODE_APSS_BOOT ADDRESS 0x7F000 RW
TIC_MODE_APSS_BOOT RESET_VALUE 0x00000000
	APSS_BOOT_IN_TIC_MODE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_BOOT_CLOCK_CTL ADDRESS 0x40000 RW
USB_BOOT_CLOCK_CTL RESET_VALUE 0x00000000
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RAW_SLEEP_CLK_CTRL ADDRESS 0x35000 RW
RAW_SLEEP_CLK_CTRL RESET_VALUE 0x00000000
	GATING_DISABLE BIT[0]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

GCC_SPARE0_REG ADDRESS 0x0008 RW
GCC_SPARE0_REG RESET_VALUE 0x00000000
	SPARE_BITS BIT[31:0]

GCC_SPARE1_REG ADDRESS 0x000C RW
GCC_SPARE1_REG RESET_VALUE 0x00000000
	SPARE_BITS BIT[31:0]

GCC_SPARE2_REG ADDRESS 0x7E000 RW
GCC_SPARE2_REG RESET_VALUE 0x00000000
	SPARE_BITS BIT[31:0]

GCC_SPARE3_REG ADDRESS 0x7E004 RW
GCC_SPARE3_REG RESET_VALUE 0x00000000
	SPARE_BITS BIT[31:0]

DCD_BCR ADDRESS 0x2A000 RW
DCD_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DCD_XO_CBCR ADDRESS 0x2A004 RW
DCD_XO_CBCR RESET_VALUE 0x00000001
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SNOC_DCD_CONFIG ADDRESS 0x2A008 RW
SNOC_DCD_CONFIG RESET_VALUE 0x00004045
	DCD_ENABLE BIT[31]
	ALLOWED_DIV BIT[14:0]

SNOC_DCD_HYSTERESIS_CNT ADDRESS 0x2A00C RW
SNOC_DCD_HYSTERESIS_CNT RESET_VALUE 0x00100080
	FIRST_CNT BIT[31:12]
	NEXT_CNT BIT[11:0]

PCNOC_DCD_CONFIG ADDRESS 0x2A010 RW
PCNOC_DCD_CONFIG RESET_VALUE 0x00004045
	DCD_ENABLE BIT[31]
	ALLOWED_DIV BIT[14:0]

PCNOC_DCD_HYSTERESIS_CNT ADDRESS 0x2A014 RW
PCNOC_DCD_HYSTERESIS_CNT RESET_VALUE 0x00100080
	FIRST_CNT BIT[31:12]
	NEXT_CNT BIT[11:0]

AUDIO_CORE_BCR ADDRESS 0x1C008 RW
AUDIO_CORE_BCR RESET_VALUE 0x00000000
	DFD_STATUS BIT[31]
	FORCE_RESET BIT[2]
	DFD_EN BIT[1]
	BLK_ARES BIT[0]

ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR ADDRESS 0x1C054 RW
ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_N BIT[6]
	DIRTY_M BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
	UPDATE BIT[0]

ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR ADDRESS 0x1C058 RW
ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
	SRC_SEL BIT[10:8]
	SRC_DIV BIT[4:0]

ULTAUDIO_LPAIF_PRI_I2S_M ADDRESS 0x1C05C RW
ULTAUDIO_LPAIF_PRI_I2S_M RESET_VALUE 0x00000000
	M BIT[7:0]

ULTAUDIO_LPAIF_PRI_I2S_N ADDRESS 0x1C060 RW
ULTAUDIO_LPAIF_PRI_I2S_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_LPAIF_PRI_I2S_D ADDRESS 0x1C064 RW
ULTAUDIO_LPAIF_PRI_I2S_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

ULTAUDIO_LPAIF_PRI_I2S_CBCR ADDRESS 0x1C068 RW
ULTAUDIO_LPAIF_PRI_I2S_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]

ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR ADDRESS 0x1C06C RW
ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_N BIT[6]
	DIRTY_M BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
	UPDATE BIT[0]

ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR ADDRESS 0x1C070 RW
ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
	SRC_SEL BIT[10:8]
	SRC_DIV BIT[4:0]

ULTAUDIO_LPAIF_SEC_I2S_M ADDRESS 0x1C074 RW
ULTAUDIO_LPAIF_SEC_I2S_M RESET_VALUE 0x00000000
	M BIT[7:0]

ULTAUDIO_LPAIF_SEC_I2S_N ADDRESS 0x1C078 RW
ULTAUDIO_LPAIF_SEC_I2S_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_LPAIF_SEC_I2S_D ADDRESS 0x1C07C RW
ULTAUDIO_LPAIF_SEC_I2S_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

ULTAUDIO_LPAIF_SEC_I2S_CBCR ADDRESS 0x1C080 RW
ULTAUDIO_LPAIF_SEC_I2S_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]

ULTAUDIO_XO_CMD_RCGR ADDRESS 0x1C034 RW
ULTAUDIO_XO_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_N BIT[6]
	DIRTY_M BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
	UPDATE BIT[0]

ULTAUDIO_XO_CFG_RCGR ADDRESS 0x1C038 RW
ULTAUDIO_XO_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
	SRC_SEL BIT[10:8]
	SRC_DIV BIT[4:0]

ULTAUDIO_AHBFABRIC_CMD_RCGR ADDRESS 0x1C010 RW
ULTAUDIO_AHBFABRIC_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_N BIT[6]
	DIRTY_M BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
	UPDATE BIT[0]

ULTAUDIO_AHBFABRIC_CFG_RCGR ADDRESS 0x1C014 RW
ULTAUDIO_AHBFABRIC_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
	SRC_SEL BIT[10:8]
	SRC_DIV BIT[4:0]

ULTAUDIO_AHBFABRIC_M ADDRESS 0x1C018 RW
ULTAUDIO_AHBFABRIC_M RESET_VALUE 0x00000000
	M BIT[7:0]

ULTAUDIO_AHBFABRIC_N ADDRESS 0x1C01C RW
ULTAUDIO_AHBFABRIC_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_AHBFABRIC_D ADDRESS 0x1C020 RW
ULTAUDIO_AHBFABRIC_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR ADDRESS 0x1C024 RW
ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
	FORCE_MEM_PERIPH_ON BIT[13]
	FORCE_MEM_PERIPH_OFF BIT[12]
	WAKEUP BIT[11:8]
	SLEEP BIT[7:4]
	CLK_ENABLE BIT[0]

ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR ADDRESS 0x1C028 RW
ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]

ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR ADDRESS 0x1C030 RW
ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]

ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR ADDRESS 0x1C084 RW
ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_N BIT[6]
	DIRTY_M BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
	UPDATE BIT[0]

ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR ADDRESS 0x1C088 RW
ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
	SRC_SEL BIT[10:8]
	SRC_DIV BIT[4:0]

ULTAUDIO_LPAIF_AUX_I2S_M ADDRESS 0x1C08C RW
ULTAUDIO_LPAIF_AUX_I2S_M RESET_VALUE 0x00000000
	M BIT[7:0]

ULTAUDIO_LPAIF_AUX_I2S_N ADDRESS 0x1C090 RW
ULTAUDIO_LPAIF_AUX_I2S_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_LPAIF_AUX_I2S_D ADDRESS 0x1C094 RW
ULTAUDIO_LPAIF_AUX_I2S_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

ULTAUDIO_LPAIF_AUX_I2S_CBCR ADDRESS 0x1C098 RW
ULTAUDIO_LPAIF_AUX_I2S_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]

SYS_NOC_IPA_AXI_CBCR ADDRESS 0x3E028 RW
SYS_NOC_IPA_AXI_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

IPA_BCR ADDRESS 0x3E000 RW
IPA_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

IPA_CMD_RCGR ADDRESS 0x3E004 RW
IPA_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

IPA_CFG_RCGR ADDRESS 0x3E008 RW
IPA_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

IPA_M ADDRESS 0x3E00C RW
IPA_M RESET_VALUE 0x00000000
	M BIT[7:0]

IPA_N ADDRESS 0x3E010 RW
IPA_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

IPA_D ADDRESS 0x3E014 RW
IPA_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

IPA_CBCR ADDRESS 0x3E018 RW
IPA_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

IPA_AHB_CBCR ADDRESS 0x3E01C RW
IPA_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

IPA_SLEEP_CBCR ADDRESS 0x3E020 RW
IPA_SLEEP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_MX_BCR ADDRESS 0x3D000 RW
RBCPR_MX_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_MX_CBCR ADDRESS 0x3D004 RW
RBCPR_MX_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_MX_AHB_CBCR ADDRESS 0x3D008 RW
RBCPR_MX_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_MX_CMD_RCGR ADDRESS 0x3D00C RW
RBCPR_MX_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RBCPR_MX_CFG_RCGR ADDRESS 0x3D010 RW
RBCPR_MX_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QPIC_BCR ADDRESS 0x3F000 RW
QPIC_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_CMD_RCGR ADDRESS 0x3F004 RW
QPIC_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_CFG_RCGR ADDRESS 0x3F008 RW
QPIC_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QPIC_M ADDRESS 0x3F00C RW
QPIC_M RESET_VALUE 0x00000000
	M BIT[7:0]

QPIC_N ADDRESS 0x3F010 RW
QPIC_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

QPIC_D ADDRESS 0x3F014 RW
QPIC_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

QPIC_CBCR ADDRESS 0x3F018 RW
QPIC_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_AHB_CBCR ADDRESS 0x3F01C RW
QPIC_AHB_CBCR RESET_VALUE 0x8000CFF0
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_SYSTEM_CBCR ADDRESS 0x3F020 RW
QPIC_SYSTEM_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SNOC_BUS_TIMEOUT2_BCR ADDRESS 0x47008 RW
SNOC_BUS_TIMEOUT2_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SNOC_BUS_TIMEOUT2_AHB_CBCR ADDRESS 0x4700C RW
SNOC_BUS_TIMEOUT2_AHB_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_BOOT_CLOCK_CTL ADDRESS 0x5D000 RW
PCIE_BOOT_CLOCK_CTL RESET_VALUE 0x00000000
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_BCR ADDRESS 0x5D004 RW
PCIE_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_CFG_AHB_CBCR ADDRESS 0x5D008 RW
PCIE_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_PIPE_CBCR ADDRESS 0x5D00C RW
PCIE_PIPE_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_AXI_CBCR ADDRESS 0x5D010 RW
PCIE_AXI_CBCR RESET_VALUE 0x8000CFF0
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_SLEEP_CBCR ADDRESS 0x5D014 RW
PCIE_SLEEP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_AXI_MSTR_CBCR ADDRESS 0x5D018 RW
PCIE_AXI_MSTR_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_PIPE_CMD_RCGR ADDRESS 0x5D01C RW
PCIE_PIPE_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_PIPE_CFG_RCGR ADDRESS 0x5D020 RW
PCIE_PIPE_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

PCIE_AUX_CMD_RCGR ADDRESS 0x5D030 RW
PCIE_AUX_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_AUX_CFG_RCGR ADDRESS 0x5D034 RW
PCIE_AUX_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

PCIE_AUX_M ADDRESS 0x5D038 RW
PCIE_AUX_M RESET_VALUE 0x00000000
	M BIT[15:0]

PCIE_AUX_N ADDRESS 0x5D03C RW
PCIE_AUX_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0]

PCIE_AUX_D ADDRESS 0x5D040 RW
PCIE_AUX_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0]

PCIE_GDSCR ADDRESS 0x5D044 RW
PCIE_GDSCR RESET_VALUE 0x00222001
	PWR_ON BIT[31]
	GDSC_STATE BIT[30:27]
	EN_REST_WAIT BIT[23:20]
	EN_FEW_WAIT BIT[19:16]
	CLK_DIS_WAIT BIT[15:12]
	RETAIN_FF_ENABLE BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RESTORE BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SAVE BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RETAIN BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_REST BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_FEW BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLAMP_IO BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_DISABLE BIT[4]
		CLK_NOT_DISABLE VALUE 0x0
		CLK_DISABLE VALUE 0x1
	PD_ARES BIT[3]
		NO_RESET VALUE 0x0
		RESET VALUE 0x1
	SW_OVERRIDE BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_CONTROL BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SW_COLLAPSE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIEPHY_PHY_BCR ADDRESS 0x5D048 RW
PCIEPHY_PHY_BCR RESET_VALUE 0x00000001
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_GPIO_LDO_EN ADDRESS 0x5D04C RW
PCIE_GPIO_LDO_EN RESET_VALUE 0x00000001
	LDO_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_PHY_BCR ADDRESS 0x5D050 RW
PCIE_PHY_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_MISC_RESET ADDRESS 0x5D054 RW
PCIE_MISC_RESET RESET_VALUE 0x00000000
	AXI_MASTER_STICKY_ARES BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	AHB_ARES BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	AXI_SLAVE_ARES BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	AXI_MASTER_ARES BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CORE_STICKY_ARES BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SLEEP_ARES BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PIPE_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_LINK_DOWN_BCR ADDRESS 0x5D05C RW
PCIE_LINK_DOWN_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_SS_LDO_EN ADDRESS 0x5E07C RW
USB_SS_LDO_EN RESET_VALUE 0x00000001
	LDO_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_PHY_CFG_AHB_CBCR ADDRESS 0x5E080 RW
USB_PHY_CFG_AHB_CBCR RESET_VALUE 0x80008000
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SYS_NOC_USB3_AXI_CBCR ADDRESS 0x5E084 RW
SYS_NOC_USB3_AXI_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_30_BCR ADDRESS 0x5E070 RW
USB_30_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB_30_MISC ADDRESS 0x5E074 RW
USB_30_MISC RESET_VALUE 0x00000000
	BLK_ARES_ALL BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB30_MASTER_CBCR ADDRESS 0x5E000 RW
USB30_MASTER_CBCR RESET_VALUE 0x8000CFF0
	CLK_OFF BIT[31]
	NOC_HANDSHAKE_FSM_STATUS BIT[30:28]
	NOC_HANDSHAKE_FSM_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB30_SLEEP_CBCR ADDRESS 0x5E004 RW
USB30_SLEEP_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB30_MOCK_UTMI_CBCR ADDRESS 0x5E008 RW
USB30_MOCK_UTMI_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_DIV BIT[17:16]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB30_MASTER_CMD_RCGR ADDRESS 0x5E00C RW
USB30_MASTER_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB30_MASTER_CFG_RCGR ADDRESS 0x5E010 RW
USB30_MASTER_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

USB30_MASTER_M ADDRESS 0x5E014 RW
USB30_MASTER_M RESET_VALUE 0x00000000
	M BIT[7:0]

USB30_MASTER_N ADDRESS 0x5E018 RW
USB30_MASTER_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

USB30_MASTER_D ADDRESS 0x5E01C RW
USB30_MASTER_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

USB30_MOCK_UTMI_CMD_RCGR ADDRESS 0x5E020 RW
USB30_MOCK_UTMI_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB30_MOCK_UTMI_CFG_RCGR ADDRESS 0x5E024 RW
USB30_MOCK_UTMI_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

USB3_PHY_BCR ADDRESS 0x5E034 RW
USB3_PHY_BCR RESET_VALUE 0x00000001
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB3PHY_PHY_BCR ADDRESS 0x5E03C RW
USB3PHY_PHY_BCR RESET_VALUE 0x00000001
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB3_PIPE_CBCR ADDRESS 0x5E040 RW
USB3_PIPE_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB3_AUX_CBCR ADDRESS 0x5E044 RW
USB3_AUX_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB3_PIPE_CMD_RCGR ADDRESS 0x5E048 RW
USB3_PIPE_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB3_PIPE_CFG_RCGR ADDRESS 0x5E04C RW
USB3_PIPE_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

USB3_AUX_CMD_RCGR ADDRESS 0x5E05C RW
USB3_AUX_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_M BIT[6]
	DIRTY_N BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB3_AUX_CFG_RCGR ADDRESS 0x5E060 RW
USB3_AUX_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

USB3_AUX_M ADDRESS 0x5E064 RW
USB3_AUX_M RESET_VALUE 0x00000000
	M BIT[15:0]

USB3_AUX_N ADDRESS 0x5E068 RW
USB3_AUX_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0]

USB3_AUX_D ADDRESS 0x5E06C RW
USB3_AUX_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0]

USB_30_GDSCR ADDRESS 0x5E078 RW
USB_30_GDSCR RESET_VALUE 0x00222001
	PWR_ON BIT[31]
	GDSC_STATE BIT[30:27]
	EN_REST_WAIT BIT[23:20]
	EN_FEW_WAIT BIT[19:16]
	CLK_DIS_WAIT BIT[15:12]
	RETAIN_FF_ENABLE BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RESTORE BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SAVE BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RETAIN BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_REST BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_FEW BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLAMP_IO BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_DISABLE BIT[4]
		CLK_NOT_DISABLE VALUE 0x0
		CLK_DISABLE VALUE 0x1
	PD_ARES BIT[3]
		NO_RESET VALUE 0x0
		RESET VALUE 0x1
	SW_OVERRIDE BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_CONTROL BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SW_COLLAPSE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

IPA_TBU_CBCR ADDRESS 0x1205C RW
IPA_TBU_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_ON BIT[13]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	FORCE_MEM_PERIPH_OFF BIT[12]
		FORCE_DISABLE VALUE 0x0
		FORCE_ENABLE VALUE 0x1
	WAKEUP BIT[11:8]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF
	SLEEP BIT[7:4]
		CLOCK0 VALUE 0x0
		CLOCK1 VALUE 0x1
		CLOCK2 VALUE 0x2
		CLOCK3 VALUE 0x3
		CLOCK4 VALUE 0x4
		CLOCK5 VALUE 0x5
		CLOCK6 VALUE 0x6
		CLOCK7 VALUE 0x7
		CLOCK8 VALUE 0x8
		CLOCK9 VALUE 0x9
		CLOCK10 VALUE 0xA
		CLOCK11 VALUE 0xB
		CLOCK12 VALUE 0xC
		CLOCK13 VALUE 0xD
		CLOCK14 VALUE 0xE
		CLOCK15 VALUE 0xF

USB3_AXI_TBU_CBCR ADDRESS 0x12060 R
USB3_AXI_TBU_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]

PCIE_AXI_TBU_CBCR ADDRESS 0x12064 R
PCIE_AXI_TBU_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]

MSS_TBU_MCDMA_AXI_CBCR ADDRESS 0x12068 R
MSS_TBU_MCDMA_AXI_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]

IPA_TBU_BCR ADDRESS 0x6E000 RW
IPA_TBU_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

USB3_AXI_TBU_BCR ADDRESS 0x6F000 RW
USB3_AXI_TBU_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PCIE_AXI_TBU_BCR ADDRESS 0x7D000 RW
PCIE_AXI_TBU_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_TBU_MCDMA_AXI_BCR ADDRESS 0x7B000 RW
MSS_TBU_MCDMA_AXI_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_MCDMA_BIMC_CMD_RCGR ADDRESS 0x4900C RW
MSS_MCDMA_BIMC_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MSS_MCDMA_BIMC_CFG_RCGR ADDRESS 0x49010 RW
MSS_MCDMA_BIMC_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

BIMC_MCDMA_AXI_CBCR ADDRESS 0x49024 RW
BIMC_MCDMA_AXI_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR ADDRESS 0x1C0D8 RW
ULTAUDIO_LPAIF_EXT_I2S_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_N BIT[6]
	DIRTY_M BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
	UPDATE BIT[0]

ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR ADDRESS 0x1C0DC RW
ULTAUDIO_LPAIF_EXT_I2S_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
	SRC_SEL BIT[10:8]
	SRC_DIV BIT[4:0]

ULTAUDIO_LPAIF_EXT_I2S_M ADDRESS 0x1C0E0 RW
ULTAUDIO_LPAIF_EXT_I2S_M RESET_VALUE 0x00000000
	M BIT[7:0]

ULTAUDIO_LPAIF_EXT_I2S_N ADDRESS 0x1C0E4 RW
ULTAUDIO_LPAIF_EXT_I2S_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_LPAIF_EXT_I2S_D ADDRESS 0x1C0E8 RW
ULTAUDIO_LPAIF_EXT_I2S_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

ULTAUDIO_LPAIF_EXT_I2S_CBCR ADDRESS 0x1C0EC RW
ULTAUDIO_LPAIF_EXT_I2S_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]

ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR ADDRESS 0x1C0C0 RW
ULTAUDIO_LPAIF_SLIMBUS_CORE_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_N BIT[6]
	DIRTY_M BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
	UPDATE BIT[0]

ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR ADDRESS 0x1C0C4 RW
ULTAUDIO_LPAIF_SLIMBUS_CORE_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
	SRC_SEL BIT[10:8]
	SRC_DIV BIT[4:0]

ULTAUDIO_LPAIF_SLIMBUS_CORE_M ADDRESS 0x1C0C8 RW
ULTAUDIO_LPAIF_SLIMBUS_CORE_M RESET_VALUE 0x00000000
	M BIT[7:0]

ULTAUDIO_LPAIF_SLIMBUS_CORE_N ADDRESS 0x1C0CC RW
ULTAUDIO_LPAIF_SLIMBUS_CORE_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_LPAIF_SLIMBUS_CORE_D ADDRESS 0x1C0D0 RW
ULTAUDIO_LPAIF_SLIMBUS_CORE_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR ADDRESS 0x1C0D4 RW
ULTAUDIO_LPAIF_SLIMBUS_CORE_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]

ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR ADDRESS 0x1C0BC RW
ULTAUDIO_LPAIF_SLIMBUS_BAM_CBCR RESET_VALUE 0x80004FF0
	CLK_OFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
	FORCE_MEM_PERIPH_ON BIT[13]
	FORCE_MEM_PERIPH_OFF BIT[12]
	WAKEUP BIT[11:8]
	SLEEP BIT[7:4]
	CLK_ENABLE BIT[0]

AUDIO_EXT_REF_CLK_SEL ADDRESS 0x1C0B8 RW
AUDIO_EXT_REF_CLK_SEL RESET_VALUE 0x00000000
	EXT_CLK_ENABLE BIT[0]

SMMU_TCU_BIMC_CMD_RCGR ADDRESS 0x1206C RW
SMMU_TCU_BIMC_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SMMU_TCU_BIMC_CFG_RCGR ADDRESS 0x12070 RW
SMMU_TCU_BIMC_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

SMMU_CATS_2X_CMD_RCGR ADDRESS 0x7C010 RW
SMMU_CATS_2X_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SMMU_CATS_2X_CFG_RCGR ADDRESS 0x7C014 RW
SMMU_CATS_2X_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

SYS_NOC_CATS_CBCR ADDRESS 0x7C00C RW
SYS_NOC_CATS_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR ADDRESS 0x7A004 RW
DDR_VOLTAGE_DROOP_DETECTOR_GPLL0_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

VOLTAGE_DROOP_DETECTOR_BCR ADDRESS 0x7A000 RW
VOLTAGE_DROOP_DETECTOR_BCR RESET_VALUE 0x00000000
	BLK_ARES BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR ADDRESS 0x1C0F0 RW
ULTAUDIO_LPAIF_PCM_DATAOE_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_N BIT[6]
	DIRTY_M BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
	UPDATE BIT[0]

ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR ADDRESS 0x1C0F4 RW
ULTAUDIO_LPAIF_PCM_DATAOE_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
	SRC_SEL BIT[10:8]
	SRC_DIV BIT[4:0]

ULTAUDIO_LPAIF_PCM_DATAOE_M ADDRESS 0x1C0F8 RW
ULTAUDIO_LPAIF_PCM_DATAOE_M RESET_VALUE 0x00000000
	M BIT[7:0]

ULTAUDIO_LPAIF_PCM_DATAOE_N ADDRESS 0x1C0FC RW
ULTAUDIO_LPAIF_PCM_DATAOE_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_LPAIF_PCM_DATAOE_D ADDRESS 0x1C100 RW
ULTAUDIO_LPAIF_PCM_DATAOE_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

ULTAUDIO_LPAIF_PCM_DATAOE_CBCR ADDRESS 0x1C104 RW
ULTAUDIO_LPAIF_PCM_DATAOE_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]

ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR ADDRESS 0x1C108 RW
ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	DIRTY_D BIT[7]
	DIRTY_N BIT[6]
	DIRTY_M BIT[5]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
	UPDATE BIT[0]

ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR ADDRESS 0x1C10C RW
ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
	SRC_SEL BIT[10:8]
	SRC_DIV BIT[4:0]

ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M ADDRESS 0x1C110 RW
ULTAUDIO_LPAIF_AUX_PCM_DATAOE_M RESET_VALUE 0x00000000
	M BIT[7:0]

ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N ADDRESS 0x1C114 RW
ULTAUDIO_LPAIF_AUX_PCM_DATAOE_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[7:0]

ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D ADDRESS 0x1C118 RW
ULTAUDIO_LPAIF_AUX_PCM_DATAOE_D RESET_VALUE 0x00000000
	NOT_2D BIT[7:0]

ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR ADDRESS 0x1C11C RW
ULTAUDIO_LPAIF_AUX_PCM_DATAOE_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]

ULTAUDIO_AVSYNC_XO_CBCR ADDRESS 0x1C04C RW
ULTAUDIO_AVSYNC_XO_CBCR RESET_VALUE 0x80000000
	CLK_OFF BIT[31]
	CLK_ENABLE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.CLK_CTL.GCC_RPU_RPU1132_32_L12 (level 2)
----------------------------------------------------------------------------------------
gcc_rpu_rpu1132_32_l12 MODULE OFFSET=CLK_CTL+0x00080000 MAX=CLK_CTL+0x000811FF APRE=GCC_RPU_ SPRE=GCC_RPU_ BPRE=GCC_RPU_ ABPRE=GCC_RPU_ FPRE=GCC_RPU_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x000C0C1F
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0C0A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(31,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_RGn_WACRm(n,m):(0,0)-(31,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_RGn_SCR(n):(0)-(31) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_RGn_MCR(n):(0)-(31) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.CORE_TOP_CSR (level 1)
----------------------------------------------------------------------------------------
CORE_TOP_CSR BASE 0x61900000 SIZE=0x00100000 core_top_csraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.CORE_TOP_CSR.TCSR_TCSR_MUTEX (level 2)
----------------------------------------------------------------------------------------
tcsr_tcsr_mutex MODULE OFFSET=CORE_TOP_CSR+0x00005000 MAX=CORE_TOP_CSR+0x00024FFF APRE=TCSR_ SPRE=TCSR_ BPRE=TCSR_ ABPRE=TCSR_ FPRE=TCSR_

MUTEX_REG_n(n):(0)-(31) ARRAY 0x00000000+0x1000*n
MUTEX_REG_0 ADDRESS 0x0000 RW
MUTEX_REG_0 RESET_VALUE 0x00000000
	MUTEX BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.CORE_TOP_CSR.TCSR_REGS_APU1132_16 (level 2)
----------------------------------------------------------------------------------------
tcsr_regs_apu1132_16 MODULE OFFSET=CORE_TOP_CSR+0x00036000 MAX=CORE_TOP_CSR+0x000369FF APRE=TCSR_REGS_ SPRE=TCSR_REGS_ BPRE=TCSR_REGS_ ABPRE=TCSR_REGS_ FPRE=TCSR_REGS_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001C0F
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(15,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_RGn_WACRm(n,m):(0,0)-(15,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_RGn_SCR(n):(0)-(15) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_RGn_MCR(n):(0)-(15) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.CORE_TOP_CSR.TCSR_TCSR_REGS (level 2)
----------------------------------------------------------------------------------------
tcsr_tcsr_regs MODULE OFFSET=CORE_TOP_CSR+0x00037000 MAX=CORE_TOP_CSR+0x00057FFF APRE=TCSR_ SPRE=TCSR_ BPRE=TCSR_ ABPRE=TCSR_ FPRE=TCSR_

BIMC_CFG_QRIB_XPU2_INIT ADDRESS 0x0100 RW
BIMC_CFG_QRIB_XPU2_INIT RESET_VALUE 0x00000000
	BIMC_CFG_QRIB_XPU2_NSEN_INIT BIT[16]
	BIMC_CFG_QRIB_XPU2_EN_TZ BIT[0]

BIMC_QXS0_QRIB_XPU2_INIT ADDRESS 0x0104 RW
BIMC_QXS0_QRIB_XPU2_INIT RESET_VALUE 0x00000000
	BIMC_QXS0_QRIB_XPU2_NSEN_INIT BIT[16]
	BIMC_QXS0_QRIB_XPU2_EN_TZ BIT[0]

BIMC_CFG_QRIB_XPU2_ACR ADDRESS 0x1000 RW
BIMC_CFG_QRIB_XPU2_ACR RESET_VALUE 0x00000000
	BIMC_CFG_QRIB_XPU2_ACR BIT[31:0]

BIMC_CFG_QRIB_XPU2_VMIDEN_INIT ADDRESS 0x1004 RW
BIMC_CFG_QRIB_XPU2_VMIDEN_INIT RESET_VALUE 0x00000000
	BIMC_CFG_QRIB_XPU2_VMIDEN_INIT BIT[16]
	BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_EN_HV BIT[0]

BIMC_QXS0_QRIB_XPU2_ACR ADDRESS 0x1008 RW
BIMC_QXS0_QRIB_XPU2_ACR RESET_VALUE 0x00000000
	BIMC_QXS0_QRIB_XPU2_ACR BIT[31:0]

BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT ADDRESS 0x100C RW
BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT RESET_VALUE 0x00000000
	BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT BIT[16]
	BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_EN_HV BIT[0]

SS_XPU2_NON_SEC_INTR0 ADDRESS 0x2000 R
SS_XPU2_NON_SEC_INTR0 RESET_VALUE 0x00000000
	O_XPU2_NON_SECURE_INTR_CE BIT[28]
	O_XPU2_NON_SECURE_INTR_IPA BIT[27]
	BLSP1_APU_NON_SEC_ERROR_IRQ BIT[26]
	SMMU_MPU_NON_SECURE_INTR BIT[25]
	O_XPU2_NON_SECURE_INTR_QDSP BIT[24]
	O_XPU2_NON_SECURE_INTR_MCDMA BIT[22]
	RPM_CFG_XPU2_NON_SECURE_INTR BIT[21]
	PRNG_CFG_XPU2_NON_SECURE_INTR BIT[20]
	PCNOC_CFG_XPU2_NON_SECURE_INTR BIT[19]
	SNOC_CFG_XPU2_NON_SECURE_INTR BIT[18]
	OCIMEM_MPU_NON_SECURE_INTR BIT[17]
	SEC_CTRL_XPU2_NON_SEC_IRQ BIT[16]
	DEHR_XPU_NON_SECURE_INTR BIT[15]
	MPM_XPU2_NON_SECURE_INTR BIT[14]
	BOOT_ROM_NON_SECURE_INTR BIT[13]
	CRYPTO0_BAM_APU_NON_SEC_ERROR_IRQ BIT[12]
	O_TCSR_REGS_NON_SECURE_INTR BIT[11]
	TLMM_XPU_NON_SECURE_INTR BIT[9]
	PMIC_ARB_MPU_NON_SECURE_INTR BIT[6]
	BIMC_CH0_XPU2_NS_INTERRUPT BIT[5]
	GCC_XPU_NON_SECURE_INTR BIT[3]
	QPIC_XPU2_NON_SEC_ERROR_IRQ BIT[2]
	RPM_APU_NON_SEC_INTR BIT[1]
	IPA_BAM_APU_NON_SEC_ERROR_IRQ BIT[0]

SS_XPU2_NON_SEC_INTR0_ENABLE ADDRESS 0x2040 RW
SS_XPU2_NON_SEC_INTR0_ENABLE RESET_VALUE 0x00000000
	O_XPU2_NON_SECURE_INTR_CE_ENABLE BIT[28]
	O_XPU2_NON_SECURE_INTR_IPA_ENABLE BIT[27]
	BLSP1_APU_NON_SEC_ERROR_IRQ_ENABLE BIT[26]
	SMMU_MPU_NON_SECURE_INTR_ENABLE BIT[25]
	O_XPU2_NON_SECURE_INTR_QDSP_ENABLE BIT[24]
	O_XPU2_NON_SECURE_INTR_MCDMA_ENABLE BIT[22]
	RPM_CFG_XPU2_NON_SECURE_INTR_ENABLE BIT[21]
	PRNG_CFG_XPU2_NON_SECURE_INTR_ENABLE BIT[20]
	PCNOC_CFG_XPU2_NON_SECURE_INTR_ENABLE BIT[19]
	SNOC_CFG_XPU2_NON_SECURE_INTR_ENABLE BIT[18]
	OCIMEM_MPU_NON_SECURE_INTR_ENABLE BIT[17]
	SEC_CTRL_XPU2_NON_SEC_IRQ_ENABLE BIT[16]
	DEHR_XPU_NON_SECURE_INTR_ENABLE BIT[15]
	MPM_XPU2_NON_SECURE_INTR_ENABLE BIT[14]
	BOOT_ROM_NON_SECURE_INTRQ_ENABLE BIT[13]
	CRYPTO0_BAM_APU_NON_SEC_ERROR_IRQ_ENABLE BIT[12]
	O_TCSR_REGS_NON_SECURE_INTR_ENABLE BIT[11]
	TLMM_XPU_NON_SECURE_INTR_ENABLE BIT[9]
	PMIC_ARB_MPU_NON_SECURE_INTR_ENABLE BIT[6]
	BIMC_CH0_XPU2_NS_INTERRUPT_ENABLE BIT[5]
	GCC_XPU_NON_SECURE_INTR_ENABLE BIT[3]
	QPIC_XPU2_NON_SEC_ERROR_IRQ_ENABLE BIT[2]
	RPM_APU_NON_SEC_INTR_ENABLE BIT[1]
	IPA_BAM_APU_NON_SEC_ERROR_IRQ_ENABLE BIT[0]

SS_VMIDMT_CLIENT_NON_SEC_INTR ADDRESS 0x2010 R
SS_VMIDMT_CLIENT_NON_SEC_INTR RESET_VALUE 0x00000000
	QPIC_BAM_VMIDMT_NSGIRPT_IRQ BIT[5]
	IPA_VMIDMT_NSGIRPT BIT[4]
	DEHR_VMIDMT_NSGIRPT BIT[3]
	CRYPTO0_VMIDMT_NSGIRPT_IRQ BIT[2]
	BLSP1_VMIDMT_NSGIRPT BIT[1]
	RPM_VMIDMT_NSG_IRQ BIT[0]

SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE ADDRESS 0x2050 RW
SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE RESET_VALUE 0x00000000
	QPIC_BAM_VMIDMT_NSGIRPT_IRQ_ENABLE BIT[5]
	IPA_VMIDMT_NSGIRPT_ENABLE BIT[4]
	DEHR_VMIDMT_NSGIRPT_ENABLE BIT[3]
	CRYPTO0_VMIDMT_NSGIRPT_IRQ_ENABLE BIT[2]
	BLSP1_VMIDMT_NSGIRPT_ENABLE BIT[1]
	RPM_VMIDMT_NSG_IRQ_ENABLE BIT[0]

SS_VMIDMT_CFG_NON_SEC_INTR ADDRESS 0x2090 R
SS_VMIDMT_CFG_NON_SEC_INTR RESET_VALUE 0x00000000
	QPIC_BAM_VMIDMT_NSGCFGIRPT_IRQ BIT[5]
	IPA_VMIDMT_NSGCFGIRPT BIT[4]
	DEHR_VMIDMT_NSGCFGIRPT BIT[3]
	CRYPTO0_VMIDMT_NSGCFGIRPT_IRQ BIT[2]
	BLSP1_VMIDMT_NSGCFGIRPT BIT[1]
	RPM_VMIDMT_NSGCFG_IRQ BIT[0]

SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE ADDRESS 0x20D0 RW
SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE RESET_VALUE 0x00000000
	QPIC_BAM_VMIDMT_NSGCFGIRPT_IRQ_ENABLE BIT[5]
	IPA_VMIDMT_NSGCFGIRPT_ENABLE BIT[4]
	DEHR_VMIDMT_NSGCFGIRPT_ENABLE BIT[3]
	CRYPTO0_VMIDMT_NSGCFGIRPT_IRQ_ENABLE BIT[2]
	BLSP1_VMIDMT_NSGCFGIRPT_ENABLE BIT[1]
	RPM_VMIDMT_NSGCFG_IRQ_ENABLE BIT[0]

MUTEX_REG_RESET ADDRESS 0x2800 RW
MUTEX_REG_RESET RESET_VALUE 0x00000000
	MUTEX_RESET BIT[0]

SS_XPU2_SEC_INTR0 ADDRESS 0x2400 R
SS_XPU2_SEC_INTR0 RESET_VALUE 0x00000000
	O_XPU2_SECURE_INTR_CE BIT[28]
	O_XPU2_SECURE_INTR_IPA BIT[27]
	BLSP1_APU_SEC_ERROR_IRQ BIT[26]
	SMMU_MPU_SECURE_INTR BIT[25]
	O_XPU2_SECURE_INTR_QDSP BIT[24]
	O_XPU2_SECURE_INTR_MCDMA BIT[22]
	RPM_CFG_XPU2_SECURE_INTR BIT[21]
	PRNG_CFG_XPU2_SECURE_INTR BIT[20]
	PCNOC_CFG_XPU2_SECURE_INTR BIT[19]
	SNOC_CFG_XPU2_SECURE_INTR BIT[18]
	OCIMEM_MPU_SECURE_INTR BIT[17]
	SEC_CTRL_XPU2_SEC_IRQ BIT[16]
	DEHR_XPU_SECURE_INTR BIT[15]
	MPM_XPU2_SECURE_INTR BIT[14]
	BOOT_ROM_SECURE_INTR BIT[13]
	CRYPTO0_BAM_APU_SEC_ERROR_IRQ BIT[12]
	O_TCSR_REGS_SECURE_INTR BIT[11]
	TLMM_XPU_SECURE_INTR BIT[9]
	PMIC_ARB_MPU_SECURE_INTR BIT[6]
	BIMC_CH0_XPU2_S_INTERRUPT BIT[5]
	GCC_XPU_SECURE_INTR BIT[3]
	QPIC_XPU2_SEC_ERROR_IRQ BIT[2]
	RPM_APU_SEC_INTR BIT[1]
	IPA_BAM_APU_SEC_ERROR_IRQ BIT[0]

SS_XPU2_SEC_INTR0_ENABLE ADDRESS 0x2440 RW
SS_XPU2_SEC_INTR0_ENABLE RESET_VALUE 0x00000000
	O_XPU2_SECURE_INTR_CE_ENABLE BIT[28]
	O_XPU2_SECURE_INTR_IPA_ENABLE BIT[27]
	BLSP1_APU_SEC_ERROR_IRQ_ENABLE BIT[26]
	SMMU_MPU_SECURE_INTR_ENABLE BIT[25]
	O_XPU2_SECURE_INTR_QDSP_ENABLE BIT[24]
	O_XPU2_SECURE_INTR_MCDMA_ENABLE BIT[22]
	RPM_CFG_XPU2_SECURE_INTR_ENABLE BIT[21]
	PRNG_CFG_XPU2_SECURE_INTR_ENABLE BIT[20]
	PCNOC_CFG_XPU2_SECURE_INTR_ENABLE BIT[19]
	SNOC_CFG_XPU2_SECURE_INTR_ENABLE BIT[18]
	OCIMEM_MPU_SECURE_INTR_ENABLE BIT[17]
	SEC_CTRL_XPU2_SEC_IRQ_ENABLE BIT[16]
	DEHR_XPU_SECURE_INTR_ENABLE BIT[15]
	MPM_XPU2_SECURE_INTR_ENABLE BIT[14]
	BOOT_ROM_SECURE_INTR_ENABLE BIT[13]
	CRYPTO0_BAM_APU_SEC_ERROR_IRQ_ENABLE BIT[12]
	O_TCSR_REGS_SECURE_INTR_ENABLE BIT[11]
	TLMM_XPU_SECURE_INTR_ENABLE BIT[9]
	PMIC_ARB_MPU_SECURE_INTR_ENABLE BIT[6]
	BIMC_CH0_XPU2_S_INTERRUPT_ENABLE BIT[5]
	GCC_XPU_SECURE_INTR_ENABLE BIT[3]
	QPIC_XPU2_SEC_ERROR_IRQ_ENABLE BIT[2]
	RPM_APU_SEC_INTR_ENABLE BIT[1]
	IPA_BAM_APU_SEC_ERROR_IRQ_ENABLE BIT[0]

SS_VMIDMT_CLIENT_SEC_INTR ADDRESS 0x2410 R
SS_VMIDMT_CLIENT_SEC_INTR RESET_VALUE 0x00000000
	QPIC_BAM_VMIDMT_GIRPT_IRQ BIT[5]
	IPA_VMIDMT_GIRPT BIT[4]
	DEHR_VMIDMT_GIRPT BIT[3]
	CRYPTO0_VMIDMT_GIRPT_IRQ BIT[2]
	BLSP1_VMIDMT_GIRPT BIT[1]
	RPM_VMIDMT_SECG_IRQ BIT[0]

SS_VMIDMT_CLIENT_SEC_INTR_ENABLE ADDRESS 0x2450 RW
SS_VMIDMT_CLIENT_SEC_INTR_ENABLE RESET_VALUE 0x00000000
	QPIC_BAM_VMIDMT_GIRPT_IRQ_ENABLE BIT[5]
	IPA_VMIDMT_GIRPT_ENABLE BIT[4]
	DEHR_VMIDMT_GIRPT_ENABLE BIT[3]
	CRYPTO0_VMIDMT_GIRPT_IRQ_ENABLE BIT[2]
	BLSP1_VMIDMT_GIRPT_ENABLE BIT[1]
	RPM_VMIDMT_SECG_IRQ_ENABLE BIT[0]

SS_VMIDMT_CFG_SEC_INTR ADDRESS 0x2490 R
SS_VMIDMT_CFG_SEC_INTR RESET_VALUE 0x00000000
	QPIC_BAM_VMIDMT_GCFGIRPT_IRQ BIT[5]
	IPA_VMIDMT_GCFGIRPT BIT[4]
	DEHR_VMIDMT_GCFGIRPT BIT[3]
	CRYPTO0_VMIDMT_GCFGIRPT_IRQ BIT[2]
	BLSP1_VMIDMT_GCFGIRPT BIT[1]
	RPM_VMIDMT_SECGCFG_IRQ BIT[0]

SS_VMIDMT_CFG_SEC_INTR_ENABLE ADDRESS 0x24D0 RW
SS_VMIDMT_CFG_SEC_INTR_ENABLE RESET_VALUE 0x00000000
	QPIC_BAM_VMIDMT_GCFGIRPT_IRQ_ENABLE BIT[5]
	IPA_VMIDMT_GCFGIRPT_ENABLE BIT[4]
	DEHR_VMIDMT_GCFGIRPT_ENABLE BIT[3]
	CRYPTO0_VMIDMT_GCFGIRPT_IRQ_ENABLE BIT[2]
	BLSP1_VMIDMT_GCFGIRPT_ENABLE BIT[1]
	RPM_VMIDMT_SECGCFG_IRQ_ENABLE BIT[0]

SS_XPU2_MSA_INTR0 ADDRESS 0x3000 R
SS_XPU2_MSA_INTR0 RESET_VALUE 0x00000000
	O_XPU2_MSA_INTR_CE BIT[28]
	O_XPU2_MSA_INTR_IPA BIT[27]
	BLSP1_XPU2_MSA_INTR BIT[26]
	SMMU_MPU_MSA_INTR BIT[25]
	O_XPU2_MSA_INTR_QDSP BIT[24]
	O_XPU2_MSA_INTR_MCDMA BIT[22]
	RPM_CFG_XPU2_MSA_INTR BIT[21]
	PRNG_CFG_XPU2_MSA_INTR BIT[20]
	PCNOC_CFG_XPU2_MSA_INTR BIT[19]
	SNOC_CFG_XPU2_MSA_INTR BIT[18]
	OCIMEM_MPU_MSA_INTR BIT[17]
	SEC_CTRL_XPU2_MSA_IRQ BIT[16]
	DEHR_XPU_MSA_INTR BIT[15]
	MPM_XPU2_MSA_INTR BIT[14]
	BOOT_ROM_MSA_INTR BIT[13]
	CRYPTO0_BAM_XPU2_MSA_INTR BIT[12]
	O_TCSR_REGS_MSA_INTR BIT[11]
	TLMM_XPU_MSA_INTR BIT[9]
	PMIC_ARB_MPU_MSA_INTR BIT[6]
	BIMC_CH0_XPU2_MSA_INTERRUPT BIT[5]
	GCC_XPU_MSA_INTR BIT[3]
	QPIC_XPU2_MSA_IRQ BIT[2]
	RPM_APU_MSA_INTR BIT[1]
	IPA_BAM_XPU2_MSA_INTR BIT[0]

SS_XPU2_MSA_INTR0_ENABLE ADDRESS 0x3010 RW
SS_XPU2_MSA_INTR0_ENABLE RESET_VALUE 0x00000000
	O_XPU2_MSA_INTR_CE_ENABLE BIT[28]
	O_XPU2_MSA_INTR_IPA_ENABLE BIT[27]
	BLSP1_XPU2_MSA_INTR_ENABLE BIT[26]
	SMMU_MPU_MSA_INTR_ENABLE BIT[25]
	O_XPU2_MSA_INTR_QDSP_ENABLE BIT[24]
	O_XPU2_MSA_INTR_MCDMA_ENABLE BIT[22]
	RPM_CFG_XPU2_MSA_INTR_ENABLE BIT[21]
	PRNG_CFG_XPU2_MSA_INTR_ENABLE BIT[20]
	PCNOC_CFG_XPU2_MSA_INTR_ENABLE BIT[19]
	SNOC_CFG_XPU2_MSA_INTR_ENABLE BIT[18]
	OCIMEM_MPU_MSA_INTR_ENABLE BIT[17]
	SEC_CTRL_XPU2_MSA_IRQ_ENABLE BIT[16]
	DEHR_XPU_MSA_INTR_ENABLE BIT[15]
	MPM_XPU2_MSA_INTR_ENABLE BIT[14]
	BOOT_ROM_MSA_INTR_ENABLE BIT[13]
	CRYPTO0_BAM_XPU2_MSA_INTR_ENABLE BIT[12]
	O_TCSR_REGS_MSA_INTR_ENABLE BIT[11]
	TLMM_XPU_MSA_INTR_ENABLE BIT[9]
	PMIC_ARB_MPU_MSA_INTR_ENABLE BIT[6]
	BIMC_CH0_XPU2_MSA_INTERRUPT_ENABLE BIT[5]
	GCC_XPU_MSA_INTR_ENABLE BIT[3]
	QPIC_XPU2_MSA_IRQ_ENABLE BIT[2]
	RPM_APU_MSA_INTR_ENABLE BIT[1]
	IPA_BAM_XPU2_MSA_INTR BIT[0]

TCSR_CLK_EN ADDRESS 0x407C RW
TCSR_CLK_EN RESET_VALUE 0x00000001
	TCSR_CLK_EN BIT[0]

TIMEOUT_SLAVE_GLB_EN ADDRESS 0x5000 RW
TIMEOUT_SLAVE_GLB_EN RESET_VALUE 0x00000000
	TIMEOUT_SLAVE_GLB_EN BIT[0]

XPU_NSEN_STATUS ADDRESS 0x5004 R
XPU_NSEN_STATUS RESET_VALUE 0x00000000
	REGS_XPU2_NSEN_STATUS BIT[1]

XPU_VMIDEN_STATUS ADDRESS 0x5008 R
XPU_VMIDEN_STATUS RESET_VALUE 0x00000000
	REGS_XPU2_VMIDEN_STATUS BIT[1]

XPU_MSAEN_STATUS ADDRESS 0x500C R
XPU_MSAEN_STATUS RESET_VALUE 0x00000000
	REGS_XPU2_MSAEN_STATUS BIT[1]

TZ_WONCE_n(n):(0)-(15) ARRAY 0x00006000+0x4*n
TZ_WONCE_0 ADDRESS 0x6000 RW
TZ_WONCE_0 RESET_VALUE 0x00000000
	TZ_WONCE_ADDRESS BIT[31:0]

GCC_CLK_MUX_SEL ADDRESS 0x60F0 RW
GCC_CLK_MUX_SEL RESET_VALUE 0x00000800
	TPRONTS_SEL BIT[11]
	VMID_REG BIT[7:4]
	CLK_MUX_SEL BIT[0]

QPDI_DISABLE_CFG ADDRESS 0xA000 RW
QPDI_DISABLE_CFG RESET_VALUE 0x00000001
	QPDI_SPMI_DBG_ACK BIT[9]
	QPDI_SPMI_DBG_REQ BIT[8]
	SPMI_HANDSHAKE_DISABLE BIT[1]
	QPDI_DISABLE_CFG BIT[0]

MSA_BIT_REG ADDRESS 0x3100 RW
MSA_BIT_REG RESET_VALUE 0x00000000
	MSA_BIT_REG BIT[0]

BOOT_MISC_DETECT ADDRESS 0x6100 RW
BOOT_MISC_DETECT RESET_VALUE 0x00000000
	BOOT_MISC_DETECT BIT[31:0]

APSS_VMID ADDRESS 0x6110 RW
APSS_VMID RESET_VALUE 0x00000003
	APSS_VMID BIT[4:0]

MMSS_RPM_IRQ_EN ADDRESS 0x7000 RW
MMSS_RPM_IRQ_EN RESET_VALUE 0x00000000
	RPM_IRQ_EN_VENUS0_IRQ BIT[24]
	RPM_IRQ_EN_CAMSS_IRQ10 BIT[23]
	RPM_IRQ_EN_CAMSS_IRQ11 BIT[22]
	RPM_IRQ_EN_CAMSS_IRQ12 BIT[21]
	RPM_IRQ_EN_MDSS_IRQ BIT[20]
	RPM_IRQ_EN_GC_SYS_IRQ3 BIT[16]
	RPM_IRQ_EN_GC_SYS_IRQ2 BIT[15]
	RPM_IRQ_EN_GC_SYS_IRQ1 BIT[14]
	RPM_IRQ_EN_GC_SYS_IRQ0 BIT[13]
	RPM_IRQ_EN_CAMSS_IRQ0 BIT[12]
	RPM_IRQ_EN_CAMSS_IRQ1 BIT[11]
	RPM_IRQ_EN_CAMSS_IRQ2 BIT[10]
	RPM_IRQ_EN_CAMSS_IRQ3 BIT[9]
	RPM_IRQ_EN_CAMSS_IRQ4 BIT[8]
	RPM_IRQ_EN_CAMSS_IRQ5 BIT[7]
	RPM_IRQ_EN_CAMSS_IRQ6 BIT[6]
	RPM_IRQ_EN_CAMSS_IRQ7 BIT[5]
	RPM_IRQ_EN_CAMSS_IRQ8 BIT[4]
	RPM_IRQ_EN_CAMSS_IRQ9 BIT[3]
	RPM_IRQ_EN_CSIPHY_0_IRQ BIT[2]
	RPM_IRQ_EN_CSIPHY_1_IRQ BIT[1]

MMSS_RPM_IRQ_CLEAR ADDRESS 0x7004 RW
MMSS_RPM_IRQ_CLEAR RESET_VALUE 0x00000000
	RPM_IRQ_CLEAR_VENUS0_IRQ BIT[24]
	RPM_IRQ_CLEAR_CAMSS_IRQ10 BIT[23]
	RPM_IRQ_CLEAR_CAMSS_IRQ11 BIT[22]
	RPM_IRQ_CLEAR_CAMSS_IRQ12 BIT[21]
	RPM_IRQ_CLEAR_MDSS_IRQ BIT[20]
	RPM_IRQ_CLEAR_GC_SYS_IRQ3 BIT[16]
	RPM_IRQ_CLEAR_GC_SYS_IRQ2 BIT[15]
	RPM_IRQ_CLEAR_GC_SYS_IRQ1 BIT[14]
	RPM_IRQ_CLEAR_GC_SYS_IRQ0 BIT[13]
	RPM_IRQ_CLEAR_CAMSS_IRQ0 BIT[12]
	RPM_IRQ_CLEAR_CAMSS_IRQ1 BIT[11]
	RPM_IRQ_CLEAR_CAMSS_IRQ2 BIT[10]
	RPM_IRQ_CLEAR_CAMSS_IRQ3 BIT[9]
	RPM_IRQ_CLEAR_CAMSS_IRQ4 BIT[8]
	RPM_IRQ_CLEAR_CAMSS_IRQ5 BIT[7]
	RPM_IRQ_CLEAR_CAMSS_IRQ6 BIT[6]
	RPM_IRQ_CLEAR_CAMSS_IRQ7 BIT[5]
	RPM_IRQ_CLEAR_CAMSS_IRQ8 BIT[4]
	RPM_IRQ_CLEAR_CAMSS_IRQ9 BIT[3]
	RPM_IRQ_CLEAR_CSIPHY_0_IRQ BIT[2]
	RPM_IRQ_CLEAR_CSIPHY_1_IRQ BIT[1]

MMSS_RPM_IRQ_STATUS ADDRESS 0x7008 R
MMSS_RPM_IRQ_STATUS RESET_VALUE 0x00000000
	RPM_IRQ_STATUS_VENUS0_IRQ BIT[24]
	RPM_IRQ_STATUS_CAMSS_IRQ10 BIT[23]
	RPM_IRQ_STATUS_CAMSS_IRQ11 BIT[22]
	RPM_IRQ_STATUS_CAMSS_IRQ12 BIT[21]
	RPM_IRQ_STATUS_MDSS_IRQ BIT[20]
	RPM_IRQ_STATUS_GC_SYS_IRQ3 BIT[16]
	RPM_IRQ_STATUS_GC_SYS_IRQ2 BIT[15]
	RPM_IRQ_STATUS_GC_SYS_IRQ1 BIT[14]
	RPM_IRQ_STATUS_GC_SYS_IRQ0 BIT[13]
	RPM_IRQ_STATUS_CAMSS_IRQ0 BIT[12]
	RPM_IRQ_STATUS_CAMSS_IRQ1 BIT[11]
	RPM_IRQ_STATUS_CAMSS_IRQ2 BIT[10]
	RPM_IRQ_STATUS_CAMSS_IRQ3 BIT[9]
	RPM_IRQ_STATUS_CAMSS_IRQ4 BIT[8]
	RPM_IRQ_STATUS_CAMSS_IRQ5 BIT[7]
	RPM_IRQ_STATUS_CAMSS_IRQ6 BIT[6]
	RPM_IRQ_STATUS_CAMSS_IRQ7 BIT[5]
	RPM_IRQ_STATUS_CAMSS_IRQ8 BIT[4]
	RPM_IRQ_STATUS_CAMSS_IRQ9 BIT[3]
	RPM_IRQ_STATUS_CSIPHY_0_IRQ BIT[2]
	RPM_IRQ_STATUS_CSIPHY_1_IRQ BIT[1]

MMSS_OXILI_GC_SYS_AHB_STATUS ADDRESS 0x7010 R
MMSS_OXILI_GC_SYS_AHB_STATUS RESET_VALUE 0x00000000
	OXILI_GC_SYS_AHB_STATUS BIT[31:0]

MMSS_OXILI_CMD_REG ADDRESS 0x7014 RW
MMSS_OXILI_CMD_REG RESET_VALUE 0x00000000
	OXILI_CMD BIT[3:0]

MMSS_DSI_ULP_CLAMP_CTRL ADDRESS 0x7020 RW
MMSS_DSI_ULP_CLAMP_CTRL RESET_VALUE 0x00000000
	DSI0_CLAMP_EN BIT[15]
	DSI0_CLKLN_EN BIT[9]
	DSI0_CLKLN_ULPS_REQUEST BIT[8]
	DSI0_DLN0_EN BIT[7]
	DSI0_DLN0_ULPS_REQUEST BIT[6]
	DSI0_DLN1_EN BIT[5]
	DSI0_DLN1_ULPS_REQUEST BIT[4]
	DSI0_DLN2_EN BIT[3]
	DSI0_DLN2_ULPS_REQUEST BIT[2]
	DSI0_DLN3_EN BIT[1]
	DSI0_DLN3_ULPS_REQUEST BIT[0]

MMSS_IMEM_FSCGC_TIMERS ADDRESS 0x7030 RW
MMSS_IMEM_FSCGC_TIMERS RESET_VALUE 0x00000000
	WAKEUP_COUNTER BIT[7:4]
	TO_SLEEP_COUNTER BIT[3:0]

MMSS_IMEM_EX_FSCGC_CONTROL ADDRESS 0x7034 RW
MMSS_IMEM_EX_FSCGC_CONTROL RESET_VALUE 0x00000000
	HALT_CLOCK BIT[23:16]
	CORE_ON BIT[15:8]
	PERIF_ON BIT[7:0]

MMSS_IMEM_RAM_CONFIG ADDRESS 0x7038 RW
MMSS_IMEM_RAM_CONFIG RESET_VALUE 0x00000000
	EX_RAM_CLK_EN BIT[2]
	EX_RAM_CONFIG BIT[1:0]

TBU_BYPASS_ENABLE ADDRESS 0x8000 RW
TBU_BYPASS_ENABLE RESET_VALUE 0x00000000
	TBU_BYPASS_ENABLE BIT[7:0]

SYS_POWER_CTRL ADDRESS 0x10000 RW
SYS_POWER_CTRL RESET_VALUE 0x00000000
	SYS_POWER_CTRL BIT[15:0]

USB_CORE_ID ADDRESS 0x10004 RW
USB_CORE_ID RESET_VALUE 0x00000000
	USB_CORE_ID BIT[1:0]

Q6_ISO_AXIM2_REQPEND ADDRESS 0x10008 RW
Q6_ISO_AXIM2_REQPEND RESET_VALUE 0x00000000
	Q6_ISO_AXIM2_REQPEND_STAT BIT[0]

TCSR_USB_PHY_MISC ADDRESS 0x10240 RW
TCSR_USB_PHY_MISC RESET_VALUE 0x00000000
	TCSR_USB_PHY_MISC BIT[31:0]

TCSR_USB_PHY_VLS_CLAMP ADDRESS 0x10244 RW
TCSR_USB_PHY_VLS_CLAMP RESET_VALUE 0x00000000
	TCSR_USB_PHY_VLS_CLAMP BIT[31:0]

LDO_SLEEP_CTRL ADDRESS 0x11000 RW
LDO_SLEEP_CTRL RESET_VALUE 0x00000000
	LDO_SLEEP BIT[0]

LDO_UPDATE_STATE_CTRL ADDRESS 0x11004 RW
LDO_UPDATE_STATE_CTRL RESET_VALUE 0x00000000
	LDO_UPDATE_STATE BIT[0]

LDO_OBIAS_CTRL ADDRESS 0x11008 RW
LDO_OBIAS_CTRL RESET_VALUE 0x00000000
	LDO_OBIAS_ON BIT[0]

LDO_VREF_CONFIG ADDRESS 0x1100C RW
LDO_VREF_CONFIG RESET_VALUE 0x00000000
	LDO_VREF_CONFIG BIT[3:0]

LDO_IB_CONFIG ADDRESS 0x11010 RW
LDO_IB_CONFIG RESET_VALUE 0x00000000
	LDO_IB_CONFIG BIT[2:0]

LDO_BGC_CONFIG ADDRESS 0x11014 RW
LDO_BGC_CONFIG RESET_VALUE 0x00000000
	LDO_BGC BIT[2:0]

LDO_VREF_CTRL ADDRESS 0x11018 RW
LDO_VREF_CTRL RESET_VALUE 0x00000000
	LDO_VREF_SEL_OVR BIT[16]
	LDO_VREF_SEL_SW BIT[0]

LDO_LD_EN ADDRESS 0x1101C RW
LDO_LD_EN RESET_VALUE 0x00000000
	LDO_LD_EN BIT[31]

LDO_LD_CTRL ADDRESS 0x11020 RW
LDO_LD_CTRL RESET_VALUE 0x00000000
	LDO_LD_MSB BIT[23:16]
	LDO_LD_LSB BIT[7:0]

LDO_OSC_RESETB ADDRESS 0x11024 RW
LDO_OSC_RESETB RESET_VALUE 0x00000000
	LDO_OSC_RESETB BIT[31]

LDO_OSC_CTRL ADDRESS 0x11028 RW
LDO_OSC_CTRL RESET_VALUE 0x00000000
	LDO_OSC_CTRL BIT[1:0]

LDO_DFT_EN_CTRL ADDRESS 0x1102C RW
LDO_DFT_EN_CTRL RESET_VALUE 0x00000000
	LDO_DFT_EN BIT[31]

LDO_DFT_CTRL ADDRESS 0x11030 RW
LDO_DFT_CTRL RESET_VALUE 0x00000000
	LDO_DFT_CONFIG BIT[2:0]

MEM_ACC_SEL_VDDCX ADDRESS 0xB100 RW
MEM_ACC_SEL_VDDCX RESET_VALUE 0x00000001
	MEM_ACC_SEL_VDDCX_RESERVED BIT[1:0]

MEM_SVS_SEL_VDDCX ADDRESS 0xB104 RW
MEM_SVS_SEL_VDDCX RESET_VALUE 0x00000000
	MEM_SVS_SEL_VDDCX BIT[0]

SPDM_CNT_CLK_CTRL ADDRESS 0x13000 RW
SPDM_CNT_CLK_CTRL RESET_VALUE 0x00000000
	SPDM_CNT_CLK_MUX_SEL BIT[15:0]

SPDM_DLY_FIFO_EN ADDRESS 0x13004 RW
SPDM_DLY_FIFO_EN RESET_VALUE 0x00000000
	SPDM_DLY_FIFO_EN BIT[31:0]

SPDM_STG1_MUX_SEL ADDRESS 0x13008 RW
SPDM_STG1_MUX_SEL RESET_VALUE 0x00000000
	SPDM_STG1_MUX_SEL BIT[15:0]

SPDM_STG2_A_MUX_SEL ADDRESS 0x1300C RW
SPDM_STG2_A_MUX_SEL RESET_VALUE 0x00000000
	SPDM_STG2_A_MUX_SEL BIT[31:0]

SPDM_STG2_B_MUX_SEL ADDRESS 0x13010 RW
SPDM_STG2_B_MUX_SEL RESET_VALUE 0x00000000
	SPDM_STG2_B_MUX_SEL BIT[31:0]

SPDM_STG3_A_MUX_SEL ADDRESS 0x13014 RW
SPDM_STG3_A_MUX_SEL RESET_VALUE 0x00000000
	SPDM_STG3_A_MUX_SEL BIT[31:0]

SPDM_STG3_B_MUX_SEL ADDRESS 0x13018 RW
SPDM_STG3_B_MUX_SEL RESET_VALUE 0x00000000
	SPDM_STG3_B_MUX_SEL BIT[31:0]

PHSS_UART_MSS_INT_SEL_n(n):(0)-(1) ARRAY 0x000140C0+0x10*n
PHSS_UART_MSS_INT_SEL_0 ADDRESS 0x140C0 RW
PHSS_UART_MSS_INT_SEL_0 RESET_VALUE 0x00000000
	MSS_BLSP1_UART_4_IRQ_ENABLE BIT[3]
	MSS_BLSP1_UART_3_IRQ_ENABLE BIT[2]
	MSS_BLSP1_UART_2_IRQ_ENABLE BIT[1]
	MSS_BLSP1_UART_1_IRQ_ENABLE BIT[0]

PHSS_QUP_MSS_INT_SEL_n(n):(0)-(1) ARRAY 0x00014140+0x10*n
PHSS_QUP_MSS_INT_SEL_0 ADDRESS 0x14140 RW
PHSS_QUP_MSS_INT_SEL_0 RESET_VALUE 0x00000000
	MSS_BLSP1_QUP_4_IRQ_ENABLE BIT[3]
	MSS_BLSP1_QUP_3_IRQ_ENABLE BIT[2]
	MSS_BLSP1_QUP_2_IRQ_ENABLE BIT[1]
	MSS_BLSP1_QUP_1_IRQ_ENABLE BIT[0]

COMPILER_VDDMSS_ACC_0 ADDRESS 0xB000 R
COMPILER_VDDMSS_ACC_0 RESET_VALUE 0x00000000
	COMPILER_VDDMSS_ACC_0 BIT[31:0]

CUSTOM_ACC_4P_TYP1_VDDMSS ADDRESS 0xB010 R
CUSTOM_ACC_4P_TYP1_VDDMSS RESET_VALUE 0x00000000
	CUSTOM_ACC_4P_TYP1_VDDMSS BIT[7:0]

CUSTOM_ACC_STDSP_0890_TYP2_VDDMSS ADDRESS 0xB014 R
CUSTOM_ACC_STDSP_0890_TYP2_VDDMSS RESET_VALUE 0x00000000
	CUSTOM_ACC_STDSP_0890_TYP2_VDDMSS BIT[7:0]

CUSTOM_ACC_LLSP_0810_TYP3_VDDMSS ADDRESS 0xB018 R
CUSTOM_ACC_LLSP_0810_TYP3_VDDMSS RESET_VALUE 0x00000000
	CUSTOM_ACC_LLSP_0810_TYP3_VDDMSS BIT[7:0]

CUSTOM_ACC_LLSP_0810_BOLT_TYP4_VDDMSS ADDRESS 0xB01C R
CUSTOM_ACC_LLSP_0810_BOLT_TYP4_VDDMSS RESET_VALUE 0x00000000
	CUSTOM_ACC_LLSP_0810_BOLT_TYP4_VDDMSS BIT[7:0]

COMPILER_VDDCX_ACC_0 ADDRESS 0xB080 R
COMPILER_VDDCX_ACC_0 RESET_VALUE 0x00000000
	COMPILER_VDDCX_ACC_0 BIT[31:0]

CUSTOM_ACC_4P_TYP1_VDDCX ADDRESS 0xB090 R
CUSTOM_ACC_4P_TYP1_VDDCX RESET_VALUE 0x00000000
	CUSTOM_ACC_4P_TYP1_VDDCX BIT[7:0]

CUSTOM_ACC_STDSP_0890_TYP2_VDDCX ADDRESS 0xB094 R
CUSTOM_ACC_STDSP_0890_TYP2_VDDCX RESET_VALUE 0x00000000
	CUSTOM_ACC_STDSP_0890_TYP2_VDDCX BIT[7:0]

CUSTOM_ACC_LLSP_0810_TYP3_VDDCX ADDRESS 0xB098 R
CUSTOM_ACC_LLSP_0810_TYP3_VDDCX RESET_VALUE 0x00000000
	CUSTOM_ACC_LLSP_0810_TYP3_VDDCX BIT[7:0]

CUSTOM_ACC_LLSP_0810_BOLT_TYP4_VDDCX ADDRESS 0xB09C R
CUSTOM_ACC_LLSP_0810_BOLT_TYP4_VDDCX RESET_VALUE 0x00000000
	CUSTOM_ACC_LLSP_0810_BOLT_TYP4_VDDCX BIT[7:0]

COMPILER_Q6_ACC_0 ADDRESS 0xB0B8 R
COMPILER_Q6_ACC_0 RESET_VALUE 0x00000000
	COMPILER_Q6_ACC_0 BIT[31:0]

MEM_ARRY_STBY ADDRESS 0x15180 RW
MEM_ARRY_STBY RESET_VALUE 0x00000001
	MEM_ARRY_STBY_N BIT[0]

SOC_HW_VERSION ADDRESS 0x16000 R
SOC_HW_VERSION RESET_VALUE 0x20020100
	FAMILY_NUMBER BIT[31:28]
	DEVICE_NUMBER BIT[27:16]
	MAJOR_VERSION BIT[15:8]
	MINOR_VERSION BIT[7:0]

TIMEOUT_INTR_STATUS ADDRESS 0x16020 R
TIMEOUT_INTR_STATUS RESET_VALUE 0x00000000
	ULTAUDIO_AHBI_TIMEOUT_IRQ BIT[22]
	MSS_CONFIG_TIMEOUT_IRQ BIT[20]
	SNOC_S1_TIMEOUT_IRQ BIT[14]
	SNOC_S0_TIMEOUT_IRQ BIT[13]
	PCNOC_S9_TIMEOUT_IRQ BIT[9]
	PCNOC_S8_TIMEOUT_IRQ BIT[8]
	PCNOC_S7_TIMEOUT_IRQ BIT[7]
	PCNOC_S6_TIMEOUT_IRQ BIT[6]
	PCNOC_S5_TIMEOUT_IRQ BIT[5]
	PCNOC_S4_TIMEOUT_IRQ BIT[4]
	PCNOC_S3_TIMEOUT_IRQ BIT[3]
	PCNOC_S2_TIMEOUT_IRQ BIT[2]
	PCNOC_S1_TIMEOUT_IRQ BIT[1]
	PCNOC_S0_TIMEOUT_IRQ BIT[0]

TIMEOUT_INTR_RPM_ENABLE ADDRESS 0x16030 RW
TIMEOUT_INTR_RPM_ENABLE RESET_VALUE 0x00000000
	ULTAUDIO_AHBI_TIMEOUT_IRQ_RPM_ENABLE BIT[22]
	MSS_CONFIG_TIMEOUT_IRQ_RPM_ENABLE BIT[20]
	SNOC_S1_TIMEOUT_IRQ_RPM_ENABLE BIT[14]
	SNOC_S0_TIMEOUT_IRQ_RPM_ENABLE BIT[13]
	PCNOC_S9_TIMEOUT_IRQ_RPM_ENABLE BIT[9]
	PCNOC_S8_TIMEOUT_IRQ_RPM_ENABLE BIT[8]
	PCNOC_S7_TIMEOUT_IRQ_RPM_ENABLE BIT[7]
	PCNOC_S6_TIMEOUT_IRQ_RPM_ENABLE BIT[6]
	PCNOC_S5_TIMEOUT_IRQ_RPM_ENABLE BIT[5]
	PCNOC_S4_TIMEOUT_IRQ_RPM_ENABLE BIT[4]
	PCNOC_S3_TIMEOUT_IRQ_RPM_ENABLE BIT[3]
	PCNOC_S2_TIMEOUT_IRQ_RPM_ENABLE BIT[2]
	PCNOC_S1_TIMEOUT_IRQ_RPM_ENABLE BIT[1]
	PCNOC_S0_TIMEOUT_IRQ_RPM_ENABLE BIT[0]

TIMEOUT_INTR_APSS_ENABLE ADDRESS 0x16040 RW
TIMEOUT_INTR_APSS_ENABLE RESET_VALUE 0x00000000
	ULTAUDIO_AHBI_TIMEOUT_IRQ_APSS_ENABLE BIT[22]
	MSS_CONFIG_TIMEOUT_IRQ_APSS_ENABLE BIT[20]
	SNOC_S1_TIMEOUT_IRQ_APSS_ENABLE BIT[14]
	SNOC_S0_TIMEOUT_IRQ_APSS_ENABLE BIT[13]
	PCNOC_S9_TIMEOUT_IRQ_APSS_ENABLE BIT[9]
	PCNOC_S8_TIMEOUT_IRQ_APSS_ENABLE BIT[8]
	PCNOC_S7_TIMEOUT_IRQ_APSS_ENABLE BIT[7]
	PCNOC_S6_TIMEOUT_IRQ_APSS_ENABLE BIT[6]
	PCNOC_S5_TIMEOUT_IRQ_APSS_ENABLE BIT[5]
	PCNOC_S4_TIMEOUT_IRQ_APSS_ENABLE BIT[4]
	PCNOC_S3_TIMEOUT_IRQ_APSS_ENABLE BIT[3]
	PCNOC_S2_TIMEOUT_IRQ_APSS_ENABLE BIT[2]
	PCNOC_S1_TIMEOUT_IRQ_APSS_ENABLE BIT[1]
	PCNOC_S0_TIMEOUT_IRQ_APSS_ENABLE BIT[0]

TIMEOUT_INTR_MSS_ENABLE ADDRESS 0x16060 RW
TIMEOUT_INTR_MSS_ENABLE RESET_VALUE 0x00000000
	ULTAUDIO_AHBI_TIMEOUT_IRQ_MSS_ENABLE BIT[22]
	MSS_CONFIG_TIMEOUT_IRQ_MSS_ENABLE BIT[20]
	SNOC_S1_TIMEOUT_IRQ_MSS_ENABLE BIT[14]
	SNOC_S0_TIMEOUT_IRQ_MSS_ENABLE BIT[13]
	PCNOC_S9_TIMEOUT_IRQ_MSS_ENABLE BIT[9]
	PCNOC_S8_TIMEOUT_IRQ_MSS_ENABLE BIT[8]
	PCNOC_S7_TIMEOUT_IRQ_MSS_ENABLE BIT[7]
	PCNOC_S6_TIMEOUT_IRQ_MSS_ENABLE BIT[6]
	PCNOC_S5_TIMEOUT_IRQ_MSS_ENABLE BIT[5]
	PCNOC_S4_TIMEOUT_IRQ_MSS_ENABLE BIT[4]
	PCNOC_S3_TIMEOUT_IRQ_MSS_ENABLE BIT[3]
	PCNOC_S2_TIMEOUT_IRQ_MSS_ENABLE BIT[2]
	PCNOC_S1_TIMEOUT_IRQ_MSS_ENABLE BIT[1]
	PCNOC_S0_TIMEOUT_IRQ_MSS_ENABLE BIT[0]

PRONTO_BUS_TIMEOUT_RESET ADDRESS 0x16070 RW
PRONTO_BUS_TIMEOUT_RESET RESET_VALUE 0x00000000
	WCSS_BUS_TIMEOUT_NOC_SOFT_RESET BIT[0]

CRYPTO0_HALTREQ ADDRESS 0x17000 RW
CRYPTO0_HALTREQ RESET_VALUE 0x00000000
	CRYPTO0_HALTREQ BIT[0]

CRYPTO0_HALTACK ADDRESS 0x17004 R
CRYPTO0_HALTACK RESET_VALUE 0x00000000
	CRYPTO0_HALTACK BIT[0]

CRYPTO0_MASTER_IDLE ADDRESS 0x17008 R
CRYPTO0_MASTER_IDLE RESET_VALUE 0x00000000
	CRYPTO0_MASTER_IDLE BIT[0]

MSSQ6_HALTREQ ADDRESS 0x18000 RW
MSSQ6_HALTREQ RESET_VALUE 0x00000000
	MSSQ6_HALTREQ BIT[0]

MSSQ6_HALTACK ADDRESS 0x18004 R
MSSQ6_HALTACK RESET_VALUE 0x00000000
	MSSQ6_HALTACK BIT[0]

MSSQ6_MASTER_IDLE ADDRESS 0x18008 R
MSSQ6_MASTER_IDLE RESET_VALUE 0x00000001
	MSSQ6_MASTER_IDLE BIT[0]

MSSQ6_POWER_STATE ADDRESS 0x18010 R
MSSQ6_POWER_STATE RESET_VALUE 0x00000000
	MSSQ6_POWER_STATE BIT[0]

MSS_OFFLINE_HALTREQ ADDRESS 0x19000 RW
MSS_OFFLINE_HALTREQ RESET_VALUE 0x00000000
	MSS_OFFLINE_HALTREQ BIT[0]

MSS_OFFLINE_HALTACK ADDRESS 0x19004 R
MSS_OFFLINE_HALTACK RESET_VALUE 0x00000000
	MSS_OFFLINE_HALTACK BIT[0]

MSS_OFFLINE_MASTER_IDLE ADDRESS 0x19008 R
MSS_OFFLINE_MASTER_IDLE RESET_VALUE 0x00000001
	MSS_OFFLINE_MASTER_IDLE BIT[0]

IPA_HALTREQ ADDRESS 0x1A000 RW
IPA_HALTREQ RESET_VALUE 0x00000000
	IPA_HALTREQ BIT[0]

IPA_HALTACK ADDRESS 0x1A004 R
IPA_HALTACK RESET_VALUE 0x00000000
	IPA_HALTACK BIT[0]

MSSCE_HALTREQ ADDRESS 0x1B000 RW
MSSCE_HALTREQ RESET_VALUE 0x00000000
	MSSCE_HALTREQ BIT[0]

MSSCE_HALTACK ADDRESS 0x1B004 R
MSSCE_HALTACK RESET_VALUE 0x00000000
	MSSCE_HALTACK BIT[0]

MSSCE_MASTER_IDLE ADDRESS 0x1B008 R
MSSCE_MASTER_IDLE RESET_VALUE 0x00000001
	MSSCE_MASTER_IDLE BIT[0]

SDC1_HALTREQ ADDRESS 0x1C000 RW
SDC1_HALTREQ RESET_VALUE 0x00000000
	SDC1_RESERVED BIT[31:0]

SDC1_HALTACK ADDRESS 0x1C004 R
SDC1_HALTACK RESET_VALUE 0x00000000
	SDC1_RESERVED BIT[0]

SDC1_MASTER_IDLE ADDRESS 0x1C008 R
SDC1_MASTER_IDLE RESET_VALUE 0x00000001
	SDC1_RESERVED BIT[0]

ULT_AUDIO_CORE_ABORT_REQ ADDRESS 0x1E000 RW
ULT_AUDIO_CORE_ABORT_REQ RESET_VALUE 0x00000000
	ULT_AUDIO_CORE_ABORT_REQ BIT[0]

ULT_AUDIO_CORE_ABORT_ACK ADDRESS 0x1E004 R
ULT_AUDIO_CORE_ABORT_ACK RESET_VALUE 0x00000000
	ULT_AUDIO_CORE_ABORT_ACK BIT[0]

SPARE_APU_REG0 ADDRESS 0xF000 RW
SPARE_APU_REG0 RESET_VALUE 0x00000000
	SPARE_APU_REG0 BIT[31:0]

SPARE_APU_REG1 ADDRESS 0xF004 RW
SPARE_APU_REG1 RESET_VALUE 0x00000000
	SPARE_APU_REG1 BIT[31:0]

SPARE_APU_REG2 ADDRESS 0xF008 RW
SPARE_APU_REG2 RESET_VALUE 0x00000000
	SPARE_APU_REG2 BIT[31:0]

SPARE_APU_REG3 ADDRESS 0xF00C RW
SPARE_APU_REG3 RESET_VALUE 0x00000000
	SPARE_APU_REG3 BIT[31:0]

SPARE_REG0 ADDRESS 0x1F000 RW
SPARE_REG0 RESET_VALUE 0x00000000
	SPARE_REG0 BIT[31:2]
	PCIE_EN BIT[1]
	USB_EN BIT[0]

SPARE_REG1 ADDRESS 0x1F004 RW
SPARE_REG1 RESET_VALUE 0x00000000
	SPARE_REG1 BIT[31:0]

SPARE_REG2 ADDRESS 0x1F008 RW
SPARE_REG2 RESET_VALUE 0x00000000
	SPARE_REG2 BIT[31:0]

SPARE_REG3 ADDRESS 0x1F00C RW
SPARE_REG3 RESET_VALUE 0x00000000
	SPARE_REG3 BIT[31:0]

PNOC_SNOC_MEMTYPE ADDRESS 0x20000 RW
PNOC_SNOC_MEMTYPE RESET_VALUE 0x0000000A
	MEM_TYPE_SEL BIT[8]
	INNERSHARED_VALUE BIT[4]
	SHARED_VALUE BIT[3]
	MEM_TYPE_VALUE BIT[2:0]

RESET_DEBUG_SW_ENTRY ADDRESS 0x9000 RW
RESET_DEBUG_SW_ENTRY RESET_VALUE 0x00000000
	RESET_DEBUG_SW_ENTRY BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.CRYPTO0_CRYPTO_TOP (level 1)
----------------------------------------------------------------------------------------
CRYPTO0_CRYPTO_TOP BASE 0x60700000 SIZE=0x00040000 crypto0_crypto_topaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.CRYPTO0_CRYPTO_TOP.CRYPTO (level 2)
----------------------------------------------------------------------------------------
crypto MODULE OFFSET=CRYPTO0_CRYPTO_TOP+0x0003A000 MAX=CRYPTO0_CRYPTO_TOP+0x0003FFFF APRE=CRYPTO0_ SPRE=CRYPTO0_ BPRE=CRYPTO0_ ABPRE=CRYPTO0_ FPRE=CRYPTO0_

CRYPTO_VERSION ADDRESS 0x0000 R
CRYPTO_VERSION RESET_VALUE 0x05030001
	MAJ_VER BIT[31:24]
	MIN_VER BIT[23:16]
	STEP_VER BIT[15:0]

CRYPTO_DATA_INn(n):(0)-(3) ARRAY 0x00000010+0x4*n
CRYPTO_DATA_IN0 ADDRESS 0x0010 W
CRYPTO_DATA_IN0 RESET_VALUE 0x00000000
	DATA_IN BIT[31:0]

CRYPTO_DATA_OUTn(n):(0)-(3) ARRAY 0x00000020+0x4*n
CRYPTO_DATA_OUT0 ADDRESS 0x0020 R
CRYPTO_DATA_OUT0 RESET_VALUE 0x00000000
	DATA_OUT BIT[31:0]

CRYPTO_STATUS ADDRESS 0x0100 RW
CRYPTO_STATUS RESET_VALUE 0xXXXXXXXX
	MAC_FAILED BIT[31]
	DOUT_SIZE_AVAIL BIT[30:26]
	DIN_SIZE_AVAIL BIT[25:21]
	HSD_ERR BIT[20]
	ACCESS_VIOL BIT[19]
	PIPE_ACTIVE_ERR BIT[18]
	CFG_CHNG_ERR BIT[17]
	DOUT_ERR BIT[16]
	DIN_ERR BIT[15]
	AXI_ERR BIT[14]
	CRYPTO_STATE BIT[13:10]
		IDLE VALUE 0x0
		LOCKED VALUE 0x1
		LOAD_ENCR_PIPE_KEYS VALUE 0x2
		LOAD_AUTH_PIPE_KEYS VALUE 0x3
		GO_RECEIVED VALUE 0x4
		PROCESSING VALUE 0x5
		RESULTS_DUMP VALUE 0x6
		RESULTS_DUMP_PAD VALUE 0x7
		CONTEXT_CLEARING VALUE 0x8
		FINAL_READS VALUE 0x9
		UNLOCKING VALUE 0xA
	ENCR_BUSY BIT[9]
	AUTH_BUSY BIT[8]
	DOUT_INTR BIT[7]
	DIN_INTR BIT[6]
	OP_DONE_INTR BIT[5]
	ERR_INTR BIT[4]
	DOUT_RDY BIT[3]
	DIN_RDY BIT[2]
	OPERATION_DONE BIT[1]
	SW_ERR BIT[0]

CRYPTO_STATUS2 ADDRESS 0x0104 RW
CRYPTO_STATUS2 RESET_VALUE 0x0000000X
	AXI_EXTRA BIT[1]
	LOCKED BIT[0]

CRYPTO_ENGINES_AVAIL ADDRESS 0x0108 R
CRYPTO_ENGINES_AVAIL RESET_VALUE 0xXXXXXXXX
	ZUC_ENABLE BIT[28]
	AUTH_ZUC_SEL BIT[27]
	ENCR_ZUC_SEL BIT[26]
	MAX_AXI_RD_BEATS BIT[25:19]
	MAX_AXI_WR_BEATS BIT[18:13]
	NUM_BAM_PIPE_SETS BIT[12:9]
	AUTH_KASUMI_SEL BIT[8]
	AUTH_SNOW3G_SEL BIT[7]
	AUTH_AES_SEL BIT[6]
	AUTH_SHA512_SEL BIT[5]
	AUTH_SHA_SEL BIT[4]
	ENCR_KASUMI_SEL BIT[3]
	ENCR_SNOW3G_SEL BIT[2]
	ENCR_DES_SEL BIT[1]
	ENCR_AES_SEL BIT[0]

CRYPTO_FIFO_SIZES ADDRESS 0x010C R
CRYPTO_FIFO_SIZES RESET_VALUE 0x0000XXXX
	ENG_DOUT_FIFO_DEPTH BIT[15:8]
	ENG_DIN_FIFO_DEPTH BIT[7:0]

CRYPTO_SEG_SIZE ADDRESS 0x0110 RW
CRYPTO_SEG_SIZE RESET_VALUE 0x00000000
	SEG_SIZE BIT[31:0]

CRYPTO_GOPROC ADDRESS 0x0120 W
CRYPTO_GOPROC RESET_VALUE 0x00000000
	RESULTS_DUMP BIT[2]
	CLR_CNTXT BIT[1]
	GO BIT[0]

CRYPTO_GOPROC_QC_KEY ADDRESS 0x1000 W
CRYPTO_GOPROC_QC_KEY RESET_VALUE 0x00000000
	RESULTS_DUMP BIT[2]
	CLR_CNTXT BIT[1]
	GO BIT[0]

CRYPTO_GOPROC_OEM_KEY ADDRESS 0x2000 W
CRYPTO_GOPROC_OEM_KEY RESET_VALUE 0x00000000
	RESULTS_DUMP BIT[2]
	CLR_CNTXT BIT[1]
	GO BIT[0]

CRYPTO_ENCR_SEG_CFG ADDRESS 0x0200 RW
CRYPTO_ENCR_SEG_CFG RESET_VALUE 0x00000000
	ODD_KEY_SEL BIT[18]
		EVEN VALUE 0x0
		ODD VALUE 0x1
	KEYSTREAM_ENABLE BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	F8_DIRECTION BIT[16]
		UPLINK VALUE 0x0
		DOWNLINK VALUE 0x1
	USE_PIPE_KEY_ENCR BIT[15]
		USE_KEY_REGISTERS VALUE 0x0
		USE_PIPE_KEY VALUE 0x1
	USE_HW_KEY_ENCR BIT[14]
		USE_KEY_REGISTERS VALUE 0x0
		USE_HW_KEY VALUE 0x1
	LAST BIT[13]
	CNTR_ALG BIT[12:11]
		NIST_800_32A VALUE 0x0
	ENCODE BIT[10]
	ENCR_MODE BIT[9:6]
		ECB VALUE 0x0
		CBC VALUE 0x1
		CTR VALUE 0x2
		XTS VALUE 0x3
		CCM VALUE 0x4
		IDSA VALUE 0x5
	ENCR_KEY_SZ BIT[5:3]
		SINGLE_DES VALUE 0x0
		TRIPLE_DES VALUE 0x1
		AES128 VALUE 0x0
		AES256 VALUE 0x2
	ENCR_ALG BIT[2:0]
		NONE VALUE 0x0
		DES VALUE 0x1
		AES VALUE 0x2
		KASUMI VALUE 0x4
		SNOW3G VALUE 0x5
		ZUC VALUE 0x6

CRYPTO_ENCR_SEG_SIZE ADDRESS 0x0204 RW
CRYPTO_ENCR_SEG_SIZE RESET_VALUE 0x00000000
	ENCR_SIZE BIT[31:0]

CRYPTO_ENCR_SEG_START ADDRESS 0x0208 RW
CRYPTO_ENCR_SEG_START RESET_VALUE 0x00000000
	ENCR_START BIT[31:0]

CRYPTO_ENCR_KEYn(n):(0)-(7) ARRAY 0x00003000+0x4*n
CRYPTO_ENCR_KEY0 ADDRESS 0x3000 W
CRYPTO_ENCR_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_KEY BIT[31:0]

CRYPTO_ENCR_PIPEm_KEYn(m,n):(0,0)-(3,7) ARRAY 0x00004000+0x20*m+0x4*n
CRYPTO_ENCR_PIPE0_KEY0 ADDRESS 0x4000 W
CRYPTO_ENCR_PIPE0_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_PIPE_KEY BIT[31:0]

CRYPTO_ENCR_XTS_KEYn(n):(0)-(7) ARRAY 0x00003020+0x4*n
CRYPTO_ENCR_XTS_KEY0 ADDRESS 0x3020 W
CRYPTO_ENCR_XTS_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_XTS_KEY BIT[31:0]

CRYPTO_ENCR_PIPEm_XTS_KEYn(m,n):(0,0)-(3,7) ARRAY 0x00004200+0x20*m+0x4*n
CRYPTO_ENCR_PIPE0_XTS_KEY0 ADDRESS 0x4200 W
CRYPTO_ENCR_PIPE0_XTS_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_PIPE_XTS_KEY BIT[31:0]

CRYPTO_ENCR_PIPEm_ODD_KEYn(m,n):(0,0)-(3,7) ARRAY 0x00004400+0x20*m+0x4*n
CRYPTO_ENCR_PIPE0_ODD_KEY0 ADDRESS 0x4400 W
CRYPTO_ENCR_PIPE0_ODD_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_PIPE_ODD_KEY BIT[31:0]

CRYPTO_ENCR_PIPEm_XTS_ODD_KEYn(m,n):(0,0)-(3,7) ARRAY 0x00004600+0x20*m+0x4*n
CRYPTO_ENCR_PIPE0_XTS_ODD_KEY0 ADDRESS 0x4600 W
CRYPTO_ENCR_PIPE0_XTS_ODD_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_PIPE_XTS_ODD_KEY BIT[31:0]

CRYPTO_ENCR_CNTR0_IV0 ADDRESS 0x020C RW
CRYPTO_ENCR_CNTR0_IV0 RESET_VALUE 0x00000000
	CRYPTO_CNTR0_IV0 BIT[31:0]

CRYPTO_ENCR_CNTR1_IV1 ADDRESS 0x0210 RW
CRYPTO_ENCR_CNTR1_IV1 RESET_VALUE 0x00000000
	CRYPTO_CNTR1_IV1 BIT[31:0]

CRYPTO_ENCR_CNTR2_IV2 ADDRESS 0x0214 RW
CRYPTO_ENCR_CNTR2_IV2 RESET_VALUE 0x00000000
	CRYPTO_CNTR2_IV2 BIT[31:0]

CRYPTO_ENCR_CNTR3_IV3 ADDRESS 0x0218 RW
CRYPTO_ENCR_CNTR3_IV3 RESET_VALUE 0x00000000
	CRYPTO_CNTR3_IV3 BIT[31:0]

CRYPTO_ENCR_CNTR_MASK ADDRESS 0x021C RW
CRYPTO_ENCR_CNTR_MASK RESET_VALUE 0xFFFFFFFF
	CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CNTR_MASK2 ADDRESS 0x0234 RW
CRYPTO_ENCR_CNTR_MASK2 RESET_VALUE 0x00000000
	CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CNTR_MASK1 ADDRESS 0x0238 RW
CRYPTO_ENCR_CNTR_MASK1 RESET_VALUE 0x00000000
	CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CNTR_MASK0 ADDRESS 0x023C RW
CRYPTO_ENCR_CNTR_MASK0 RESET_VALUE 0x00000000
	CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CCM_INIT_CNTRn(n):(0)-(3) ARRAY 0x00000220+0x4*n
CRYPTO_ENCR_CCM_INIT_CNTR0 ADDRESS 0x0220 RW
CRYPTO_ENCR_CCM_INIT_CNTR0 RESET_VALUE 0x00000000
	CCM_INIT_CNTR BIT[31:0]

CRYPTO_ENCR_XTS_DU_SIZE ADDRESS 0x0230 RW
CRYPTO_ENCR_XTS_DU_SIZE RESET_VALUE 0x00000200
	DU_SIZE BIT[19:0]

CRYPTO_AUTH_SEG_CFG ADDRESS 0x0300 RW
CRYPTO_AUTH_SEG_CFG RESET_VALUE 0x00000000
	COMP_EXP_MAC BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	F9_DIRECTION BIT[23]
		UPLINK VALUE 0x0
		DOWNLINK VALUE 0x1
	AUTH_NONCE_NUM_WORDS BIT[22:20]
	USE_PIPE_KEY_AUTH BIT[19]
		USE_KEY_REGISTERS VALUE 0x0
		USE_PIPE_KEY VALUE 0x1
	USE_HW_KEY_AUTH BIT[18]
		USE_KEY_REGISTERS VALUE 0x0
		USE_HW_KEY VALUE 0x1
	FIRST BIT[17]
	LAST BIT[16]
	AUTH_POS BIT[15:14]
		BEFORE_ENCRYPTION VALUE 0x0
		AFTER_ENCRYPTION VALUE 0x1
	AUTH_SIZE BIT[13:9]
		SHA1 VALUE 0x00
		SHA256 VALUE 0x01
		ENUM_1_BYTES VALUE 0x00
		ENUM_2_BYTES VALUE 0x01
		ENUM_3_BYTES VALUE 0x02
		ENUM_4_BYTES VALUE 0x03
		ENUM_5_BYTES VALUE 0x04
		ENUM_6_BYTES VALUE 0x05
		ENUM_7_BYTES VALUE 0x06
		ENUM_8_BYTES VALUE 0x07
		ENUM_9_BYTES VALUE 0x08
		ENUM_10_BYTES VALUE 0x09
		ENUM_11_BYTES VALUE 0x0A
		ENUM_12_BYTES VALUE 0x0B
		ENUM_13_BYTES VALUE 0x0C
		ENUM_14_BYTES VALUE 0x0D
		ENUM_15_BYTES VALUE 0x0E
		ENUM_16_BYTES VALUE 0x0F
	AUTH_MODE BIT[8:6]
		HASH VALUE 0x0
		HMAC VALUE 0x1
		CCM VALUE 0x0
		CMAC VALUE 0x1
	AUTH_KEY_SZ BIT[5:3]
		AES128 VALUE 0x0
		AES256 VALUE 0x2
	AUTH_ALG BIT[2:0]
		NONE VALUE 0x0
		SHA VALUE 0x1
		AES VALUE 0x2
		KASUMI VALUE 0x3
		SNOW3G VALUE 0x4
		ZUC VALUE 0x5

CRYPTO_AUTH_SEG_SIZE ADDRESS 0x0304 RW
CRYPTO_AUTH_SEG_SIZE RESET_VALUE 0x00000000
	AUTH_SIZE BIT[31:0]

CRYPTO_AUTH_SEG_START ADDRESS 0x0308 RW
CRYPTO_AUTH_SEG_START RESET_VALUE 0x00000000
	AUTH_START BIT[31:0]

CRYPTO_AUTH_KEYn(n):(0)-(15) ARRAY 0x00003040+0x4*n
CRYPTO_AUTH_KEY0 ADDRESS 0x3040 W
CRYPTO_AUTH_KEY0 RESET_VALUE 0x00000000
	CRYPTO_AUTH_KEY BIT[31:0]

CRYPTO_AUTH_PIPEm_KEYn(m,n):(0,0)-(3,15) ARRAY 0x00004800+0x80*m+0x4*n
CRYPTO_AUTH_PIPE0_KEY0 ADDRESS 0x4800 W
CRYPTO_AUTH_PIPE0_KEY0 RESET_VALUE 0x00000000
	CRYPTO_AUTH_PIPE_KEY BIT[31:0]

CRYPTO_AUTH_IVn(n):(0)-(7) ARRAY 0x00000310+0x4*n
CRYPTO_AUTH_IV0 ADDRESS 0x0310 RW
CRYPTO_AUTH_IV0 RESET_VALUE 0x00000000
	AUTH_IVN BIT[31:0]

CRYPTO_AUTH_INFO_NONCEn(n):(0)-(3) ARRAY 0x00000350+0x4*n
CRYPTO_AUTH_INFO_NONCE0 ADDRESS 0x0350 RW
CRYPTO_AUTH_INFO_NONCE0 RESET_VALUE 0x00000000
	CTRL_INFO_NONCE BIT[31:0]

CRYPTO_AUTH_BYTECNT0 ADDRESS 0x0390 RW
CRYPTO_AUTH_BYTECNT0 RESET_VALUE 0x00000000
	AUTH_BYTECNT0 BIT[31:0]

CRYPTO_AUTH_BYTECNT1 ADDRESS 0x0394 RW
CRYPTO_AUTH_BYTECNT1 RESET_VALUE 0x00000000
	AUTH_BYTECNT1 BIT[31:0]

CRYPTO_AUTH_EXP_MACn(n):(0)-(7) ARRAY 0x000003A0+0x4*n
CRYPTO_AUTH_EXP_MAC0 ADDRESS 0x03A0 RW
CRYPTO_AUTH_EXP_MAC0 RESET_VALUE 0x00000000
	EXP_MAC BIT[31:0]

CRYPTO_CONFIG ADDRESS 0x0400 RW
CRYPTO_CONFIG RESET_VALUE 0x000E001F
	REQ_SIZE BIT[20:17]
		ENUM_1_BEAT VALUE 0x0
		ENUM_2_BEATS VALUE 0x1
		ENUM_3_BEATS VALUE 0x2
		ENUM_4_BEATS VALUE 0x3
		ENUM_5_BEATS VALUE 0x4
		ENUM_6_BEATS VALUE 0x5
		ENUM_7_BEATS VALUE 0x6
		ENUM_8_BEATS VALUE 0x7
		ENUM_9_BEATS VALUE 0x8
		ENUM_10_BEATS VALUE 0x9
		ENUM_11_BEATS VALUE 0xA
		ENUM_12_BEATS VALUE 0xB
		ENUM_13_BEATS VALUE 0xC
		ENUM_14_BEATS VALUE 0xD
		ENUM_15_BEATS VALUE 0xE
		ENUM_16_BEATS VALUE 0xF
	MAX_QUEUED_REQS BIT[16:14]
		ENUM_1_REQS VALUE 0x0
		ENUM_2_REQS VALUE 0x1
		ENUM_3_REQS VALUE 0x2
	IRQ_ENABLE BIT[13:10]
	LITTLE_ENDIAN_MODE BIT[9]
	PIPE_SET_SELECT BIT[8:5]
	HIGH_SPD_DATA_EN_N BIT[4]
	MASK_DOUT_INTR BIT[3]
	MASK_DIN_INTR BIT[2]
	MASK_OP_DONE_INTR BIT[1]
	MASK_ERR_INTR BIT[0]

CRYPTO_DEBUG_ENABLE ADDRESS 0x5000 RW
CRYPTO_DEBUG_ENABLE RESET_VALUE 0x00000000
	DBG_EN BIT[9]
	MAXI2AXI_DBG_SEL BIT[8:6]
	DBG_SEL BIT[5:0]
		DEBUG_DISABLED VALUE 0x00
		AUTH_STATE VALUE 0x01
		ENCR_STATE VALUE 0x02
		HSD_CTRL_STATE VALUE 0x03
		HSD_DIN_SEG_CNTR VALUE 0x04
		HSD_DOUT_SEG_CNTR VALUE 0x05
		HSD_DIN_PIPE_AVAIL VALUE 0x06
		HSD_DOUT_PIPE_AVAIL VALUE 0x07
		AXI_STATE VALUE 0x08
		ENCR_DES_SEG_CNTR VALUE 0x09
		ENCR_DES_TOTAL_CNTR VALUE 0x0A
		ENCR_AES_SEG_CNTR VALUE 0x0B
		ENCR_AES_DU_CNTR VALUE 0x0C
		ENCR_AES_TOTAL_CNTR VALUE 0x0D
		ENCR_F8_SEG_CNTR VALUE 0x0E
		ENCR_F8_TOTAL_CNTR VALUE 0x0F
		ENCR_RND_CNTRS VALUE 0x10
		AUTH_AES_SEG_CNTR VALUE 0x11
		AUTH_AES_TOTAL_CNTR VALUE 0x12
		AUTH_PAD_SEG_CNTR VALUE 0x13
		AUTH_PAD_TOTAL_CNTR VALUE 0x14
		AUTH_F9_SEG_CNTR VALUE 0x15
		AUTH_F9_TOTAL_CNTR VALUE 0x16
		AUTH_RND_CNTRS VALUE 0x17
		ENCR_FIFO_LEVELS VALUE 0x18
		AUTH_FIFO_LEVELS VALUE 0x19
		ENGINE_FIFO_LEVELS VALUE 0x1A
		AHB2AHB_SLAVE VALUE 0x1B
		AHB2AHB_MASTER VALUE 0x1C
		MAXI2AXI_DBG VALUE 0x1D

CRYPTO_DEBUG ADDRESS 0x5004 R
CRYPTO_DEBUG RESET_VALUE 0x00000000
	DEBUG_DISABLED BIT[31:0]

CRYPTO_PWR_CTRL ADDRESS 0x5008 RW
CRYPTO_PWR_CTRL RESET_VALUE 0x00000000
	AUTO_SHUTDOWN_EN BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.CRYPTO0_CRYPTO_TOP.BAM (level 2)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=CRYPTO0_CRYPTO_TOP+0x00004000 MAX=CRYPTO0_CRYPTO_TOP+0x00023FFF APRE=CRYPTO0_CRYPTO_ SPRE=CRYPTO0_CRYPTO_ BPRE=CRYPTO0_CRYPTO_ ABPRE=CRYPTO0_CRYPTO_ FPRE=CRYPTO0_CRYPTO_

BAM_CTRL ADDRESS 0x0000 RW
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20]
	CACHE_MISS_ERR_RESP_EN BIT[19]
	LOCAL_CLK_GATING BIT[18:17]
	IBC_DISABLE BIT[16]
	BAM_CACHED_DESC_STORE BIT[15]
	BAM_DESC_CACHE_SEL BIT[14:13]
	BAM_TESTBUS_SEL BIT[11:5]
	BAM_EN_ACCUM BIT[4]
	BAM_EN BIT[1]
	BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x0040 R
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x0044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31]
	TIMER_RUN BIT[30]
	TIMER_MODE BIT[29]
	TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x0014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4]
	BAM_EMPTY_IRQ BIT[3]
	BAM_ERROR_IRQ BIT[2]
	BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4]
	BAM_EMPTY_CLR BIT[3]
	BAM_ERROR_CLR BIT[2]
	BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4]
	BAM_EMPTY_EN BIT[3]
	BAM_ERROR_EN BIT[2]
	BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31]
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
	MULTIPLE_EVENTS_SIZE_EN BIT[29]
	BAM_ZLT_W_CD_SUPPORT BIT[28]
	BAM_CD_ENABLE BIT[27]
	BAM_AU_ACCUMED BIT[26]
	BAM_PSM_P_HD_DATA BIT[25]
	BAM_REG_P_EN BIT[24]
	BAM_WB_DSC_AVL_P_RST BIT[23]
	BAM_WB_RETR_SVPNT BIT[22]
	BAM_WB_CSW_ACK_IDL BIT[21]
	BAM_WB_BLK_CSW BIT[20]
	BAM_WB_P_RES BIT[19]
	BAM_SI_P_RES BIT[18]
	BAM_AU_P_RES BIT[17]
	BAM_PSM_P_RES BIT[16]
	BAM_PSM_CSW_REQ BIT[15]
	BAM_SB_CLK_REQ BIT[14]
	BAM_IBC_DISABLE BIT[13]
	BAM_NO_EXT_P_RST BIT[12]
	BAM_FULL_PIPE BIT[11]
	BAM_ADML_SYNC_BRIDGE BIT[3]
	BAM_PIPE_CNFG BIT[2]
	BAM_ADML_DEEP_CONS_FIFO BIT[1]
	BAM_ADML_INCR4_EN_N BIT[0]

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x00000003
	NO_SW_OFFSET_REVERT_BACK BIT[1]
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

BAM_REVISION ADDRESS 0x1000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24]
	CMD_DESC_EN BIT[23]
	DESC_CACHE_DEPTH BIT[22:21]
	NUM_INACTIV_TMRS BIT[20]
	INACTIV_TMRS_EXST BIT[19]
	HIGH_FREQUENCY_BAM BIT[18]
	BAM_HAS_NO_BYPASS BIT[17]
	SECURED BIT[16]
	USE_VMIDMT BIT[15]
	AXI_ACTIVE BIT[14]
	CE_BUFFER_SIZE BIT[13:12]
	NUM_EES BIT[11:8]
	REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x1008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24]
	PERIPH_NON_PIPE_GRP BIT[23:16]
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
	BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21]
	SW_EVENTS_SEL BIT[20:19]
	BAM_DATA_ERASE BIT[18]
	BAM_DATA_FLUSH BIT[17]
	BAM_CLK_ALWAYS_ON BIT[16]
	BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x1014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
	BAM_ERR_HVMID BIT[22:18]
	BAM_ERR_DIRECT_MODE BIT[17]
	BAM_ERR_HCID BIT[16:12]
	BAM_ERR_HPROT BIT[11:8]
	BAM_ERR_HBURST BIT[7:5]
	BAM_ERR_HSIZE BIT[4:3]
	BAM_ERR_HWRITE BIT[2]
	BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x2000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13]
	BAM_VMID BIT[12:8]
	BAM_RST_BLOCK BIT[7]
	BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(7) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8]
	BAM_P_SUP_GROUP BIT[7:3]
	BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31]
	P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(7) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16]
	P_WRITE_NWD BIT[11]
	P_PREFETCH_LIMIT BIT[10:9]
	P_AUTO_EOB_SEL BIT[8:7]
	P_AUTO_EOB BIT[6]
	P_SYS_MODE BIT[5]
	P_SYS_STRM BIT[4]
	P_DIRECTION BIT[3]
	P_EN BIT[1]

BAM_P_RSTn(n):(0)-(7) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(7) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4]
	P_PIPE_EMPTY BIT[3]
	P_LAST_DESC_ZLT BIT[2]
	P_PROD_HALTED BIT[1]
	P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(7) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7]
	P_PIPE_RST_ERROR_IRQ BIT[6]
	P_TRNSFR_END_IRQ BIT[5]
	P_ERR_IRQ BIT[4]
	P_OUT_OF_DESC_IRQ BIT[3]
	P_WAKE_IRQ BIT[2]
	P_TIMER_IRQ BIT[1]
	P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(7) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7]
	P_PIPE_RST_ERROR_CLR BIT[6]
	P_TRNSFR_END_CLR BIT[5]
	P_ERR_CLR BIT[4]
	P_OUT_OF_DESC_CLR BIT[3]
	P_WAKE_CLR BIT[2]
	P_TIMER_CLR BIT[1]
	P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(7) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7]
	P_PIPE_RST_ERROR_EN BIT[6]
	P_TRNSFR_END_EN BIT[5]
	P_ERR_EN BIT[4]
	P_OUT_OF_DESC_EN BIT[3]
	P_WAKE_EN BIT[2]
	P_TIMER_EN BIT[1]
	P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(7) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(7) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31]
	P_TIMER_RUN BIT[30]
	P_TIMER_MODE BIT[29]
	P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(7) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(7) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
	BAM_P_SB_UPDATED BIT[26]
	BAM_P_NWD_TOGGLE BIT[25]
	BAM_P_NWD_TOGGLE_R BIT[24]
	BAM_P_WAIT_4_ACK BIT[23]
	BAM_P_ACK_TOGGLE BIT[22]
	BAM_P_ACK_TOGGLE_R BIT[21]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(7) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16]
	SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(7) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16]
	AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(7) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31]
	PSM_DESC_IRQ BIT[30]
	PSM_DESC_IRQ_DONE BIT[29]
	PSM_GENERAL_BITS BIT[28:25]
	PSM_CONS_STATE BIT[24:22]
	PSM_PROD_SYS_STATE BIT[21:19]
	PSM_PROD_B2B_STATE BIT[18:16]
	PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(7) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(7) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16]
	PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(7) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16]
	PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(7) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16]
	P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(7) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(7) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16]
	P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(7) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(7) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(7) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(7) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16]
	DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(7) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16]
	RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(7) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(7) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(7) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(7) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(7) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(7) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(7) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(7) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(7) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.CRYPTO0_CRYPTO_TOP.XPU2_BAM (level 2)
----------------------------------------------------------------------------------------
xpu2_bam MODULE OFFSET=CRYPTO0_CRYPTO_TOP+0x00002000 MAX=CRYPTO0_CRYPTO_TOP+0x00003FFF APRE=CRYPTO0_CRYPTO_BAM_ SPRE=CRYPTO0_CRYPTO_BAM_ BPRE=CRYPTO0_CRYPTO_BAM_ ABPRE=CRYPTO0_CRYPTO_BAM_ FPRE=CRYPTO0_CRYPTO_BAM_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001414
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(20,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RWE BIT[31:0]

XPU_RGn_SCR(n):(0)-(20) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_RGn_MCR(n):(0)-(20) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.CRYPTO0_CRYPTO_TOP.VMIDMT_BAM (level 2)
----------------------------------------------------------------------------------------
vmidmt_bam MODULE OFFSET=CRYPTO0_CRYPTO_TOP+0x00000000 MAX=CRYPTO0_CRYPTO_TOP+0x00000FFF APRE=CRYPTO0_CRYPTO_BAM_ SPRE=CRYPTO0_CRYPTO_BAM_ BPRE=CRYPTO0_CRYPTO_BAM_ ABPRE=CRYPTO0_CRYPTO_BAM_ FPRE=CRYPTO0_CRYPTO_BAM_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_SCR1 ADDRESS 0x0004 RW
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000F00
	GASRAE BIT[24]
	NSNUMSMRGO BIT[11:8]

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000809
	SES BIT[31]
	SMS BIT[27]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009400
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDX BIT[11:8]

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4]
	IAS BIT[3:0]

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0009021F
	NUMMSDRB BIT[23:16]
	MSAE BIT[9]
	QRIBE BIT[8]
	NVMID BIT[7:0]

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0]

VMIDMT_SGFSR ADDRESS 0x0048 RW
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[27:24]
	SSDINDEX BIT[19:16]
	STREAMINDEX BIT[3:0]

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000809
	SMS BIT[27]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDX BIT[11:8]

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4]
	IAS BIT[3:0]

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0009021F
	NUMMSDRB BIT[23:16]
	MSAE BIT[9]
	QRIBE BIT[8]
	NVMID BIT[7:0]

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0]

VMIDMT_GFSR ADDRESS 0x0048 RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[27:24]
	SSDINDEX BIT[19:16]
	STREAMINDEX BIT[3:0]

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_VMIDMTACR ADDRESS 0x009C RW
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

VMIDMT_NSCR0 ADDRESS 0x0400 RW
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_NSCR2 ADDRESS 0x0408 RW
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_NSACR ADDRESS 0x0410 RW
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_NSGFAR0 ADDRESS 0x0440 R
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0]

VMIDMT_NSGFSR ADDRESS 0x0448 RW
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[27:24]
	SSDINDEX BIT[19:16]
	STREAMINDEX BIT[3:0]

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x0000FFFF
	RWE BIT[15:0]

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[8:0]

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2]
	BPMSACFG BIT[1]
	BPSMSACFG BIT[0]

VMIDMT_S2VRn(n):(0)-(8) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR BIT[14:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	VMID BIT[4:0]

VMIDMT_AS2VRn(n):(0)-(8) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30]
	RCISH BIT[29]
	RCOSH BIT[28]
	REQPRIORITYCFG BIT[4]
	REQPRIORITY BIT[1:0]

VMIDMT_SMRn(n):(0)-(8) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31]
	MASK BIT[19:16]
	ID BIT[3:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.DEHR_BIMC_WRAPPER (level 1)
----------------------------------------------------------------------------------------
DEHR_BIMC_WRAPPER BASE 0x604B0000 SIZE=0x00008000 dehr_bimc_wrapperaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.DEHR_BIMC_WRAPPER.DEHR_BIMC (level 2)
----------------------------------------------------------------------------------------
dehr_bimc MODULE OFFSET=DEHR_BIMC_WRAPPER+0x00002000 MAX=DEHR_BIMC_WRAPPER+0x00003FFF APRE=DEHR_BIMC_ SPRE=DEHR_BIMC_ BPRE=DEHR_BIMC_ ABPRE=DEHR_BIMC_ FPRE=DEHR_BIMC_

DEHR_HW_VERSION ADDRESS 0x0000 R
DEHR_HW_VERSION RESET_VALUE 0x00010100
	MAJOR BIT[23:16]
	MINOR BIT[15:8]
	STEP BIT[7:0]

DEHR_HW_INFO ADDRESS 0x0004 R
DEHR_HW_INFO RESET_VALUE 0x01000500
	MAJOR BIT[31:24]
	BRANCH BIT[23:16]
	MINOR BIT[15:8]
	ECO BIT[7:0]

DEHR_CGC_CFG ADDRESS 0x0010 RW
DEHR_CGC_CFG RESET_VALUE 0x00000000
	SW_CGC_DISABLE BIT[0]

DEHR_MSA_CFG ADDRESS 0x0104 R
DEHR_MSA_CFG RESET_VALUE 0x00000000
	MSA_DEHR_ENA BIT[4]
	MSA_DEHR_LOCK BIT[0]

DEHR_RAM_CFG ADDRESS 0x0140 RW
DEHR_RAM_CFG RESET_VALUE 0x00000000
	CFG_BASE_ADDR BIT[15:0]

DEHR_DMA_STATUS ADDRESS 0x0200 RW
DEHR_DMA_STATUS RESET_VALUE 0x00000000
	RESTORE_IN_PROGRESS BIT[20]
	RESTORE_DONE BIT[16]
	SAVE_IN_PROGRESS BIT[4]
	SAVE_DONE BIT[0]

DEHR_DBG_CFG ADDRESS 0x0400 RW
DEHR_DBG_CFG RESET_VALUE 0x00000000
	DBG_ENA BIT[0]

DEHR_SW_DMA_CFG ADDRESS 0x0404 RW
DEHR_SW_DMA_CFG RESET_VALUE 0x00000000
	SW_RESTORE_REQ BIT[8]
	SW_SAVE_REQ BIT[0]

DEHR_DBG_ADDR ADDRESS 0x0408 RW
DEHR_DBG_ADDR RESET_VALUE 0x00000000
	LINK_END_ADDR BIT[31:16]
	LINK_START_ADDR BIT[15:0]

DEHR_SEC_CFG ADDRESS 0x1000 RW
DEHR_SEC_CFG RESET_VALUE 0x00000000
	DEHR_ENA BIT[4]
	DEHR_LOCK BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.DEHR_BIMC_WRAPPER.DEHR_XPU (level 2)
----------------------------------------------------------------------------------------
dehr_xpu MODULE OFFSET=DEHR_BIMC_WRAPPER+0x00000000 MAX=DEHR_BIMC_WRAPPER+0x000002FF APRE=DEHR_ SPRE=DEHR_ BPRE=DEHR_ ABPRE=DEHR_ FPRE=DEHR_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001801
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(1,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_RGn_SCR(n):(0)-(1) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_RGn_MCR(n):(0)-(1) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.DEHR_BIMC_WRAPPER.DEHR_VMIDMT (level 2)
----------------------------------------------------------------------------------------
dehr_vmidmt MODULE OFFSET=DEHR_BIMC_WRAPPER+0x00001000 MAX=DEHR_BIMC_WRAPPER+0x00001FFF APRE=DEHR_ SPRE=DEHR_ BPRE=DEHR_ ABPRE=DEHR_ FPRE=DEHR_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_SCR1 ADDRESS 0x0004 RW
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000100
	GASRAE BIT[24]
	NSNUMSMRGO BIT[8]

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x80000001
	SES BIT[31]
	SMS BIT[27]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00001000
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDX BIT[11:8]

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4]
	IAS BIT[3:0]

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0001021F
	NUMMSDRB BIT[23:16]
	MSAE BIT[9]
	QRIBE BIT[8]
	NVMID BIT[7:0]

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0]

VMIDMT_SGFSR ADDRESS 0x0048 RW
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	CAF BIT[5]
	USF BIT[1]

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	CAF BIT[5]
	USF BIT[1]

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[24]
	SSDINDEX BIT[16]
	STREAMINDEX BIT[0]

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x00000001
	SMS BIT[27]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00000000
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDX BIT[11:8]

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4]
	IAS BIT[3:0]

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0001021F
	NUMMSDRB BIT[23:16]
	MSAE BIT[9]
	QRIBE BIT[8]
	NVMID BIT[7:0]

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0]

VMIDMT_GFSR ADDRESS 0x0048 RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	USF BIT[1]

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	USF BIT[1]

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[24]
	SSDINDEX BIT[16]
	STREAMINDEX BIT[0]

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_VMIDMTACR ADDRESS 0x009C RW
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

VMIDMT_NSCR0 ADDRESS 0x0400 RW
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_NSCR2 ADDRESS 0x0408 RW
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_NSACR ADDRESS 0x0410 RW
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_NSGFAR0 ADDRESS 0x0440 R
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0]

VMIDMT_NSGFSR ADDRESS 0x0448 RW
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	USF BIT[1]

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	USF BIT[1]

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[24]
	SSDINDEX BIT[16]
	STREAMINDEX BIT[0]

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x00000001
	RWE BIT[0]

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[0]

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2]
	BPMSACFG BIT[1]
	BPSMSACFG BIT[0]

VMIDMT_S2VRn(n):(0)-(0) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR BIT[14:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	VMID BIT[4:0]

VMIDMT_AS2VRn(n):(0)-(0) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30]
	RCISH BIT[29]
	RCOSH BIT[28]
	REQPRIORITYCFG BIT[4]
	REQPRIORITY BIT[1:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.EBI1_PHY_CFG (level 1)
----------------------------------------------------------------------------------------
EBI1_PHY_CFG BASE 0x60480000 SIZE=0x00020000 ebi1_phy_cfgaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.EBI1_PHY_CFG.DIM_C00_DDRPHY_CA (level 2)
----------------------------------------------------------------------------------------
dim_c00_ddrphy_ca MODULE OFFSET=EBI1_PHY_CFG+0x00000000 MAX=EBI1_PHY_CFG+0x00000133 APRE=DIM_C00_ SPRE=DIM_C00_ BPRE=DIM_C00_ ABPRE=DIM_C00_ FPRE=DIM_C00_

DIM_CA_TOP_CFG ADDRESS 0x0000 RW
DIM_CA_TOP_CFG RESET_VALUE 0x00000031
	CA_LB_MODE_SEL BIT[24]
	CA_LB_MODE_EN BIT[23]
	MISR_EN_OVRD BIT[22]
	MISR_DATA_CLK_SEL BIT[21]
	IOCAL_CTLR_SEL BIT[20]
	SDR_MODE_EN BIT[16]
	DEBUG_BUS_SEL BIT[13]
	DEBUG_BUS_EN BIT[12]
	CDC_TEST_EN BIT[8]
	WR_PIPE_EXTEND1 BIT[5]
	WR_PIPE_EXTEND0 BIT[4]
	WR_CLK_SEL BIT[0]

DIM_CA_HW_INFO ADDRESS 0x0004 R
DIM_CA_HW_INFO RESET_VALUE 0x00017005
	CORE_ID BIT[19:16]
	MAJOR_REV BIT[15:12]
	BRANCH_REV BIT[11:8]
	MINOR_REV BIT[7:0]

DIM_CA_HW_VERSION ADDRESS 0x0008 R
DIM_CA_HW_VERSION RESET_VALUE 0x10050003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

DIM_CA_PAD_CFG0 ADDRESS 0x0010 RW
DIM_CA_PAD_CFG0 RESET_VALUE 0xE0222240
	CA_DDR_MODE1 BIT[31]
	CA_DDR_MODE0 BIT[30]
	CA_LV_MODE BIT[29]
	CA_ODT_ENA BIT[28]
	CA_ODT BIT[27:26]
	CA_PULL BIT[25:24]
	CA_NSLEW BIT[21:20]
	CA_PSLEW BIT[17:16]
	CA_NRXDEL BIT[13:12]
	CA_PRXDEL BIT[9:8]
	CA_VM_SHIFT_ENA BIT[7]
	CA_ROUT BIT[6:4]
	CA_DCC BIT[2:0]

DIM_CA_PAD_CFG1 ADDRESS 0x0014 RW
DIM_CA_PAD_CFG1 RESET_VALUE 0xE0220040
	CK_DDR_MODE1 BIT[31]
	CK_DDR_MODE0 BIT[30]
	CK_LV_MODE BIT[29]
	CK_ODT_ENA1 BIT[27]
	CK_ODT_ENA BIT[26]
	CK_ODT BIT[25:24]
	CK_NSLEW BIT[21:20]
	CK_PSLEW BIT[17:16]
	CK_CUR_MODE1 BIT[13]
	CK_CUR_MODE0 BIT[12]
	CK_VM_SHIFT_ENA BIT[7]
	CK_ROUT BIT[6:4]
	CK_DCC BIT[2:0]

DIM_CA_PAD_CFG2 ADDRESS 0x0018 RW
DIM_CA_PAD_CFG2 RESET_VALUE 0x1000000A
	VREF_LDO_ENA BIT[29]
	VREF_PASSGATE_ENA BIT[28]
	VREF_SP_OUT BIT[27:24]
	VREF_SP_IN BIT[21:18]
	VREF_BYPASS_ENA BIT[17]
	VREF_RDIV_ENA BIT[16]
	VREF_PULLDN_SPEED_CNTL BIT[13:8]
	VREF_LEVEL_CNTL BIT[5:0]

DIM_CA_PAD_CFG3 ADDRESS 0x001C RW
DIM_CA_PAD_CFG3 RESET_VALUE 0x30300000
	CS_N_IE BIT[31:30]
	CS_N_OE BIT[29:28]
	CK_IE BIT[25]
	CK_OE BIT[24]
	CKE_IE BIT[23:22]
	CKE_OE BIT[21:20]
	CA_IE BIT[19:10]
	CA_OE BIT[9:0]

DIM_CA_PAD_CFG4 ADDRESS 0x0020 RW
DIM_CA_PAD_CFG4 RESET_VALUE 0x00000000
	CS_N_OE_DYN_ENA BIT[31:30]
	CS_N_OE_DYN BIT[29:28]
	CKE_OE_DYN_ENA BIT[23:22]
	CKE_OE_DYN BIT[21:20]
	CA_OE_DYN_ENA BIT[19:10]
	CA_OE_DYN BIT[9:0]

DDRPHY_CA_MISR_CFG ADDRESS 0x0024 RW
DDRPHY_CA_MISR_CFG RESET_VALUE 0x872C56BD
	SEED_VALUE BIT[31:0]

DDRPHY_CA_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_CA_MISR_EVEN_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0]

DDRPHY_CA_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_CA_MISR_ODD_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0]

DIM_CA_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_CA_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
	ERROR_CODE_UPDATE_EN BIT[25]
	TRACKING_CAL_ENA BIT[24]
	OSC_COUNT_ERR_TOLERANCE BIT[23:20]
	TRACK_CALIB_MODE BIT[19]
	FULL_DELAY BIT[18]
	HW_AUTOCAL_ENA BIT[17]
	SW_TRIG_FULL_CALIB BIT[16]
	OSC_PRE_DIV BIT[13:12]
	TMUX_CHAR BIT[10:0]

DIM_CA_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_CA_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
	OSC_COUNT_DELAY BIT[26:24]
	STANDBY_DELAY BIT[23:20]
	DEL_MODE_DELAY BIT[18:16]
	OSC_MODE_DELAY BIT[14:12]
	DECODER_DELAY BIT[10:8]
	DIVIDER_DELAY BIT[6:4]
	MULTIPLIER_DELAY BIT[2:0]

DIM_CA_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_CA_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
	INVALID_TIMER_ENA BIT[24]
	INVALID_TIMER_VAL BIT[23:20]
	TIMER_ENA BIT[16]
	TIMER_VAL BIT[15:0]

DIM_CA_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_CA_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
	FF_TIMER_ENA BIT[12]
	FF_TIMER_VAL BIT[9:0]

DIM_CA_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_CA_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
	TREF BIT[31:16]
	CCAL_REF_COUNT BIT[13:8]
	FCAL_REF_COUNT BIT[5:0]

DIM_CA_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_CA_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
	CCAL_SUBUNIT_CAPS BIT[12:8]
	CCAL_UNITSTEPS BIT[5:0]

DIM_CA_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_CA_CDC_RSVD_CFG RESET_VALUE 0x00000000
	TEMP_FIELD BIT[15:0]

DIM_CA_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_CA_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20]
	SUBUNIT_OFFSET_SIGN BIT[19]
	SUBUNIT_OFFSET BIT[16:12]
	UNIT_OFFSET_MODE BIT[8]
	UNIT_OFFSET_SIGN BIT[7]
	UNIT_OFFSET BIT[5:0]

DIM_CA_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_CA_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28]
	TARGET_COUNT BIT[27:16]
	DELAY_VAL BIT[11:0]

DIM_CA_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_CA_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3]
	SW_OSC_MODE BIT[2]
	SW_DA_SEL BIT[1]
	SW_LOAD BIT[0]

DIM_CA_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_CA_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3]
	CDC_OSC_TEST_EN BIT[2]
	CDC_TEST_EN BIT[1]
	CDC_OUT_ONTEST2 BIT[0]

DIM_CA_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_CA_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16]
	SW_OVRD_DA1_OSC_EN BIT[11]
	SW_OVRD_DA1_IN_EN BIT[10]
	SW_OVRD_DA0_OSC_EN BIT[9]
	SW_OVRD_DA0_IN_EN BIT[8]
	SW_OVRD_CDC_COUNTER_RST BIT[3]
	SW_OVRD_LOAD_DA_SEL BIT[2]
	SW_OVRD_ACTV_DA_SEL BIT[1]
	SW_OVRD_ENA BIT[0]

DIM_CA_CDC_STATUS0 ADDRESS 0x0070 R
DIM_CA_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24]
	SW_REF_GATE_COUNT BIT[23:16]
	OSC_COUNT BIT[15:4]
	CURR_SEL_DA BIT[3]
	CTLR_SM_IDLE BIT[2]
	OSC_DONE BIT[1]
	CALIBRATION_DONE BIT[0]

DIM_CA_CDC_STATUS1 ADDRESS 0x0074 R
DIM_CA_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16]
	CURR_TMUX_DELAY BIT[11:0]

DIM_CA_CDC_STATUS2 ADDRESS 0x0078 R
DIM_CA_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24]
	DA1_UNITSTEPS BIT[21:16]
	DA0_SUBUNITS BIT[12:8]
	DA0_UNITSTEPS BIT[5:0]

DIM_CA_CDC_STATUS3 ADDRESS 0x007C R
DIM_CA_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24]
	COUNT_ERROR BIT[23:12]
	CURR_TARGET_COUNT BIT[11:0]

DIM_CA_IOC_CTLR_CFG ADDRESS 0x00E0 RW
DIM_CA_IOC_CTLR_CFG RESET_VALUE 0x00000000
	CAL_NOW BIT[31]
		NO_OP VALUE 0x0
		START_IOCAL_IMMEDIATELY VALUE 0x1
	IO_CAL_AUTO BIT[30]
	IO_CAL_FF_TIMER_EN BIT[29]
	IO_CAL_BANDGAP_DYN_CTRL BIT[28]
	SW_FFCLK_ON BIT[25]
	LV_MODE BIT[24]
		ENUM_1_8V VALUE 0x0
		NON_1_8V VALUE 0x1
	MARGIN_LOAD BIT[20:16]
		ALWAYS_UPDATE VALUE 0x00
	IMP_SEL BIT[13:12]
	PN_SEL_CA BIT[10]
	PN_SEL_DATA BIT[9]
	CAL_USE_LAST BIT[8]
		START_FROM_A_FIXED_VALUES_SPECIFIED_IN_IOC_CTLR_PNCNT_CFG VALUE 0x0
		START_FROM_PREVIOUS_IOCAL_PNCNT_RESULTS VALUE 0x1
	SAMPLE_POINT BIT[6:4]
		ENUM_1 VALUE 0x0
		ENUM_3 VALUE 0x1
		ENUM_5 VALUE 0x2
		ENUM_7 VALUE 0x3
		ENUM_9 VALUE 0x4
		ENUM_11 VALUE 0x5
		ENUM_13 VALUE 0x6
		ENUM_15 VALUE 0x7
	DDR_MODE1 BIT[3]
	DDR_MODE0 BIT[2]
	BANDGAP_ENA1 BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BANDGAP_ENA0 BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DIM_CA_IOC_CTLR_PNCNT_CFG ADDRESS 0x00E4 RW
DIM_CA_IOC_CTLR_PNCNT_CFG RESET_VALUE 0x00000000
	NCNT_INIT_CSR BIT[12:8]
	PCNT_INIT_CSR BIT[4:0]

DIM_CA_IOC_CTLR_TIMER_CFG ADDRESS 0x00E8 RW
DIM_CA_IOC_CTLR_TIMER_CFG RESET_VALUE 0x00000000
	TIMER_PERIOD BIT[31:16]
	FF_TIMER_PERIOD BIT[15:0]
		INVALID VALUE 0x0000

DIM_CA_IOC_CTLR_TIMER_STATUS ADDRESS 0x00EC R
DIM_CA_IOC_CTLR_TIMER_STATUS RESET_VALUE 0x00000000
	TIMER_STATUS BIT[15:0]

DIM_CA_IOC_CTLR_CHAR_CFG ADDRESS 0x00F0 RW
DIM_CA_IOC_CTLR_CHAR_CFG RESET_VALUE 0x00000000
	SM_BYP_ENA BIT[16]
		NON_BYPASS_STATE_MACHINE_CONTROLS_IOCAL_PAD_INPUTS VALUE 0x0
		BYPASS_THIS_REGISTER_CONTROLS_IOCAL_PAD_INPUTS VALUE 0x1
	SM_BYP_N_ENA BIT[15]
		DEASSERTED VALUE 0x0
		ASSERTED VALUE 0x1
	SM_BYP_NCNT BIT[12:8]
		COUNT_0 VALUE 0x00
	SM_BYP_P_ENA BIT[7]
		DEASSERTED VALUE 0x0
		ASSERTED VALUE 0x1
	SM_BYP_PCNT BIT[4:0]
		COUNT_0 VALUE 0x00

DIM_CA_IOC_CTLR_STATUS ADDRESS 0x00F4 R
DIM_CA_IOC_CTLR_STATUS RESET_VALUE 0x00011010
	INIT_IOCAL_DONE BIT[31]
		INIT_CAL_NEVER_DONE VALUE 0x0
		INIT_CAL_FINISHED VALUE 0x1
	IOCAL_DONE_D BIT[18]
		IN_PROGRESS VALUE 0x0
		FINISHED VALUE 0x1
	IOCAL_BUSY BIT[17]
		IDLE VALUE 0x0
		BUSY VALUE 0x1
	SYNC_COMP BIT[16]
	NCNT_HOLD BIT[12:8]
	PCNT_HOLD BIT[4:0]

DIM_CA_CA_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_CA_CA_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31]
		OVERRIDE VALUE 0x0
		AUTO_CAL VALUE 0x1
	NCNT_SW_VAL BIT[28:24]
	PCNT_SW_VAL BIT[20:16]
	NCNT_OFFSET_SIGN BIT[15]
		ADD VALUE 0x0
		SUBTRACT VALUE 0x1
	NCNT_SW_OFFSET BIT[12:8]
		COUNT_0 VALUE 0x00
	PCNT_OFFSET_SIGN BIT[7]
		ADD VALUE 0x0
		SUBTRACT VALUE 0x1
	PCNT_SW_OFFSET BIT[4:0]
		COUNT_0 VALUE 0x00

DIM_CA_CA_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_CA_CA_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8]
	PAD_PCNT BIT[4:0]

DIM_CA_CK_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_CA_CK_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31]
		OVERRIDE VALUE 0x0
		AUTO_CAL VALUE 0x1
	NCNT_SW_VAL BIT[28:24]
	PCNT_SW_VAL BIT[20:16]
	NCNT_OFFSET_SIGN BIT[15]
		ADD VALUE 0x0
		SUBTRACT VALUE 0x1
	NCNT_SW_OFFSET BIT[12:8]
		COUNT_0 VALUE 0x00
	PCNT_OFFSET_SIGN BIT[7]
		ADD VALUE 0x0
		SUBTRACT VALUE 0x1
	PCNT_SW_OFFSET BIT[4:0]
		COUNT_0 VALUE 0x00

DIM_CA_CK_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_CA_CK_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8]
	PAD_PCNT BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.EBI1_PHY_CFG.DIM_D00_DDRPHY_DQ (level 2)
----------------------------------------------------------------------------------------
dim_d00_ddrphy_dq MODULE OFFSET=EBI1_PHY_CFG+0x00000800 MAX=EBI1_PHY_CFG+0x00000933 APRE=DIM_D00_ SPRE=DIM_D00_ BPRE=DIM_D00_ ABPRE=DIM_D00_ FPRE=DIM_D00_

DIM_DQ_TOP_CFG ADDRESS 0x0000 RW
DIM_DQ_TOP_CFG RESET_VALUE 0x00000031
	DQ_LB_MODE_SEL BIT[30]
	DQ_LB_MODE_EN BIT[29]
	MISR_EN_OVRD BIT[28]
	MISR_DATA_CLK_SEL BIT[27]
	CDC_LDO_EN BIT[26]
	CDC_SWITCH_RC_EN BIT[25]
	CDC_SWITCH_BYPASS_OFF BIT[24]
	LDO_GAIN_EN BIT[16]
	DEBUG_BUS_SEL BIT[13]
	DEBUG_BUS_EN BIT[12]
	CDC_TEST_EN BIT[8]
	WR_PIPE_EXTEND1 BIT[5]
	WR_PIPE_EXTEND0 BIT[4]
	WR_CLK_SEL BIT[0]

DIM_DQ_HW_INFO ADDRESS 0x0004 R
DIM_DQ_HW_INFO RESET_VALUE 0x00017005
	CORE_ID BIT[19:16]
	MAJOR_REV BIT[15:12]
	BRANCH_REV BIT[11:8]
	MINOR_REV BIT[7:0]

DIM_DQ_HW_VERSION ADDRESS 0x0008 R
DIM_DQ_HW_VERSION RESET_VALUE 0x10050003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

DIM_DQ_PAD_CFG0 ADDRESS 0x0010 RW
DIM_DQ_PAD_CFG0 RESET_VALUE 0xE0222240
	DQ_DDR_MODE1 BIT[31]
	DQ_DDR_MODE0 BIT[30]
	DQ_LV_MODE BIT[29]
	DQ_ODT_ENA BIT[28]
	DQ_ODT BIT[27:26]
	DQ_PULL_B BIT[25:24]
	DQ_NSLEW BIT[21:20]
	DQ_PSLEW BIT[17:16]
	DQ_NRXDEL BIT[13:12]
	DQ_PRXDEL BIT[9:8]
	DQ_VM_SHIFT_ENA BIT[7]
	DQ_ROUT BIT[6:4]
	DQ_DCC BIT[2:0]

DIM_DQ_PAD_CFG1 ADDRESS 0x0014 RW
DIM_DQ_PAD_CFG1 RESET_VALUE 0xE0222240
	DQS_DDR_MODE1 BIT[31]
	DQS_DDR_MODE0 BIT[30]
	DQS_LV_MODE BIT[29]
	DQS_ODT_ENA BIT[28]
	DQS_ODT BIT[27:26]
	DQS_PULL BIT[25:24]
	DQS_NSLEW BIT[21:20]
	DQS_PSLEW BIT[17:16]
	DQS_NRXDEL BIT[13:12]
	DQS_PRXDEL BIT[9:8]
	DQS_VM_SHIFT_ENA BIT[7]
	DQS_ROUT BIT[6:4]
	DQS_DCC BIT[2:0]

DIM_DQ_PAD_CFG2 ADDRESS 0x0018 RW
DIM_DQ_PAD_CFG2 RESET_VALUE 0x1000000A
	VREF_LDO_ENA BIT[29]
	VREF_PASSGATE_ENA BIT[28]
	VREF_SP_OUT BIT[27:24]
	VREF_SP_IN BIT[21:18]
	VREF_BYPASS_ENA BIT[17]
	VREF_RDIV_ENA BIT[16]
	VREF_PULLDN_SPEED_CNTL BIT[13:8]
	VREF_LEVEL_CNTL BIT[5:0]

DIM_DQ_PAD_CFG3 ADDRESS 0x0020 RW
DIM_DQ_PAD_CFG3 RESET_VALUE 0x1000FF11
	DQS_DIFF_MODE BIT[28]
	DQ_ODT_ENA1 BIT[23]
	DQ_ODT_ENA0 BIT[22]
	DQ_ODT BIT[21:20]
	DQS_ODT_ENA1 BIT[19]
	DQS_ODT_ENA0 BIT[18]
	DQS_ODT BIT[17:16]
	DQ_IE_OE BIT[15:8]
	DQS_IE_OE BIT[4]
	DM_IE BIT[1]
	DM_OE BIT[0]

DDRPHY_DQ_MISR_CFG ADDRESS 0x000C RW
DDRPHY_DQ_MISR_CFG RESET_VALUE 0x872C56BD
	SEED_VALUE BIT[31:0]

DDRPHY_DQ_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_DQ_MISR_EVEN_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0]

DDRPHY_DQ_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_DQ_MISR_ODD_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0]

DIM_DQ_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_DQ_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
	ERROR_CODE_UPDATE_EN BIT[26]
	STAGGER_CAL_ENA BIT[25]
	TRACKING_CAL_ENA BIT[24]
	OSC_COUNT_ERR_TOLERANCE BIT[23:20]
	TRACK_CALIB_MODE BIT[19]
	FULL_DELAY BIT[18]
	HW_AUTOCAL_ENA BIT[17]
	SW_TRIG_FULL_CALIB BIT[16]
	OSC_PRE_DIV BIT[13:12]
	TMUX_CHAR BIT[10:0]

DIM_DQ_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_DQ_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
	OSC_COUNT_DELAY BIT[26:24]
	STANDBY_DELAY BIT[23:20]
	DEL_MODE_DELAY BIT[18:16]
	OSC_MODE_DELAY BIT[14:12]
	DECODER_DELAY BIT[10:8]
	DIVIDER_DELAY BIT[6:4]
	MULTIPLIER_DELAY BIT[2:0]

DIM_DQ_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_DQ_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
	INVALID_TIMER_ENA BIT[24]
	INVALID_TIMER_VAL BIT[23:20]
	TIMER_ENA BIT[16]
	TIMER_VAL BIT[15:0]

DIM_DQ_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_DQ_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
	FF_TIMER_ENA BIT[12]
	FF_TIMER_VAL BIT[9:0]

DIM_DQ_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_DQ_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
	TREF BIT[31:16]
	CCAL_REF_COUNT BIT[13:8]
	FCAL_REF_COUNT BIT[5:0]

DIM_DQ_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_DQ_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
	CCAL_SUBUNIT_CAPS BIT[12:8]
	CCAL_UNITSTEPS BIT[5:0]

DIM_DQ_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_DQ_CDC_RSVD_CFG RESET_VALUE 0x00000000
	TEMP_FIELD BIT[15:0]

DIM_DQ_RD_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_DQ_RD_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20]
	SUBUNIT_OFFSET_SIGN BIT[19]
	SUBUNIT_OFFSET BIT[16:12]
	UNIT_OFFSET_MODE BIT[8]
	UNIT_OFFSET_SIGN BIT[7]
	UNIT_OFFSET BIT[5:0]

DIM_DQ_RD_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_DQ_RD_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28]
	TARGET_COUNT BIT[27:16]
	DELAY_VAL BIT[11:0]

DIM_DQ_RD_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_DQ_RD_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3]
	SW_OSC_MODE BIT[2]
	SW_DA_SEL BIT[1]
	SW_LOAD BIT[0]

DIM_DQ_RD_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_DQ_RD_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3]
	CDC_OSC_TEST_EN BIT[2]
	CDC_TEST_EN BIT[1]
	CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_RD_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_DQ_RD_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16]
	SW_OVRD_DA1_OSC_EN BIT[11]
	SW_OVRD_DA1_IN_EN BIT[10]
	SW_OVRD_DA0_OSC_EN BIT[9]
	SW_OVRD_DA0_IN_EN BIT[8]
	SW_OVRD_CDC_COUNTER_RST BIT[3]
	SW_OVRD_LOAD_DA_SEL BIT[2]
	SW_OVRD_ACTV_DA_SEL BIT[1]
	SW_OVRD_ENA BIT[0]

DIM_DQ_RD_CDC_SLAVE_DDA_CFG ADDRESS 0x0060 RW
DIM_DQ_RD_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
	SLAV_DDA_OFFSET_MODE BIT[17]
	SLAV_DDA_OFFSET_SIGN BIT[16]
	SLAVE_DDA_OFFSET BIT[15:12]
	SLAVE_DDA_DELAY BIT[10:0]

DIM_DQ_RD_CDC_STATUS0 ADDRESS 0x0070 R
DIM_DQ_RD_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24]
	SW_REF_GATE_COUNT BIT[23:16]
	OSC_COUNT BIT[15:4]
	CURR_SEL_DA BIT[3]
	CTLR_SM_IDLE BIT[2]
	OSC_DONE BIT[1]
	CALIBRATION_DONE BIT[0]

DIM_DQ_RD_CDC_STATUS1 ADDRESS 0x0074 R
DIM_DQ_RD_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16]
	CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_RD_CDC_STATUS2 ADDRESS 0x0078 R
DIM_DQ_RD_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24]
	DA1_UNITSTEPS BIT[21:16]
	DA0_SUBUNITS BIT[12:8]
	DA0_UNITSTEPS BIT[5:0]

DIM_DQ_RD_CDC_STATUS3 ADDRESS 0x007C R
DIM_DQ_RD_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24]
	COUNT_ERROR BIT[23:12]
	CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_RD_CDC_STATUS4 ADDRESS 0x0080 R
DIM_DQ_RD_CDC_STATUS4 RESET_VALUE 0x000000FF
	SLAVE_DDA_DA1_TAPS BIT[7:4]
	SLAVE_DDA_DA0_TAPS BIT[3:0]

DIM_DQ_WR_CDC_OFFSET_CFG ADDRESS 0x00AC RW
DIM_DQ_WR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20]
	SUBUNIT_OFFSET_SIGN BIT[19]
	SUBUNIT_OFFSET BIT[16:12]
	UNIT_OFFSET_MODE BIT[8]
	UNIT_OFFSET_SIGN BIT[7]
	UNIT_OFFSET BIT[5:0]

DIM_DQ_WR_CDC_DELAY_CFG ADDRESS 0x00B0 RW
DIM_DQ_WR_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28]
	TARGET_COUNT BIT[27:16]
	DELAY_VAL BIT[11:0]

DIM_DQ_WR_CDC_SW_MODE_CFG ADDRESS 0x00B4 RW
DIM_DQ_WR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3]
	SW_OSC_MODE BIT[2]
	SW_DA_SEL BIT[1]
	SW_LOAD BIT[0]

DIM_DQ_WR_CDC_TEST_CFG ADDRESS 0x00B8 RW
DIM_DQ_WR_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3]
	CDC_OSC_TEST_EN BIT[2]
	CDC_TEST_EN BIT[1]
	CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_WR_CDC_SW_OVRD_CFG ADDRESS 0x00BC RW
DIM_DQ_WR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16]
	SW_OVRD_DA1_OSC_EN BIT[11]
	SW_OVRD_DA1_IN_EN BIT[10]
	SW_OVRD_DA0_OSC_EN BIT[9]
	SW_OVRD_DA0_IN_EN BIT[8]
	SW_OVRD_CDC_COUNTER_RST BIT[3]
	SW_OVRD_LOAD_DA_SEL BIT[2]
	SW_OVRD_ACTV_DA_SEL BIT[1]
	SW_OVRD_ENA BIT[0]

DIM_DQ_WR_CDC_STATUS0 ADDRESS 0x00D0 R
DIM_DQ_WR_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24]
	SW_REF_GATE_COUNT BIT[23:16]
	OSC_COUNT BIT[15:4]
	CURR_SEL_DA BIT[3]
	CTLR_SM_IDLE BIT[2]
	OSC_DONE BIT[1]
	CALIBRATION_DONE BIT[0]

DIM_DQ_WR_CDC_STATUS1 ADDRESS 0x00D4 R
DIM_DQ_WR_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16]
	CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_WR_CDC_STATUS2 ADDRESS 0x00D8 R
DIM_DQ_WR_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24]
	DA1_UNITSTEPS BIT[21:16]
	DA0_SUBUNITS BIT[12:8]
	DA0_UNITSTEPS BIT[5:0]

DIM_DQ_WR_CDC_STATUS3 ADDRESS 0x00DC R
DIM_DQ_WR_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24]
	COUNT_ERROR BIT[23:12]
	CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_DQ_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_DQ_DQ_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31]
	NCNT_SW_VAL BIT[28:24]
	PCNT_SW_VAL BIT[20:16]
	NCNT_OFFSET_SIGN BIT[15]
	NCNT_SW_OFFSET BIT[12:8]
	PCNT_OFFSET_SIGN BIT[7]
	PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQ_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_DQ_DQ_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8]
	PAD_PCNT BIT[4:0]

DIM_DQ_DQS_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_DQ_DQS_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31]
	NCNT_SW_VAL BIT[28:24]
	PCNT_SW_VAL BIT[20:16]
	NCNT_OFFSET_SIGN BIT[15]
	NCNT_SW_OFFSET BIT[12:8]
	PCNT_OFFSET_SIGN BIT[7]
	PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQS_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_DQ_DQS_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8]
	PAD_PCNT BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.EBI1_PHY_CFG.DIM_D01_DDRPHY_DQ (level 2)
----------------------------------------------------------------------------------------
dim_d01_ddrphy_dq MODULE OFFSET=EBI1_PHY_CFG+0x00001000 MAX=EBI1_PHY_CFG+0x00001133 APRE=DIM_D01_ SPRE=DIM_D01_ BPRE=DIM_D01_ ABPRE=DIM_D01_ FPRE=DIM_D01_

DIM_DQ_TOP_CFG ADDRESS 0x0000 RW
DIM_DQ_TOP_CFG RESET_VALUE 0x00000031
	DQ_LB_MODE_SEL BIT[30]
	DQ_LB_MODE_EN BIT[29]
	MISR_EN_OVRD BIT[28]
	MISR_DATA_CLK_SEL BIT[27]
	CDC_LDO_EN BIT[26]
	CDC_SWITCH_RC_EN BIT[25]
	CDC_SWITCH_BYPASS_OFF BIT[24]
	LDO_GAIN_EN BIT[16]
	DEBUG_BUS_SEL BIT[13]
	DEBUG_BUS_EN BIT[12]
	CDC_TEST_EN BIT[8]
	WR_PIPE_EXTEND1 BIT[5]
	WR_PIPE_EXTEND0 BIT[4]
	WR_CLK_SEL BIT[0]

DIM_DQ_HW_INFO ADDRESS 0x0004 R
DIM_DQ_HW_INFO RESET_VALUE 0x00017005
	CORE_ID BIT[19:16]
	MAJOR_REV BIT[15:12]
	BRANCH_REV BIT[11:8]
	MINOR_REV BIT[7:0]

DIM_DQ_HW_VERSION ADDRESS 0x0008 R
DIM_DQ_HW_VERSION RESET_VALUE 0x10050003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

DIM_DQ_PAD_CFG0 ADDRESS 0x0010 RW
DIM_DQ_PAD_CFG0 RESET_VALUE 0xE0222240
	DQ_DDR_MODE1 BIT[31]
	DQ_DDR_MODE0 BIT[30]
	DQ_LV_MODE BIT[29]
	DQ_ODT_ENA BIT[28]
	DQ_ODT BIT[27:26]
	DQ_PULL_B BIT[25:24]
	DQ_NSLEW BIT[21:20]
	DQ_PSLEW BIT[17:16]
	DQ_NRXDEL BIT[13:12]
	DQ_PRXDEL BIT[9:8]
	DQ_VM_SHIFT_ENA BIT[7]
	DQ_ROUT BIT[6:4]
	DQ_DCC BIT[2:0]

DIM_DQ_PAD_CFG1 ADDRESS 0x0014 RW
DIM_DQ_PAD_CFG1 RESET_VALUE 0xE0222240
	DQS_DDR_MODE1 BIT[31]
	DQS_DDR_MODE0 BIT[30]
	DQS_LV_MODE BIT[29]
	DQS_ODT_ENA BIT[28]
	DQS_ODT BIT[27:26]
	DQS_PULL BIT[25:24]
	DQS_NSLEW BIT[21:20]
	DQS_PSLEW BIT[17:16]
	DQS_NRXDEL BIT[13:12]
	DQS_PRXDEL BIT[9:8]
	DQS_VM_SHIFT_ENA BIT[7]
	DQS_ROUT BIT[6:4]
	DQS_DCC BIT[2:0]

DIM_DQ_PAD_CFG2 ADDRESS 0x0018 RW
DIM_DQ_PAD_CFG2 RESET_VALUE 0x1000000A
	VREF_LDO_ENA BIT[29]
	VREF_PASSGATE_ENA BIT[28]
	VREF_SP_OUT BIT[27:24]
	VREF_SP_IN BIT[21:18]
	VREF_BYPASS_ENA BIT[17]
	VREF_RDIV_ENA BIT[16]
	VREF_PULLDN_SPEED_CNTL BIT[13:8]
	VREF_LEVEL_CNTL BIT[5:0]

DIM_DQ_PAD_CFG3 ADDRESS 0x0020 RW
DIM_DQ_PAD_CFG3 RESET_VALUE 0x1000FF11
	DQS_DIFF_MODE BIT[28]
	DQ_ODT_ENA1 BIT[23]
	DQ_ODT_ENA0 BIT[22]
	DQ_ODT BIT[21:20]
	DQS_ODT_ENA1 BIT[19]
	DQS_ODT_ENA0 BIT[18]
	DQS_ODT BIT[17:16]
	DQ_IE_OE BIT[15:8]
	DQS_IE_OE BIT[4]
	DM_IE BIT[1]
	DM_OE BIT[0]

DDRPHY_DQ_MISR_CFG ADDRESS 0x000C RW
DDRPHY_DQ_MISR_CFG RESET_VALUE 0x872C56BD
	SEED_VALUE BIT[31:0]

DDRPHY_DQ_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_DQ_MISR_EVEN_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0]

DDRPHY_DQ_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_DQ_MISR_ODD_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0]

DIM_DQ_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_DQ_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
	ERROR_CODE_UPDATE_EN BIT[26]
	STAGGER_CAL_ENA BIT[25]
	TRACKING_CAL_ENA BIT[24]
	OSC_COUNT_ERR_TOLERANCE BIT[23:20]
	TRACK_CALIB_MODE BIT[19]
	FULL_DELAY BIT[18]
	HW_AUTOCAL_ENA BIT[17]
	SW_TRIG_FULL_CALIB BIT[16]
	OSC_PRE_DIV BIT[13:12]
	TMUX_CHAR BIT[10:0]

DIM_DQ_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_DQ_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
	OSC_COUNT_DELAY BIT[26:24]
	STANDBY_DELAY BIT[23:20]
	DEL_MODE_DELAY BIT[18:16]
	OSC_MODE_DELAY BIT[14:12]
	DECODER_DELAY BIT[10:8]
	DIVIDER_DELAY BIT[6:4]
	MULTIPLIER_DELAY BIT[2:0]

DIM_DQ_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_DQ_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
	INVALID_TIMER_ENA BIT[24]
	INVALID_TIMER_VAL BIT[23:20]
	TIMER_ENA BIT[16]
	TIMER_VAL BIT[15:0]

DIM_DQ_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_DQ_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
	FF_TIMER_ENA BIT[12]
	FF_TIMER_VAL BIT[9:0]

DIM_DQ_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_DQ_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
	TREF BIT[31:16]
	CCAL_REF_COUNT BIT[13:8]
	FCAL_REF_COUNT BIT[5:0]

DIM_DQ_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_DQ_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
	CCAL_SUBUNIT_CAPS BIT[12:8]
	CCAL_UNITSTEPS BIT[5:0]

DIM_DQ_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_DQ_CDC_RSVD_CFG RESET_VALUE 0x00000000
	TEMP_FIELD BIT[15:0]

DIM_DQ_RD_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_DQ_RD_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20]
	SUBUNIT_OFFSET_SIGN BIT[19]
	SUBUNIT_OFFSET BIT[16:12]
	UNIT_OFFSET_MODE BIT[8]
	UNIT_OFFSET_SIGN BIT[7]
	UNIT_OFFSET BIT[5:0]

DIM_DQ_RD_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_DQ_RD_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28]
	TARGET_COUNT BIT[27:16]
	DELAY_VAL BIT[11:0]

DIM_DQ_RD_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_DQ_RD_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3]
	SW_OSC_MODE BIT[2]
	SW_DA_SEL BIT[1]
	SW_LOAD BIT[0]

DIM_DQ_RD_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_DQ_RD_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3]
	CDC_OSC_TEST_EN BIT[2]
	CDC_TEST_EN BIT[1]
	CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_RD_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_DQ_RD_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16]
	SW_OVRD_DA1_OSC_EN BIT[11]
	SW_OVRD_DA1_IN_EN BIT[10]
	SW_OVRD_DA0_OSC_EN BIT[9]
	SW_OVRD_DA0_IN_EN BIT[8]
	SW_OVRD_CDC_COUNTER_RST BIT[3]
	SW_OVRD_LOAD_DA_SEL BIT[2]
	SW_OVRD_ACTV_DA_SEL BIT[1]
	SW_OVRD_ENA BIT[0]

DIM_DQ_RD_CDC_SLAVE_DDA_CFG ADDRESS 0x0060 RW
DIM_DQ_RD_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
	SLAV_DDA_OFFSET_MODE BIT[17]
	SLAV_DDA_OFFSET_SIGN BIT[16]
	SLAVE_DDA_OFFSET BIT[15:12]
	SLAVE_DDA_DELAY BIT[10:0]

DIM_DQ_RD_CDC_STATUS0 ADDRESS 0x0070 R
DIM_DQ_RD_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24]
	SW_REF_GATE_COUNT BIT[23:16]
	OSC_COUNT BIT[15:4]
	CURR_SEL_DA BIT[3]
	CTLR_SM_IDLE BIT[2]
	OSC_DONE BIT[1]
	CALIBRATION_DONE BIT[0]

DIM_DQ_RD_CDC_STATUS1 ADDRESS 0x0074 R
DIM_DQ_RD_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16]
	CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_RD_CDC_STATUS2 ADDRESS 0x0078 R
DIM_DQ_RD_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24]
	DA1_UNITSTEPS BIT[21:16]
	DA0_SUBUNITS BIT[12:8]
	DA0_UNITSTEPS BIT[5:0]

DIM_DQ_RD_CDC_STATUS3 ADDRESS 0x007C R
DIM_DQ_RD_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24]
	COUNT_ERROR BIT[23:12]
	CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_RD_CDC_STATUS4 ADDRESS 0x0080 R
DIM_DQ_RD_CDC_STATUS4 RESET_VALUE 0x000000FF
	SLAVE_DDA_DA1_TAPS BIT[7:4]
	SLAVE_DDA_DA0_TAPS BIT[3:0]

DIM_DQ_WR_CDC_OFFSET_CFG ADDRESS 0x00AC RW
DIM_DQ_WR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20]
	SUBUNIT_OFFSET_SIGN BIT[19]
	SUBUNIT_OFFSET BIT[16:12]
	UNIT_OFFSET_MODE BIT[8]
	UNIT_OFFSET_SIGN BIT[7]
	UNIT_OFFSET BIT[5:0]

DIM_DQ_WR_CDC_DELAY_CFG ADDRESS 0x00B0 RW
DIM_DQ_WR_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28]
	TARGET_COUNT BIT[27:16]
	DELAY_VAL BIT[11:0]

DIM_DQ_WR_CDC_SW_MODE_CFG ADDRESS 0x00B4 RW
DIM_DQ_WR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3]
	SW_OSC_MODE BIT[2]
	SW_DA_SEL BIT[1]
	SW_LOAD BIT[0]

DIM_DQ_WR_CDC_TEST_CFG ADDRESS 0x00B8 RW
DIM_DQ_WR_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3]
	CDC_OSC_TEST_EN BIT[2]
	CDC_TEST_EN BIT[1]
	CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_WR_CDC_SW_OVRD_CFG ADDRESS 0x00BC RW
DIM_DQ_WR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16]
	SW_OVRD_DA1_OSC_EN BIT[11]
	SW_OVRD_DA1_IN_EN BIT[10]
	SW_OVRD_DA0_OSC_EN BIT[9]
	SW_OVRD_DA0_IN_EN BIT[8]
	SW_OVRD_CDC_COUNTER_RST BIT[3]
	SW_OVRD_LOAD_DA_SEL BIT[2]
	SW_OVRD_ACTV_DA_SEL BIT[1]
	SW_OVRD_ENA BIT[0]

DIM_DQ_WR_CDC_STATUS0 ADDRESS 0x00D0 R
DIM_DQ_WR_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24]
	SW_REF_GATE_COUNT BIT[23:16]
	OSC_COUNT BIT[15:4]
	CURR_SEL_DA BIT[3]
	CTLR_SM_IDLE BIT[2]
	OSC_DONE BIT[1]
	CALIBRATION_DONE BIT[0]

DIM_DQ_WR_CDC_STATUS1 ADDRESS 0x00D4 R
DIM_DQ_WR_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16]
	CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_WR_CDC_STATUS2 ADDRESS 0x00D8 R
DIM_DQ_WR_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24]
	DA1_UNITSTEPS BIT[21:16]
	DA0_SUBUNITS BIT[12:8]
	DA0_UNITSTEPS BIT[5:0]

DIM_DQ_WR_CDC_STATUS3 ADDRESS 0x00DC R
DIM_DQ_WR_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24]
	COUNT_ERROR BIT[23:12]
	CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_DQ_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_DQ_DQ_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31]
	NCNT_SW_VAL BIT[28:24]
	PCNT_SW_VAL BIT[20:16]
	NCNT_OFFSET_SIGN BIT[15]
	NCNT_SW_OFFSET BIT[12:8]
	PCNT_OFFSET_SIGN BIT[7]
	PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQ_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_DQ_DQ_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8]
	PAD_PCNT BIT[4:0]

DIM_DQ_DQS_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_DQ_DQS_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31]
	NCNT_SW_VAL BIT[28:24]
	PCNT_SW_VAL BIT[20:16]
	NCNT_OFFSET_SIGN BIT[15]
	NCNT_SW_OFFSET BIT[12:8]
	PCNT_OFFSET_SIGN BIT[7]
	PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQS_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_DQ_DQS_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8]
	PAD_PCNT BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.EBI1_PHY_CFG.DIM_D02_DDRPHY_DQ (level 2)
----------------------------------------------------------------------------------------
dim_d02_ddrphy_dq MODULE OFFSET=EBI1_PHY_CFG+0x00001800 MAX=EBI1_PHY_CFG+0x00001933 APRE=DIM_D02_ SPRE=DIM_D02_ BPRE=DIM_D02_ ABPRE=DIM_D02_ FPRE=DIM_D02_

DIM_DQ_TOP_CFG ADDRESS 0x0000 RW
DIM_DQ_TOP_CFG RESET_VALUE 0x00000031
	DQ_LB_MODE_SEL BIT[30]
	DQ_LB_MODE_EN BIT[29]
	MISR_EN_OVRD BIT[28]
	MISR_DATA_CLK_SEL BIT[27]
	CDC_LDO_EN BIT[26]
	CDC_SWITCH_RC_EN BIT[25]
	CDC_SWITCH_BYPASS_OFF BIT[24]
	LDO_GAIN_EN BIT[16]
	DEBUG_BUS_SEL BIT[13]
	DEBUG_BUS_EN BIT[12]
	CDC_TEST_EN BIT[8]
	WR_PIPE_EXTEND1 BIT[5]
	WR_PIPE_EXTEND0 BIT[4]
	WR_CLK_SEL BIT[0]

DIM_DQ_HW_INFO ADDRESS 0x0004 R
DIM_DQ_HW_INFO RESET_VALUE 0x00017005
	CORE_ID BIT[19:16]
	MAJOR_REV BIT[15:12]
	BRANCH_REV BIT[11:8]
	MINOR_REV BIT[7:0]

DIM_DQ_HW_VERSION ADDRESS 0x0008 R
DIM_DQ_HW_VERSION RESET_VALUE 0x10050003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

DIM_DQ_PAD_CFG0 ADDRESS 0x0010 RW
DIM_DQ_PAD_CFG0 RESET_VALUE 0xE0222240
	DQ_DDR_MODE1 BIT[31]
	DQ_DDR_MODE0 BIT[30]
	DQ_LV_MODE BIT[29]
	DQ_ODT_ENA BIT[28]
	DQ_ODT BIT[27:26]
	DQ_PULL_B BIT[25:24]
	DQ_NSLEW BIT[21:20]
	DQ_PSLEW BIT[17:16]
	DQ_NRXDEL BIT[13:12]
	DQ_PRXDEL BIT[9:8]
	DQ_VM_SHIFT_ENA BIT[7]
	DQ_ROUT BIT[6:4]
	DQ_DCC BIT[2:0]

DIM_DQ_PAD_CFG1 ADDRESS 0x0014 RW
DIM_DQ_PAD_CFG1 RESET_VALUE 0xE0222240
	DQS_DDR_MODE1 BIT[31]
	DQS_DDR_MODE0 BIT[30]
	DQS_LV_MODE BIT[29]
	DQS_ODT_ENA BIT[28]
	DQS_ODT BIT[27:26]
	DQS_PULL BIT[25:24]
	DQS_NSLEW BIT[21:20]
	DQS_PSLEW BIT[17:16]
	DQS_NRXDEL BIT[13:12]
	DQS_PRXDEL BIT[9:8]
	DQS_VM_SHIFT_ENA BIT[7]
	DQS_ROUT BIT[6:4]
	DQS_DCC BIT[2:0]

DIM_DQ_PAD_CFG2 ADDRESS 0x0018 RW
DIM_DQ_PAD_CFG2 RESET_VALUE 0x1000000A
	VREF_LDO_ENA BIT[29]
	VREF_PASSGATE_ENA BIT[28]
	VREF_SP_OUT BIT[27:24]
	VREF_SP_IN BIT[21:18]
	VREF_BYPASS_ENA BIT[17]
	VREF_RDIV_ENA BIT[16]
	VREF_PULLDN_SPEED_CNTL BIT[13:8]
	VREF_LEVEL_CNTL BIT[5:0]

DIM_DQ_PAD_CFG3 ADDRESS 0x0020 RW
DIM_DQ_PAD_CFG3 RESET_VALUE 0x1000FF11
	DQS_DIFF_MODE BIT[28]
	DQ_ODT_ENA1 BIT[23]
	DQ_ODT_ENA0 BIT[22]
	DQ_ODT BIT[21:20]
	DQS_ODT_ENA1 BIT[19]
	DQS_ODT_ENA0 BIT[18]
	DQS_ODT BIT[17:16]
	DQ_IE_OE BIT[15:8]
	DQS_IE_OE BIT[4]
	DM_IE BIT[1]
	DM_OE BIT[0]

DDRPHY_DQ_MISR_CFG ADDRESS 0x000C RW
DDRPHY_DQ_MISR_CFG RESET_VALUE 0x872C56BD
	SEED_VALUE BIT[31:0]

DDRPHY_DQ_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_DQ_MISR_EVEN_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0]

DDRPHY_DQ_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_DQ_MISR_ODD_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0]

DIM_DQ_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_DQ_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
	ERROR_CODE_UPDATE_EN BIT[26]
	STAGGER_CAL_ENA BIT[25]
	TRACKING_CAL_ENA BIT[24]
	OSC_COUNT_ERR_TOLERANCE BIT[23:20]
	TRACK_CALIB_MODE BIT[19]
	FULL_DELAY BIT[18]
	HW_AUTOCAL_ENA BIT[17]
	SW_TRIG_FULL_CALIB BIT[16]
	OSC_PRE_DIV BIT[13:12]
	TMUX_CHAR BIT[10:0]

DIM_DQ_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_DQ_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
	OSC_COUNT_DELAY BIT[26:24]
	STANDBY_DELAY BIT[23:20]
	DEL_MODE_DELAY BIT[18:16]
	OSC_MODE_DELAY BIT[14:12]
	DECODER_DELAY BIT[10:8]
	DIVIDER_DELAY BIT[6:4]
	MULTIPLIER_DELAY BIT[2:0]

DIM_DQ_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_DQ_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
	INVALID_TIMER_ENA BIT[24]
	INVALID_TIMER_VAL BIT[23:20]
	TIMER_ENA BIT[16]
	TIMER_VAL BIT[15:0]

DIM_DQ_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_DQ_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
	FF_TIMER_ENA BIT[12]
	FF_TIMER_VAL BIT[9:0]

DIM_DQ_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_DQ_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
	TREF BIT[31:16]
	CCAL_REF_COUNT BIT[13:8]
	FCAL_REF_COUNT BIT[5:0]

DIM_DQ_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_DQ_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
	CCAL_SUBUNIT_CAPS BIT[12:8]
	CCAL_UNITSTEPS BIT[5:0]

DIM_DQ_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_DQ_CDC_RSVD_CFG RESET_VALUE 0x00000000
	TEMP_FIELD BIT[15:0]

DIM_DQ_RD_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_DQ_RD_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20]
	SUBUNIT_OFFSET_SIGN BIT[19]
	SUBUNIT_OFFSET BIT[16:12]
	UNIT_OFFSET_MODE BIT[8]
	UNIT_OFFSET_SIGN BIT[7]
	UNIT_OFFSET BIT[5:0]

DIM_DQ_RD_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_DQ_RD_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28]
	TARGET_COUNT BIT[27:16]
	DELAY_VAL BIT[11:0]

DIM_DQ_RD_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_DQ_RD_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3]
	SW_OSC_MODE BIT[2]
	SW_DA_SEL BIT[1]
	SW_LOAD BIT[0]

DIM_DQ_RD_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_DQ_RD_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3]
	CDC_OSC_TEST_EN BIT[2]
	CDC_TEST_EN BIT[1]
	CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_RD_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_DQ_RD_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16]
	SW_OVRD_DA1_OSC_EN BIT[11]
	SW_OVRD_DA1_IN_EN BIT[10]
	SW_OVRD_DA0_OSC_EN BIT[9]
	SW_OVRD_DA0_IN_EN BIT[8]
	SW_OVRD_CDC_COUNTER_RST BIT[3]
	SW_OVRD_LOAD_DA_SEL BIT[2]
	SW_OVRD_ACTV_DA_SEL BIT[1]
	SW_OVRD_ENA BIT[0]

DIM_DQ_RD_CDC_SLAVE_DDA_CFG ADDRESS 0x0060 RW
DIM_DQ_RD_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
	SLAV_DDA_OFFSET_MODE BIT[17]
	SLAV_DDA_OFFSET_SIGN BIT[16]
	SLAVE_DDA_OFFSET BIT[15:12]
	SLAVE_DDA_DELAY BIT[10:0]

DIM_DQ_RD_CDC_STATUS0 ADDRESS 0x0070 R
DIM_DQ_RD_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24]
	SW_REF_GATE_COUNT BIT[23:16]
	OSC_COUNT BIT[15:4]
	CURR_SEL_DA BIT[3]
	CTLR_SM_IDLE BIT[2]
	OSC_DONE BIT[1]
	CALIBRATION_DONE BIT[0]

DIM_DQ_RD_CDC_STATUS1 ADDRESS 0x0074 R
DIM_DQ_RD_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16]
	CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_RD_CDC_STATUS2 ADDRESS 0x0078 R
DIM_DQ_RD_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24]
	DA1_UNITSTEPS BIT[21:16]
	DA0_SUBUNITS BIT[12:8]
	DA0_UNITSTEPS BIT[5:0]

DIM_DQ_RD_CDC_STATUS3 ADDRESS 0x007C R
DIM_DQ_RD_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24]
	COUNT_ERROR BIT[23:12]
	CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_RD_CDC_STATUS4 ADDRESS 0x0080 R
DIM_DQ_RD_CDC_STATUS4 RESET_VALUE 0x000000FF
	SLAVE_DDA_DA1_TAPS BIT[7:4]
	SLAVE_DDA_DA0_TAPS BIT[3:0]

DIM_DQ_WR_CDC_OFFSET_CFG ADDRESS 0x00AC RW
DIM_DQ_WR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20]
	SUBUNIT_OFFSET_SIGN BIT[19]
	SUBUNIT_OFFSET BIT[16:12]
	UNIT_OFFSET_MODE BIT[8]
	UNIT_OFFSET_SIGN BIT[7]
	UNIT_OFFSET BIT[5:0]

DIM_DQ_WR_CDC_DELAY_CFG ADDRESS 0x00B0 RW
DIM_DQ_WR_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28]
	TARGET_COUNT BIT[27:16]
	DELAY_VAL BIT[11:0]

DIM_DQ_WR_CDC_SW_MODE_CFG ADDRESS 0x00B4 RW
DIM_DQ_WR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3]
	SW_OSC_MODE BIT[2]
	SW_DA_SEL BIT[1]
	SW_LOAD BIT[0]

DIM_DQ_WR_CDC_TEST_CFG ADDRESS 0x00B8 RW
DIM_DQ_WR_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3]
	CDC_OSC_TEST_EN BIT[2]
	CDC_TEST_EN BIT[1]
	CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_WR_CDC_SW_OVRD_CFG ADDRESS 0x00BC RW
DIM_DQ_WR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16]
	SW_OVRD_DA1_OSC_EN BIT[11]
	SW_OVRD_DA1_IN_EN BIT[10]
	SW_OVRD_DA0_OSC_EN BIT[9]
	SW_OVRD_DA0_IN_EN BIT[8]
	SW_OVRD_CDC_COUNTER_RST BIT[3]
	SW_OVRD_LOAD_DA_SEL BIT[2]
	SW_OVRD_ACTV_DA_SEL BIT[1]
	SW_OVRD_ENA BIT[0]

DIM_DQ_WR_CDC_STATUS0 ADDRESS 0x00D0 R
DIM_DQ_WR_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24]
	SW_REF_GATE_COUNT BIT[23:16]
	OSC_COUNT BIT[15:4]
	CURR_SEL_DA BIT[3]
	CTLR_SM_IDLE BIT[2]
	OSC_DONE BIT[1]
	CALIBRATION_DONE BIT[0]

DIM_DQ_WR_CDC_STATUS1 ADDRESS 0x00D4 R
DIM_DQ_WR_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16]
	CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_WR_CDC_STATUS2 ADDRESS 0x00D8 R
DIM_DQ_WR_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24]
	DA1_UNITSTEPS BIT[21:16]
	DA0_SUBUNITS BIT[12:8]
	DA0_UNITSTEPS BIT[5:0]

DIM_DQ_WR_CDC_STATUS3 ADDRESS 0x00DC R
DIM_DQ_WR_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24]
	COUNT_ERROR BIT[23:12]
	CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_DQ_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_DQ_DQ_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31]
	NCNT_SW_VAL BIT[28:24]
	PCNT_SW_VAL BIT[20:16]
	NCNT_OFFSET_SIGN BIT[15]
	NCNT_SW_OFFSET BIT[12:8]
	PCNT_OFFSET_SIGN BIT[7]
	PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQ_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_DQ_DQ_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8]
	PAD_PCNT BIT[4:0]

DIM_DQ_DQS_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_DQ_DQS_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31]
	NCNT_SW_VAL BIT[28:24]
	PCNT_SW_VAL BIT[20:16]
	NCNT_OFFSET_SIGN BIT[15]
	NCNT_SW_OFFSET BIT[12:8]
	PCNT_OFFSET_SIGN BIT[7]
	PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQS_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_DQ_DQS_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8]
	PAD_PCNT BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.EBI1_PHY_CFG.DIM_D03_DDRPHY_DQ (level 2)
----------------------------------------------------------------------------------------
dim_d03_ddrphy_dq MODULE OFFSET=EBI1_PHY_CFG+0x00002000 MAX=EBI1_PHY_CFG+0x00002133 APRE=DIM_D03_ SPRE=DIM_D03_ BPRE=DIM_D03_ ABPRE=DIM_D03_ FPRE=DIM_D03_

DIM_DQ_TOP_CFG ADDRESS 0x0000 RW
DIM_DQ_TOP_CFG RESET_VALUE 0x00000031
	DQ_LB_MODE_SEL BIT[30]
	DQ_LB_MODE_EN BIT[29]
	MISR_EN_OVRD BIT[28]
	MISR_DATA_CLK_SEL BIT[27]
	CDC_LDO_EN BIT[26]
	CDC_SWITCH_RC_EN BIT[25]
	CDC_SWITCH_BYPASS_OFF BIT[24]
	LDO_GAIN_EN BIT[16]
	DEBUG_BUS_SEL BIT[13]
	DEBUG_BUS_EN BIT[12]
	CDC_TEST_EN BIT[8]
	WR_PIPE_EXTEND1 BIT[5]
	WR_PIPE_EXTEND0 BIT[4]
	WR_CLK_SEL BIT[0]

DIM_DQ_HW_INFO ADDRESS 0x0004 R
DIM_DQ_HW_INFO RESET_VALUE 0x00017005
	CORE_ID BIT[19:16]
	MAJOR_REV BIT[15:12]
	BRANCH_REV BIT[11:8]
	MINOR_REV BIT[7:0]

DIM_DQ_HW_VERSION ADDRESS 0x0008 R
DIM_DQ_HW_VERSION RESET_VALUE 0x10050003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

DIM_DQ_PAD_CFG0 ADDRESS 0x0010 RW
DIM_DQ_PAD_CFG0 RESET_VALUE 0xE0222240
	DQ_DDR_MODE1 BIT[31]
	DQ_DDR_MODE0 BIT[30]
	DQ_LV_MODE BIT[29]
	DQ_ODT_ENA BIT[28]
	DQ_ODT BIT[27:26]
	DQ_PULL_B BIT[25:24]
	DQ_NSLEW BIT[21:20]
	DQ_PSLEW BIT[17:16]
	DQ_NRXDEL BIT[13:12]
	DQ_PRXDEL BIT[9:8]
	DQ_VM_SHIFT_ENA BIT[7]
	DQ_ROUT BIT[6:4]
	DQ_DCC BIT[2:0]

DIM_DQ_PAD_CFG1 ADDRESS 0x0014 RW
DIM_DQ_PAD_CFG1 RESET_VALUE 0xE0222240
	DQS_DDR_MODE1 BIT[31]
	DQS_DDR_MODE0 BIT[30]
	DQS_LV_MODE BIT[29]
	DQS_ODT_ENA BIT[28]
	DQS_ODT BIT[27:26]
	DQS_PULL BIT[25:24]
	DQS_NSLEW BIT[21:20]
	DQS_PSLEW BIT[17:16]
	DQS_NRXDEL BIT[13:12]
	DQS_PRXDEL BIT[9:8]
	DQS_VM_SHIFT_ENA BIT[7]
	DQS_ROUT BIT[6:4]
	DQS_DCC BIT[2:0]

DIM_DQ_PAD_CFG2 ADDRESS 0x0018 RW
DIM_DQ_PAD_CFG2 RESET_VALUE 0x1000000A
	VREF_LDO_ENA BIT[29]
	VREF_PASSGATE_ENA BIT[28]
	VREF_SP_OUT BIT[27:24]
	VREF_SP_IN BIT[21:18]
	VREF_BYPASS_ENA BIT[17]
	VREF_RDIV_ENA BIT[16]
	VREF_PULLDN_SPEED_CNTL BIT[13:8]
	VREF_LEVEL_CNTL BIT[5:0]

DIM_DQ_PAD_CFG3 ADDRESS 0x0020 RW
DIM_DQ_PAD_CFG3 RESET_VALUE 0x1000FF11
	DQS_DIFF_MODE BIT[28]
	DQ_ODT_ENA1 BIT[23]
	DQ_ODT_ENA0 BIT[22]
	DQ_ODT BIT[21:20]
	DQS_ODT_ENA1 BIT[19]
	DQS_ODT_ENA0 BIT[18]
	DQS_ODT BIT[17:16]
	DQ_IE_OE BIT[15:8]
	DQS_IE_OE BIT[4]
	DM_IE BIT[1]
	DM_OE BIT[0]

DDRPHY_DQ_MISR_CFG ADDRESS 0x000C RW
DDRPHY_DQ_MISR_CFG RESET_VALUE 0x872C56BD
	SEED_VALUE BIT[31:0]

DDRPHY_DQ_MISR_EVEN_STATUS ADDRESS 0x0028 R
DDRPHY_DQ_MISR_EVEN_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0]

DDRPHY_DQ_MISR_ODD_STATUS ADDRESS 0x002C R
DDRPHY_DQ_MISR_ODD_STATUS RESET_VALUE 0x00000000
	SIGNATURE BIT[31:0]

DIM_DQ_CDC_CTLR_CFG0 ADDRESS 0x0030 RW
DIM_DQ_CDC_CTLR_CFG0 RESET_VALUE 0x02000000
	ERROR_CODE_UPDATE_EN BIT[26]
	STAGGER_CAL_ENA BIT[25]
	TRACKING_CAL_ENA BIT[24]
	OSC_COUNT_ERR_TOLERANCE BIT[23:20]
	TRACK_CALIB_MODE BIT[19]
	FULL_DELAY BIT[18]
	HW_AUTOCAL_ENA BIT[17]
	SW_TRIG_FULL_CALIB BIT[16]
	OSC_PRE_DIV BIT[13:12]
	TMUX_CHAR BIT[10:0]

DIM_DQ_CDC_CTLR_CFG1 ADDRESS 0x0034 RW
DIM_DQ_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
	OSC_COUNT_DELAY BIT[26:24]
	STANDBY_DELAY BIT[23:20]
	DEL_MODE_DELAY BIT[18:16]
	OSC_MODE_DELAY BIT[14:12]
	DECODER_DELAY BIT[10:8]
	DIVIDER_DELAY BIT[6:4]
	MULTIPLIER_DELAY BIT[2:0]

DIM_DQ_CDC_CAL_TIMER_CFG0 ADDRESS 0x0038 RW
DIM_DQ_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
	INVALID_TIMER_ENA BIT[24]
	INVALID_TIMER_VAL BIT[23:20]
	TIMER_ENA BIT[16]
	TIMER_VAL BIT[15:0]

DIM_DQ_CDC_CAL_TIMER_CFG1 ADDRESS 0x003C RW
DIM_DQ_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
	FF_TIMER_ENA BIT[12]
	FF_TIMER_VAL BIT[9:0]

DIM_DQ_CDC_REFCOUNT_CFG ADDRESS 0x0040 RW
DIM_DQ_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
	TREF BIT[31:16]
	CCAL_REF_COUNT BIT[13:8]
	FCAL_REF_COUNT BIT[5:0]

DIM_DQ_CDC_COARSE_CAL_CFG ADDRESS 0x0044 RW
DIM_DQ_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
	CCAL_SUBUNIT_CAPS BIT[12:8]
	CCAL_UNITSTEPS BIT[5:0]

DIM_DQ_CDC_RSVD_CFG ADDRESS 0x0048 RW
DIM_DQ_CDC_RSVD_CFG RESET_VALUE 0x00000000
	TEMP_FIELD BIT[15:0]

DIM_DQ_RD_CDC_OFFSET_CFG ADDRESS 0x004C RW
DIM_DQ_RD_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20]
	SUBUNIT_OFFSET_SIGN BIT[19]
	SUBUNIT_OFFSET BIT[16:12]
	UNIT_OFFSET_MODE BIT[8]
	UNIT_OFFSET_SIGN BIT[7]
	UNIT_OFFSET BIT[5:0]

DIM_DQ_RD_CDC_DELAY_CFG ADDRESS 0x0050 RW
DIM_DQ_RD_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28]
	TARGET_COUNT BIT[27:16]
	DELAY_VAL BIT[11:0]

DIM_DQ_RD_CDC_SW_MODE_CFG ADDRESS 0x0054 RW
DIM_DQ_RD_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3]
	SW_OSC_MODE BIT[2]
	SW_DA_SEL BIT[1]
	SW_LOAD BIT[0]

DIM_DQ_RD_CDC_TEST_CFG ADDRESS 0x0058 RW
DIM_DQ_RD_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3]
	CDC_OSC_TEST_EN BIT[2]
	CDC_TEST_EN BIT[1]
	CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_RD_CDC_SW_OVRD_CFG ADDRESS 0x005C RW
DIM_DQ_RD_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16]
	SW_OVRD_DA1_OSC_EN BIT[11]
	SW_OVRD_DA1_IN_EN BIT[10]
	SW_OVRD_DA0_OSC_EN BIT[9]
	SW_OVRD_DA0_IN_EN BIT[8]
	SW_OVRD_CDC_COUNTER_RST BIT[3]
	SW_OVRD_LOAD_DA_SEL BIT[2]
	SW_OVRD_ACTV_DA_SEL BIT[1]
	SW_OVRD_ENA BIT[0]

DIM_DQ_RD_CDC_SLAVE_DDA_CFG ADDRESS 0x0060 RW
DIM_DQ_RD_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
	SLAV_DDA_OFFSET_MODE BIT[17]
	SLAV_DDA_OFFSET_SIGN BIT[16]
	SLAVE_DDA_OFFSET BIT[15:12]
	SLAVE_DDA_DELAY BIT[10:0]

DIM_DQ_RD_CDC_STATUS0 ADDRESS 0x0070 R
DIM_DQ_RD_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24]
	SW_REF_GATE_COUNT BIT[23:16]
	OSC_COUNT BIT[15:4]
	CURR_SEL_DA BIT[3]
	CTLR_SM_IDLE BIT[2]
	OSC_DONE BIT[1]
	CALIBRATION_DONE BIT[0]

DIM_DQ_RD_CDC_STATUS1 ADDRESS 0x0074 R
DIM_DQ_RD_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16]
	CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_RD_CDC_STATUS2 ADDRESS 0x0078 R
DIM_DQ_RD_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24]
	DA1_UNITSTEPS BIT[21:16]
	DA0_SUBUNITS BIT[12:8]
	DA0_UNITSTEPS BIT[5:0]

DIM_DQ_RD_CDC_STATUS3 ADDRESS 0x007C R
DIM_DQ_RD_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24]
	COUNT_ERROR BIT[23:12]
	CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_RD_CDC_STATUS4 ADDRESS 0x0080 R
DIM_DQ_RD_CDC_STATUS4 RESET_VALUE 0x000000FF
	SLAVE_DDA_DA1_TAPS BIT[7:4]
	SLAVE_DDA_DA0_TAPS BIT[3:0]

DIM_DQ_WR_CDC_OFFSET_CFG ADDRESS 0x00AC RW
DIM_DQ_WR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20]
	SUBUNIT_OFFSET_SIGN BIT[19]
	SUBUNIT_OFFSET BIT[16:12]
	UNIT_OFFSET_MODE BIT[8]
	UNIT_OFFSET_SIGN BIT[7]
	UNIT_OFFSET BIT[5:0]

DIM_DQ_WR_CDC_DELAY_CFG ADDRESS 0x00B0 RW
DIM_DQ_WR_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28]
	TARGET_COUNT BIT[27:16]
	DELAY_VAL BIT[11:0]

DIM_DQ_WR_CDC_SW_MODE_CFG ADDRESS 0x00B4 RW
DIM_DQ_WR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3]
	SW_OSC_MODE BIT[2]
	SW_DA_SEL BIT[1]
	SW_LOAD BIT[0]

DIM_DQ_WR_CDC_TEST_CFG ADDRESS 0x00B8 RW
DIM_DQ_WR_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3]
	CDC_OSC_TEST_EN BIT[2]
	CDC_TEST_EN BIT[1]
	CDC_OUT_ONTEST2 BIT[0]

DIM_DQ_WR_CDC_SW_OVRD_CFG ADDRESS 0x00BC RW
DIM_DQ_WR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16]
	SW_OVRD_DA1_OSC_EN BIT[11]
	SW_OVRD_DA1_IN_EN BIT[10]
	SW_OVRD_DA0_OSC_EN BIT[9]
	SW_OVRD_DA0_IN_EN BIT[8]
	SW_OVRD_CDC_COUNTER_RST BIT[3]
	SW_OVRD_LOAD_DA_SEL BIT[2]
	SW_OVRD_ACTV_DA_SEL BIT[1]
	SW_OVRD_ENA BIT[0]

DIM_DQ_WR_CDC_STATUS0 ADDRESS 0x00D0 R
DIM_DQ_WR_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24]
	SW_REF_GATE_COUNT BIT[23:16]
	OSC_COUNT BIT[15:4]
	CURR_SEL_DA BIT[3]
	CTLR_SM_IDLE BIT[2]
	OSC_DONE BIT[1]
	CALIBRATION_DONE BIT[0]

DIM_DQ_WR_CDC_STATUS1 ADDRESS 0x00D4 R
DIM_DQ_WR_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16]
	CURR_TMUX_DELAY BIT[11:0]

DIM_DQ_WR_CDC_STATUS2 ADDRESS 0x00D8 R
DIM_DQ_WR_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24]
	DA1_UNITSTEPS BIT[21:16]
	DA0_SUBUNITS BIT[12:8]
	DA0_UNITSTEPS BIT[5:0]

DIM_DQ_WR_CDC_STATUS3 ADDRESS 0x00DC R
DIM_DQ_WR_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24]
	COUNT_ERROR BIT[23:12]
	CURR_TARGET_COUNT BIT[11:0]

DIM_DQ_DQ_IOC_SLV_CFG ADDRESS 0x0100 RW
DIM_DQ_DQ_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31]
	NCNT_SW_VAL BIT[28:24]
	PCNT_SW_VAL BIT[20:16]
	NCNT_OFFSET_SIGN BIT[15]
	NCNT_SW_OFFSET BIT[12:8]
	PCNT_OFFSET_SIGN BIT[7]
	PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQ_IOC_SLV_STATUS ADDRESS 0x0104 R
DIM_DQ_DQ_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8]
	PAD_PCNT BIT[4:0]

DIM_DQ_DQS_IOC_SLV_CFG ADDRESS 0x0110 RW
DIM_DQ_DQS_IOC_SLV_CFG RESET_VALUE 0x10100000
	PNCNT_HW_LOAD_EN BIT[31]
	NCNT_SW_VAL BIT[28:24]
	PCNT_SW_VAL BIT[20:16]
	NCNT_OFFSET_SIGN BIT[15]
	NCNT_SW_OFFSET BIT[12:8]
	PCNT_OFFSET_SIGN BIT[7]
	PCNT_SW_OFFSET BIT[4:0]

DIM_DQ_DQS_IOC_SLV_STATUS ADDRESS 0x0114 R
DIM_DQ_DQS_IOC_SLV_STATUS RESET_VALUE 0x00001010
	PAD_NCNT BIT[12:8]
	PAD_PCNT BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.EBI1_PHY_CFG.EBI1_AHB2PHY_SWMAN (level 2)
----------------------------------------------------------------------------------------
ebi1_ahb2phy_swman MODULE OFFSET=EBI1_PHY_CFG+0x0001F000 MAX=EBI1_PHY_CFG+0x0001F3FF APRE=EBI1_ SPRE=EBI1_ BPRE=EBI1_ ABPRE=EBI1_ FPRE=EBI1_

HW_VERSION ADDRESS 0x0000 R
HW_VERSION RESET_VALUE 0x00010000
	MAJOR BIT[23:16]
	MINOR BIT[15:8]
	STEP BIT[7:0]

HW_INFO ADDRESS 0x0004 R
HW_INFO RESET_VALUE 0x01000200
	HW_MAJOR BIT[31:24]
	HW_BRANCH BIT[23:16]
	HW_MINOR BIT[15:8]
	HW_ECO BIT[7:0]

AHB2PHY_BROADCAST_EN_CFG_LOWER ADDRESS 0x0008 RW
AHB2PHY_BROADCAST_EN_CFG_LOWER RESET_VALUE 0x00000000
	BROADCAST_EN_LOWER BIT[31:0]

AHB2PHY_BROADCAST_EN_CFG_UPPER ADDRESS 0x000C RW
AHB2PHY_BROADCAST_EN_CFG_UPPER RESET_VALUE 0x00000000
	BROADCAST_EN_UPPER BIT[29:0]

AHB2PHY_TOP_CFG ADDRESS 0x0010 RW
AHB2PHY_TOP_CFG RESET_VALUE 0x00000000
	WRITE_WAIT_STATES BIT[5:4]
		NO_WAIT_STATES VALUE 0x0
		ONE_WAIT_STATE VALUE 0x1
		TWO_WAIT_STATES VALUE 0x2
		THREE_WAIT_STATES VALUE 0x3
	READ_WAIT_STATES BIT[1:0]
		NO_WAIT_STATES VALUE 0x0
		ONE_WAIT_STATE VALUE 0x1
		TWO_WAIT_STATES VALUE 0x2
		THREE_WAIT_STATES VALUE 0x3

AHB2PHY_DEBUG_BUS_CFG ADDRESS 0x0014 RW
AHB2PHY_DEBUG_BUS_CFG RESET_VALUE 0x00000000
	DEBUG_BUS_SEL BIT[1:0]
		NONE_OUTPUT_ZERO VALUE 0x0
		SELECT_DEBUG_OUTPUT_ONE VALUE 0x1
		SELECT_DEBUG_OUTPUT_TWO VALUE 0x2
		SELECT_DEBUG_OUTPUT_THREE VALUE 0x3

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.EBI1_PHY_CFG.EBI1_AHB2PHY_BROADCAST_SWMAN (level 2)
----------------------------------------------------------------------------------------
ebi1_ahb2phy_broadcast_swman MODULE OFFSET=EBI1_PHY_CFG+0x0001F800 MAX=EBI1_PHY_CFG+0x0001FBFF APRE=EBI1_ SPRE=EBI1_ BPRE=EBI1_ ABPRE=EBI1_ FPRE=EBI1_

AHB2PHY_BROADCAST_ADDRESS_SPACE_n(n):(0)-(255) ARRAY 0x00000000+0x4*n
AHB2PHY_BROADCAST_ADDRESS_SPACE_0 ADDRESS 0x0000 RW
AHB2PHY_BROADCAST_ADDRESS_SPACE_0 RESET_VALUE 0x00000000
	BROADCAST_SPACE BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.A7SS (level 1)
----------------------------------------------------------------------------------------
A7SS BASE 0x6B000000 SIZE=0x00200000 a7ssaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_QGIC2 (level 2)
----------------------------------------------------------------------------------------
apcs_qgic2 MODULE OFFSET=A7SS+0x00000000 MAX=A7SS+0x00005FFF APRE=APCS_ APOST= SPRE=APCS_ SPOST= BPRE=APCS_ BPOST= ABPRE=APCS_ ABPOST= FPRE=APCS_ FPOST=

GICD_CTLR ADDRESS 0x0000 RW
GICD_CTLR RESET_VALUE 0x00000000
	ENABLE_NS BIT[1]
		CLR VALUE 0x0
		SET VALUE 0x1
	ENABLE BIT[0]
		CLR VALUE 0x0
		SET VALUE 0x1

GICD_TYPER ADDRESS 0x0004 R
GICD_TYPER RESET_VALUE 0x0000XXXX
	LSPI BIT[15:11]
	TZ BIT[10]
	CPU_NUM BIT[7:5]
	IT_LINES BIT[4:0]

GICD_IIDR ADDRESS 0x0008 R
GICD_IIDR RESET_VALUE 0x00001070
	REVISION BIT[15:12]
	IMPLEMENTOR BIT[11:0]

GICD_ANSACR ADDRESS 0x0020 RW
GICD_ANSACR RESET_VALUE 0x00000000
	GICD_CGCR BIT[0]
		SEC VALUE 0x0
		NS VALUE 0x1

GICD_CGCR ADDRESS 0x0024 RW
GICD_CGCR RESET_VALUE 0x00000000
	TOP BIT[16]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DI_SGI_STATE BIT[3]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DI_PPI_SPI_STATE BIT[2]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DI_DEMET BIT[1]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DI_RD BIT[0]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

GICD_HW_VERSION ADDRESS 0x0030 R
GICD_HW_VERSION RESET_VALUE 0x20000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

GICD_ISRn(n):(0)-(8) ARRAY 0x00000080+0x4*n
GICD_ISR0 ADDRESS 0x0080 RW
GICD_ISR0 RESET_VALUE 0x00000000
	INT_NS BIT[31:0]
		SEC VALUE 0x00000000
		NS VALUE 0x00000001

GICD_ISENABLERn(n):(0)-(8) ARRAY 0x00000100+0x4*n
GICD_ISENABLER0 ADDRESS 0x0100 RC
GICD_ISENABLER0 RESET_VALUE 0x00000000
	INT BIT[31:0]
		NA VALUE 0x00000000
		SET VALUE 0x00000001

GICD_ICENABLERn(n):(0)-(8) ARRAY 0x00000180+0x4*n
GICD_ICENABLER0 ADDRESS 0x0180 RC
GICD_ICENABLER0 RESET_VALUE 0x00000000
	INT BIT[31:0]
		NA VALUE 0x00000000
		CLR VALUE 0x00000001

GICD_ISPENDRn(n):(0)-(8) ARRAY 0x00000200+0x4*n
GICD_ISPENDR0 ADDRESS 0x0200 RC
GICD_ISPENDR0 RESET_VALUE 0x00000000
	INT BIT[31:0]
		NA VALUE 0x00000000
		SET VALUE 0x00000001

GICD_ICPENDRn(n):(0)-(8) ARRAY 0x00000280+0x4*n
GICD_ICPENDR0 ADDRESS 0x0280 RC
GICD_ICPENDR0 RESET_VALUE 0x00000000
	INT BIT[31:0]
		NA VALUE 0x00000000
		CLR VALUE 0x00000001

GICD_ISACTIVERn(n):(0)-(8) ARRAY 0x00000300+0x4*n
GICD_ISACTIVER0 ADDRESS 0x0300 RW
GICD_ISACTIVER0 RESET_VALUE 0x00000000
	INT BIT[31:0]
		DO_NOTHING VALUE 0x00000000
		SET VALUE 0x00000001

GICD_ICACTIVERn(n):(0)-(8) ARRAY 0x00000380+0x4*n
GICD_ICACTIVER0 ADDRESS 0x0380 RW
GICD_ICACTIVER0 RESET_VALUE 0x00000000
	INT BIT[31:0]
		DO_NOTHING VALUE 0x00000000
		CLR VALUE 0x00000001

GICD_IPRIORITYRn(n):(0)-(71) ARRAY 0x00000400+0x4*n
GICD_IPRIORITYR0 ADDRESS 0x0400 RW
GICD_IPRIORITYR0 RESET_VALUE 0x00000000
	INT3 BIT[31:27]
	INT2 BIT[23:19]
	INT1 BIT[15:11]
	INT0 BIT[7:3]

GICD_ITARGETSRn(n):(0)-(71) ARRAY 0x00000800+0x4*n
GICD_ITARGETSR0 ADDRESS 0x0800 RW
GICD_ITARGETSR0 RESET_VALUE 0x00000000
	INT3 BIT[31:24]
	INT2 BIT[23:16]
	INT1 BIT[15:8]
	INT0 BIT[7:0]

GICD_ICFGRn(n):(0)-(17) ARRAY 0x00000C00+0x4*n
GICD_ICFGR0 ADDRESS 0x0C00 RW
GICD_ICFGR0 RESET_VALUE 0x55555555
	INT15 BIT[31:30]
	INT14 BIT[29:28]
	INT13 BIT[27:26]
	INT12 BIT[25:24]
	INT11 BIT[23:22]
	INT10 BIT[21:20]
	INT9 BIT[19:18]
	INT8 BIT[17:16]
	INT7 BIT[15:14]
	INT6 BIT[13:12]
	INT5 BIT[11:10]
	INT4 BIT[9:8]
	INT3 BIT[7:6]
	INT2 BIT[5:4]
	INT1 BIT[3:2]
	INT0 BIT[1:0]
		LVL_N_TO_N VALUE 0x0
		LVL_1_TO_N VALUE 0x1
		EDGE_N_TO_N VALUE 0x2
		EDGE_1_TO_N VALUE 0x3

GICD_SGIR ADDRESS 0x0F00 C
GICD_SGIR RESET_VALUE 0x00000000
	T_FILTER BIT[25:24]
		LIST VALUE 0x0
		OTHERS VALUE 0x1
		MID VALUE 0x2
		NA VALUE 0x3
	T_LIST BIT[23:16]
		CPU0 VALUE 0x01
		CPU1 VALUE 0x02
		CPU2 VALUE 0x04
		CPU3 VALUE 0x08
		CPU4 VALUE 0x10
		CPU5 VALUE 0x20
		CPU6 VALUE 0x40
		CPU7 VALUE 0x80
	SATT BIT[15]
		SECURE VALUE 0x0
		NONSECURE VALUE 0x1
	INT_ID BIT[3:0]

GICD_CPENDSGIRn(n):(0)-(3) ARRAY 0x00000F10+0x4*n
GICD_CPENDSGIR0 ADDRESS 0x0F10 RW
GICD_CPENDSGIR0 RESET_VALUE 0x00000000
	SGI3 BIT[31:24]
	SGI2 BIT[23:16]
	SGI1 BIT[15:8]
	SGI0 BIT[7:0]

GICD_SPENDSGIRn(n):(0)-(3) ARRAY 0x00000F20+0x4*n
GICD_SPENDSGIR0 ADDRESS 0x0F20 RW
GICD_SPENDSGIR0 RESET_VALUE 0x00000000
	SGI3 BIT[31:24]
	SGI2 BIT[23:16]
	SGI1 BIT[15:8]
	SGI0 BIT[7:0]

GICD_PIDR0 ADDRESS 0x0FD0 R
GICD_PIDR0 RESET_VALUE 0x00000090
	PART_NUM BIT[7:0]

GICD_PIDR1 ADDRESS 0x0FD4 R
GICD_PIDR1 RESET_VALUE 0x00000003
	DESIGNER BIT[7:4]
	PART_NUM BIT[3:0]

GICD_PIDR2 ADDRESS 0x0FD8 R
GICD_PIDR2 RESET_VALUE 0x0000002F
	ARCH_VERSION BIT[7:4]
	USES_JEP_CODE BIT[3]
	DESIGNER BIT[2:0]

GICD_PIDR3 ADDRESS 0x0FDC R
GICD_PIDR3 RESET_VALUE 0x00000000
	REVISION BIT[7:4]

GICD_PIDR4 ADDRESS 0x0FE0 R
GICD_PIDR4 RESET_VALUE 0x00000000
	DESIGNER BIT[3:0]

GICD_PIDR5 ADDRESS 0x0FE4 R
GICD_PIDR5 RESET_VALUE 0x00000000
	RESRVD_BY_ARM BIT[7:0]

GICD_PIDR6 ADDRESS 0x0FE8 R
GICD_PIDR6 RESET_VALUE 0x00000000
	RESRVD_BY_ARM BIT[7:0]

GICD_PIDR7 ADDRESS 0x0FEC R
GICD_PIDR7 RESET_VALUE 0x00000000
	RESRVD_BY_ARM BIT[7:0]

GICD_CIDR0 ADDRESS 0x0FF0 R
GICD_CIDR0 RESET_VALUE 0x0000000D
	COMP_ID_0 BIT[7:0]

GICD_CIDR1 ADDRESS 0x0FF4 R
GICD_CIDR1 RESET_VALUE 0x000000F0
	COMP_ID_1 BIT[7:0]

GICD_CIDR2 ADDRESS 0x0FF8 R
GICD_CIDR2 RESET_VALUE 0x00000005
	COMP_ID_2 BIT[7:0]

GICD_CIDR3 ADDRESS 0x0FFC R
GICD_CIDR3 RESET_VALUE 0x000000B1
	COMP_ID_3 BIT[7:0]

GICH_HCR ADDRESS 0x1000 RW
GICH_HCR RESET_VALUE 0x00000000
	EOICOUNT BIT[31:27]
	VDG1IE BIT[7]
		CLR VALUE 0x0
		SET VALUE 0x1
	VEG1IE BIT[6]
		CLR VALUE 0x0
		SET VALUE 0x1
	VDG0IE BIT[5]
		CLR VALUE 0x0
		SET VALUE 0x1
	VEG0IE BIT[4]
		CLR VALUE 0x0
		SET VALUE 0x1
	NPIE BIT[3]
		CLR VALUE 0x0
		SET VALUE 0x1
	SKIDIE BIT[2]
		CLR VALUE 0x0
		SET VALUE 0x1
	UIE BIT[1]
		CLR VALUE 0x0
		SET VALUE 0x1
	EN BIT[0]
		CLR VALUE 0x0
		SET VALUE 0x1

GICH_VTR ADDRESS 0x1004 R
GICH_VTR RESET_VALUE 0x90000003
	PRIBITS BIT[31:29]
	PREBITS BIT[28:26]
	LISTREGS BIT[5:0]

GICH_VMCR ADDRESS 0x1008 RW
GICH_VMCR RESET_VALUE 0x004C0000
	VMPMR BIT[31:27]
	VMG0BP BIT[23:21]
	VMG1BP BIT[20:18]
	VEM BIT[9]
	VMGBPR BIT[4]
	VMFIQEN BIT[3]
	VMACKCTL BIT[2]
	VMENABLE_G1 BIT[1]
	VMENABLE_G0 BIT[0]

GICH_MISR ADDRESS 0x1010 R
GICH_MISR RESET_VALUE 0x00000000
	VDNSI BIT[7]
	VENSI BIT[6]
	VDSI BIT[5]
	VESI BIT[4]
	NPI BIT[3]
	SKIDI BIT[2]
	UI BIT[1]
	EI BIT[0]

GICH_EISR ADDRESS 0x1020 R
GICH_EISR RESET_VALUE 0x00000000
	LR BIT[3:0]
		NOT_EOI VALUE 0x0
		EOI VALUE 0x1

GICH_ELRSR ADDRESS 0x1030 R
GICH_ELRSR RESET_VALUE 0x0000000F
	LR BIT[3:0]
		NOT_EMPTY VALUE 0x0
		EMPTY VALUE 0x1

GICH_APR ADDRESS 0x10F0 RW
GICH_APR RESET_VALUE 0x00000000
	PRI BIT[31:0]
		INACTIVE VALUE 0x00000000
		ACTIVE VALUE 0x00000001

GICH_LRn(n):(0)-(3) ARRAY 0x00001100+0x4*n
GICH_LR0 ADDRESS 0x1100 RW
GICH_LR0 RESET_VALUE 0x00000000
	HW BIT[31]
	GRP BIT[30]
	STATE BIT[29:28]
		IDL VALUE 0x0
		PNA VALUE 0x1
		A VALUE 0x2
		PA VALUE 0x3
	PRI BIT[27:23]
	PHY_ID BIT[19:10]
	VIRTL_ID BIT[9:0]

GICH_SW_LR ADDRESS 0x1120 RW
GICH_SW_LR RESET_VALUE 0x00000000
	EI BIT[19]
	CPUID BIT[12:10]

GICC_CTLR ADDRESS 0x2000 RW
GICC_CTLR RESET_VALUE 0x00000000
	EOIMODENS BIT[10]
	EOIMODE BIT[9]
		PD_AND_DI VALUE 0x0
		PD VALUE 0x1
	IRQBYPDISABLENS BIT[8]
	FIQBYPDISABLENS BIT[7]
	IRQBYPDISABLE BIT[6]
		CLR VALUE 0x0
		SET VALUE 0x1
	FIQBYPDISABLE BIT[5]
		CLR VALUE 0x0
		SET VALUE 0x1
	SBPR BIT[4]
		BANKED VALUE 0x0
		RESTRICTED VALUE 0x1
	S_DEST BIT[3]
		IRQ VALUE 0x0
		FIQ VALUE 0x1
	ACKCTL BIT[2]
		DISABLE_ACK_OF_NS_PENDING VALUE 0x0
		ENABLE_ACK_OF_NS_PENDING VALUE 0x1
	ENABLE_NS BIT[1]
		CLR VALUE 0x0
		SET VALUE 0x1
	ENABLE BIT[0]
		CLR VALUE 0x0
		SET VALUE 0x1

GICC_PMR ADDRESS 0x2004 RW
GICC_PMR RESET_VALUE 0x00000000
	LEVEL BIT[7:3]

GICC_BPR ADDRESS 0x2008 RW
GICC_BPR RESET_VALUE 0x00000002
	VAL BIT[2:0]

GICC_IAR ADDRESS 0x200C R
GICC_IAR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICC_EOIR ADDRESS 0x2010 C
GICC_EOIR RESET_VALUE 0x00000000
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICC_RPR ADDRESS 0x2014 R
GICC_RPR RESET_VALUE 0x000000F8
	VAL BIT[7:3]

GICC_HPPIR ADDRESS 0x2018 R
GICC_HPPIR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICC_ABPR ADDRESS 0x201C RW
GICC_ABPR RESET_VALUE 0x00000003
	VAL BIT[2:0]

GICC_AIAR ADDRESS 0x2020 R
GICC_AIAR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICC_AEOIR ADDRESS 0x2024 C
GICC_AEOIR RESET_VALUE 0x00000000
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICC_AHPPIR ADDRESS 0x2028 R
GICC_AHPPIR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICC_APR ADDRESS 0x20D0 RW
GICC_APR RESET_VALUE 0x00000000
	PRI BIT[31:0]
		NA VALUE 0x00000000
		A VALUE 0x00000001

GICC_NSAPR ADDRESS 0x20E0 RW
GICC_NSAPR RESET_VALUE 0x00000000
	PRI BIT[31:0]
		NA VALUE 0x00000000
		A VALUE 0x00000001

GICC_IIDR ADDRESS 0x20FC R
GICC_IIDR RESET_VALUE 0x00020070
	PART_NUM BIT[31:20]
	ARCH_VERSION BIT[19:16]
	REVISION BIT[15:12]
	IMPLEMENTOR BIT[11:0]

GICC_DIR ADDRESS 0x3000 W
GICC_DIR RESET_VALUE 0x00000000
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICV_CTLR ADDRESS 0x4000 RW
GICV_CTLR RESET_VALUE 0x00000000
	EOIMODE BIT[9]
		PD_AND_DI VALUE 0x0
		PD VALUE 0x1
	GBPR BIT[4]
		BANKED VALUE 0x0
		G0 VALUE 0x1
	FIQEN BIT[3]
		IRQ VALUE 0x0
		FIQ VALUE 0x1
	ACKCTL BIT[2]
		NO_IAR_4G0 VALUE 0x0
		IAR_4G0 VALUE 0x1
	ENABLE_G1 BIT[1]
		CLR VALUE 0x0
		SET VALUE 0x1
	ENABLE_G0 BIT[0]
		CLR VALUE 0x0
		SET VALUE 0x1

GICV_PMR ADDRESS 0x4004 RW
GICV_PMR RESET_VALUE 0x00000000
	LEVEL BIT[7:3]

GICV_BPR ADDRESS 0x4008 RW
GICV_BPR RESET_VALUE 0x00000002
	VAL BIT[2:0]

GICV_IAR ADDRESS 0x400C R
GICV_IAR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICV_EOIR ADDRESS 0x4010 C
GICV_EOIR RESET_VALUE 0x00000000
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICV_RPR ADDRESS 0x4014 R
GICV_RPR RESET_VALUE 0x000000F8
	VAL BIT[7:3]

GICV_HPPIR ADDRESS 0x4018 R
GICV_HPPIR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICV_ABPR ADDRESS 0x401C RW
GICV_ABPR RESET_VALUE 0x00000003
	VAL BIT[2:0]

GICV_AIAR ADDRESS 0x4020 R
GICV_AIAR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICV_AEOIR ADDRESS 0x4024 C
GICV_AEOIR RESET_VALUE 0x00000000
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICV_AHPPIR ADDRESS 0x4028 R
GICV_AHPPIR RESET_VALUE 0x000003FF
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

GICV_APR ADDRESS 0x40D0 RW
GICV_APR RESET_VALUE 0x00000000
	PRI BIT[31:0]
		NA VALUE 0x00000000
		A VALUE 0x00000001

GICV_IIDR ADDRESS 0x40FC R
GICV_IIDR RESET_VALUE 0x00020070
	PART_NUM BIT[31:20]
	ARCH_VERSION BIT[19:16]
	REVISION BIT[15:12]
	IMPLEMENTOR BIT[11:0]

GICV_DIR ADDRESS 0x5000 W
GICV_DIR RESET_VALUE 0x00000000
	CPU_ID BIT[12:10]
	INT_ID BIT[9:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_ACC (level 2)
----------------------------------------------------------------------------------------
apcs_acc MODULE OFFSET=A7SS+0x00008000 MAX=A7SS+0x0000804F APRE= APOST= SPRE= SPOST= BPRE= BPOST= ABPRE= ABPOST= FPRE= FPOST=

APCS_ACCSECURE ADDRESS 0x0000 RW
APCS_ACCSECURE RESET_VALUE 0xXXXXXXXX
	APCS_ACCSECURE BIT[31:0]

APCS_CPU_PWR_CTL ADDRESS 0x0004 RW
APCS_CPU_PWR_CTL RESET_VALUE 0x00040000
	CLK_EN BIT[21:16]
		DYNAMICALLY_ENABLED_BY_HARDWARE VALUE 0x00
		ALWAYS_ENABLED VALUE 0x01
	RET_SLP_REQ BIT[9]
	PLL_CLAMP BIT[8]
	CORE_PWRD_UP BIT[7]
	GATE_CLK BIT[6]
	COREPOR_RST BIT[5]
	CORE_RST BIT[4]
	L2DT_SLP BIT[3]
	L2_STDBY BIT[2]
	L2_CLKEN BIT[1]
	CLAMP BIT[0]

APCS_ACC_STS ADDRESS 0x0008 R
APCS_ACC_STS RESET_VALUE 0x000XXXXX
	RET_SLP_ACK BIT[17]
	SLP_CLK BIT[16]
	AHB_CLK BIT[15]
	REF_CLK BIT[14]
	SPM_SLP_STATE BIT[13]
	FRC_CLK_OFF BIT[12]
	RET_SLP_REQ BIT[11]
	TRGTD_DBG_RST BIT[10]
	CORE_RST BIT[9]
	COREPOR_RST BIT[8]
	L2DT_HS BIT[7]
	CLAMP BIT[6]
	CORE_AUX_CLK BIT[5:3]
	CORE_PLL_CLK BIT[2]
	CORE_NO_PWR_DWN BIT[1]
	CORE_PWRUP_REQ BIT[0]

APCS_ATSTBUS_SEL ADDRESS 0x000C RW
APCS_ATSTBUS_SEL RESET_VALUE 0x00000000
	EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SEL BIT[1:0]
		CLK VALUE 0x0
		TMR VALUE 0x1
		SAW VALUE 0x2
		CONSTANT VALUE 0x3

APCS_CPU_TRGTD_DBG_RST ADDRESS 0x0010 RW
APCS_CPU_TRGTD_DBG_RST RESET_VALUE 0x00000000
	RST BIT[0]

APCS_CPU_AUX_CLK_SEL ADDRESS 0x0014 RW
APCS_CPU_AUX_CLK_SEL RESET_VALUE 0x00000000
	APCS_CPU_AUX_CLK_SEL BIT[1:0]

APCS_CPU_PLL_MODE ADDRESS 0x0018 RW
APCS_CPU_PLL_MODE RESET_VALUE 0x00000000
	PLL_LOCK_DET BIT[31]
	PLL_ACTIVE_FLAG BIT[30]
	PLL_ACK_LATCH BIT[29]
	RESERVE_BITS28_24 BIT[28:24]
	PLL_HW_UPADATE_LOGIC_BYPASS BIT[23]
	PLL_UPDATE BIT[22]
	PLL_VOTE_FSM_RESET BIT[21]
	PLL_VOTE_FSM_ENA BIT[20]
	PLL_BIAS_COUNT BIT[19:14]
	PLL_LOCK_COUNT BIT[13:8]
	RESERVE_BITS7_4 BIT[7:4]
	PLL_PLLTEST BIT[3]
	PLL_RESET_N BIT[2]
	PLL_BYPASSNL BIT[1]
	PLL_OUTCTRL BIT[0]

APCS_CPU_PLL_L_VAL ADDRESS 0x001C RW
APCS_CPU_PLL_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[15:0]

APCS_CPU_PLL_ALPHA_VAL ADDRESS 0x0020 RW
APCS_CPU_PLL_ALPHA_VAL RESET_VALUE 0x00000000
	PLL_ALPHA BIT[31:0]

APCS_CPU_PLL_ALPHA_VAL_U ADDRESS 0x0024 RW
APCS_CPU_PLL_ALPHA_VAL_U RESET_VALUE 0x00000000
	RESERVE_BITS31_8 BIT[31:8]
	PLL_ALPHA BIT[7:0]

APCS_CPU_PLL_USER_CTL ADDRESS 0x0028 RW
APCS_CPU_PLL_USER_CTL RESET_VALUE 0x00000001
	RESERVE_BITS31_28 BIT[31:28]
	SSC_MODE_CONTROL BIT[27]
	RESERVE_BITS26_25 BIT[26:25]
	ALPHA_EN BIT[24]
	RESERVE_BITS23_22 BIT[23:22]
	VCO_SEL BIT[21:20]
	RESERVE_BITS19_15 BIT[19:15]
	PRE_DIV_RATIO BIT[14:12]
	POST_DIV_RATIO BIT[11:8]
	OUTPUT_INV BIT[7]
	RESERVE_BITS6_5 BIT[6:5]
	PLLOUT_LV_TEST BIT[4]
	PLLOUT_LV_EARLY BIT[3]
	PLLOUT_LV_AUX2 BIT[2]
	PLLOUT_LV_AUX BIT[1]
	PLLOUT_LV_MAIN BIT[0]

APCS_CPU_PLL_USER_CTL_U ADDRESS 0x002C RW
APCS_CPU_PLL_USER_CTL_U RESET_VALUE 0x00000004
	RESERVE_BITS31_12 BIT[31:12]
	LATCH_INTERFACE_BYPASS BIT[11]
	STATUS_REGISTER BIT[10:8]
	DSM BIT[7]
	WRITE_STATE BIT[6]
	TARGET_CTL BIT[5:3]
	LOCK_DET BIT[2]
	FREEZE_PLL BIT[1]
	TOGGLE_DET BIT[0]

APCS_CPU_PLL_CONFIG_CTL ADDRESS 0x0030 RW
APCS_CPU_PLL_CONFIG_CTL RESET_VALUE 0x40008529
	SINGLE_DMET_MODE_ENABLE BIT[31]
	DMET_WINDOW_ENABLE BIT[30]
	TOGGLE_DET_SAMPLE_INTER BIT[29:26]
	TOGGLE_DET_THRESHOLD BIT[25:23]
	TOGGLE_DET_SAMPLE BIT[22:20]
	LOCK_DET_THRESHOLD BIT[19:12]
	LOCK_DET_SAMPLE_SIZE BIT[11:8]
	RESERVE_BITS7_6 BIT[7:6]
	REF_CYCLE BIT[5:4]
	KFN BIT[3:0]

APCS_CPU_PLL_TEST_CTL ADDRESS 0x0034 RW
APCS_CPU_PLL_TEST_CTL RESET_VALUE 0x00000000
	BIAS_GEN_TRIM BIT[31:29]
	DCO BIT[28]
	PROCESS_CALB BIT[27:26]
	OVERRIDE_PROCESS_CALB BIT[25]
	FINE_FCW BIT[24:20]
	OVERRIDE_FINE_FCW BIT[19]
	COARSE_FCW BIT[18:13]
	OVERRIDE_COARSE BIT[12]
	DISABLE_LFSR BIT[11]
	DTEST_SEL BIT[10:8]
	DTEST_EN BIT[7]
	BYP_TESTAMP BIT[6]
	ATEST1_SEL BIT[5:4]
	ATEST0_SEL BIT[3:2]
	ATEST1_EN BIT[1]
	ATEST0_EN BIT[0]

APCS_CPU_PLL_TEST_CTL_U ADDRESS 0x0038 RW
APCS_CPU_PLL_TEST_CTL_U RESET_VALUE 0x00000000
	RESERVE_BITS31_14 BIT[31:14]
	OVERRIDE_FINE_FCW_MSB BIT[13]
	DTEST_MODE_SEL BIT[12:11]
	NMO_OSC_SEL BIT[10:9]
	NMO_EN BIT[8]
	NOISE_MAG BIT[7:5]
	NOISE_GEN BIT[4]
	OSC_BIAS_GND BIT[3]
	PLL_TEST_OUT_SEL BIT[2:1]
	CAL_CODE_UPDATE BIT[0]

APCS_CPU_PLL_STATUS ADDRESS 0x003C R
APCS_CPU_PLL_STATUS RESET_VALUE 0x00000000
	STATUS_26_24 BIT[26:24]
	STATUS_23 BIT[23]
	STATUS_22_20 BIT[22:20]
	STATUS_19_17 BIT[19:17]
	STATUS_16_12 BIT[16:12]
	STATUS_11_6 BIT[11:6]
	STATUS_5 BIT[5]
	STATUS_4_2 BIT[4:2]
	STATUS_1 BIT[1]
	STATUS_0 BIT[0]

APCS_CPU_PLL_FREQ_CTL ADDRESS 0x0040 RW
APCS_CPU_PLL_FREQ_CTL RESET_VALUE 0x00000000
	FREQUENCY_CTL_WORD BIT[31:0]

APCS_TZIPC_INTERRUPT ADDRESS 0x0044 W
APCS_TZIPC_INTERRUPT RESET_VALUE 0x00000000
	SPARE_IPC BIT[23:20]
	RPM_IPC BIT[2:0]

APCS_A7_CFG ADDRESS 0x0048 RW
APCS_A7_CFG RESET_VALUE 0x00000000
	SMPNAMP BIT[28]
	DBGOSUNLOCKCATCH BIT[3]
	DBGHALTREQ BIT[2]
	DBGLOCKSET BIT[1]
	DBGHOLDRST BIT[0]

GCC_DBG_CLK_ON_REQ ADDRESS 0x004C RW
GCC_DBG_CLK_ON_REQ RESET_VALUE 0x00000000
	CLK_ON_ACK BIT[31]
	RESERVE_BITS30_1 BIT[30:1]
	CLK_ON_REQ BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_SAW2 (level 2)
----------------------------------------------------------------------------------------
apcs_saw2 MODULE OFFSET=A7SS+0x00009000 MAX=A7SS+0x00009FFF APRE=APCS_ APOST= SPRE=APCS_ SPOST= BPRE=APCS_ BPOST= ABPRE=APCS_ ABPOST= FPRE=APCS_ FPOST=

SAW2_SECURE ADDRESS 0x0000 RW
SAW2_SECURE RESET_VALUE 0x00000000
	SAW_CTL BIT[2]
		SEC VALUE 0x0
		NSEC VALUE 0x1
	PWR_CTL BIT[1]
		SEC VALUE 0x0
		NSEC VALUE 0x1
	VLT_CTL BIT[0]
		SEC VALUE 0x0
		NSEC VALUE 0x1

SAW2_ID ADDRESS 0x0004 R
SAW2_ID RESET_VALUE 0x0A060811
	NUM_SPM_ENTRY BIT[31:24]
	NUM_PWR_CTL BIT[21:16]
	PMIC_DATA_WIDTH BIT[12:8]
	NUM_PMIC_DATA BIT[6:4]
	CFG_NS_ACCESS BIT[3]
	PMIC_ARB_INTF BIT[2]
	AVS_PRESENT BIT[1]
	SPM_PRESENT BIT[0]

SAW2_CFG ADDRESS 0x0008 RW
SAW2_CFG RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[9]
	FRC_REF_CLK_ON BIT[8]
	CLK_DIV BIT[4:0]

SAW2_SPM_STS ADDRESS 0x000C R
SAW2_SPM_STS RESET_VALUE 0x00000000
	CURR_PWR_CTL BIT[31:16]
	SHTDWN_REQ BIT[15]
	SHTDWN_ACK BIT[14]
	BRNGUP_REQ BIT[13]
	BRNGUP_ACK BIT[12]
	RPM_STATE BIT[11:10]
		RUN VALUE 0x0
		STDNACK VALUE 0x1
		BGUPACK VALUE 0x2
		WAKEUP VALUE 0x3
	SPM_CMD_ADDR BIT[8:0]

SAW2_AVS_STS ADDRESS 0x0010 R
SAW2_AVS_STS RESET_VALUE 0x00000000
	SPM_EVENT BIT[23:16]
	AVS_FSM_STATE BIT[6]
	MAX_INT BIT[5]
	MIN_INT BIT[4]
	CPU_UP BIT[3]
	CPU_DN BIT[2]
	SW_WR_PEND BIT[1]
	AVS_STATE BIT[0]
		IDLE VALUE 0x0
		REQ VALUE 0x1

SAW2_PMIC_STS ADDRESS 0x0014 R
SAW2_PMIC_STS RESET_VALUE 0x00000000
	CURR_DLY BIT[29:20]
	CURR_PMIC_SIZE BIT[18]
	PMIC_STATE BIT[17:16]
		IDLE VALUE 0x0
		DONE VALUE 0x1
		DELAY VALUE 0x2
		DONEBAR VALUE 0x3
	CURR_PMIC_DATA BIT[7:0]

SAW2_RST ADDRESS 0x0018 RW
SAW2_RST RESET_VALUE 0x00000000
	RST BIT[0]

SAW2_SPM_CTL ADDRESS 0x0030 RW
SAW2_SPM_CTL RESET_VALUE 0x00000000
	EVENT_SYNC BIT[31:24]
	SLP_CMD_MODE BIT[17]
	SPM_SYS_PC_MODE BIT[16]
	SPM_START_ADR BIT[12:4]
	ISAR BIT[3]
		END_OF_PROGRAM_RESET_THE_SPM_START_ADR_TO_ZERO VALUE 0x0
		INHIBIT_END_OF_PROGRAM_TO_RESET_SPM_START_ADR VALUE 0x1
	WAKEUP_CONFIG BIT[2:1]
		SYS_SPM_WAKEUP VALUE 0x0
		SYS_SPM_WAKEUP_OR_NOT_CPU_SPM_WAIT_REQ VALUE 0x1
		SYS_SPM_WAKEUP_OR_RISING_EDGE_OF_SYS_SPM_DBG_NOPWRDWN VALUE 0x2
		SYS_SPM_WAKEUP_OR_NOT_CPU_SPM_WAIT_REQ_OR_RISING_EDGE_OF_SYS_SPM_DBG_NOPWRDWN VALUE 0x3
	SPM_EN BIT[0]

SAW2_SPM_DLY ADDRESS 0x0034 RW
SAW2_SPM_DLY RESET_VALUE 0x00000000
	DLY3 BIT[29:20]
	DLY2 BIT[19:10]
	DLY1 BIT[9:0]

SAW2_SPM_STS2 ADDRESS 0x0038 R
SAW2_SPM_STS2 RESET_VALUE 0x00000000
	CURR_PWR_CTL BIT[5:0]

SAW2_SPM_SLP_SEQ_ENTRY_n(n):(0)-(9) ARRAY 0x00000400+0x4*n
SAW2_SPM_SLP_SEQ_ENTRY_0 ADDRESS 0x0400 RW
SAW2_SPM_SLP_SEQ_ENTRY_0 RESET_VALUE 0x00000000
	CMD3 BIT[30:24]
	CMD2 BIT[22:16]
	CMD1 BIT[14:8]
	CMD0 BIT[6:0]

SAW2_VERSION ADDRESS 0x0FD0 R
SAW2_VERSION RESET_VALUE 0x30000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.QTMR_AC (level 2)
----------------------------------------------------------------------------------------
qtmr_ac MODULE OFFSET=A7SS+0x00020000 MAX=A7SS+0x00020FFF APRE= APOST= SPRE= SPOST= BPRE= BPOST= ABPRE= ABPOST= FPRE= FPOST=

QTMR_AC_CNTFRQ ADDRESS 0x0000 RW
QTMR_AC_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_AC_CNTSR ADDRESS 0x0004 RW
QTMR_AC_CNTSR RESET_VALUE 0x00000000
	NSN BIT[7:0]
		SECURE_ONLY VALUE 0x00
		SECURE_OR_NONSECURE VALUE 0x01

QTMR_AC_CNTTID ADDRESS 0x0008 R
QTMR_AC_CNTTID RESET_VALUE 0x00000000
	F7_CFG BIT[31:28]
	F6_CFG BIT[27:24]
	F5_CFG BIT[23:20]
	F4_CFG BIT[19:16]
	F3_CFG BIT[15:12]
	F2_CFG BIT[11:8]
	F1_CFG BIT[7:4]
	F0_CFG BIT[3:0]
		FI VALUE 0x0
		FVI VALUE 0x1
		FPLO VALUE 0x2
		RSVD VALUE 0x3

QTMR_AC_CNTACR_n(n):(0)-(7) ARRAY 0x00000040+0x4*n
QTMR_AC_CNTACR_0 ADDRESS 0x0040 RW
QTMR_AC_CNTACR_0 RESET_VALUE 0x00000000
	RWPT BIT[5]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RWVT BIT[4]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RVOFF BIT[3]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RFRQ BIT[2]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPVCT BIT[1]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPCT BIT[0]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1

QTMR_AC_CNTVOFF_LO_n(n):(0)-(7) ARRAY 0x00000080+0x8*n
QTMR_AC_CNTVOFF_LO_0 ADDRESS 0x0080 RW
QTMR_AC_CNTVOFF_LO_0 RESET_VALUE 0x00000000
	CNTVOFF_LO BIT[31:0]

QTMR_AC_CNTVOFF_HI_n(n):(0)-(7) ARRAY 0x00000084+0x8*n
QTMR_AC_CNTVOFF_HI_0 ADDRESS 0x0084 RW
QTMR_AC_CNTVOFF_HI_0 RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_AC_CFG ADDRESS 0x0FC0 RW
QTMR_AC_CFG RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[0]

QTMR_AC_VERSION ADDRESS 0x0FD0 R
QTMR_AC_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_F0_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f0_qtmr_v1 MODULE OFFSET=A7SS+0x00021000 MAX=A7SS+0x00021FFF APRE=APCS_F0_ APOST= SPRE=APCS_F0_ SPOST= BPRE=APCS_F0_ BPOST= ABPRE=APCS_F0_ ABPOST= FPRE=APCS_F0_ FPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_F0_QTMR_V2 (level 2)
----------------------------------------------------------------------------------------
apcs_f0_qtmr_v2 MODULE OFFSET=A7SS+0x00022000 MAX=A7SS+0x00022FFF APRE=APCS_F0_ APOST= SPRE=APCS_F0_ SPOST= BPRE=APCS_F0_ BPOST= ABPRE=APCS_F0_ ABPOST= FPRE=APCS_F0_ FPOST=

QTMR_V2_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V2_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V2_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V2_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V2_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V2_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V2_CNTVCT_HI ADDRESS 0x000C R
QTMR_V2_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V2_CNTFRQ ADDRESS 0x0010 R
QTMR_V2_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V2_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V2_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V2_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V2_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V2_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V2_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V2_CNTP_CTL ADDRESS 0x002C RW
QTMR_V2_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V2_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V2_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V2_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V2_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V2_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V2_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V2_CNTV_CTL ADDRESS 0x003C RW
QTMR_V2_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V2_VERSION ADDRESS 0x0FD0 R
QTMR_V2_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_F1_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f1_qtmr_v1 MODULE OFFSET=A7SS+0x00023000 MAX=A7SS+0x00023FFF APRE=APCS_F1_ APOST= SPRE=APCS_F1_ SPOST= BPRE=APCS_F1_ BPOST= ABPRE=APCS_F1_ ABPOST= FPRE=APCS_F1_ FPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_F2_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f2_qtmr_v1 MODULE OFFSET=A7SS+0x00024000 MAX=A7SS+0x00024FFF APRE=APCS_F2_ APOST= SPRE=APCS_F2_ SPOST= BPRE=APCS_F2_ BPOST= ABPRE=APCS_F2_ ABPOST= FPRE=APCS_F2_ FPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_F3_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f3_qtmr_v1 MODULE OFFSET=A7SS+0x00025000 MAX=A7SS+0x00025FFF APRE=APCS_F3_ APOST= SPRE=APCS_F3_ SPOST= BPRE=APCS_F3_ BPOST= ABPRE=APCS_F3_ ABPOST= FPRE=APCS_F3_ FPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_F4_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f4_qtmr_v1 MODULE OFFSET=A7SS+0x00026000 MAX=A7SS+0x00026FFF APRE=APCS_F4_ APOST= SPRE=APCS_F4_ SPOST= BPRE=APCS_F4_ BPOST= ABPRE=APCS_F4_ ABPOST= FPRE=APCS_F4_ FPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_F5_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f5_qtmr_v1 MODULE OFFSET=A7SS+0x00027000 MAX=A7SS+0x00027FFF APRE=APCS_F5_ APOST= SPRE=APCS_F5_ SPOST= BPRE=APCS_F5_ BPOST= ABPRE=APCS_F5_ ABPOST= FPRE=APCS_F5_ FPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_F6_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f6_qtmr_v1 MODULE OFFSET=A7SS+0x00028000 MAX=A7SS+0x00028FFF APRE=APCS_F6_ APOST= SPRE=APCS_F6_ SPOST= BPRE=APCS_F6_ BPOST= ABPRE=APCS_F6_ ABPOST= FPRE=APCS_F6_ FPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_F7_QTMR_V1 (level 2)
----------------------------------------------------------------------------------------
apcs_f7_qtmr_v1 MODULE OFFSET=A7SS+0x00029000 MAX=A7SS+0x00029FFF APRE=APCS_F7_ APOST= SPRE=APCS_F7_ SPOST= BPRE=APCS_F7_ BPOST= ABPRE=APCS_F7_ ABPOST= FPRE=APCS_F7_ FPOST=

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_WDT (level 2)
----------------------------------------------------------------------------------------
apcs_wdt MODULE OFFSET=A7SS+0x00017000 MAX=A7SS+0x00017FFF APRE= APOST= SPRE= SPOST= BPRE= BPOST= ABPRE= ABPOST= FPRE= FPOST=

WDOG_SECURE ADDRESS 0x0000 RW
WDOG_SECURE RESET_VALUE 0x00000001
	WDT BIT[0]
		SEC VALUE 0x0
		NSEC VALUE 0x1

WDOG_RESET ADDRESS 0x0004 W
WDOG_RESET RESET_VALUE 0x00000000
	RESET BIT[0]

WDOG_CTL ADDRESS 0x0008 W
WDOG_CTL RESET_VALUE 0x00000000
	UNMASKED_INT_ENABLE BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

WDOG_STATUS ADDRESS 0x000C R
WDOG_STATUS RESET_VALUE 0x00000000
	COUNT BIT[30:2]
	FROZEN BIT[1]
		NO VALUE 0x0
		YES VALUE 0x1
	EXPIRED_STATUS BIT[0]
		NO VALUE 0x0
		YES VALUE 0x1

WDOG_BARK_TIME ADDRESS 0x0010 RW
WDOG_BARK_TIME RESET_VALUE 0x0007FFFF
	DATA BIT[19:0]

WDOG_BITE_TIME ADDRESS 0x0014 RW
WDOG_BITE_TIME RESET_VALUE 0x000FFFFF
	DATA BIT[19:0]

WDOG_TEST_LOAD_STATUS ADDRESS 0x0018 R
WDOG_TEST_LOAD_STATUS RESET_VALUE 0x00000000
	SYNC_STATUS BIT[0]

WDOG_TEST_LOAD ADDRESS 0x001C W
WDOG_TEST_LOAD RESET_VALUE 0x00000000
	LOAD BIT[0]

WDOG_TEST ADDRESS 0x0020 RW
WDOG_TEST RESET_VALUE 0x00000000
	LOAD_VALUE BIT[19:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_GLB (level 2)
----------------------------------------------------------------------------------------
apcs_glb MODULE OFFSET=A7SS+0x00010000 MAX=A7SS+0x0001005B APRE= APOST= SPRE= SPOST= BPRE= BPOST= ABPRE= ABPOST= FPRE= FPOST=

APCS_GLBSECURE ADDRESS 0x0000 RW
APCS_GLBSECURE RESET_VALUE 0x00000003
	ALLOW_VOTE_HYP BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ALLOW_VOTE_HLOS BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_START_ADDR ADDRESS 0x0004 RW
APCS_START_ADDR RESET_VALUE 0x00000000
	ADDR BIT[31:16]

APCS_CMD_RCGR ADDRESS 0x0008 RW
APCS_CMD_RCGR RESET_VALUE 0x80000002
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_CFG_RCGR ADDRESS 0x000C RW
APCS_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

APCS_CBCR ADDRESS 0x0010 RW
APCS_CBCR RESET_VALUE 0x80000002
	CLK_OFF BIT[31]
	CORE_ON BIT[14]
	PERIPH_ON BIT[13]
	PERIPH_OFF BIT[12]
	WAKEUP BIT[11:8]
	SLEEP BIT[7:4]
	HW_CTL BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CLK_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

APCS_GLB_CFG ADDRESS 0x0014 RW
APCS_GLB_CFG RESET_VALUE 0x00000000
	ENA_SO_IMPL BIT[12]
	L2RSTDISABLE BIT[11]
	SYS_APCCSWRST BIT[10]
	L1RSTDISABLE BIT[9]
	CP15DISABLE BIT[8]
		NOT_ENABLED VALUE 0x0
		ENABLED VALUE 0x1
	CFGTE BIT[7]
		ARM VALUE 0x0
		THUMB VALUE 0x1
	CFGEND BIT[6]
		EE_BIT_IS_LOW VALUE 0x0
		EE_BIT_IS_HIGH VALUE 0x1
	CACHEID BIT[5:0]

APCS_GLB_BOOT_REMAP ADDRESS 0x0018 RW
APCS_GLB_BOOT_REMAP RESET_VALUE 0x00100001
	REMAP_HIGH BIT[31:16]
	REMAP_128 BIT[2]
	REMAP_VINITHI BIT[1]
	REMAP_EN BIT[0]

APCS_GLB_TEST_BUSSEL ADDRESS 0x001C RW
APCS_GLB_TEST_BUSSEL RESET_VALUE 0x00000000
	TEST_BUS_EN1 BIT[31:30]
	TEST_BUS_EN2 BIT[29:28]
	TEST_BUS_EN3 BIT[4:0]

APCS_GLB_EN_PWR_ST ADDRESS 0x0020 RW
APCS_GLB_EN_PWR_ST RESET_VALUE 0x00000003
	APCS_EN_PWR_ST_REST_BIT BIT[1]
		ENABLE_GDHS_STATE_MACHINE_FOR_FEW_GDHS_DEFAULT_IS_0 VALUE 0x1
	APCS_EN_PWR_ST_FEW_BIT BIT[0]
		ENABLE_GDHS_STATE_MACHINE_FOR_REST_GDHSI_DEFAULT_S_0 VALUE 0x1

APCS_GLB_QSB_LP ADDRESS 0x0024 RW
APCS_GLB_QSB_LP RESET_VALUE 0x00000001
	APCS_QSB_LP_CNTR BIT[6:1]
	APCS_QSB_LP_OVERWRITE_BIT BIT[0]

APCS_GLB_AHB_CLKON ADDRESS 0x0028 RW
APCS_GLB_AHB_CLKON RESET_VALUE 0x00000000
	APCS_AHB_CLKON_CNTR BIT[15:1]
	APCS_AHB_CLKON_OVERWRITE_BIT BIT[0]

APCS_GLB_QGIC_CFG ADDRESS 0x002C RW
APCS_GLB_QGIC_CFG RESET_VALUE 0x00000000
	CFG_PID BIT[14:10]
	CFG_BID BIT[9:7]
	CFG_MID BIT[2:0]

APCS_GLB_GHDS_CNTR ADDRESS 0x0030 RW
APCS_GLB_GHDS_CNTR RESET_VALUE 0x00000000
	GHDS_CNTR_VALUE BIT[9:0]

APCS_TCM_REDIRECT_ADDR ADDRESS 0x0034 RW
APCS_TCM_REDIRECT_ADDR RESET_VALUE 0x08000000
	TCM_START_ADDR BIT[31:18]
	TCM_REDIRECT_EN_0 BIT[0]

APCS_A7_GLB_CFG ADDRESS 0x0038 RW
APCS_A7_GLB_CFG RESET_VALUE 0x00000100
	ACINACTM BIT[8]
	CLUSTER_ID BIT[7:4]
	CFGSDISABLE BIT[0]

SPM_VOTE_TZ ADDRESS 0x003C RW
SPM_VOTE_TZ RESET_VALUE 0xC000003F
	PMIC_HANDSHAKE_EN BIT[31]
	RPM_HANDSHAKE_EN BIT[30]
	PWR_CTL_EN BIT[5:0]

SPM_VOTE_HLOS ADDRESS 0x0040 RW
SPM_VOTE_HLOS RESET_VALUE 0xC000003F
	PMIC_HANDSHAKE_EN BIT[31]
	RPM_HANDSHAKE_EN BIT[30]
	PWR_CTL_EN BIT[5:0]

SPM_VOTE_HYP ADDRESS 0x0044 RW
SPM_VOTE_HYP RESET_VALUE 0xC000003F
	PMIC_HANDSHAKE_EN BIT[31]
	RPM_HANDSHAKE_EN BIT[30]
	PWR_CTL_EN BIT[5:0]

SPM_VOTE_INT_STS ADDRESS 0x0048 R
SPM_VOTE_INT_STS RESET_VALUE 0x00000000
	PMIC_HANDSHAKE_INT BIT[31]
	RPM_HANDSHAKE_INT BIT[30]
	PWR_CTL_INT BIT[5:0]

SPM_VOTE_INT_CLR ADDRESS 0x004C W
SPM_VOTE_INT_CLR RESET_VALUE 0x00000000
	PMIC_HANDSHAKE_CLR BIT[31]
	RPM_HANDSHAKE_CLR BIT[30]
	PWR_CTL_CLR BIT[5:0]

APPS_BOOTFSM_CTL ADDRESS 0x0050 RW
APPS_BOOTFSM_CTL RESET_VALUE 0x00000000
	STATE_OVERIDE_VAL BIT[7:4]
	STATE_SW_MODE BIT[1]
	STATE_OVERIDE BIT[0]

APPS_BOOTFSM_STATUS ADDRESS 0x0054 R
APPS_BOOTFSM_STATUS RESET_VALUE 0x00000000
	BOOTFSM_STATUS BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.A7SS.APCS_GCC (level 2)
----------------------------------------------------------------------------------------
apcs_gcc MODULE OFFSET=A7SS+0x00011000 MAX=A7SS+0x000110B8 APRE= APOST= SPRE= SPOST= BPRE= BPOST= ABPRE= ABPOST= FPRE= FPOST=

APCS_GCCSECURE ADDRESS 0x0000 RW
APCS_GCCSECURE RESET_VALUE 0xXXXXXXXX
	APCS_GCCSECURE BIT[31:0]

APCS_IPC_SECURITY ADDRESS 0x0004 RW
APCS_IPC_SECURITY RESET_VALUE 0x00000000
	APCS_IPC_SECURITY BIT[31:0]

APCS_IPC ADDRESS 0x0008 C
APCS_IPC RESET_VALUE 0x00000000
	SPARE_IPC BIT[23:20]
	WCN_IPC BIT[19:16]
	MPSS_IPC BIT[15:12]
	ADSP_IPC BIT[11:8]
	RPM_IPC BIT[2:0]

APCS_PWR_CTL_OVERRIDE ADDRESS 0x000C RW
APCS_PWR_CTL_OVERRIDE RESET_VALUE 0x00000000
	L2_RET_SLP_DIS BIT[16]
	CLK_EN BIT[9:0]
		DYNAMICALLY_ENABLED_BY_HARDWARE VALUE 0x000
		ALWAYS_ENABLED VALUE 0x001

APCS_GCLK_STS ADDRESS 0x0010 R
APCS_GCLK_STS RESET_VALUE 0x00000XXX
	STS BIT[9:0]
		HALTED VALUE 0x000
		TOGGLING VALUE 0x001

APCS_L2_PWR_CTL ADDRESS 0x0014 RW
APCS_L2_PWR_CTL RESET_VALUE 0x00008100
	L2_HS_CNT BIT[25:16]
	PLL_CLAMP BIT[15]
	LVE BIT[14]
	L2_RET_SLP BIT[13]
	SYS_RESET BIT[12]
	L2_HS_RST BIT[10]
	L2_HS_EN BIT[9]
	L2_HS_CLAMP BIT[8]
	L2_ARRAY_HS BIT[1:0]

APCS_PWR_STS ADDRESS 0x0018 R
APCS_PWR_STS RESET_VALUE 0x0000XXXX
	SPM_SLP_STATE BIT[12]
	SAW_SLP_ACK BIT[11]
	DBG_RST_STS BIT[10]
	L2_HS_RST_STS BIT[9]
	L2_CLMP_STS BIT[8]
	L2_RET_SLP_STS BIT[7]
	L2_HS_STS BIT[6:5]
	DBG_PWRUP_REQ BIT[4]
	L2_FS_STS BIT[3]
	L2_CLK_IDLE BIT[1]
	L2_SLV_IDLE BIT[0]

APCS_CLK_DIAG ADDRESS 0x001C RW
APCS_CLK_DIAG RESET_VALUE 0x00000000
	FAST_CLK_SEL BIT[5:3]
		SYS_APCSQSB_CLK VALUE 0x0
		SYS_APCSAHB_CLK VALUE 0x1
		L2_DATARAM_CLK VALUE 0x2
		APC0_SYSLEAF_CLK VALUE 0x3
		PLL_LOCK_DETECT VALUE 0x4
		PLL_DTEST VALUE 0x5

APCS_ALL_TSTBUS_SEL ADDRESS 0x0020 RW
APCS_ALL_TSTBUS_SEL RESET_VALUE 0x00000000
	EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SEL BIT[3:0]
		APC0 VALUE 0x0
		APC1 VALUE 0x1
		APC2 VALUE 0x2
		APC3 VALUE 0x3
		GLB VALUE 0x4
		L2_GDHS VALUE 0x5
		CONSTANT VALUE 0x6

APCS_DBG_PWR_CTL ADDRESS 0x0024 RW
APCS_DBG_PWR_CTL RESET_VALUE 0x00000000
	REQ BIT[0]

APCS_L2_AUX_CLK_SEL ADDRESS 0x0028 RW
APCS_L2_AUX_CLK_SEL RESET_VALUE 0x00000000
	APCS_L2_AUX_CLK_SEL BIT[1:0]

APCS_SPARE ADDRESS 0x002C RW
APCS_SPARE RESET_VALUE 0x00000000
	BITS BIT[31:0]

APCS_SPARE_STS ADDRESS 0x0030 R
APCS_SPARE_STS RESET_VALUE 0x00000000
	BITS BIT[7:0]

XPU_STATUS ADDRESS 0x0034 R
XPU_STATUS RESET_VALUE 0x00000000
	VMIDENSTATUS BIT[2]
	NSENSTATUS BIT[1]
	MSAENSTATUS BIT[0]

APCS_HW_EVENT_SEL_n(n):(0)-(31) ARRAY 0x00000038+0x4*n
APCS_HW_EVENT_SEL_0 ADDRESS 0x0038 RW
APCS_HW_EVENT_SEL_0 RESET_VALUE 0x00000000
	EN BIT[31]
	SEL BIT[1:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.ULTAUDIO_CORE (level 1)
----------------------------------------------------------------------------------------
ULTAUDIO_CORE BASE 0x67700000 SIZE=0x00100000 ultaudio_coreaddr 16:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.ULTAUDIO_CSR (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.ULTAUDIO_CORE.ULTAUDIO_CSR' does not directly contain any register.
----------------------------------------------------------------------------------------

ultaudio_csr MODULE OFFSET=ULTAUDIO_CORE+0x00000000 MAX=ULTAUDIO_CORE+0x00002FFF APRE= SPRE= BPRE= ABPRE= FPRE=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.ULTAUDIO_CSR.ULTAUDIO_LPASS_TCSR (level 3)
----------------------------------------------------------------------------------------
ultaudio_lpass_tcsr MODULE OFFSET=ULTAUDIO_CORE+0x00000000 MAX=ULTAUDIO_CORE+0x000000FF APRE=ULTAUDIO_ SPRE=ULTAUDIO_ BPRE=ULTAUDIO_ ABPRE=ULTAUDIO_ FPRE=ULTAUDIO_

HW_VERSION ADDRESS 0x0000 R
HW_VERSION RESET_VALUE 0x10030000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

TCSR_DEBUG_CTL ADDRESS 0x0004 RW
TCSR_DEBUG_CTL RESET_VALUE 0x00000000
	LPASS_SLAVE_PCNOC_TEST_BUS_SEL BIT[22:21]
	LPASS_MASTER_PCNOC_TEST_BUS_SEL BIT[20:19]
	AHB2AHB_DIG_CODEC_TEST_BUS_SEL BIT[18:17]
	LPASS_DEBUG_EN BIT[16]
		DISABLE_DRIVING_LPASS_BUS_ON_TO_MUX VALUE 0x0
		DRIVE_DEBUG_BUS VALUE 0x1
	SEL_ADDR BIT[15:8]
	SEL BIT[7:0]
		ALL_0_S VALUE 0x00
		ALL_5_S VALUE 0x01
		ALL_A_S VALUE 0x02
		PAT_12345678 VALUE 0x03
		PAT_DEADBEEF VALUE 0x04
		LPM_DEBUG_BUS VALUE 0x05
		LPASS_SLAVE_PCNOC_TEST_BUS VALUE 0x06
		LPASS_MASTER_PCNOC_TEST_BUS VALUE 0x07
		AHB2AHB_DIG_CODEC_TEST_BUS VALUE 0x08
		AHB_TEST_BUS VALUE 0x09
		CSR_TEST_BUS VALUE 0x0A
		AVT_TEST_BUS VALUE 0x0B
		LPAIF_TEST_BUS VALUE 0x0C

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.ULTAUDIO_CSR.LPASS_LPASS_CSR (level 3)
----------------------------------------------------------------------------------------
lpass_lpass_csr MODULE OFFSET=ULTAUDIO_CORE+0x00000100 MAX=ULTAUDIO_CORE+0x00000FFF APRE=LPASS_ SPRE=LPASS_ BPRE=LPASS_ ABPRE=LPASS_ FPRE=LPASS_

CSR_GP_CTL ADDRESS 0x0000 RW
CSR_GP_CTL RESET_VALUE 0x00000000
	SPARE_LPASS BIT[31:17]
	DRESET_EN BIT[16]

CSR_MEMTYPE_CTL ADDRESS 0x0004 RW
CSR_MEMTYPE_CTL RESET_VALUE 0x00000400
	LPAIF_MEMTYPE BIT[11:9]
	LPAIF_MEMTYPE_EN BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

CSR_DEBUG_BUS ADDRESS 0x0014 R
CSR_DEBUG_BUS RESET_VALUE 0x00000000
	READ BIT[31:0]

AHBI_CFG ADDRESS 0x0024 RW
AHBI_CFG RESET_VALUE 0x60512340
	RESAMPLER_PRIORITY BIT[31:28]
	SLIMBUS_PRIORITY BIT[27:24]
	MIDI_PRIORITY BIT[23:20]
	FABRIC_PRIORITY BIT[19:16]
	DM_PRIORITY BIT[15:12]
	Q6SS_PRIORITY BIT[11:8]
	AUDIO_IF_PRIORITY BIT[7:4]
	ROUND_ROBIN_EN BIT[0]

AHBI_LOCK_CTL ADDRESS 0x0028 RW
AHBI_LOCK_CTL RESET_VALUE 0x00000000
	SLIMBUS1_LOCK_EN BIT[9]
	HDMI_LOCK_EN BIT[8]
	SPDIFTX_LOCK_EN BIT[7]
	RESAMPLER_LOCK_EN BIT[6]
	SLIMBUS_LOCK_EN BIT[5]
	MIDI_LOCK_EN BIT[4]
	FABRIC_LOCK_EN BIT[3]
	DM_LOCK_EN BIT[2]
	Q6SS_LOCK_EN BIT[1]
	AUDIO_IF_LOCK_EN BIT[0]

AHBI_CFG_EXT ADDRESS 0x002C RW
AHBI_CFG_EXT RESET_VALUE 0x00000987
	SLIMBUS1_PRIORITY BIT[11:8]
	HDMI_PRIORITY BIT[7:4]
	SPDIFTX_PRIORITY BIT[3:0]

AHBX_CFG ADDRESS 0x0040 RW
AHBX_CFG RESET_VALUE 0x4033962A
	RESAMPLER_PRIORITY BIT[30:28]
	SLIMBUS_PRIORITY BIT[26:24]
	MIDI_PRIORITY BIT[22:20]
	SLIMBUS1_PRIORITY BIT[17:15]
	DM_PRIORITY BIT[14:12]
	HDMI_PRIORITY BIT[10:8]
	AUDIO_IF_PRIORITY BIT[6:4]
	SPDIFTX_PRIORITY BIT[3:1]
	ROUND_ROBIN_EN BIT[0]

AHBX_LOCK_CTL ADDRESS 0x0044 RW
AHBX_LOCK_CTL RESET_VALUE 0x00000000
	SLIMBUS1_LOCK_EN BIT[9]
	HDMI_LOCK_EN BIT[8]
	SPDIFTX_LOCK_EN BIT[7]
	RESAMPLER_LOCK_EN BIT[6]
	SLIMBUS_LOCK_EN BIT[5]
	MIDI_LOCK_EN BIT[4]
	DM_LOCK_EN BIT[2]
	AUDIO_IF_LOCK_EN BIT[0]

AHBIX_STATUS ADDRESS 0x0050 R
AHBIX_STATUS RESET_VALUE 0x00000000
	Q6TCM_WRITE_ERROR BIT[7]
	Q6TCM_READ_ERROR BIT[6]
	AHBX_DECODE_BOUNDARY_ERROR BIT[5]
	AHBX_DECODE_ERROR BIT[4]
	AHBX_MISALIGNED BIT[3]
	AHBI_DECODE_BOUNDARY_ERROR BIT[2]
	AHBI_DECODE_ERROR BIT[1]
	AHBI_MISALIGNED BIT[0]

AHBIX_ACK ADDRESS 0x0054 W
AHBIX_ACK RESET_VALUE 0x00000000
	Q6TCM_WRITE_ERROR BIT[7]
	Q6TCM_READ_ERROR BIT[6]
	AHBX_DECODE_BOUNDARY_ERROR BIT[5]
	AHBX_DECODE_ERROR BIT[4]
	AHBX_MISALIGNED BIT[3]
	AHBI_DECODE_BOUNDARY_ERROR BIT[2]
	AHBI_DECODE_ERROR BIT[1]
	AHBI_MISALIGNED BIT[0]

AHBIX_EN ADDRESS 0x0058 RW
AHBIX_EN RESET_VALUE 0x00000012
	Q6TCM_WRITE_ERROR_INT_EN BIT[7]
	Q6TCM_READ_ERROR_INT_EN BIT[6]
	AHBX_DECODE_BOUNDARY_ERROR_INT_EN BIT[5]
	AHBX_DECODE_ERROR_INT_EN BIT[4]
	AHBX_MISALIGNED_INT_EN BIT[3]
	AHBI_DECODE_BOUNDARY_ERROR_INT_EN BIT[2]
	AHBI_DECODE_ERROR_INT_EN BIT[1]
	AHBI_MISALIGNED_INT_EN BIT[0]

AUDIO_CORE_LPM_CGCR ADDRESS 0x005C RW
AUDIO_CORE_LPM_CGCR RESET_VALUE 0x00000002
	HW_CTL BIT[1]
	CLK_ENABLE BIT[0]

AUDIO_CORE_AUDSYNC_CGCR ADDRESS 0x0060 RW
AUDIO_CORE_AUDSYNC_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1]
	CLK_ENABLE BIT[0]

AUDIO_CORE_AVSYNC_CGCR ADDRESS 0x0064 RW
AUDIO_CORE_AVSYNC_CGCR RESET_VALUE 0x00000002
	HW_CTL BIT[1]
	CLK_ENABLE BIT[0]

AUDIO_CORE_AHB2AHB_CODEC_CGCR ADDRESS 0x006C RW
AUDIO_CORE_AHB2AHB_CODEC_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1]
	CLK_ENABLE BIT[0]

AUDIO_CORE_LPAIF_CTL_CGCR ADDRESS 0x0070 RW
AUDIO_CORE_LPAIF_CTL_CGCR RESET_VALUE 0x00000002
	HW_CTL BIT[1]
	CLK_ENABLE BIT[0]

AUDIO_CORE_VFR_CGCR ADDRESS 0x0074 RW
AUDIO_CORE_VFR_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1]
	CLK_ENABLE BIT[0]

AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR ADDRESS 0x0078 RW
AUDIO_CORE_AHB2AHB_PCNOC_SLV_CGCR RESET_VALUE 0x00000002
	HW_CTL BIT[1]
	CLK_ENABLE BIT[0]

AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR ADDRESS 0x007C RW
AUDIO_CORE_AHB2AHB_PCNOC_MST_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1]
	CLK_ENABLE BIT[0]

AUDIO_CORE_AVTIMER_XO_FM_CGCR ADDRESS 0x0080 RW
AUDIO_CORE_AVTIMER_XO_FM_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1]
	CLK_ENABLE BIT[0]

AUDIO_CORE_AVTIMER_XO_BT_CGCR ADDRESS 0x0084 RW
AUDIO_CORE_AVTIMER_XO_BT_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1]
	CLK_ENABLE BIT[0]

AUDIO_CORE_SLIMBUS_SLV_CGCR ADDRESS 0x0088 RW
AUDIO_CORE_SLIMBUS_SLV_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1]
	CLK_ENABLE BIT[0]

AUDIO_CORE_SLIMBUS_MST_CGCR ADDRESS 0x008C RW
AUDIO_CORE_SLIMBUS_MST_CGCR RESET_VALUE 0x00000001
	HW_CTL BIT[1]
	CLK_ENABLE BIT[0]

LPASS_CSR_ADDR_VALID_STATUS ADDRESS 0x0090 R
LPASS_CSR_ADDR_VALID_STATUS RESET_VALUE 0x00000000
	LPASS_CSR_RIF_ADDR_INVALID BIT[0]

LPASS_CSR_ADDR_VALID_ACK ADDRESS 0x0094 W
LPASS_CSR_ADDR_VALID_ACK RESET_VALUE 0x00000000
	LPASS_CSR_RIF_ADDR_INVALID BIT[0]

LPASS_CSR_ADDR_VALID_EN ADDRESS 0x0098 RW
LPASS_CSR_ADDR_VALID_EN RESET_VALUE 0x00000000
	LPASS_CSR_RIF_ADDR_INVALID_INT_EN BIT[0]

LPM_CTL ADDRESS 0x009C RW
LPM_CTL RESET_VALUE 0x00000000
	SOFT_RESET BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

LPAIF_CTL ADDRESS 0x00B0 RW
LPAIF_CTL RESET_VALUE 0x00000000
	SOFT_RESET BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

STM_MUXSEL_n(n):(0)-(31) ARRAY 0x000000B4+0x4*n
STM_MUXSEL_0 ADDRESS 0x00B4 RW
STM_MUXSEL_0 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	SEL BIT[2:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.ULTAUDIO_CSR.LPASS_LPASS_CSR_VFR (level 3)
----------------------------------------------------------------------------------------
lpass_lpass_csr_vfr MODULE OFFSET=ULTAUDIO_CORE+0x00001000 MAX=ULTAUDIO_CORE+0x00001FFF APRE=LPASS_ SPRE=LPASS_ BPRE=LPASS_ ABPRE=LPASS_ FPRE=LPASS_

VFR_IRQ_MUX_CTL ADDRESS 0x0000 RW
VFR_IRQ_MUX_CTL RESET_VALUE 0x00000000
	VFR BIT[8]
		QTMR VALUE 0x0
		AVTIMER VALUE 0x1
	SEL BIT[4:0]
		INTERNAL_VFR VALUE 0x00
		EXTENAL_VFR VALUE 0x01
		DIR_CONN_0 VALUE 0x02
		DIR_CONN_1 VALUE 0x03
		DIR_CONN_2 VALUE 0x04
		RESERVED_0 VALUE 0x05
		RESERVED_1 VALUE 0x06
		INTERNAL_VFR_2 VALUE 0x07
		RESERVED_2 VALUE 0x08
		RESERVED_3 VALUE 0x10
		RESERVED_4 VALUE 0x11
		RESERVED_5 VALUE 0x12
		RESERVED_6 VALUE 0x13
		RESERVED_7 VALUE 0x14
		RESERVED_8 VALUE 0x15
		RESERVED_9 VALUE 0x16
		RESERVED_10 VALUE 0x17
		RESERVED_11 VALUE 0x18
		RESERVED_12 VALUE 0x19
		FM_VFR VALUE 0x1A
		BLUETOOTH_VFR_0 VALUE 0x1B
		BLUETOOTH_VFR_1 VALUE 0x1C

VFR_STC_MSB ADDRESS 0x0004 R
VFR_STC_MSB RESET_VALUE 0x00000000
	MSB BIT[23:0]

VFR_STC_LSB ADDRESS 0x0008 R
VFR_STC_LSB RESET_VALUE 0x00000000
	LSB BIT[31:0]

VFR_IRQ_MUX_CTL_1 ADDRESS 0x0010 RW
VFR_IRQ_MUX_CTL_1 RESET_VALUE 0x00000000
	VFR BIT[8]
		QTMR VALUE 0x0
		AVTIMER VALUE 0x1
	SEL BIT[4:0]
		INTERNAL_VFR VALUE 0x00
		EXTENAL_VFR VALUE 0x01
		DIR_CONN_0 VALUE 0x02
		DIR_CONN_1 VALUE 0x03
		DIR_CONN_2 VALUE 0x04
		RESERVED_0 VALUE 0x05
		RESERVED_1 VALUE 0x06
		INTERNAL_VFR_2 VALUE 0x07
		RESERVED_2 VALUE 0x08
		RESERVED_3 VALUE 0x10
		RESERVED_4 VALUE 0x11
		RESERVED_5 VALUE 0x12
		RESERVED_6 VALUE 0x13
		RESERVED_7 VALUE 0x14
		RESERVED_8 VALUE 0x15
		RESERVED_9 VALUE 0x16
		RESERVED_10 VALUE 0x17
		RESERVED_11 VALUE 0x18
		RESERVED_12 VALUE 0x19
		FM_VFR VALUE 0x1A
		BLUETOOTH_VFR_0 VALUE 0x1B
		BLUETOOTH_VFR_1 VALUE 0x1C

VFR_STC_MSB_1 ADDRESS 0x0014 R
VFR_STC_MSB_1 RESET_VALUE 0x00000000
	MSB BIT[23:0]

VFR_STC_LSB_1 ADDRESS 0x0018 R
VFR_STC_LSB_1 RESET_VALUE 0x00000000
	LSB BIT[31:0]

GP_IRQ_TS_MUX_CTL_0 ADDRESS 0x0020 RW
GP_IRQ_TS_MUX_CTL_0 RESET_VALUE 0x00000000
	VFR BIT[8]
		QTMR VALUE 0x0
		AVTIMER VALUE 0x1
	SEL BIT[4:0]
		INTERNAL_VFR VALUE 0x00
		EXTENAL_VFR VALUE 0x01
		DIR_CONN_0 VALUE 0x02
		DIR_CONN_1 VALUE 0x03
		DIR_CONN_2 VALUE 0x04
		RESERVED_0 VALUE 0x05
		RESERVED_1 VALUE 0x06
		INTERNAL_VFR_2 VALUE 0x07
		RESERVED_2 VALUE 0x08
		RESERVED_3 VALUE 0x10
		RESERVED_4 VALUE 0x11
		RESERVED_5 VALUE 0x12
		RESERVED_6 VALUE 0x13
		RESERVED_7 VALUE 0x14
		RESERVED_8 VALUE 0x15
		RESERVED_9 VALUE 0x16
		RESERVED_10 VALUE 0x17
		RESERVED_11 VALUE 0x18
		RESERVED_12 VALUE 0x19
		FM_VFR VALUE 0x1A
		BLUETOOTH_VFR_0 VALUE 0x1B
		BLUETOOTH_VFR_1 VALUE 0x1C

GP_IRQ_STC_MSB_0 ADDRESS 0x0024 R
GP_IRQ_STC_MSB_0 RESET_VALUE 0x00000000
	MSB BIT[23:0]

GP_IRQ_STC_LSB_0 ADDRESS 0x0028 R
GP_IRQ_STC_LSB_0 RESET_VALUE 0x00000000
	LSB BIT[31:0]

GP_IRQ_TS_MUX_CTL_1 ADDRESS 0x0030 RW
GP_IRQ_TS_MUX_CTL_1 RESET_VALUE 0x00000000
	VFR BIT[8]
		QTMR VALUE 0x0
		AVTIMER VALUE 0x1
	SEL BIT[4:0]
		INTERNAL_VFR VALUE 0x00
		EXTENAL_VFR VALUE 0x01
		DIR_CONN_0 VALUE 0x02
		DIR_CONN_1 VALUE 0x03
		DIR_CONN_2 VALUE 0x04
		RESERVED_0 VALUE 0x05
		RESERVED_1 VALUE 0x06
		INTERNAL_VFR_2 VALUE 0x07
		RESERVED_2 VALUE 0x08
		RESERVED_3 VALUE 0x10
		RESERVED_4 VALUE 0x11
		RESERVED_5 VALUE 0x12
		RESERVED_6 VALUE 0x13
		RESERVED_7 VALUE 0x14
		RESERVED_8 VALUE 0x15
		RESERVED_9 VALUE 0x16
		RESERVED_10 VALUE 0x17
		RESERVED_11 VALUE 0x18
		RESERVED_12 VALUE 0x19
		FM_VFR VALUE 0x1A
		BLUETOOTH_VFR_0 VALUE 0x1B
		BLUETOOTH_VFR_1 VALUE 0x1C

GP_IRQ_STC_MSB_1 ADDRESS 0x0034 R
GP_IRQ_STC_MSB_1 RESET_VALUE 0x00000000
	MSB BIT[23:0]

GP_IRQ_STC_LSB_1 ADDRESS 0x0038 R
GP_IRQ_STC_LSB_1 RESET_VALUE 0x00000000
	LSB BIT[31:0]

LPAIF_VFR_IRQ_CTL ADDRESS 0x0040 RW
LPAIF_VFR_IRQ_CTL RESET_VALUE 0x00000000
	LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3 BIT[8]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2 BIT[7]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1 BIT[6]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0 BIT[5]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RDMA_SEL_4 BIT[4]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RDMA_SEL_3 BIT[3]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RDMA_SEL_2 BIT[2]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RDMA_SEL_1 BIT[1]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	LPAIF_VFR_IRQ_CTL_RDMA_SEL_0 BIT[0]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1

WCN_VFR_IRQ_CTL ADDRESS 0x0044 RW
WCN_VFR_IRQ_CTL RESET_VALUE 0x00000000
	SEL BIT[0]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1

AVT_VFR_IRQ_CTL ADDRESS 0x0048 RW
AVT_VFR_IRQ_CTL RESET_VALUE 0x00000000
	SEL BIT[0]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1

SLIMBUS_VFR_IRQ_CTL ADDRESS 0x004C RW
SLIMBUS_VFR_IRQ_CTL RESET_VALUE 0x00000000
	SLIMBUS_VFR_IRQ_CTL_SEL_15 BIT[15]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_14 BIT[14]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_13 BIT[13]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_12 BIT[12]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_11 BIT[11]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_10 BIT[10]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_9 BIT[9]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_8 BIT[8]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_7 BIT[7]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_6 BIT[6]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_5 BIT[5]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_4 BIT[4]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_3 BIT[3]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_2 BIT[2]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_1 BIT[1]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1
	SLIMBUS_VFR_IRQ_CTL_SEL_0 BIT[0]
		VFR_0 VALUE 0x0
		VFR1 VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.ULTAUDIO_CSR.LPASS_LPASS_CSR_IO (level 3)
----------------------------------------------------------------------------------------
lpass_lpass_csr_io MODULE OFFSET=ULTAUDIO_CORE+0x00002000 MAX=ULTAUDIO_CORE+0x00002FFF APRE=LPASS_ SPRE=LPASS_ BPRE=LPASS_ ABPRE=LPASS_ FPRE=LPASS_

CSR_GP_IO_MUX_MIC_CTL ADDRESS 0x0000 RW
CSR_GP_IO_MUX_MIC_CTL RESET_VALUE 0x00000000
	TLMM_SPARE BIT[31:30]
	SEC_I2S_TDM_MSTR_CLK_EN BIT[29]
	SEC_I2S_TDM_SLV_CLK_EN BIT[28]
	AUX_I2S_TDM_MSTR_CLK_EN BIT[27]
	AUX_I2S_TDM_SLV_CLK_EN BIT[26]
	TLMM_MCLK_EN BIT[25]
	AUX_I2S_SCLK_BIT_EXT_CLK_SEL BIT[24]
	CODEC_MIC_MI2S_EXT_CLK_SEL BIT[23]
	MI2S_AUX_EXT_CLK_SEL BIT[22]
	TER_WS_SLAVE_SEL BIT[21]
	CODEC_WS_SLAVE_SEL BIT[20]
	TER_DATAIN0_SEL BIT[19]
	TER_DATAIN1_SEL BIT[18]
	QUA_WS_SLAVE_SEL BIT[17:16]
	QUA_SCLK_SEL BIT[15]
	QUA_DATAIN0_SEL BIT[14]
	QUA_DATAIN1_SEL BIT[13]
	TLMM_WS_OUT_SEL BIT[12:11]
	TLMM_WS_EN_SEL BIT[10:9]
	TLMM_WS_EN_VAL BIT[8]
	TLMM_DATAIN0_SEL BIT[7]
	TLMM_DATAIN1_SEL BIT[6]
	TLMM_DATA0_EN_SEL BIT[5]
	TLMM_DATA1_EN_SEL BIT[4]
	TLMM_DATA0_EN BIT[3]
	TLMM_DATA1_EN BIT[2]
	TLMM_SCLK_EN BIT[1]
	TLMM_CODEC_SLK_OUT_SEL BIT[0]

CSR_GP_IO_MUX_SPKR_CTL ADDRESS 0x0004 RW
CSR_GP_IO_MUX_SPKR_CTL RESET_VALUE 0x00000000
	TLMM_SPARE BIT[31:23]
	PRI_I2S_TDM_MSTR_CLK_EN BIT[22]
	PRI_I2S_TDM_SLV_CLK_EN BIT[21]
	CODEC_SPKR_MI2S_EXT_CLK_SEL BIT[20]
	TLMM_WS_EN_SEL BIT[19:18]
	PRI_WS_SLAVE_SEL BIT[17:16]
	CODEC_WS_SLAVE_SEL BIT[15:14]
	PRI_DATAOUT1_SEC_DATAOUT0_SEL BIT[13]
	CODEC_DATAIN0_SEL BIT[12]
	PRI_SEC_DATAOUT1_SEL BIT[11]
	CODEC_DATAIN1_SEL BIT[10]
	SEC_WS_SLAVE_SEL BIT[9:8]
	TLMM_WS_OUT_SEL BIT[7:6]
	TLMM_WS_EN_VAL BIT[5]
	TLMM_DATA0_EN BIT[4]
	TLMM_DATA1_EN BIT[3]
	TLMM_SCLK_EN BIT[2]
	TLMM_MCLK_EN BIT[1]
	TLMM_CODEC_SLK_OUT_SEL BIT[0]

CSR_GP_LPAIF_PRI_PCM_PRI_MODE_MUXSEL ADDRESS 0x0008 RW
CSR_GP_LPAIF_PRI_PCM_PRI_MODE_MUXSEL RESET_VALUE 0x00000000
	I2S_PCM_SEL BIT[0]

CSR_GP_LPAIF_SEC_PCM_SEC_MODE_MUXSEL ADDRESS 0x000C RW
CSR_GP_LPAIF_SEC_PCM_SEC_MODE_MUXSEL RESET_VALUE 0x00000000
	I2S_PCM_SEL BIT[0]

CSR_GP_LPAIF_TER_PCM_PRI_MODE_MUXSEL ADDRESS 0x0010 RW
CSR_GP_LPAIF_TER_PCM_PRI_MODE_MUXSEL RESET_VALUE 0x00000000
	I2S_PCM_SEL BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.LPASS_AHBI_TIME (level 2)
----------------------------------------------------------------------------------------
lpass_ahbi_time MODULE OFFSET=ULTAUDIO_CORE+0x00005000 MAX=ULTAUDIO_CORE+0x00005FFF APRE=LPASS_AHBI_ SPRE=LPASS_AHBI_ BPRE=LPASS_AHBI_ ABPRE=LPASS_AHBI_ FPRE=LPASS_AHBI_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000017
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.LPASS_LPASS_SYNC_WRAPPER (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.ULTAUDIO_CORE.LPASS_LPASS_SYNC_WRAPPER' does not directly contain any register.
----------------------------------------------------------------------------------------

lpass_lpass_sync_wrapper MODULE OFFSET=ULTAUDIO_CORE+0x00006000 MAX=ULTAUDIO_CORE+0x00006FFC APRE=LPASS_ SPRE=LPASS_ BPRE=LPASS_ ABPRE=LPASS_ FPRE=LPASS_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.LPASS_LPASS_SYNC_WRAPPER.LPASS_AVTIMER (level 3)
----------------------------------------------------------------------------------------
lpass_avtimer MODULE OFFSET=ULTAUDIO_CORE+0x00006000 MAX=ULTAUDIO_CORE+0x000060FF APRE=LPASS_ SPRE=LPASS_ BPRE=LPASS_ ABPRE=LPASS_ FPRE=LPASS_

AVTIMER_HW_VERSION ADDRESS 0x0000 R
AVTIMER_HW_VERSION RESET_VALUE 0x20000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

AVTIMER_CTL ADDRESS 0x0004 RW
AVTIMER_CTL RESET_VALUE 0x00000000
	TIMEOUT_EN BIT[9]
	TIMER_RST BIT[8]
	TIMER_EN BIT[7]

AVTIMER_RESMOD ADDRESS 0x0008 RW
AVTIMER_RESMOD RESET_VALUE 0x00000000
	RESMOD BIT[31:0]

AVTIMER_TIMER_LSB ADDRESS 0x000C RW
AVTIMER_TIMER_LSB RESET_VALUE 0x00000000
	TIMER_LSB_R BIT[31:0]
	TIMER_LSB_W BIT[31:0]

AVTIMER_TIMER_MSB ADDRESS 0x0010 RW
AVTIMER_TIMER_MSB RESET_VALUE 0x00000000
	TIMER_MSB_R BIT[23:0]
	TIMER_MSB_W BIT[23:0]

AVTIMER_INT0_LSB ADDRESS 0x0014 RW
AVTIMER_INT0_LSB RESET_VALUE 0x00000000
	INT0_LSB BIT[31:0]

AVTIMER_INT0_MSB ADDRESS 0x0018 RW
AVTIMER_INT0_MSB RESET_VALUE 0x00000000
	INT0_MSB BIT[23:0]

AVTIMER_INT1_LSB ADDRESS 0x001C RW
AVTIMER_INT1_LSB RESET_VALUE 0x00000000
	INT1_LSB BIT[31:0]

AVTIMER_INT1_MSB ADDRESS 0x0020 RW
AVTIMER_INT1_MSB RESET_VALUE 0x00000000
	INT1_MSB BIT[23:0]

AVTIMER_TIMEOUT_VAL ADDRESS 0x0024 RW
AVTIMER_TIMEOUT_VAL RESET_VALUE 0x00000000
	TIMEOUT_VAL BIT[11:0]

AVTIMER_L0_VAL_NEXT ADDRESS 0x0028 RW
AVTIMER_L0_VAL_NEXT RESET_VALUE 0x00000000
	L0_VAL_NEXT BIT[12:0]

AVTIMER_M0_VAL_NEXT ADDRESS 0x002C RW
AVTIMER_M0_VAL_NEXT RESET_VALUE 0x00000000
	M0_VAL_NEXT BIT[23:0]

AVTIMER_N0_VAL_NEXT ADDRESS 0x0030 RW
AVTIMER_N0_VAL_NEXT RESET_VALUE 0x00000000
	N0_VAL_NEXT BIT[23:0]

AVTIMER_L0_VAL_CURR ADDRESS 0x0034 R
AVTIMER_L0_VAL_CURR RESET_VALUE 0x00000000
	L0_VAL_CURR BIT[12:0]

AVTIMER_M0_VAL_CURR ADDRESS 0x0038 R
AVTIMER_M0_VAL_CURR RESET_VALUE 0x00000000
	M0_VAL_CURR BIT[23:0]

AVTIMER_N0_VAL_CURR ADDRESS 0x003C R
AVTIMER_N0_VAL_CURR RESET_VALUE 0x00000000
	N0_VAL_CURR BIT[23:0]

AVTIMER_MODE_CTL ADDRESS 0x0040 RW
AVTIMER_MODE_CTL RESET_VALUE 0x00000000
	EN_QCOUNTER BIT[2]
	MN_MODE BIT[1]
	TIMER_2X_RATE BIT[0]

AVTIMER_LMN_DWT ADDRESS 0x0044 RW
AVTIMER_LMN_DWT RESET_VALUE 0x00000000
	UPDATE_STATUS BIT[4]
	UPDATE_EN BIT[3:0]

AVTIMER_LTIME_LSB ADDRESS 0x0048 R
AVTIMER_LTIME_LSB RESET_VALUE 0x00000000
	LTIME_LSB BIT[31:0]

AVTIMER_LTIME_MSB ADDRESS 0x004C R
AVTIMER_LTIME_MSB RESET_VALUE 0x00000000
	LTIME_MSB BIT[23:0]

AVTIMER_EXT_STC_LSB ADDRESS 0x0050 R
AVTIMER_EXT_STC_LSB RESET_VALUE 0x00000000
	EXT_STC_LSB BIT[31:0]

AVTIMER_EXT_STC_MSB ADDRESS 0x0054 R
AVTIMER_EXT_STC_MSB RESET_VALUE 0x00000000
	EXT_STC_MSB BIT[23:0]

AVTIMER_RTIME_LSB ADDRESS 0x0058 R
AVTIMER_RTIME_LSB RESET_VALUE 0x00000000
	RTIME_LSB BIT[31:0]

AVTIMER_RTIME_MSB ADDRESS 0x005C R
AVTIMER_RTIME_MSB RESET_VALUE 0x00000000
	RTIME_MSB BIT[23:0]

AVTIMER_RTIME_CTL ADDRESS 0x0060 RW
AVTIMER_RTIME_CTL RESET_VALUE 0x00000000
	RTIME_SEL BIT[1:0]

AVTIMER_TIME_CTL ADDRESS 0x0064 RW
AVTIMER_TIME_CTL RESET_VALUE 0x00000000
	TIME_SAMPLE BIT[0]

AVTIMER_TIMER_LOAD_LSB_NEXT ADDRESS 0x0068 RW
AVTIMER_TIMER_LOAD_LSB_NEXT RESET_VALUE 0x00000000
	TIMER_LOAD_LSB_NEXT BIT[31:0]

AVTIMER_TIMER_LOAD_MSB_NEXT ADDRESS 0x006C RW
AVTIMER_TIMER_LOAD_MSB_NEXT RESET_VALUE 0x00000000
	TIMER_LOAD_MSB_NEXT BIT[23:0]

AVTIMER_TIMER_LOAD_LSB_CURR ADDRESS 0x0070 R
AVTIMER_TIMER_LOAD_LSB_CURR RESET_VALUE 0x00000000
	TIMER_LOAD_LSB_CURR BIT[31:0]

AVTIMER_TIMER_LOAD_MSB_CURR ADDRESS 0x0074 R
AVTIMER_TIMER_LOAD_MSB_CURR RESET_VALUE 0x00000000
	TIMER_LOAD_MSB_CURR BIT[23:0]

AVTIMER_TIMER_LOAD_DWT ADDRESS 0x0078 RW
AVTIMER_TIMER_LOAD_DWT RESET_VALUE 0x00000000
	UPDATE_STATUS BIT[4]
	UPDATE_EN BIT[3:0]

AVTIMER_INT1_ST ADDRESS 0x007C RW
AVTIMER_INT1_ST RESET_VALUE 0x00000000
	INT1_ST BIT[0]
	INT1_CLR BIT[0]

AVTIMER_INT0_ST ADDRESS 0x0080 RW
AVTIMER_INT0_ST RESET_VALUE 0x00000000
	INT0_ST BIT[0]
	INT0_CLR BIT[0]

AVTIMER_INT1_CTL ADDRESS 0x0084 RW
AVTIMER_INT1_CTL RESET_VALUE 0x00000000
	INT1_MENR BIT[4]
	INT1_MENW BIT[4]
	INT1_ENR BIT[0]
	INT1_ENW BIT[0]

AVTIMER_INT0_CTL ADDRESS 0x0088 RW
AVTIMER_INT0_CTL RESET_VALUE 0x00000000
	INT0_MENR BIT[4]
	INT0_MENW BIT[4]
	INT0_ENR BIT[0]
	INT0_ENW BIT[0]

AVTIMER_INT_ON ADDRESS 0x008C RW
AVTIMER_INT_ON RESET_VALUE 0x00000000
	INT_ON_INPUT_STC BIT[0]

AVTIMER_TICK_DIV ADDRESS 0x0090 RW
AVTIMER_TICK_DIV RESET_VALUE 0x00000000
	TICK_DIV BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.LPASS_LPA_IF (level 2)
----------------------------------------------------------------------------------------
lpass_lpa_if MODULE OFFSET=ULTAUDIO_CORE+0x00008000 MAX=ULTAUDIO_CORE+0x00017FFF APRE=LPASS_ SPRE=LPASS_ BPRE=LPASS_ ABPRE=LPASS_ FPRE=LPASS_

LPAIF_VERSION ADDRESS 0x0000 R
LPAIF_VERSION RESET_VALUE 0x30030000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

LPAIF_HW_CONFIG ADDRESS 0x0004 R
LPAIF_HW_CONFIG RESET_VALUE 0x3E31AD02
	SIF_EN BIT[30]
	SEC_PCM_EN BIT[29]
	PRI_PCM_EN BIT[28]
	QUAD_I2S_LINES BIT[27:26]
	QUAD_I2S_DIR BIT[25:24]
	QUAD_I2S_EN BIT[23]
	TER_I2S_LINES BIT[22:21]
	TER_I2S_DIR BIT[20:19]
	TER_I2S_EN BIT[18]
	SEC_I2S_LINES BIT[17:16]
	SEC_I2S_DIR BIT[15:14]
	SEC_I2S_EN BIT[13]
	PRI_I2S_LINES BIT[12:11]
	PRI_I2S_DIR BIT[10:9]
	PRI_I2S_EN BIT[8]
	SPKR_I2S_LINES BIT[7:6]
	SPKR_I2S_DIR BIT[5:4]
	SPKR_I2S_EN BIT[3]
	NUM_DMIC BIT[2:1]
	DMIC_EN BIT[0]

LPAIF_HW_CONFIG2 ADDRESS 0x0008 R
LPAIF_HW_CONFIG2 RESET_VALUE 0x00000009
	SEC_RATE_DET_EN BIT[7]
	PRI_RATE_DET_EN BIT[6]
	NUM_RDDMA BIT[5:3]
	NUM_WRDMA BIT[2:0]

LPAIF_DMIC_CTL ADDRESS 0x0080 RW
LPAIF_DMIC_CTL RESET_VALUE 0x00000000
	RESET BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	DMIC_MODE BIT[3:1]
		NONE VALUE 0x0
		LEFT0 VALUE 0x1
		RIGHT0 VALUE 0x2
		LEFT1 VALUE 0x3
		RIGHT1 VALUE 0x4
		STEREO0 VALUE 0x5
		STEREO1 VALUE 0x6
		QUAD VALUE 0x7
	BIT_WIDTH BIT[0]
		ENUM_16 VALUE 0x0
		ENUM_20 VALUE 0x1

LPAIF_DMIC_VOL_CTLa(a):(0)-(1) ARRAY 0x00000084+0x4*a
LPAIF_DMIC_VOL_CTL0 ADDRESS 0x0084 RW
LPAIF_DMIC_VOL_CTL0 RESET_VALUE 0x0000FF00
	UPDATE_STATUS BIT[20]
		COMPLETE VALUE 0x0
		PENDING VALUE 0x1
	UPDATE_GAIN BIT[19]
		NO VALUE 0x0
		YES VALUE 0x1
	TX_HPF_BP BIT[18]
		DC_BLOCK VALUE 0x0
		BYPASS_DC_BLOCK VALUE 0x1
	DMIC_GAIN_BP BIT[17]
		GAIN VALUE 0x0
		BYPASS_GAIN VALUE 0x1
	MUTE_EN BIT[16]
		NORMAL VALUE 0x0
	TIMEOUT_VAL BIT[15:8]
		DEFAULT VALUE 0xFF
	GAIN BIT[7:0]
		DEFAULT VALUE 0x00

LPAIF_WRDMA_LPBK_MIX ADDRESS 0x0100 RW
LPAIF_WRDMA_LPBK_MIX RESET_VALUE 0x0000000F
	WRDMA_CH3 BIT[3]
		BLOCK VALUE 0x0
		ALLOW VALUE 0x1
	WRDMA_CH2 BIT[2]
		BLOCK VALUE 0x0
		ALLOW VALUE 0x1
	WRDMA_CH1 BIT[1]
		BLOCK VALUE 0x0
		ALLOW VALUE 0x1
	WRDMA_CH0 BIT[0]
		BLOCK VALUE 0x0
		ALLOW VALUE 0x1

LPAIF_MIXER_CTL ADDRESS 0x0180 RW
LPAIF_MIXER_CTL RESET_VALUE 0x00000000
	DYNAMIC_CLOCK BIT[11]
		OFF VALUE 0x0
		ON VALUE 0x1
	OVR_DET BIT[10]
		OK VALUE 0x0
		YES VALUE 0x1
	OVR_CLR BIT[9]
		NO VALUE 0x0
		YES VALUE 0x1
	SAT_EN BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BIT_WIDTH BIT[7:6]
		ENUM_8 VALUE 0x0
		ENUM_16 VALUE 0x1
		ENUM_24 VALUE 0x2
		ENUM_32 VALUE 0x3
	PORT1_CH BIT[5:3]
		NONE VALUE 0x0
		RDDMA_CH0 VALUE 0x1
		RDDMA_CH1 VALUE 0x2
		RDDMA_CH2 VALUE 0x3
		RDDMA_CH3 VALUE 0x4
		RDDMA_CH4 VALUE 0x5
	PORT0_CH BIT[2:0]
		NONE VALUE 0x0
		RDDMA_CH0 VALUE 0x1
		RDDMA_CH1 VALUE 0x2
		RDDMA_CH2 VALUE 0x3
		RDDMA_CH3 VALUE 0x4
		RDDMA_CH4 VALUE 0x5

LPAIF_EXT_VFR ADDRESS 0x0200 RW
LPAIF_EXT_VFR RESET_VALUE 0x00000000
	SEL BIT[0]
		INTERNAL VALUE 0x0
		EXTERNAL VALUE 0x1

LPAIF_DEBUG_CTL ADDRESS 0x0280 RW
LPAIF_DEBUG_CTL RESET_VALUE 0x00000000
	ENABLE_TDM_FIX BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TESTMODE BIT[5]
		OFF VALUE 0x0
		ON VALUE 0x1
	TESTSEL BIT[4:0]
		RDDMA_CH0 VALUE 0x00
		RDDMA_CH1 VALUE 0x01
		RDDMA_CH2 VALUE 0x02
		RDDMA_CH3 VALUE 0x03
		RDDMA_CH4 VALUE 0x04
		WRDMA_CH0 VALUE 0x05
		WRDMA_CH1 VALUE 0x06
		WRDMA_CH2 VALUE 0x07
		WRDMA_CH3 VALUE 0x08
		PRI_MI2S VALUE 0x10
		SEC_MI2S VALUE 0x11
		TER_MI2S VALUE 0x12
		QUA_MI2S VALUE 0x13
		SPKR_I2S VALUE 0x14
		MIXER VALUE 0x15
		DMIC VALUE 0x16

LPAIF_PRI_RATE_DET_CONFIG ADDRESS 0x0300 RW
LPAIF_PRI_RATE_DET_CONFIG RESET_VALUE 0x00000000
	RESET BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	VAR_192K_1764K BIT[30:23]
	VAR_128K_441K BIT[22:15]
	VAR_32K_8K BIT[14:7]
	NUM_FS BIT[6:4]
		ONE_FS VALUE 0x0
		TWO_FS VALUE 0x1
		THREE_FS VALUE 0x2
		FOUR_FS VALUE 0x3
		FIVE_FS VALUE 0x4
		SIX_FS VALUE 0x5
		SEVEN_FS VALUE 0x6
		EIGHT_FS VALUE 0x7
	SYNC_SEL BIT[3:1]
		PCM_PRI VALUE 0x0
		PCM_SEC VALUE 0x1
		SPKR_I2S VALUE 0x2
		PRI_I2S VALUE 0x3
		SEC_I2S VALUE 0x4
		TER_I2S VALUE 0x5
		QUA_I2S VALUE 0x6
	EN BIT[0]

LPAIF_PRI_RATE_DET_TARGET1_CONFIG ADDRESS 0x0304 RW
LPAIF_PRI_RATE_DET_TARGET1_CONFIG RESET_VALUE 0x00000000
	TARGET_128KHZ BIT[31:16]
	TARGET_176P4KHZ BIT[15:0]

LPAIF_PRI_RATE_DET_TARGET2_CONFIG ADDRESS 0x0308 RW
LPAIF_PRI_RATE_DET_TARGET2_CONFIG RESET_VALUE 0x00000000
	TARGET_192KHZ BIT[15:0]

LPAIF_PRI_RATE_BIN ADDRESS 0x030C R
LPAIF_PRI_RATE_BIN RESET_VALUE 0x00000000
	RATE_BIN BIT[14:0]

LPAIF_PRI_STC_DIFF ADDRESS 0x0310 R
LPAIF_PRI_STC_DIFF RESET_VALUE 0x00000000
	STC_DIFF BIT[15:0]

LPAIF_SEC_RATE_DET_CONFIG ADDRESS 0x0380 RW
LPAIF_SEC_RATE_DET_CONFIG RESET_VALUE 0x00000000
	RESET BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	VAR_192K_1764K BIT[30:23]
	VAR_128K_441K BIT[22:15]
	VAR_32K_8K BIT[14:7]
	NUM_FS BIT[6:4]
		ONE_FS VALUE 0x0
		TWO_FS VALUE 0x1
		THREE_FS VALUE 0x2
		FOUR_FS VALUE 0x3
		FIVE_FS VALUE 0x4
		SIX_FS VALUE 0x5
		SEVEN_FS VALUE 0x6
		EIGHT_FS VALUE 0x7
	SYNC_SEL BIT[3:1]
		PCM_PRI VALUE 0x0
		PCM_SEC VALUE 0x1
		SPKR_I2S VALUE 0x2
		PRI_I2S VALUE 0x3
		SEC_I2S VALUE 0x4
		TER_I2S VALUE 0x5
		QUA_I2S VALUE 0x6
	EN BIT[0]

LPAIF_SEC_RATE_DET_TARGET1_CONFIG ADDRESS 0x0384 RW
LPAIF_SEC_RATE_DET_TARGET1_CONFIG RESET_VALUE 0x00000000
	TARGET_128KHZ BIT[31:16]
	TARGET_176P4KHZ BIT[15:0]

LPAIF_SEC_RATE_DET_TARGET2_CONFIG ADDRESS 0x0388 RW
LPAIF_SEC_RATE_DET_TARGET2_CONFIG RESET_VALUE 0x00000000
	TARGET_192KHZ BIT[15:0]

LPAIF_SEC_RATE_BIN ADDRESS 0x038C R
LPAIF_SEC_RATE_BIN RESET_VALUE 0x00000000
	RATE_BIN BIT[14:0]

LPAIF_SEC_STC_DIFF ADDRESS 0x0390 R
LPAIF_SEC_STC_DIFF RESET_VALUE 0x00000000
	STC_DIFF BIT[15:0]

LPAIF_SPARE ADDRESS 0x0400 RW
LPAIF_SPARE RESET_VALUE 0x00000000
	SPARE BIT[31:0]

LPAIF_I2S_CTLa(a):(0)-(1) ARRAY 0x00001000+0x1000*a
LPAIF_I2S_CTL0 ADDRESS 0x1000 RW
LPAIF_I2S_CTL0 RESET_VALUE 0x000F0004
	RESET BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_LONG_RATE BIT[22]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LONG_RATE BIT[21:16]
	LOOPBACK BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPKR_EN BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SPKR_MODE BIT[13:10]
		NONE VALUE 0x0
		SD0 VALUE 0x1
		SD1 VALUE 0x2
		SD2 VALUE 0x3
		SD3 VALUE 0x4
		QUAD01 VALUE 0x5
		QUAD23 VALUE 0x6
		ENUM_6CH VALUE 0x7
		ENUM_8CH VALUE 0x8
	SPKR_MONO BIT[9]
		STEREO VALUE 0x0
		MONO VALUE 0x1
	MIC_EN BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MIC_MODE BIT[7:4]
		NONE VALUE 0x0
		SD0 VALUE 0x1
		SD1 VALUE 0x2
		SD2 VALUE 0x3
		SD3 VALUE 0x4
		QUAD01 VALUE 0x5
		QUAD23 VALUE 0x6
		ENUM_6CH VALUE 0x7
		ENUM_8CH VALUE 0x8
	MIC_MONO BIT[3]
		STEREO VALUE 0x0
		MONO VALUE 0x1
	WS_SRC BIT[2]
		INT VALUE 0x0
		EXT VALUE 0x1
	BIT_WIDTH BIT[1:0]
		ENUM_16 VALUE 0x0
		ENUM_24 VALUE 0x1
		ENUM_32 VALUE 0x2
		ENUM_25 VALUE 0x3

LPAIF_PCM_CTLa(a):(0)-(1) ARRAY 0x00001040+0x1000*a
LPAIF_PCM_CTL0 ADDRESS 0x1040 RW
LPAIF_PCM_CTL0 RESET_VALUE 0x00068000
	RESET BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE BIT[24]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	RPCM_SLOT_NUM BIT[23:22]
		ACTIVE_SLOT_0 VALUE 0x0
		ACTIVE_SLOT_0_1 VALUE 0x1
		ACTIVE_SLOT_0_1_2 VALUE 0x2
		ACTIVE_SLOT_0_1_2_3 VALUE 0x3
	TPCM_SLOT_NUM BIT[21:20]
		ACTIVE_SLOT_0 VALUE 0x0
		ACTIVE_SLOT_0_1 VALUE 0x1
		ACTIVE_SLOT_0_1_2 VALUE 0x2
		ACTIVE_SLOT_0_1_2_3 VALUE 0x3
	SEL_LPXO_FREQ BIT[19]
	CTRL_DATA_OE BIT[18]
	RATE BIT[17:15]
		ENUM_8 VALUE 0x0
		ENUM_16 VALUE 0x1
		ENUM_32 VALUE 0x2
		ENUM_64 VALUE 0x3
		ENUM_128 VALUE 0x4
		ENUM_256 VALUE 0x5
	LOOPBACK BIT[14]
	SYNC_SRC BIT[13]
		EXTERNAL VALUE 0x0
		INTERNAL VALUE 0x1
	AUX_MODE BIT[12]
		PCM VALUE 0x0
		AUX VALUE 0x1
	RPCM_WIDTH BIT[11]
		ENUM_8_BIT VALUE 0x0
		ENUM_16_BIT VALUE 0x1
	TPCM_WIDTH BIT[10]
		ENUM_8_BIT VALUE 0x0
		ENUM_16_BIT VALUE 0x1
	RPCM_SLOT BIT[9:5]
	TPCM_SLOT BIT[4:0]

LPAIF_PCM_SLOT_CTLa(a):(0)-(1) ARRAY 0x00001044+0x1000*a
LPAIF_PCM_SLOT_CTL0 ADDRESS 0x1044 RW
LPAIF_PCM_SLOT_CTL0 RESET_VALUE 0x00000000
	RPCM_SLOT3 BIT[30:26]
	RPCM_SLOT2 BIT[25:21]
	RPCM_SLOT1 BIT[20:16]
	TPCM_SLOT3 BIT[14:10]
	TPCM_SLOT2 BIT[9:5]
	TPCM_SLOT1 BIT[4:0]

LPAIF_PCM_SLOT_CTL2_a(a):(0)-(1) ARRAY 0x00001048+0x1000*a
LPAIF_PCM_SLOT_CTL2_0 ADDRESS 0x1048 RW
LPAIF_PCM_SLOT_CTL2_0 RESET_VALUE 0x00000000
	RPCM_SLOT6 BIT[30:26]
	RPCM_SLOT5 BIT[25:21]
	RPCM_SLOT4 BIT[20:16]
	TPCM_SLOT6 BIT[14:10]
	TPCM_SLOT5 BIT[9:5]
	TPCM_SLOT4 BIT[4:0]

LPAIF_PCM_SLOT_CTL3_a(a):(0)-(1) ARRAY 0x0000104C+0x1000*a
LPAIF_PCM_SLOT_CTL3_0 ADDRESS 0x104C RW
LPAIF_PCM_SLOT_CTL3_0 RESET_VALUE 0x00000000
	RPCM_SLOT7 BIT[20:16]
	TPCM_SLOT7 BIT[4:0]

LPAIF_PCM_TDM_CTL_a(a):(0)-(1) ARRAY 0x00001050+0x1000*a
LPAIF_PCM_TDM_CTL_0 ADDRESS 0x1050 RW
LPAIF_PCM_TDM_CTL_0 RESET_VALUE 0x0203DF00
	ENABLE_TDM BIT[30]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE_DIFF_SAMPLE_WIDTH BIT[29]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TDM_INV_TPCM_SYNC BIT[28]
	TDM_INV_RPCM_SYNC BIT[27]
	TDM_SYNC_DELAY BIT[26:25]
		DELAY_2_CYCLE VALUE 0x0
		DELAY_1_CYCLE VALUE 0x1
		DELAY_0_CYCLE VALUE 0x2
	TDM_TPCM_SLOT_NUM BIT[24:22]
	TDM_RPCM_SLOT_NUM BIT[21:19]
	TDM_TPCM_WIDTH BIT[18:14]
	TDM_RPCM_WIDTH BIT[13:9]
	TDM_RATE BIT[8:0]

LPAIF_PCM_TDM_SAMPLE_WIDTH_a(a):(0)-(1) ARRAY 0x00001054+0x1000*a
LPAIF_PCM_TDM_SAMPLE_WIDTH_0 ADDRESS 0x1054 RW
LPAIF_PCM_TDM_SAMPLE_WIDTH_0 RESET_VALUE 0x000001EF
	TDM_TPCM_SAMPLE_WIDTH BIT[9:5]
	TDM_RPCM_SAMPLE_WIDTH BIT[4:0]

LPAIF_IRQ_ENa(a):(0)-(2) ARRAY 0x00006000+0x1000*a
LPAIF_IRQ_EN0 ADDRESS 0x6000 RW
LPAIF_IRQ_EN0 RESET_VALUE 0x00000000
	SEC_RD_NO_RATE BIT[31]
	SEC_RD_DIFF_RATE BIT[30]
	PRI_RD_NO_RATE BIT[29]
	PRI_RD_DIFF_RATE BIT[28]
	FRM_REF BIT[27]
	ERR_WRDMA_CH3 BIT[26]
	OVR_WRDMA_CH3 BIT[25]
	PER_WRDMA_CH3 BIT[24]
	ERR_WRDMA_CH2 BIT[23]
	OVR_WRDMA_CH2 BIT[22]
	PER_WRDMA_CH2 BIT[21]
	ERR_WRDMA_CH1 BIT[20]
	OVR_WRDMA_CH1 BIT[19]
	PER_WRDMA_CH1 BIT[18]
	ERR_WRDMA_CH0 BIT[17]
	OVR_WRDMA_CH0 BIT[16]
	PER_WRDMA_CH0 BIT[15]
	ERR_RDDMA_CH4 BIT[14]
	UNDR_RDDMA_CH4 BIT[13]
	PER_RDDMA_CH4 BIT[12]
	ERR_RDDMA_CH3 BIT[11]
	UNDR_RDDMA_CH3 BIT[10]
	PER_RDDMA_CH3 BIT[9]
	ERR_RDDMA_CH2 BIT[8]
	UNDR_RDDMA_CH2 BIT[7]
	PER_RDDMA_CH2 BIT[6]
	ERR_RDDMA_CH1 BIT[5]
	UNDR_RDDMA_CH1 BIT[4]
	PER_RDDMA_CH1 BIT[3]
	ERR_RDDMA_CH0 BIT[2]
	UNDR_RDDMA_CH0 BIT[1]
	PER_RDDMA_CH0 BIT[0]

LPAIF_IRQ_STATa(a):(0)-(2) ARRAY 0x00006004+0x1000*a
LPAIF_IRQ_STAT0 ADDRESS 0x6004 R
LPAIF_IRQ_STAT0 RESET_VALUE 0x00000000
	SEC_RD_NO_RATE BIT[31]
	SEC_RD_DIFF_RATE BIT[30]
	PRI_RD_NO_RATE BIT[29]
	PRI_RD_DIFF_RATE BIT[28]
	FRM_REF BIT[27]
	ERR_WRDMA_CH3 BIT[26]
	OVR_WRDMA_CH3 BIT[25]
	PER_WRDMA_CH3 BIT[24]
	ERR_WRDMA_CH2 BIT[23]
	OVR_WRDMA_CH2 BIT[22]
	PER_WRDMA_CH2 BIT[21]
	ERR_WRDMA_CH1 BIT[20]
	OVR_WRDMA_CH1 BIT[19]
	PER_WRDMA_CH1 BIT[18]
	ERR_WRDMA_CH0 BIT[17]
	OVR_WRDMA_CH0 BIT[16]
	PER_WRDMA_CH0 BIT[15]
	ERR_RDDMA_CH4 BIT[14]
	UNDR_RDDMA_CH4 BIT[13]
	PER_RDDMA_CH4 BIT[12]
	ERR_RDDMA_CH3 BIT[11]
	UNDR_RDDMA_CH3 BIT[10]
	PER_RDDMA_CH3 BIT[9]
	ERR_RDDMA_CH2 BIT[8]
	UNDR_RDDMA_CH2 BIT[7]
	PER_RDDMA_CH2 BIT[6]
	ERR_RDDMA_CH1 BIT[5]
	UNDR_RDDMA_CH1 BIT[4]
	PER_RDDMA_CH1 BIT[3]
	ERR_RDDMA_CH0 BIT[2]
	UNDR_RDDMA_CH0 BIT[1]
	PER_RDDMA_CH0 BIT[0]

LPAIF_IRQ_RAW_STATa(a):(0)-(2) ARRAY 0x00006008+0x1000*a
LPAIF_IRQ_RAW_STAT0 ADDRESS 0x6008 R
LPAIF_IRQ_RAW_STAT0 RESET_VALUE 0x00000000
	SEC_RD_NO_RATE BIT[31]
	SEC_RD_DIFF_RATE BIT[30]
	PRI_RD_NO_RATE BIT[29]
	PRI_RD_DIFF_RATE BIT[28]
	FRM_REF BIT[27]
	ERR_WRDMA_CH3 BIT[26]
	OVR_WRDMA_CH3 BIT[25]
	PER_WRDMA_CH3 BIT[24]
	ERR_WRDMA_CH2 BIT[23]
	OVR_WRDMA_CH2 BIT[22]
	PER_WRDMA_CH2 BIT[21]
	ERR_WRDMA_CH1 BIT[20]
	OVR_WRDMA_CH1 BIT[19]
	PER_WRDMA_CH1 BIT[18]
	ERR_WRDMA_CH0 BIT[17]
	OVR_WRDMA_CH0 BIT[16]
	PER_WRDMA_CH0 BIT[15]
	ERR_RDDMA_CH4 BIT[14]
	UNDR_RDDMA_CH4 BIT[13]
	PER_RDDMA_CH4 BIT[12]
	ERR_RDDMA_CH3 BIT[11]
	UNDR_RDDMA_CH3 BIT[10]
	PER_RDDMA_CH3 BIT[9]
	ERR_RDDMA_CH2 BIT[8]
	UNDR_RDDMA_CH2 BIT[7]
	PER_RDDMA_CH2 BIT[6]
	ERR_RDDMA_CH1 BIT[5]
	UNDR_RDDMA_CH1 BIT[4]
	PER_RDDMA_CH1 BIT[3]
	ERR_RDDMA_CH0 BIT[2]
	UNDR_RDDMA_CH0 BIT[1]
	PER_RDDMA_CH0 BIT[0]

LPAIF_IRQ_CLEARa(a):(0)-(2) ARRAY 0x0000600C+0x1000*a
LPAIF_IRQ_CLEAR0 ADDRESS 0x600C W
LPAIF_IRQ_CLEAR0 RESET_VALUE 0x00000000
	SEC_RD_NO_RATE BIT[31]
	SEC_RD_DIFF_RATE BIT[30]
	PRI_RD_NO_RATE BIT[29]
	PRI_RD_DIFF_RATE BIT[28]
	FRM_REF BIT[27]
	ERR_WRDMA_CH3 BIT[26]
	OVR_WRDMA_CH3 BIT[25]
	PER_WRDMA_CH3 BIT[24]
	ERR_WRDMA_CH2 BIT[23]
	OVR_WRDMA_CH2 BIT[22]
	PER_WRDMA_CH2 BIT[21]
	ERR_WRDMA_CH1 BIT[20]
	OVR_WRDMA_CH1 BIT[19]
	PER_WRDMA_CH1 BIT[18]
	ERR_WRDMA_CH0 BIT[17]
	OVR_WRDMA_CH0 BIT[16]
	PER_WRDMA_CH0 BIT[15]
	ERR_RDDMA_CH4 BIT[14]
	UNDR_RDDMA_CH4 BIT[13]
	PER_RDDMA_CH4 BIT[12]
	ERR_RDDMA_CH3 BIT[11]
	UNDR_RDDMA_CH3 BIT[10]
	PER_RDDMA_CH3 BIT[9]
	ERR_RDDMA_CH2 BIT[8]
	UNDR_RDDMA_CH2 BIT[7]
	PER_RDDMA_CH2 BIT[6]
	ERR_RDDMA_CH1 BIT[5]
	UNDR_RDDMA_CH1 BIT[4]
	PER_RDDMA_CH1 BIT[3]
	ERR_RDDMA_CH0 BIT[2]
	UNDR_RDDMA_CH0 BIT[1]
	PER_RDDMA_CH0 BIT[0]

LPAIF_IRQ_FORCEa(a):(0)-(2) ARRAY 0x00006010+0x1000*a
LPAIF_IRQ_FORCE0 ADDRESS 0x6010 W
LPAIF_IRQ_FORCE0 RESET_VALUE 0x00000000
	SEC_RD_NO_RATE BIT[31]
	SEC_RD_DIFF_RATE BIT[30]
	PRI_RD_NO_RATE BIT[29]
	PRI_RD_DIFF_RATE BIT[28]
	FRM_REF BIT[27]
	ERR_WRDMA_CH3 BIT[26]
	OVR_WRDMA_CH3 BIT[25]
	PER_WRDMA_CH3 BIT[24]
	ERR_WRDMA_CH2 BIT[23]
	OVR_WRDMA_CH2 BIT[22]
	PER_WRDMA_CH2 BIT[21]
	ERR_WRDMA_CH1 BIT[20]
	OVR_WRDMA_CH1 BIT[19]
	PER_WRDMA_CH1 BIT[18]
	ERR_WRDMA_CH0 BIT[17]
	OVR_WRDMA_CH0 BIT[16]
	PER_WRDMA_CH0 BIT[15]
	ERR_RDDMA_CH4 BIT[14]
	UNDR_RDDMA_CH4 BIT[13]
	PER_RDDMA_CH4 BIT[12]
	ERR_RDDMA_CH3 BIT[11]
	UNDR_RDDMA_CH3 BIT[10]
	PER_RDDMA_CH3 BIT[9]
	ERR_RDDMA_CH2 BIT[8]
	UNDR_RDDMA_CH2 BIT[7]
	PER_RDDMA_CH2 BIT[6]
	ERR_RDDMA_CH1 BIT[5]
	UNDR_RDDMA_CH1 BIT[4]
	PER_RDDMA_CH1 BIT[3]
	ERR_RDDMA_CH0 BIT[2]
	UNDR_RDDMA_CH0 BIT[1]
	PER_RDDMA_CH0 BIT[0]

LPAIF_RDDMA_CTLa(a):(0)-(1) ARRAY 0x00008400+0x1000*a
LPAIF_RDDMA_CTL0 ADDRESS 0x8400 RW
LPAIF_RDDMA_CTL0 RESET_VALUE 0x00000000
	RESET BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	DYNAMIC_CLOCK BIT[12]
		OFF VALUE 0x0
		ON VALUE 0x1
	BURST_EN BIT[11]
		SINGLE VALUE 0x0
		INCR4 VALUE 0x1
	WPSCNT BIT[10:8]
		ONE VALUE 0x0
		TWO VALUE 0x1
		THREE VALUE 0x2
		FOUR VALUE 0x3
		SIX VALUE 0x5
		EIGHT VALUE 0x7
	AUDIO_INTF BIT[7:4]
		NONE VALUE 0x0
		PRI_MI2S VALUE 0x1
		SEC_MI2S VALUE 0x2
		TER_MI2S VALUE 0x3
		QUA_MI2S VALUE 0x4
		SPKR_I2S VALUE 0x5
		HDMI VALUE 0x6
		PCM VALUE 0x7
		SEC_PCM VALUE 0x8
	FIFO_WATERMRK BIT[3:1]
		ENUM_1 VALUE 0x0
		ENUM_2 VALUE 0x1
		ENUM_3 VALUE 0x2
		ENUM_4 VALUE 0x3
		ENUM_5 VALUE 0x4
		ENUM_6 VALUE 0x5
		ENUM_7 VALUE 0x6
		ENUM_8 VALUE 0x7
	ENABLE BIT[0]
		OFF VALUE 0x0
		ON VALUE 0x1

LPAIF_RDDMA_BASEa(a):(0)-(1) ARRAY 0x00008404+0x1000*a
LPAIF_RDDMA_BASE0 ADDRESS 0x8404 RW
LPAIF_RDDMA_BASE0 RESET_VALUE 0x00000000
	BASE_ADDR BIT[31:4]

LPAIF_RDDMA_BUFF_LENa(a):(0)-(1) ARRAY 0x00008408+0x1000*a
LPAIF_RDDMA_BUFF_LEN0 ADDRESS 0x8408 RW
LPAIF_RDDMA_BUFF_LEN0 RESET_VALUE 0x00000000
	LENGTH BIT[19:2]

LPAIF_RDDMA_CURR_ADDRa(a):(0)-(1) ARRAY 0x0000840C+0x1000*a
LPAIF_RDDMA_CURR_ADDR0 ADDRESS 0x840C R
LPAIF_RDDMA_CURR_ADDR0 RESET_VALUE 0x00000000
	ADDR BIT[31:0]

LPAIF_RDDMA_PER_LENa(a):(0)-(1) ARRAY 0x00008410+0x1000*a
LPAIF_RDDMA_PER_LEN0 ADDRESS 0x8410 RW
LPAIF_RDDMA_PER_LEN0 RESET_VALUE 0x00000000
	LENGTH BIT[19:0]

LPAIF_RDDMA_PER_CNTa(a):(0)-(1) ARRAY 0x00008414+0x1000*a
LPAIF_RDDMA_PER_CNT0 ADDRESS 0x8414 R
LPAIF_RDDMA_PER_CNT0 RESET_VALUE 0x00000000
	FORMAT_ERR BIT[24]
	FIFO_WORDCNT BIT[23:20]
		ENUM_0 VALUE 0x0
		ENUM_1 VALUE 0x1
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3
		ENUM_4 VALUE 0x4
		ENUM_5 VALUE 0x5
		ENUM_6 VALUE 0x6
		ENUM_7 VALUE 0x7
		ENUM_8 VALUE 0x8
	PER_CNT BIT[19:0]

LPAIF_RDDMA_FRMa(a):(0)-(1) ARRAY 0x00008418+0x1000*a
LPAIF_RDDMA_FRM0 ADDRESS 0x8418 R
LPAIF_RDDMA_FRM0 RESET_VALUE 0x00000000
	FRAME_EXP_CNT BIT[28:25]
	FRAME_UPDATE BIT[24]
	FRAME_FIFO BIT[23:20]
		ENUM_0 VALUE 0x0
		ENUM_1 VALUE 0x1
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3
		ENUM_4 VALUE 0x4
		ENUM_5 VALUE 0x5
		ENUM_6 VALUE 0x6
		ENUM_7 VALUE 0x7
		ENUM_8 VALUE 0x8
	FRAME_CNT BIT[19:0]

LPAIF_RDDMA_FRMCLRa(a):(0)-(1) ARRAY 0x0000841C+0x1000*a
LPAIF_RDDMA_FRMCLR0 ADDRESS 0x841C W
LPAIF_RDDMA_FRMCLR0 RESET_VALUE 0x00000000
	FRAME_CLR BIT[0]

LPAIF_RDDMA_SET_BUFF_CNTa(a):(0)-(1) ARRAY 0x00008420+0x1000*a
LPAIF_RDDMA_SET_BUFF_CNT0 ADDRESS 0x8420 W
LPAIF_RDDMA_SET_BUFF_CNT0 RESET_VALUE 0x00000000
	CNT BIT[19:0]

LPAIF_RDDMA_SET_PER_CNTa(a):(0)-(1) ARRAY 0x00008424+0x1000*a
LPAIF_RDDMA_SET_PER_CNT0 ADDRESS 0x8424 W
LPAIF_RDDMA_SET_PER_CNT0 RESET_VALUE 0x00000000
	CNT BIT[19:0]

LPAIF_RDDMA_STC_LSBa(a):(0)-(1) ARRAY 0x00008428+0x1000*a
LPAIF_RDDMA_STC_LSB0 ADDRESS 0x8428 R
LPAIF_RDDMA_STC_LSB0 RESET_VALUE 0x00000000
	STC_LSB BIT[31:0]

LPAIF_RDDMA_STC_MSBa(a):(0)-(1) ARRAY 0x0000842C+0x1000*a
LPAIF_RDDMA_STC_MSB0 ADDRESS 0x842C R
LPAIF_RDDMA_STC_MSB0 RESET_VALUE 0x00000000
	STC_MSB BIT[23:0]

LPAIF_RDDMA_PERa(a):(0)-(1) ARRAY 0x00008430+0x1000*a
LPAIF_RDDMA_PER0 ADDRESS 0x8430 R
LPAIF_RDDMA_PER0 RESET_VALUE 0x00000000
	PERIOD_UPDATE BIT[4]
	PERIOD_FIFO BIT[3:0]
		ENUM_0 VALUE 0x0
		ENUM_1 VALUE 0x1
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3
		ENUM_4 VALUE 0x4
		ENUM_5 VALUE 0x5
		ENUM_6 VALUE 0x6
		ENUM_7 VALUE 0x7
		ENUM_8 VALUE 0x8

LPAIF_RDDMA_PERCLRa(a):(0)-(1) ARRAY 0x00008434+0x1000*a
LPAIF_RDDMA_PERCLR0 ADDRESS 0x8434 W
LPAIF_RDDMA_PERCLR0 RESET_VALUE 0x00000000
	PERIOD_CLR BIT[0]

LPAIF_RDDMA_BASE_EXTa(a):(0)-(1) ARRAY 0x00008438+0x1000*a
LPAIF_RDDMA_BASE_EXT0 ADDRESS 0x8438 RW
LPAIF_RDDMA_BASE_EXT0 RESET_VALUE 0x00000000
	BASE_ADDR BIT[3:0]

LPAIF_RDDMA_CURR_ADDR_EXTa(a):(0)-(1) ARRAY 0x0000843C+0x1000*a
LPAIF_RDDMA_CURR_ADDR_EXT0 ADDRESS 0x843C R
LPAIF_RDDMA_CURR_ADDR_EXT0 RESET_VALUE 0x00000000
	ADDR BIT[3:0]

LPAIF_WRDMA_CTLa(a):(0)-(1) ARRAY 0x0000B000+0x1000*a
LPAIF_WRDMA_CTL0 ADDRESS 0xB000 RW
LPAIF_WRDMA_CTL0 RESET_VALUE 0x00000000
	RESET BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	DYNAMIC_CLOCK BIT[12]
		OFF VALUE 0x0
		ON VALUE 0x1
	BURST_EN BIT[11]
		SINGLE VALUE 0x0
		INCR4 VALUE 0x1
	WPSCNT BIT[10:8]
		ONE VALUE 0x0
		TWO VALUE 0x1
		THREE VALUE 0x2
		FOUR VALUE 0x3
		SIX VALUE 0x5
		EIGHT VALUE 0x7
	AUDIO_INTF BIT[7:4]
		NONE VALUE 0x0
		PRI_MI2S VALUE 0x1
		SEC_MI2S VALUE 0x2
		TER_MI2S VALUE 0x3
		QUA_MI2S VALUE 0x4
		MIXOUT VALUE 0x6
		PCM VALUE 0x7
		SEC_PCM VALUE 0x8
		LOOPBACK_CH0 VALUE 0x9
		LOOPBACK_CH1 VALUE 0xA
		LOOPBACK_CH2 VALUE 0xB
		LOOPBACK_CH3 VALUE 0xC
		LOOPBACK_CH4 VALUE 0xD
	FIFO_WATERMRK BIT[3:1]
		ENUM_1 VALUE 0x0
		ENUM_2 VALUE 0x1
		ENUM_3 VALUE 0x2
		ENUM_4 VALUE 0x3
		ENUM_5 VALUE 0x4
		ENUM_6 VALUE 0x5
		ENUM_7 VALUE 0x6
		ENUM_8 VALUE 0x7
	ENABLE BIT[0]
		OFF VALUE 0x0
		ON VALUE 0x1

LPAIF_WRDMA_BASEa(a):(0)-(1) ARRAY 0x0000B004+0x1000*a
LPAIF_WRDMA_BASE0 ADDRESS 0xB004 RW
LPAIF_WRDMA_BASE0 RESET_VALUE 0x00000000
	BASE_ADDR BIT[31:4]

LPAIF_WRDMA_BUFF_LENa(a):(0)-(1) ARRAY 0x0000B008+0x1000*a
LPAIF_WRDMA_BUFF_LEN0 ADDRESS 0xB008 RW
LPAIF_WRDMA_BUFF_LEN0 RESET_VALUE 0x00000000
	LENGTH BIT[19:2]

LPAIF_WRDMA_CURR_ADDRa(a):(0)-(1) ARRAY 0x0000B00C+0x1000*a
LPAIF_WRDMA_CURR_ADDR0 ADDRESS 0xB00C R
LPAIF_WRDMA_CURR_ADDR0 RESET_VALUE 0x00000000
	ADDR BIT[31:0]

LPAIF_WRDMA_PER_LENa(a):(0)-(1) ARRAY 0x0000B010+0x1000*a
LPAIF_WRDMA_PER_LEN0 ADDRESS 0xB010 RW
LPAIF_WRDMA_PER_LEN0 RESET_VALUE 0x00000000
	LENGTH BIT[19:0]

LPAIF_WRDMA_PER_CNTa(a):(0)-(1) ARRAY 0x0000B014+0x1000*a
LPAIF_WRDMA_PER_CNT0 ADDRESS 0xB014 R
LPAIF_WRDMA_PER_CNT0 RESET_VALUE 0x00000000
	FORMAT_ERR BIT[24]
	FIFO_WORDCNT BIT[23:20]
		ENUM_0 VALUE 0x0
		ENUM_1 VALUE 0x1
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3
		ENUM_4 VALUE 0x4
		ENUM_5 VALUE 0x5
		ENUM_6 VALUE 0x6
		ENUM_7 VALUE 0x7
		ENUM_8 VALUE 0x8
	PER_CNT BIT[19:0]

LPAIF_WRDMA_FRMa(a):(0)-(1) ARRAY 0x0000B018+0x1000*a
LPAIF_WRDMA_FRM0 ADDRESS 0xB018 R
LPAIF_WRDMA_FRM0 RESET_VALUE 0x00000000
	FRAME_EXP_CNT BIT[28:25]
	FRAME_UPDATE BIT[24]
	FRAME_FIFO BIT[23:20]
		ENUM_0 VALUE 0x0
		ENUM_1 VALUE 0x1
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3
		ENUM_4 VALUE 0x4
		ENUM_5 VALUE 0x5
		ENUM_6 VALUE 0x6
		ENUM_7 VALUE 0x7
		ENUM_8 VALUE 0x8
	FRAME_CNT BIT[19:0]

LPAIF_WRDMA_FRMCLRa(a):(0)-(1) ARRAY 0x0000B01C+0x1000*a
LPAIF_WRDMA_FRMCLR0 ADDRESS 0xB01C W
LPAIF_WRDMA_FRMCLR0 RESET_VALUE 0x00000000
	FRAME_CLR BIT[0]

LPAIF_WRDMA_SET_BUFF_CNTa(a):(0)-(1) ARRAY 0x0000B020+0x1000*a
LPAIF_WRDMA_SET_BUFF_CNT0 ADDRESS 0xB020 W
LPAIF_WRDMA_SET_BUFF_CNT0 RESET_VALUE 0x00000000
	CNT BIT[19:0]

LPAIF_WRDMA_SET_PER_CNTa(a):(0)-(1) ARRAY 0x0000B024+0x1000*a
LPAIF_WRDMA_SET_PER_CNT0 ADDRESS 0xB024 W
LPAIF_WRDMA_SET_PER_CNT0 RESET_VALUE 0x00000000
	CNT BIT[19:0]

LPAIF_WRDMA_STC_LSBa(a):(0)-(1) ARRAY 0x0000B028+0x1000*a
LPAIF_WRDMA_STC_LSB0 ADDRESS 0xB028 R
LPAIF_WRDMA_STC_LSB0 RESET_VALUE 0x00000000
	STC_LSB BIT[31:0]

LPAIF_WRDMA_STC_MSBa(a):(0)-(1) ARRAY 0x0000B02C+0x1000*a
LPAIF_WRDMA_STC_MSB0 ADDRESS 0xB02C R
LPAIF_WRDMA_STC_MSB0 RESET_VALUE 0x00000000
	STC_MSB BIT[23:0]

LPAIF_WRDMA_PERa(a):(0)-(1) ARRAY 0x0000B030+0x1000*a
LPAIF_WRDMA_PER0 ADDRESS 0xB030 R
LPAIF_WRDMA_PER0 RESET_VALUE 0x00000000
	PERIOD_UPDATE BIT[4]
	PERIOD_FIFO BIT[3:0]
		ENUM_0 VALUE 0x0
		ENUM_1 VALUE 0x1
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3
		ENUM_4 VALUE 0x4
		ENUM_5 VALUE 0x5
		ENUM_6 VALUE 0x6
		ENUM_7 VALUE 0x7
		ENUM_8 VALUE 0x8

LPAIF_WRDMA_PERCLRa(a):(0)-(1) ARRAY 0x0000B034+0x1000*a
LPAIF_WRDMA_PERCLR0 ADDRESS 0xB034 W
LPAIF_WRDMA_PERCLR0 RESET_VALUE 0x00000000
	PERIOD_CLR BIT[0]

LPAIF_WRDMA_BASE_EXTa(a):(0)-(1) ARRAY 0x0000B038+0x1000*a
LPAIF_WRDMA_BASE_EXT0 ADDRESS 0xB038 RW
LPAIF_WRDMA_BASE_EXT0 RESET_VALUE 0x00000000
	BASE_ADDR BIT[3:0]

LPAIF_WRDMA_CURR_ADDR_EXTa(a):(0)-(1) ARRAY 0x0000B03C+0x1000*a
LPAIF_WRDMA_CURR_ADDR_EXT0 ADDRESS 0xB03C R
LPAIF_WRDMA_CURR_ADDR_EXT0 RESET_VALUE 0x00000000
	ADDR BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.LPASS_LPASS_LPM (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.ULTAUDIO_CORE.LPASS_LPASS_LPM' does not contain any register.
----------------------------------------------------------------------------------------
lpass_lpass_lpm MODULE OFFSET=ULTAUDIO_CORE+0x00018000 MAX=ULTAUDIO_CORE+0x00019FFF APRE=LPASS_ SPRE=LPASS_ BPRE=LPASS_ ABPRE=LPASS_ FPRE=LPASS_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.LPASS_SBMASTER0_BASE (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.ULTAUDIO_CORE.LPASS_SBMASTER0_BASE' does not directly contain any register.
----------------------------------------------------------------------------------------

lpass_sbmaster0_base MODULE OFFSET=ULTAUDIO_CORE+0x00080000 MAX=ULTAUDIO_CORE+0x000FFFFF APRE=LPASS_ SPRE=LPASS_ BPRE=LPASS_ ABPRE=LPASS_ FPRE=LPASS_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.LPASS_SBMASTER0_BASE.SLIMBUS_BAM_LITE (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.ULTAUDIO_CORE.LPASS_SBMASTER0_BASE.SLIMBUS_BAM_LITE' does not directly contain any register.
----------------------------------------------------------------------------------------

slimbus_bam_lite MODULE OFFSET=ULTAUDIO_CORE+0x00080000 MAX=ULTAUDIO_CORE+0x000A9FFF APRE=LPASS_SB_ SPRE=LPASS_SB_ BPRE=LPASS_SB_ ABPRE=LPASS_SB_ FPRE=LPASS_SB_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.LPASS_SBMASTER0_BASE.SLIMBUS_BAM_LITE.BAM (level 4)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=ULTAUDIO_CORE+0x00084000 MAX=ULTAUDIO_CORE+0x000A9FFF APRE=LPASS_SB_ SPRE=LPASS_SB_ BPRE=LPASS_SB_ ABPRE=LPASS_SB_ FPRE=LPASS_SB_

BAM_CTRL ADDRESS 0x0000 RW
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20]
	CACHE_MISS_ERR_RESP_EN BIT[19]
	LOCAL_CLK_GATING BIT[18:17]
	IBC_DISABLE BIT[16]
	BAM_CACHED_DESC_STORE BIT[15]
	BAM_DESC_CACHE_SEL BIT[14:13]
	BAM_TESTBUS_SEL BIT[11:5]
	BAM_EN_ACCUM BIT[4]
	BAM_EN BIT[1]
	BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x0040 R
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x0044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31]
	TIMER_RUN BIT[30]
	TIMER_MODE BIT[29]
	TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x0014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4]
	BAM_EMPTY_IRQ BIT[3]
	BAM_ERROR_IRQ BIT[2]
	BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4]
	BAM_EMPTY_CLR BIT[3]
	BAM_ERROR_CLR BIT[2]
	BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4]
	BAM_EMPTY_EN BIT[3]
	BAM_ERROR_EN BIT[2]
	BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31]
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
	MULTIPLE_EVENTS_SIZE_EN BIT[29]
	BAM_ZLT_W_CD_SUPPORT BIT[28]
	BAM_CD_ENABLE BIT[27]
	BAM_AU_ACCUMED BIT[26]
	BAM_PSM_P_HD_DATA BIT[25]
	BAM_REG_P_EN BIT[24]
	BAM_WB_DSC_AVL_P_RST BIT[23]
	BAM_WB_RETR_SVPNT BIT[22]
	BAM_WB_CSW_ACK_IDL BIT[21]
	BAM_WB_BLK_CSW BIT[20]
	BAM_WB_P_RES BIT[19]
	BAM_SI_P_RES BIT[18]
	BAM_AU_P_RES BIT[17]
	BAM_PSM_P_RES BIT[16]
	BAM_PSM_CSW_REQ BIT[15]
	BAM_SB_CLK_REQ BIT[14]
	BAM_IBC_DISABLE BIT[13]
	BAM_NO_EXT_P_RST BIT[12]
	BAM_FULL_PIPE BIT[11]
	BAM_ADML_SYNC_BRIDGE BIT[3]
	BAM_PIPE_CNFG BIT[2]
	BAM_ADML_DEEP_CONS_FIFO BIT[1]
	BAM_ADML_INCR4_EN_N BIT[0]

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x00000003
	NO_SW_OFFSET_REVERT_BACK BIT[1]
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

BAM_REVISION ADDRESS 0x1000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24]
	CMD_DESC_EN BIT[23]
	DESC_CACHE_DEPTH BIT[22:21]
	NUM_INACTIV_TMRS BIT[20]
	INACTIV_TMRS_EXST BIT[19]
	HIGH_FREQUENCY_BAM BIT[18]
	BAM_HAS_NO_BYPASS BIT[17]
	SECURED BIT[16]
	USE_VMIDMT BIT[15]
	AXI_ACTIVE BIT[14]
	CE_BUFFER_SIZE BIT[13:12]
	NUM_EES BIT[11:8]
	REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x1008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24]
	PERIPH_NON_PIPE_GRP BIT[23:16]
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
	BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21]
	SW_EVENTS_SEL BIT[20:19]
	BAM_DATA_ERASE BIT[18]
	BAM_DATA_FLUSH BIT[17]
	BAM_CLK_ALWAYS_ON BIT[16]
	BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x1014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
	BAM_ERR_HVMID BIT[22:18]
	BAM_ERR_DIRECT_MODE BIT[17]
	BAM_ERR_HCID BIT[16:12]
	BAM_ERR_HPROT BIT[11:8]
	BAM_ERR_HBURST BIT[7:5]
	BAM_ERR_HSIZE BIT[4:3]
	BAM_ERR_HWRITE BIT[2]
	BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x2000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13]
	BAM_VMID BIT[12:8]
	BAM_RST_BLOCK BIT[7]
	BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(18) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8]
	BAM_P_SUP_GROUP BIT[7:3]
	BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31]
	P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(18) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16]
	P_WRITE_NWD BIT[11]
	P_PREFETCH_LIMIT BIT[10:9]
	P_AUTO_EOB_SEL BIT[8:7]
	P_AUTO_EOB BIT[6]
	P_SYS_MODE BIT[5]
	P_SYS_STRM BIT[4]
	P_DIRECTION BIT[3]
	P_EN BIT[1]

BAM_P_RSTn(n):(0)-(18) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(18) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4]
	P_PIPE_EMPTY BIT[3]
	P_LAST_DESC_ZLT BIT[2]
	P_PROD_HALTED BIT[1]
	P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(18) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7]
	P_PIPE_RST_ERROR_IRQ BIT[6]
	P_TRNSFR_END_IRQ BIT[5]
	P_ERR_IRQ BIT[4]
	P_OUT_OF_DESC_IRQ BIT[3]
	P_WAKE_IRQ BIT[2]
	P_TIMER_IRQ BIT[1]
	P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(18) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7]
	P_PIPE_RST_ERROR_CLR BIT[6]
	P_TRNSFR_END_CLR BIT[5]
	P_ERR_CLR BIT[4]
	P_OUT_OF_DESC_CLR BIT[3]
	P_WAKE_CLR BIT[2]
	P_TIMER_CLR BIT[1]
	P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(18) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7]
	P_PIPE_RST_ERROR_EN BIT[6]
	P_TRNSFR_END_EN BIT[5]
	P_ERR_EN BIT[4]
	P_OUT_OF_DESC_EN BIT[3]
	P_WAKE_EN BIT[2]
	P_TIMER_EN BIT[1]
	P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(18) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(18) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31]
	P_TIMER_RUN BIT[30]
	P_TIMER_MODE BIT[29]
	P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(18) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(18) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
	BAM_P_SB_UPDATED BIT[26]
	BAM_P_NWD_TOGGLE BIT[25]
	BAM_P_NWD_TOGGLE_R BIT[24]
	BAM_P_WAIT_4_ACK BIT[23]
	BAM_P_ACK_TOGGLE BIT[22]
	BAM_P_ACK_TOGGLE_R BIT[21]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(18) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16]
	SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(18) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16]
	AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(18) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31]
	PSM_DESC_IRQ BIT[30]
	PSM_DESC_IRQ_DONE BIT[29]
	PSM_GENERAL_BITS BIT[28:25]
	PSM_CONS_STATE BIT[24:22]
	PSM_PROD_SYS_STATE BIT[21:19]
	PSM_PROD_B2B_STATE BIT[18:16]
	PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(18) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(18) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16]
	PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(18) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16]
	PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(18) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16]
	P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(18) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(18) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16]
	P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(18) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(18) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(18) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(18) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16]
	DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(18) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16]
	RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(18) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(18) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(18) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(18) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(18) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(18) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(18) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(18) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(18) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.ULTAUDIO_CORE.LPASS_SBMASTER0_BASE.SLIMBUS (level 3)
----------------------------------------------------------------------------------------
slimbus MODULE OFFSET=ULTAUDIO_CORE+0x000C0000 MAX=ULTAUDIO_CORE+0x000EBFFF APRE=LPASS_ SPRE=LPASS_ BPRE=LPASS_ ABPRE=LPASS_ FPRE=LPASS_

SB_COMP_HW_VERSION ADDRESS 0x0000 R
SB_COMP_HW_VERSION RESET_VALUE 0x01040001
	MAJOR BIT[31:24]
	MINOR BIT[23:16]
	STEP BIT[15:0]

SB_COMP_CFG ADDRESS 0x0004 RW
SB_COMP_CFG RESET_VALUE 0x00000000
	ENABLE BIT[0]

SB_SW_RESET ADDRESS 0x0008 RW
SB_SW_RESET RESET_VALUE 0x00000000
	SW_RESET_ACK BIT[1]
	SW_RESET BIT[0]

SB_COMP_POWER_CFG ADDRESS 0x000C RW
SB_COMP_POWER_CFG RESET_VALUE 0x00000000
	ENABLE_PGD_PORTS_CGC BIT[31:8]
	ENABLE_PGD_CGC BIT[5]
	ENABLE_NGD2_CGC BIT[4]
	ENABLE_NGD1_CGC BIT[3]
	ENABLE_INTF_CGC BIT[2]
	ENABLE_FRM_CGC BIT[1]
	ENABLE_MGR_CGC BIT[0]

SB_COMP_FEATURE_CFG ADDRESS 0x0010 RW
SB_COMP_FEATURE_CFG RESET_VALUE 0x00000000
	ENABLE_FEATURE_RESERVED BIT[31:2]
	ENABLE_FEATURE_B BIT[1]
	ENABLE_FEATURE_A BIT[0]

SB_COMP_STATUS ADDRESS 0x0020 R
SB_COMP_STATUS RESET_VALUE 0x00000000
	PLACEHOLDER BIT[0]

SB_COMP_PARAMS ADDRESS 0x0024 RW
SB_COMP_PARAMS RESET_VALUE 0x00000040
	SW_CFG_EA_PC BIT[31:16]
	NUM_OF_NACKS_RETRANS BIT[9:6]
	EN_ENDLESS_NACK_RETRANS BIT[5]
	USE_PARTIAL_CLR_INFO_MASK BIT[4]
	USE_CLK_PAUSE_HCGC BIT[3]
	USE_SW_CFG_EA_PC BIT[2]
	DT_RSVD_REPLY_VAL BIT[1]
	DT_RSVD_REPLY BIT[0]

SB_COMP_CHAR_CFG ADDRESS 0x0028 RW
SB_COMP_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_MODE BIT[15:12]
	CHAR_STATUS BIT[11:8]
	DIRECTION BIT[4]
	ENABLE BIT[0]

SB_COMP_CHAR_DATA_n(n):(0)-(1) ARRAY 0x0000002C+0x4*n
SB_COMP_CHAR_DATA_0 ADDRESS 0x002C RW
SB_COMP_CHAR_DATA_0 RESET_VALUE 0x00000000
	DIN_ACTUAL BIT[15:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

SB_MGR_CFG ADDRESS 0x0200 RW
SB_MGR_CFG RESET_VALUE 0x00000000
	TX_MSGQ_EN_LOW BIT[3]
	TX_MSGQ_EN_HIGH BIT[2]
	RX_MSGQ_EN BIT[1]
	ENABLE BIT[0]

SB_MGR_STATUS ADDRESS 0x0204 R
SB_MGR_STATUS RESET_VALUE 0x00XXXXXX
	NACKED_TX_MSG_MC BIT[23:17]
	ACKED_TX_MSG_MC BIT[16:10]
	ERROR BIT[9:8]
	PIPE_NUM_OFFSET BIT[7:2]
	ENUMERATED BIT[1]
	TX_MSG_BUFFER_BUSY BIT[0]

SB_MGR_RX_MSGQ_CFG ADDRESS 0x0208 RW
SB_MGR_RX_MSGQ_CFG RESET_VALUE 0x00000000
	TIME_OUT_VAL BIT[31:16]
	TRANS_SIZE BIT[15:8]
	BLOCK_SIZE BIT[7:0]

SB_MGR_INT_EN ADDRESS 0x0210 RW
SB_MGR_INT_EN RESET_VALUE 0x00000000
	TX_MSG_SENT BIT[31]
	RX_MSG_RCVD BIT[30]
	DEV_ERR BIT[29]
	IE_VE_CHANGE BIT[28]
	INVALID_TX_MSG BIT[27]
	TX_MSG_BUF_CONTENTION BIT[26]
	TX_MSG_NACKED BIT[25]
	RECONFIG_DONE BIT[24]

SB_MGR_INT_STATUS ADDRESS 0x0214 R
SB_MGR_INT_STATUS RESET_VALUE 0x00000000
	TX_MSG_SENT BIT[31]
	RX_MSG_RCVD BIT[30]
	DEV_ERR BIT[29]
	IE_VE_CHANGE BIT[28]
	INVALID_TX_MSG BIT[27]
	TX_MSG_BUF_CONTENTION BIT[26]
	TX_MSG_NACKED BIT[25]
	RECONFIG_DONE BIT[24]

SB_MGR_INT_CLR ADDRESS 0x0218 W
SB_MGR_INT_CLR RESET_VALUE 0x00000000
	TX_MSG_SENT BIT[31]
	RX_MSG_RCVD BIT[30]
	DEV_ERR BIT[29]
	IE_VE_CHANGE BIT[28]
	INVALID_TX_MSG BIT[27]
	TX_MSG_BUF_CONTENTION BIT[26]
	TX_MSG_NACKED BIT[25]
	RECONFIG_DONE BIT[24]

SB_MGR_TX_MSGn(n):(0)-(9) ARRAY 0x00000230+0x4*n
SB_MGR_TX_MSG0 ADDRESS 0x0230 W
SB_MGR_TX_MSG0 RESET_VALUE 0x00000000
	MSGVAL BIT[31:0]

SB_MGR_RX_MSGn(n):(0)-(9) ARRAY 0x00000270+0x4*n
SB_MGR_RX_MSG0 ADDRESS 0x0270 R
SB_MGR_RX_MSG0 RESET_VALUE 0x00000000
	MSGVAL BIT[31:0]

SB_MGR_IE_STATUS ADDRESS 0x02F0 R
SB_MGR_IE_STATUS RESET_VALUE 0xFF010000
	DEV_CLASS_CODE BIT[31:24]
	DEV_CLASS_VER BIT[23:16]
	EX_ERROR BIT[3]
	RECONFIG_OBJ BIT[2]
	UNSPRTD_MSG BIT[0]

SB_MGR_VE_STATUS ADDRESS 0x0300 R
SB_MGR_VE_STATUS RESET_VALUE 0x00000000
	VE_VAL BIT[31:0]

SB_FRM_CFG ADDRESS 0x0400 RW
SB_FRM_CFG RESET_VALUE 0x00000000
	SEL_INTFB_CAPTURE_CLK BIT[25]
	CDL_TIMEOUT BIT[24:22]
	CLK_QUALITY BIT[21:20]
	INTERNAL_WAKEUP_EN BIT[19]
	REFERENCE_CLK_CG BIT[18:15]
	BOOT_ROOT_FREQ BIT[14:11]
	BOOT_CLOCK_GEAR BIT[10:7]
	BOOT_SUBFRAME_MODE BIT[6:2]
	BOOT_AS_ACTIVE_FRAMER BIT[1]
	ENABLE BIT[0]

SB_FRM_STATUS ADDRESS 0x0404 R
SB_FRM_STATUS RESET_VALUE 0x00000000
	DEV_LA BIT[26:19]
	ENUMERATED BIT[18]
	IDLE_MODE BIT[17]
	ACTIVE_FRAMER BIT[16]
	CUR_ROOT_FREQUENCY BIT[15:12]
	CUR_CLOCK_GEAR BIT[11:8]
	ERROR BIT[7:6]
	CUR_SUBFRAME_MODE BIT[5:1]
	FRAMER_BOOTED BIT[0]

SB_FRM_INT_EN ADDRESS 0x0410 RW
SB_FRM_INT_EN RESET_VALUE 0x00000000
	DATA_LINE_TOGGLE BIT[5]
	CDL_TIMEDOUT BIT[4]
	IDLE_MODE_EXITED BIT[3]
	FRAMER_BOOT_COMPLETE BIT[2]
	IE_VE_CHANGE BIT[1]
	DEV_ERR BIT[0]

SB_FRM_INT_STATUS ADDRESS 0x0414 R
SB_FRM_INT_STATUS RESET_VALUE 0x00000000
	DATA_LINE_TOGGLE BIT[5]
	CDL_TIMEDOUT BIT[4]
	IDLE_MODE_EXITED BIT[3]
	FRAMER_BOOT_COMPLETE BIT[2]
	IE_VE_CHANGE BIT[1]
	DEV_ERR BIT[0]

SB_FRM_INT_CLR ADDRESS 0x0418 W
SB_FRM_INT_CLR RESET_VALUE 0x00000000
	DATA_LINE_TOGGLE BIT[5]
	CDL_TIMEDOUT BIT[4]
	IDLE_MODE_EXITED BIT[3]
	FRAMER_BOOT_COMPLETE BIT[2]
	IE_VE_CHANGE BIT[1]
	DEV_ERR BIT[0]

SB_FRM_WAKEUP ADDRESS 0x041C W
SB_FRM_WAKEUP RESET_VALUE 0x00000000
	WAKEUP_NOW BIT[0]

SB_FRM_CLKCTL_DONE ADDRESS 0x0420 W
SB_FRM_CLKCTL_DONE RESET_VALUE 0x00000000
	CLKCTL_DONE BIT[0]

SB_FRM_IE_STATUS ADDRESS 0x0430 R
SB_FRM_IE_STATUS RESET_VALUE 0xFE010000
	DEV_CLASS_CODE BIT[31:24]
	DEV_CLASS_VER BIT[23:16]
	QUAL BIT[9:8]
	GC_TX_COL BIT[7]
	FI_TX_COL BIT[6]
	FS_TX_COL BIT[5]
	ACTIVE_FRAMER BIT[4]
	EX_ERROR BIT[3]
	RECONFIG_OBJ BIT[2]
	UNSPRTD_MSG BIT[0]

SB_FRM_VE_STATUS ADDRESS 0x0440 R
SB_FRM_VE_STATUS RESET_VALUE 0x00000000
	VE_VAL BIT[31:0]

SB_INTF_CFG ADDRESS 0x0600 RW
SB_INTF_CFG RESET_VALUE 0x00000000
	NEXT_PARAM_FIX_ENABLE BIT[1]
	ENABLE BIT[0]

SB_INTF_STATUS ADDRESS 0x0604 R
SB_INTF_STATUS RESET_VALUE 0x00000000
	MESSAGE_SYNC_ACQUIRED BIT[13]
	SUPERFRAME_SYNC_ACQUIRED BIT[12]
	FRAME_SYNC_ACQUIRED BIT[11]
	DEV_LA BIT[10:3]
	ENUMERATED BIT[2]
	ERROR BIT[1:0]

SB_INTF_INT_EN ADDRESS 0x0610 RW
SB_INTF_INT_EN RESET_VALUE 0x00000000
	NO_DATA_LINE_ACTIVITY BIT[2]
	IE_VE_CHANGE BIT[1]
	DEV_ERR BIT[0]

SB_INTF_INT_STATUS ADDRESS 0x0614 R
SB_INTF_INT_STATUS RESET_VALUE 0x00000000
	NO_DATA_LINE_ACTIVITY BIT[2]
	IE_VE_CHANGE BIT[1]
	DEV_ERR BIT[0]

SB_INTF_INT_CLR ADDRESS 0x0618 W
SB_INTF_INT_CLR RESET_VALUE 0x00000000
	NO_DATA_LINE_ACTIVITY BIT[2]
	IE_VE_CHANGE BIT[1]
	DEV_ERR BIT[0]

SB_INTF_IE_STATUS ADDRESS 0x0630 R
SB_INTF_IE_STATUS RESET_VALUE 0xFD010000
	DEV_CLASS_CODE BIT[31:24]
	DEV_CLASS_VER BIT[23:16]
	DS_OVERLAP BIT[8]
	LOST_MS BIT[7]
	LOST_SFS BIT[6]
	LOST_FS BIT[5]
	MC_TX_COL BIT[4]
	EX_ERROR BIT[3]
	RECONFIG_OBJ BIT[2]
	DATA_TX_COL BIT[1]
	UNSPRTD_MSG BIT[0]

SB_INTF_VE_STATUS ADDRESS 0x0640 R
SB_INTF_VE_STATUS RESET_VALUE 0x00000000
	VE_VAL BIT[31:0]

SB_NGD1_CFG ADDRESS 0x1000 RW
SB_NGD1_CFG RESET_VALUE 0x00000000
	TX_MSGQ_EN BIT[2]
	RX_MSGQ_EN BIT[1]
	ENABLE BIT[0]

SB_NGD1_STATUS ADDRESS 0x1004 R
SB_NGD1_STATUS RESET_VALUE 0x0000040C
	NACKED_TX_MSG_MC BIT[26:20]
	ACKED_TX_MSG_MC BIT[19:13]
	ERROR BIT[12:11]
	MSGQ_SUPPORT BIT[10]
	PIPE_NUM_OFFSET BIT[9:2]
	ENUMERATED BIT[1]
	TX_MSG_BUFFER_BUSY BIT[0]

SB_NGD1_RX_MSGQ_CFG ADDRESS 0x1008 RW
SB_NGD1_RX_MSGQ_CFG RESET_VALUE 0x00000000
	TIME_OUT_VAL BIT[31:16]
	TRANS_SIZE BIT[15:8]
	BLOCK_SIZE BIT[7:0]

SB_NGD1_INT_EN ADDRESS 0x1010 RW
SB_NGD1_INT_EN RESET_VALUE 0x00000000
	TX_MSG_SENT BIT[31]
	RX_MSG_RCVD BIT[30]
	DEV_ERR BIT[29]
	IE_VE_CHANGE BIT[28]
	INVALID_TX_MSG BIT[27]
	TX_MSG_BUF_CONTENTION BIT[26]
	TX_MSG_NACKED BIT[25]
	RECONFIG_DONE BIT[24]

SB_NGD1_INT_STATUS ADDRESS 0x1014 R
SB_NGD1_INT_STATUS RESET_VALUE 0x00000000
	TX_MSG_SENT BIT[31]
	RX_MSG_RCVD BIT[30]
	DEV_ERR BIT[29]
	IE_VE_CHANGE BIT[28]
	INVALID_TX_MSG BIT[27]
	TX_MSG_BUF_CONTENTION BIT[26]
	TX_MSG_NACKED BIT[25]
	RECONFIG_DONE BIT[24]

SB_NGD1_INT_CLR ADDRESS 0x1018 W
SB_NGD1_INT_CLR RESET_VALUE 0x00000000
	TX_MSG_SENT BIT[31]
	RX_MSG_RCVD BIT[30]
	DEV_ERR BIT[29]
	IE_VE_CHANGE BIT[28]
	INVALID_TX_MSG BIT[27]
	TX_MSG_BUF_CONTENTION BIT[26]
	TX_MSG_NACKED BIT[25]
	RECONFIG_DONE BIT[24]

SB_NGD1_TX_MSGn(n):(0)-(9) ARRAY 0x00001030+0x4*n
SB_NGD1_TX_MSG0 ADDRESS 0x1030 W
SB_NGD1_TX_MSG0 RESET_VALUE 0x00000000
	MSGVAL BIT[31:0]

SB_NGD1_RX_MSGn(n):(0)-(9) ARRAY 0x00001070+0x4*n
SB_NGD1_RX_MSG0 ADDRESS 0x1070 R
SB_NGD1_RX_MSG0 RESET_VALUE 0x00000000
	MSGVAL BIT[31:0]

SB_NGD1_IE_STATUS ADDRESS 0x10F0 R
SB_NGD1_IE_STATUS RESET_VALUE 0x00010000
	DEV_CLASS_CODE BIT[31:24]
	DEV_CLASS_VER BIT[23:16]
	EX_ERROR BIT[3]
	RECONFIG_OBJ BIT[2]
	DATA_TX_COL BIT[1]
	UNSPRTD_MSG BIT[0]

SB_NGD1_VE_STATUS ADDRESS 0x1100 R
SB_NGD1_VE_STATUS RESET_VALUE 0x00000000
	VE_VAL BIT[31:0]

SB_NGD2_CFG ADDRESS 0x2000 RW
SB_NGD2_CFG RESET_VALUE 0x00000000
	TX_MSGQ_EN BIT[2]
	RX_MSGQ_EN BIT[1]
	ENABLE BIT[0]

SB_NGD2_STATUS ADDRESS 0x2004 R
SB_NGD2_STATUS RESET_VALUE 0x00000414
	NACKED_TX_MSG_MC BIT[26:20]
	ACKED_TX_MSG_MC BIT[19:13]
	ERROR BIT[12:11]
	MSGQ_SUPPORT BIT[10]
	PIPE_NUM_OFFSET BIT[9:2]
	ENUMERATED BIT[1]
	TX_MSG_BUFFER_BUSY BIT[0]

SB_NGD2_RX_MSGQ_CFG ADDRESS 0x2008 RW
SB_NGD2_RX_MSGQ_CFG RESET_VALUE 0x00000000
	TIME_OUT_VAL BIT[31:16]
	TRANS_SIZE BIT[15:8]
	BLOCK_SIZE BIT[7:0]

SB_NGD2_INT_EN ADDRESS 0x2010 RW
SB_NGD2_INT_EN RESET_VALUE 0x00000000
	TX_MSG_SENT BIT[31]
	RX_MSG_RCVD BIT[30]
	DEV_ERR BIT[29]
	IE_VE_CHANGE BIT[28]
	INVALID_TX_MSG BIT[27]
	TX_MSG_BUF_CONTENTION BIT[26]
	TX_MSG_NACKED BIT[25]
	RECONFIG_DONE BIT[24]

SB_NGD2_INT_STATUS ADDRESS 0x2014 R
SB_NGD2_INT_STATUS RESET_VALUE 0x00000000
	TX_MSG_SENT BIT[31]
	RX_MSG_RCVD BIT[30]
	DEV_ERR BIT[29]
	IE_VE_CHANGE BIT[28]
	INVALID_TX_MSG BIT[27]
	TX_MSG_BUF_CONTENTION BIT[26]
	TX_MSG_NACKED BIT[25]
	RECONFIG_DONE BIT[24]

SB_NGD2_INT_CLR ADDRESS 0x2018 W
SB_NGD2_INT_CLR RESET_VALUE 0x00000000
	TX_MSG_SENT BIT[31]
	RX_MSG_RCVD BIT[30]
	DEV_ERR BIT[29]
	IE_VE_CHANGE BIT[28]
	INVALID_TX_MSG BIT[27]
	TX_MSG_BUF_CONTENTION BIT[26]
	TX_MSG_NACKED BIT[25]
	RECONFIG_DONE BIT[24]

SB_NGD2_TX_MSGn(n):(0)-(9) ARRAY 0x00002030+0x4*n
SB_NGD2_TX_MSG0 ADDRESS 0x2030 W
SB_NGD2_TX_MSG0 RESET_VALUE 0x00000000
	MSGVAL BIT[31:0]

SB_NGD2_RX_MSGn(n):(0)-(9) ARRAY 0x00002070+0x4*n
SB_NGD2_RX_MSG0 ADDRESS 0x2070 R
SB_NGD2_RX_MSG0 RESET_VALUE 0x00000000
	MSGVAL BIT[31:0]

SB_NGD2_IE_STATUS ADDRESS 0x20F0 R
SB_NGD2_IE_STATUS RESET_VALUE 0x00010000
	DEV_CLASS_CODE BIT[31:24]
	DEV_CLASS_VER BIT[23:16]
	EX_ERROR BIT[3]
	RECONFIG_OBJ BIT[2]
	DATA_TX_COL BIT[1]
	UNSPRTD_MSG BIT[0]

SB_NGD2_VE_STATUS ADDRESS 0x2100 R
SB_NGD2_VE_STATUS RESET_VALUE 0x00000000
	VE_VAL BIT[31:0]

SB_PGD_CFG ADDRESS 0x0800 RW
SB_PGD_CFG RESET_VALUE 0x00000000
	DRIVE_RX_MSG_CONSUMED BIT[1]
	ENABLE BIT[0]

SB_PGD_STATUS ADDRESS 0x0804 R
SB_PGD_STATUS RESET_VALUE 0x00XXXXXX
	ENUMERATED BIT[23]
	NUM_PC_VFR_BLKS BIT[22:18]
	ERROR BIT[17:16]
	PIPE_NUM_OFFSET BIT[15:8]
	NUM_PORTS BIT[7:0]

SB_PGD_DEV_INT_EN ADDRESS 0x0810 RW
SB_PGD_DEV_INT_EN RESET_VALUE 0x00000000
	IE_VE_CHANGE BIT[1]
	DEV_ERR BIT[0]

SB_PGD_DEV_INT_STATUS ADDRESS 0x0814 R
SB_PGD_DEV_INT_STATUS RESET_VALUE 0x00000000
	IE_VE_CHANGE BIT[1]
	DEV_ERR BIT[0]

SB_PGD_DEV_INT_CLR ADDRESS 0x0818 W
SB_PGD_DEV_INT_CLR RESET_VALUE 0x00000000
	IE_VE_CHANGE BIT[1]
	DEV_ERR BIT[0]

SB_COMP_TRUST_CFG ADDRESS 0x3000 RW
SB_COMP_TRUST_CFG RESET_VALUE 0x00000000
	EE_FOR_MGR_RSRC_GRP BIT[11:10]
	EE_FOR_NGD1 BIT[9:8]
	EE_FOR_NGD2 BIT[7:6]
	HALD_MGR_MSG_TX BIT[5]
	HALT_NGD2_MSG_TX BIT[4]
	HALT_NGD1_MSG_TX BIT[3]
	HALT_EN_CHANGE BIT[2]
	HALT_SW_RESET BIT[1]
	HALT_RECONFIG BIT[0]

SB_COMP_TRUST_DEV1 ADDRESS 0x3004 RW
SB_COMP_TRUST_DEV1 RESET_VALUE 0x00000000
	TRUSTED_EA_MSB BIT[31:16]
	TRUSTED_LA BIT[15:8]
	TRUST_DEV_EN BIT[0]

SB_COMP_TRUST_DEV2 ADDRESS 0x3008 RW
SB_COMP_TRUST_DEV2 RESET_VALUE 0x00000000
	TRUSTED_EA_LSB BIT[31:0]

SB_PGD_TRUST_OWN_EE0 ADDRESS 0x300C RW
SB_PGD_TRUST_OWN_EE0 RESET_VALUE 0x00000000
	PORT_OWN BIT[31:0]

SB_PGD_TRUST_OWN_EE1 ADDRESS 0x3010 RW
SB_PGD_TRUST_OWN_EE1 RESET_VALUE 0x00000000
	PORT_OWN BIT[31:0]

SB_PGD_TRUST_OWN_EE2 ADDRESS 0x3014 RW
SB_PGD_TRUST_OWN_EE2 RESET_VALUE 0x00000000
	PORT_OWN BIT[31:0]

SB_COMP_TEST ADDRESS 0x4000 RW
SB_COMP_TEST RESET_VALUE 0x00000000
	SB_TESTBUS_SEL BIT[6:4]
		SELECT_INTF_DEF_TESTBUS VALUE 0x0
		SELECT_FRM_DEF_TESTBUS VALUE 0x1
		SELECT_MGR_DEF_TESTBUS VALUE 0x2
		SELECT_PGD_DEF_TESTBUS VALUE 0x3
		SELECT_NGD1_DEF_TESTBUS VALUE 0x4
		SELECT_NGD2_DEF_TESTBUS VALUE 0x5
		SELECT_MP_TESTBUS VALUE 0x6
		SELECT_FRAME_LAYER_TESTBUS VALUE 0x7
	SB_TESTBUS_EN BIT[3]
	INT_EE2 BIT[2]
	INT_EE1 BIT[1]
	INT_EE0 BIT[0]

SB_COMP_DEBUG ADDRESS 0x4004 R
SB_COMP_DEBUG RESET_VALUE 0x00000000
	TBD BIT[0]

SB_PGD_PORT_INT_EN_EEn(n):(0)-(2) ARRAY 0x00005000+0x1000*n
SB_PGD_PORT_INT_EN_EE0 ADDRESS 0x5000 RW
SB_PGD_PORT_INT_EN_EE0 RESET_VALUE 0x00000000
	PORT_INT BIT[31:0]

SB_PGD_PORT_INT_STATUS_EEn(n):(0)-(2) ARRAY 0x00005004+0x1000*n
SB_PGD_PORT_INT_STATUS_EE0 ADDRESS 0x5004 R
SB_PGD_PORT_INT_STATUS_EE0 RESET_VALUE 0x00000000
	PORT_INT BIT[31:0]

SB_PGD_PORT_INT_CLR_EEn(n):(0)-(2) ARRAY 0x00005008+0x1000*n
SB_PGD_PORT_INT_CLR_EE0 ADDRESS 0x5008 W
SB_PGD_PORT_INT_CLR_EE0 RESET_VALUE 0x00000000
	PORT_INT BIT[31:0]

SB_PGD_PORT_CFGn(n):(0)-(11) ARRAY 0x00014000+0x1000*n
SB_PGD_PORT_CFG0 ADDRESS 0x14000 RW
SB_PGD_PORT_CFG0 RESET_VALUE 0x00000000
	SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ BIT[15]
	DMA_IRQ_EN BIT[14]
	TX_WORD_COUNT_CALC_ADJUST BIT[13]
	UPPER_WATERMARK BIT[12:9]
	USE_UPPER_WATERMARK BIT[8]
	ALIGN_MSB BIT[7]
	PACK BIT[6]
	ALLOW_DT_LPCM BIT[5]
		DATATYPE_NOT_INDICATED VALUE 0x0
		DATATYPE_LPCM VALUE 0x1
	WATERMARK BIT[4:1]
	ENABLE BIT[0]

SB_PGD_PORT_STATUSn(n):(0)-(11) ARRAY 0x00014004+0x1000*n
SB_PGD_PORT_STATUS0 ADDRESS 0x14004 R
SB_PGD_PORT_STATUS0 RESET_VALUE 0x00XXXXXX
	DMA_IRQ BIT[21]
	REMOVE_CHANNEL BIT[20]
	PRT_DISCONN BIT[19]
	FIFO_FILL_LEVEL BIT[18]
	FIFO_WORD_CNT BIT[17:12]
	PIPE_NUM BIT[11:4]
	UNDERFLOW BIT[3]
	OVERFLOW BIT[2]
	FIFO_SIZE BIT[1:0]
		ENUM_8_BYTES VALUE 0x0
		ENUM_16_BYTES VALUE 0x1
		ENUM_32_BYTES VALUE 0x2
		ENUM_RESERVED VALUE 0x3

SB_PGD_PORT_PARAMn(n):(0)-(11) ARRAY 0x00014008+0x1000*n
SB_PGD_PORT_PARAM0 ADDRESS 0x14008 R
SB_PGD_PORT_PARAM0 RESET_VALUE 0x00000000
	SEG_LENGTH BIT[29:25]
	TRANSPORT_PROTOCOL BIT[24:21]
	SEG_DISTN BIT[20:9]
	CHANNEL_NUMBER BIT[8:1]
	CHANNEL_ACTIVE BIT[0]

SB_PGD_PORT_BLK_SIZEn(n):(0)-(11) ARRAY 0x0001400C+0x1000*n
SB_PGD_PORT_BLK_SIZE0 ADDRESS 0x1400C RW
SB_PGD_PORT_BLK_SIZE0 RESET_VALUE 0x00000000
	BLK_SIZE BIT[31:0]

SB_PGD_PORT_TRANS_SIZEn(n):(0)-(11) ARRAY 0x00014010+0x1000*n
SB_PGD_PORT_TRANS_SIZE0 ADDRESS 0x14010 RW
SB_PGD_PORT_TRANS_SIZE0 RESET_VALUE 0x00000000
	TRANS_SIZE BIT[31:0]

SB_PGD_PORT_MULTI_CHNLn(n):(0)-(11) ARRAY 0x00014014+0x1000*n
SB_PGD_PORT_MULTI_CHNL0 ADDRESS 0x14014 RW
SB_PGD_PORT_MULTI_CHNL0 RESET_VALUE 0x00000000
	PORTS BIT[31:0]

SB_PGD_PORT_PUSHPULLn(n):(0)-(11) ARRAY 0x00014018+0x1000*n
SB_PGD_PORT_PUSHPULL0 ADDRESS 0x14018 RW
SB_PGD_PORT_PUSHPULL0 RESET_VALUE 0x00000000
	NUM_SAMPLES BIT[31:16]
	RPT_PERIOD BIT[15:0]

SB_PGD_IE_STATUS ADDRESS 0x0820 R
SB_PGD_IE_STATUS RESET_VALUE 0x00010000
	DEV_CLASS_CODE BIT[31:24]
	DEV_CLASS_VER BIT[23:16]
	EX_ERROR BIT[3]
	RECONFIG_OBJ BIT[2]
	DATA_TX_COL BIT[1]
	UNSPRTD_MSG BIT[0]

SB_PGD_VE_STATUS ADDRESS 0x0830 R
SB_PGD_VE_STATUS RESET_VALUE 0x00000000
	VE_VAL BIT[31:0]

SB_PGD_PC_CFGn(n):(0)-(11) ARRAY 0x00008000+0x800*n
SB_PGD_PC_CFG0 ADDRESS 0x8000 RW
SB_PGD_PC_CFG0 RESET_VALUE 0x00000000
	INIT BIT[31]
	PORT_SEL BIT[28:24]
	INIT_VAL BIT[23:0]

SB_PGD_PC_VALn(n):(0)-(11) ARRAY 0x00008004+0x800*n
SB_PGD_PC_VAL0 ADDRESS 0x8004 R
SB_PGD_PC_VAL0 RESET_VALUE 0x00000000
	PC_FIFO_SAMPLES BIT[31:24]
	PC_DMA BIT[23:0]

SB_PGD_PC_VFR_TSn(n):(0)-(11) ARRAY 0x00008008+0x800*n
SB_PGD_PC_VFR_TS0 ADDRESS 0x8008 R
SB_PGD_PC_VFR_TS0 RESET_VALUE 0x00000000
	VAL BIT[31:0]

SB_PGD_PC_VFR_TS_STATUSn(n):(0)-(11) ARRAY 0x0000800C+0x800*n
SB_PGD_PC_VFR_TS_STATUS0 ADDRESS 0x800C R
SB_PGD_PC_VFR_TS_STATUS0 RESET_VALUE 0x00000000
	VFR_INT BIT[0]

SB_PGD_PC_VFR_TS_CLRn(n):(0)-(11) ARRAY 0x00008010+0x800*n
SB_PGD_PC_VFR_TS_CLR0 ADDRESS 0x8010 W
SB_PGD_PC_VFR_TS_CLR0 RESET_VALUE 0x00000000
	VFR_INT BIT[0]

SB_PGD_PC_VAL_SHADOWn(n):(0)-(11) ARRAY 0x00008014+0x800*n
SB_PGD_PC_VAL_SHADOW0 ADDRESS 0x8014 R
SB_PGD_PC_VAL_SHADOW0 RESET_VALUE 0x00000000
	PC_FIFO_SAMPLES BIT[31:24]
	PC_DMA BIT[23:0]

SB_PGD_PC_TIMESTAMP_LSBn(n):(0)-(11) ARRAY 0x00008018+0x800*n
SB_PGD_PC_TIMESTAMP_LSB0 ADDRESS 0x8018 R
SB_PGD_PC_TIMESTAMP_LSB0 RESET_VALUE 0x00000000
	PC_TIMESTAMP_LSB BIT[31:0]

SB_PGD_PC_TIMESTAMP_MSBn(n):(0)-(11) ARRAY 0x0000801C+0x800*n
SB_PGD_PC_TIMESTAMP_MSB0 ADDRESS 0x801C R
SB_PGD_PC_TIMESTAMP_MSB0 RESET_VALUE 0x00000000
	PC_TIMESTAMP_SAMPLE_VALID BIT[25]
	PC_TIMESTAMP_SAMPLE_MISSED BIT[24]
	PC_TIMESTAMP_MSB BIT[23:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.MPM2_MPM (level 1)
----------------------------------------------------------------------------------------
MPM2_MPM BASE 0x604A0000 SIZE=0x00010000 mpm2_mpmaddr 15:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MPM2_MPM.MPM (level 2)
----------------------------------------------------------------------------------------
mpm MODULE OFFSET=MPM2_MPM+0x00000000 MAX=MPM2_MPM+0x00000FFF APRE=MPM2_ SPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_ FPRE=MPM2_

MPM_PMIC_VDD_ON_CFG_1 ADDRESS 0x0000 RW
MPM_PMIC_VDD_ON_CFG_1 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_2 ADDRESS 0x0004 RW
MPM_PMIC_VDD_ON_CFG_2 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_3 ADDRESS 0x0008 RW
MPM_PMIC_VDD_ON_CFG_3 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_4 ADDRESS 0x000C RW
MPM_PMIC_VDD_ON_CFG_4 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_5 ADDRESS 0x0010 RW
MPM_PMIC_VDD_ON_CFG_5 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_6 ADDRESS 0x0014 RW
MPM_PMIC_VDD_ON_CFG_6 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_7 ADDRESS 0x0018 RW
MPM_PMIC_VDD_ON_CFG_7 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_8 ADDRESS 0x001C RW
MPM_PMIC_VDD_ON_CFG_8 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_9 ADDRESS 0x0020 RW
MPM_PMIC_VDD_ON_CFG_9 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_10 ADDRESS 0x0024 RW
MPM_PMIC_VDD_ON_CFG_10 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_11 ADDRESS 0x0028 RW
MPM_PMIC_VDD_ON_CFG_11 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_ON_CFG_12 ADDRESS 0x002C RW
MPM_PMIC_VDD_ON_CFG_12 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_1 ADDRESS 0x0030 RW
MPM_PMIC_VDD_OFF_CFG_1 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_2 ADDRESS 0x0034 RW
MPM_PMIC_VDD_OFF_CFG_2 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_3 ADDRESS 0x0038 RW
MPM_PMIC_VDD_OFF_CFG_3 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_4 ADDRESS 0x003C RW
MPM_PMIC_VDD_OFF_CFG_4 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_5 ADDRESS 0x0040 RW
MPM_PMIC_VDD_OFF_CFG_5 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_6 ADDRESS 0x0044 RW
MPM_PMIC_VDD_OFF_CFG_6 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_7 ADDRESS 0x0048 RW
MPM_PMIC_VDD_OFF_CFG_7 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_8 ADDRESS 0x004C RW
MPM_PMIC_VDD_OFF_CFG_8 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_9 ADDRESS 0x0050 RW
MPM_PMIC_VDD_OFF_CFG_9 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_10 ADDRESS 0x0054 RW
MPM_PMIC_VDD_OFF_CFG_10 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_11 ADDRESS 0x0058 RW
MPM_PMIC_VDD_OFF_CFG_11 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_PMIC_VDD_OFF_CFG_12 ADDRESS 0x005C RW
MPM_PMIC_VDD_OFF_CFG_12 RESET_VALUE 0x00000000
	DELAY BIT[31:28]
	SLAVE_ID BIT[27:24]
	SLAVE_ADDR BIT[23:8]
	SLAVE_DATA BIT[7:0]

MPM_SPMI_CMD_CFG ADDRESS 0x0060 RW
MPM_SPMI_CMD_CFG RESET_VALUE 0x00000000
	NUM_CMD_OFF BIT[7:4]
	NUM_CMD_ON BIT[3:0]

MPM_SPMI_CDIV_CNTRL ADDRESS 0x0064 RW
MPM_SPMI_CDIV_CNTRL RESET_VALUE 0x0000002F
	XO_DIV BIT[10:9]
	RO_DIV BIT[8:0]

MPM_CXO_CTRL ADDRESS 0x0068 RW
MPM_CXO_CTRL RESET_VALUE 0x00000000
	CXOPAD_DIS BIT[1]
	CXO_DIS BIT[0]

MPM_PXO_OSC_CTRL ADDRESS 0x006C RW
MPM_PXO_OSC_CTRL RESET_VALUE 0x00000000
	PXO_OSC_GAIN BIT[6:4]
	PXOPAD_CORE_DIS BIT[3]
	PXO_OSC_SLEEP BIT[2]
	PXOPAD_HV_DIS BIT[1]
	PXO_OSC_RF_BYPASS BIT[0]

MPM_LOW_POWER_CFG ADDRESS 0x0070 RW
MPM_LOW_POWER_CFG RESET_VALUE 0x00100000
	CXOPAD_EN_SEL BIT[20]
	SMEM_EN BIT[19]
	DISABLE_FREEZE_IO_M BIT[18]
	DISABLE_CLAMP_MEM BIT[17]
	DISABLE_HW_RESTORED BIT[16]
	ENABLE_CXOPAD_GATING BIT[14]
	DISABLE_TRST_N BIT[12]
	DISABLE_CORE_RESET BIT[11]
	DISABLE_CLAMPS BIT[10]
	DISABLE_FREEZE BIT[9]
	DEBUG_ON BIT[8]
	SW_EBI1_CTL_ENABLE BIT[7]
	SW_EBI1_CTL_VALUE BIT[6]
	VDDMX_MIN_EN BIT[5]
	VDDMX_PC_EN BIT[4]
	VDDCX_MIN_EN BIT[3]
	VDDCX_PC_EN BIT[2]
	PXO_SD_EN BIT[1]
	CXO_SD_EN BIT[0]

MPM_LOW_POWER_STATUS ADDRESS 0x0074 R
MPM_LOW_POWER_STATUS RESET_VALUE 0x00000000
	SPMI_SEQ_FSM BIT[13:12]
	SMEM_FSM_STATE BIT[11:9]
	VDDMX_DOWN BIT[8]
	VDDCX_DOWN BIT[7]
	PXO_DOWN BIT[6]
	CXO_DOWN BIT[5]
	POWER_DOWN BIT[4]
	FSM_STATE BIT[3:0]

MPM_CXO_POWER_RAMPUP_TIME ADDRESS 0x0078 RW
MPM_CXO_POWER_RAMPUP_TIME RESET_VALUE 0x00000000
	CXO_WARMUP_TIME BIT[31:16]
	POWER_RAMPUP_TIME BIT[15:0]

MPM_PXO_WARMUP_TIME ADDRESS 0x007C RW
MPM_PXO_WARMUP_TIME RESET_VALUE 0x00000000
	PXO_WARMUP_TIME BIT[15:0]

MPM_HARDWARE_RESTORED ADDRESS 0x0080 W
MPM_HARDWARE_RESTORED RESET_VALUE 0x00000000
	DATA BIT[0]

MPM_INT_CLEAR_1 ADDRESS 0x0084 W
MPM_INT_CLEAR_1 RESET_VALUE 0x00000000
	INT_CLEAR_1 BIT[31:0]

MPM_INT_CLEAR_2 ADDRESS 0x0088 W
MPM_INT_CLEAR_2 RESET_VALUE 0x00000000
	INT_CLEAR_2 BIT[31:0]

MPM_INT_EN_1 ADDRESS 0x008C RW
MPM_INT_EN_1 RESET_VALUE 0x00000000
	INT_EN_1 BIT[31:0]

MPM_INT_EN_2 ADDRESS 0x0090 RW
MPM_INT_EN_2 RESET_VALUE 0x00000000
	INT_EN_2 BIT[31:0]

MPM_INT_POLARITY_1 ADDRESS 0x0094 RW
MPM_INT_POLARITY_1 RESET_VALUE 0xFFFFFFFF
	INT_POLARITY_1 BIT[31:0]

MPM_INT_POLARITY_2 ADDRESS 0x0098 RW
MPM_INT_POLARITY_2 RESET_VALUE 0xFFFFFFFF
	INT_POLARITY_2 BIT[31:0]

MPM_DETECT_CTL_1 ADDRESS 0x009C RW
MPM_DETECT_CTL_1 RESET_VALUE 0x00000000
	DETECT_CTL_1 BIT[31:0]

MPM_DETECT_CTL_2 ADDRESS 0x00A0 RW
MPM_DETECT_CTL_2 RESET_VALUE 0x00000000
	DETECT_CTL_2 BIT[31:0]

MPM_DETECT_CTL_3 ADDRESS 0x00A4 RW
MPM_DETECT_CTL_3 RESET_VALUE 0x00000000
	DETECT_CTL_3 BIT[31:0]

MPM_DETECT_CTL_4 ADDRESS 0x00A8 RW
MPM_DETECT_CTL_4 RESET_VALUE 0x00000000
	DETECT_CTL_4 BIT[31:0]

MPM_INT_STATUS_1 ADDRESS 0x00AC R
MPM_INT_STATUS_1 RESET_VALUE 0xXXXXXXXX
	INT_STATUS_1 BIT[31:0]

MPM_INT_STATUS_2 ADDRESS 0x00B0 R
MPM_INT_STATUS_2 RESET_VALUE 0xXXXXXXXX
	INT_STATUS_2 BIT[31:0]

MPM_INT_WKUP_CLK_SEL_1 ADDRESS 0x00B4 RW
MPM_INT_WKUP_CLK_SEL_1 RESET_VALUE 0x00000000
	MPM_INT_WKUP_CLK_SEL_1 BIT[31:0]

MPM_INT_WKUP_CLK_SEL_2 ADDRESS 0x00B8 RW
MPM_INT_WKUP_CLK_SEL_2 RESET_VALUE 0x00000000
	MPM_INT_WKUP_CLK_SEL_2 BIT[31:0]

MPM_DEBUG_BUS_EN ADDRESS 0x00BC RW
MPM_DEBUG_BUS_EN RESET_VALUE 0x00000000
	QTMR_TEST_BUS_EN BIT[4]
	TEST_BUS_S_EN BIT[3]
	TEST_BUS_M_EN BIT[2]
	DEBUG_EN_1 BIT[1]
	DEBUG_EN BIT[0]

MPM_PEN_DEBOUNCE_CTL ADDRESS 0x00C0 RW
MPM_PEN_DEBOUNCE_CTL RESET_VALUE 0x00000000
	ENABLE BIT[3]
	TIME BIT[2:0]

MPM_WARM_BOOT_CFG ADDRESS 0x00C4 RW
MPM_WARM_BOOT_CFG RESET_VALUE 0x00000000
	ENABLE_EBI2 BIT[1]
	ENABLE_EBI1 BIT[0]

MPM_REGn_FILE(n):(0)-(8) ARRAY 0x000000C8+0x4*n
MPM_REG0_FILE ADDRESS 0x00C8 RW
MPM_REG0_FILE RESET_VALUE 0x00000000
	DATA BIT[31:0]

MPM_CNTR_CLK_CONTROL ADDRESS 0x00EC RW
MPM_CNTR_CLK_CONTROL RESET_VALUE 0x00000000
	CLK_STATUS BIT[2]
	SW_OVERWRITE_SWITCH BIT[1]
	SW_CLK_SWITCH BIT[0]

MPM_CNTR_FRAC ADDRESS 0x00F0 RW
MPM_CNTR_FRAC RESET_VALUE 0x00000000
	LOAD_VAL BIT[15:0]

MPM_CNTR_INCR_DATA ADDRESS 0x00F4 RW
MPM_CNTR_INCR_DATA RESET_VALUE 0x024A0000
	MULT BIT[31:0]

MPM_HW_ID ADDRESS 0x00F8 R
MPM_HW_ID RESET_VALUE 0x20020000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

MPM_TS_CNTCV_LO ADDRESS 0x0118 R
MPM_TS_CNTCV_LO RESET_VALUE 0x00000000
	VALUE BIT[31:0]

MPM_TS_CNTCV_HI ADDRESS 0x011C R
MPM_TS_CNTCV_HI RESET_VALUE 0x00000000
	VALUE BIT[23:0]

MPM_TS_CNTR_EN ADDRESS 0x0120 RW
MPM_TS_CNTR_EN RESET_VALUE 0x00000000
	ENABLE BIT[31]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MPM2_MPM.G_CTRL_CNTR (level 2)
----------------------------------------------------------------------------------------
g_ctrl_cntr MODULE OFFSET=MPM2_MPM+0x00001000 MAX=MPM2_MPM+0x00001FFF APRE=MPM2_ SPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_ FPRE=MPM2_

MPM_CONTROL_CNTCR ADDRESS 0x0000 RW
MPM_CONTROL_CNTCR RESET_VALUE 0x00000000
	FCREQ BIT[8]
	HDBG BIT[1]
	EN BIT[0]

MPM_CONTROL_CNTSR ADDRESS 0x0004 R
MPM_CONTROL_CNTSR RESET_VALUE 0x00000000
	FCACK BIT[8]
	HDBG BIT[1]

MPM_CONTROL_CNTCV_LO ADDRESS 0x0008 RW
MPM_CONTROL_CNTCV_LO RESET_VALUE 0x00000000
	LOAD_VAL BIT[31:0]

MPM_CONTROL_CNTCV_HI ADDRESS 0x000C RW
MPM_CONTROL_CNTCV_HI RESET_VALUE 0x00000000
	LOAD_VAL BIT[23:0]

MPM_CONTROL_CNTFID0 ADDRESS 0x0020 RW
MPM_CONTROL_CNTFID0 RESET_VALUE 0x0124F800
	FREQ BIT[31:0]

MPM_CONTROL_ID ADDRESS 0x0FD0 R
MPM_CONTROL_ID RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MPM2_MPM.G_RD_CNTR (level 2)
----------------------------------------------------------------------------------------
g_rd_cntr MODULE OFFSET=MPM2_MPM+0x00002000 MAX=MPM2_MPM+0x00002FFF APRE=MPM2_ SPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_ FPRE=MPM2_

MPM_READ_CNTCV_LO ADDRESS 0x0000 R
MPM_READ_CNTCV_LO RESET_VALUE 0x00000000
	VALUE BIT[31:0]

MPM_READ_CNTCV_HI ADDRESS 0x0004 R
MPM_READ_CNTCV_HI RESET_VALUE 0x00000000
	VALUE BIT[23:0]

MPM_READ_ID ADDRESS 0x0FD0 R
MPM_READ_ID RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MPM2_MPM.SLP_CNTR (level 2)
----------------------------------------------------------------------------------------
slp_cntr MODULE OFFSET=MPM2_MPM+0x00003000 MAX=MPM2_MPM+0x00003FFF APRE=MPM2_ SPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_ FPRE=MPM2_

MPM_SLEEP_TIMETICK_COUNT_VAL ADDRESS 0x0000 R
MPM_SLEEP_TIMETICK_COUNT_VAL RESET_VALUE 0x00000000
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MPM2_MPM.QTIMR_AC (level 2)
----------------------------------------------------------------------------------------
qtimr_ac MODULE OFFSET=MPM2_MPM+0x00004000 MAX=MPM2_MPM+0x00004FFF APRE=MPM2_ SPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_ FPRE=MPM2_

QTMR_AC_CNTFRQ ADDRESS 0x0000 RW
QTMR_AC_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_AC_CNTSR ADDRESS 0x0004 RW
QTMR_AC_CNTSR RESET_VALUE 0x00000000
	NSN BIT[0]
		SECURE_ONLY VALUE 0x0
		SECURE_OR_NONSECURE VALUE 0x1

QTMR_AC_CNTTID ADDRESS 0x0008 R
QTMR_AC_CNTTID RESET_VALUE 0x00000000
	F7_CFG BIT[31:28]
	F6_CFG BIT[27:24]
	F5_CFG BIT[23:20]
	F4_CFG BIT[19:16]
	F3_CFG BIT[15:12]
	F2_CFG BIT[11:8]
	F1_CFG BIT[7:4]
	F0_CFG BIT[3:0]
		FI VALUE 0x0
		FVI VALUE 0x1
		FPLO VALUE 0x2
		RSVD VALUE 0x3

QTMR_AC_CNTACR_n(n):(0)-(0) ARRAY 0x00000040+0x4*n
QTMR_AC_CNTACR_0 ADDRESS 0x0040 RW
QTMR_AC_CNTACR_0 RESET_VALUE 0x00000000
	RWPT BIT[5]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RWVT BIT[4]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RVOFF BIT[3]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RFRQ BIT[2]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPVCT BIT[1]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPCT BIT[0]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1

QTMR_AC_CNTVOFF_LO_n(n):(0)-(0) ARRAY 0x00000080+0x8*n
QTMR_AC_CNTVOFF_LO_0 ADDRESS 0x0080 RW
QTMR_AC_CNTVOFF_LO_0 RESET_VALUE 0x00000000
	CNTVOFF_LO BIT[31:0]

QTMR_AC_CNTVOFF_HI_n(n):(0)-(0) ARRAY 0x00000084+0x8*n
QTMR_AC_CNTVOFF_HI_0 ADDRESS 0x0084 RW
QTMR_AC_CNTVOFF_HI_0 RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_AC_CFG ADDRESS 0x0FC0 RW
QTMR_AC_CFG RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[0]

QTMR_AC_VERSION ADDRESS 0x0FD0 R
QTMR_AC_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MPM2_MPM.QTIMR_V1 (level 2)
----------------------------------------------------------------------------------------
qtimr_v1 MODULE OFFSET=MPM2_MPM+0x00005000 MAX=MPM2_MPM+0x00005FFF APRE=MPM2_ SPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_ FPRE=MPM2_

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MPM2_MPM.TSYNC (level 2)
----------------------------------------------------------------------------------------
tsync MODULE OFFSET=MPM2_MPM+0x00006000 MAX=MPM2_MPM+0x00006FFF APRE=MPM2_ SPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_ FPRE=MPM2_

MPM_TSYNC_CTL ADDRESS 0x0000 RW
MPM_TSYNC_CTL RESET_VALUE 0x00000000
	WIDTH BIT[10:2]
	IRQ BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MPM_TSYNC_CMD ADDRESS 0x0004 W
MPM_TSYNC_CMD RESET_VALUE 0x00000000
	START BIT[0]
		NO_ACTION VALUE 0x0
		ARM VALUE 0x1

MPM_TSYNC_START ADDRESS 0x0008 RW
MPM_TSYNC_START RESET_VALUE 0x00000000
	TIME BIT[26:0]

MPM_TSYNC_START_PHASE ADDRESS 0x000C RW
MPM_TSYNC_START_PHASE RESET_VALUE 0x00000000
	PHASE BIT[7:0]

MPM_TSYNC_PERIOD ADDRESS 0x0010 RW
MPM_TSYNC_PERIOD RESET_VALUE 0x00000000
	PERIOD BIT[26:0]

MPM_TSYNC_PERIOD_PHASE ADDRESS 0x0014 RW
MPM_TSYNC_PERIOD_PHASE RESET_VALUE 0x00000000
	PHASE BIT[7:0]

MPM_TSYNC_STATUS_TIME ADDRESS 0x0018 R
MPM_TSYNC_STATUS_TIME RESET_VALUE 0x00000000
	TIME BIT[26:0]

MPM_TSYNC_STATUS_PHASE ADDRESS 0x001C R
MPM_TSYNC_STATUS_PHASE RESET_VALUE 0x00000000
	PHASE BIT[7:0]

MPM_GRFC_CXO_EN ADDRESS 0x0020 RW
MPM_GRFC_CXO_EN RESET_VALUE 0x00000000
	MUX_SEL BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MPM2_MPM.APU (level 2)
----------------------------------------------------------------------------------------
apu MODULE OFFSET=MPM2_MPM+0x00007000 MAX=MPM2_MPM+0x0000777F APRE=MPM2_ SPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_ FPRE=MPM2_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x0000180A
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A0A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(10,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_RGn_SCR(n):(0)-(10) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_RGn_MCR(n):(0)-(10) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MPM2_MPM.TSENS (level 2)
----------------------------------------------------------------------------------------
tsens MODULE OFFSET=MPM2_MPM+0x00008000 MAX=MPM2_MPM+0x00008FFF APRE=MPM2_ SPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_ FPRE=MPM2_

TSENS_HW_VER ADDRESS 0x0000 R
TSENS_HW_VER RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

TSENS_CTRL ADDRESS 0x0004 RW
TSENS_CTRL RESET_VALUE 0x00000000
	TSENS_CLAMP BIT[28]
		UNCLAMPED VALUE 0x0
		CLAMPED VALUE 0x1
	TSENS_BYPASS_EN BIT[27]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	MEASURE_PERIOD BIT[26:19]
	SENSOR15_EN BIT[18]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR14_EN BIT[17]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR13_EN BIT[16]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR12_EN BIT[15]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR11_EN BIT[14]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR10_EN BIT[13]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR9_EN BIT[12]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR8_EN BIT[11]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR7_EN BIT[10]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR6_EN BIT[9]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR5_EN BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR4_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR3_EN BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR2_EN BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR1_EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SENSOR0_EN BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_ADC_CLK_SEL BIT[2]
		INTERNAL_OSCILLATOR VALUE 0x0
		EXTERNAL_CLOCK_SOURCE VALUE 0x1
	TSENS_SW_RST BIT[1]
		RESET_DEASSERTED VALUE 0x0
		RESET_ASSERTED VALUE 0x1
	TSENS_EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TSENS_TEST_CTRL ADDRESS 0x0008 RW
TSENS_TEST_CTRL RESET_VALUE 0x00000000
	TSENS_TEST_SEL BIT[4:1]
		SENSOR_0 VALUE 0x0
		SENSOR_1 VALUE 0x1
		SENSOR_2 VALUE 0x2
		SENSOR_3 VALUE 0x3
		SENSOR_4 VALUE 0x4
		SENSOR_5 VALUE 0x5
		SENSOR_6 VALUE 0x6
		SENSOR_7 VALUE 0x7
		SENSOR_8 VALUE 0x8
		SENSOR_9 VALUE 0x9
		SENSOR_10 VALUE 0xA
		SENSOR_11 VALUE 0xB
		SENSOR_12 VALUE 0xC
		SENSOR_13 VALUE 0xD
		SENSOR_14 VALUE 0xE
		SENSOR_15 VALUE 0xF
	TSENS_TEST_EN BIT[0]
		TEST_DISABLED VALUE 0x0
		TEST_ENABLED VALUE 0x1

TSENS_Sn_MIN_MAX_STATUS_CTRL(n):(0)-(15) ARRAY 0x0000000C+0x4*n
TSENS_S0_MIN_MAX_STATUS_CTRL ADDRESS 0x000C RW
TSENS_S0_MIN_MAX_STATUS_CTRL RESET_VALUE 0x003FFC00
	MAX_STATUS_MASK BIT[21]
		NORMAL_OPERATION VALUE 0x0
		MASK_OFF_MAX_STATUS VALUE 0x1
	MIN_STATUS_MASK BIT[20]
		NORMAL_OPERATION VALUE 0x0
		MASK_OFF_MIN_STATUS VALUE 0x1
	MAX_THRESHOLD BIT[19:10]
	MIN_THRESHOLD BIT[9:0]

TSENS_GLOBAL_CONFIG ADDRESS 0x004C RW
TSENS_GLOBAL_CONFIG RESET_VALUE 0x00020013
	TSENS_REMOTE_DISABLE_PTAT_OPAMP_CHOPPING BIT[28]
	TSENS_REMOTE_VBE BIT[27]
		VBE_MISSION_HIGH VALUE 0x0
		VBE_TEST_LOW VALUE 0x1
	TSENS_REMOTE_CHOPPING_FREQ BIT[26:25]
	TSENS_REMOTE_DEM_FREQ BIT[24:23]
	TSENS_CTRL_TEST_MODE_VBE_SEL BIT[22]
	TSENS_CTRL_EXTRA_TEST_CTRL BIT[21:19]
	TSENS_CTRL_VDD_R_EN BIT[18]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_TURBO_MODE_EN BIT[17]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_QUANTIZER_OUT_EN BIT[16]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_CLK_DEM3_EN BIT[15]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_CLK_DEM2_EN BIT[14]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_CLK_DEM1_EN BIT[13]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_DEM_SEL BIT[12:11]
	TSENS_CTRL_GAIN_CAL_EN BIT[10]
	TSENS_CTRL_CHOP_SEL BIT[9:8]
	TSENS_CTRL_OSC_CLK_DEBUG_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_CTAT_CHOPPING_EN BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CTRL_PTAT_CHOPPING_EN BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TSENS_CFG_OSC_FREQ BIT[4:3]
	TSENS_CFG_IIN_SLOPE BIT[2:0]

TSENS_SENSOR_CONFIG ADDRESS 0x0050 RW
TSENS_SENSOR_CONFIG RESET_VALUE 0x000001BA
	TSENS_CFG_IREF_GAIN BIT[9:7]
	TSENS_CTRL_CTAT_WEIGHT BIT[6:3]
	TSENS_CTRL_IREF_SUBTRACTION_WEIGHT BIT[2:0]

TSENS_CONFIG_REMOTE_IN ADDRESS 0x0054 RW
TSENS_CONFIG_REMOTE_IN RESET_VALUE 0x00000000
	TSENSE_CONFIG_REMOTE_IN BIT[8:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MPM2_MPM.TSENS_TM (level 2)
----------------------------------------------------------------------------------------
tsens_tm MODULE OFFSET=MPM2_MPM+0x00009000 MAX=MPM2_MPM+0x00009FFF APRE=MPM2_ SPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_ FPRE=MPM2_

TSENS_UPPER_LOWER_INTERRUPT_CTRL ADDRESS 0x0000 RW
TSENS_UPPER_LOWER_INTERRUPT_CTRL RESET_VALUE 0x00000000
	INTERRUPT_EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TSENS_Sn_UPPER_LOWER_STATUS_CTRL(n):(0)-(15) ARRAY 0x00000004+0x4*n
TSENS_S0_UPPER_LOWER_STATUS_CTRL ADDRESS 0x0004 RW
TSENS_S0_UPPER_LOWER_STATUS_CTRL RESET_VALUE 0x003FFC00
	UPPER_STATUS_CLR BIT[21]
		NORMAL_OPERATION VALUE 0x0
		CLEAR_UPPER_STATUS VALUE 0x1
	LOWER_STATUS_CLR BIT[20]
		NORMAL_OPERATION VALUE 0x0
		CLEAR_LOWER_STATUS VALUE 0x1
	UPPER_THRESHOLD BIT[19:10]
	LOWER_THRESHOLD BIT[9:0]

TSENS_Sn_STATUS(n):(0)-(15) ARRAY 0x00000044+0x4*n
TSENS_S0_STATUS ADDRESS 0x0044 R
TSENS_S0_STATUS RESET_VALUE 0x00000000
	VALID BIT[14]
	MAX_STATUS BIT[13]
		MAX_THRESHOLD_NOT_VIOLATED VALUE 0x0
		MAX_THRESHOLD_VIOLATED VALUE 0x1
	UPPER_STATUS BIT[12]
		UPPER_THRESHOLD_NOT_VIOLATED VALUE 0x0
		UPPER_THRESHOLD_VIOLATED VALUE 0x1
	LOWER_STATUS BIT[11]
		LOWER_THRESHOLD_NOT_VIOLATED VALUE 0x0
		LOWER_THRESHOLD_VIOLATED VALUE 0x1
	MIN_STATUS BIT[10]
		MIN_THRESHOLD_NOT_VIOLATED VALUE 0x0
		MIN_THRESHOLD_VIOLATED VALUE 0x1
	LAST_TEMP BIT[9:0]

TSENS_TRDY ADDRESS 0x0084 R
TSENS_TRDY RESET_VALUE 0x00000006
	OSC_CLK_OFF BIT[2]
		CLK_IS_ON VALUE 0x0
		CLK_IS_OFF VALUE 0x1
	SLP_CLK_OFF BIT[1]
		CLK_IS_ON VALUE 0x0
		CLK_IS_OFF VALUE 0x1
	TRDY BIT[0]
		TEMPERATURE_MEASUREMENT_IN_PROGRESS VALUE 0x0
		TEMPERATURE_READING_IS_READY VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MPM2_MPM.WDOG (level 2)
----------------------------------------------------------------------------------------
wdog MODULE OFFSET=MPM2_MPM+0x0000A000 MAX=MPM2_MPM+0x0000A01F APRE=MPM2_ SPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_ FPRE=MPM2_

WDOG_RESET_REG ADDRESS 0x0000 W
WDOG_RESET_REG RESET_VALUE 0x00000000
	WDOG_RESET BIT[0]

WDOG_CTL_REG ADDRESS 0x0004 RW
WDOG_CTL_REG RESET_VALUE 0x00000004
	WDOG_CLK_EN BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CHIP_AUTOPET_EN BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HW_SLEEP_WAKEUP_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	WDOG_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

WDOG_STATUS_REG ADDRESS 0x0008 R
WDOG_STATUS_REG RESET_VALUE 0x00000000
	WDOG_CNT BIT[19:0]

WDOG_BARK_VAL_REG ADDRESS 0x000C RW
WDOG_BARK_VAL_REG RESET_VALUE 0x8007FFFF
	SYNC_STATUS BIT[31]
	WDOG_BARK_VAL BIT[19:0]

WDOG_BITE_VAL_REG ADDRESS 0x0010 RW
WDOG_BITE_VAL_REG RESET_VALUE 0x800FFFFF
	SYNC_STATUS BIT[31]
	WDOG_BITE_VAL BIT[19:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MPM2_MPM.PSHOLD (level 2)
----------------------------------------------------------------------------------------
pshold MODULE OFFSET=MPM2_MPM+0x0000B000 MAX=MPM2_MPM+0x0000BFFF APRE=MPM2_ SPRE=MPM2_ BPRE=MPM2_ ABPRE=MPM2_ FPRE=MPM2_

MPM_PS_HOLD ADDRESS 0x0000 RW
MPM_PS_HOLD RESET_VALUE 0x00000000
	PSHOLD BIT[0]

MPM_DDR_PHY_FREEZEIO_EBI1 ADDRESS 0x0004 RW
MPM_DDR_PHY_FREEZEIO_EBI1 RESET_VALUE 0x00000000
	DDR_PHY_FREEZEIO_EBI1 BIT[0]

MPM_WCSSAON_CONFIG ADDRESS 0x0008 RW
MPM_WCSSAON_CONFIG RESET_VALUE 0x00000000
	MPM_WCSSAON_DISCONN_CLR BIT[21]
	MPM_WCSSAON_RCG_CLKGATE_DISABLE BIT[20]
	MPM_WCSSAON_FORCE_XO_EN BIT[19]
	MPM_WCSSAON_TESTBUS_SEL BIT[18:15]
	MPM_WCSSAON_FORCE_ACTIVE BIT[14]
	MPM_WCSSAON_CLAMP_MEM_DISABLE BIT[13]
	MPM_WCSSAON_FORCE_RETENTION BIT[12]
	MPM_WCSSAON_XO_EN_OVRD_VAL BIT[11]
	MPM_WCSSAON_XO_EN_OVRD BIT[10]
	MPM_WCSSAON_CLK_EN_OVRD_VAL BIT[9]
	MPM_WCSSAON_CLK_EN_OVRD BIT[8]
	MPM_WCSSAON_MSM_CLAMP_EN_OVRD_VAL BIT[7]
	MPM_WCSSAON_MSM_CLAMP_EN_OVRD BIT[6]
	MPM_WCSSAON_CLAMP_EN_OVRD_VAL BIT[5]
	MPM_WCSSAON_CLAMP_EN_OVRD BIT[4]
	MPM_WCSSAON_PWR_EN_OVRD_VAL BIT[3]
	MPM_WCSSAON_PWR_EN_OVRD BIT[2]
	MPM_WCSSAON_WLAN_DISABLE BIT[1]
	MPM_WCSSAON_ARES_N BIT[0]

MPM_WCSSAON_STATUS ADDRESS 0x000C R
MPM_WCSSAON_STATUS RESET_VALUE 0x00000000
	WCSSAON_STATUS BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.MODEM_TOP (level 1)
----------------------------------------------------------------------------------------
MODEM_TOP BASE 0x64000000 SIZE=0x02000000 modem_topaddr 32:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MPSS_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

mpss_top MODULE OFFSET=MODEM_TOP+0x00180000 MAX=MODEM_TOP+0x0037FFFF APRE= SPRE= BPRE= ABPRE= FPRE=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MPSS_RMB (level 3)
----------------------------------------------------------------------------------------
mpss_rmb MODULE OFFSET=MODEM_TOP+0x00180000 MAX=MODEM_TOP+0x0018FFFF APRE= SPRE= BPRE= ABPRE= FPRE=

MSS_RELAY_MSG_BUFFER_00 ADDRESS 0x0000 RW
MSS_RELAY_MSG_BUFFER_00 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_00 BIT[31:0]

MSS_RELAY_MSG_BUFFER_01 ADDRESS 0x0004 RW
MSS_RELAY_MSG_BUFFER_01 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_01 BIT[31:0]

MSS_RELAY_MSG_BUFFER_02 ADDRESS 0x0008 RW
MSS_RELAY_MSG_BUFFER_02 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_02 BIT[31:0]

MSS_RELAY_MSG_BUFFER_03 ADDRESS 0x000C RW
MSS_RELAY_MSG_BUFFER_03 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_03 BIT[31:0]

MSS_RELAY_MSG_BUFFER_04 ADDRESS 0x0010 RW
MSS_RELAY_MSG_BUFFER_04 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_04 BIT[31:0]

MSS_RELAY_MSG_BUFFER_05 ADDRESS 0x0014 RW
MSS_RELAY_MSG_BUFFER_05 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_05 BIT[31:0]

MSS_RELAY_MSG_BUFFER_06 ADDRESS 0x0018 RW
MSS_RELAY_MSG_BUFFER_06 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_06 BIT[31:0]

MSS_RELAY_MSG_BUFFER_07 ADDRESS 0x001C RW
MSS_RELAY_MSG_BUFFER_07 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_07 BIT[31:0]

MSS_RELAY_MSG_BUFFER_08 ADDRESS 0x0020 RW
MSS_RELAY_MSG_BUFFER_08 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_08 BIT[31:0]

MSS_RELAY_MSG_BUFFER_09 ADDRESS 0x0024 RW
MSS_RELAY_MSG_BUFFER_09 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_09 BIT[31:0]

MSS_RELAY_MSG_BUFFER_10 ADDRESS 0x0028 RW
MSS_RELAY_MSG_BUFFER_10 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_10 BIT[31:0]

MSS_RELAY_MSG_BUFFER_11 ADDRESS 0x002C RW
MSS_RELAY_MSG_BUFFER_11 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_11 BIT[31:0]

MSS_RELAY_MSG_BUFFER_12 ADDRESS 0x0030 RW
MSS_RELAY_MSG_BUFFER_12 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_12 BIT[31:0]

MSS_RELAY_MSG_BUFFER_13 ADDRESS 0x0034 RW
MSS_RELAY_MSG_BUFFER_13 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_13 BIT[31:0]

MSS_RELAY_MSG_BUFFER_14 ADDRESS 0x0038 RW
MSS_RELAY_MSG_BUFFER_14 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_14 BIT[31:0]

MSS_RELAY_MSG_BUFFER_15 ADDRESS 0x003C RW
MSS_RELAY_MSG_BUFFER_15 RESET_VALUE 0x00000000
	MSS_RELAY_MSG_BUFFER_15 BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MPSS_PERPH (level 3)
----------------------------------------------------------------------------------------
mpss_perph MODULE OFFSET=MODEM_TOP+0x001A8000 MAX=MODEM_TOP+0x001AA11F APRE= SPRE= BPRE= ABPRE= FPRE=

MSS_AHB_ACCESS_ERR_IRQ_EN ADDRESS 0x0000 RW
MSS_AHB_ACCESS_ERR_IRQ_EN RESET_VALUE 0x00000001
	EN BIT[0]
		DO_NOT_GENERATE_AN_INTERRUPT VALUE 0x0
		GENERATE_AN_INTERRUPT VALUE 0x1

MSS_AHB_ACCESS_ERR_IRQ_STATUS ADDRESS 0x0004 R
MSS_AHB_ACCESS_ERR_IRQ_STATUS RESET_VALUE 0x00000000
	STATUS BIT[0]

MSS_AHB_ACCESS_ERR_IRQ_CLR ADDRESS 0x0008 C
MSS_AHB_ACCESS_ERR_IRQ_CLR RESET_VALUE 0x00000000
	CMD BIT[0]

MSS_MSA_CRYPTO ADDRESS 0x000C RW
MSS_MSA_CRYPTO RESET_VALUE 0x0000000F
	MSA_CRYPTO BIT[3:0]

MSS_MSA ADDRESS 0x0010 RW
MSS_MSA RESET_VALUE 0x00000004
	CONFIG_UNLOCK2 BIT[3]
		CNOC_NON_MSA_MASTERS_CANNOT_ACCESS_PARTITION3_OF_MSS_ADDRESS_SPACE VALUE 0x0
		CNOC_NON_MSA_MASTERS_CAN_ACCESS_PARTITION3_OF_MSS_ADDRESS_SPACE VALUE 0x1
	FORCE_Q6_MSA BIT[2]
		FORCE_Q6_MSA_NO VALUE 0x0
		FORCE_Q6_MSA_YES VALUE 0x1
	MBA_OK BIT[1]
		MBA_OK_NO VALUE 0x0
		MBA_OK_YES VALUE 0x1
	CONFIG_LOCK BIT[0]
		CONFIG_NOT_LOCK VALUE 0x0
		CONFIG_LOCK VALUE 0x1

MSS_CLOCK_SPDM_MON ADDRESS 0x0014 RW
MSS_CLOCK_SPDM_MON RESET_VALUE 0x00000000
	BUS_MON_CLKEN BIT[0]

MSS_DEBUG_CLOCK_CTL ADDRESS 0x0018 RW
MSS_DEBUG_CLOCK_CTL RESET_VALUE 0x00000000
	PLL_RESET_SEL BIT[31:29]
	PLL_BYPASS_SEL BIT[28:26]
	PLLOUT_LV_TEST_SEL BIT[25:23]
	MODEM_MUX_SEL BIT[9:6]
	DBG_LEVEL6_MUX_SEL BIT[5]
	DBG_LEVEL5_MUX_SEL BIT[4]
	DBG_LEVEL4_MUX_SEL BIT[3]
	DBG_LEVEL3_MUX_SEL BIT[2]
	DBG_LEVEL2_MUX_SEL BIT[1]
	DBG_LEVEL1_MUX_SEL BIT[0]

MSS_DEBUG_CTL ADDRESS 0x001C RW
MSS_DEBUG_CTL RESET_VALUE 0x00000007
	DAC_DISABLE_ON_Q6_DBG BIT[2]
	GRFC_DISABLE_Q6_DBG BIT[1]
	GRFC_DISABLE_Q6_WDOG BIT[0]

MSS_DBG_BUS_CTL ADDRESS 0x0020 RW
MSS_DBG_BUS_CTL RESET_VALUE 0x00000000
	FABRIC_BRIDGES_SEL BIT[18:16]
	AXI2AXI_DMA_SEL BIT[15:13]
	AHB2AXI_NAV_SEL BIT[12:10]
	AHB2AHB_1X1_CNOC_SEL BIT[9:8]
	MODEM_DBG_BUS_SEL BIT[7:4]
		DEFAULT_MODEM_DEBUG_BUS_TO_ALL_ZERO VALUE 0x0
		MPSS_DEBUG_BUS VALUE 0x1
		AXI2AXI_DMA_DEBUG_BUS VALUE 0x2
		AHB2AXI_NAV_DEBUG_BUS VALUE 0x3
		NAV_DEBUG_BUS VALUE 0x4
		Q6_DEBUG_BUS VALUE 0x5
		DTR1_PLL_STATUS VALUE 0x6
		DTR2_PLL_STATUS VALUE 0x7
		FABRIC_AXI_SPLIT_DEBUG_BUS VALUE 0x8
		FABRIC_AXI2AHB_DEBUG_BUS VALUE 0x9
		FABRIC_AHB2AHB_DEBUG_BUS VALUE 0xA
	MPSS_DBG_BUS_SEL BIT[3:0]
		DEFAULT_MPSS_DEBUG_BUS_TO_ALL_ZERO VALUE 0x0
		AHB2AHB_1X2_RFC_DEBUG_BUS VALUE 0x1
		AHB2AHB_1X1_CNOC_DEBUG_BUS VALUE 0x2
		CRYPTO_DEBUG_BUS VALUE 0x3
		UART0_DEBUG_BUS VALUE 0x4
		UART1_DEBUG_BUS VALUE 0x5
		UART2_DEBUG_BUS VALUE 0x6
		UART3_DEBUG_BUS VALUE 0x7
		COXM_UART_DEBUG_BUS VALUE 0x8
		MODEM_OFFLINE_PLL_STATUS VALUE 0x9

MSS_NAV_AXI_HALTREQ ADDRESS 0x0024 RW
MSS_NAV_AXI_HALTREQ RESET_VALUE 0x00000004
	IDLE BIT[2]
		INDICATES_NAV_AXI_INTERFACE_IN_NOT_IDLE VALUE 0x0
	HALTACK BIT[1]
	HALTREQ BIT[0]
		DISABLE_HALTREQ_TO_NAV_AXI_INTERFACE VALUE 0x0
		ENABLE_HALTREQ_TO_NAV_AXI_INTERFACE VALUE 0x1

MSS_BIMC_DANGER ADDRESS 0x0028 RW
MSS_BIMC_DANGER RESET_VALUE 0x00000004
	MSS_SAVE BIT[2]
	MSS_DANGER BIT[1:0]

MSS_HW_VERSION ADDRESS 0x002C R
MSS_HW_VERSION RESET_VALUE 0x20000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

MSS_RELAY_MSG_SHADOW0 ADDRESS 0x0400 RW
MSS_RELAY_MSG_SHADOW0 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW0 BIT[31:0]

MSS_RELAY_MSG_SHADOW1 ADDRESS 0x0404 RW
MSS_RELAY_MSG_SHADOW1 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW1 BIT[31:0]

MSS_RELAY_MSG_SHADOW2 ADDRESS 0x0408 RW
MSS_RELAY_MSG_SHADOW2 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW2 BIT[31:0]

MSS_RELAY_MSG_SHADOW3 ADDRESS 0x040C RW
MSS_RELAY_MSG_SHADOW3 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW3 BIT[31:0]

MSS_RELAY_MSG_SHADOW4 ADDRESS 0x0410 RW
MSS_RELAY_MSG_SHADOW4 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW4 BIT[31:0]

MSS_RELAY_MSG_SHADOW5 ADDRESS 0x0414 RW
MSS_RELAY_MSG_SHADOW5 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW5 BIT[31:0]

MSS_RELAY_MSG_SHADOW6 ADDRESS 0x0418 RW
MSS_RELAY_MSG_SHADOW6 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW6 BIT[31:0]

MSS_RELAY_MSG_SHADOW7 ADDRESS 0x041C RW
MSS_RELAY_MSG_SHADOW7 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW7 BIT[31:0]

MSS_RELAY_MSG_SHADOW8 ADDRESS 0x0420 RW
MSS_RELAY_MSG_SHADOW8 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW8 BIT[31:0]

MSS_RELAY_MSG_SHADOW9 ADDRESS 0x0424 RW
MSS_RELAY_MSG_SHADOW9 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW9 BIT[31:0]

MSS_RELAY_MSG_SHADOW10 ADDRESS 0x0428 RW
MSS_RELAY_MSG_SHADOW10 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW10 BIT[31:0]

MSS_RELAY_MSG_SHADOW11 ADDRESS 0x042C RW
MSS_RELAY_MSG_SHADOW11 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW11 BIT[31:0]

MSS_RELAY_MSG_SHADOW12 ADDRESS 0x0430 RW
MSS_RELAY_MSG_SHADOW12 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW12 BIT[31:0]

MSS_RELAY_MSG_SHADOW13 ADDRESS 0x0434 RW
MSS_RELAY_MSG_SHADOW13 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW13 BIT[31:0]

MSS_RELAY_MSG_SHADOW14 ADDRESS 0x0438 RW
MSS_RELAY_MSG_SHADOW14 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW14 BIT[31:0]

MSS_RELAY_MSG_SHADOW15 ADDRESS 0x043C RW
MSS_RELAY_MSG_SHADOW15 RESET_VALUE 0x00000000
	RELAY_MSG_SHADOW15 BIT[31:0]

MSS_OFFLINE_PLL_MODE ADDRESS 0x1000 RW
MSS_OFFLINE_PLL_MODE RESET_VALUE 0x00000000
	PLL_LOCK_DET BIT[31]
	RESERVE_BIT30 BIT[30]
	PLL_ACK_LATCH BIT[29]
	RESERVE_BIT28_24 BIT[28:24]
	PLL_HW_UPDATE_LOGIC_BYPASS BIT[23]
	PLL_UPDATE BIT[22]
	RESERVE_BIT21_4 BIT[21:4]
	PLL_PLLTEST BIT[3]
	PLL_RESET_N BIT[2]
	PLL_BYPASSNL BIT[1]
	PLL_OUTCTRL BIT[0]

MSS_OFFLINE_PLL_L_VAL ADDRESS 0x1004 RW
MSS_OFFLINE_PLL_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[15:0]

MSS_OFFLINE_PLL_ALPHA_VAL ADDRESS 0x1008 RW
MSS_OFFLINE_PLL_ALPHA_VAL RESET_VALUE 0x00000000
	PLL_ALPHA_31_0 BIT[31:0]

MSS_OFFLINE_PLL_ALPHA_VAL_U ADDRESS 0x100C RW
MSS_OFFLINE_PLL_ALPHA_VAL_U RESET_VALUE 0x00000000
	PLL_ALPHA_39_32 BIT[7:0]

MSS_OFFLINE_PLL_USER_CTL ADDRESS 0x1010 RW
MSS_OFFLINE_PLL_USER_CTL RESET_VALUE 0x00000001
	RESERVE_BIT31_28 BIT[31:28]
	SSC_MODE_CONTROL BIT[27]
	RESERVE_BITS26_25 BIT[26:25]
	ALPHA_EN BIT[24]
	RESERVE_BITS23_22 BIT[23:22]
	VCO_SEL BIT[21:20]
	RESERVE_BITS19_15 BIT[19:15]
	PRE_DIV_RATIO BIT[14:12]
	POST_DIV_RATIO BIT[11:8]
	OUTPUT_INV BIT[7]
	RESERVE_BITS6_5 BIT[6:5]
	PLLOUT_LV_TEST BIT[4]
	PLLOUT_LV_EARLY BIT[3]
	PLLOUT_LV_AUX2 BIT[2]
	PLLOUT_LV_AUX BIT[1]
	PLLOUT_LV_MAIN BIT[0]

MSS_OFFLINE_PLL_USER_CTL_U ADDRESS 0x1014 RW
MSS_OFFLINE_PLL_USER_CTL_U RESET_VALUE 0x00000004
	RESERVE_BITS31_12 BIT[31:12]
	LATCH_INTERFACE BIT[11]
	STATUS_REGISTER BIT[10:8]
	DSM BIT[7]
	WRITE_STATE BIT[6]
	TARGET_CTL BIT[5:3]
	LOCKDET BIT[2]
	FREEZE_PLL BIT[1]
	TOGGLE_DET BIT[0]

MSS_OFFLINE_PLL_CONFIG_CTL ADDRESS 0x1018 RW
MSS_OFFLINE_PLL_CONFIG_CTL RESET_VALUE 0x4001051B
	SINGLE_DMET_MODE_ENABLE BIT[31]
	DMET_WINDOW_ENABLE BIT[30]
	TOGGLE_DET_SAMPLE_INTER BIT[29:26]
	TOGGLE_DET_THRESHOLD BIT[25:23]
	TOGGLE_DET_SAMPLE BIT[22:20]
	LOCK_DET_THRESHOLD BIT[19:12]
	LOCK_DET_SAMPLE_SIZE BIT[11:8]
	RESERVE_BITS7_6 BIT[7:6]
	REF_CYCLE BIT[5:4]
	KFN BIT[3:0]

MSS_OFFLINE_PLL_TEST_CTL ADDRESS 0x101C RW
MSS_OFFLINE_PLL_TEST_CTL RESET_VALUE 0x00000000
	BIAS_GEN_TRIM BIT[31:29]
	PROCESS_CALB BIT[28:26]
	OVERRIDE_PROCESS_CALB BIT[25]
	FINE_FCW BIT[24:20]
	OVERRIDE_FINE_FCW BIT[19]
	COARSE_FCW BIT[18:13]
	OVERRIDE_COARSE BIT[12]
	DISABLE_LFSR BIT[11]
	DTEST_SEL BIT[10:8]
	DTEST_EN BIT[7]
	BYP_TESTAMP BIT[6]
	ATEST1_SEL BIT[5:4]
	ATEST0_SEL BIT[3:2]
	ATEST1_EN BIT[1]
	ATEST0_EN BIT[0]

MSS_OFFLINE_PLL_TEST_CTL_U ADDRESS 0x1020 RW
MSS_OFFLINE_PLL_TEST_CTL_U RESET_VALUE 0x00000000
	RESERVE_BIT31_22 BIT[31:22]
	GLITCH_DET_CNT BIT[21:20]
		ENUM_4 VALUE 0x0
		ENUM_16 VALUE 0x1
		ENUM_32 VALUE 0x2
		ENUM_128 VALUE 0x3
	DISABLE_GLITCH_DET BIT[19]
		GLITCH_DETECTOR_IS_ON VALUE 0x0
		GLTICH_DETECTOR_IS_OFF VALUE 0x1
	DTEST_MODE_SEL_EXT BIT[18:17]
	DITHER_SEL BIT[16:15]
		BIT24 VALUE 0x0
		BIT16 VALUE 0x1
		BIT8 VALUE 0x2
		BIT0 VALUE 0x3
	PROCESS_CALB_SEL BIT[14]
		ENUM_3BIT_CALIBRATION VALUE 0x0
		ENUM_2BIT_CALIBRATION VALUE 0x1
	OVERRIDE_FINE_FCW_MSB BIT[13]
	DTEST_MODE_SEL BIT[12:11]
	NMO_OSC_SEL BIT[10:9]
		OFF VALUE 0x0
		ENUM_350_MHZ VALUE 0x1
		ENUM_700_MHZ VALUE 0x2
		ENUM_1400_MHZ VALUE 0x3
	NOISE_MAG BIT[7:5]
		OFF VALUE 0x0
		ENUM_34MV_RMS VALUE 0x1
		ENUM_61MV_RMS VALUE 0x3
		ENUM_72MV_RMS VALUE 0x7
	NOISE_GEN BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	OSC_BIAS_GND BIT[3]
		NOT_GROUNDED VALUE 0x0
		GROUNDED VALUE 0x1
	PLL_TEST_OUT_SEL BIT[2:1]
		NMO_OUTPUT VALUE 0x0
		UNASSIGNEDZ VALUE 0x1
		UNASSIGNED VALUE 0x2
		PLL_OUTPUT_SAME_AS_PLL_LV_MAIN VALUE 0x3
	CAL_CODE_UPDATE BIT[0]
		CALIBRATION_CODE_CAN_BE_CHANGED VALUE 0x0
		CALIBRATION_CODE_CANNOT_BE_CHANGED VALUE 0x1

MSS_OFFLINE_PLL_STATUS ADDRESS 0x1024 R
MSS_OFFLINE_PLL_STATUS RESET_VALUE 0x00000000
	STATUS_31_0 BIT[31:0]

MSS_OFFLINE_PLL_FREQ_CTL ADDRESS 0x1028 RW
MSS_OFFLINE_PLL_FREQ_CTL RESET_VALUE 0x00000000
	PLL_FREQ_CONTROL_WORD BIT[31:0]

MSS_CLAMP_MEM ADDRESS 0x102C RW
MSS_CLAMP_MEM RESET_VALUE 0x00000000
	UNCLAMP_ALL BIT[3]
		CLAMP_ALL VALUE 0x0
		UNCLAMP_ALL VALUE 0x1
	SPARE_2_TO_1 BIT[2:1]
	CLAMP_MEM BIT[0]
		OFF VALUE 0x0
		ON VALUE 0x1

MSS_CLAMP_IO ADDRESS 0x1030 RW
MSS_CLAMP_IO RESET_VALUE 0x00000000
	UNCLAMP_ALL BIT[3]
		CLAMP_ALL VALUE 0x0
		UNCLAMP_ALL VALUE 0x1
	SPARE_2_TO_1 BIT[2:1]
	MODEM BIT[0]
		OFF VALUE 0x0
		ON VALUE 0x1

MSS_OFFLINE_MEM_SLP_CNTL ADDRESS 0x1034 RW
MSS_OFFLINE_MEM_SLP_CNTL RESET_VALUE 0x00000000
	CLUSTER_D_SLP_NRET_N BIT[31:30]
	CLUSTER_D_SLP_RET_N BIT[29]
	CLUSTER_C_SLP_NRET_N BIT[28:27]
	CLUSTER_C_SLP_RET_N BIT[26]
	CLUSTER_B0_SLP_NRET_N BIT[25:24]
	CLUSTER_B0_SLP_RET_N BIT[23]
	CLUSTER_A_SLP_NRET_N BIT[22:21]
	CLUSTER_A_SLP_RET_N BIT[20]
	SLICE_D_DMEM_NRET_N BIT[19:18]
	SLICE_D_DMEM_RET_N BIT[17:16]
	SLICE_C_DMEM_NRET_N BIT[15:14]
	SLICE_C_DMEM_RET_N BIT[13:12]
	SLICE_B0_DMEM_NRET_N BIT[11:10]
	SLICE_B0_DMEM_RET_N BIT[9:8]
	SLICE_A_DMEM_NRET_N BIT[7:5]
	SLICE_A_DMEM_RET_N BIT[4:2]
	DB_CTL_PDMEM_SLP_NRET_N BIT[1]
	DB_CTL_PDMEM_SLP_RET_N BIT[0]

MSS_OFFLINE_MEM_SLP_CNTL2 ADDRESS 0x1038 RW
MSS_OFFLINE_MEM_SLP_CNTL2 RESET_VALUE 0x00000000
	SPARE_31_12 BIT[31:12]
	PMEM_SLP_NRET_N BIT[11:8]
	PMEM_SLP_RET_N BIT[7:4]
	COMMON_NRET_N BIT[3]
	COMMON_RET_N BIT[2]
	SPARE_1_0 BIT[1:0]

MSS_MODEM_BCR ADDRESS 0x103C RW
MSS_MODEM_BCR RESET_VALUE 0x80000001
	STATUS BIT[31]
	BLK_ARES BIT[0]

MSS_AXI_MNOC_CBCR ADDRESS 0x1040 RW
MSS_AXI_MNOC_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_XO_MDM_CBCR ADDRESS 0x1044 RW
MSS_XO_MDM_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_BUS_CFG_XO ADDRESS 0x1048 RW
MSS_BUS_CFG_XO RESET_VALUE 0x00000000
	DISABLE_SPM_XO_EN BIT[0]
		MSS_TOP_SIGNAL_Q6SS_SPM_MSS_XO_ENABLE_FUNCTIONS_AS_ITS_EXISTING_BEHAVIOR VALUE 0x0
		FORCING_Q6SS_SPM_XO_ENABLE_TO_LOW VALUE 0x1

MSS_FABRIC_AXI2AHB_IDLE ADDRESS 0x104C R
MSS_FABRIC_AXI2AHB_IDLE RESET_VALUE 0x00000001
	AHB_S_IDLE BIT[1]
	AXI_M_IDLE BIT[0]

MSS_OFFLINE_PLL_ODIV_MBIST_CTL ADDRESS 0x1050 RW
MSS_OFFLINE_PLL_ODIV_MBIST_CTL RESET_VALUE 0x00000000
	SPARE_31_11 BIT[31:11]
	DIVIDER_SEL BIT[10]
		OUTPUT_DIVIDER_IS_CONTROLLED_BY_CLK_PROC_AND_CLK_TDEC_ODIV_REGISTERS_IN_OFFLINE VALUE 0x0
		OUTPUT_DIVIDER_IS_CONTROLLED_FROM_MSS_OFFLINE_PLL_ODIV_MBIST_CTL_9_0 VALUE 0x1
	TDEC_ODIV_MBIST BIT[9:5]
	PROC_ODIV_MBIST BIT[4:0]

MSS_OFFLINE_CLK_CTL ADDRESS 0x1054 RW
MSS_OFFLINE_CLK_CTL RESET_VALUE 0x00000000
	CLK_TDEC_ENABLE BIT[1]
		STOP_CLOCK_CLEANLY_IN_LOW_STATE VALUE 0x0
		ENABLE_CLOCK VALUE 0x1
	CLK_PROC_MDM_ENABLE BIT[0]
		STOP_CLOCK_CLEANLY_IN_LOW_STATE VALUE 0x0
		ENABLE_CLOCK VALUE 0x1

MSS_BUS_CMD_RCGR ADDRESS 0x2000 RW
MSS_BUS_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	UPDATE BIT[0]

MSS_BUS_CFG_RCGR ADDRESS 0x2004 RW
MSS_BUS_CFG_RCGR RESET_VALUE 0x00000001
	SRC_SEL BIT[10:8]
	SRC_DIV BIT[4:0]

MSS_UIM_CMD_RCGR ADDRESS 0x2008 RW
MSS_UIM_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	ROOT_EN BIT[1]
	UPDATE BIT[0]

MSS_UIM_CFG_RCGR ADDRESS 0x200C RW
MSS_UIM_CFG_RCGR RESET_VALUE 0x00000001
	SRC_DIV BIT[4:0]

MSS_UIM0_MND_CMD_RCGR ADDRESS 0x2010 RW
MSS_UIM0_MND_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
		CLOCK_ON VALUE 0x0
		CLOCK_OFF VALUE 0x1
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]

MSS_UIM0_MND_CFG_RCGR ADDRESS 0x2014 RW
MSS_UIM0_MND_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3

MSS_UIM0_MND_M ADDRESS 0x2018 RW
MSS_UIM0_MND_M RESET_VALUE 0x00000000
	M BIT[15:0]

MSS_UIM0_MND_N ADDRESS 0x201C RW
MSS_UIM0_MND_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0]

MSS_UIM0_MND_D ADDRESS 0x2020 RW
MSS_UIM0_MND_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0]

MSS_CARD_SRC_UIM0_CBCR ADDRESS 0x2024 RW
MSS_CARD_SRC_UIM0_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_UART_BIT_UIM0_CBCR ADDRESS 0x2028 RW
MSS_UART_BIT_UIM0_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_BUS_UIM0_CBCR ADDRESS 0x202C RW
MSS_BUS_UIM0_CBCR RESET_VALUE 0x80000FF0
	CLKOFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
	FORCE_MEM_PERIPH_ON BIT[13]
	FORCE_MEM_PERIPH_OFF BIT[12]
	WAKEUP BIT[11:8]
	SLEEP BIT[7:4]
	CLKEN BIT[0]

MSS_UIM1_MND_CMD_RCGR ADDRESS 0x2030 RW
MSS_UIM1_MND_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
		CLOCK_ON VALUE 0x0
		CLOCK_OFF VALUE 0x1
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]

MSS_UIM1_MND_CFG_RCGR ADDRESS 0x2034 RW
MSS_UIM1_MND_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3

MSS_UIM1_MND_M ADDRESS 0x2038 RW
MSS_UIM1_MND_M RESET_VALUE 0x00000000
	M BIT[15:0]

MSS_UIM1_MND_N ADDRESS 0x203C RW
MSS_UIM1_MND_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0]

MSS_UIM1_MND_D ADDRESS 0x2040 RW
MSS_UIM1_MND_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0]

MSS_CARD_SRC_UIM1_CBCR ADDRESS 0x2044 RW
MSS_CARD_SRC_UIM1_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_UART_BIT_UIM1_CBCR ADDRESS 0x2048 RW
MSS_UART_BIT_UIM1_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_BUS_UIM1_CBCR ADDRESS 0x204C RW
MSS_BUS_UIM1_CBCR RESET_VALUE 0x80000FF0
	CLKOFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
	FORCE_MEM_PERIPH_ON BIT[13]
	FORCE_MEM_PERIPH_OFF BIT[12]
	WAKEUP BIT[11:8]
	SLEEP BIT[7:4]
	CLKEN BIT[0]

MSS_UIM2_MND_CMD_RCGR ADDRESS 0x2050 RW
MSS_UIM2_MND_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
		CLOCK_ON VALUE 0x0
		CLOCK_OFF VALUE 0x1
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]

MSS_UIM2_MND_CFG_RCGR ADDRESS 0x2054 RW
MSS_UIM2_MND_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3

MSS_UIM2_MND_M ADDRESS 0x2058 RW
MSS_UIM2_MND_M RESET_VALUE 0x00000000
	M BIT[15:0]

MSS_UIM2_MND_N ADDRESS 0x205C RW
MSS_UIM2_MND_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0]

MSS_UIM2_MND_D ADDRESS 0x2060 RW
MSS_UIM2_MND_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0]

MSS_CARD_SRC_UIM2_CBCR ADDRESS 0x2064 RW
MSS_CARD_SRC_UIM2_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_UART_BIT_UIM2_CBCR ADDRESS 0x2068 RW
MSS_UART_BIT_UIM2_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_BUS_UIM2_CBCR ADDRESS 0x206C RW
MSS_BUS_UIM2_CBCR RESET_VALUE 0x80000FF0
	CLKOFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
	FORCE_MEM_PERIPH_ON BIT[13]
	FORCE_MEM_PERIPH_OFF BIT[12]
	WAKEUP BIT[11:8]
	SLEEP BIT[7:4]
	CLKEN BIT[0]

MSS_UIM3_MND_CMD_RCGR ADDRESS 0x2070 RW
MSS_UIM3_MND_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
		CLOCK_ON VALUE 0x0
		CLOCK_OFF VALUE 0x1
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]

MSS_UIM3_MND_CFG_RCGR ADDRESS 0x2074 RW
MSS_UIM3_MND_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3

MSS_UIM3_MND_M ADDRESS 0x2078 RW
MSS_UIM3_MND_M RESET_VALUE 0x00000000
	M BIT[15:0]

MSS_UIM3_MND_N ADDRESS 0x207C RW
MSS_UIM3_MND_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0]

MSS_UIM3_MND_D ADDRESS 0x2080 RW
MSS_UIM3_MND_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0]

MSS_CARD_SRC_UIM3_CBCR ADDRESS 0x2084 RW
MSS_CARD_SRC_UIM3_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_UART_BIT_UIM3_CBCR ADDRESS 0x2088 RW
MSS_UART_BIT_UIM3_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_BUS_UIM3_CBCR ADDRESS 0x208C RW
MSS_BUS_UIM3_CBCR RESET_VALUE 0x80000FF0
	CLKOFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
	FORCE_MEM_PERIPH_ON BIT[13]
	FORCE_MEM_PERIPH_OFF BIT[12]
	WAKEUP BIT[11:8]
	SLEEP BIT[7:4]
	CLKEN BIT[0]

MSS_BUS_Q6SS_CBCR ADDRESS 0x2090 RW
MSS_BUS_Q6SS_CBCR RESET_VALUE 0x00000001
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_NAV_BCR ADDRESS 0x2094 RW
MSS_NAV_BCR RESET_VALUE 0x00000000
	STATUS BIT[31]
	BLK_ARES BIT[0]

MSS_BUS_NAV_CBCR ADDRESS 0x2098 RW
MSS_BUS_NAV_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_AXI_NAV_CBCR ADDRESS 0x209C RW
MSS_AXI_NAV_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_XO_NAV_CBCR ADDRESS 0x20A0 RW
MSS_XO_NAV_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_BUS_CRYPTO_CBCR ADDRESS 0x20A4 RW
MSS_BUS_CRYPTO_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_AXI_CRYPTO_CBCR ADDRESS 0x20A8 RW
MSS_AXI_CRYPTO_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_AXI_DMA_CBCR ADDRESS 0x20AC RW
MSS_AXI_DMA_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_BIT_COXM_MND_CMD_RCGR ADDRESS 0x20B0 RW
MSS_BIT_COXM_MND_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
		CLOCK_ON VALUE 0x0
		CLOCK_OFF VALUE 0x1
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]

MSS_BIT_COXM_MND_CFG_RCGR ADDRESS 0x20B4 RW
MSS_BIT_COXM_MND_CFG_RCGR RESET_VALUE 0x00000000
	MODE BIT[13:12]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	SRC_SEL BIT[10:8]
	SRC_DIV BIT[4:0]

MSS_BIT_COXM_MND_M ADDRESS 0x20B8 RW
MSS_BIT_COXM_MND_M RESET_VALUE 0x00000000
	M BIT[15:0]

MSS_BIT_COXM_MND_N ADDRESS 0x20BC RW
MSS_BIT_COXM_MND_N RESET_VALUE 0x00000000
	NOT_N_MINUS_M BIT[15:0]

MSS_BIT_COXM_MND_D ADDRESS 0x20C0 RW
MSS_BIT_COXM_MND_D RESET_VALUE 0x00000000
	NOT_2D BIT[15:0]

MSS_BUS_COXM_CBCR ADDRESS 0x20C4 RW
MSS_BUS_COXM_CBCR RESET_VALUE 0x80000FF0
	CLKOFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
	FORCE_MEM_PERIPH_ON BIT[13]
	FORCE_MEM_PERIPH_OFF BIT[12]
	WAKEUP BIT[11:8]
	SLEEP BIT[7:4]
	CLKEN BIT[0]

MSS_BIT_COXM_CBCR ADDRESS 0x20C8 RW
MSS_BIT_COXM_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_RBCPR_REF_CMD_RCGR ADDRESS 0x20CC RW
MSS_RBCPR_REF_CMD_RCGR RESET_VALUE 0x80000000
	ROOT_OFF BIT[31]
	ROOT_EN BIT[1]
	UPDATE BIT[0]

MSS_RBCPR_REF_CFG_RCGR ADDRESS 0x20D0 RW
MSS_RBCPR_REF_CFG_RCGR RESET_VALUE 0x00000001
	SRC_SEL BIT[10:8]
	SRC_DIV BIT[4:0]

MSS_BUS_RBCPR_CBCR ADDRESS 0x20D4 RW
MSS_BUS_RBCPR_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_RBCPR_REF_CBCR ADDRESS 0x20D8 RW
MSS_RBCPR_REF_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_BUS_MGPI_CBCR ADDRESS 0x20DC RW
MSS_BUS_MGPI_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_BUS_SLAVE_TIMEOUT_CBCR ADDRESS 0x20E0 RW
MSS_BUS_SLAVE_TIMEOUT_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_BUS_MVC_CBCR ADDRESS 0x20E4 RW
MSS_BUS_MVC_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_BUS_STMR_CBCR ADDRESS 0x20E8 RW
MSS_BUS_STMR_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_XO_CX_CBCR ADDRESS 0x20EC RW
MSS_XO_CX_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

MSS_BUS_RFC_CBCR ADDRESS 0x20F0 RW
MSS_BUS_RFC_CBCR RESET_VALUE 0x80000FF0
	CLKOFF BIT[31]
	FORCE_MEM_CORE_ON BIT[14]
	FORCE_MEM_PERIPH_ON BIT[13]
	FORCE_MEM_PERIPH_OFF BIT[12]
	WAKEUP BIT[11:8]
	SLEEP BIT[7:4]
	CLKEN BIT[0]

MSS_SW_FEATURE_FUSES ADDRESS 0x20F4 R
MSS_SW_FEATURE_FUSES RESET_VALUE 0xXXXXXXXX
	MSS_SW_FEATURE_FUSES_31_0 BIT[31:0]

MSS_SW_FEATURE_FUSES2 ADDRESS 0x20F8 R
MSS_SW_FEATURE_FUSES2 RESET_VALUE 0xXXXXXXXX
	MSS_SW_FEATURE_FUSES2_31_0 BIT[31:0]

MSS_RESERVE_01 ADDRESS 0x20FC RW
MSS_RESERVE_01 RESET_VALUE 0x00000000
	MSS_RESERVE_01 BIT[31:0]

MSS_RESERVE_02 ADDRESS 0x2100 RW
MSS_RESERVE_02 RESET_VALUE 0x00000000
	MSS_RESERVE_02 BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_UIM0_UART_DM (level 3)
----------------------------------------------------------------------------------------
mss_uim0_uart_dm MODULE OFFSET=MODEM_TOP+0x00190000 MAX=MODEM_TOP+0x001901FF APRE=MSS_UIM0_ SPRE=MSS_UIM0_ BPRE=MSS_UIM0_ ABPRE=MSS_UIM0_ FPRE=MSS_UIM0_

UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8]
	RX_RDY_CTL BIT[7]
	CTS_CTL BIT[6]
	AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10]
	RX_ERROR_CHAR_OFF BIT[9]
	RX_BREAK_ZERO_CHAR_OFF BIT[8]
	LOOPBACK BIT[7]
	ERROR_MODE BIT[6]
	BITS_PER_CHAR BIT[5:4]
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2]
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0]
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7]
	SAMPLE_DATA BIT[6]
	STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5]
	TX_SC_ENABLE BIT[4]
	RX_BAM_ENABLE BIT[3]
	TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4]
	TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14]
	TX_ASYNC_FIFO_STATE BIT[13:10]
	TX_BUFFER_STATE BIT[9:7]
	TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14]
	RX_ASYNC_FIFO_STATE BIT[13:10]
	RX_BUFFER_STATE BIT[9:7]
	RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0]
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17]
	UIM_RX_MODE BIT[16]
	SIM_STOP_BIT_LEN BIT[15:8]
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7]
	SIM_CLK_TD8_SEL BIT[6]
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3]
	SWAP_D BIT[2]
	INV_D BIT[1]
	SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4]
	UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x00000XXX
	TRANS_END_TRIGGER BIT[11:10]
	TRANS_ACTIVE BIT[9]
	RX_BREAK_START_LAST BIT[8]
	HUNT_CHAR BIT[7]
	RX_BREAK BIT[6]
	PAR_FRAME_ERR BIT[5]
	UART_OVERRUN BIT[4]
	TXEMT BIT[3]
	TXRDY BIT[2]
	RXFULL BIT[1]
	RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11]
	GENERAL_COMMAND BIT[10:8]
	CHANNEL_COMMAND_LSB BIT[7:4]
	UART_TX_DISABLE BIT[3]
	UART_TX_EN BIT[2]
	UART_RX_DISABLE BIT[1]
	UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[16:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4]
	IRDA_LOOPBACK BIT[3]
	INVERT_IRDA_TX BIT[2]
	INVERT_IRDA_RX BIT[1]
	IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23]
	UART_SIM_CLK_CGC_OPEN BIT[22]
	UART_RX_CLK_CGC_OPEN BIT[21]
	UART_TX_CLK_CGC_OPEN BIT[20]
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
	AHB_RX_CLK_CGC_OPEN BIT[10]
	AHB_TX_CLK_CGC_OPEN BIT[9]
	AHB_WR_CLK_CGC_OPEN BIT[8]
	RX_ENABLE_CGC_OPT BIT[5]
	TX_ENABLE_CGC_OPT BIT[4]
	AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	RX_DMRX_1BYTE_RES_EN BIT[5]
	RX_STALE_IRQ_DMRX_EQUAL BIT[4]
	RX_DMRX_LOW_EN BIT[2]
	STALE_IRQ_EMPTY BIT[1]
	TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2]
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
	RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28]
	RX_PACK_FSM BIT[26:24]
	RX_TRANS_FSM BIT[21:20]
	TX_TRANS_FSM BIT[18:16]
	RX_PRO_TRANS_END_FSM BIT[14:12]
	RX_PRO_ACTIVE_FSM BIT[10:8]
	TX_CON_TRANS_END_FSM BIT[6:4]
	RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040001
	HW_VERSION_MAJOR BIT[31:28]
	HW_VERSION_MINOR BIT[27:16]
	HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7]
	GENERIC_DM_IFC BIT[6]
	GENERIC_IRDA_IFC BIT[5]
	GENERIC_SIM_GLUE BIT[4]
	GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15]
	TESTBUS_EN BIT[14]
	SW_RESET BIT[13]
	MODE18 BIT[12]
	PMIC_ALARM_EN BIT[10]
	BATT_ALARM_TRIGGER_EN BIT[9]
	UIM_RMV_TRIGGER_EN BIT[8]
	UIM_CARD_EVENTS_ENABLE BIT[6]
	UIM_PRESENT_POLARITY BIT[5]
	EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1]
	INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2]
	UIM_DEACTIVATION_STATUS BIT[1]
	CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_UIM1_UART_DM (level 3)
----------------------------------------------------------------------------------------
mss_uim1_uart_dm MODULE OFFSET=MODEM_TOP+0x00194000 MAX=MODEM_TOP+0x001941FF APRE=MSS_UIM1_ SPRE=MSS_UIM1_ BPRE=MSS_UIM1_ ABPRE=MSS_UIM1_ FPRE=MSS_UIM1_

UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8]
	RX_RDY_CTL BIT[7]
	CTS_CTL BIT[6]
	AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10]
	RX_ERROR_CHAR_OFF BIT[9]
	RX_BREAK_ZERO_CHAR_OFF BIT[8]
	LOOPBACK BIT[7]
	ERROR_MODE BIT[6]
	BITS_PER_CHAR BIT[5:4]
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2]
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0]
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7]
	SAMPLE_DATA BIT[6]
	STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5]
	TX_SC_ENABLE BIT[4]
	RX_BAM_ENABLE BIT[3]
	TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4]
	TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14]
	TX_ASYNC_FIFO_STATE BIT[13:10]
	TX_BUFFER_STATE BIT[9:7]
	TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14]
	RX_ASYNC_FIFO_STATE BIT[13:10]
	RX_BUFFER_STATE BIT[9:7]
	RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0]
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17]
	UIM_RX_MODE BIT[16]
	SIM_STOP_BIT_LEN BIT[15:8]
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7]
	SIM_CLK_TD8_SEL BIT[6]
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3]
	SWAP_D BIT[2]
	INV_D BIT[1]
	SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4]
	UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x00000XXX
	TRANS_END_TRIGGER BIT[11:10]
	TRANS_ACTIVE BIT[9]
	RX_BREAK_START_LAST BIT[8]
	HUNT_CHAR BIT[7]
	RX_BREAK BIT[6]
	PAR_FRAME_ERR BIT[5]
	UART_OVERRUN BIT[4]
	TXEMT BIT[3]
	TXRDY BIT[2]
	RXFULL BIT[1]
	RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11]
	GENERAL_COMMAND BIT[10:8]
	CHANNEL_COMMAND_LSB BIT[7:4]
	UART_TX_DISABLE BIT[3]
	UART_TX_EN BIT[2]
	UART_RX_DISABLE BIT[1]
	UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[16:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4]
	IRDA_LOOPBACK BIT[3]
	INVERT_IRDA_TX BIT[2]
	INVERT_IRDA_RX BIT[1]
	IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23]
	UART_SIM_CLK_CGC_OPEN BIT[22]
	UART_RX_CLK_CGC_OPEN BIT[21]
	UART_TX_CLK_CGC_OPEN BIT[20]
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
	AHB_RX_CLK_CGC_OPEN BIT[10]
	AHB_TX_CLK_CGC_OPEN BIT[9]
	AHB_WR_CLK_CGC_OPEN BIT[8]
	RX_ENABLE_CGC_OPT BIT[5]
	TX_ENABLE_CGC_OPT BIT[4]
	AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	RX_DMRX_1BYTE_RES_EN BIT[5]
	RX_STALE_IRQ_DMRX_EQUAL BIT[4]
	RX_DMRX_LOW_EN BIT[2]
	STALE_IRQ_EMPTY BIT[1]
	TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2]
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
	RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28]
	RX_PACK_FSM BIT[26:24]
	RX_TRANS_FSM BIT[21:20]
	TX_TRANS_FSM BIT[18:16]
	RX_PRO_TRANS_END_FSM BIT[14:12]
	RX_PRO_ACTIVE_FSM BIT[10:8]
	TX_CON_TRANS_END_FSM BIT[6:4]
	RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040001
	HW_VERSION_MAJOR BIT[31:28]
	HW_VERSION_MINOR BIT[27:16]
	HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7]
	GENERIC_DM_IFC BIT[6]
	GENERIC_IRDA_IFC BIT[5]
	GENERIC_SIM_GLUE BIT[4]
	GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15]
	TESTBUS_EN BIT[14]
	SW_RESET BIT[13]
	MODE18 BIT[12]
	PMIC_ALARM_EN BIT[10]
	BATT_ALARM_TRIGGER_EN BIT[9]
	UIM_RMV_TRIGGER_EN BIT[8]
	UIM_CARD_EVENTS_ENABLE BIT[6]
	UIM_PRESENT_POLARITY BIT[5]
	EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1]
	INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2]
	UIM_DEACTIVATION_STATUS BIT[1]
	CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_UIM2_UART_DM (level 3)
----------------------------------------------------------------------------------------
mss_uim2_uart_dm MODULE OFFSET=MODEM_TOP+0x00198000 MAX=MODEM_TOP+0x001981FF APRE=MSS_UIM2_ SPRE=MSS_UIM2_ BPRE=MSS_UIM2_ ABPRE=MSS_UIM2_ FPRE=MSS_UIM2_

UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8]
	RX_RDY_CTL BIT[7]
	CTS_CTL BIT[6]
	AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10]
	RX_ERROR_CHAR_OFF BIT[9]
	RX_BREAK_ZERO_CHAR_OFF BIT[8]
	LOOPBACK BIT[7]
	ERROR_MODE BIT[6]
	BITS_PER_CHAR BIT[5:4]
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2]
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0]
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7]
	SAMPLE_DATA BIT[6]
	STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5]
	TX_SC_ENABLE BIT[4]
	RX_BAM_ENABLE BIT[3]
	TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4]
	TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14]
	TX_ASYNC_FIFO_STATE BIT[13:10]
	TX_BUFFER_STATE BIT[9:7]
	TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14]
	RX_ASYNC_FIFO_STATE BIT[13:10]
	RX_BUFFER_STATE BIT[9:7]
	RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0]
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17]
	UIM_RX_MODE BIT[16]
	SIM_STOP_BIT_LEN BIT[15:8]
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7]
	SIM_CLK_TD8_SEL BIT[6]
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3]
	SWAP_D BIT[2]
	INV_D BIT[1]
	SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4]
	UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x00000XXX
	TRANS_END_TRIGGER BIT[11:10]
	TRANS_ACTIVE BIT[9]
	RX_BREAK_START_LAST BIT[8]
	HUNT_CHAR BIT[7]
	RX_BREAK BIT[6]
	PAR_FRAME_ERR BIT[5]
	UART_OVERRUN BIT[4]
	TXEMT BIT[3]
	TXRDY BIT[2]
	RXFULL BIT[1]
	RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11]
	GENERAL_COMMAND BIT[10:8]
	CHANNEL_COMMAND_LSB BIT[7:4]
	UART_TX_DISABLE BIT[3]
	UART_TX_EN BIT[2]
	UART_RX_DISABLE BIT[1]
	UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[16:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4]
	IRDA_LOOPBACK BIT[3]
	INVERT_IRDA_TX BIT[2]
	INVERT_IRDA_RX BIT[1]
	IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23]
	UART_SIM_CLK_CGC_OPEN BIT[22]
	UART_RX_CLK_CGC_OPEN BIT[21]
	UART_TX_CLK_CGC_OPEN BIT[20]
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
	AHB_RX_CLK_CGC_OPEN BIT[10]
	AHB_TX_CLK_CGC_OPEN BIT[9]
	AHB_WR_CLK_CGC_OPEN BIT[8]
	RX_ENABLE_CGC_OPT BIT[5]
	TX_ENABLE_CGC_OPT BIT[4]
	AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	RX_DMRX_1BYTE_RES_EN BIT[5]
	RX_STALE_IRQ_DMRX_EQUAL BIT[4]
	RX_DMRX_LOW_EN BIT[2]
	STALE_IRQ_EMPTY BIT[1]
	TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2]
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
	RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28]
	RX_PACK_FSM BIT[26:24]
	RX_TRANS_FSM BIT[21:20]
	TX_TRANS_FSM BIT[18:16]
	RX_PRO_TRANS_END_FSM BIT[14:12]
	RX_PRO_ACTIVE_FSM BIT[10:8]
	TX_CON_TRANS_END_FSM BIT[6:4]
	RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040001
	HW_VERSION_MAJOR BIT[31:28]
	HW_VERSION_MINOR BIT[27:16]
	HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7]
	GENERIC_DM_IFC BIT[6]
	GENERIC_IRDA_IFC BIT[5]
	GENERIC_SIM_GLUE BIT[4]
	GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15]
	TESTBUS_EN BIT[14]
	SW_RESET BIT[13]
	MODE18 BIT[12]
	PMIC_ALARM_EN BIT[10]
	BATT_ALARM_TRIGGER_EN BIT[9]
	UIM_RMV_TRIGGER_EN BIT[8]
	UIM_CARD_EVENTS_ENABLE BIT[6]
	UIM_PRESENT_POLARITY BIT[5]
	EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1]
	INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2]
	UIM_DEACTIVATION_STATUS BIT[1]
	CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_UIM3_UART_DM (level 3)
----------------------------------------------------------------------------------------
mss_uim3_uart_dm MODULE OFFSET=MODEM_TOP+0x0019C000 MAX=MODEM_TOP+0x0019C1FF APRE=MSS_UIM3_ SPRE=MSS_UIM3_ BPRE=MSS_UIM3_ ABPRE=MSS_UIM3_ FPRE=MSS_UIM3_

UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8]
	RX_RDY_CTL BIT[7]
	CTS_CTL BIT[6]
	AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10]
	RX_ERROR_CHAR_OFF BIT[9]
	RX_BREAK_ZERO_CHAR_OFF BIT[8]
	LOOPBACK BIT[7]
	ERROR_MODE BIT[6]
	BITS_PER_CHAR BIT[5:4]
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2]
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0]
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7]
	SAMPLE_DATA BIT[6]
	STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5]
	TX_SC_ENABLE BIT[4]
	RX_BAM_ENABLE BIT[3]
	TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4]
	TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14]
	TX_ASYNC_FIFO_STATE BIT[13:10]
	TX_BUFFER_STATE BIT[9:7]
	TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14]
	RX_ASYNC_FIFO_STATE BIT[13:10]
	RX_BUFFER_STATE BIT[9:7]
	RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0]
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17]
	UIM_RX_MODE BIT[16]
	SIM_STOP_BIT_LEN BIT[15:8]
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7]
	SIM_CLK_TD8_SEL BIT[6]
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3]
	SWAP_D BIT[2]
	INV_D BIT[1]
	SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4]
	UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x00000XXX
	TRANS_END_TRIGGER BIT[11:10]
	TRANS_ACTIVE BIT[9]
	RX_BREAK_START_LAST BIT[8]
	HUNT_CHAR BIT[7]
	RX_BREAK BIT[6]
	PAR_FRAME_ERR BIT[5]
	UART_OVERRUN BIT[4]
	TXEMT BIT[3]
	TXRDY BIT[2]
	RXFULL BIT[1]
	RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11]
	GENERAL_COMMAND BIT[10:8]
	CHANNEL_COMMAND_LSB BIT[7:4]
	UART_TX_DISABLE BIT[3]
	UART_TX_EN BIT[2]
	UART_RX_DISABLE BIT[1]
	UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[16:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4]
	IRDA_LOOPBACK BIT[3]
	INVERT_IRDA_TX BIT[2]
	INVERT_IRDA_RX BIT[1]
	IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23]
	UART_SIM_CLK_CGC_OPEN BIT[22]
	UART_RX_CLK_CGC_OPEN BIT[21]
	UART_TX_CLK_CGC_OPEN BIT[20]
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
	AHB_RX_CLK_CGC_OPEN BIT[10]
	AHB_TX_CLK_CGC_OPEN BIT[9]
	AHB_WR_CLK_CGC_OPEN BIT[8]
	RX_ENABLE_CGC_OPT BIT[5]
	TX_ENABLE_CGC_OPT BIT[4]
	AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	RX_DMRX_1BYTE_RES_EN BIT[5]
	RX_STALE_IRQ_DMRX_EQUAL BIT[4]
	RX_DMRX_LOW_EN BIT[2]
	STALE_IRQ_EMPTY BIT[1]
	TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2]
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
	RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28]
	RX_PACK_FSM BIT[26:24]
	RX_TRANS_FSM BIT[21:20]
	TX_TRANS_FSM BIT[18:16]
	RX_PRO_TRANS_END_FSM BIT[14:12]
	RX_PRO_ACTIVE_FSM BIT[10:8]
	TX_CON_TRANS_END_FSM BIT[6:4]
	RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040001
	HW_VERSION_MAJOR BIT[31:28]
	HW_VERSION_MINOR BIT[27:16]
	HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7]
	GENERIC_DM_IFC BIT[6]
	GENERIC_IRDA_IFC BIT[5]
	GENERIC_SIM_GLUE BIT[4]
	GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15]
	TESTBUS_EN BIT[14]
	SW_RESET BIT[13]
	MODE18 BIT[12]
	PMIC_ALARM_EN BIT[10]
	BATT_ALARM_TRIGGER_EN BIT[9]
	UIM_RMV_TRIGGER_EN BIT[8]
	UIM_CARD_EVENTS_ENABLE BIT[6]
	UIM_PRESENT_POLARITY BIT[5]
	EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1]
	INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2]
	UIM_DEACTIVATION_STATUS BIT[1]
	CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_CXM_UART_DM (level 3)
----------------------------------------------------------------------------------------
mss_cxm_uart_dm MODULE OFFSET=MODEM_TOP+0x001A0000 MAX=MODEM_TOP+0x001A01FF APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

CXM_UART_DM_MR1 ADDRESS 0x0000 RW
CXM_UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8]
	RX_RDY_CTL BIT[7]
	CTS_CTL BIT[6]
	AUTO_RFR_LEVEL0 BIT[5:0]

CXM_UART_DM_MR2 ADDRESS 0x0004 RW
CXM_UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10]
	RX_ERROR_CHAR_OFF BIT[9]
	RX_BREAK_ZERO_CHAR_OFF BIT[8]
	LOOPBACK BIT[7]
	ERROR_MODE BIT[6]
	BITS_PER_CHAR BIT[5:4]
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2]
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0]
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

CXM_UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
CXM_UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0]

CXM_UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
CXM_UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0]

CXM_UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
CXM_UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

CXM_UART_DM_IPR ADDRESS 0x0018 RW
CXM_UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7]
	SAMPLE_DATA BIT[6]
	STALE_TIMEOUT_LSB BIT[4:0]

CXM_UART_DM_TFWR ADDRESS 0x001C RW
CXM_UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0]

CXM_UART_DM_RFWR ADDRESS 0x0020 RW
CXM_UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0]

CXM_UART_DM_HCR ADDRESS 0x0024 RW
CXM_UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0]

CXM_UART_DM_DMRX ADDRESS 0x0034 RW
CXM_UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0]

CXM_UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
CXM_UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

CXM_UART_DM_DMEN ADDRESS 0x003C RW
CXM_UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5]
	TX_SC_ENABLE BIT[4]
	RX_BAM_ENABLE BIT[3]
	TX_BAM_ENABLE BIT[2]

CXM_UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
CXM_UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0]

CXM_UART_DM_BADR ADDRESS 0x0044 RW
CXM_UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2]

CXM_UART_DM_TESTSL ADDRESS 0x0048 RW
CXM_UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4]
	TEST_SEL BIT[3:0]

CXM_UART_DM_TXFS ADDRESS 0x004C R
CXM_UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14]
	TX_ASYNC_FIFO_STATE BIT[13:10]
	TX_BUFFER_STATE BIT[9:7]
	TX_FIFO_STATE_LSB BIT[6:0]

CXM_UART_DM_RXFS ADDRESS 0x0050 R
CXM_UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14]
	RX_ASYNC_FIFO_STATE BIT[13:10]
	RX_BUFFER_STATE BIT[9:7]
	RX_FIFO_STATE_LSB BIT[6:0]

CXM_UART_DM_MISR_MODE ADDRESS 0x0060 RW
CXM_UART_DM_MISR_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

CXM_UART_DM_MISR_RESET ADDRESS 0x0064 W
CXM_UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0]

CXM_UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
CXM_UART_DM_MISR_EXPORT RESET_VALUE 0x00000000
	EXPORT BIT[0]

CXM_UART_DM_MISR_VAL ADDRESS 0x006C R
CXM_UART_DM_MISR_VAL RESET_VALUE 0x00000000
	VAL BIT[9:0]

CXM_UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
CXM_UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0]

CXM_UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
CXM_UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

CXM_UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
CXM_UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

CXM_UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
CXM_UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

CXM_UART_DM_SIM_CFG ADDRESS 0x0080 RW
CXM_UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17]
	UIM_RX_MODE BIT[16]
	SIM_STOP_BIT_LEN BIT[15:8]
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7]
	SIM_CLK_TD8_SEL BIT[6]
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3]
	SWAP_D BIT[2]
	INV_D BIT[1]
	SIM_SEL BIT[0]

CXM_UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
CXM_UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0]

CXM_UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
CXM_UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0]

CXM_UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
CXM_UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0]

CXM_UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
CXM_UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0]

CXM_UART_DM_CSR ADDRESS 0x00A0 RW
CXM_UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4]
	UART_TX_CLK_SEL BIT[3:0]

CXM_UART_DM_SR ADDRESS 0x00A4 R
CXM_UART_DM_SR RESET_VALUE 0x0000000C
	TRANS_END_TRIGGER BIT[11:10]
	TRANS_ACTIVE BIT[9]
	RX_BREAK_START_LAST BIT[8]
	HUNT_CHAR BIT[7]
	RX_BREAK BIT[6]
	PAR_FRAME_ERR BIT[5]
	UART_OVERRUN BIT[4]
	TXEMT BIT[3]
	TXRDY BIT[2]
	RXFULL BIT[1]
	RXRDY BIT[0]

CXM_UART_DM_CR ADDRESS 0x00A8 RW
CXM_UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11]
	GENERAL_COMMAND BIT[10:8]
	CHANNEL_COMMAND_LSB BIT[7:4]
	UART_TX_DISABLE BIT[3]
	UART_TX_EN BIT[2]
	UART_RX_DISABLE BIT[1]
	UART_RX_EN BIT[0]

CXM_UART_DM_MISR ADDRESS 0x00AC R
CXM_UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[12:0]

CXM_UART_DM_IMR ADDRESS 0x00B0 RW
CXM_UART_DM_IMR RESET_VALUE 0x00000000
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

CXM_UART_DM_ISR ADDRESS 0x00B4 R
CXM_UART_DM_ISR RESET_VALUE 0x00000041
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

CXM_UART_DM_IRDA ADDRESS 0x00B8 RW
CXM_UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4]
	IRDA_LOOPBACK BIT[3]
	INVERT_IRDA_TX BIT[2]
	INVERT_IRDA_RX BIT[1]
	IRDA_EN BIT[0]

CXM_UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
CXM_UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0]

CXM_UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
CXM_UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_TIMEOUT BIT[24:0]

CXM_UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
CXM_UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23]
	UART_SIM_CLK_CGC_OPEN BIT[22]
	UART_RX_CLK_CGC_OPEN BIT[21]
	UART_TX_CLK_CGC_OPEN BIT[20]
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
	AHB_RX_CLK_CGC_OPEN BIT[10]
	AHB_TX_CLK_CGC_OPEN BIT[9]
	AHB_WR_CLK_CGC_OPEN BIT[8]
	RX_ENABLE_CGC_OPT BIT[5]
	TX_ENABLE_CGC_OPT BIT[4]
	AHB_CLK_CGC_CLOSE BIT[0]

CXM_UART_DM_BCR ADDRESS 0x00C8 RW
CXM_UART_DM_BCR RESET_VALUE 0x00000000
	RX_DMRX_1BYTE_RES_EN BIT[5]
	RX_STALE_IRQ_DMRX_EQUAL BIT[4]
	RX_DMRX_LOW_EN BIT[2]
	STALE_IRQ_EMPTY BIT[1]
	TX_BREAK_DISABLE BIT[0]

CXM_UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
CXM_UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2]
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
	RX_STALE_AUTO_RE_EN BIT[0]

CXM_UART_DM_DMRX_DBG ADDRESS 0x00D0 R
CXM_UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0]

CXM_UART_DM_FSM_STATUS ADDRESS 0x00D4 R
CXM_UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28]
	RX_PACK_FSM BIT[26:24]
	RX_TRANS_FSM BIT[21:20]
	TX_TRANS_FSM BIT[18:16]
	RX_PRO_TRANS_END_FSM BIT[14:12]
	RX_PRO_ACTIVE_FSM BIT[10:8]
	TX_CON_TRANS_END_FSM BIT[6:4]
	RX_TRANSFER_ACTIVE BIT[0]

CXM_UART_DM_HW_VERSION ADDRESS 0x00D8 R
CXM_UART_DM_HW_VERSION RESET_VALUE 0x10030000
	HW_VERSION_MAJOR BIT[31:28]
	HW_VERSION_MINOR BIT[27:16]
	HW_VERSION_STEP BIT[15:0]

CXM_UART_DM_GENERICS ADDRESS 0x00DC R
CXM_UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7]
	GENERIC_DM_IFC BIT[6]
	GENERIC_IRDA_IFC BIT[5]
	GENERIC_SIM_GLUE BIT[4]
	GENERIC_RAM_ADDR_WIDTH BIT[3:0]

CXM_UART_DM_TF ADDRESS 0x0100 W
CXM_UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_2 ADDRESS 0x0104 W
CXM_UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_3 ADDRESS 0x0108 W
CXM_UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_4 ADDRESS 0x010C W
CXM_UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_5 ADDRESS 0x0110 W
CXM_UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_6 ADDRESS 0x0114 W
CXM_UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_7 ADDRESS 0x0118 W
CXM_UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_8 ADDRESS 0x011C W
CXM_UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_9 ADDRESS 0x0120 W
CXM_UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_10 ADDRESS 0x0124 W
CXM_UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_11 ADDRESS 0x0128 W
CXM_UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_12 ADDRESS 0x012C W
CXM_UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_13 ADDRESS 0x0130 W
CXM_UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_14 ADDRESS 0x0134 W
CXM_UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_15 ADDRESS 0x0138 W
CXM_UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_TF_16 ADDRESS 0x013C W
CXM_UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

CXM_UART_DM_RF ADDRESS 0x0140 R
CXM_UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_2 ADDRESS 0x0144 R
CXM_UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_3 ADDRESS 0x0148 R
CXM_UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_4 ADDRESS 0x014C R
CXM_UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_5 ADDRESS 0x0150 R
CXM_UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_6 ADDRESS 0x0154 R
CXM_UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_7 ADDRESS 0x0158 R
CXM_UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_8 ADDRESS 0x015C R
CXM_UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_9 ADDRESS 0x0160 R
CXM_UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_10 ADDRESS 0x0164 R
CXM_UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_11 ADDRESS 0x0168 R
CXM_UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_12 ADDRESS 0x016C R
CXM_UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_13 ADDRESS 0x0170 R
CXM_UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_14 ADDRESS 0x0174 R
CXM_UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_15 ADDRESS 0x0178 R
CXM_UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_RF_16 ADDRESS 0x017C R
CXM_UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

CXM_UART_DM_UIM_CFG ADDRESS 0x0180 RW
CXM_UART_DM_UIM_CFG RESET_VALUE 0x00000000
	BATT_ALARM_QUICK_DROP_EN BIT[15]
	TESTBUS_EN BIT[14]
	SW_RESET BIT[13]
	MODE18 BIT[12]
	PMIC_ALARM_EN BIT[10]
	BATT_ALARM_TRIGGER_EN BIT[9]
	UIM_RMV_TRIGGER_EN BIT[8]
	UIM_CARD_EVENTS_ENABLE BIT[6]
	UIM_PRESENT_POLARITY BIT[5]
	EVENT_DEBOUNCE_TIME BIT[4:0]

CXM_UART_DM_UIM_CMD ADDRESS 0x0184 W
CXM_UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1]
	INITIATE_HW_DEACTIVATION BIT[0]

CXM_UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
CXM_UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000000
	UIM_IO_WRITE_IN_PROGRESS BIT[2]
	UIM_DEACTIVATION_STATUS BIT[1]
	CARD_PRESENCE BIT[0]

CXM_UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
CXM_UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

CXM_UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
CXM_UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

CXM_UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
CXM_UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

CXM_UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
CXM_UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

CXM_UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
CXM_UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

CXM_UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
CXM_UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

CXM_CONFIG ADDRESS 0x01A4 RW
CXM_CONFIG RESET_VALUE 0x00000000
	IRQ_RX_WCI2_TYPE2_MISALIGN_MASK BIT[12]
	IRQ_WCN_PRIORITY_MASK BIT[11]
	IRQ_RX_WCI2_MSG_MASK BIT[10:3]
	TYPE2_OPT_MODE BIT[2]
	BYPASS_CXM BIT[1]
	TWO_WIRE_MODE BIT[0]

CXM_TX_CONFIG ADDRESS 0x01A8 RW
CXM_TX_CONFIG RESET_VALUE 0x00000000
	SAM BIT[2:1]
	TYPE0_WAKEUP_CLEAR BIT[0]

CXM_RX_STAT ADDRESS 0x01AC RW
CXM_RX_STAT RESET_VALUE 0x00000000
	RX_WCI2_TYPE2_MISALIGN_STAT BIT[9]
	RX_WCI2_MSG_TYPE_STAT BIT[8:1]
	WLAN_TX_STICKY BIT[0]

CXM_DBG_STAT ADDRESS 0x01B0 R
CXM_DBG_STAT RESET_VALUE 0x00000000
	RX_TYPE2_FSM_NXT_ST BIT[10]
	RX_TYPE2_FSM_ST BIT[9]
	TX_TYPE2_FSM_NXT_ST BIT[8]
	TX_TYPE2_FSM_ST BIT[7]
	BT_TX_ACT_LST_SFRM BIT[6]
	BT_TX_S_WAN BIT[5]
	BT_TX_REG BIT[4]
	WLAN_TX_ACT_LST_SFRM BIT[2]
	WLAN_TX_S_WAN BIT[1]
	WLAN_TX_REG BIT[0]

CXM_DIR_UART_TR ADDRESS 0x01B4 RW
CXM_DIR_UART_TR RESET_VALUE 0x00000000
	IRQ_DIR_UART_MASK BIT[16]
	DIR_UART_CONT BIT[15:8]
	DIR_UART_TRIG BIT[0]

CXM_TYP0_RESP_TOUT_DUR ADDRESS 0x01B8 RW
CXM_TYP0_RESP_TOUT_DUR RESET_VALUE 0xFFFFFFFF
	CXM_TYP0_RESP_TOUT_DUR BIT[31:0]

CXM_TYP0_RESP_STAT ADDRESS 0x01BC RW
CXM_TYP0_RESP_STAT RESET_VALUE 0x00000000
	CXM_TYP0_RESP_TOUT_EXP BIT[1]
	TYP0_B4_TOUT_STAT BIT[0]

CXM_WCN_PRIORITY_REG_STAT ADDRESS 0x01C0 R
CXM_WCN_PRIORITY_REG_STAT RESET_VALUE 0x00000000
	WLAN_PRIORITY_REG_SYNC BIT[1]
	BT_PRIORITY_REG_SYNC BIT[0]

CXM_RX_WCI2_MSG_TYPE0_CONTENT ADDRESS 0x01C4 R
CXM_RX_WCI2_MSG_TYPE0_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE1_CONTENT ADDRESS 0x01C8 R
CXM_RX_WCI2_MSG_TYPE1_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE2_CONTENT ADDRESS 0x01CC R
CXM_RX_WCI2_MSG_TYPE2_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE3_CONTENT ADDRESS 0x01D0 R
CXM_RX_WCI2_MSG_TYPE3_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE4_CONTENT ADDRESS 0x01D4 R
CXM_RX_WCI2_MSG_TYPE4_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE5_CONTENT ADDRESS 0x01D8 R
CXM_RX_WCI2_MSG_TYPE5_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE6_CONTENT ADDRESS 0x01DC R
CXM_RX_WCI2_MSG_TYPE6_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0]

CXM_RX_WCI2_MSG_TYPE7_CONTENT ADDRESS 0x01E0 R
CXM_RX_WCI2_MSG_TYPE7_CONTENT RESET_VALUE 0x00000000
	MESSAGE BIT[7:0]

CXM_SPARE_BITS ADDRESS 0x01E4 RW
CXM_SPARE_BITS RESET_VALUE 0x00000000
	SPARE_UART_RO BIT[17]
	SPARE_UART_RW BIT[16]
	SPARE_CXM_AHB_RW BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_CONF_BUS_TIMEOUT (level 3)
----------------------------------------------------------------------------------------
mss_conf_bus_timeout MODULE OFFSET=MODEM_TOP+0x001B0000 MAX=MODEM_TOP+0x001B0FFF APRE=MSS_CONF_ SPRE=MSS_CONF_ BPRE=MSS_CONF_ ABPRE=MSS_CONF_ FPRE=MSS_CONF_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000002
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_RBCPR_WRAPPER (level 3)
----------------------------------------------------------------------------------------
mss_rbcpr_wrapper MODULE OFFSET=MODEM_TOP+0x001B1000 MAX=MODEM_TOP+0x001B1FFF APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

RBCPR_VERSION ADDRESS 0x0000 R
RBCPR_VERSION RESET_VALUE 0x10020000
	RBCPR_VERSION BIT[31:0]

RBCPR_SENSOR_MASK0 ADDRESS 0x0020 RW
RBCPR_SENSOR_MASK0 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK1 ADDRESS 0x0024 RW
RBCPR_SENSOR_MASK1 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK2 ADDRESS 0x0028 RW
RBCPR_SENSOR_MASK2 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK3 ADDRESS 0x002C RW
RBCPR_SENSOR_MASK3 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_BYPASS0 ADDRESS 0x0030 RW
RBCPR_SENSOR_BYPASS0 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS1 ADDRESS 0x0034 RW
RBCPR_SENSOR_BYPASS1 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS2 ADDRESS 0x0038 RW
RBCPR_SENSOR_BYPASS2 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS3 ADDRESS 0x003C RW
RBCPR_SENSOR_BYPASS3 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0]

RBIF_PMIC_ADDR ADDRESS 0x0040 RW
RBIF_PMIC_ADDR RESET_VALUE 0x00000000
	RBIF_PMIC_MX_DATA_MSB BIT[23:22]
	RBIF_PMIC_MX_ADDR BIT[13:12]
	RBIF_PMIC_CX_DATA_MSB BIT[11:10]
	RBIF_PMIC_CX_ADDR BIT[1:0]

RBCPR_TIMER_INTERVAL ADDRESS 0x0044 RW
RBCPR_TIMER_INTERVAL RESET_VALUE 0x0000FFFF
	INTERVAL BIT[31:0]

RBIF_LIMIT ADDRESS 0x0048 RW
RBIF_LIMIT RESET_VALUE 0x00000000
	CEILING BIT[11:6]
	FLOOR BIT[5:0]

RBIF_TIMER_ADJUST ADDRESS 0x004C RW
RBIF_TIMER_ADJUST RESET_VALUE 0x00000000
	AUTO_LOOP_DISABLE BIT[16]
	CLAMP_TIMER_INTERVAL BIT[15:8]
	CONSECUTIVE_DN BIT[7:4]
	CONSECUTIVE_UP BIT[3:0]

RBCPR_GCNT_TARGET0 ADDRESS 0x0060 RW
RBCPR_GCNT_TARGET0 RESET_VALUE 0x000203E8
	GCNT0 BIT[21:12]
	TARGET0 BIT[11:0]

RBCPR_GCNT_TARGET1 ADDRESS 0x0064 RW
RBCPR_GCNT_TARGET1 RESET_VALUE 0x00000000
	GCNT1 BIT[21:12]
	TARGET1 BIT[11:0]

RBCPR_GCNT_TARGET2 ADDRESS 0x0068 RW
RBCPR_GCNT_TARGET2 RESET_VALUE 0x00000000
	GCNT2 BIT[21:12]
	TARGET2 BIT[11:0]

RBCPR_GCNT_TARGET3 ADDRESS 0x006C RW
RBCPR_GCNT_TARGET3 RESET_VALUE 0x00000000
	GCNT3 BIT[21:12]
	TARGET3 BIT[11:0]

RBCPR_GCNT_TARGET4 ADDRESS 0x0070 RW
RBCPR_GCNT_TARGET4 RESET_VALUE 0x00000000
	GCNT4 BIT[21:12]
	TARGET4 BIT[11:0]

RBCPR_GCNT_TARGET5 ADDRESS 0x0074 RW
RBCPR_GCNT_TARGET5 RESET_VALUE 0x00000000
	GCNT5 BIT[21:12]
	TARGET5 BIT[11:0]

RBCPR_GCNT_TARGET6 ADDRESS 0x0078 RW
RBCPR_GCNT_TARGET6 RESET_VALUE 0x00000000
	GCNT6 BIT[21:12]
	TARGET6 BIT[11:0]

RBCPR_GCNT_TARGET7 ADDRESS 0x007C RW
RBCPR_GCNT_TARGET7 RESET_VALUE 0x00000000
	GCNT7 BIT[21:12]
	TARGET7 BIT[11:0]

RBCPR_STEP_QUOT ADDRESS 0x0080 RW
RBCPR_STEP_QUOT RESET_VALUE 0x00000032
	IDLE_CLOCKS BIT[12:8]
	STEP_QUOT BIT[7:0]

RBCPR_CTL ADDRESS 0x0090 RW
RBCPR_CTL RESET_VALUE 0x00000000
	DN_THRESHOLD BIT[31:28]
	UP_THRESHOLD BIT[27:24]
	MIN_MX_CX_DELTA BIT[22:18]
	CPR_DISABLE_VALID BIT[17]
	MAX_MX_CX_DELTA BIT[16:12]
	HW_TO_PMIC_MX_EN BIT[11]
	COUNT_MODE BIT[10]
	DEBUG_BUS_SEL BIT[9:7]
	SW_AUTO_CONT_NACK_DN_EN BIT[6]
	SW_AUTO_CONT_ACK_EN BIT[5]
	HW_TO_PMIC_EN BIT[4]
		SW_MODE VALUE 0x0
		HW_MODE VALUE 0x1
	TIMER_EN BIT[3]
	INCR_MODE BIT[2]
		PROPORTIONAL_TO_QUOT VALUE 0x0
		INCREMENTAL VALUE 0x1
	FORCE_TIMER BIT[1]
	LOOP_EN BIT[0]

RBIF_SW_VLEVEL ADDRESS 0x0094 RW
RBIF_SW_VLEVEL RESET_VALUE 0x00000820
	SW_MX_VLEVEL BIT[11:6]
	SW_VLEVEL BIT[5:0]

RBIF_CONT_ACK_CMD ADDRESS 0x0098 C
RBIF_CONT_ACK_CMD RESET_VALUE 0x00000000
	RBIF_CONT_ACK_CMD BIT[31:0]

RBIF_CONT_NACK_CMD ADDRESS 0x009C C
RBIF_CONT_NACK_CMD RESET_VALUE 0x00000000
	RBIF_CONT_NACK_CMD BIT[31:0]

RBCPR_RESULT_0 ADDRESS 0x00A0 R
RBCPR_RESULT_0 RESET_VALUE 0x00080000
	BUSY BIT[19]
	ERROR_LT_0 BIT[18]
	ERROR BIT[17:6]
	ERROR_STEPS BIT[5:2]
	STEP_UP BIT[1]
	STEP_DN BIT[0]

RBCPR_RESULT_1 ADDRESS 0x00A4 R
RBCPR_RESULT_1 RESET_VALUE 0x00000000
	SENSOR_SLOW BIT[19:13]
	SEL_SLOW BIT[12:10]
	SENSOR_FAST BIT[9:3]
	SEL_FAST BIT[2:0]

RBIF_IRQ_EN_0 ADDRESS 0x0100 RW
RBIF_IRQ_EN_0 RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
	MAX_FLAG_EN BIT[5]
	UP_FLAG_EN BIT[4]
	MID_FLAG_EN BIT[3]
	DOWN_FLAG_EN BIT[2]
	MIN_FLAG_EN BIT[1]
	RBCPR_DONE_EN BIT[0]

RBIF_IRQ_EN_1 ADDRESS 0x0104 RW
RBIF_IRQ_EN_1 RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
	MAX_FLAG_EN BIT[5]
	UP_FLAG_EN BIT[4]
	MID_FLAG_EN BIT[3]
	DOWN_FLAG_EN BIT[2]
	MIN_FLAG_EN BIT[1]
	RBCPR_DONE_EN BIT[0]

RBIF_IRQ_EN_2 ADDRESS 0x0108 RW
RBIF_IRQ_EN_2 RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
	MAX_FLAG_EN BIT[5]
	UP_FLAG_EN BIT[4]
	MID_FLAG_EN BIT[3]
	DOWN_FLAG_EN BIT[2]
	MIN_FLAG_EN BIT[1]
	RBCPR_DONE_EN BIT[0]

RBIF_IRQ_CLEAR ADDRESS 0x0110 C
RBIF_IRQ_CLEAR RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_CLEAR BIT[6]
	MAX_FLAG_CLEAR BIT[5]
	UP_FLAG_CLEAR BIT[4]
	MID_FLAG_CLEAR BIT[3]
	DOWN_FLAG_CLEAR BIT[2]
	MIN_FLAG_CLEAR BIT[1]
	RBCPR_DONE_CLEAR BIT[0]

RBIF_IRQ_STATUS ADDRESS 0x0114 R
RBIF_IRQ_STATUS RESET_VALUE 0x00000040
	CLAMP_CHANGE_WHILE_BUSY BIT[6]
	MAX_FLAG BIT[5]
	UP_FLAG BIT[4]
	MID_FLAG BIT[3]
	DOWN_FLAG BIT[2]
	MIN_FLAG BIT[1]
	RBCPR_DONE BIT[0]

RBCPR_QUOT_AVG ADDRESS 0x0118 R
RBCPR_QUOT_AVG RESET_VALUE 0x00000000
	QUOT_SUM BIT[29:8]
	SENSOR_SUM BIT[7:0]

RBCPR_DEBUG0 ADDRESS 0x011C R
RBCPR_DEBUG0 RESET_VALUE 0x00000000
	SCLK_CNT1 BIT[31:21]
	SCLK_CNT0 BIT[20:10]
	SCLK_CNT_FAIL BIT[9:8]
	DBG_END_OF_CHAIN_DREG BIT[7:6]
	DBG_SHIFT_RING BIT[5:0]

RBCPR_DEBUG1 ADDRESS 0x0120 R
RBCPR_DEBUG1 RESET_VALUE 0xA0FFF000
	DBG_END_OF_CHAIN_ENA BIT[31]
	DBG_VALID BIT[30]
	DBG_END_OF_CHAIN_MODE BIT[29]
	DBG_END_OF_CHAIN_DATA BIT[28:27]
	DBG_FSM_STATE BIT[26:24]
	QUOT_SLOW BIT[23:12]
	QUOT_FAST BIT[11:0]

RBCPR_DEBUG2 ADDRESS 0x0124 R
RBCPR_DEBUG2 RESET_VALUE 0x00000032
	DBG_SEL_DONE BIT[31]
	DBG_SENSOR_DONE BIT[30]
	DBG_SENSOR BIT[29:23]
	DBG_SEL BIT[22:20]
	DBG_QUOT BIT[19:8]
	DBG_STEP_QUOT BIT[7:0]

RBCPR_BIST_MINMAX ADDRESS 0x0128 RW
RBCPR_BIST_MINMAX RESET_VALUE 0x00000000
	BIST_QUOT_ABSMIN BIT[23:12]
	BIST_QUOT_ABSMAX BIT[11:0]

RBCPR_BIST_RESULT ADDRESS 0x012C R
RBCPR_BIST_RESULT RESET_VALUE 0x00000000
	SENSOR_ELAB_DONE BIT[16]
	BIST_FAIL BIT[15]
	BIST_FAIL_LASTSEL BIT[14:12]
	BIST_FAIL_LASTQUOT BIT[11:0]

RBCPR_BIST_FAIL_MAP0 ADDRESS 0x0130 R
RBCPR_BIST_FAIL_MAP0 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP1 ADDRESS 0x0134 R
RBCPR_BIST_FAIL_MAP1 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP2 ADDRESS 0x0138 R
RBCPR_BIST_FAIL_MAP2 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP3 ADDRESS 0x013C R
RBCPR_BIST_FAIL_MAP3 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0]

RBCPR_LOG_0 ADDRESS 0x0140 R
RBCPR_LOG_0 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_1 ADDRESS 0x0144 R
RBCPR_LOG_1 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_2 ADDRESS 0x0148 R
RBCPR_LOG_2 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_3 ADDRESS 0x014C R
RBCPR_LOG_3 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_4 ADDRESS 0x0150 R
RBCPR_LOG_4 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_5 ADDRESS 0x0154 R
RBCPR_LOG_5 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_6 ADDRESS 0x0158 R
RBCPR_LOG_6 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_7 ADDRESS 0x015C R
RBCPR_LOG_7 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_HTOL_AGE ADDRESS 0x0160 RW
RBCPR_HTOL_AGE RESET_VALUE 0x00000000
	CPR_AGE_DATA_STATUS BIT[2]
	AGE_PAGE BIT[1]
	HTOL_MODE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_MGPI (level 3)
----------------------------------------------------------------------------------------
mss_mgpi MODULE OFFSET=MODEM_TOP+0x001B2000 MAX=MODEM_TOP+0x001B2123 APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

MGPI_PMIC_CONFIGn(n):(0)-(31) ARRAY 0x00000000+0x8*n
MGPI_PMIC_CONFIG0 ADDRESS 0x0000 RW
MGPI_PMIC_CONFIG0 RESET_VALUE 0x00000000
	ADDR_IDX_NEG BIT[27:24]
	DATA_NEG BIT[23:16]
	ADDR_IDX_POS BIT[11:8]
	DATA_POS BIT[7:0]

MGPI_CONF_STATUSn(n):(0)-(31) ARRAY 0x00000004+0x8*n
MGPI_CONF_STATUS0 ADDRESS 0x0004 RW
MGPI_CONF_STATUS0 RESET_VALUE 0x0000XX00
	SUCCESS_NEG BIT[25]
		THERE_HAS_NOT_BEEN_A_SUCCESSFUL_SERVICING_OF_THE_NEGATIVE_EVENT_FLAG_ON_THIS_GRFC_OR_THERE_HAS_BEEN_SUCCESS_IN_THE_PAST_BUT_NOW_A_NEW_NEG_EVENT_FLAG_HAS_BEEN_SET_BUT_NOT_SERVICED VALUE 0x0
		THERE_HAS_BEEN_A_SUCCESSFUL_SERVICE_ON_THIS_GRFC_NEGATIVE_EVENT_FLAG_AND_A_NEW_NEG_EVENT_FLAG_HAS_NOT_BEEN_SET VALUE 0x1
	SUCCESS_POS BIT[24]
		THERE_HAS_NOT_BEEN_A_SUCCESSFUL_SERVICING_OF_THE_POSITIVE_EVENT_FLAG_ON_THIS_GRFC_OR_THERE_HAS_BEEN_SUCCESS_IN_THE_PAST_BUT_NOW_A_NEW_POS_EVENT_FLAG_HAS_BEEN_SET_BUT_NOT_SERVICED VALUE 0x0
		THERE_HAS_BEEN_A_SUCCESSFUL_SERVICE_ON_THIS_GRFC_POSTITIVE_EVENT_FLAG_AND_A_NEW_POS_EVENT_FLAG_HAS_NOT_BEEN_SET VALUE 0x1
	ERROR_WRT BIT[23]
	OVERFLOW_ERROR_NEG BIT[22]
		NO_OVERFLOW_ERROR_HAS_OCCURRED VALUE 0x0
		ONE_OR_MORE_ONE_TO_ZERO_TRANSITIONS_TOOK_PLACE_ON_THIS_GRFC_WHEN_THE_NEG_EVENT_FLAG_WAS_ALREADY_SET_THIS_BIT_IS_SET_BY_HARDWARE_AND_CLEARED_BY_SW_AS_DETAILED_ABOVE VALUE 0x1
	OVERFLOW_ERROR_POS BIT[21]
		NO_OVERFLOW_ERROR_HAS_OCCURRED VALUE 0x0
		ONE_OR_MORE_ZERO_TO_ONE_TRANSITIONS_TOOK_PLACE_ON_THIS_GRFC_WHEN_THE_POS_EVENT_FLAG_WAS_ALREADY_SET_THIS_BIT_IS_SET_BY_HARDWARE_AND_CLEARED_BY_SW_AS_DETAILED_ABOVE VALUE 0x1
	DUAL_EDGE_ERROR BIT[20]
		DUAL_EDGE_ERR_EN_IS_SET_TO_ZERO_OR_A_DUAL_EDGE_ERROR_HAS_NOT_OCCURRED VALUE 0x0
		DUAL_EDGE_ERR_EN_IS_SET_TO_ONE_AND_A_DUAL_EDGE_ERROR_HAS_OCCURRED VALUE 0x1
	EVENT_WRT BIT[19]
	NEG_EVENT_FLAG BIT[17]
		INDICATES_THERE_HAS_NOT_BEEN_A_ONE_TO_ZERO_TRANSITION_ON_THIS_GRFC_OR_THIS_EVENT_HAS_ALREADY_BEEN_SERVICED_AND_THE_FLAGED_CLEARED VALUE 0x0
		INDICATES_THERE_HAS_BEEN_A_ONE_TO_ZERO_TRANSITION_ON_THIS_GRFC_THIS_GRFC_IS_CURRENTLY_BEING_SERVICED_OR_IS_WAITING_FOR_SERVICE VALUE 0x1
	POS_EVENT_FLAG BIT[16]
		INDICATES_THERE_HAS_NOT_BEEN_A_ZERO_TO_ONE_TRANSITION_ON_THIS_GRFC_OR_THIS_EVENT_HAS_ALREADY_BEEN_SERVICED_AND_THE_FLAGED_CLEARED VALUE 0x0
		INDICATES_THERE_HAS_BEEN_A_ZERO_TO_ONE_TRANSITION_ON_THIS_GRFC_THIS_GRFC_IS_CURRENTLY_BEING_SERVICED_OR_IS_WAITING_FOR_SERVICE VALUE 0x1
	NEXT_GRFC BIT[12:8]
	INTERRUPT_EN BIT[5]
		DO_NOT_GENERATE_ERROR_INTERRUPTS_ON_THIS_GRFC_A_VALUE_OF_ZERO_DOES_NOT_PREVENT_THE_RECORDING_OF_THE_ERROR_EVENT_IN_THIS_REGISTER VALUE 0x0
		ALLOW_GENERATION_OF_ERROR_INTERRUPTS_ON_THIS_GRFC VALUE 0x1
	DUAL_EDGE_ERR_EN BIT[4]
		A_CONDITION_UNDER_WHICH_BOTH_THE_POS_EVEN_FLAG_AND_THE_NEG_EVENT_FLAG_ARE_SET_IS_NOT_CONSIDERED_AN_ERROR VALUE 0x0
		THE_ABOVE_CONDITION_IS_CONSIDERED_A_DUAL_EDGE_ERROR VALUE 0x1
	GRFC_NEG_EN BIT[1]
		DISABLE_HAS_THE_EFFECT_OF_PREVENTING_THIS_GRFC_S_POSITIVE_TRANSITION_EVENT_FLAG_FROM_BEING_SET_DOES_NOT_PREVENT_THE_SERVICING_OF_A_FLAG_ALREADY_SET VALUE 0x0
		ENABLE_ENABLES_THE_SETTING_OF_THIS_GRFC_S_POSITIVE_TRANSITION_EVENT_FLAG VALUE 0x1
	GRFC_POS_EN BIT[0]
		DISABLE_HAS_THE_EFFECT_OF_PREVENTING_THIS_GRFC_S_POSITIVE_TRANSITION_EVENT_FLAG_FROM_BEING_SET_DOES_NOT_PREVENT_THE_SERVICING_OF_A_FLAG_ALREADY_SET VALUE 0x0
		ENABLE_ENABLES_THE_SETTING_OF_THIS_GRFC_S_POSITIVE_TRANSITION_EVENT_FLAG VALUE 0x1

MGPI_MASTER_CSR ADDRESS 0x0100 RW
MGPI_MASTER_CSR RESET_VALUE 0x00000000
	GRFC_CUR BIT[20:16]
	GRFC_START BIT[12:8]
	MGPI_IRQ BIT[6]
		MGPI_IRQ_IS_NOT_ASSERTED VALUE 0x0
		ONE_OR_MORE_ERROR_FLAGS_ARE_SET_AND_ENABLED_TO_GENERATE_AN_INTERRUPT VALUE 0x1
	MGPI_ERROR BIT[5]
		NO_ERROR_FLAGS_SET VALUE 0x0
		ONE_OR_MORE_ERROR_FLAGS_ARE_SET VALUE 0x1
	MGPI_ACTIVE BIT[4]
		NO_EVENT_FLAGS_ARE_SET_MGPI_IS_IDLE VALUE 0x0
		ONE_OR_MORE_EVENT_FLAGS_ARE_SET VALUE 0x1
	PRIORITY_EN BIT[2]
		SERVICE_GRFC_EVENTS_IN_ROUND_ROBIN_ORDER VALUE 0x0
		SERVICE_GRFC_EVENTS_IN_PRIORITY_ORDER VALUE 0x1
	MGPI_RESET BIT[1]
		NO_RESET VALUE 0x0
		RESET VALUE 0x1
	MGPI_ENABLE BIT[0]
		DISABLE_HAS_THE_EFFECT_OF_PREVENTING_ANY_EVENT_FLAGS_FROM_BEING_SET_AS_WELL_AS_PREVENTING_ANY_EXISTING_EVENT_FLAGS_FROM_BEING_SERVICED_DOES_NOT_CLEAR_ANY_EVENT_FLAGS_NOR_ERROR_FLAGS VALUE 0x0
		ENABLE_ENABLES_THE_SETTING_AND_SERVICING_OF_EVENT_FLAGS VALUE 0x1

MGPI_HW_VERSION ADDRESS 0x0104 R
MGPI_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

MGPI_RESERVED ADDRESS 0x0108 RW
MGPI_RESERVED RESET_VALUE 0x00000000
	SPARE_31_0 BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_MVC (level 3)
----------------------------------------------------------------------------------------
mss_mvc MODULE OFFSET=MODEM_TOP+0x001B3000 MAX=MODEM_TOP+0x001B3047 APRE= SPRE= BPRE= ABPRE= FPRE=

MVC_ENABLE ADDRESS 0x0000 RW
MVC_ENABLE RESET_VALUE 0x00000000
	MVC_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

MVC_DELAY ADDRESS 0x0004 RW
MVC_DELAY RESET_VALUE 0x00000000
	MVC_DELAY BIT[11:0]

MVC_PMIC_PVC_PORT_SVS2 ADDRESS 0x0008 RW
MVC_PMIC_PVC_PORT_SVS2 RESET_VALUE 0x00000000
	ADDR_IDX BIT[11:8]
	DATA BIT[7:0]

MVC_PMIC_PVC_PORT_SVS ADDRESS 0x000C RW
MVC_PMIC_PVC_PORT_SVS RESET_VALUE 0x00000000
	ADDR_IDX BIT[11:8]
	DATA BIT[7:0]

MVC_PMIC_PVC_PORT_NOMINAL ADDRESS 0x0010 RW
MVC_PMIC_PVC_PORT_NOMINAL RESET_VALUE 0x00000000
	ADDR_IDX BIT[11:8]
	DATA BIT[7:0]

MVC_PMIC_PVC_PORT_TURBO ADDRESS 0x0014 RW
MVC_PMIC_PVC_PORT_TURBO RESET_VALUE 0x00000000
	ADDR_IDX BIT[11:8]
	DATA BIT[7:0]

MVC_PMIC_PVC_PORT_STATUS ADDRESS 0x0018 R
MVC_PMIC_PVC_PORT_STATUS RESET_VALUE 0x00000FFF
	RD_VLD_STATE BIT[14]
	DONE_STATE BIT[13]
	REQ_STATE BIT[12]
	ADDR_IDX BIT[11:8]
	DATA BIT[7:0]

MVC_MEM_SVS ADDRESS 0x001C RW
MVC_MEM_SVS RESET_VALUE 0x00000000
	MEM_SVS BIT[0]
		MEM_NOT_SVS VALUE 0x0
		MEM_SVS VALUE 0x1

MVC_Q6SS_INTERFACE_STATE ADDRESS 0x0020 R
MVC_Q6SS_INTERFACE_STATE RESET_VALUE 0x00000002
	POSTTRIG_ACK BIT[11]
	POSTTRIG_REQ BIT[10]
	PRETRIG_ACK BIT[9]
	PRETRIG_REQ BIT[8]
	PWR_FLOOR_ACK BIT[7]
	PWR_ACK BIT[6]
	PWR_REQ BIT[4]
	PWR_LVL BIT[1:0]

MVC_PMU_INTERFACE_STATE ADDRESS 0x0024 R
MVC_PMU_INTERFACE_STATE RESET_VALUE 0x00000002
	PWR_FLOOR_ACK BIT[7]
	PWR_ACK BIT[6]
	PWR_REQ BIT[4]
	PWR_LVL BIT[1:0]

MVC_STATE_MACHINE ADDRESS 0x0028 RW
MVC_STATE_MACHINE RESET_VALUE 0x0220000A
	CPR_CTL BIT[31:28]
	LVL_CUR BIT[25:24]
	LVL_REQ BIT[21:20]
	MVC_STATE BIT[19:2]
	PRIMARY BIT[1:0]
		SVS2_PRIMARY_STATE VALUE 0x0
		SVS_PRIMARY_STATE VALUE 0x1
		NOMINAL_PRIMARY_STATE VALUE 0x2
		TURBO_PRIMARY_STATE VALUE 0x3

MVC_HW_VERSION ADDRESS 0x002C R
MVC_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_STMR (level 3)
----------------------------------------------------------------------------------------
mss_stmr MODULE OFFSET=MODEM_TOP+0x001B4000 MAX=MODEM_TOP+0x001B40FC APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

STMR_TIME_RD ADDRESS 0x0000 R
STMR_TIME_RD RESET_VALUE 0x00000000
	UNIV_TIME BIT[23:0]

STMR_EVT_MATCH_n(n):(0)-(31) ARRAY 0x00000004+0x4*n
STMR_EVT_MATCH_0 ADDRESS 0x0004 RW
STMR_EVT_MATCH_0 RESET_VALUE 0x00000000
	EN BIT[31]
	TIME BIT[23:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_CRYPTO_TOP (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_CRYPTO_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

mss_crypto_top MODULE OFFSET=MODEM_TOP+0x001C0000 MAX=MODEM_TOP+0x001FFFFF APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_CRYPTO_TOP.CRYPTO (level 4)
----------------------------------------------------------------------------------------
crypto MODULE OFFSET=MODEM_TOP+0x001FA000 MAX=MODEM_TOP+0x001FFFFF APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

CRYPTO_VERSION ADDRESS 0x0000 R
CRYPTO_VERSION RESET_VALUE 0x05030001
	MAJ_VER BIT[31:24]
	MIN_VER BIT[23:16]
	STEP_VER BIT[15:0]

CRYPTO_DATA_INn(n):(0)-(3) ARRAY 0x00000010+0x4*n
CRYPTO_DATA_IN0 ADDRESS 0x0010 W
CRYPTO_DATA_IN0 RESET_VALUE 0x00000000
	DATA_IN BIT[31:0]

CRYPTO_DATA_OUTn(n):(0)-(3) ARRAY 0x00000020+0x4*n
CRYPTO_DATA_OUT0 ADDRESS 0x0020 R
CRYPTO_DATA_OUT0 RESET_VALUE 0x00000000
	DATA_OUT BIT[31:0]

CRYPTO_STATUS ADDRESS 0x0100 RW
CRYPTO_STATUS RESET_VALUE 0xXXXXXXXX
	MAC_FAILED BIT[31]
	DOUT_SIZE_AVAIL BIT[30:26]
	DIN_SIZE_AVAIL BIT[25:21]
	HSD_ERR BIT[20]
	ACCESS_VIOL BIT[19]
	PIPE_ACTIVE_ERR BIT[18]
	CFG_CHNG_ERR BIT[17]
	DOUT_ERR BIT[16]
	DIN_ERR BIT[15]
	AXI_ERR BIT[14]
	CRYPTO_STATE BIT[13:10]
		IDLE VALUE 0x0
		LOCKED VALUE 0x1
		LOAD_ENCR_PIPE_KEYS VALUE 0x2
		LOAD_AUTH_PIPE_KEYS VALUE 0x3
		GO_RECEIVED VALUE 0x4
		PROCESSING VALUE 0x5
		RESULTS_DUMP VALUE 0x6
		RESULTS_DUMP_PAD VALUE 0x7
		CONTEXT_CLEARING VALUE 0x8
		FINAL_READS VALUE 0x9
		UNLOCKING VALUE 0xA
	ENCR_BUSY BIT[9]
	AUTH_BUSY BIT[8]
	DOUT_INTR BIT[7]
	DIN_INTR BIT[6]
	OP_DONE_INTR BIT[5]
	ERR_INTR BIT[4]
	DOUT_RDY BIT[3]
	DIN_RDY BIT[2]
	OPERATION_DONE BIT[1]
	SW_ERR BIT[0]

CRYPTO_STATUS2 ADDRESS 0x0104 RW
CRYPTO_STATUS2 RESET_VALUE 0x0000000X
	AXI_EXTRA BIT[1]
	LOCKED BIT[0]

CRYPTO_ENGINES_AVAIL ADDRESS 0x0108 R
CRYPTO_ENGINES_AVAIL RESET_VALUE 0xXXXXXXXX
	ZUC_ENABLE BIT[28]
	AUTH_ZUC_SEL BIT[27]
	ENCR_ZUC_SEL BIT[26]
	MAX_AXI_RD_BEATS BIT[25:19]
	MAX_AXI_WR_BEATS BIT[18:13]
	NUM_BAM_PIPE_SETS BIT[12:9]
	AUTH_KASUMI_SEL BIT[8]
	AUTH_SNOW3G_SEL BIT[7]
	AUTH_AES_SEL BIT[6]
	AUTH_SHA512_SEL BIT[5]
	AUTH_SHA_SEL BIT[4]
	ENCR_KASUMI_SEL BIT[3]
	ENCR_SNOW3G_SEL BIT[2]
	ENCR_DES_SEL BIT[1]
	ENCR_AES_SEL BIT[0]

CRYPTO_FIFO_SIZES ADDRESS 0x010C R
CRYPTO_FIFO_SIZES RESET_VALUE 0x0000XXXX
	ENG_DOUT_FIFO_DEPTH BIT[15:8]
	ENG_DIN_FIFO_DEPTH BIT[7:0]

CRYPTO_SEG_SIZE ADDRESS 0x0110 RW
CRYPTO_SEG_SIZE RESET_VALUE 0x00000000
	SEG_SIZE BIT[31:0]

CRYPTO_GOPROC ADDRESS 0x0120 W
CRYPTO_GOPROC RESET_VALUE 0x00000000
	RESULTS_DUMP BIT[2]
	CLR_CNTXT BIT[1]
	GO BIT[0]

CRYPTO_GOPROC_QC_KEY ADDRESS 0x1000 W
CRYPTO_GOPROC_QC_KEY RESET_VALUE 0x00000000
	RESULTS_DUMP BIT[2]
	CLR_CNTXT BIT[1]
	GO BIT[0]

CRYPTO_GOPROC_OEM_KEY ADDRESS 0x2000 W
CRYPTO_GOPROC_OEM_KEY RESET_VALUE 0x00000000
	RESULTS_DUMP BIT[2]
	CLR_CNTXT BIT[1]
	GO BIT[0]

CRYPTO_ENCR_SEG_CFG ADDRESS 0x0200 RW
CRYPTO_ENCR_SEG_CFG RESET_VALUE 0x00000000
	ODD_KEY_SEL BIT[18]
		EVEN VALUE 0x0
		ODD VALUE 0x1
	KEYSTREAM_ENABLE BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	F8_DIRECTION BIT[16]
		UPLINK VALUE 0x0
		DOWNLINK VALUE 0x1
	USE_PIPE_KEY_ENCR BIT[15]
		USE_KEY_REGISTERS VALUE 0x0
		USE_PIPE_KEY VALUE 0x1
	USE_HW_KEY_ENCR BIT[14]
		USE_KEY_REGISTERS VALUE 0x0
		USE_HW_KEY VALUE 0x1
	LAST BIT[13]
	CNTR_ALG BIT[12:11]
		NIST_800_32A VALUE 0x0
	ENCODE BIT[10]
	ENCR_MODE BIT[9:6]
		ECB VALUE 0x0
		CBC VALUE 0x1
		CTR VALUE 0x2
		XTS VALUE 0x3
		CCM VALUE 0x4
		IDSA VALUE 0x5
	ENCR_KEY_SZ BIT[5:3]
		SINGLE_DES VALUE 0x0
		TRIPLE_DES VALUE 0x1
		AES128 VALUE 0x0
		AES256 VALUE 0x2
	ENCR_ALG BIT[2:0]
		NONE VALUE 0x0
		DES VALUE 0x1
		AES VALUE 0x2
		KASUMI VALUE 0x4
		SNOW3G VALUE 0x5
		ZUC VALUE 0x6

CRYPTO_ENCR_SEG_SIZE ADDRESS 0x0204 RW
CRYPTO_ENCR_SEG_SIZE RESET_VALUE 0x00000000
	ENCR_SIZE BIT[31:0]

CRYPTO_ENCR_SEG_START ADDRESS 0x0208 RW
CRYPTO_ENCR_SEG_START RESET_VALUE 0x00000000
	ENCR_START BIT[31:0]

CRYPTO_ENCR_KEYn(n):(0)-(7) ARRAY 0x00003000+0x4*n
CRYPTO_ENCR_KEY0 ADDRESS 0x3000 W
CRYPTO_ENCR_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_KEY BIT[31:0]

CRYPTO_ENCR_XTS_KEYn(n):(0)-(7) ARRAY 0x00003020+0x4*n
CRYPTO_ENCR_XTS_KEY0 ADDRESS 0x3020 W
CRYPTO_ENCR_XTS_KEY0 RESET_VALUE 0x00000000
	CRYPTO_ENCR_XTS_KEY BIT[31:0]

CRYPTO_ENCR_CNTR0_IV0 ADDRESS 0x020C RW
CRYPTO_ENCR_CNTR0_IV0 RESET_VALUE 0x00000000
	CRYPTO_CNTR0_IV0 BIT[31:0]

CRYPTO_ENCR_CNTR1_IV1 ADDRESS 0x0210 RW
CRYPTO_ENCR_CNTR1_IV1 RESET_VALUE 0x00000000
	CRYPTO_CNTR1_IV1 BIT[31:0]

CRYPTO_ENCR_CNTR2_IV2 ADDRESS 0x0214 RW
CRYPTO_ENCR_CNTR2_IV2 RESET_VALUE 0x00000000
	CRYPTO_CNTR2_IV2 BIT[31:0]

CRYPTO_ENCR_CNTR3_IV3 ADDRESS 0x0218 RW
CRYPTO_ENCR_CNTR3_IV3 RESET_VALUE 0x00000000
	CRYPTO_CNTR3_IV3 BIT[31:0]

CRYPTO_ENCR_CNTR_MASK ADDRESS 0x021C RW
CRYPTO_ENCR_CNTR_MASK RESET_VALUE 0xFFFFFFFF
	CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CNTR_MASK2 ADDRESS 0x0234 RW
CRYPTO_ENCR_CNTR_MASK2 RESET_VALUE 0x00000000
	CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CNTR_MASK1 ADDRESS 0x0238 RW
CRYPTO_ENCR_CNTR_MASK1 RESET_VALUE 0x00000000
	CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CNTR_MASK0 ADDRESS 0x023C RW
CRYPTO_ENCR_CNTR_MASK0 RESET_VALUE 0x00000000
	CNTR_MASK BIT[31:0]

CRYPTO_ENCR_CCM_INIT_CNTRn(n):(0)-(3) ARRAY 0x00000220+0x4*n
CRYPTO_ENCR_CCM_INIT_CNTR0 ADDRESS 0x0220 RW
CRYPTO_ENCR_CCM_INIT_CNTR0 RESET_VALUE 0x00000000
	CCM_INIT_CNTR BIT[31:0]

CRYPTO_ENCR_XTS_DU_SIZE ADDRESS 0x0230 RW
CRYPTO_ENCR_XTS_DU_SIZE RESET_VALUE 0x00000200
	DU_SIZE BIT[19:0]

CRYPTO_AUTH_SEG_CFG ADDRESS 0x0300 RW
CRYPTO_AUTH_SEG_CFG RESET_VALUE 0x00000000
	COMP_EXP_MAC BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	F9_DIRECTION BIT[23]
		UPLINK VALUE 0x0
		DOWNLINK VALUE 0x1
	AUTH_NONCE_NUM_WORDS BIT[22:20]
	USE_PIPE_KEY_AUTH BIT[19]
		USE_KEY_REGISTERS VALUE 0x0
		USE_PIPE_KEY VALUE 0x1
	USE_HW_KEY_AUTH BIT[18]
		USE_KEY_REGISTERS VALUE 0x0
		USE_HW_KEY VALUE 0x1
	FIRST BIT[17]
	LAST BIT[16]
	AUTH_POS BIT[15:14]
		BEFORE_ENCRYPTION VALUE 0x0
		AFTER_ENCRYPTION VALUE 0x1
	AUTH_SIZE BIT[13:9]
		SHA1 VALUE 0x00
		SHA256 VALUE 0x01
		ENUM_1_BYTES VALUE 0x00
		ENUM_2_BYTES VALUE 0x01
		ENUM_3_BYTES VALUE 0x02
		ENUM_4_BYTES VALUE 0x03
		ENUM_5_BYTES VALUE 0x04
		ENUM_6_BYTES VALUE 0x05
		ENUM_7_BYTES VALUE 0x06
		ENUM_8_BYTES VALUE 0x07
		ENUM_9_BYTES VALUE 0x08
		ENUM_10_BYTES VALUE 0x09
		ENUM_11_BYTES VALUE 0x0A
		ENUM_12_BYTES VALUE 0x0B
		ENUM_13_BYTES VALUE 0x0C
		ENUM_14_BYTES VALUE 0x0D
		ENUM_15_BYTES VALUE 0x0E
		ENUM_16_BYTES VALUE 0x0F
	AUTH_MODE BIT[8:6]
		HASH VALUE 0x0
		HMAC VALUE 0x1
		CCM VALUE 0x0
		CMAC VALUE 0x1
	AUTH_KEY_SZ BIT[5:3]
		AES128 VALUE 0x0
		AES256 VALUE 0x2
	AUTH_ALG BIT[2:0]
		NONE VALUE 0x0
		SHA VALUE 0x1
		AES VALUE 0x2
		KASUMI VALUE 0x3
		SNOW3G VALUE 0x4
		ZUC VALUE 0x5

CRYPTO_AUTH_SEG_SIZE ADDRESS 0x0304 RW
CRYPTO_AUTH_SEG_SIZE RESET_VALUE 0x00000000
	AUTH_SIZE BIT[31:0]

CRYPTO_AUTH_SEG_START ADDRESS 0x0308 RW
CRYPTO_AUTH_SEG_START RESET_VALUE 0x00000000
	AUTH_START BIT[31:0]

CRYPTO_AUTH_KEYn(n):(0)-(15) ARRAY 0x00003040+0x4*n
CRYPTO_AUTH_KEY0 ADDRESS 0x3040 W
CRYPTO_AUTH_KEY0 RESET_VALUE 0x00000000
	CRYPTO_AUTH_KEY BIT[31:0]

CRYPTO_AUTH_IVn(n):(0)-(7) ARRAY 0x00000310+0x4*n
CRYPTO_AUTH_IV0 ADDRESS 0x0310 RW
CRYPTO_AUTH_IV0 RESET_VALUE 0x00000000
	AUTH_IVN BIT[31:0]

CRYPTO_AUTH_INFO_NONCEn(n):(0)-(3) ARRAY 0x00000350+0x4*n
CRYPTO_AUTH_INFO_NONCE0 ADDRESS 0x0350 RW
CRYPTO_AUTH_INFO_NONCE0 RESET_VALUE 0x00000000
	CTRL_INFO_NONCE BIT[31:0]

CRYPTO_AUTH_BYTECNT0 ADDRESS 0x0390 RW
CRYPTO_AUTH_BYTECNT0 RESET_VALUE 0x00000000
	AUTH_BYTECNT0 BIT[31:0]

CRYPTO_AUTH_BYTECNT1 ADDRESS 0x0394 RW
CRYPTO_AUTH_BYTECNT1 RESET_VALUE 0x00000000
	AUTH_BYTECNT1 BIT[31:0]

CRYPTO_AUTH_EXP_MACn(n):(0)-(7) ARRAY 0x000003A0+0x4*n
CRYPTO_AUTH_EXP_MAC0 ADDRESS 0x03A0 RW
CRYPTO_AUTH_EXP_MAC0 RESET_VALUE 0x00000000
	EXP_MAC BIT[31:0]

CRYPTO_CONFIG ADDRESS 0x0400 RW
CRYPTO_CONFIG RESET_VALUE 0x000E001F
	REQ_SIZE BIT[20:17]
		ENUM_1_BEAT VALUE 0x0
		ENUM_2_BEATS VALUE 0x1
		ENUM_3_BEATS VALUE 0x2
		ENUM_4_BEATS VALUE 0x3
		ENUM_5_BEATS VALUE 0x4
		ENUM_6_BEATS VALUE 0x5
		ENUM_7_BEATS VALUE 0x6
		ENUM_8_BEATS VALUE 0x7
		ENUM_9_BEATS VALUE 0x8
		ENUM_10_BEATS VALUE 0x9
		ENUM_11_BEATS VALUE 0xA
		ENUM_12_BEATS VALUE 0xB
		ENUM_13_BEATS VALUE 0xC
		ENUM_14_BEATS VALUE 0xD
		ENUM_15_BEATS VALUE 0xE
		ENUM_16_BEATS VALUE 0xF
	MAX_QUEUED_REQS BIT[16:14]
		ENUM_1_REQS VALUE 0x0
		ENUM_2_REQS VALUE 0x1
		ENUM_3_REQS VALUE 0x2
	IRQ_ENABLE BIT[13:10]
	LITTLE_ENDIAN_MODE BIT[9]
	PIPE_SET_SELECT BIT[8:5]
	HIGH_SPD_DATA_EN_N BIT[4]
	MASK_DOUT_INTR BIT[3]
	MASK_DIN_INTR BIT[2]
	MASK_OP_DONE_INTR BIT[1]
	MASK_ERR_INTR BIT[0]

CRYPTO_DEBUG_ENABLE ADDRESS 0x5000 RW
CRYPTO_DEBUG_ENABLE RESET_VALUE 0x00000000
	DBG_EN BIT[9]
	MAXI2AXI_DBG_SEL BIT[8:6]
	DBG_SEL BIT[5:0]
		DEBUG_DISABLED VALUE 0x00
		AUTH_STATE VALUE 0x01
		ENCR_STATE VALUE 0x02
		HSD_CTRL_STATE VALUE 0x03
		HSD_DIN_SEG_CNTR VALUE 0x04
		HSD_DOUT_SEG_CNTR VALUE 0x05
		HSD_DIN_PIPE_AVAIL VALUE 0x06
		HSD_DOUT_PIPE_AVAIL VALUE 0x07
		AXI_STATE VALUE 0x08
		ENCR_DES_SEG_CNTR VALUE 0x09
		ENCR_DES_TOTAL_CNTR VALUE 0x0A
		ENCR_AES_SEG_CNTR VALUE 0x0B
		ENCR_AES_DU_CNTR VALUE 0x0C
		ENCR_AES_TOTAL_CNTR VALUE 0x0D
		ENCR_F8_SEG_CNTR VALUE 0x0E
		ENCR_F8_TOTAL_CNTR VALUE 0x0F
		ENCR_RND_CNTRS VALUE 0x10
		AUTH_AES_SEG_CNTR VALUE 0x11
		AUTH_AES_TOTAL_CNTR VALUE 0x12
		AUTH_PAD_SEG_CNTR VALUE 0x13
		AUTH_PAD_TOTAL_CNTR VALUE 0x14
		AUTH_F9_SEG_CNTR VALUE 0x15
		AUTH_F9_TOTAL_CNTR VALUE 0x16
		AUTH_RND_CNTRS VALUE 0x17
		ENCR_FIFO_LEVELS VALUE 0x18
		AUTH_FIFO_LEVELS VALUE 0x19
		ENGINE_FIFO_LEVELS VALUE 0x1A
		AHB2AHB_SLAVE VALUE 0x1B
		AHB2AHB_MASTER VALUE 0x1C
		MAXI2AXI_DBG VALUE 0x1D

CRYPTO_DEBUG ADDRESS 0x5004 R
CRYPTO_DEBUG RESET_VALUE 0x00000000
	DEBUG_DISABLED BIT[31:0]

CRYPTO_PWR_CTRL ADDRESS 0x5008 RW
CRYPTO_PWR_CTRL RESET_VALUE 0x00000000
	AUTO_SHUTDOWN_EN BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_CRYPTO_TOP.BAM (level 4)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=MODEM_TOP+0x001C4000 MAX=MODEM_TOP+0x001D8FFF APRE=MSS_CRYPTO_ SPRE=MSS_CRYPTO_ BPRE=MSS_CRYPTO_ ABPRE=MSS_CRYPTO_ FPRE=MSS_CRYPTO_

BAM_CTRL ADDRESS 0x0000 RW
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20]
	CACHE_MISS_ERR_RESP_EN BIT[19]
	LOCAL_CLK_GATING BIT[18:17]
	IBC_DISABLE BIT[16]
	BAM_CACHED_DESC_STORE BIT[15]
	BAM_DESC_CACHE_SEL BIT[14:13]
	BAM_TESTBUS_SEL BIT[11:5]
	BAM_EN_ACCUM BIT[4]
	BAM_EN BIT[1]
	BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x0040 R
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x0044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31]
	TIMER_RUN BIT[30]
	TIMER_MODE BIT[29]
	TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x0014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4]
	BAM_EMPTY_IRQ BIT[3]
	BAM_ERROR_IRQ BIT[2]
	BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4]
	BAM_EMPTY_CLR BIT[3]
	BAM_ERROR_CLR BIT[2]
	BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4]
	BAM_EMPTY_EN BIT[3]
	BAM_ERROR_EN BIT[2]
	BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31]
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
	MULTIPLE_EVENTS_SIZE_EN BIT[29]
	BAM_ZLT_W_CD_SUPPORT BIT[28]
	BAM_CD_ENABLE BIT[27]
	BAM_AU_ACCUMED BIT[26]
	BAM_PSM_P_HD_DATA BIT[25]
	BAM_REG_P_EN BIT[24]
	BAM_WB_DSC_AVL_P_RST BIT[23]
	BAM_WB_RETR_SVPNT BIT[22]
	BAM_WB_CSW_ACK_IDL BIT[21]
	BAM_WB_BLK_CSW BIT[20]
	BAM_WB_P_RES BIT[19]
	BAM_SI_P_RES BIT[18]
	BAM_AU_P_RES BIT[17]
	BAM_PSM_P_RES BIT[16]
	BAM_PSM_CSW_REQ BIT[15]
	BAM_SB_CLK_REQ BIT[14]
	BAM_IBC_DISABLE BIT[13]
	BAM_NO_EXT_P_RST BIT[12]
	BAM_FULL_PIPE BIT[11]
	BAM_ADML_SYNC_BRIDGE BIT[3]
	BAM_PIPE_CNFG BIT[2]
	BAM_ADML_DEEP_CONS_FIFO BIT[1]
	BAM_ADML_INCR4_EN_N BIT[0]

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x00000003
	NO_SW_OFFSET_REVERT_BACK BIT[1]
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

BAM_REVISION ADDRESS 0x1000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24]
	CMD_DESC_EN BIT[23]
	DESC_CACHE_DEPTH BIT[22:21]
	NUM_INACTIV_TMRS BIT[20]
	INACTIV_TMRS_EXST BIT[19]
	HIGH_FREQUENCY_BAM BIT[18]
	BAM_HAS_NO_BYPASS BIT[17]
	SECURED BIT[16]
	USE_VMIDMT BIT[15]
	AXI_ACTIVE BIT[14]
	CE_BUFFER_SIZE BIT[13:12]
	NUM_EES BIT[11:8]
	REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x1008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24]
	PERIPH_NON_PIPE_GRP BIT[23:16]
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
	BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21]
	SW_EVENTS_SEL BIT[20:19]
	BAM_DATA_ERASE BIT[18]
	BAM_DATA_FLUSH BIT[17]
	BAM_CLK_ALWAYS_ON BIT[16]
	BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x1014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
	BAM_ERR_HVMID BIT[22:18]
	BAM_ERR_DIRECT_MODE BIT[17]
	BAM_ERR_HCID BIT[16:12]
	BAM_ERR_HPROT BIT[11:8]
	BAM_ERR_HBURST BIT[7:5]
	BAM_ERR_HSIZE BIT[4:3]
	BAM_ERR_HWRITE BIT[2]
	BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x2000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13]
	BAM_VMID BIT[12:8]
	BAM_RST_BLOCK BIT[7]
	BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(1) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8]
	BAM_P_SUP_GROUP BIT[7:3]
	BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31]
	P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(1) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16]
	P_WRITE_NWD BIT[11]
	P_PREFETCH_LIMIT BIT[10:9]
	P_AUTO_EOB_SEL BIT[8:7]
	P_AUTO_EOB BIT[6]
	P_SYS_MODE BIT[5]
	P_SYS_STRM BIT[4]
	P_DIRECTION BIT[3]
	P_EN BIT[1]

BAM_P_RSTn(n):(0)-(1) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(1) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4]
	P_PIPE_EMPTY BIT[3]
	P_LAST_DESC_ZLT BIT[2]
	P_PROD_HALTED BIT[1]
	P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(1) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7]
	P_PIPE_RST_ERROR_IRQ BIT[6]
	P_TRNSFR_END_IRQ BIT[5]
	P_ERR_IRQ BIT[4]
	P_OUT_OF_DESC_IRQ BIT[3]
	P_WAKE_IRQ BIT[2]
	P_TIMER_IRQ BIT[1]
	P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(1) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7]
	P_PIPE_RST_ERROR_CLR BIT[6]
	P_TRNSFR_END_CLR BIT[5]
	P_ERR_CLR BIT[4]
	P_OUT_OF_DESC_CLR BIT[3]
	P_WAKE_CLR BIT[2]
	P_TIMER_CLR BIT[1]
	P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(1) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7]
	P_PIPE_RST_ERROR_EN BIT[6]
	P_TRNSFR_END_EN BIT[5]
	P_ERR_EN BIT[4]
	P_OUT_OF_DESC_EN BIT[3]
	P_WAKE_EN BIT[2]
	P_TIMER_EN BIT[1]
	P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(1) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(1) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31]
	P_TIMER_RUN BIT[30]
	P_TIMER_MODE BIT[29]
	P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(1) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(1) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
	BAM_P_SB_UPDATED BIT[26]
	BAM_P_NWD_TOGGLE BIT[25]
	BAM_P_NWD_TOGGLE_R BIT[24]
	BAM_P_WAIT_4_ACK BIT[23]
	BAM_P_ACK_TOGGLE BIT[22]
	BAM_P_ACK_TOGGLE_R BIT[21]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(1) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16]
	SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(1) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16]
	AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(1) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31]
	PSM_DESC_IRQ BIT[30]
	PSM_DESC_IRQ_DONE BIT[29]
	PSM_GENERAL_BITS BIT[28:25]
	PSM_CONS_STATE BIT[24:22]
	PSM_PROD_SYS_STATE BIT[21:19]
	PSM_PROD_B2B_STATE BIT[18:16]
	PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(1) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(1) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16]
	PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(1) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16]
	PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(1) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16]
	P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(1) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(1) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16]
	P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(1) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(1) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(1) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(1) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16]
	DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(1) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16]
	RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(1) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(1) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(1) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(1) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(1) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_RFC (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_RFC' does not directly contain any register.
----------------------------------------------------------------------------------------

mss_rfc MODULE OFFSET=MODEM_TOP+0x001B8000 MAX=MODEM_TOP+0x001BFFFF APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_RFC.PDMEM (level 4)
----------------------------------------------------------------------------------------
pdmem MODULE OFFSET=MODEM_TOP+0x001B8000 MAX=MODEM_TOP+0x001BDFFF APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

PDMEM_MIN ADDRESS 0x0000 RW
PDMEM_MIN RESET_VALUE 0x00000000
	Z BIT[31:0]

PDMEM_MAX ADDRESS 0x5FFC RW
PDMEM_MAX RESET_VALUE 0x00000000
	Z BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MPSS_TOP.MSS_RFC.RFC_SWI (level 4)
----------------------------------------------------------------------------------------
rfc_swi MODULE OFFSET=MODEM_TOP+0x001BFE00 MAX=MODEM_TOP+0x001BFFFF APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

RFC_MSTS ADDRESS 0x0000 R
RFC_MSTS RESET_VALUE 0x00000000
	LOCKED BIT[2]
	SLEEP BIT[1]
	SLEEPDEEP BIT[0]

RFC_MCTL ADDRESS 0x0004 RW
RFC_MCTL RESET_VALUE 0x00000000
	ENABLE BIT[0]

RFC_IPC ADDRESS 0x0008 C
RFC_IPC RESET_VALUE 0x00000000
	M3_TO_Q6_EVT BIT[7:4]
	Q6_TO_M3_EVT BIT[3:0]

RFC_PIC0MSK ADDRESS 0x000C RW
RFC_PIC0MSK RESET_VALUE 0x00000000
	MASK BIT[7:0]

RFC_PIC0STS ADDRESS 0x0010 RW
RFC_PIC0STS RESET_VALUE 0x00000000
	MONITOR_DONE BIT[7:0]

RFC_PIC1MSK ADDRESS 0x0014 RW
RFC_PIC1MSK RESET_VALUE 0x00000000
	MASK BIT[3:0]

RFC_PIC1STS ADDRESS 0x0018 RW
RFC_PIC1STS RESET_VALUE 0x00000000
	Q6_TO_M3_EVT BIT[3:0]

RFC_PIC2MSK ADDRESS 0x001C RW
RFC_PIC2MSK RESET_VALUE 0x00000000
	MASK BIT[7:0]

RFC_PIC2STS ADDRESS 0x0020 RW
RFC_PIC2STS RESET_VALUE 0x00000000
	DMAC_DONE BIT[7:0]

RFC_PIC3MSK ADDRESS 0x0024 RW
RFC_PIC3MSK RESET_VALUE 0x00000000
	MASK BIT[26:0]

RFC_PIC3STS ADDRESS 0x0028 RW
RFC_PIC3STS RESET_VALUE 0x00000000
	RFFE_PERR BIT[26:20]
	BP_DONE BIT[19:18]
	RFFE_CERR BIT[17:11]
	RFFE_DONE BIT[10:4]
	SSBI_ERROR BIT[3:2]
	SSBI_DONE BIT[1:0]

RFC_UTIME ADDRESS 0x002C R
RFC_UTIME RESET_VALUE 0x00000000
	COUNT BIT[23:0]

RFC_MON ADDRESS 0x0030 R
RFC_MON RESET_VALUE 0x00000000
	ACTIVE BIT[7:0]

RFC_MONn(n):(0)-(7) ARRAY 0x00000034+0x4*n
RFC_MON0 ADDRESS 0x0034 RW
RFC_MON0 RESET_VALUE 0x00000000
	DISARM BIT[19]
	COUNT BIT[18:0]

RFC_DMAC ADDRESS 0x0054 R
RFC_DMAC RESET_VALUE 0x00000000
	ACTIVE BIT[7:0]

RFC_DMACnSRC(n):(0)-(7) ARRAY 0x00000058+0x10*n
RFC_DMAC0SRC ADDRESS 0x0058 RW
RFC_DMAC0SRC RESET_VALUE 0x00000000
	SRC BIT[31:0]

RFC_DMACnDST(n):(0)-(7) ARRAY 0x0000005C+0x10*n
RFC_DMAC0DST ADDRESS 0x005C RW
RFC_DMAC0DST RESET_VALUE 0x00000000
	DST BIT[14:2]

RFC_DMACnLNK(n):(0)-(7) ARRAY 0x00000060+0x10*n
RFC_DMAC0LNK ADDRESS 0x0060 RW
RFC_DMAC0LNK RESET_VALUE 0x00000000
	WRTCUR BIT[15]
	LNK BIT[14:2]

RFC_DMACnCTL(n):(0)-(7) ARRAY 0x00000064+0x10*n
RFC_DMAC0CTL ADDRESS 0x0064 RW
RFC_DMAC0CTL RESET_VALUE 0x00000000
	EVTDONE BIT[29]
	WRTBACK BIT[28]
	FRZDST BIT[27]
	FRZSRC BIT[26]
	DATSRC BIT[25]
	WB4EXE BIT[24]
	WAITON BIT[20:16]
		NOWAIT0 VALUE 0x00
		SSBI0_NOT_ACTIVE VALUE 0x01
		SSBI1_NOT_ACTIVE VALUE 0x02
		NOWAIT1 VALUE 0x03
		NOWAIT2 VALUE 0x04
		NOWAIT3 VALUE 0x05
		NOWAIT4 VALUE 0x06
		NOWAIT5 VALUE 0x07
		MON0_NOT_ACTIVE VALUE 0x08
		MON1_NOT_ACTIVE VALUE 0x09
		MON2_NOT_ACTIVE VALUE 0x0A
		MON3_NOT_ACTIVE VALUE 0x0B
		MON4_NOT_ACTIVE VALUE 0x0C
		MON5_NOT_ACTIVE VALUE 0x0D
		MON6_NOT_ACTIVE VALUE 0x0E
		MON7_NOT_ACTIVE VALUE 0x0F
		DMAC0_NOT_ACTIVE VALUE 0x10
		DMAC1_NOT_ACTIVE VALUE 0x11
		DMAC2_NOT_ACTIVE VALUE 0x12
		DMAC3_NOT_ACTIVE VALUE 0x13
		DMAC4_NOT_ACTIVE VALUE 0x14
		DMAC5_NOT_ACTIVE VALUE 0x15
		DMAC6_NOT_ACTIVE VALUE 0x16
		DMAC7_NOT_ACTIVE VALUE 0x17
		RFFE0_NOT_ACTIVE VALUE 0x18
		RFFE1_NOT_ACTIVE VALUE 0x19
		RFFE2_NOT_ACTIVE VALUE 0x1A
		RFFE3_NOT_ACTIVE VALUE 0x1B
		RFFE4_NOT_ACTIVE VALUE 0x1C
		RFFE5_NOT_ACTIVE VALUE 0x1D
		RFFE6_NOT_ACTIVE VALUE 0x1E
		NOWAIT6 VALUE 0x1F
	XLEN BIT[11:2]

RFC_RFI ADDRESS 0x00D8 R
RFC_RFI RESET_VALUE 0x00000000
	RFFE_ACTIVE BIT[8:2]
	SSBI_ACTIVE BIT[1:0]

RFC_GRFC_SET ADDRESS 0x00DC RW
RFC_GRFC_SET RESET_VALUE 0x00000000
	SET BIT[23:0]

RFC_GRFC_CLR ADDRESS 0x00E0 C
RFC_GRFC_CLR RESET_VALUE 0x00000000
	CLR BIT[23:0]

RFC_SSBIn(n):(0)-(1) ARRAY 0x000000E4+0x8*n
RFC_SSBI0 ADDRESS 0x00E4 RW
RFC_SSBI0 RESET_VALUE 0x00000000
	RBDLY BIT[2]
	MODE BIT[1:0]
		MODE0 VALUE 0x0
		MODE1 VALUE 0x1
		MODE2 VALUE 0x2
		MODE3 VALUE 0x3

RFC_SSBInDAT(n):(0)-(1) ARRAY 0x000000E8+0x8*n
RFC_SSBI0DAT ADDRESS 0x00E8 RW
RFC_SSBI0DAT RESET_VALUE 0x00000000
	B3 BIT[31:24]
	B2 BIT[23:16]
	B1 BIT[15:8]
	B0 BIT[7:0]

RFC_RFFEn(n):(0)-(6) ARRAY 0x000000F4+0x8*n
RFC_RFFE0 ADDRESS 0x00F4 RW
RFC_RFFE0 RESET_VALUE 0x00000000
	AUTOX BIT[28]
	CMD BIT[27:26]
		W0 VALUE 0x0
		REG VALUE 0x1
		XREG VALUE 0x2
		XLREG VALUE 0x3
	RBDLY BIT[25]
	RBHRATE BIT[24]
	SID BIT[23:20]
	XCNT BIT[19:18]
		ONE VALUE 0x0
		TWO VALUE 0x1
		THREE VALUE 0x2
		FOUR VALUE 0x3
	MODE BIT[17:16]
		MODE0 VALUE 0x0
		MODE1 VALUE 0x1
		MODE2 VALUE 0x2
		MODE3 VALUE 0x3
	A BIT[15:0]

RFC_RFFEnDAT(n):(0)-(6) ARRAY 0x000000F8+0x8*n
RFC_RFFE0DAT ADDRESS 0x00F8 RW
RFC_RFFE0DAT RESET_VALUE 0x00000000
	B3 BIT[31:24]
	B2 BIT[23:16]
	B1 BIT[15:8]
	B0 BIT[7:0]

RFC_BPn(n):(0)-(1) ARRAY 0x0000012C+0x4*n
RFC_BP0 ADDRESS 0x012C RW
RFC_BP0 RESET_VALUE 0x00000000
	NMI BIT[31]
	DISARM BIT[30]
	DBUS BIT[29]
	WRT BIT[28]
	A BIT[14:2]

RFC_RFI_ERR ADDRESS 0x0134 R
RFC_RFI_ERR RESET_VALUE 0x00000000
	RFFE6_PERR BIT[27:24]
	RFFE5_PERR BIT[23:20]
	RFFE4_PERR BIT[19:16]
	RFFE3_PERR BIT[15:12]
	RFFE2_PERR BIT[11:8]
	RFFE1_PERR BIT[7:4]
	RFFE0_PERR BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MSS_QDSP6SS_PUB (level 2)
----------------------------------------------------------------------------------------
mss_qdsp6ss_pub MODULE OFFSET=MODEM_TOP+0x00080000 MAX=MODEM_TOP+0x0008403F APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

QDSP6SS_VERSION ADDRESS 0x0000 R
QDSP6SS_VERSION RESET_VALUE 0x10030000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

QDSP6SS_CONFIG_ID ADDRESS 0x0004 R
QDSP6SS_CONFIG_ID RESET_VALUE 0x00000000
	NUM_L2VIC_SRC BIT[31:20]
	ECS_PRESENT BIT[16]
	PMIC_IF_PRESENT BIT[15]
	CORE_ON_VSSCCX BIT[14]
	CORE_ON_VDDCX BIT[13]
	APU_PRESENT BIT[12]
	LDO_PRESENT BIT[11]
	BHS_PRESENT BIT[10]
	PLL_VOTE BIT[9]
	PLL_PRESENT BIT[8]
	CORE_TYPE BIT[7:4]
	L2_SIZE BIT[3:0]

QDSP6SS_RST_EVB ADDRESS 0x0010 RW
QDSP6SS_RST_EVB RESET_VALUE 0x00000000
	EVB BIT[27:4]

QDSP6SS_RESET ADDRESS 0x0014 RW
QDSP6SS_RESET RESET_VALUE 0x00000007
	CORE_ARCH_ARES BIT[12]
	CORE_NONRET_ARES BIT[11]
	CORE_RET_ARES BIT[10]
	AXIM2_ARES BIT[9]
	AXIS_ARES BIT[8]
	ATBM_ARES BIT[7]
	AHBM_ARES BIT[6]
	AXIM_ARES BIT[5]
	ETM_ISDB_ARES BIT[4]
	BUS_ARES_ENA BIT[2]
	CORE_ARES BIT[1]
	STOP_CORE BIT[0]

QDSP6SS_DBG_CFG ADDRESS 0x0018 RW
QDSP6SS_DBG_CFG RESET_VALUE 0x00000001
	DBG_SW_REG BIT[31:24]
	DBG_SPARE BIT[23:16]
	CTI_TIHS_ENA BIT[1]
	DBG_ARES_ENA BIT[0]

QDSP6SS_RET_CFG ADDRESS 0x001C RW
QDSP6SS_RET_CFG RESET_VALUE 0x00000003
	ARCH_ARES_ENA BIT[1]
	RET_ARES_ENA BIT[0]

QDSP6SS_GFMUX_CTL ADDRESS 0x0020 RW
QDSP6SS_GFMUX_CTL RESET_VALUE 0x00000100
	IDLE_CORE_CLK_EN BIT[9]
	SRC_SWITCH_CLK_OVR BIT[8]
	CLK_SRC_SEL BIT[3:2]
	CLK_ENA BIT[1]
	CLK_ARES BIT[0]

QDSP6SS_GFMUX_STATUS ADDRESS 0x0024 R
QDSP6SS_GFMUX_STATUS RESET_VALUE 0x00000000
	SEL_STATUS BIT[4:1]
	SWITCH_STATUS BIT[0]

QDSP6SS_CORE_CMD_RCGR ADDRESS 0x0028 RW
QDSP6SS_CORE_CMD_RCGR RESET_VALUE 0x00000000
	ROOT_OFF BIT[31]
	DIRTY_CFG_RCGR BIT[4]
	ROOT_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	UPDATE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QDSP6SS_CORE_CFG_RCGR ADDRESS 0x002C RW
QDSP6SS_CORE_CFG_RCGR RESET_VALUE 0x00000000
	SRC_SEL BIT[10:8]
		SRC0 VALUE 0x0
		SRC1 VALUE 0x1
		SRC2 VALUE 0x2
		SRC3 VALUE 0x3
		SRC4 VALUE 0x4
		SRC5 VALUE 0x5
		SRC6 VALUE 0x6
		SRC7 VALUE 0x7
	SRC_DIV BIT[4:0]
		BYPASS VALUE 0x00
		DIV1 VALUE 0x01
		DIV1_5 VALUE 0x02
		DIV2 VALUE 0x03
		DIV2_5 VALUE 0x04
		DIV3 VALUE 0x05
		DIV3_5 VALUE 0x06
		DIV4 VALUE 0x07
		DIV4_5 VALUE 0x08
		DIV5 VALUE 0x09
		DIV5_5 VALUE 0x0A
		DIV6 VALUE 0x0B
		DIV6_5 VALUE 0x0C
		DIV7 VALUE 0x0D
		DIV7_5 VALUE 0x0E
		DIV8 VALUE 0x0F
		DIV8_5 VALUE 0x10
		DIV9 VALUE 0x11
		DIV9_5 VALUE 0x12
		DIV10 VALUE 0x13
		DIV10_5 VALUE 0x14
		DIV11 VALUE 0x15
		DIV11_5 VALUE 0x16
		DIV12 VALUE 0x17
		DIV12_5 VALUE 0x18
		DIV13 VALUE 0x19
		DIV13_5 VALUE 0x1A
		DIV14 VALUE 0x1B
		DIV14_5 VALUE 0x1C
		DIV15 VALUE 0x1D
		DIV15_5 VALUE 0x1E
		DIV16 VALUE 0x1F

QDSP6SS_PWR_CTL ADDRESS 0x0030 RW
QDSP6SS_PWR_CTL RESET_VALUE 0x00300000
	LDO_PWR_UP BIT[26]
	LDO_BYP BIT[25]
	BHS_ON BIT[24]
	CLAMP_QMC_MEM BIT[22]
	CLAMP_WL BIT[21]
	CLAMP_IO BIT[20]
	SLP_RET_N BIT[19]
	L2DATA_STBY_N BIT[18]
	ETB_SLP_NRET_N BIT[17]
	L1IU_SLP_NRET_N BIT[16:15]
	L1DU_SLP_NRET_N BIT[14:13]
	L2PLRU_SLP_NRET_N BIT[12]
	L2TAG_SLP_NRET_N BIT[11:8]
	L2DATA_SLP_NRET_N BIT[7:0]

QDSP6SS_CGC_OVERRIDE ADDRESS 0x0034 RW
QDSP6SS_CGC_OVERRIDE RESET_VALUE 0x00001408
	CP_CLK_EN BIT[15]
	AXIM2_CLK_EN BIT[14]
	AXIS_CLK_EN BIT[13]
	AXIM_CLK_EN BIT[12]
	AHBM_CLK_EN BIT[11]
	AHBS_CLK_EN BIT[10]
	PRIV_AHBS_CLK_EN BIT[9:8]
	TCXO_CLK_EN BIT[7]
	L2VIC_AHBS_CLK_EN BIT[6:5]
	TEST_AHBS_CLK_EN BIT[4]
	PUB_AHBS_CLK_EN BIT[3]
	CORE_BUS_EN BIT[2]
	CORE_RCLK_EN BIT[1]
	CORE_CLK_EN BIT[0]

QDSP6SS_XO_CBCR ADDRESS 0x0038 RW
QDSP6SS_XO_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

QDSP6SS_SLEEP_CBCR ADDRESS 0x003C RW
QDSP6SS_SLEEP_CBCR RESET_VALUE 0x80000000
	CLKOFF BIT[31]
	CLKEN BIT[0]

QDSP6SS_NMI ADDRESS 0x0040 W
QDSP6SS_NMI RESET_VALUE 0x0000000X
	CLEAR_STATUS BIT[1]
	SET_NMI BIT[0]

QDSP6SS_NMI_STATUS ADDRESS 0x0044 R
QDSP6SS_NMI_STATUS RESET_VALUE 0x00000000
	WDOG_TRIG BIT[1]
	PUBCSR_TRIG BIT[0]

QDSP6SS_CLOCK_SPDM_MON ADDRESS 0x0048 RW
QDSP6SS_CLOCK_SPDM_MON RESET_VALUE 0x00000000
	Q6_MON_CLKEN BIT[0]

QDSP6SS_STATERET_CTL ADDRESS 0x004C RW
QDSP6SS_STATERET_CTL RESET_VALUE 0x00000000
	WAKEUP_IN BIT[3]
	WAKE_IRQ BIT[2]
	RESTORE BIT[1]
	SAVE BIT[0]

QDSP6SS_LDO_CFG0 ADDRESS 0x0050 RW
QDSP6SS_LDO_CFG0 RESET_VALUE 0x00000000
	LDO_TEST BIT[26]
	IDAC_EN BIT[24]
	LDO_CTL1 BIT[15:8]

QDSP6SS_LDO_CFG1 ADDRESS 0x0054 RW
QDSP6SS_LDO_CFG1 RESET_VALUE 0x00000000
	LDO_VREF_TRIM_SEL BIT[13]
	LDO_VREF_TRIM_SW BIT[12:8]
	DIG_CTL BIT[7:0]

QDSP6SS_LDO_CFG2 ADDRESS 0x0058 RW
QDSP6SS_LDO_CFG2 RESET_VALUE 0x00000000
	REF_CTL BIT[15:8]
	IDAC_CTL1 BIT[7:0]

QDSP6SS_LDO_VREF_SET ADDRESS 0x005C RW
QDSP6SS_LDO_VREF_SET RESET_VALUE 0x00010000
	LDO_VREF_SEL BIT[17]
	LDO_VREF_SEL_RST BIT[16]
	VREF_RET BIT[14:8]
	VREF_LDO BIT[6:0]

QDSP6SS_LDO_VREF_TEST_CFG ADDRESS 0x0060 RW
QDSP6SS_LDO_VREF_TEST_CFG RESET_VALUE 0x00000000
	LD_MSB BIT[23:16]
	LD_LSB BIT[15:8]
	OSC_CTL BIT[7:0]

QDSP6SS_LDO_VREF_CMD ADDRESS 0x0064 W
QDSP6SS_LDO_VREF_CMD RESET_VALUE 0x00000000
	LDO_VREF_SEL_UPDATE BIT[0]

QDSP6SS_QMC_SVS_CTL ADDRESS 0x0068 RW
QDSP6SS_QMC_SVS_CTL RESET_VALUE 0x00000000
	QMC_MEM_SVS_SEL BIT[1]
	QMC_MEM_SVS BIT[0]

QDSP6SS_BHS_STATUS ADDRESS 0x006C R
QDSP6SS_BHS_STATUS RESET_VALUE 0x00000000
	BHS_EN_REST_ACK BIT[0]

QDSP6SS_LDO_EFUSE_STATUS ADDRESS 0x0070 R
QDSP6SS_LDO_EFUSE_STATUS RESET_VALUE 0x00000000
	LDO_VREF_TRIM BIT[5:1]
	LDO_EN BIT[0]

QDSP6SS_BHS_CTL ADDRESS 0x0074 RW
QDSP6SS_BHS_CTL RESET_VALUE 0x0000000F
	DRIVE_SEL BIT[3:0]

QDSP6SS_SPM_SW_TRIG ADDRESS 0x0080 W
QDSP6SS_SPM_SW_TRIG RESET_VALUE 0x00000000
	CMD BIT[1:0]

QDSP6SS_SPM_TRIG_STATUS ADDRESS 0x0084 R
QDSP6SS_SPM_TRIG_STATUS RESET_VALUE 0x00000000
	BUSY BIT[1:0]

QDSP6SS_INTF_HALTREQ ADDRESS 0x0088 RW
QDSP6SS_INTF_HALTREQ RESET_VALUE 0x00000000
	AXIM2 BIT[2]
	AXIM BIT[1]
	ALL BIT[0]

QDSP6SS_INTF_HALTACK ADDRESS 0x008C R
QDSP6SS_INTF_HALTACK RESET_VALUE 0x00000000
	AXIM2 BIT[2]
	AXIM BIT[1]
	ALL BIT[0]

QDSP6SS_INTFCLAMP_SET ADDRESS 0x0090 W
QDSP6SS_INTFCLAMP_SET RESET_VALUE 0x00000000
	AXIM2_CLAMP_E BIT[3]
	AXIM2_CLAMP_L BIT[2]
	AXIM_CLAMP_E BIT[1]
	AXIM_CLAMP_L BIT[0]

QDSP6SS_INTFCLAMP_CLEAR ADDRESS 0x0094 W
QDSP6SS_INTFCLAMP_CLEAR RESET_VALUE 0x00000000
	AXIM2_CLAMP_E BIT[3]
	AXIM2_CLAMP_L BIT[2]
	AXIM_CLAMP_E BIT[1]
	AXIM_CLAMP_L BIT[0]

QDSP6SS_INTFCLAMP_STATUS ADDRESS 0x0098 R
QDSP6SS_INTFCLAMP_STATUS RESET_VALUE 0x0000000C
	AXIM2_CLAMP_E BIT[3]
	AXIM2_CLAMP_L BIT[2]
	AXIM_CLAMP_E BIT[1]
	AXIM_CLAMP_L BIT[0]

QDSP6SS_INTF_FIFO_RESET ADDRESS 0x00A0 RW
QDSP6SS_INTF_FIFO_RESET RESET_VALUE 0x00000000
	AXIM2 BIT[1]
	AXIM BIT[0]

QDSP6SS_CP_PWR_CTL ADDRESS 0x00F0 RW
QDSP6SS_CP_PWR_CTL RESET_VALUE 0x00300000
	BHS_ON BIT[24]
	CLAMP_QMC_MEM BIT[22]
	CLAMP_WL BIT[21]
	CLAMP_IO BIT[20]
	SLP_RET_N BIT[19]
	L1S_SLP_NRET_N BIT[7:0]

QDSP6SS_STRAP_TCM ADDRESS 0x0100 RW
QDSP6SS_STRAP_TCM RESET_VALUE 0x00000000
	BASE_ADDR BIT[31:18]

QDSP6SS_STRAP_AHBUPPER ADDRESS 0x0104 RW
QDSP6SS_STRAP_AHBUPPER RESET_VALUE 0x00000000
	UPPER_ADDR BIT[31:14]

QDSP6SS_STRAP_AHBLOWER ADDRESS 0x0108 RW
QDSP6SS_STRAP_AHBLOWER RESET_VALUE 0x00000000
	LOWER_ADDR BIT[31:14]

QDSP6SS_STRAP_ACC ADDRESS 0x0110 RW
QDSP6SS_STRAP_ACC RESET_VALUE 0x00000000
	DATA BIT[31:0]

QDSP6SS_STRAP_QMC_ACC ADDRESS 0x0114 RW
QDSP6SS_STRAP_QMC_ACC RESET_VALUE 0x00000000
	STRAP_QMC_ACC_SEL BIT[31]
	STRAP_QMC_ACC BIT[7:0]

QDSP6SS_DCC_CTRL ADDRESS 0x0118 RW
QDSP6SS_DCC_CTRL RESET_VALUE 0x00000000
	CTRL BIT[31:0]

QDSP6SS_STRAP_AXIM2UPPER ADDRESS 0x011C RW
QDSP6SS_STRAP_AXIM2UPPER RESET_VALUE 0x00000000
	UPPER_ADDR BIT[31:14]

QDSP6SS_STRAP_AXIM2LOWER ADDRESS 0x0120 RW
QDSP6SS_STRAP_AXIM2LOWER RESET_VALUE 0x00000000
	LOWER_ADDR BIT[31:14]

QDSP6SS_PLL_MODE ADDRESS 0x0200 RW
QDSP6SS_PLL_MODE RESET_VALUE 0x00000000
	PLL_LOCK_DET BIT[31]
	PLL_ACTIVE_FLAG BIT[30]
	PLL_ACK_LATCH BIT[29]
	RESERVE_BITS28_24 BIT[28:24]
	PLL_HW_UPDATE_LOGIC_BYPASS BIT[23]
	PLL_UPDATE BIT[22]
	PLL_VOTE_FSM_RESET BIT[21]
	PLL_VOTE_FSM_ENA BIT[20]
	PLL_BIAS_COUNT BIT[19:14]
	PLL_LOCK_COUNT BIT[13:8]
	RESERVE_BITS7_4 BIT[7:4]
	PLL_PLLTEST BIT[3]
	PLL_RESET_N BIT[2]
	PLL_BYPASSNL BIT[1]
	PLL_OUTCTRL BIT[0]

QDSP6SS_PLL_L_VAL ADDRESS 0x0204 RW
QDSP6SS_PLL_L_VAL RESET_VALUE 0x00000000
	PLL_L BIT[15:0]

QDSP6SS_PLL_ALPHA_VAL ADDRESS 0x0208 RW
QDSP6SS_PLL_ALPHA_VAL RESET_VALUE 0x00000000
	PLL_ALPHA_31_0 BIT[31:0]

QDSP6SS_PLL_ALPHA_VAL_U ADDRESS 0x020C RW
QDSP6SS_PLL_ALPHA_VAL_U RESET_VALUE 0x00000000
	PLL_ALPHA_39_32 BIT[7:0]

QDSP6SS_PLL_USER_CTL ADDRESS 0x0210 RW
QDSP6SS_PLL_USER_CTL RESET_VALUE 0x00000001
	RESERVE_BITS31_28 BIT[31:28]
	SSC_MODE_CONTROL BIT[27]
	RESERVE_BITS26_25 BIT[26:25]
	ALPHA_EN BIT[24]
	RESERVE_BITS23_22 BIT[23:22]
	VCO_SEL BIT[21:20]
	RESERVE_BITS19_15 BIT[19:15]
	PRE_DIV_RATIO BIT[14:12]
	POST_DIV_RATIO BIT[11:8]
	OUTPUT_INV BIT[7]
	RESERVE_BITS6_5 BIT[6:5]
	PLLOUT_LV_TEST BIT[4]
	PLLOUT_LV_EARLY BIT[3]
	PLLOUT_LV_AUX2 BIT[2]
	PLLOUT_LV_AUX BIT[1]
	PLLOUT_LV_MAIN BIT[0]

QDSP6SS_PLL_USER_CTL_U ADDRESS 0x0214 RW
QDSP6SS_PLL_USER_CTL_U RESET_VALUE 0x00000004
	RESERVE_BITS31_12 BIT[31:12]
	LATCH_INTERFACE_BYPASS BIT[11]
	STATUS_REGISTER BIT[10:8]
	DSM BIT[7]
	WRITE_STATE BIT[6]
	TARGET_CTL BIT[5:3]
	LOCK_DET BIT[2]
	FREEZE_PLL BIT[1]
	TOGGLE_DET BIT[0]

QDSP6SS_PLL_CONFIG_CTL ADDRESS 0x0218 RW
QDSP6SS_PLL_CONFIG_CTL RESET_VALUE 0x4001051B
	SINGLE_DMET_MODE_ENABLE BIT[31]
	DMET_WINDOW_ENABLE BIT[30]
	TOGGLE_DET_SAMPLE_INTER BIT[29:26]
	TOGGLE_DET_THRESHOLD BIT[25:23]
	TOGGLE_DET_SAMPLE BIT[22:20]
	LOCK_DET_THRESHOLD BIT[19:12]
	LOCK_DET_SAMPLE_SIZE BIT[11:8]
	RESERVE_BITS7_6 BIT[7:6]
	REF_CYCLE BIT[5:4]
	KFN BIT[3:0]

QDSP6SS_PLL_TEST_CTL ADDRESS 0x021C RW
QDSP6SS_PLL_TEST_CTL RESET_VALUE 0x00000000
	BIAS_GEN_TRIM BIT[31:29]
	DCO BIT[28]
	PROCESS_CALB BIT[27:26]
	OVERRIDE_PROCESS_CALB BIT[25]
	FINE_FCW BIT[24:21]
	OVERRIDE_FINE_FCW BIT[20]
	COARSE_FCW BIT[19:13]
	OVERRIDE_COARSE BIT[12]
	DISABLE_LFSR BIT[11]
	DTEST_SEL BIT[10:8]
	DTEST_EN BIT[7]
	BYP_TESTAMP BIT[6]
	ATEST1_SEL BIT[5:4]
	ATEST0_SEL BIT[3:2]
	ATEST1_EN BIT[1]
	ATEST0_EN BIT[0]

QDSP6SS_PLL_TEST_CTL_U ADDRESS 0x0220 RW
QDSP6SS_PLL_TEST_CTL_U RESET_VALUE 0x00000000
	RESERVE_BITS31_14 BIT[31:14]
	OVERRIDE_FINE_FCW_MSB BIT[13]
	DTEST_MODE_SEL BIT[12:11]
	NMO_OSC_SEL BIT[10:9]
	NMO_EN BIT[8]
	NOISE_MAG BIT[7:5]
	NOISE_GEN BIT[4]
	OSC_BIAS_GND BIT[3]
	PLL_TEST_OUT_SEL BIT[2:1]
	CAL_CODE_UPDATE BIT[0]

QDSP6SS_PLL_STATUS ADDRESS 0x0224 R
QDSP6SS_PLL_STATUS RESET_VALUE 0x00000000
	STATUS_31_0 BIT[31:0]

QDSP6SS_PLL_FREQ_CTL ADDRESS 0x0228 RW
QDSP6SS_PLL_FREQ_CTL RESET_VALUE 0x00000000
	FREQUENCY_CTL_WORD BIT[31:0]

QDSP6SS_PLL_RCG_UPDATE_CFG ADDRESS 0x0240 RW
QDSP6SS_PLL_RCG_UPDATE_CFG RESET_VALUE 0x00000000
	RCG2PLL_UPD_EN BIT[1]
	PLL2RCG_UPD_EN BIT[0]

QDSP6SS_PLL_RCG_UPDATE_DLYCTL ADDRESS 0x0244 RW
QDSP6SS_PLL_RCG_UPDATE_DLYCTL RESET_VALUE 0x0000000F
	MATCH_VALUE BIT[4:0]

QDSP6SS_PLL_RCG_UPDATE_CMD ADDRESS 0x0248 W
QDSP6SS_PLL_RCG_UPDATE_CMD RESET_VALUE 0x00000000
	CMD BIT[0]

QDSP6SS_PLL_RCG_UPDATE_STATUS ADDRESS 0x023C R
QDSP6SS_PLL_RCG_UPDATE_STATUS RESET_VALUE 0x00000000
	RCG2PLL_UPD_STATUS BIT[1]
	PLL2RCG_UPD_STATUS BIT[0]

QDSP6SS_EXT_WAKEUP ADDRESS 0x1000 W
QDSP6SS_EXT_WAKEUP RESET_VALUE 0x00000000
	CMD BIT[0]

QDSP6SS_EXT_PD ADDRESS 0x1004 W
QDSP6SS_EXT_PD RESET_VALUE 0x00000000
	CMD BIT[0]

QDSP6SS_TEST_BUS_CTL ADDRESS 0x2000 RW
QDSP6SS_TEST_BUS_CTL RESET_VALUE 0x00000000
	SPARE_CFG BIT[31:24]
	TESTBUS_EN BIT[17]
	Q6_SEL BIT[16]
	SEL BIT[15:0]

QDSP6SS_TEST_BUS_VALUE ADDRESS 0x2004 R
QDSP6SS_TEST_BUS_VALUE RESET_VALUE 0x00000000
	VALUE BIT[31:0]

QDSP6SS_TEST_BUS_WDATA ADDRESS 0x2008 RW
QDSP6SS_TEST_BUS_WDATA RESET_VALUE 0x00000000
	VALUE BIT[31:0]

QDSP6SS_PWRDBG_CTL ADDRESS 0x200C RW
QDSP6SS_PWRDBG_CTL RESET_VALUE 0x00000000
	ENA BIT[0]

QDSP6SS_TEST_CLK_CTL ADDRESS 0x2010 RW
QDSP6SS_TEST_CLK_CTL RESET_VALUE 0x00000000
	Q6_DBG_CLK_EN BIT[6]
	Q6_DBG_CLK_INV BIT[5]
	DBG_CLK_SEL BIT[4:0]

QDSP6SS_PWRDBG_STATUS ADDRESS 0x2014 R
QDSP6SS_PWRDBG_STATUS RESET_VALUE 0xXXXXXXXX
	STATUS BIT[31:0]

QDSP6SS_ZMEAS_CONFIG ADDRESS 0x2018 RW
QDSP6SS_ZMEAS_CONFIG RESET_VALUE 0x00000000
	ZMEAS_COUNT BIT[23:5]
	MUX_SEL BIT[4]
	ZMEAS_CLK_R_ENA BIT[3]
	ZMEAS_CGC_EN BIT[2]
	ZMEAS_BYPASS BIT[1]
	ZMEAS_SW_RESET BIT[0]

QDSP6SS_LDO_ATEST ADDRESS 0x201C RW
QDSP6SS_LDO_ATEST RESET_VALUE 0x00000000
	ATEST1_EN BIT[17]
	ATEST0_EN BIT[16]
	ATEST1_SEL BIT[15:8]
	ATEST0_SEL BIT[7:0]

QDSP6SS_LDO_DAC_STATUS_LOW ADDRESS 0x2020 R
QDSP6SS_LDO_DAC_STATUS_LOW RESET_VALUE 0x00000000
	VALUE BIT[31:0]

QDSP6SS_LDO_DAC_STATUS_HIGH ADDRESS 0x2024 R
QDSP6SS_LDO_DAC_STATUS_HIGH RESET_VALUE 0x00000000
	VALUE BIT[31:0]

QDSP6SS_CORE_STATUS ADDRESS 0x2028 R
QDSP6SS_CORE_STATUS RESET_VALUE 0x00000000
	CP_IDLE BIT[2]
	CORE_IN_SLEEP BIT[1]
	CORE_STATE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MSS_QDSP6SS_PRIVATE (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MSS_QDSP6SS_PRIVATE' does not directly contain any register.
----------------------------------------------------------------------------------------

mss_qdsp6ss_private MODULE OFFSET=MODEM_TOP+0x00100000 MAX=MODEM_TOP+0x0017FFFF APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MSS_QDSP6SS_PRIVATE.QDSP6SS_CSR (level 3)
----------------------------------------------------------------------------------------
qdsp6ss_csr MODULE OFFSET=MODEM_TOP+0x00100000 MAX=MODEM_TOP+0x00108027 APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

QDSP6SS_INSTANCE_ID ADDRESS 0x0000 R
QDSP6SS_INSTANCE_ID RESET_VALUE 0x0000000X
	ID BIT[2:0]

QDSP6SS_IDLT_MATCH_VAL ADDRESS 0x1000 RW
QDSP6SS_IDLT_MATCH_VAL RESET_VALUE 0x00000010
	VALUE BIT[31:0]

QDSP6SS_IDLT_COUNT_VAL ADDRESS 0x1004 RW
QDSP6SS_IDLT_COUNT_VAL RESET_VALUE 0x00000000
	VALUE BIT[31:0]

QDSP6SS_IDLT_ENABLE ADDRESS 0x1008 RW
QDSP6SS_IDLT_ENABLE RESET_VALUE 0x00000000
	EN BIT[0]

QDSP6SS_IDLT_SYNC_STATUS ADDRESS 0x100C R
QDSP6SS_IDLT_SYNC_STATUS RESET_VALUE 0x00000000
	COUNT_SYNC_STATUS BIT[2]
	MATCH_SYNC_STATUS BIT[1]

QDSP6SS_WDOG_RESET ADDRESS 0x2000 W
QDSP6SS_WDOG_RESET RESET_VALUE 0x0000000X
	WDOG_RESET BIT[0]

QDSP6SS_WDOG_CTL ADDRESS 0x2004 RW
QDSP6SS_WDOG_CTL RESET_VALUE 0x00000004
	WDOG_TO_NMI_EN BIT[2]
	UNMASKED_INT_EN BIT[1]
	ENABLE BIT[0]

QDSP6SS_WDOG_STATUS ADDRESS 0x2008 R
QDSP6SS_WDOG_STATUS RESET_VALUE 0x00000000
	RESET_SYNC_STATUS BIT[31]
	BITE_TIME_SYNC_STATUS BIT[30]
	BARK_TIME_SYNC_STATUS BIT[29]
	NMI_TIME_SYNC_STATUS BIT[28]
	TEST_LOAD_SYNC_STATUS BIT[27]
	WDOG_COUNT BIT[20:1]
	WDOG_EXPIRED_STATUS BIT[0]

QDSP6SS_WDOG_BARK_TIME ADDRESS 0x200C RW
QDSP6SS_WDOG_BARK_TIME RESET_VALUE 0x00000000
	DATA BIT[19:0]

QDSP6SS_WDOG_BITE_TIME ADDRESS 0x2010 RW
QDSP6SS_WDOG_BITE_TIME RESET_VALUE 0x00000000
	DATA BIT[19:0]

QDSP6SS_WDOG_NMI_TIME ADDRESS 0x2014 RW
QDSP6SS_WDOG_NMI_TIME RESET_VALUE 0x00000000
	DATA BIT[19:0]

QDSP6SS_WDOG_TEST_LOAD ADDRESS 0x2018 W
QDSP6SS_WDOG_TEST_LOAD RESET_VALUE 0x0000000X
	LOAD BIT[0]

QDSP6SS_WDOG_TEST ADDRESS 0x201C RW
QDSP6SS_WDOG_TEST RESET_VALUE 0x00000000
	SYNC_STATUS BIT[20]
	LOAD_VALUE BIT[19:0]

QDSP6SS_IPC ADDRESS 0x5000 W
QDSP6SS_IPC RESET_VALUE 0xXXXXXXXX
	INTR BIT[31:0]

QDSP6SS_L1_IRQ_BACKUP_EN ADDRESS 0x5010 RW
QDSP6SS_L1_IRQ_BACKUP_EN RESET_VALUE 0x00000000
	EN_L1 BIT[0]

QDSP6SS_BLOCK_INTR ADDRESS 0x7008 RW
QDSP6SS_BLOCK_INTR RESET_VALUE 0x00000000
	CLEAR_BLOCK BIT[2]
	BLOCK_STATUS BIT[1]
	BLOCK_INTR BIT[0]

QDSP6SS_PD_HS_START ADDRESS 0x700C W
QDSP6SS_PD_HS_START RESET_VALUE 0x0000000X
	CMD BIT[0]

QDSP6SS_PD_HS_DONE ADDRESS 0x7010 R
QDSP6SS_PD_HS_DONE RESET_VALUE 0x00000000
	DONE BIT[0]

QDSP6SS_PU_HS_START ADDRESS 0x7014 W
QDSP6SS_PU_HS_START RESET_VALUE 0x0000000X
	CMD BIT[0]

QDSP6SS_SLPC_CFG ADDRESS 0x701C RW
QDSP6SS_SLPC_CFG RESET_VALUE 0x00000A80
	MEM_PU_PERI_STAGGER BIT[11]
	MEM_PD_PERI_STAGGER BIT[10]
	MEM_PU_ARRY_STAGGER BIT[9]
	MEM_PD_ARRY_STAGGER BIT[8]
	WAKEUP_IN_EN BIT[7]
	CLK_GATING_MODE BIT[5]
	PD_HS_MODE BIT[4]
	SAW_DBG BIT[3]
	PD_SRC_SEL BIT[2:1]
	EXT_WAKEUP_ENA BIT[0]

QDSP6SS_SLPC_STATUS ADDRESS 0x7020 R
QDSP6SS_SLPC_STATUS RESET_VALUE 0x00000000
	FSM_STATE BIT[1:0]

QDSP6SS_MVC_PWR_REQ ADDRESS 0x7030 RW
QDSP6SS_MVC_PWR_REQ RESET_VALUE 0x00000000
	STATUS BIT[31]
	ACK BIT[30]
	PWR_LVL BIT[1:0]

QDSP6SS_SPM_EVENT_CTL ADDRESS 0x7050 RW
QDSP6SS_SPM_EVENT_CTL RESET_VALUE 0x00000001
	AXIM2_HALTACK_OVRRD BIT[6]
	AXIM_HALTACK_OVRRD BIT[5]
	ALL_HALTACK_OVRRD BIT[4]
	CORE_CLK_OFF_OVRRD BIT[3]
	BHS_ACK_OVRRD BIT[2]
	PLL_OVRRD BIT[1]
	EXT_PLL_OVRRD BIT[0]

QDSP6SS_SPM_TRIG_CFGn(n):(0)-(1) ARRAY 0x00007080+0x4*n
QDSP6SS_SPM_TRIG_CFG0 ADDRESS 0x7080 RW
QDSP6SS_SPM_TRIG_CFG0 RESET_VALUE 0x00000000
	SPM_STARTADDR BIT[8:0]

QDSP6SS_SPMCTL_EN_ARES ADDRESS 0x7100 RW
QDSP6SS_SPMCTL_EN_ARES RESET_VALUE 0x000001FF
	ARCH BIT[8]
	RET BIT[7]
	AXIM2 BIT[6]
	AXIS BIT[5]
	ATBM BIT[4]
	AHBM BIT[3]
	AXIM BIT[2]
	ISDB_ETM BIT[1]
	CORE BIT[0]

QDSP6SS_SPMCTL_EN_CLAMP ADDRESS 0x7104 RW
QDSP6SS_SPMCTL_EN_CLAMP RESET_VALUE 0x00000003
	CLAMP_CP BIT[1]
	CLAMP_IO BIT[0]

QDSP6SS_SPMCTL_EN_CLK ADDRESS 0x7108 RW
QDSP6SS_SPMCTL_EN_CLK RESET_VALUE 0x0000007D
	AXIM2 BIT[6]
	AXIS BIT[5]
	ATBM BIT[4]
	AHBM BIT[3]
	AXIM BIT[2]
	CORE BIT[0]

QDSP6SS_SPMCTL_EN_MEM ADDRESS 0x710C RW
QDSP6SS_SPMCTL_EN_MEM RESET_VALUE 0x00680000
	CLAMP_QMC_MEM BIT[22]
	CLAMP_WL BIT[21]
	MEM_PERIPH BIT[19]
	L2DATA_STBY BIT[18]
	ETB BIT[17]
	L1IU BIT[16:15]
	L1DU BIT[14:13]
	L2PLRU BIT[12]
	L2TAG BIT[11:8]
	L2DATA BIT[7:0]

QDSP6SS_SPMCTL_EN_MEM_CP ADDRESS 0x7110 RW
QDSP6SS_SPMCTL_EN_MEM_CP RESET_VALUE 0x00680000
	CLAMP_QMC_MEM BIT[22]
	CLAMP_WL BIT[21]
	MEM_PERIPH BIT[19]
	L1S BIT[7:0]

QDSP6SS_SPMCTL_EN_BHS ADDRESS 0x7114 RW
QDSP6SS_SPMCTL_EN_BHS RESET_VALUE 0x00000000
	BHS_CP BIT[1]
	BHS BIT[0]

QDSP6SS_SPMCTL_EN_LDO ADDRESS 0x7118 RW
QDSP6SS_SPMCTL_EN_LDO RESET_VALUE 0x00000000
	VREF_SEL BIT[8]
	FORCEOFF BIT[5]
	FORCEON BIT[2]
	BYPASS_OPEN BIT[0]

QDSP6SS_SPMCTL_EN_EXT ADDRESS 0x711C RW
QDSP6SS_SPMCTL_EN_EXT RESET_VALUE 0x000001CF
	SPARE1 BIT[8]
	BHS BIT[7]
	XO_ENABLE BIT[6]
	PLL_VOTE BIT[3]
	PLL_OUTDIS BIT[2]
	PLL_BYPASS BIT[1]
	PLL_RESET BIT[0]

QDSP6SS_SPMCTL_EN_PLL ADDRESS 0x7120 RW
QDSP6SS_SPMCTL_EN_PLL RESET_VALUE 0x0000001F
	PLL_FREEZE BIT[4]
	PLL_VOTE BIT[3]
	PLL_OUTDIS BIT[2]
	PLL_BYPASS BIT[1]
	PLL_RESET BIT[0]

QDSP6SS_SPMCTL_EN_STATERET ADDRESS 0x7124 RW
QDSP6SS_SPMCTL_EN_STATERET RESET_VALUE 0x00000000
	WAKE_IRQ BIT[2]
	RESTORE BIT[1]
	SAVE BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CTL ADDRESS 0x7128 RW
QDSP6SS_SPMCTL_EN_ISOINTF_CTL RESET_VALUE 0x00000000
	AXIM2_FIFO_ARESET BIT[5]
	AXIM2_HALTREQ BIT[4]
	AXIM_FIFO_ARESET BIT[3]
	AXIM_HALTREQ BIT[2]
	BUSM_HALTREQ BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CLAMP ADDRESS 0x712C RW
QDSP6SS_SPMCTL_EN_ISOINTF_CLAMP RESET_VALUE 0x00000000
	AXIM2_CLAMP_E_CLEAR BIT[7]
	AXIM2_CLAMP_E_SET BIT[6]
	AXIM2_CLAMP_L_CLEAR BIT[5]
	AXIM2_CLAMP_L_SET BIT[4]
	AXIM_CLAMP_E_CLEAR BIT[3]
	AXIM_CLAMP_E_SET BIT[2]
	AXIM_CLAMP_L_CLEAR BIT[1]
	AXIM_CLAMP_L_SET BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CLK ADDRESS 0x7130 RW
QDSP6SS_SPMCTL_EN_ISOINTF_CLK RESET_VALUE 0x00000000
	AXIM2 BIT[2]
	AXIM BIT[1]
	CORE BIT[0]

QDSP6SS_SPMCTL_EN_ARES_SET ADDRESS 0x7180 W
QDSP6SS_SPMCTL_EN_ARES_SET RESET_VALUE 0x00000000
	ARCH BIT[8]
	RET BIT[7]
	AXIM2 BIT[6]
	AXIS BIT[5]
	ATBM BIT[4]
	AHBM BIT[3]
	AXIM BIT[2]
	ISDB_ETM BIT[1]
	CORE BIT[0]

QDSP6SS_SPMCTL_EN_CLAMP_SET ADDRESS 0x7184 W
QDSP6SS_SPMCTL_EN_CLAMP_SET RESET_VALUE 0x00000002
	CLAMP_CP BIT[1]
	CLAMP_IO BIT[0]

QDSP6SS_SPMCTL_EN_CLK_SET ADDRESS 0x7188 W
QDSP6SS_SPMCTL_EN_CLK_SET RESET_VALUE 0x00000000
	AXIM2 BIT[6]
	AXIS BIT[5]
	ATBM BIT[4]
	AHBM BIT[3]
	AXIM BIT[2]
	CORE BIT[0]

QDSP6SS_SPMCTL_EN_MEM_SET ADDRESS 0x718C W
QDSP6SS_SPMCTL_EN_MEM_SET RESET_VALUE 0x00000000
	CLAMP_QMC_MEM BIT[22]
	CLAMP_WL BIT[21]
	MEM_PERIPH BIT[19]
	L2DATA_STBY BIT[18]
	ETB BIT[17]
	L1IU BIT[16:15]
	L1DU BIT[14:13]
	L2PLRU BIT[12]
	L2TAG BIT[11:8]
	L2DATA BIT[7:0]

QDSP6SS_SPMCTL_EN_MEM_CP_SET ADDRESS 0x7190 W
QDSP6SS_SPMCTL_EN_MEM_CP_SET RESET_VALUE 0x00000000
	CLAMP_QMC_MEM BIT[22]
	CLAMP_WL BIT[21]
	MEM_PERIPH BIT[19]
	L1S BIT[7:0]

QDSP6SS_SPMCTL_EN_BHS_SET ADDRESS 0x7194 W
QDSP6SS_SPMCTL_EN_BHS_SET RESET_VALUE 0x00000000
	BHS_CP BIT[1]
	BHS BIT[0]

QDSP6SS_SPMCTL_EN_LDO_SET ADDRESS 0x7198 W
QDSP6SS_SPMCTL_EN_LDO_SET RESET_VALUE 0x00000000
	VREF_SEL BIT[8]
	FORCEOFF BIT[5]
	FORCEON BIT[2]
	BYPASS_OPEN BIT[0]

QDSP6SS_SPMCTL_EN_EXT_SET ADDRESS 0x719C W
QDSP6SS_SPMCTL_EN_EXT_SET RESET_VALUE 0x00000000
	SPARE1 BIT[8]
	BHS BIT[7]
	XO_ENABLE BIT[6]
	PLL_VOTE BIT[3]
	PLL_OUTDIS BIT[2]
	PLL_BYPASS BIT[1]
	PLL_RESET BIT[0]

QDSP6SS_SPMCTL_EN_PLL_SET ADDRESS 0x71A0 W
QDSP6SS_SPMCTL_EN_PLL_SET RESET_VALUE 0x00000000
	PLL_FREEZE BIT[4]
	PLL_VOTE BIT[3]
	PLL_OUTDIS BIT[2]
	PLL_BYPASS BIT[1]
	PLL_RESET BIT[0]

QDSP6SS_SPMCTL_EN_STATERET_SET ADDRESS 0x71A4 W
QDSP6SS_SPMCTL_EN_STATERET_SET RESET_VALUE 0x00000000
	WAKE_IRQ BIT[2]
	RESTORE BIT[1]
	SAVE BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CTL_SET ADDRESS 0x71A8 W
QDSP6SS_SPMCTL_EN_ISOINTF_CTL_SET RESET_VALUE 0x00000000
	AXIM2_FIFO_ARESET BIT[5]
	AXIM2_HALTREQ BIT[4]
	AXIM_FIFO_ARESET BIT[3]
	AXIM_HALTREQ BIT[2]
	BUSM_HALTREQ BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CLAMP_SET ADDRESS 0x71AC W
QDSP6SS_SPMCTL_EN_ISOINTF_CLAMP_SET RESET_VALUE 0x00000000
	AXIM2_CLAMP_E_CLEAR BIT[7]
	AXIM2_CLAMP_E_SET BIT[6]
	AXIM2_CLAMP_L_CLEAR BIT[5]
	AXIM2_CLAMP_L_SET BIT[4]
	AXIM_CLAMP_E_CLEAR BIT[3]
	AXIM_CLAMP_E_SET BIT[2]
	AXIM_CLAMP_L_CLEAR BIT[1]
	AXIM_CLAMP_L_SET BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CLK_SET ADDRESS 0x71B0 W
QDSP6SS_SPMCTL_EN_ISOINTF_CLK_SET RESET_VALUE 0x00000000
	AXIM2 BIT[2]
	AXIM BIT[1]
	CORE BIT[0]

QDSP6SS_SPMCTL_EN_ARES_CLEAR ADDRESS 0x7200 W
QDSP6SS_SPMCTL_EN_ARES_CLEAR RESET_VALUE 0x00000000
	ARCH BIT[8]
	RET BIT[7]
	AXIM2 BIT[6]
	AXIS BIT[5]
	ATBM BIT[4]
	AHBM BIT[3]
	AXIM BIT[2]
	ISDB_ETM BIT[1]
	CORE BIT[0]

QDSP6SS_SPMCTL_EN_CLAMP_CLEAR ADDRESS 0x7204 W
QDSP6SS_SPMCTL_EN_CLAMP_CLEAR RESET_VALUE 0x00000002
	CLAMP_CP BIT[1]
	CLAMP_IO BIT[0]

QDSP6SS_SPMCTL_EN_CLK_CLEAR ADDRESS 0x7208 W
QDSP6SS_SPMCTL_EN_CLK_CLEAR RESET_VALUE 0x00000000
	AXIM2 BIT[6]
	AXIS BIT[5]
	ATBM BIT[4]
	AHBM BIT[3]
	AXIM BIT[2]
	CORE BIT[0]

QDSP6SS_SPMCTL_EN_MEM_CLEAR ADDRESS 0x720C RW
QDSP6SS_SPMCTL_EN_MEM_CLEAR RESET_VALUE 0x00000000
	CLAMP_QMC_MEM BIT[22]
	CLAMP_WL BIT[21]
	MEM_PERIPH BIT[19]
	L2DATA_STBY BIT[18]
	ETB BIT[17]
	L1IU BIT[16:15]
	L1DU BIT[14:13]
	L2PLRU BIT[12]
	L2TAG BIT[11:8]
	L2DATA BIT[7:0]

QDSP6SS_SPMCTL_EN_MEM_CP_CLEAR ADDRESS 0x7210 W
QDSP6SS_SPMCTL_EN_MEM_CP_CLEAR RESET_VALUE 0x00000000
	CLAMP_QMC_MEM BIT[22]
	CLAMP_WL BIT[21]
	MEM_PERIPH BIT[19]
	L1S BIT[7:0]

QDSP6SS_SPMCTL_EN_BHS_CLEAR ADDRESS 0x7214 W
QDSP6SS_SPMCTL_EN_BHS_CLEAR RESET_VALUE 0x00000000
	BHS_CP BIT[1]
	BHS BIT[0]

QDSP6SS_SPMCTL_EN_LDO_CLEAR ADDRESS 0x7218 W
QDSP6SS_SPMCTL_EN_LDO_CLEAR RESET_VALUE 0x00000000
	VREF_SEL BIT[8]
	FORCEOFF BIT[5]
	FORCEON BIT[2]
	BYPASS_OPEN BIT[0]

QDSP6SS_SPMCTL_EN_EXT_CLEAR ADDRESS 0x721C W
QDSP6SS_SPMCTL_EN_EXT_CLEAR RESET_VALUE 0x00000000
	SPARE1 BIT[8]
	BHS BIT[7]
	XO_ENABLE BIT[6]
	PLL_VOTE BIT[3]
	PLL_OUTDIS BIT[2]
	PLL_BYPASS BIT[1]
	PLL_RESET BIT[0]

QDSP6SS_SPMCTL_EN_PLL_CLEAR ADDRESS 0x7220 W
QDSP6SS_SPMCTL_EN_PLL_CLEAR RESET_VALUE 0x00000000
	PLL_FREEZE BIT[4]
	PLL_VOTE BIT[3]
	PLL_OUTDIS BIT[2]
	PLL_BYPASS BIT[1]
	PLL_RESET BIT[0]

QDSP6SS_SPMCTL_EN_STATERET_CLEAR ADDRESS 0x7224 W
QDSP6SS_SPMCTL_EN_STATERET_CLEAR RESET_VALUE 0x00000000
	WAKE_IRQ BIT[2]
	RESTORE BIT[1]
	SAVE BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CTL_CLEAR ADDRESS 0x7228 W
QDSP6SS_SPMCTL_EN_ISOINTF_CTL_CLEAR RESET_VALUE 0x00000000
	AXIM2_FIFO_ARESET BIT[5]
	AXIM2_HALTREQ BIT[4]
	AXIM_FIFO_ARESET BIT[3]
	AXIM_HALTREQ BIT[2]
	BUSM_HALTREQ BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CLAMP_CLEAR ADDRESS 0x722C W
QDSP6SS_SPMCTL_EN_ISOINTF_CLAMP_CLEAR RESET_VALUE 0x00000000
	AXIM2_CLAMP_E_CLEAR BIT[7]
	AXIM2_CLAMP_E_SET BIT[6]
	AXIM2_CLAMP_L_CLEAR BIT[5]
	AXIM2_CLAMP_L_SET BIT[4]
	AXIM_CLAMP_E_CLEAR BIT[3]
	AXIM_CLAMP_E_SET BIT[2]
	AXIM_CLAMP_L_CLEAR BIT[1]
	AXIM_CLAMP_L_SET BIT[0]

QDSP6SS_SPMCTL_EN_ISOINTF_CLK_CLEAR ADDRESS 0x7230 W
QDSP6SS_SPMCTL_EN_ISOINTF_CLK_CLEAR RESET_VALUE 0x00000000
	AXIM2 BIT[2]
	AXIM BIT[1]
	CORE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MSS_QDSP6SS_PRIVATE.QDSP6SS_L2VIC (level 3)
----------------------------------------------------------------------------------------
qdsp6ss_l2vic MODULE OFFSET=MODEM_TOP+0x00110000 MAX=MODEM_TOP+0x00110FFF APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

QDSP6SS_L2VIC_VID ADDRESS 0x0000 R
QDSP6SS_L2VIC_VID RESET_VALUE 0x00000XXX
	VID BIT[9:0]

QDSP6SS_L2VIC_INT_ENABLEn(n):(0)-(31) ARRAY 0x00000100+0x4*n
QDSP6SS_L2VIC_INT_ENABLE0 ADDRESS 0x0100 RW
QDSP6SS_L2VIC_INT_ENABLE0 RESET_VALUE 0x00000000
	ENABLE BIT[31:0]

QDSP6SS_L2VIC_INT_ENABLE_CLEARn(n):(0)-(31) ARRAY 0x00000180+0x4*n
QDSP6SS_L2VIC_INT_ENABLE_CLEAR0 ADDRESS 0x0180 C
QDSP6SS_L2VIC_INT_ENABLE_CLEAR0 RESET_VALUE 0x00000000
	CLEAR BIT[31:0]

QDSP6SS_L2VIC_INT_ENABLE_SETn(n):(0)-(31) ARRAY 0x00000200+0x4*n
QDSP6SS_L2VIC_INT_ENABLE_SET0 ADDRESS 0x0200 C
QDSP6SS_L2VIC_INT_ENABLE_SET0 RESET_VALUE 0x00000000
	SET BIT[31:0]

QDSP6SS_L2VIC_INT_TYPEn(n):(0)-(31) ARRAY 0x00000280+0x4*n
QDSP6SS_L2VIC_INT_TYPE0 ADDRESS 0x0280 RW
QDSP6SS_L2VIC_INT_TYPE0 RESET_VALUE 0x00000000
	SRC_TYPE BIT[31:0]

QDSP6SS_L2VIC_INT_STATUSn(n):(0)-(31) ARRAY 0x00000380+0x4*n
QDSP6SS_L2VIC_INT_STATUS0 ADDRESS 0x0380 R
QDSP6SS_L2VIC_INT_STATUS0 RESET_VALUE 0x00000000
	STATUS BIT[31:0]

QDSP6SS_L2VIC_INT_CLEARn(n):(0)-(31) ARRAY 0x00000400+0x4*n
QDSP6SS_L2VIC_INT_CLEAR0 ADDRESS 0x0400 C
QDSP6SS_L2VIC_INT_CLEAR0 RESET_VALUE 0x00000000
	CLEAR BIT[31:0]

QDSP6SS_L2VIC_SOFT_INTn(n):(0)-(31) ARRAY 0x00000480+0x4*n
QDSP6SS_L2VIC_SOFT_INT0 ADDRESS 0x0480 C
QDSP6SS_L2VIC_SOFT_INT0 RESET_VALUE 0x00000000
	SW_INT BIT[31:0]

QDSP6SS_L2VIC_INT_PENDINGn(n):(0)-(31) ARRAY 0x00000500+0x4*n
QDSP6SS_L2VIC_INT_PENDING0 ADDRESS 0x0500 R
QDSP6SS_L2VIC_INT_PENDING0 RESET_VALUE 0x00000000
	STATUS BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MSS_QDSP6SS_PRIVATE.QDSP6SS_QTMR_AC (level 3)
----------------------------------------------------------------------------------------
qdsp6ss_qtmr_ac MODULE OFFSET=MODEM_TOP+0x00120000 MAX=MODEM_TOP+0x00120FFF APRE=MSS_QDSP6SS_ SPRE=MSS_QDSP6SS_ BPRE=MSS_QDSP6SS_ ABPRE=MSS_QDSP6SS_ FPRE=MSS_QDSP6SS_

QTMR_AC_CNTFRQ ADDRESS 0x0000 RW
QTMR_AC_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_AC_CNTSR ADDRESS 0x0004 RW
QTMR_AC_CNTSR RESET_VALUE 0x00000000
	NSN BIT[2:0]
		SECURE_ONLY VALUE 0x0
		SECURE_OR_NONSECURE VALUE 0x1

QTMR_AC_CNTTID ADDRESS 0x0008 R
QTMR_AC_CNTTID RESET_VALUE 0x00000000
	F7_CFG BIT[31:28]
	F6_CFG BIT[27:24]
	F5_CFG BIT[23:20]
	F4_CFG BIT[19:16]
	F3_CFG BIT[15:12]
	F2_CFG BIT[11:8]
	F1_CFG BIT[7:4]
	F0_CFG BIT[3:0]
		FI VALUE 0x0
		FVI VALUE 0x1
		FPLO VALUE 0x2
		RSVD VALUE 0x3

QTMR_AC_CNTACR_n(n):(0)-(2) ARRAY 0x00000040+0x4*n
QTMR_AC_CNTACR_0 ADDRESS 0x0040 RW
QTMR_AC_CNTACR_0 RESET_VALUE 0x00000000
	RWPT BIT[5]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RWVT BIT[4]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RVOFF BIT[3]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RFRQ BIT[2]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPVCT BIT[1]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPCT BIT[0]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1

QTMR_AC_CNTVOFF_LO_n(n):(0)-(2) ARRAY 0x00000080+0x8*n
QTMR_AC_CNTVOFF_LO_0 ADDRESS 0x0080 RW
QTMR_AC_CNTVOFF_LO_0 RESET_VALUE 0x00000000
	CNTVOFF_LO BIT[31:0]

QTMR_AC_CNTVOFF_HI_n(n):(0)-(2) ARRAY 0x00000084+0x8*n
QTMR_AC_CNTVOFF_HI_0 ADDRESS 0x0084 RW
QTMR_AC_CNTVOFF_HI_0 RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_AC_CFG ADDRESS 0x0FC0 RW
QTMR_AC_CFG RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[0]

QTMR_AC_VERSION ADDRESS 0x0FD0 R
QTMR_AC_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MSS_QDSP6SS_PRIVATE.QTMR_F0 (level 3)
----------------------------------------------------------------------------------------
qtmr_f0 MODULE OFFSET=MODEM_TOP+0x00121000 MAX=MODEM_TOP+0x00121FFF APRE=MSS_QDSP6SS_ APOST=_0 SPRE=MSS_QDSP6SS_ SPOST=_0 BPRE=MSS_QDSP6SS_ BPOST=_0 ABPRE=MSS_QDSP6SS_ ABPOST=_0 FPRE=MSS_QDSP6SS_ FPOST=_0

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MSS_QDSP6SS_PRIVATE.QTMR_F1 (level 3)
----------------------------------------------------------------------------------------
qtmr_f1 MODULE OFFSET=MODEM_TOP+0x00122000 MAX=MODEM_TOP+0x00122FFF APRE=MSS_QDSP6SS_ APOST=_1 SPRE=MSS_QDSP6SS_ SPOST=_1 BPRE=MSS_QDSP6SS_ BPOST=_1 ABPRE=MSS_QDSP6SS_ ABPOST=_1 FPRE=MSS_QDSP6SS_ FPOST=_1

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MSS_QDSP6SS_PRIVATE.QTMR_F2 (level 3)
----------------------------------------------------------------------------------------
qtmr_f2 MODULE OFFSET=MODEM_TOP+0x00123000 MAX=MODEM_TOP+0x00123FFF APRE=MSS_QDSP6SS_ APOST=_2 SPRE=MSS_QDSP6SS_ SPOST=_2 BPRE=MSS_QDSP6SS_ BPOST=_2 ABPRE=MSS_QDSP6SS_ ABPOST=_2 FPRE=MSS_QDSP6SS_ FPOST=_2

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MSS_QDSP6SS_PRIVATE.QDSP6SS_SAW2 (level 3)
----------------------------------------------------------------------------------------
qdsp6ss_saw2 MODULE OFFSET=MODEM_TOP+0x00130000 MAX=MODEM_TOP+0x00130FEF APRE=MSS_QDSP6SS_ SPRE=MSS_QDSP6SS_ BPRE=MSS_QDSP6SS_ ABPRE=MSS_QDSP6SS_ FPRE=MSS_QDSP6SS_

SAW2_SECURE ADDRESS 0x0000 RW
SAW2_SECURE RESET_VALUE 0x00000007
	SAW_CTL BIT[2]
		SEC VALUE 0x0
		NSEC VALUE 0x1
	PWR_CTL BIT[1]
		SEC VALUE 0x0
		NSEC VALUE 0x1
	VLT_CTL BIT[0]
		SEC VALUE 0x0
		NSEC VALUE 0x1

SAW2_ID ADDRESS 0x0004 R
SAW2_ID RESET_VALUE 0x2020084F
	NUM_SPM_ENTRY BIT[31:24]
	NUM_PWR_CTL BIT[21:16]
	PMIC_DATA_WIDTH BIT[12:8]
	NUM_PMIC_DATA BIT[6:4]
	CFG_NS_ACCESS BIT[3]
	PMIC_ARB_INTF BIT[2]
	AVS_PRESENT BIT[1]
	SPM_PRESENT BIT[0]

SAW2_CFG ADDRESS 0x0008 RW
SAW2_CFG RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[9]
	FRC_REF_CLK_ON BIT[8]
	CLK_DIV BIT[4:0]

SAW2_SPM_STS ADDRESS 0x000C R
SAW2_SPM_STS RESET_VALUE 0x00000000
	CURR_PWR_CTL BIT[31:16]
	SHTDWN_REQ BIT[15]
	SHTDWN_ACK BIT[14]
	BRNGUP_REQ BIT[13]
	BRNGUP_ACK BIT[12]
	RPM_STATE BIT[11:10]
		RUN VALUE 0x0
		STDNACK VALUE 0x1
		BGUPACK VALUE 0x2
		WAKEUP VALUE 0x3
	SPM_CMD_ADDR BIT[8:0]

SAW2_AVS_STS ADDRESS 0x0010 R
SAW2_AVS_STS RESET_VALUE 0x00000000
	SPM_EVENT BIT[23:16]
	AVS_FSM_STATE BIT[6]
	MAX_INT BIT[5]
	MIN_INT BIT[4]
	CPU_UP BIT[3]
	CPU_DN BIT[2]
	SW_WR_PEND BIT[1]
	AVS_STATE BIT[0]
		IDLE VALUE 0x0
		REQ VALUE 0x1

SAW2_PMIC_STS ADDRESS 0x0014 R
SAW2_PMIC_STS RESET_VALUE 0x00000000
	CURR_DLY BIT[29:20]
	CURR_PMIC_SIZE BIT[18]
	PMIC_STATE BIT[17:16]
		IDLE VALUE 0x0
		DONE VALUE 0x1
		DELAY VALUE 0x2
		DONEBAR VALUE 0x3
	CURR_PMIC_DATA BIT[7:0]

SAW2_RST ADDRESS 0x0018 RW
SAW2_RST RESET_VALUE 0x00000000
	RST BIT[0]

SAW2_VCTL ADDRESS 0x001C RW
SAW2_VCTL RESET_VALUE 0x00000000
	SIZE BIT[20]
	ADR_IDX BIT[18:16]
	PMIC_DATA BIT[7:0]

SAW2_AVS_CTL ADDRESS 0x0020 RW
SAW2_AVS_CTL RESET_VALUE 0x00000000
	VLVL_WIDTH BIT[12]
		ENUM_SIX_BITS_VLVL VALUE 0x0
		ENUM_EIGHT_BITS_VLVL VALUE 0x1
	VLVL_STEP BIT[9:8]
	SW_DONE_INT_EN BIT[3]
	MAX_INT_EN BIT[2]
	MIN_INT_EN BIT[1]
	EN BIT[0]
		DISABLE_AVS VALUE 0x0
		ENABLE_AVS VALUE 0x1

SAW2_AVS_LIMIT ADDRESS 0x0024 RW
SAW2_AVS_LIMIT RESET_VALUE 0x00000000
	MAX_VLVL BIT[23:16]
	MIN_VLVL BIT[7:0]

SAW2_AVS_DLY ADDRESS 0x0028 RW
SAW2_AVS_DLY RESET_VALUE 0x00000000
	AVS_DELAY BIT[9:0]

SAW2_AVS_HYSTERESIS ADDRESS 0x002C RW
SAW2_AVS_HYSTERESIS RESET_VALUE 0x00000000
	DN_COUNT BIT[23:16]
	UP_COUNT BIT[7:0]

SAW2_SPM_CTL ADDRESS 0x0030 RW
SAW2_SPM_CTL RESET_VALUE 0x00000000
	EVENT_SYNC BIT[31:24]
	SLP_CMD_MODE BIT[17]
	SPM_SYS_PC_MODE BIT[16]
	SPM_START_ADR BIT[12:4]
	ISAR BIT[3]
		END_OF_PROGRAM_RESET_THE_SPM_START_ADR_TO_ZERO VALUE 0x0
		INHIBIT_END_OF_PROGRAM_TO_RESET_SPM_START_ADR VALUE 0x1
	WAKEUP_CONFIG BIT[2:1]
		SYS_SPM_WAKEUP VALUE 0x0
		SYS_SPM_WAKEUP_OR_NOT_CPU_SPM_WAIT_REQ VALUE 0x1
		SYS_SPM_WAKEUP_OR_RISING_EDGE_OF_SYS_SPM_DBG_NOPWRDWN VALUE 0x2
		SYS_SPM_WAKEUP_OR_NOT_CPU_SPM_WAIT_REQ_OR_RISING_EDGE_OF_SYS_SPM_DBG_NOPWRDWN VALUE 0x3
	SPM_EN BIT[0]

SAW2_SPM_DLY ADDRESS 0x0034 RW
SAW2_SPM_DLY RESET_VALUE 0x00000000
	DLY3 BIT[29:20]
	DLY2 BIT[19:10]
	DLY1 BIT[9:0]

SAW2_SPM_STS2 ADDRESS 0x0038 R
SAW2_SPM_STS2 RESET_VALUE 0x00000000
	CURR_PWR_CTL BIT[31:0]

SAW2_SPM_SLP_SEQ_ENTRY_n(n):(0)-(31) ARRAY 0x00000400+0x4*n
SAW2_SPM_SLP_SEQ_ENTRY_0 ADDRESS 0x0400 RW
SAW2_SPM_SLP_SEQ_ENTRY_0 RESET_VALUE 0x00000000
	CMD3 BIT[31:24]
	CMD2 BIT[23:16]
	CMD1 BIT[15:8]
	CMD0 BIT[7:0]

SAW2_SPM_PMIC_DATA_n(n):(0)-(3) ARRAY 0x00000040+0x4*n
SAW2_SPM_PMIC_DATA_0 ADDRESS 0x0040 RW
SAW2_SPM_PMIC_DATA_0 RESET_VALUE 0x00000000
	DLY BIT[26:24]
	SIZE BIT[20]
		ENUM_ONE_BYTE VALUE 0x0
		ENUM_TWO_BYTE VALUE 0x1
	ADR_IDX BIT[18:16]
	DATA BIT[7:0]

SAW2_VERSION ADDRESS 0x0FD0 R
SAW2_VERSION RESET_VALUE 0x30000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MSS_QDSP6SS_PRIVATE.QDSP6SS_ECS (level 3)
----------------------------------------------------------------------------------------
qdsp6ss_ecs MODULE OFFSET=MODEM_TOP+0x00140000 MAX=MODEM_TOP+0x001401FF APRE=MSS_QDSP6SS_ SPRE=MSS_QDSP6SS_ BPRE=MSS_QDSP6SS_ ABPRE=MSS_QDSP6SS_ FPRE=MSS_QDSP6SS_

ECS_HW_VERSION ADDRESS 0x0000 R
ECS_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ECS_CIRCULAR_BUF_WR_PTR ADDRESS 0x0004 R
ECS_CIRCULAR_BUF_WR_PTR RESET_VALUE 0x00000000
	WR_PTR BIT[31:0]

ECS_ACC_CODE ADDRESS 0x0008 R
ECS_ACC_CODE RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_STATUS ADDRESS 0x000C R
ECS_STATUS RESET_VALUE 0x00000000
	RSRV BIT[31:29]
	TIMER_LOAD_STATUS BIT[28]
	DATA_VALID_STATUS BIT[27]
	FSM_CNT_LOAD_256_STATUS BIT[26]
	FSM_CNT_LOAD_64_STATUS BIT[25]
	TIMER_256_STATUS BIT[24]
	TIMER_64_STATUS BIT[23]
	START_STATUS BIT[22]
	HALT_STOP_STATUS BIT[21]
	ECS_STATE_STATUS BIT[20:18]
	CIR_BUF_WR_DIS_STATUS BIT[17]
	WINDOW_CLOSED_STATUS BIT[16]
	ADC_STATUS BIT[15:5]
	CLK_STATUS BIT[4]
	BHS_EN_STATUS BIT[3]
	LDO_EN_STATUS BIT[2]
	HALT_STATUS BIT[1]
	EN_STATUS BIT[0]

ECS_STATUS_1 ADDRESS 0x0010 R
ECS_STATUS_1 RESET_VALUE 0x00000000
	RSRV BIT[31]
	PADDED_WIN BIT[30:21]
	PADDED_DA_COUNTER BIT[20:14]
	DOUT_LAST_VALID BIT[13:4]
	SENSOR_DEBUG_SIG BIT[3:0]

ECS_CIRCULAR_BUF_0 ADDRESS 0x0020 R
ECS_CIRCULAR_BUF_0 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_1 ADDRESS 0x0024 R
ECS_CIRCULAR_BUF_1 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_2 ADDRESS 0x0028 R
ECS_CIRCULAR_BUF_2 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_3 ADDRESS 0x002C R
ECS_CIRCULAR_BUF_3 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_4 ADDRESS 0x0030 R
ECS_CIRCULAR_BUF_4 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_5 ADDRESS 0x0034 R
ECS_CIRCULAR_BUF_5 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_6 ADDRESS 0x0038 R
ECS_CIRCULAR_BUF_6 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_7 ADDRESS 0x003C R
ECS_CIRCULAR_BUF_7 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_8 ADDRESS 0x0040 R
ECS_CIRCULAR_BUF_8 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_9 ADDRESS 0x0044 R
ECS_CIRCULAR_BUF_9 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_10 ADDRESS 0x0048 R
ECS_CIRCULAR_BUF_10 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_11 ADDRESS 0x004C R
ECS_CIRCULAR_BUF_11 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_12 ADDRESS 0x0050 R
ECS_CIRCULAR_BUF_12 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_13 ADDRESS 0x0054 R
ECS_CIRCULAR_BUF_13 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_14 ADDRESS 0x0058 R
ECS_CIRCULAR_BUF_14 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_CIRCULAR_BUF_15 ADDRESS 0x005C R
ECS_CIRCULAR_BUF_15 RESET_VALUE 0x00000000
	VALUE BIT[31:0]

ECS_ENABLE_FUSE ADDRESS 0x0070 R
ECS_ENABLE_FUSE RESET_VALUE 0x00000000
	RSRV BIT[31:1]
	FUSE_EN BIT[0]

ECS_ENABLE ADDRESS 0x0074 RW
ECS_ENABLE RESET_VALUE 0x00000000
	RSRV BIT[31:1]
	EN BIT[0]

ECS_HALT ADDRESS 0x0078 RW
ECS_HALT RESET_VALUE 0x00000000
	RSRV BIT[31:1]
	HALT BIT[0]

ECS_SENSOR_LDO_PARAMS ADDRESS 0x0080 RW
ECS_SENSOR_LDO_PARAMS RESET_VALUE 0x00000000
	LDO_SLOPE BIT[31:16]
	LDO_INTC BIT[15:0]

ECS_SENSOR_BHS_PARAMS ADDRESS 0x0084 RW
ECS_SENSOR_BHS_PARAMS RESET_VALUE 0x00000000
	BHS_SLOPE BIT[31:16]
	BHS_INTC BIT[15:0]

ECS_SENSOR_ANA_CTRL ADDRESS 0x0088 RW
ECS_SENSOR_ANA_CTRL RESET_VALUE 0x00001A8F
	RSRV BIT[31:24]
	CS_CTRL BIT[23:0]

ECS_SENSOR_WINDOW ADDRESS 0x0090 RW
ECS_SENSOR_WINDOW RESET_VALUE 0x00004B02
	RSRV BIT[31:20]
	WINDOW BIT[19:0]

ECS_TIMER ADDRESS 0x0094 R
ECS_TIMER RESET_VALUE 0x00004B02
	RSRV BIT[31:20]
	TIMER BIT[19:0]

ECS_TST_CTRL ADDRESS 0x00A0 RW
ECS_TST_CTRL RESET_VALUE 0x00000000
	RSRV BIT[31:8]
	ATEST_INPUT_SELECT BIT[7:6]
	ATEST BIT[5]
	TST_SEL BIT[4:1]
	TST_EN BIT[0]

ECS_INPUT_SELECT_COUNTER ADDRESS 0x00A4 RW
ECS_INPUT_SELECT_COUNTER RESET_VALUE 0x00000004
	RSRV BIT[31:3]
	COUNT BIT[2:0]

ECS_TEST_BUS ADDRESS 0x00A8 RW
ECS_TEST_BUS RESET_VALUE 0x00000000
	RSRV BIT[31:3]
	SEL BIT[2:0]
		ALL_0 VALUE 0x0
		CM_SENSOR VALUE 0x1
		ACCUMULATOR VALUE 0x2
		TIMER VALUE 0x3
		CIR_BUF_0 VALUE 0x4
		CIR_BUF_15 VALUE 0x5
		INPUT_SELECT_STATES VALUE 0x6
		MAIN_ECS_STATES VALUE 0x7

ECS_FSM_CNT ADDRESS 0x00AC R
ECS_FSM_CNT RESET_VALUE 0x00000000
	RSRV BIT[31:11]
	MAIN_FSM_CNT BIT[10:0]

ECS_DEBUG0 ADDRESS 0x00B0 RW
ECS_DEBUG0 RESET_VALUE 0x00000000
	RSRV BIT[31:5]
	INPUT_SELECT BIT[4:3]
	START BIT[2]
	EN BIT[1]
	DEBUG_EN BIT[0]

ECS_HALT_WAIT_CNT ADDRESS 0x00B8 RW
ECS_HALT_WAIT_CNT RESET_VALUE 0x00000040
	RSRV BIT[31:11]
	COUNT BIT[10:0]

ECS_PREAMBLE_TIMER_CNT ADDRESS 0x00BC RW
ECS_PREAMBLE_TIMER_CNT RESET_VALUE 0x00000100
	RSRV BIT[31:11]
	COUNT BIT[10:0]

ECS_PADDED_DA ADDRESS 0x00C0 RW
ECS_PADDED_DA RESET_VALUE 0x01890200
	RSRV BIT[31:27]
	PAD_WINDOW BIT[26:17]
	PAD_FREQ BIT[16:10]
	LAST_VALUE_DEFAULT BIT[9:1]
	EN BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MSS_NAV (level 2)
----------------------------------------------------------------------------------------
mss_nav MODULE OFFSET=MODEM_TOP+0x00200000 MAX=MODEM_TOP+0x002F888C APRE=MSS_ SPRE=MSS_ BPRE=MSS_ ABPRE=MSS_ FPRE=MSS_

RC_CONTROL ADDRESS 0x0000 RW
RC_CONTROL RESET_VALUE 0x00000000
	RC_AUTO_SYNC_EN BIT[8]
	RC_CORE_INIT BIT[7]
	RC_GACC_RESET BIT[6]
	RC_DM_RESET BIT[5]
	RC_DM_WAIT_ABORT BIT[4]
		NO VALUE 0x0
		YES VALUE 0x1
	RC_CP_RESET BIT[3]
		NO VALUE 0x0
		YES VALUE 0x1
	RC_CCP_RESETN BIT[2]
		YES VALUE 0x0
		NO VALUE 0x1
	RC_INIT BIT[1]
		NO VALUE 0x0
		YES VALUE 0x1
	RC_SW_RESET BIT[0]

RC_CONFIG ADDRESS 0x0004 RW
RC_CONFIG RESET_VALUE 0x00000000
	RC_GACC_CLKEN BIT[22]
	RC_ARS_CLKEN BIT[21]
	RC_SL_IRQ_EN BIT[20]
	RC_DM_IRQ_EN BIT[19:16]
	RC_DM_CLKEN_SEL BIT[15:13]
		OFF VALUE 0x0
		DIV1 VALUE 0x1
		DIV2 VALUE 0x2
		DIV4 VALUE 0x3
		DIV8 VALUE 0x4
		DIV16 VALUE 0x5
		DIV32 VALUE 0x6
		DIV64 VALUE 0x7
	RC_XFER_SRC BIT[12:11]
		OFF VALUE 0x0
		FRAME VALUE 0x1
		STB VALUE 0x2
		OFF2 VALUE 0x3
	RC_SYNC_MASTER BIT[10:9]
		BP_1 VALUE 0x0
		BP_2 VALUE 0x1
		BP_3 VALUE 0x2
		BP_4 VALUE 0x3
	RC_MEM_CLKEN BIT[8]
	RC_CCP_CLKEN BIT[7]
	RC_CP_CLKEN BIT[6]
	RC_BP4_CLKEN BIT[5]
	RC_BP3_CLKEN BIT[4]
	RC_BP2_CLKEN BIT[3]
	RC_BP1_CLKEN BIT[2]
	RC_TSG_CLKEN BIT[1]
	RC_RC_CLKEN BIT[0]

RC_LPM_RTC_CONTROL ADDRESS 0x0008 RW
RC_LPM_RTC_CONTROL RESET_VALUE 0x00000000
	RC_CDMA_TT_ENABLE BIT[5]
	RC_FRAME_TT_ENABLE BIT[4]
	RC_PPSO_POLARITY BIT[2]
	RC_PPSO_ENABLE BIT[1]
	RC_PPSI_ENABLE BIT[0]

RC_PPSO_ASSERT ADDRESS 0x000C RW
RC_PPSO_ASSERT RESET_VALUE 0x00000000
	RC_PPSO_ASSERT BIT[31:0]

RC_PPSO_DEASSERT ADDRESS 0x0010 RW
RC_PPSO_DEASSERT RESET_VALUE 0x00000000
	RC_PPSO_DEASSERT BIT[31:0]

RC_GPS_ON ADDRESS 0x0014 RW
RC_GPS_ON RESET_VALUE 0x00000000
	RC_GPS_ON BIT[31:0]

RC_TIME_TRANSFER ADDRESS 0x0018 RW
RC_TIME_TRANSFER RESET_VALUE 0x00000000
	RC_TT BIT[0]

RC_GNSS_RTC_STATUS ADDRESS 0x001C R
RC_GNSS_RTC_STATUS RESET_VALUE 0x00000000
	RC_FRAME_COUNT BIT[31:17]
	RC_CHIP_COUNT BIT[16:7]
	RC_SAMPLE_COUNT BIT[6:0]

RC_BP1_COUNT_STATUS ADDRESS 0x0020 R
RC_BP1_COUNT_STATUS RESET_VALUE 0x00000000
	RC_BP1_COUNT BIT[19:0]

RC_BP1_PHASE_STATUS ADDRESS 0x0024 R
RC_BP1_PHASE_STATUS RESET_VALUE 0x00000000
	RC_BP1_PHASE BIT[31:0]

RC_BP2_COUNT_STATUS ADDRESS 0x0028 R
RC_BP2_COUNT_STATUS RESET_VALUE 0x00000000
	RC_BP2_COUNT BIT[19:0]

RC_BP2_PHASE_STATUS ADDRESS 0x002C R
RC_BP2_PHASE_STATUS RESET_VALUE 0x00000000
	RC_BP2_PHASE BIT[31:0]

RC_BP3_COUNT_STATUS ADDRESS 0x0030 R
RC_BP3_COUNT_STATUS RESET_VALUE 0x00000000
	RC_BP3_COUNT BIT[19:0]

RC_BP3_PHASE_STATUS ADDRESS 0x0034 R
RC_BP3_PHASE_STATUS RESET_VALUE 0x00000000
	RC_BP3_PHASE BIT[31:0]

RC_BP4_COUNT_STATUS ADDRESS 0x0038 R
RC_BP4_COUNT_STATUS RESET_VALUE 0x00000000
	RC_BP4_COUNT BIT[19:0]

RC_BP4_PHASE_STATUS ADDRESS 0x003C R
RC_BP4_PHASE_STATUS RESET_VALUE 0x00000000
	RC_BP4_PHASE BIT[31:0]

RC_TT_STATUS ADDRESS 0x0040 R
RC_TT_STATUS RESET_VALUE 0x00000000
	RC_TT_ACTIVE BIT[0]

RC_IRQ_STATUS ADDRESS 0x0044 R
RC_IRQ_STATUS RESET_VALUE 0x26000000
	NAV_VERSION BIT[31:24]
	RC_IRQ BIT[3:0]

RC_PPSI_RTC ADDRESS 0x0048 R
RC_PPSI_RTC RESET_VALUE 0x00000000
	RC_PPSI_RTC BIT[31:0]

RC_NAV_TT_RTC ADDRESS 0x004C R
RC_NAV_TT_RTC RESET_VALUE 0x00000000
	RC_NAV_TT_RTC BIT[31:0]

RC_CDMA_TT_RTC ADDRESS 0x0050 R
RC_CDMA_TT_RTC RESET_VALUE 0x00000000
	RC_CDMA_TT_RTC BIT[31:0]

RC_GNSS_TT_CNT ADDRESS 0x0054 R
RC_GNSS_TT_CNT RESET_VALUE 0x00000000
	RC_GNSS_TT_RTC BIT[31:0]

RC_NAV_TEST_BUS ADDRESS 0x0058 R
RC_NAV_TEST_BUS RESET_VALUE 0x00000000
	RC_NAV_TEST_BUS BIT[31:0]

RC_B1_POLYNOMIAL_MASK ADDRESS 0x005C RW
RC_B1_POLYNOMIAL_MASK RESET_VALUE 0x00000000
	RC_B1_POLYNOMIAL_MASK BIT[21:0]

AD_MODE ADDRESS 0x0080 RW
AD_MODE RESET_VALUE 0x00000000
	AD_TESTINSEL BIT[17:16]
	AD_TESTSEL BIT[15]
	AD_SAMPLELOG_MODE BIT[14:13]
		OFF VALUE 0x0
		VECTOR VALUE 0x1
		CIRCULAR VALUE 0x2
		FRAME VALUE 0x3
	AD_SAMPLELOG_START BIT[12]
	AD_SAMPLELOG_SRC BIT[11:8]
		RX1IQ1 VALUE 0x0
		RX1IQ2 VALUE 0x1
		RX1IQ3 VALUE 0x2
		RX2IQ1 VALUE 0x3
		RX2IQ2 VALUE 0x4
		RX2IQ3 VALUE 0x5
		RX12IQ1 VALUE 0x6
		RX12IQ2 VALUE 0x7
		RX1IQ8 VALUE 0x8
		RX2IQ8 VALUE 0x9
		SAIQ8 VALUE 0xF
	AD_SAMPLELOG_DEPTH BIT[7:5]
		N512 VALUE 0x0
		N1K VALUE 0x1
		N2K VALUE 0x2
		N4K VALUE 0x3
		N8K VALUE 0x4
		N16K VALUE 0x5
		N32K VALUE 0x6
		NMAX VALUE 0x7
	AD_MEAS_PERIOD BIT[4:3]
		OFF VALUE 0x0
		PROG1 VALUE 0x1
		PROG2 VALUE 0x2
		FRAME VALUE 0x3
	AD_MEAS_ENABLE BIT[2]
	AD_UPDATE BIT[1]
	AD_INIT BIT[0]
		NO VALUE 0x0
		YES VALUE 0x1

AD_RX1_CONFIG ADDRESS 0x0084 RW
AD_RX1_CONFIG RESET_VALUE 0x00000000
	AD_RX1_BLANKPOL5 BIT[22]
	AD_RX1_BLANKEN5 BIT[21]
	AD_RX1_BLANKPOL4 BIT[20]
	AD_RX1_BLANKEN4 BIT[19]
	AD_RX1_QUANTSEL BIT[18:17]
		OFF VALUE 0x0
		SDM VALUE 0x1
		LINEAR VALUE 0x2
		LIMITER VALUE 0x3
	AD_RX1_BLANKSIG BIT[16]
	AD_RX1_BLANKPOL3 BIT[15]
	AD_RX1_BLANKEN3 BIT[14]
	AD_RX1_BLANKPOL2 BIT[13]
	AD_RX1_BLANKEN2 BIT[12]
	AD_RX1_BLANKPOL1 BIT[11]
	AD_RX1_BLANKEN1 BIT[10]
	AD_RX1_BLANKPOL0 BIT[9]
		POS VALUE 0x0
		NEG VALUE 0x1
	AD_RX1_BLANKEN0 BIT[8]
		OFF VALUE 0x0
		ON VALUE 0x1
	AD_RX1_NULLQ BIT[7]
		NO VALUE 0x0
		YES VALUE 0x1
	AD_RX1_NULLI BIT[6]
		NO VALUE 0x0
		YES VALUE 0x1
	AD_RX1_SIGNINVQ BIT[5]
		NO VALUE 0x0
		YES VALUE 0x1
	AD_RX1_SIGNINVI BIT[4]
		NO VALUE 0x0
		YES VALUE 0x1
	AD_RX1_SWAPIQ BIT[3]
		NO VALUE 0x0
		YES VALUE 0x1
	AD_RX1_SRCSEL BIT[2]
		TSG VALUE 0x0
		ADC VALUE 0x1
	AD_RX1_RATE BIT[1:0]
		OFF VALUE 0x0
		FULL VALUE 0x1
		HALF VALUE 0x2
		QTR VALUE 0x3

AD_RX2_CONFIG ADDRESS 0x0088 RW
AD_RX2_CONFIG RESET_VALUE 0x00000000
	AD_RX2_BLANKPOL5 BIT[22]
	AD_RX2_BLANKEN5 BIT[21]
	AD_RX2_BLANKPOL4 BIT[20]
	AD_RX2_BLANKEN4 BIT[19]
	AD_RX2_QUANTSEL BIT[18:17]
	AD_RX2_BLANKSIG BIT[16]
	AD_RX2_BLANKPOL3 BIT[15]
	AD_RX2_BLANKEN3 BIT[14]
	AD_RX2_BLANKPOL2 BIT[13]
	AD_RX2_BLANKEN2 BIT[12]
	AD_RX2_BLANKPOL1 BIT[11]
	AD_RX2_BLANKEN1 BIT[10]
	AD_RX2_BLANKPOL0 BIT[9]
	AD_RX2_BLANKEN0 BIT[8]
	AD_RX2_NULLQ BIT[7]
	AD_RX2_NULLI BIT[6]
	AD_RX2_SIGNINVQ BIT[5]
	AD_RX2_SIGNINVI BIT[4]
	AD_RX2_SWAPIQ BIT[3]
	AD_RX2_SRCSEL BIT[2]
		TSG VALUE 0x0
		ADC VALUE 0x1
	AD_RX2_RATE BIT[1:0]

AD_RX1_QUANTMAP ADDRESS 0x008C RW
AD_RX1_QUANTMAP RESET_VALUE 0x00000000
	AD_RX1_QUANTMAP BIT[31:0]

AD_RX2_QUANTMAP ADDRESS 0x0090 RW
AD_RX2_QUANTMAP RESET_VALUE 0x00000000
	AD_RX2_QUANTMAP BIT[31:0]

AD_MEAS_STATUS ADDRESS 0x0094 R
AD_MEAS_STATUS RESET_VALUE 0x00000000
	AD_RX2_MEAS_BLANK BIT[17]
	AD_RX1_MEAS_BLANK BIT[16]
	AD_MEAS_LENGTH BIT[15:0]

AD_RX1_MEAN_MON ADDRESS 0x0098 R
AD_RX1_MEAN_MON RESET_VALUE 0x00000000
	AD_RX1_MEANMONQ BIT[31:16]
	AD_RX1_MEANMONI BIT[15:0]

AD_RX2_MEAN_MON ADDRESS 0x009C R
AD_RX2_MEAN_MON RESET_VALUE 0x00000000
	AD_RX2_MEANMONQ BIT[31:16]
	AD_RX2_MEANMONI BIT[15:0]

AD_RX1_BLANK_MONITOR ADDRESS 0x00A0 R
AD_RX1_BLANK_MONITOR RESET_VALUE 0x00000000
	AD_RX1_BLANKMON BIT[17:0]

AD_RX2_BLANK_MONITOR ADDRESS 0x00A4 R
AD_RX2_BLANK_MONITOR RESET_VALUE 0x00000000
	AD_RX2_BLANKMON BIT[17:0]

AD_SL_INDEX ADDRESS 0x00A8 R
AD_SL_INDEX RESET_VALUE 0x00000000
	AD_SAMPLELOG_DONE BIT[16]
	AD_SL_INDEX BIT[15:0]

AD_RX1_AMPL_MON ADDRESS 0x00AC R
AD_RX1_AMPL_MON RESET_VALUE 0x00000000
	AD_RX1_AMPLMONQ BIT[31:16]
	AD_RX1_AMPLMONI BIT[15:0]

AD_RX2_AMPL_MON ADDRESS 0x00B0 R
AD_RX2_AMPL_MON RESET_VALUE 0x00000000
	AD_RX2_AMPLMONQ BIT[31:16]
	AD_RX2_AMPLMONI BIT[15:0]

AD_SPEC_ANALYZER_CMD ADDRESS 0x00B4 RW
AD_SPEC_ANALYZER_CMD RESET_VALUE 0x00000000
	AD_SA_GAINSTEP BIT[24:21]
		G0 VALUE 0x0
		G3 VALUE 0x1
		G6 VALUE 0x2
		G9 VALUE 0x3
		G12 VALUE 0x4
		G15 VALUE 0x5
		G18 VALUE 0x6
		G21 VALUE 0x7
		G24 VALUE 0x8
		G27 VALUE 0x9
	AD_SA_SRC_SEL BIT[20:19]
		BP1 VALUE 0x0
		BP2 VALUE 0x1
		BP3 VALUE 0x2
		BP4 VALUE 0x3
	AD_SA_MODE BIT[18:16]
		OFF VALUE 0x0
		BYPASS VALUE 0x1
		DEC32 VALUE 0x2
		DEC64 VALUE 0x3
		DEC128 VALUE 0x4
		DEC256 VALUE 0x5
		OFF2 VALUE 0x6
		OFF3 VALUE 0x7
	AD_SA_FREQ BIT[15:0]

AD_SPEC_ANALYZER_STATUS ADDRESS 0x00B8 R
AD_SPEC_ANALYZER_STATUS RESET_VALUE 0x00000000
	AD_SA_BLANKMON BIT[13:0]

BP1_CONFIG ADDRESS 0x0200 RW
BP1_CONFIG RESET_VALUE 0x00000000
	BP1_SCH3_CMFSEL BIT[30]
		BOC VALUE 0x0
		BPSK VALUE 0x1
	BP1_SA_PROBE BIT[29:28]
		P1 VALUE 0x0
		P2 VALUE 0x1
		P3 VALUE 0x2
		P4 VALUE 0x3
	BP1_TESTINSEL BIT[27]
	BP1_TESTSEL BIT[26:24]
		OFF VALUE 0x0
		P1 VALUE 0x1
		P2 VALUE 0x2
		P3 VALUE 0x3
		P4 VALUE 0x4
		P5 VALUE 0x5
		P6 VALUE 0x6
		P7 VALUE 0x7
	BP1_PREAMPLMON_EN BIT[23]
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_GAINSTEP BIT[22:19]
		G0 VALUE 0x0
		G3 VALUE 0x1
		G6 VALUE 0x2
		G9 VALUE 0x3
		G12 VALUE 0x4
		G15 VALUE 0x5
		G18 VALUE 0x6
		G21 VALUE 0x7
		G24 VALUE 0x8
		G27 VALUE 0x9
	BP1_DCNOTCHPOLE BIT[18:16]
	BP1_GAINALIGN BIT[15]
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_MEANMONMODE BIT[14:13]
		OFF VALUE 0x0
		INT VALUE 0x1
		IIR VALUE 0x2
		OFF2 VALUE 0x3
	BP1_DCALIGN BIT[12]
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_AAF_EN BIT[11]
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_RS_EN BIT[10]
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_RS_LOAD BIT[9]
		NO VALUE 0x0
		YES VALUE 0x1
	BP1_IF_TYPE BIT[8]
		ZIF VALUE 0x0
		LIF VALUE 0x1
	BP1_AUXSEL BIT[7]
		NO VALUE 0x0
		YES VALUE 0x1
	BP1_ADCSEL BIT[6]
		AD1 VALUE 0x0
		AD2 VALUE 0x1
	BP1_SCH3_EN BIT[5]
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_SCH2_EN BIT[4]
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_RATE BIT[3:2]
		OFF VALUE 0x0
		FULL VALUE 0x1
		HALF VALUE 0x2
		QTR VALUE 0x3
	BP1_UPDATE BIT[1]
	BP1_INIT BIT[0]
		NO VALUE 0x0
		YES VALUE 0x1

BP1_IF_FREQ ADDRESS 0x0204 RW
BP1_IF_FREQ RESET_VALUE 0x00000000
	BP1_INTDELAY BIT[24:22]
	BP1_FRACDELAY BIT[21:16]
	BP1_IFFREQ BIT[15:0]

BP1_RS_RATE ADDRESS 0x0208 RW
BP1_RS_RATE RESET_VALUE 0x00000000
	BP1_RSRATE BIT[31:0]

BP1_OFFSET ADDRESS 0x020C RW
BP1_OFFSET RESET_VALUE 0x00000000
	BP1_OFFSETQ BIT[31:16]
	BP1_OFFSETI BIT[15:0]

BP1_NOTCH1 ADDRESS 0x0210 RW
BP1_NOTCH1 RESET_VALUE 0x00000000
	BP1_NOTCHMODE1 BIT[23]
		OFF VALUE 0x0
		ON VALUE 0x1
	BP1_NOTCHPOLE1 BIT[22:20]
	BP1_NOTCHFREQ1 BIT[19:0]

BP1_NOTCH2 ADDRESS 0x0214 RW
BP1_NOTCH2 RESET_VALUE 0x00000000
	BP1_NOTCHMODE2 BIT[23]
	BP1_NOTCHPOLE2 BIT[22:20]
	BP1_NOTCHFREQ2 BIT[19:0]

BP1_NOTCH3 ADDRESS 0x0218 RW
BP1_NOTCH3 RESET_VALUE 0x00000000
	BP1_NOTCHMODE3 BIT[23]
	BP1_NOTCHPOLE3 BIT[22:20]
	BP1_NOTCHFREQ3 BIT[19:0]

BP1_NOTCH4 ADDRESS 0x021C RW
BP1_NOTCH4 RESET_VALUE 0x00000000
	BP1_NOTCHMODE4 BIT[23]
	BP1_NOTCHPOLE4 BIT[22:20]
	BP1_NOTCHFREQ4 BIT[19:0]

BP1_NOTCH5 ADDRESS 0x0220 RW
BP1_NOTCH5 RESET_VALUE 0x00000000
	BP1_NOTCHMODE5 BIT[23]
	BP1_NOTCHPOLE5 BIT[22:20]
	BP1_NOTCHFREQ5 BIT[19:0]

BP1_NOTCH6 ADDRESS 0x0224 RW
BP1_NOTCH6 RESET_VALUE 0x00000000
	BP1_NOTCHMODE6 BIT[23]
	BP1_NOTCHPOLE6 BIT[22:20]
	BP1_NOTCHFREQ6 BIT[19:0]

BP1_EQ_COEF_REAL ADDRESS 0x0228 RW
BP1_EQ_COEF_REAL RESET_VALUE 0x00000000
	BP1_EQCOEF3I BIT[23:16]
	BP1_EQCOEF2I BIT[15:8]
	BP1_EQCOEF1I BIT[7:0]

BP1_EQ_COEF_IMAG ADDRESS 0x022C RW
BP1_EQ_COEF_IMAG RESET_VALUE 0x00000000
	BP1_EQCOEF3Q BIT[23:16]
	BP1_EQCOEF2Q BIT[15:8]
	BP1_EQCOEF1Q BIT[7:0]

BP1_FREQ ADDRESS 0x0230 RW
BP1_FREQ RESET_VALUE 0x00000000
	BP1_FREQ BIT[31:0]

BP1_THRESH ADDRESS 0x0234 RW
BP1_THRESH RESET_VALUE 0x00000000
	BP1_SCH3_THRESHQ BIT[31:24]
	BP1_SCH3_THRESHI BIT[23:16]
	BP1_SCH2_THRESHQ BIT[15:8]
	BP1_SCH2_THRESHI BIT[7:0]

BP1_PRE_NOTCH ADDRESS 0x0238 RW
BP1_PRE_NOTCH RESET_VALUE 0x00000000
	BP1_PRENOTCHMODE BIT[23]
	BP1_PRENOTCHPOLE BIT[22:20]
	BP1_PRENOTCHFREQ BIT[19:0]

BP1_RS_PHASE ADDRESS 0x023C RW
BP1_RS_PHASE RESET_VALUE 0x00000000
	BP1_RSPHASE BIT[31:0]

BP1_PRE_AMPL_MON ADDRESS 0x0240 R
BP1_PRE_AMPL_MON RESET_VALUE 0x00000000
	BP1_PREAMPLMONQ BIT[31:16]
	BP1_PREAMPLMONI BIT[15:0]

BP1_MEAN_MON ADDRESS 0x0244 R
BP1_MEAN_MON RESET_VALUE 0x00000000
	BP1_MEANMONQ BIT[31:16]
	BP1_MEANMONI BIT[15:0]

BP1_SCH2_AMPL_MON ADDRESS 0x0248 R
BP1_SCH2_AMPL_MON RESET_VALUE 0x00000000
	BP1_SCH2_AMPLMONQ BIT[21:11]
	BP1_SCH2_AMPLMONI BIT[10:0]

BP1_SCH3_AMPL_MON ADDRESS 0x024C R
BP1_SCH3_AMPL_MON RESET_VALUE 0x00000000
	BP1_SCH3_AMPLMONQ BIT[21:11]
	BP1_SCH3_AMPLMONI BIT[10:0]

BP2_CONFIG ADDRESS 0x0300 RW
BP2_CONFIG RESET_VALUE 0x00000000
	BP2_SCH3_CMFSEL BIT[30]
	BP2_SA_PROBE BIT[29:28]
	BP2_TESTINSEL BIT[27]
	BP2_TESTSEL BIT[26:24]
	BP2_PREAMPLMON_EN BIT[23]
	BP2_GAINSTEP BIT[22:19]
	BP2_DCNOTCHPOLE BIT[18:16]
	BP2_GAINALIGN BIT[15]
	BP2_MEANMONMODE BIT[14:13]
	BP2_DCALIGN BIT[12]
	BP2_AAF_EN BIT[11]
	BP2_RS_EN BIT[10]
	BP2_RS_LOAD BIT[9]
	BP2_IF_TYPE BIT[8]
	BP2_AUXSEL BIT[7]
	BP2_ADCSEL BIT[6]
	BP2_SCH3_EN BIT[5]
	BP2_SCH2_EN BIT[4]
	BP2_RATE BIT[3:2]
	BP2_UPDATE BIT[1]
	BP2_INIT BIT[0]

BP2_IF_FREQ ADDRESS 0x0304 RW
BP2_IF_FREQ RESET_VALUE 0x00000000
	BP2_INTDELAY BIT[24:22]
	BP2_FRACDELAY BIT[21:16]
	BP2_IFFREQ BIT[15:0]

BP2_RS_RATE ADDRESS 0x0308 RW
BP2_RS_RATE RESET_VALUE 0x00000000
	BP2_RSRATE BIT[31:0]

BP2_OFFSET ADDRESS 0x030C RW
BP2_OFFSET RESET_VALUE 0x00000000
	BP2_OFFSETQ BIT[31:16]
	BP2_OFFSETI BIT[15:0]

BP2_NOTCH1 ADDRESS 0x0310 RW
BP2_NOTCH1 RESET_VALUE 0x00000000
	BP2_NOTCHMODE1 BIT[23]
	BP2_NOTCHPOLE1 BIT[22:20]
	BP2_NOTCHFREQ1 BIT[19:0]

BP2_NOTCH2 ADDRESS 0x0314 RW
BP2_NOTCH2 RESET_VALUE 0x00000000
	BP2_NOTCHMODE2 BIT[23]
	BP2_NOTCHPOLE2 BIT[22:20]
	BP2_NOTCHFREQ2 BIT[19:0]

BP2_NOTCH3 ADDRESS 0x0318 RW
BP2_NOTCH3 RESET_VALUE 0x00000000
	BP2_NOTCHMODE3 BIT[23]
	BP2_NOTCHPOLE3 BIT[22:20]
	BP2_NOTCHFREQ3 BIT[19:0]

BP2_NOTCH4 ADDRESS 0x031C RW
BP2_NOTCH4 RESET_VALUE 0x00000000
	BP2_NOTCHMODE4 BIT[23]
	BP2_NOTCHPOLE4 BIT[22:20]
	BP2_NOTCHFREQ4 BIT[19:0]

BP2_NOTCH5 ADDRESS 0x0320 RW
BP2_NOTCH5 RESET_VALUE 0x00000000
	BP2_NOTCHMODE5 BIT[23]
	BP2_NOTCHPOLE5 BIT[22:20]
	BP2_NOTCHFREQ5 BIT[19:0]

BP2_NOTCH6 ADDRESS 0x0324 RW
BP2_NOTCH6 RESET_VALUE 0x00000000
	BP2_NOTCHMODE6 BIT[23]
	BP2_NOTCHPOLE6 BIT[22:20]
	BP2_NOTCHFREQ6 BIT[19:0]

BP2_EQ_COEF_REAL ADDRESS 0x0328 RW
BP2_EQ_COEF_REAL RESET_VALUE 0x00000000
	BP2_EQCOEF3I BIT[23:16]
	BP2_EQCOEF2I BIT[15:8]
	BP2_EQCOEF1I BIT[7:0]

BP2_EQ_COEF_IMAG ADDRESS 0x032C RW
BP2_EQ_COEF_IMAG RESET_VALUE 0x00000000
	BP2_EQCOEF3Q BIT[23:16]
	BP2_EQCOEF2Q BIT[15:8]
	BP2_EQCOEF1Q BIT[7:0]

BP2_FREQ ADDRESS 0x0330 RW
BP2_FREQ RESET_VALUE 0x00000000
	BP2_FREQ BIT[31:0]

BP2_THRESH ADDRESS 0x0334 RW
BP2_THRESH RESET_VALUE 0x00000000
	BP2_SCH3_THRESHQ BIT[31:24]
	BP2_SCH3_THRESHI BIT[23:16]
	BP2_SCH2_THRESHQ BIT[15:8]
	BP2_SCH2_THRESHI BIT[7:0]

BP2_PRE_NOTCH ADDRESS 0x0338 RW
BP2_PRE_NOTCH RESET_VALUE 0x00000000
	BP2_PRENOTCHMODE BIT[23]
	BP2_PRENOTCHPOLE BIT[22:20]
	BP2_PRENOTCHFREQ BIT[19:0]

BP2_RS_PHASE ADDRESS 0x033C RW
BP2_RS_PHASE RESET_VALUE 0x00000000
	BP2_RSPHASE BIT[31:0]

BP2_PRE_AMPL_MON ADDRESS 0x0340 R
BP2_PRE_AMPL_MON RESET_VALUE 0x00000000
	BP2_PREAMPLMONQ BIT[31:16]
	BP2_PREAMPLMONI BIT[15:0]

BP2_MEAN_MON ADDRESS 0x0344 R
BP2_MEAN_MON RESET_VALUE 0x00000000
	BP2_MEANMONQ BIT[31:16]
	BP2_MEANMONI BIT[15:0]

BP2_SCH2_AMPL_MON ADDRESS 0x0348 R
BP2_SCH2_AMPL_MON RESET_VALUE 0x00000000
	BP2_SCH2_AMPLMONQ BIT[21:11]
	BP2_SCH2_AMPLMONI BIT[10:0]

BP2_SCH3_AMPL_MON ADDRESS 0x034C R
BP2_SCH3_AMPL_MON RESET_VALUE 0x00000000
	BP2_SCH3_AMPLMONQ BIT[21:11]
	BP2_SCH3_AMPLMONI BIT[10:0]

BP3_CONFIG ADDRESS 0x0400 RW
BP3_CONFIG RESET_VALUE 0x00000000
	BP3_SA_PROBE BIT[29:28]
	BP3_TESTINSEL BIT[27]
	BP3_TESTSEL BIT[26:23]
		OFF VALUE 0x0
		P1 VALUE 0x1
		P2 VALUE 0x2
		P3 VALUE 0x3
		P4 VALUE 0x4
		P5 VALUE 0x5
		P6 VALUE 0x6
		P7 VALUE 0x7
		P8 VALUE 0x8
		P9 VALUE 0x9
		P10 VALUE 0xA
		P11 VALUE 0xB
		P12 VALUE 0xC
		P13 VALUE 0xD
		P14 VALUE 0xE
		P15 VALUE 0xF
	BP3_PREAMPLMON_EN BIT[22]
	BP3_GAINSTEP BIT[21:18]
	BP3_DCNOTCHPOLE BIT[17:15]
	BP3_GAINALIGN BIT[14]
	BP3_MEANMONMODE BIT[13:12]
	BP3_DCALIGN BIT[11]
	BP3_AAF_EN BIT[10]
	BP3_RS_EN BIT[9]
	BP3_RS_LOAD BIT[8]
	BP3_IF_TYPE BIT[7]
	BP3_AUXSEL BIT[6]
	BP3_ADCSEL BIT[5]
	BP3_MODE BIT[4]
		OFF VALUE 0x0
		ON VALUE 0x1
	BP3_RATE BIT[3:2]
		OFF VALUE 0x0
		FULL VALUE 0x1
		HALF VALUE 0x2
		OFF2 VALUE 0x3
	BP3_UPDATE BIT[1]
	BP3_INIT BIT[0]

BP3_IF_FREQ ADDRESS 0x0404 RW
BP3_IF_FREQ RESET_VALUE 0x00000000
	BP3_INTDELAY BIT[24:22]
	BP3_FRACDELAY BIT[21:16]
	BP3_IFFREQ BIT[15:0]

BP3_RS_RATE ADDRESS 0x0408 RW
BP3_RS_RATE RESET_VALUE 0x00000000
	BP3_RSRATE BIT[31:0]

BP3_OFFSET ADDRESS 0x040C RW
BP3_OFFSET RESET_VALUE 0x00000000
	BP3_OFFSETQ BIT[31:16]
	BP3_OFFSETI BIT[15:0]

BP3_NOTCH1 ADDRESS 0x0410 RW
BP3_NOTCH1 RESET_VALUE 0x00000000
	BP3_NOTCHMODE1 BIT[23]
	BP3_NOTCHPOLE1 BIT[22:20]
	BP3_NOTCHFREQ1 BIT[19:0]

BP3_NOTCH2 ADDRESS 0x0414 RW
BP3_NOTCH2 RESET_VALUE 0x00000000
	BP3_NOTCHMODE2 BIT[23]
	BP3_NOTCHPOLE2 BIT[22:20]
	BP3_NOTCHFREQ2 BIT[19:0]

BP3_NOTCH3 ADDRESS 0x0418 RW
BP3_NOTCH3 RESET_VALUE 0x00000000
	BP3_NOTCHMODE3 BIT[23]
	BP3_NOTCHPOLE3 BIT[22:20]
	BP3_NOTCHFREQ3 BIT[19:0]

BP3_NOTCH4 ADDRESS 0x041C RW
BP3_NOTCH4 RESET_VALUE 0x00000000
	BP3_NOTCHMODE4 BIT[23]
	BP3_NOTCHPOLE4 BIT[22:20]
	BP3_NOTCHFREQ4 BIT[19:0]

BP3_NOTCH5 ADDRESS 0x0420 RW
BP3_NOTCH5 RESET_VALUE 0x00000000
	BP3_NOTCHMODE5 BIT[23]
	BP3_NOTCHPOLE5 BIT[22:20]
	BP3_NOTCHFREQ5 BIT[19:0]

BP3_NOTCH6 ADDRESS 0x0424 RW
BP3_NOTCH6 RESET_VALUE 0x00000000
	BP3_NOTCHMODE6 BIT[23]
	BP3_NOTCHPOLE6 BIT[22:20]
	BP3_NOTCHFREQ6 BIT[19:0]

BP3_EQ_COEF_REAL ADDRESS 0x0428 RW
BP3_EQ_COEF_REAL RESET_VALUE 0x00000000
	BP3_EQCOEF3I BIT[23:16]
	BP3_EQCOEF2I BIT[15:8]
	BP3_EQCOEF1I BIT[7:0]

BP3_EQ_COEF_IMAG ADDRESS 0x042C RW
BP3_EQ_COEF_IMAG RESET_VALUE 0x00000000
	BP3_EQCOEF3Q BIT[23:16]
	BP3_EQCOEF2Q BIT[15:8]
	BP3_EQCOEF1Q BIT[7:0]

BP3_RS_PHASE ADDRESS 0x0430 RW
BP3_RS_PHASE RESET_VALUE 0x00000000
	BP3_RSPHASE BIT[31:0]

BP3_SCH1_FREQ ADDRESS 0x0434 RW
BP3_SCH1_FREQ RESET_VALUE 0x00000000
	BP3_SCH1_FREQ BIT[31:0]

BP3_SCH2_FREQ ADDRESS 0x0438 RW
BP3_SCH2_FREQ RESET_VALUE 0x00000000
	BP3_SCH2_FREQ BIT[31:0]

BP3_SCH3_FREQ ADDRESS 0x043C RW
BP3_SCH3_FREQ RESET_VALUE 0x00000000
	BP3_SCH3_FREQ BIT[31:0]

BP3_SCH4_FREQ ADDRESS 0x0440 RW
BP3_SCH4_FREQ RESET_VALUE 0x00000000
	BP3_SCH4_FREQ BIT[31:0]

BP3_SCH5_FREQ ADDRESS 0x0444 RW
BP3_SCH5_FREQ RESET_VALUE 0x00000000
	BP3_SCH5_FREQ BIT[31:0]

BP3_SCH6_FREQ ADDRESS 0x0448 RW
BP3_SCH6_FREQ RESET_VALUE 0x00000000
	BP3_SCH6_FREQ BIT[31:0]

BP3_SCH7_FREQ ADDRESS 0x044C RW
BP3_SCH7_FREQ RESET_VALUE 0x00000000
	BP3_SCH7_FREQ BIT[31:0]

BP3_SCH8_FREQ ADDRESS 0x0450 RW
BP3_SCH8_FREQ RESET_VALUE 0x00000000
	BP3_SCH8_FREQ BIT[31:0]

BP3_SCH9_FREQ ADDRESS 0x0454 RW
BP3_SCH9_FREQ RESET_VALUE 0x00000000
	BP3_SCH9_FREQ BIT[31:0]

BP3_SCH10_FREQ ADDRESS 0x0458 RW
BP3_SCH10_FREQ RESET_VALUE 0x00000000
	BP3_SCH10_FREQ BIT[31:0]

BP3_SCH11_FREQ ADDRESS 0x045C RW
BP3_SCH11_FREQ RESET_VALUE 0x00000000
	BP3_SCH11_FREQ BIT[31:0]

BP3_SCH12_FREQ ADDRESS 0x0460 RW
BP3_SCH12_FREQ RESET_VALUE 0x00000000
	BP3_SCH12_FREQ BIT[31:0]

BP3_THRESH_A ADDRESS 0x0464 RW
BP3_THRESH_A RESET_VALUE 0x00000000
	BP3_SCH2_THRESHQ BIT[31:24]
	BP3_SCH2_THRESHI BIT[23:16]
	BP3_SCH1_THRESHQ BIT[15:8]
	BP3_SCH1_THRESHI BIT[7:0]

BP3_THRESH_B ADDRESS 0x0468 RW
BP3_THRESH_B RESET_VALUE 0x00000000
	BP3_SCH4_THRESHQ BIT[31:24]
	BP3_SCH4_THRESHI BIT[23:16]
	BP3_SCH3_THRESHQ BIT[15:8]
	BP3_SCH3_THRESHI BIT[7:0]

BP3_THRESH_C ADDRESS 0x046C RW
BP3_THRESH_C RESET_VALUE 0x00000000
	BP3_SCH6_THRESHQ BIT[31:24]
	BP3_SCH6_THRESHI BIT[23:16]
	BP3_SCH5_THRESHQ BIT[15:8]
	BP3_SCH5_THRESHI BIT[7:0]

BP3_THRESH_D ADDRESS 0x0470 RW
BP3_THRESH_D RESET_VALUE 0x00000000
	BP3_SCH8_THRESHQ BIT[31:24]
	BP3_SCH8_THRESHI BIT[23:16]
	BP3_SCH7_THRESHQ BIT[15:8]
	BP3_SCH7_THRESHI BIT[7:0]

BP3_THRESH_E ADDRESS 0x0474 RW
BP3_THRESH_E RESET_VALUE 0x00000000
	BP3_SCH10_THRESHQ BIT[31:24]
	BP3_SCH10_THRESHI BIT[23:16]
	BP3_SCH9_THRESHQ BIT[15:8]
	BP3_SCH9_THRESHI BIT[7:0]

BP3_THRESH_F ADDRESS 0x0478 RW
BP3_THRESH_F RESET_VALUE 0x00000000
	BP3_SCH12_THRESHQ BIT[31:24]
	BP3_SCH12_THRESHI BIT[23:16]
	BP3_SCH11_THRESHQ BIT[15:8]
	BP3_SCH11_THRESHI BIT[7:0]

BP3_PRE_AMPL_MON ADDRESS 0x047C R
BP3_PRE_AMPL_MON RESET_VALUE 0x00000000
	BP3_PREAMPLMONQ BIT[31:16]
	BP3_PREAMPLMONI BIT[15:0]

BP3_MEAN_MON ADDRESS 0x0480 R
BP3_MEAN_MON RESET_VALUE 0x00000000
	BP3_MEANMONQ BIT[31:16]
	BP3_MEANMONI BIT[15:0]

BP3_SCH1_AMPL_MON ADDRESS 0x0484 R
BP3_SCH1_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH1_AMPLMONQ BIT[21:11]
	BP3_SCH1_AMPLMONI BIT[10:0]

BP3_SCH2_AMPL_MON ADDRESS 0x0488 R
BP3_SCH2_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH2_AMPLMONQ BIT[21:11]
	BP3_SCH2_AMPLMONI BIT[10:0]

BP3_SCH3_AMPL_MON ADDRESS 0x048C R
BP3_SCH3_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH3_AMPLMONQ BIT[21:11]
	BP3_SCH3_AMPLMONI BIT[10:0]

BP3_SCH4_AMPL_MON ADDRESS 0x0490 R
BP3_SCH4_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH4_AMPLMONQ BIT[21:11]
	BP3_SCH4_AMPLMONI BIT[10:0]

BP3_SCH5_AMPL_MON ADDRESS 0x0494 R
BP3_SCH5_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH5_AMPLMONQ BIT[21:11]
	BP3_SCH5_AMPLMONI BIT[10:0]

BP3_SCH6_AMPL_MON ADDRESS 0x0498 R
BP3_SCH6_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH6_AMPLMONQ BIT[21:11]
	BP3_SCH6_AMPLMONI BIT[10:0]

BP3_SCH7_AMPL_MON ADDRESS 0x049C R
BP3_SCH7_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH7_AMPLMONQ BIT[21:11]
	BP3_SCH7_AMPLMONI BIT[10:0]

BP3_SCH8_AMPL_MON ADDRESS 0x04A0 R
BP3_SCH8_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH8_AMPLMONQ BIT[21:11]
	BP3_SCH8_AMPLMONI BIT[10:0]

BP3_SCH9_AMPL_MON ADDRESS 0x04A4 R
BP3_SCH9_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH9_AMPLMONQ BIT[21:11]
	BP3_SCH9_AMPLMONI BIT[10:0]

BP3_SCH10_AMPL_MON ADDRESS 0x04A8 R
BP3_SCH10_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH10_AMPLMONQ BIT[21:11]
	BP3_SCH10_AMPLMONI BIT[10:0]

BP3_SCH11_AMPL_MON ADDRESS 0x04AC R
BP3_SCH11_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH11_AMPLMONQ BIT[21:11]
	BP3_SCH11_AMPLMONI BIT[10:0]

BP3_SCH12_AMPL_MON ADDRESS 0x04B0 R
BP3_SCH12_AMPL_MON RESET_VALUE 0x00000000
	BP3_SCH12_AMPLMONQ BIT[21:11]
	BP3_SCH12_AMPLMONI BIT[10:0]

BP3_SCH_MODE ADDRESS 0x04B4 RW
BP3_SCH_MODE RESET_VALUE 0x00000000
	BP3_SCH12_MODE BIT[11]
	BP3_SCH11_MODE BIT[10]
	BP3_SCH10_MODE BIT[9]
	BP3_SCH9_MODE BIT[8]
	BP3_SCH8_MODE BIT[7]
	BP3_SCH7_MODE BIT[6]
	BP3_SCH6_MODE BIT[5]
	BP3_SCH5_MODE BIT[4]
	BP3_SCH4_MODE BIT[3]
	BP3_SCH3_MODE BIT[2]
	BP3_SCH2_MODE BIT[1]
	BP3_SCH1_MODE BIT[0]
		OFF VALUE 0x0
		ON VALUE 0x1

BP3_PRE_NOTCH ADDRESS 0x04B8 RW
BP3_PRE_NOTCH RESET_VALUE 0x00000000
	BP3_PRENOTCHMODE BIT[23]
	BP3_PRENOTCHPOLE BIT[22:20]
	BP3_PRENOTCHFREQ BIT[19:0]

BP3_NOTCH7 ADDRESS 0x04BC RW
BP3_NOTCH7 RESET_VALUE 0x00000000
	BP3_NOTCH6MORE BIT[24]
	BP3_NOTCHMODE7 BIT[23]
	BP3_NOTCHPOLE7 BIT[22:20]
	BP3_NOTCHFREQ7 BIT[19:0]

BP3_NOTCH8 ADDRESS 0x04C0 RW
BP3_NOTCH8 RESET_VALUE 0x00000000
	BP3_NOTCHMODE8 BIT[23]
	BP3_NOTCHPOLE8 BIT[22:20]
	BP3_NOTCHFREQ8 BIT[19:0]

BP3_NOTCH9 ADDRESS 0x04C4 RW
BP3_NOTCH9 RESET_VALUE 0x00000000
	BP3_NOTCHMODE9 BIT[23]
	BP3_NOTCHPOLE9 BIT[22:20]
	BP3_NOTCHFREQ9 BIT[19:0]

BP3_NOTCH10 ADDRESS 0x04C8 RW
BP3_NOTCH10 RESET_VALUE 0x00000000
	BP3_NOTCHMODE10 BIT[23]
	BP3_NOTCHPOLE10 BIT[22:20]
	BP3_NOTCHFREQ10 BIT[19:0]

BP3_NOTCH11 ADDRESS 0x04CC RW
BP3_NOTCH11 RESET_VALUE 0x00000000
	BP3_NOTCHMODE11 BIT[23]
	BP3_NOTCHPOLE11 BIT[22:20]
	BP3_NOTCHFREQ11 BIT[19:0]

BP3_NOTCH12 ADDRESS 0x04D0 RW
BP3_NOTCH12 RESET_VALUE 0x00000000
	BP3_NOTCHMODE12 BIT[23]
	BP3_NOTCHPOLE12 BIT[22:20]
	BP3_NOTCHFREQ12 BIT[19:0]

BP4_CONFIG ADDRESS 0x0500 RW
BP4_CONFIG RESET_VALUE 0x00000000
	BP4_SA_PROBE BIT[30:29]
	BP4_TESTINSEL BIT[28]
	BP4_TESTSEL BIT[27:25]
		OFF VALUE 0x0
		P1 VALUE 0x1
		P2 VALUE 0x2
		P3 VALUE 0x3
		P4 VALUE 0x4
		P5 VALUE 0x5
		P6 VALUE 0x6
		P7 VALUE 0x7
	BP4_PREAMPLMON_EN BIT[24]
	BP4_GAINSTEP BIT[23:20]
	BP4_DCNOTCHPOLE BIT[19:17]
	BP4_GAINALIGN BIT[16]
	BP4_MEANMONMODE BIT[15:14]
	BP4_DCALIGN BIT[13]
	BP4_AAF_EN BIT[12]
	BP4_RS_EN BIT[11]
	BP4_RS_LOAD BIT[10]
	BP4_IF_TYPE BIT[9]
	BP4_AUXSEL BIT[8]
	BP4_ADCSEL BIT[7]
	BP4_FORMAT BIT[6:5]
		NOCMF VALUE 0x0
		L1_20 VALUE 0x1
		L1_24 VALUE 0x2
		L5_2 VALUE 0x3
	BP4_MODE BIT[4]
		OFF VALUE 0x0
		ON VALUE 0x1
	BP4_RATE BIT[3:2]
		OFF VALUE 0x0
		R80 VALUE 0x1
		R72 VALUE 0x2
		OFF2 VALUE 0x3
	BP4_UPDATE BIT[1]
	BP4_INIT BIT[0]

BP4_IF_FREQ ADDRESS 0x0504 RW
BP4_IF_FREQ RESET_VALUE 0x00000000
	BP4_INTDELAY BIT[24:22]
	BP4_FRACDELAY BIT[21:16]
	BP4_IFFREQ BIT[15:0]

BP4_RS_RATE ADDRESS 0x0508 RW
BP4_RS_RATE RESET_VALUE 0x00000000
	BP4_RSRATE BIT[31:0]

BP4_OFFSET ADDRESS 0x050C RW
BP4_OFFSET RESET_VALUE 0x00000000
	BP4_OFFSETQ BIT[31:16]
	BP4_OFFSETI BIT[15:0]

BP4_NOTCH1 ADDRESS 0x0510 RW
BP4_NOTCH1 RESET_VALUE 0x00000000
	BP4_NOTCHMODE1 BIT[23]
	BP4_NOTCHPOLE1 BIT[22:20]
	BP4_NOTCHFREQ1 BIT[19:0]

BP4_NOTCH2 ADDRESS 0x0514 RW
BP4_NOTCH2 RESET_VALUE 0x00000000
	BP4_NOTCHMODE2 BIT[23]
	BP4_NOTCHPOLE2 BIT[22:20]
	BP4_NOTCHFREQ2 BIT[19:0]

BP4_NOTCH3 ADDRESS 0x0518 RW
BP4_NOTCH3 RESET_VALUE 0x00000000
	BP4_NOTCHMODE3 BIT[23]
	BP4_NOTCHPOLE3 BIT[22:20]
	BP4_NOTCHFREQ3 BIT[19:0]

BP4_NOTCH4 ADDRESS 0x051C RW
BP4_NOTCH4 RESET_VALUE 0x00000000
	BP4_NOTCHMODE4 BIT[23]
	BP4_NOTCHPOLE4 BIT[22:20]
	BP4_NOTCHFREQ4 BIT[19:0]

BP4_NOTCH5 ADDRESS 0x0520 RW
BP4_NOTCH5 RESET_VALUE 0x00000000
	BP4_NOTCHMODE5 BIT[23]
	BP4_NOTCHPOLE5 BIT[22:20]
	BP4_NOTCHFREQ5 BIT[19:0]

BP4_NOTCH6 ADDRESS 0x0524 RW
BP4_NOTCH6 RESET_VALUE 0x00000000
	BP4_NOTCHMODE6 BIT[23]
	BP4_NOTCHPOLE6 BIT[22:20]
	BP4_NOTCHFREQ6 BIT[19:0]

BP4_EQ_COEF_REAL ADDRESS 0x0528 RW
BP4_EQ_COEF_REAL RESET_VALUE 0x00000000
	BP4_EQCOEF3I BIT[23:16]
	BP4_EQCOEF2I BIT[15:8]
	BP4_EQCOEF1I BIT[7:0]

BP4_EQ_COEF_IMAG ADDRESS 0x052C RW
BP4_EQ_COEF_IMAG RESET_VALUE 0x00000000
	BP4_EQCOEF3Q BIT[23:16]
	BP4_EQCOEF2Q BIT[15:8]
	BP4_EQCOEF1Q BIT[7:0]

BP4_FREQ ADDRESS 0x0530 RW
BP4_FREQ RESET_VALUE 0x00000000
	BP4_FREQ BIT[31:0]

BP4_THRESH ADDRESS 0x0534 RW
BP4_THRESH RESET_VALUE 0x00000000
	BP4_THRESHQ BIT[15:8]
	BP4_THRESHI BIT[7:0]

BP4_RS_PHASE ADDRESS 0x0538 RW
BP4_RS_PHASE RESET_VALUE 0x00000000
	BP4_RSPHASE BIT[31:0]

BP4_PRE_AMPL_MON ADDRESS 0x053C R
BP4_PRE_AMPL_MON RESET_VALUE 0x00000000
	BP4_PREAMPLMONQ BIT[31:16]
	BP4_PREAMPLMONI BIT[15:0]

BP4_MEAN_MON ADDRESS 0x0540 R
BP4_MEAN_MON RESET_VALUE 0x00000000
	BP4_MEANMONQ BIT[31:16]
	BP4_MEANMONI BIT[15:0]

BP4_AMPL_MON ADDRESS 0x0544 R
BP4_AMPL_MON RESET_VALUE 0x00000000
	BP4_AMPLMONQ BIT[21:11]
	BP4_AMPLMONI BIT[10:0]

BP4_PRE_NOTCH ADDRESS 0x0548 RW
BP4_PRE_NOTCH RESET_VALUE 0x00000000
	BP4_PRENOTCHMODE BIT[23]
	BP4_PRENOTCHPOLE BIT[22:20]
	BP4_PRENOTCHFREQ BIT[19:0]

LTE1_CONFIG ADDRESS 0x02E0 RW
LTE1_CONFIG RESET_VALUE 0x00000000
	LTE1_TAPS BIT[5:4]
		TAP32_24 VALUE 0x0
		TAP34_26 VALUE 0x1
		TAP30_22 VALUE 0x2
		TAP16_12 VALUE 0x3
	LTE1_FILT_EN BIT[3]
		OFF VALUE 0x0
		ON VALUE 0x1
	LTE1_IFD_EN BIT[2]
		OFF VALUE 0x0
		ON VALUE 0x1
	LTE1_UPDATE BIT[1]
	LTE1_INIT BIT[0]
		NO VALUE 0x0
		YES VALUE 0x1

LTE1_IF_FREQ ADDRESS 0x02E4 RW
LTE1_IF_FREQ RESET_VALUE 0x00000000
	LTE1_IFFREQ BIT[15:0]

LTE3_CONFIG ADDRESS 0x04E0 RW
LTE3_CONFIG RESET_VALUE 0x00000000
	LTE3_TAPS BIT[4]
		TAP10_8 VALUE 0x0
		TAP5_4 VALUE 0x1
	LTE3_FILT_EN BIT[3]
		OFF VALUE 0x0
		ON VALUE 0x1
	LTE3_IFD_EN BIT[2]
		OFF VALUE 0x0
		ON VALUE 0x1
	LTE3_UPDATE BIT[1]
	LTE3_INIT BIT[0]
		NO VALUE 0x0
		YES VALUE 0x1

LTE3_IF_FREQ ADDRESS 0x04E4 RW
LTE3_IF_FREQ RESET_VALUE 0x00000000
	LTE3_IFFREQ BIT[15:0]

TSG_CMD0 ADDRESS 0x0100 RW
TSG_CMD0 RESET_VALUE 0x00000000
	TSG_TESTSEL BIT[3:1]
		OFF VALUE 0x0
		P1 VALUE 0x1
		P2 VALUE 0x2
		P3 VALUE 0x3
		P4 VALUE 0x4
		P5 VALUE 0x5
		P6 VALUE 0x6
		P7 VALUE 0x7
	TSG_INIT BIT[0]
		NO VALUE 0x0
		YES VALUE 0x1

TSG_CH1_CONFIG ADDRESS 0x0104 RW
TSG_CH1_CONFIG RESET_VALUE 0x00000000
	TSG_CH1_NO_OVERLAY BIT[19]
		NO VALUE 0x0
		YES VALUE 0x1
	TSG_CH1_SNR BIT[18:16]
	TSG_CH1_MODLEV BIT[15:13]
	TSG_CH1_PILOTBIT BIT[12]
	TSG_CH1_DATABIT BIT[11]
	TSG_CH1_MEANDER BIT[10]
	TSG_CH1_DATATYPE BIT[9:8]
		PROG1 VALUE 0x0
		PROG20 VALUE 0x1
		TOGGLE VALUE 0x2
		RANDOM VALUE 0x3
	TSG_CH1_CONSTCODE BIT[7:6]
		NO VALUE 0x0
		ONE VALUE 0x1
		ZERO VALUE 0x2
		NO2 VALUE 0x3
	TSG_CH1_RS_EN BIT[5]
		OFF VALUE 0x0
		ON VALUE 0x1
	TSG_CH1_RATE BIT[4:3]
		OFF VALUE 0x0
		FULL VALUE 0x1
		HALF VALUE 0x2
		QTR VALUE 0x3
	TSG_CH1_MODE BIT[2:0]
		OFF VALUE 0x0
		L1 VALUE 0x1
		R1 VALUE 0x2
		L1C VALUE 0x3
		L2C VALUE 0x4
		L5 VALUE 0x5
		E1 VALUE 0x6
		B1 VALUE 0x7

TSG_CH1_RS_RATE ADDRESS 0x0108 RW
TSG_CH1_RS_RATE RESET_VALUE 0x00000000
	TSG_CH1_RSRATE BIT[31:0]

TSG_CH1_INIT_COUNT ADDRESS 0x010C RW
TSG_CH1_INIT_COUNT RESET_VALUE 0x00000000
	TSG_CH1_INITSEGMENT BIT[26:22]
	TSG_CH1_INITFRAME BIT[21:17]
	TSG_CH1_INITCHIP BIT[16:7]
	TSG_CH1_INITSAMPLE BIT[6:0]

TSG_CH1_FREQ ADDRESS 0x0110 RW
TSG_CH1_FREQ RESET_VALUE 0x00000000
	TSG_CH1_PHASE BIT[31:24]
	TSG_CH1_FREQ BIT[23:0]

TSG_CH1_DATA_SEED ADDRESS 0x0114 RW
TSG_CH1_DATA_SEED RESET_VALUE 0x00000000
	TSG_CH1_DATA_SEED BIT[26:0]

TSG_CH1_PILOT_SEED ADDRESS 0x0118 RW
TSG_CH1_PILOT_SEED RESET_VALUE 0x00000000
	TSG_CH1_PILOT_SEED BIT[26:0]

TSG_CH2_CONFIG ADDRESS 0x011C RW
TSG_CH2_CONFIG RESET_VALUE 0x00000000
	TSG_CH2_NO_OVERLAY BIT[19]
		NO VALUE 0x0
		YES VALUE 0x1
	TSG_CH2_SNR BIT[18:16]
	TSG_CH2_MODLEV BIT[15:13]
	TSG_CH2_PILOTBIT BIT[12]
	TSG_CH2_DATABIT BIT[11]
	TSG_CH2_MEANDER BIT[10]
	TSG_CH2_DATATYPE BIT[9:8]
	TSG_CH2_CONSTCODE BIT[7:6]
	TSG_CH2_RS_EN BIT[5]
	TSG_CH2_RATE BIT[4:3]
	TSG_CH2_MODE BIT[2:0]

TSG_CH2_RS_RATE ADDRESS 0x0120 RW
TSG_CH2_RS_RATE RESET_VALUE 0x00000000
	TSG_CH2_RSRATE BIT[31:0]

TSG_CH2_INIT_COUNT ADDRESS 0x0124 RW
TSG_CH2_INIT_COUNT RESET_VALUE 0x00000000
	TSG_CH2_INITSEGMENT BIT[26:22]
	TSG_CH2_INITFRAME BIT[21:17]
	TSG_CH2_INITCHIP BIT[16:7]
	TSG_CH2_INITSAMPLE BIT[6:0]

TSG_CH2_FREQ ADDRESS 0x0128 RW
TSG_CH2_FREQ RESET_VALUE 0x00000000
	TSG_CH2_PHASE BIT[31:24]
	TSG_CH2_FREQ BIT[23:0]

TSG_CH2_DATA_SEED ADDRESS 0x012C RW
TSG_CH2_DATA_SEED RESET_VALUE 0x00000000
	TSG_CH2_DATA_SEED BIT[26:0]

TSG_CH2_PILOT_SEED ADDRESS 0x0130 RW
TSG_CH2_PILOT_SEED RESET_VALUE 0x00000000
	TSG_CH2_PILOT_SEED BIT[26:0]

TSG_RX1_CONFIG ADDRESS 0x0134 RW
TSG_RX1_CONFIG RESET_VALUE 0x00000000
	TSG_RX1_QUANTSEL BIT[13]
		LINEAR VALUE 0x0
		SDM VALUE 0x1
	TSG_RX1_SDMQUANT BIT[12:11]
		OFF VALUE 0x0
		Q2 VALUE 0x1
		Q3 VALUE 0x2
		Q4 VALUE 0x3
	TSG_RX1_DACREF BIT[10:9]
		REF_100_MV VALUE 0x0
		REF_200_MV VALUE 0x1
		REF_400_MV VALUE 0x2
		REF_800_MV VALUE 0x3
	TSG_RX1_SDMAMP BIT[8:6]
	TSG_RX1_LPFSW BIT[5]
		OFF VALUE 0x0
		ON VALUE 0x1
	TSG_RX1_FINEAMP BIT[4]
		ATTEN VALUE 0x0
		PASS VALUE 0x1
	TSG_RX1_SIGNALSW2 BIT[3]
		NO VALUE 0x0
		YES VALUE 0x1
	TSG_RX1_SIGNALSW1 BIT[2]
		NO VALUE 0x0
		YES VALUE 0x1
	TSG_RX1_NOISESW BIT[1]
		NO VALUE 0x0
		YES VALUE 0x1
	TSG_RX1_RATE BIT[0]
		CH1 VALUE 0x0
		CH2 VALUE 0x1

TSG_RX1_OFFSET ADDRESS 0x0138 RW
TSG_RX1_OFFSET RESET_VALUE 0x00000000
	TSG_RX1_NOISESEED BIT[15:8]
	TSG_RX1_DCOFFSET BIT[7:0]

TSG_RX2_CONFIG ADDRESS 0x013C RW
TSG_RX2_CONFIG RESET_VALUE 0x00000000
	TSG_RX2_QUANTSEL BIT[13]
	TSG_RX2_SDMQUANT BIT[12:11]
	TSG_RX2_DACREF BIT[10:9]
	TSG_RX2_SDMAMP BIT[8:6]
	TSG_RX2_LPFSW BIT[5]
	TSG_RX2_FINEAMP BIT[4]
	TSG_RX2_SIGNALSW2 BIT[3]
	TSG_RX2_SIGNALSW1 BIT[2]
	TSG_RX2_NOISESW BIT[1]
	TSG_RX2_RATE BIT[0]

TSG_RX2_OFFSET ADDRESS 0x0140 RW
TSG_RX2_OFFSET RESET_VALUE 0x00000000
	TSG_RX2_NOISESEED BIT[15:8]
	TSG_RX2_DCOFFSET BIT[7:0]

TSG_FIRST_CODE ADDRESS 0x0144 RW
TSG_FIRST_CODE RESET_VALUE 0x00000000
	TSG_FIRST_CODE BIT[13:0]

TSG_CH1_COUNT_STATUS ADDRESS 0x0148 R
TSG_CH1_COUNT_STATUS RESET_VALUE 0x00000000
	TSG_CH1_COUNT BIT[21:0]

TSG_CH2_COUNT_STATUS ADDRESS 0x014C R
TSG_CH2_COUNT_STATUS RESET_VALUE 0x00000000
	TSG_CH2_COUNT BIT[21:0]

SMI_MODE ADDRESS 0x0600 RW
SMI_MODE RESET_VALUE 0x00000000
	SMI_UPDATE BIT[1]
	SMI_INIT BIT[0]

SMI_BASEADDR1 ADDRESS 0x0604 RW
SMI_BASEADDR1 RESET_VALUE 0x00000000
	SMI_BASEADDR1_3 BIT[15:8]
	SMI_BASEADDR1_2 BIT[7:0]

SMI_BASEADDR2 ADDRESS 0x0608 RW
SMI_BASEADDR2 RESET_VALUE 0x00000000
	SMI_BASEADDR2_3 BIT[15:8]
	SMI_BASEADDR2_2 BIT[7:0]

SMI_BASEADDR3A ADDRESS 0x060C RW
SMI_BASEADDR3A RESET_VALUE 0x00000000
	SMI_BASEADDR3_4 BIT[31:24]
	SMI_BASEADDR3_3 BIT[23:16]
	SMI_BASEADDR3_2 BIT[15:8]
	SMI_BASEADDR3_1 BIT[7:0]

SMI_BASEADDR3B ADDRESS 0x0610 RW
SMI_BASEADDR3B RESET_VALUE 0x00000000
	SMI_BASEADDR3_8 BIT[31:24]
	SMI_BASEADDR3_7 BIT[23:16]
	SMI_BASEADDR3_6 BIT[15:8]
	SMI_BASEADDR3_5 BIT[7:0]

SMI_BASEADDR3C ADDRESS 0x0614 RW
SMI_BASEADDR3C RESET_VALUE 0x00000000
	SMI_BASEADDR3_12 BIT[31:24]
	SMI_BASEADDR3_11 BIT[23:16]
	SMI_BASEADDR3_10 BIT[15:8]
	SMI_BASEADDR3_9 BIT[7:0]

SMI_BASEADDR4 ADDRESS 0x0618 RW
SMI_BASEADDR4 RESET_VALUE 0x00000000
	SMI_BASEADDR_SL BIT[15:8]
	SMI_BASEADDR4_1 BIT[7:0]

CP_START ADDRESS 0x0700 RW
CP_START RESET_VALUE 0x00000000
	CP_MEM_B_LOCK BIT[4]
	CP_MEM_A_LOCK BIT[3]
	CP_BLANK BIT[2]
	CP_DISABLE BIT[1]
	CP_START BIT[0]

CP_CONFIG1 ADDRESS 0x0704 RW
CP_CONFIG1 RESET_VALUE 0x00000000
	CP_NR_CORRS BIT[26:21]
	CP_DATA_BIT BIT[20]
	CP_PILOT_BIT BIT[19]
	CP_RESULT_MEM BIT[18]
		A VALUE 0x0
		B VALUE 0x1
	CP_RESULT_BITS BIT[17]
		FOUR VALUE 0x0
		EIGHT VALUE 0x1
	CP_SAT_BITS BIT[16]
		FOUR VALUE 0x0
		EIGHT VALUE 0x1
	CP_SCALE BIT[15:12]
	CP_FINE_SCALE BIT[11]
	CP_SUBCH BIT[10:7]
		N1 VALUE 0x1
		N2 VALUE 0x2
		N3 VALUE 0x3
		N4 VALUE 0x4
		N5 VALUE 0x5
		N6 VALUE 0x6
		N7 VALUE 0x7
		N8 VALUE 0x8
		N9 VALUE 0x9
		N10 VALUE 0xA
		N11 VALUE 0xB
		N12 VALUE 0xC
	CP_CH BIT[6:5]
		N1 VALUE 0x0
		N2 VALUE 0x1
		N3 VALUE 0x2
		N4 VALUE 0x3
	CP_MODE BIT[4:0]
		OFF VALUE 0x00
		L1_1 VALUE 0x01
		L1_2 VALUE 0x02
		L1_20 VALUE 0x03
		L1_NU4_20 VALUE 0x04
		L1_NU8_20 VALUE 0x05
		R1_1 VALUE 0x06
		R1_2 VALUE 0x07
		L1C_D_4 VALUE 0x08
		L1C_P_4 VALUE 0x09
		L1C_DP_4 VALUE 0x0A
		L1C_P_24 VALUE 0x0B
		E1_B_4 VALUE 0x0C
		E1_C_4 VALUE 0x0D
		E1_BC_4 VALUE 0x0E
		E1_B_24 VALUE 0x0F
		E1_C_24 VALUE 0x10
		L2C_M_2 VALUE 0x11
		L2C_L_2 VALUE 0x12
		L2C_ML_2 VALUE 0x13
		L5_I_2 VALUE 0x14
		L5_Q_2 VALUE 0x15
		E5A_I_2 VALUE 0x16
		E5A_Q_2 VALUE 0x17
		B1_1 VALUE 0x18
		B1_2 VALUE 0x19

CP_CONFIG2 ADDRESS 0x0708 RW
CP_CONFIG2 RESET_VALUE 0x00000000
	CP_SI_CONSTCOEF BIT[18]
		NO VALUE 0x0
		YES VALUE 0x1
	CP_TESTSEL BIT[17:16]
		OFF VALUE 0x0
		P1 VALUE 0x1
		P2 VALUE 0x2
		P3 VALUE 0x3
	CP_SI_BYPASS BIT[15]
		NO VALUE 0x0
		YES VALUE 0x1
	CP_FC_BYPASS BIT[14]
		NO VALUE 0x0
		YES VALUE 0x1
	CP_CONSTCODE BIT[13:12]
		NO VALUE 0x0
		ONE VALUE 0x1
		ZERO VALUE 0x2
		NO2 VALUE 0x3
	CP_ALPHA BIT[11:10]
		POS1 VALUE 0x0
		NEG1 VALUE 0x1
		POSJ VALUE 0x2
		NEGJ VALUE 0x3
	CP_L2EVEN BIT[9]
		EVEN VALUE 0x0
		ODD VALUE 0x1
	CP_CD_ENABLE BIT[8]
		NO VALUE 0x0
		YES VALUE 0x1
	CP_CD_TIME_OFFSET BIT[7:2]
	CP_CD_SAMP_PHS BIT[1:0]

CP_SAMPLE_INDEX ADDRESS 0x070C RW
CP_SAMPLE_INDEX RESET_VALUE 0x00000000
	CP_FIRST_INDEX BIT[18:2]
	CP_DELAY BIT[1:0]

CP_PHASE ADDRESS 0x0710 RW
CP_PHASE RESET_VALUE 0x00000000
	CP_PHASE BIT[23:0]

CP_FREQ ADDRESS 0x0714 RW
CP_FREQ RESET_VALUE 0x00000000
	CP_FREQ BIT[23:0]

CP_DATA_SEED ADDRESS 0x0718 RW
CP_DATA_SEED RESET_VALUE 0x00000000
	CP_DATA_SEED BIT[26:0]

CP_PILOT_SEED ADDRESS 0x071C RW
CP_PILOT_SEED RESET_VALUE 0x00000000
	CP_PILOT_SEED BIT[26:0]

CP_CODE_INDEX ADDRESS 0x0720 RW
CP_CODE_INDEX RESET_VALUE 0x00000000
	CP_FIRST_CODE BIT[15:0]

CP_COEF1 ADDRESS 0x0724 RW
CP_COEF1 RESET_VALUE 0x00000000
	CP_H3 BIT[31:24]
	CP_H2 BIT[23:16]
	CP_H1 BIT[15:8]
	CP_H0 BIT[7:0]

CP_COEF2 ADDRESS 0x0728 RW
CP_COEF2 RESET_VALUE 0x00000000
	CP_H7 BIT[31:24]
	CP_H6 BIT[23:16]
	CP_H5 BIT[15:8]
	CP_H4 BIT[7:0]

CP_COEF3 ADDRESS 0x072C RW
CP_COEF3 RESET_VALUE 0x00000000
	CP_H11 BIT[31:24]
	CP_H10 BIT[23:16]
	CP_H9 BIT[15:8]
	CP_H8 BIT[7:0]

CP_COEF4 ADDRESS 0x0730 RW
CP_COEF4 RESET_VALUE 0x00000000
	CP_H15 BIT[31:24]
	CP_H14 BIT[23:16]
	CP_H13 BIT[15:8]
	CP_H12 BIT[7:0]

CP_COEF5 ADDRESS 0x0734 RW
CP_COEF5 RESET_VALUE 0x00000000
	CP_H19 BIT[31:24]
	CP_H18 BIT[23:16]
	CP_H17 BIT[15:8]
	CP_H16 BIT[7:0]

CP_COEF6 ADDRESS 0x0738 RW
CP_COEF6 RESET_VALUE 0x00000000
	CP_H23 BIT[31:24]
	CP_H22 BIT[23:16]
	CP_H21 BIT[15:8]
	CP_H20 BIT[7:0]

CP_STATUS ADDRESS 0x073C R
CP_STATUS RESET_VALUE 0x0000001A
	CP_STALL_CNT BIT[29:6]
	CP_STALL BIT[5]
	CP_MEMB_EMPTY BIT[4]
	CP_MEMA_EMPTY BIT[3]
	CP_ACTIVE BIT[2]
	CP_READY BIT[1]
	CP_ERROR BIT[0]

CCP_BREAKPOINT ADDRESS 0x0800 RW
CCP_BREAKPOINT RESET_VALUE 0x00XXXXXX
	CCP_BRKPNT_SET BIT[20]
	CCP_BRKPNT_SELECT BIT[19:16]
		PC VALUE 0x0
		PS VALUE 0x1
		G0 VALUE 0x2
		G1 VALUE 0x3
		G2 VALUE 0x4
		G3 VALUE 0x5
		G4 VALUE 0x6
		G5 VALUE 0x7
		G6 VALUE 0x8
		G7 VALUE 0x9
		P0 VALUE 0xA
		P1 VALUE 0xB
		P2 VALUE 0xC
		UNUSED1 VALUE 0xD
		UNUSED2 VALUE 0xE
		UNUSED3 VALUE 0xF
	CCP_BRKPNT_VALUE BIT[15:0]

CCP_BREAK_STATE ADDRESS 0x0804 R
CCP_BREAK_STATE RESET_VALUE 0x00000000
	CCP_BREAK_STATE BIT[0]

CCP_PROG_STATUS ADDRESS 0x0808 R
CCP_PROG_STATUS RESET_VALUE 0x000X0XXX
	CCP_FLAG_V BIT[19]
	CCP_FLAG_N BIT[18]
	CCP_FLAG_C BIT[17]
	CCP_FLAG_Z BIT[16]
	CCP_PC BIT[9:0]

CCP_G10_STATUS ADDRESS 0x080C R
CCP_G10_STATUS RESET_VALUE 0xXXXXXXXX
	CCP_G1 BIT[31:16]
	CCP_G0 BIT[15:0]

CCP_G32_STATUS ADDRESS 0x0810 R
CCP_G32_STATUS RESET_VALUE 0xXXXXXXXX
	CCP_G3 BIT[31:16]
	CCP_G2 BIT[15:0]

CCP_G54_STATUS ADDRESS 0x0814 R
CCP_G54_STATUS RESET_VALUE 0xXXXXXXXX
	CCP_G5 BIT[31:16]
	CCP_G4 BIT[15:0]

CCP_G76_STATUS ADDRESS 0x0818 R
CCP_G76_STATUS RESET_VALUE 0xXXXXXXXX
	CCP_G7 BIT[31:16]
	CCP_G6 BIT[15:0]

CCP_P10_STATUS ADDRESS 0x081C R
CCP_P10_STATUS RESET_VALUE 0xXXXXXXXX
	CCP_P1 BIT[31:16]
	CCP_P0 BIT[15:0]

CCP_P2_STATUS ADDRESS 0x0820 R
CCP_P2_STATUS RESET_VALUE 0x00000000
	CCP_P2 BIT[15:0]

SM_ADDR_BEGIN ADDRESS 0x40000 RW
SM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	SM_ADDR_BEGIN BIT[31:0]

SM_ADDR_END ADDRESS 0x56FFC RW
SM_ADDR_END RESET_VALUE 0xXXXXXXXX
	SM_ADDR_END BIT[31:0]

GPM_ADDR_BEGIN ADDRESS 0x4000 RW
GPM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	GPM_ADDR_BEGIN BIT[31:0]

GPM_ADDR_END ADDRESS 0x47FC RW
GPM_ADDR_END RESET_VALUE 0xXXXXXXXX
	GPM_ADDR_END BIT[31:0]

GDM_ADDR_BEGIN ADDRESS 0x8000 RW
GDM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	GDM_ADDR_BEGIN BIT[31:0]

GDM_ADDR_END ADDRESS 0x87FC RW
GDM_ADDR_END RESET_VALUE 0xXXXXXXXX
	GDM_ADDR_END BIT[31:0]

CMA_ADDR_BEGIN ADDRESS 0xC000 RW
CMA_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	CMA_ADDR_BEGIN BIT[31:0]

CMA_ADDR_END ADDRESS 0xEDFC RW
CMA_ADDR_END RESET_VALUE 0xXXXXXXXX
	CMA_ADDR_END BIT[31:0]

CMB_ADDR_BEGIN ADDRESS 0x10000 RW
CMB_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	CMB_ADDR_BEGIN BIT[31:0]

CMB_ADDR_END ADDRESS 0x12DFC RW
CMB_ADDR_END RESET_VALUE 0xXXXXXXXX
	CMB_ADDR_END BIT[31:0]

VM_ADDR_BEGIN ADDRESS 0x18000 RW
VM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	VM_ADDR_BEGIN BIT[31:0]

VM_ADDR_END ADDRESS 0x18FFC RW
VM_ADDR_END RESET_VALUE 0xXXXXXXXX
	VM_ADDR_END BIT[31:0]

PM_ADDR_BEGIN ADDRESS 0x1C000 RW
PM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	PM_ADDR_BEGIN BIT[31:0]

PM_ADDR_END ADDRESS 0x1CFFC RW
PM_ADDR_END RESET_VALUE 0xXXXXXXXX
	PM_ADDR_END BIT[31:0]

CCM_START_CMD ADDRESS 0x14000 RW
--PRAGMA OVERLAP
CCM_START_CMD RESET_VALUE 0xXXXXXXXX
	CCM_FIRST_MEMORY BIT[30]
	CCM_WAIT_RTC BIT[29:10]
	CCM_NR_MS BIT[9:5]
	CCM_MODE BIT[4:0]

CCM_WORD1_CMD ADDRESS 0x14004 RW
--PRAGMA OVERLAP
CCM_WORD1_CMD RESET_VALUE 0xXXXXXXXX
	CCM_SEGMENT_TYPE BIT[31]
		FULL VALUE 0x0
		PART VALUE 0x1
	CCM_SEGMENT_TERM BIT[30]
		BEGIN VALUE 0x0
		END VALUE 0x1
	CCM_NR_CORRS BIT[29:21]
	CCM_BIT1 BIT[20]
	CCM_BIT2 BIT[19]
	CCM_TOGGLE_MEMORY BIT[18]
	CCM_RESULT_BITS BIT[17]
	CCM_SAT_BITS BIT[16]
	CCM_SCALE BIT[15:12]
	CCM_FINE_SCALE BIT[11]
	CCM_SUBCH BIT[10:7]
	CCM_CH BIT[6:5]
	CCM_MODE BIT[4:0]

CCM_WORD2_CMD ADDRESS 0x14008 RW
--PRAGMA OVERLAP
CCM_WORD2_CMD RESET_VALUE 0x00000000
	CCM_PHASE BIT[31:24]
	CCM_FREQ BIT[23:0]

CCM_WORD3_CMD ADDRESS 0x1400C RW
--PRAGMA OVERLAP
CCM_WORD3_CMD RESET_VALUE 0x00000000
	CCM_CODE_SEGMENT BIT[30:24]
	CCM_TIME_INDEX BIT[23:0]

CCM_WORD4_CMD ADDRESS 0x14010 RW
--PRAGMA OVERLAP
CCM_WORD4_CMD RESET_VALUE 0xXXXXXXXX
	CCM_SEGMENT_NR BIT[31:27]
	CCM_CODE_SEED BIT[26:0]

CCM_WORD5_CMD ADDRESS 0x14014 RW
--PRAGMA OVERLAP
CCM_WORD5_CMD RESET_VALUE 0xXXXXXXXX
	CCM_GLONASS_L2 BIT[31]
	CCM_CD_ENABLE BIT[30]
	CCM_CD_TIME_OFFSET_M BIT[29]
	CCM_CD_SAMP_PHS BIT[28:27]
	CCM_SECOND_CODE BIT[26]
	CCM_CONSTCODE BIT[25:24]
	CCM_TIME_RESIDUAL BIT[23:14]
	CCM_TIME_DOP BIT[13:0]

CCM_WORD6_CMD ADDRESS 0x14018 RW
--PRAGMA OVERLAP
CCM_WORD6_CMD RESET_VALUE 0xXXXXXXXX
	CCM_CD_TIME_OFFSET_L BIT[31:27]
	CCM_PILOT_SEED BIT[26:0]

CCM_WORD7_CMD ADDRESS 0x1401C RW
--PRAGMA OVERLAP
CCM_WORD7_CMD RESET_VALUE 0xXXXXXXXX
	CCM_WORD7_CMD BIT[31:0]

CCM_END_CMD ADDRESS 0x14020 RW
--PRAGMA OVERLAP
CCM_END_CMD RESET_VALUE 0x000000XX
	CCM_MODE BIT[4:0]

CCM_STOP_CMD ADDRESS 0x147DC RW
--PRAGMA OVERLAP
CCM_STOP_CMD RESET_VALUE 0x0000000X
	CCM_STOP BIT[0]

CCM_LOAD_CMD ADDRESS 0x147E0 RW
--PRAGMA OVERLAP
CCM_LOAD_CMD RESET_VALUE 0x0000000X
	CCM_LOAD BIT[0]

CCM_ERROR_CLEAR_CMD ADDRESS 0x147E4 RW
--PRAGMA OVERLAP
CCM_ERROR_CLEAR_CMD RESET_VALUE 0x0000000X
	CCM_ERROR_CLEAR BIT[0]

CCM_TIME_MARGIN_CMD ADDRESS 0x147E8 RW
--PRAGMA OVERLAP
CCM_TIME_MARGIN_CMD RESET_VALUE 0x000000XX
	CCM_TIME_MARGIN BIT[6:0]

CCM_LATE_TASK_ERROR_STATUS ADDRESS 0x147EC R
--PRAGMA OVERLAP
CCM_LATE_TASK_ERROR_STATUS RESET_VALUE 0x00000000
	CCM_LATE_TASK_ERROR BIT[0]

CCM_OVERRUN_ERROR_STATUS ADDRESS 0x147F0 R
--PRAGMA OVERLAP
CCM_OVERRUN_ERROR_STATUS RESET_VALUE 0x00000000
	CCM_OVERRUN_ERROR BIT[0]

CCM_SEQ_NUMBER_STATUS ADDRESS 0x147F4 R
--PRAGMA OVERLAP
CCM_SEQ_NUMBER_STATUS RESET_VALUE 0xXXXXXXXX
	CCM_SEQ_NUMBER BIT[31:0]

CCM_DONE_RTC_STATUS ADDRESS 0x147F8 R
--PRAGMA OVERLAP
CCM_DONE_RTC_STATUS RESET_VALUE 0xXXXXXXXX
	CCM_DONE_RTC BIT[31:0]

CCM_STALL_COUNT_STATUS ADDRESS 0x147FC R
--PRAGMA OVERLAP
CCM_STALL_COUNT_STATUS RESET_VALUE 0xXXXXXXXX
	CCM_STALL_COUNT BIT[31:0]

TPM_ADDR_BEGIN ADDRESS 0x20000 RW
TPM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	TPM_ADDR_BEGIN BIT[31:0]

TPM_ADDR_END ADDRESS 0x201FC RW
TPM_ADDR_END RESET_VALUE 0xXXXXXXXX
	TPM_ADDR_END BIT[31:0]

TDM_ADDR_BEGIN ADDRESS 0x24000 RW
TDM_ADDR_BEGIN RESET_VALUE 0xXXXXXXXX
	TDM_ADDR_BEGIN BIT[31:0]

TDM_ADDR_END ADDRESS 0x241FC RW
TDM_ADDR_END RESET_VALUE 0xXXXXXXXX
	TDM_ADDR_END BIT[31:0]

GACC_CLK_CTL ADDRESS 0x0A00 RW
GACC_CLK_CTL RESET_VALUE 0x00000000
	GACC_TEST_BUS_EN BIT[3]
	GACC_HW_LCG_EN BIT[2]
	GACC_SW_CLK_EN BIT[1]
	GACC_CLK_EN BIT[0]

GACC_RTC_WAIT ADDRESS 0x0A04 RW
GACC_RTC_WAIT RESET_VALUE 0x00000000
	GACC_RTC_SELECT BIT[25:24]
		GPS VALUE 0x0
		CDMA VALUE 0x1
		HDR VALUE 0x2
	GACC_RTC_WAIT BIT[23:0]

GACC_START_ADDR ADDRESS 0x0A08 RW
GACC_START_ADDR RESET_VALUE 0x00000000
	GACC_ENERGY_ADDR BIT[21:11]
	GACC_SAMPLE_ADDR BIT[10:0]

GACC_COUNT ADDRESS 0x0A0C RW
GACC_COUNT RESET_VALUE 0x00000000
	GACC_ENERGY_ITER BIT[31:25]
	GACC_HYP_ITER BIT[24:15]
	GACC_SAMP_ITER BIT[14:8]
	GACC_FREQ_ITER BIT[7:0]

GACC_INCR ADDRESS 0x0A10 RW
GACC_INCR RESET_VALUE 0x00000000
	GACC_SAMP_INCR_SAMP BIT[31:22]
	GACC_SAMP_INCR_TIME BIT[21:11]
	GACC_SAMP_INCR_ENERGY BIT[10:0]

GACC_FREQ ADDRESS 0x0A14 RW
GACC_FREQ RESET_VALUE 0x00000000
	GACC_FIRST_FREQ BIT[31:16]
	GACC_FREQ_INCR BIT[15:0]

GACC_CONFIG ADDRESS 0x0A18 RW
GACC_CONFIG RESET_VALUE 0x00000000
	GACC_ENERGY_MEM_BANK BIT[23]
	GACC_SAMPLE_MEM_BANK BIT[22]
	GACC_START BIT[21]
	GACC_COHERENT_OUT BIT[20]
	GACC_FIRST_ENERGY BIT[19]
	GACC_LAST_NFREQ BIT[18:16]
	GACC_COHERENT_LEN BIT[15:5]
	GACC_SUM_TRUNC BIT[4:2]
	GACC_ENERGY_TRUNC BIT[1:0]

GACC_PEAK ADDRESS 0x0A1C R
GACC_PEAK RESET_VALUE 0x00000000
	GACC_MAX_INDEX BIT[26:16]
	GACC_MAX_ENERGY BIT[15:0]

GACC_DONE ADDRESS 0x0A20 R
GACC_DONE RESET_VALUE 0x00000000
	GACC_DONE_RTC BIT[23:0]

GACC_RTC ADDRESS 0x0A24 R
GACC_RTC RESET_VALUE 0x00000000
	GACC_CURRENT_RTC BIT[23:0]

GACC_TEST_BUS_OUT ADDRESS 0x0A28 R
GACC_TEST_BUS_OUT RESET_VALUE 0x000000A0
	GACC_AHB2HB_IDLE BIT[7]
	GACC_WAIT_FOR_RTC BIT[6]
	GACC_INTF_IDLE_STATE BIT[5]
	GACC_READ_PEAK_WAIT_STATE BIT[4]
	GACC_SP_CURRENT_STATE BIT[3:1]
	GACC_CLK_IS_ON BIT[0]

GACC_SAMPLE_MEM_START_ADDR ADDRESS 0x28000 RW
GACC_SAMPLE_MEM_START_ADDR RESET_VALUE 0xXXXXXXXX
	GACC_SAMPLE_MEM_START_ADDR BIT[31:0]

GACC_SAMPLE_MEM_END_ADDR ADDRESS 0x289FC RW
GACC_SAMPLE_MEM_END_ADDR RESET_VALUE 0xXXXXXXXX
	GACC_SAMPLE_MEM_END_ADDR BIT[31:0]

GACC_ENERGY_MEM_START_ADDR ADDRESS 0x2C000 RW
GACC_ENERGY_MEM_START_ADDR RESET_VALUE 0xXXXXXXXX
	GACC_ENERGY_MEM_START_ADDR BIT[31:0]

GACC_ENERGY_MEM_END_ADDR ADDRESS 0x2C9FC RW
GACC_ENERGY_MEM_END_ADDR RESET_VALUE 0xXXXXXXXX
	GACC_ENERGY_MEM_END_ADDR BIT[31:0]

HI0_CHn_CMD_PTR_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000B00+0x4*n+0x400*s
HI0_CH0_CMD_PTR_SD0 ADDRESS 0x0B00 RW
HI0_CH0_CMD_PTR_SD0 RESET_VALUE 0xXXXXXXXX
	ADDR BIT[28:0]

HI0_CHn_RSLT_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000B40+0x4*n+0x400*s
HI0_CH0_RSLT_SD0 ADDRESS 0x0B40 R
HI0_CH0_RSLT_SD0 RESET_VALUE 0xX000000X
	V BIT[31]
	ERR BIT[3]
	F BIT[2]
	TPD BIT[1]

HI0_CHn_FLUSH_STATE0_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000B80+0x4*n+0x400*s
HI0_CH0_FLUSH_STATE0_SD0 ADDRESS 0x0B80 RW
HI0_CH0_FLUSH_STATE0_SD0 RESET_VALUE 0xX0XXXX0X
	FLUSH_TYPE BIT[31]
	CMD_ERR BIT[20]
	LAST_CPLE_MPU BIT[19]
	NO_OTB_INSTR BIT[18]
	NO_INB_INSTR BIT[17]
	NO_DATA_XFER BIT[16]
	DPH_CMD_TYPE BIT[15:14]
		SINGLE VALUE 0x0
		SCATTER_GATHER VALUE 0x1
		RESERVED_PROGRAMMING VALUE 0x2
		BOX VALUE 0x3
	PTR_NUM_OVRFLW BIT[13]
	DSCR_INDX_OVRFLW BIT[12]
	LEN_ERROR BIT[11]
	MPU_ERROR BIT[10]
	DPH_BUS_ERROR BIT[9]
	CPH_BUS_ERROR BIT[8]
	CH_STATE BIT[2:1]
		IDLE VALUE 0x0
		PROCESS VALUE 0x1
		FLUSH_WAIT VALUE 0x3
	V BIT[0]

HI0_CHn_FLUSH_STATE1_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000BC0+0x4*n+0x400*s
HI0_CH0_FLUSH_STATE1_SD0 ADDRESS 0x0BC0 R
HI0_CH0_FLUSH_STATE1_SD0 RESET_VALUE 0xXXXXXXXX
	CMD_ADDR BIT[31:0]

HI0_CHn_FLUSH_STATE3_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000C40+0x4*n+0x400*s
HI0_CH0_FLUSH_STATE3_SD0 ADDRESS 0x0C40 R
HI0_CH0_FLUSH_STATE3_SD0 RESET_VALUE 0xXXXXXXXX
	DST_REM_LEN BIT[31:16]
	SRC_REM_LEN BIT[15:0]

HI0_CHn_FLUSH_STATE4_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000C80+0x4*n+0x400*s
HI0_CH0_FLUSH_STATE4_SD0 ADDRESS 0x0C80 R
HI0_CH0_FLUSH_STATE4_SD0 RESET_VALUE 0xXXXXXXXX
	DST_DSCR_NUM BIT[31:16]
	SRC_DSCR_NUM BIT[15:0]

HI0_CHn_FLUSH_STATE5_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000CC0+0x4*n+0x400*s
HI0_CH0_FLUSH_STATE5_SD0 ADDRESS 0x0CC0 R
HI0_CH0_FLUSH_STATE5_SD0 RESET_VALUE 0xXXXXXX00
	PTR_NUM BIT[31:24]
	DSCR_INDX_NUM BIT[23:16]
	BUFFERED_LEN BIT[15:8]

HI0_SEC_DOMAIN_IRQ_STATUS_SDs(s):(0)-(3) ARRAY 0x00000E80+0x400*s
HI0_SEC_DOMAIN_IRQ_STATUS_SD0 ADDRESS 0x0E80 R
HI0_SEC_DOMAIN_IRQ_STATUS_SD0 RESET_VALUE 0x00000000
	CH_15_IRQ BIT[15]
	CH_14_IRQ BIT[14]
	CH_13_IRQ BIT[13]
	CH_12_IRQ BIT[12]
	CH_11_IRQ BIT[11]
	CH_10_IRQ BIT[10]
	CH_9_IRQ BIT[9]
	CH_8_IRQ BIT[8]
	CH_7_IRQ BIT[7]
	CH_6_IRQ BIT[6]
	CH_5_IRQ BIT[5]
	CH_4_IRQ BIT[4]
	CH_3_IRQ BIT[3]
	CH_2_IRQ BIT[2]
	CH_1_IRQ BIT[1]
	CH_0_IRQ BIT[0]

HI0_CHn_RSLT_CONF_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000E00+0x4*n+0x400*s
HI0_CH0_RSLT_CONF_SD0 ADDRESS 0x0E00 RW
HI0_CH0_RSLT_CONF_SD0 RESET_VALUE 0x00000002
	FLUSH_RSLT_EN BIT[1]
	IRQ_EN BIT[0]

HI0_CHn_STATUS_SDs(n,s):(0,0)-(7,3) ARRAY 0x00000D00+0x4*n+0x400*s
HI0_CH0_STATUS_SD0 ADDRESS 0x0D00 R
HI0_CH0_STATUS_SD0 RESET_VALUE 0x00000001
	RSLT_FIFO_CNTR BIT[31:29]
	CMD_PTR_FIFO_CNTR BIT[28:27]
	CMD_IN_PROGRESS BIT[26]
	RSLT_VLD BIT[1]
	CMD_PTR_RDY BIT[0]

HI0_CHn_CONF(n):(0)-(7) ARRAY 0x00000D40+0x4*n
HI0_CH0_CONF ADDRESS 0x0D40 RW
HI0_CH0_CONF RESET_VALUE 0x00000081
	OTHER_CH_BLK_MASK BIT[31:16]
	RSLT_CONF_SHADOW_EN BIT[12]
	MPU_DISABLE BIT[11]
	PERM_MPU_CONF BIT[9]
	FLUSH_RSLT_EN BIT[7]
	IRQ_EN BIT[6]
	SEC_DOMAIN BIT[5:4]
	PRIORITY BIT[3:0]

HI0_CHn_DBG_0(n):(0)-(7) ARRAY 0x00000D80+0x4*n
HI0_CH0_DBG_0 ADDRESS 0x0D80 RW
HI0_CH0_DBG_0 RESET_VALUE 0x00000000
	REQ_ENG_HALT BIT[3]
	CMD_ENG_HALT BIT[2]
	CMD_PTR_FIFO_HALT BIT[1]
	ERROR BIT[0]

HI0_CHn_DBG_1(n):(0)-(7) ARRAY 0x00000DC0+0x4*n
HI0_CH0_DBG_1 ADDRESS 0x0DC0 R
HI0_CH0_DBG_1 RESET_VALUE 0xXXXXXXXX
	DBG_STATE BIT[31:0]

HI0_CIn_CONF(n):(0)-(7) ARRAY 0x00000E90+0x4*n
HI0_CI0_CONF ADDRESS 0x0E90 RW
HI0_CI0_CONF RESET_VALUE 0x00010001
	RANGE_END BIT[31:24]
	RANGE_START BIT[23:16]
	CI_WEIGHT BIT[5:4]
	MAX_BURST_LEN BIT[3:0]

HI0_CIn_DBG_ERR(n):(0)-(7) ARRAY 0x00000EB0+0x4*n
HI0_CI0_DBG_ERR ADDRESS 0x0EB0 R
HI0_CI0_DBG_ERR RESET_VALUE 0x00000000
	DATA_BUS_ERR BIT[31:16]
	CMD_BUS_ERR BIT[15:0]

HI0_CRCI_DBG ADDRESS 0x0ED0 RW
HI0_CRCI_DBG RESET_VALUE 0x0000FFFF
	CRCI_RST BIT[15:0]

HI0_CRCI_STATUS ADDRESS 0x0ED4 R
HI0_CRCI_STATUS RESET_VALUE 0x00000001
	CRCI_RDY BIT[15:0]

HI0_GP_CTL ADDRESS 0x0ED8 RW
HI0_GP_CTL RESET_VALUE 0x00000000
	GP_CTL BIT[31:0]

HI0_GP_STATUS ADDRESS 0x0EDC R
HI0_GP_STATUS RESET_VALUE 0xXXXXXXXX
	GP_STATUS BIT[31:0]

HI0_GLBL_DBG_CMD_ENG ADDRESS 0x0EE0 RW
HI0_GLBL_DBG_CMD_ENG RESET_VALUE 0xXXXXXXXX
	DBG_STATE BIT[31:0]

HI0_GLBL_DBG_REQ_ENG ADDRESS 0x0EE4 RW
HI0_GLBL_DBG_REQ_ENG RESET_VALUE 0xXXXXXXXX
	DBG_STATE BIT[31:0]

HI0_GLBL_DBG_XFR_ENG ADDRESS 0x0EE8 RW
HI0_GLBL_DBG_XFR_ENG RESET_VALUE 0xXXXXXXXX
	DBG_STATE BIT[31:0]

HI0_GLBL_DBG_CHAN_BLK ADDRESS 0x0EEC R
HI0_GLBL_DBG_CHAN_BLK RESET_VALUE 0x00000000
	CHAN_BLK_MASK BIT[15:0]

HI0_GLBL_DBG_CHAN_BLK_CLR ADDRESS 0x0EF0 RW
HI0_GLBL_DBG_CHAN_BLK_CLR RESET_VALUE 0x00000000
	CHAN_BLK_CLR_CHAN_NNUM BIT[3:0]

HI0_GLBL_DBG_TEST_SEL ADDRESS 0x0EF4 RW
HI0_GLBL_DBG_TEST_SEL RESET_VALUE 0x00000000
	TEST_BUS_SEL BIT[5:0]

NAV_CLK_ENABLE ADDRESS 0xF8000 RW
NAV_CLK_ENABLE RESET_VALUE 0x00000000
	NC_MAIN_CLK_OFF BIT[31]
	NC_PSCBC_HANDSHAKE_FSM_STATE BIT[30:27]
	NC_ADC1_CLK_OFF BIT[25]
	NC_XO_CLK_OFF BIT[24]
	NC_PSCBC_CLK_DIV BIT[23:16]
	NC_PSCBC_HANDSHAKE_FSM_EN BIT[15]
	NC_FORCE_MEM_CORE_ON BIT[14]
	NC_FORCE_MEM_PERIPH_ON BIT[13]
	NC_FORCE_MEM_PERIPH_OFF BIT[12]
	NC_PSCBC_WAKEUP BIT[11:8]
	NC_PSCBC_SLEEP BIT[7:4]
	NC_ADC1_CLK_ENABLE BIT[3]
	NC_XO_CLK_ENABLE BIT[2]
	NC_PSCBC_HW_CTL BIT[1]
	NC_MAIN_CLK_ENABLE BIT[0]

NAV_CLK_RESET ADDRESS 0xF8004 RW
NAV_CLK_RESET RESET_VALUE 0x00000000
	NC_ADC1_CLK_RESET BIT[2]
	NC_MAIN_CLK_RESET BIT[1]
	NC_XO_CLK_RESET BIT[0]

NAV_CLK_CTL ADDRESS 0xF8008 RW
NAV_CLK_CTL RESET_VALUE 0x00000000
	NC_ASYNC_CLK_EN BIT[17]
	NC_INVERT_PPS BIT[16]
	NC_SLP_TO_PPS BIT[15]
	NC_DBG_CLK_SEL BIT[14:13]
		OFF VALUE 0x0
		MAIN VALUE 0x1
		ADC1 VALUE 0x2
		XO VALUE 0x3
	NC_SRC_CLK_DIV BIT[12:8]
		OFF VALUE 0x00
		DIV_1_0 VALUE 0x01
		DIV_1_5 VALUE 0x02
		DIV_2_0 VALUE 0x03
		DIV_2_5 VALUE 0x04
		DIV_3_0 VALUE 0x05
		DIV_3_5 VALUE 0x06
		DIV_4_0 VALUE 0x07
		DIV_4_5 VALUE 0x08
		DIV_5_0 VALUE 0x09
		DIV_5_5 VALUE 0x0A
		DIV_6_0 VALUE 0x0B
		DIV_6_5 VALUE 0x0C
		DIV_7_0 VALUE 0x0D
		DIV_7_5 VALUE 0x0E
		DIV_8_0 VALUE 0x0F
		DIV_8_5 VALUE 0x10
		DIV_9_0 VALUE 0x11
		DIV_9_5 VALUE 0x12
		DIV_10_0 VALUE 0x13
		DIV_10_5 VALUE 0x14
		DIV_11_0 VALUE 0x15
		DIV_11_5 VALUE 0x16
		DIV_12_0 VALUE 0x17
		DIV_12_5 VALUE 0x18
		DIV_13_0 VALUE 0x19
		DIV_13_5 VALUE 0x1A
		DIV_14_0 VALUE 0x1B
		DIV_14_5 VALUE 0x1C
		DIV_15_0 VALUE 0x1D
		DIV_15_5 VALUE 0x1E
		DIV_16_0 VALUE 0x1F
	NC_FRAC_UPDATE_SEL BIT[7]
		HOST VALUE 0x0
		FRAME VALUE 0x1
	NC_FRAC31_MODE BIT[6:5]
		BYPASS VALUE 0x0
		SWALLOW VALUE 0x1
		DUAL_EDGE VALUE 0x2
		SINGLE_EDGE VALUE 0x3
	NC_ADC1_CLK_DIV BIT[4:3]
		BYPASS VALUE 0x0
		DIV2 VALUE 0x1
		DIV3 VALUE 0x2
		DIV4 VALUE 0x3
	NC_CLK_SRC_SEL BIT[2:0]
		XO VALUE 0x0
		PLL0 VALUE 0x1
		PLL1 VALUE 0x2
		PLL2 VALUE 0x3
		EXTCLK VALUE 0x4
		GND1 VALUE 0x5
		GND2 VALUE 0x6
		GND3 VALUE 0x7

NAV_CLK_FRAC31_M ADDRESS 0xF800C RW
NAV_CLK_FRAC31_M RESET_VALUE 0x00000000
	NC_FRAC31_M BIT[30:0]

NAV_CLK_FRAC31_NOT_2D ADDRESS 0xF8010 RW
NAV_CLK_FRAC31_NOT_2D RESET_VALUE 0x00000000
	NC_FRAC31_NOT_2D BIT[30:0]

NAV_CLK_FRAC31_NOT_N_MINUS_M ADDRESS 0xF8014 RW
NAV_CLK_FRAC31_NOT_N_MINUS_M RESET_VALUE 0x00000000
	NC_FRAC31_NOT_N_MINUS_M BIT[30:0]

NAV_CLK_FRAC31_UPDATE ADDRESS 0xF8018 RW
NAV_CLK_FRAC31_UPDATE RESET_VALUE 0x00000000
	NC_FRAC31_UPDATE BIT[0]

NAV_CLK_GDS ADDRESS 0xF801C RW
NAV_CLK_GDS RESET_VALUE 0x00000001
	NC_GDS_PD_OFF BIT[31]
	NC_GDS_GDSC_STATE BIT[30:27]
	NC_GDS_DLY_ENRESTUP BIT[23:20]
	NC_GDS_DLY_ENFEWUP BIT[19:16]
	NC_GDS_DLY_DISABLECLK BIT[15:12]
	NC_GDS_RETAIN_FF_ENABLE BIT[11]
	NC_GDS_RESTORE BIT[10]
	NC_GDS_SAVE BIT[9]
	NC_GDS_RETAIN BIT[8]
	NC_GDS_ENR_SW BIT[7]
	NC_GDS_ENF_SW BIT[6]
	NC_GDS_CLAMP_IO_SW BIT[5]
	NC_GDS_CLK_DISABLE BIT[4]
	NC_GDS_ARES_SW BIT[3]
	NC_GDS_SW_OVERRIDE BIT[2]
	NC_GDS_HW_CONTROL BIT[1]
	NC_GDS_COLLAPSE_EN_SW BIT[0]

NAV_CLK_IPCAT ADDRESS 0xF8020 R
NAV_CLK_IPCAT RESET_VALUE 0x60020000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

NAV_CLK_AXI_BRIDGE_STATUS ADDRESS 0xF8024 RW
NAV_CLK_AXI_BRIDGE_STATUS RESET_VALUE 0x00000000
	NAV_MSA_AUTH_DISABLE BIT[1]
	NAV_AXI_BRIDGE_STATUS BIT[0]

GNSS_ADC_CMD0 ADDRESS 0xF0000 RW
GNSS_ADC_CMD0 RESET_VALUE 0x00000000
	ADC_REG4 BIT[31:24]
	ADC_REG3 BIT[23:16]
	ADC_REG2 BIT[15:8]
	ADC_REG1 BIT[7:0]

GNSS_ADC_CMD1 ADDRESS 0xF0004 RW
GNSS_ADC_CMD1 RESET_VALUE 0x00000000
	ADC_REG8 BIT[31:24]
	ADC_REG7 BIT[23:16]
	ADC_REG6 BIT[15:8]
	ADC_REG5 BIT[7:0]

GNSS_ADC_CMD2 ADDRESS 0xF0008 RW
GNSS_ADC_CMD2 RESET_VALUE 0x00000000
	ADC_REG12 BIT[31:24]
	ADC_REG11 BIT[23:16]
	ADC_REG10 BIT[15:8]
	ADC_REG9 BIT[7:0]

GNSS_ADC_CMD3 ADDRESS 0xF000C RW
GNSS_ADC_CMD3 RESET_VALUE 0x00000000
	ADC_REG16 BIT[31:24]
	ADC_REG15 BIT[23:16]
	ADC_REG14 BIT[15:8]
	ADC_REG13 BIT[7:0]

GNSS_ADC_IDDQ ADDRESS 0xF0010 RW
GNSS_ADC_IDDQ RESET_VALUE 0x00000000
	ADC_IDDQ BIT[0]

NAV_PLL4_PLLMODE ADDRESS 0xF8800 RW
NAV_PLL4_PLLMODE RESET_VALUE 0x00000000
	PLL_LOCK_DET BIT[31]
	PLL_ACTIVE_FLAG BIT[30]
	PLL_ACK_LATCH BIT[29]
	USER_RSVD2 BIT[28:24]
	PLL_UPDATE_BYPASS BIT[23]
	PLL_UPDATE BIT[22]
	USER_RSVD1 BIT[21:4]
	PLLTEST BIT[3]
	RESET_N BIT[2]
	BYPASSNL BIT[1]
	OUTCTRL BIT[0]

NAV_PLL4_L_VAL ADDRESS 0xF8804 RW
NAV_PLL4_L_VAL RESET_VALUE 0x00000000
	L_LVAL BIT[7:0]

NAV_PLL4_ALPHA_VAL_L ADDRESS 0xF8808 RW
NAV_PLL4_ALPHA_VAL_L RESET_VALUE 0x00000000
	ALPHA_VAL_L BIT[31:0]

NAV_PLL4_ALPHA_VAL_H ADDRESS 0xF880C RW
NAV_PLL4_ALPHA_VAL_H RESET_VALUE 0x00000000
	ALPHA_VAL_H BIT[7:0]

NAV_PLL4_USER_CTL ADDRESS 0xF8810 RW
NAV_PLL4_USER_CTL RESET_VALUE 0x00000001
	USER_RSVD4 BIT[31:25]
	MN_EN BIT[24]
	USER_RSVD3 BIT[23:13]
	PREDIV2_EN BIT[12]
	USER_RSVD2 BIT[11:10]
	POSTDIV_CTL BIT[9:8]
	INV_OUTPUT BIT[7]
	USER_RSVD1 BIT[6:5]
	LVTEST_EN BIT[4]
	LVEARLY_EN BIT[3]
	LVAUX2_EN BIT[2]
	LVAUX_EN BIT[1]
	LVMAIN_EN BIT[0]

NAV_PLL4_USER_CTL_H ADDRESS 0xF8814 RW
NAV_PLL4_USER_CTL_H RESET_VALUE 0x00000000
	USER_RSVD BIT[31:0]

NAV_PLL4_CONFIG_CTL ADDRESS 0xF8818 RW
NAV_PLL4_CONFIG_CTL RESET_VALUE 0x000040C9
	USER_RSVD BIT[31:0]

NAV_PLL4_TEST_CTL ADDRESS 0xF881C RW
NAV_PLL4_TEST_CTL RESET_VALUE 0x00000000
	USER_RSVD BIT[31:0]

NAV_PLL4_RESERVED ADDRESS 0xF8820 R
NAV_PLL4_RESERVED RESET_VALUE 0x00000000
	USER_RSVD BIT[31:0]

NAV_PLL4_STATUS ADDRESS 0xF8824 R
NAV_PLL4_STATUS RESET_VALUE 0x00000000
	PLL_ACK_LATCH BIT[1]
	CLOCK_DETECT BIT[0]

NAV_PLL4_TEST_BUS ADDRESS 0xF883C RW
NAV_PLL4_TEST_BUS RESET_VALUE 0x00000000
	PLL_TEST_BUS_EN BIT[0]

STMR_STATUS0_RD ADDRESS 0x00C0 R
STMR_STATUS0_RD RESET_VALUE 0x00000000
	RC_QTIMER_TT_RTC_STATUS BIT[23:0]

STMR_STATUS1_RD ADDRESS 0x00C4 R
STMR_STATUS1_RD RESET_VALUE 0x00000000
	RC_BP1_COUNT_STMR_STATUS BIT[19:0]

STMR_STATUS2_RD ADDRESS 0x00C8 R
STMR_STATUS2_RD RESET_VALUE 0x00000000
	RC_BP1_PHASE_STMR_STATUS BIT[31:0]

STMR_STATUS3_RD ADDRESS 0x00CC R
STMR_STATUS3_RD RESET_VALUE 0x00000000
	RC_BP2_COUNT_STMR_STATUS BIT[19:0]

STMR_STATUS4_RD ADDRESS 0x00D0 R
STMR_STATUS4_RD RESET_VALUE 0x00000000
	RC_BP2_PHASE_STMR_STATUS BIT[31:0]

STMR_STATUS5_RD ADDRESS 0x00D4 R
STMR_STATUS5_RD RESET_VALUE 0x00000000
	RC_BP3_COUNT_STMR_STATUS BIT[19:0]

STMR_STATUS6_RD ADDRESS 0x00D8 R
STMR_STATUS6_RD RESET_VALUE 0x00000000
	RC_BP3_PHASE_STMR_STATUS BIT[31:0]

STMR_STATUS7_RD ADDRESS 0x00DC R
STMR_STATUS7_RD RESET_VALUE 0x00000000
	RC_BP4_COUNT_STMR_STATUS BIT[19:0]

STMR_STATUS8_RD ADDRESS 0x00E0 R
STMR_STATUS8_RD RESET_VALUE 0x00000000
	RC_BP4_PHASE_STMR_STATUS BIT[19:0]

STMR_STATUS9_RD ADDRESS 0x00E4 R
STMR_STATUS9_RD RESET_VALUE 0x00000000
	RC_TT_ACTIVE_STMR_STATUS BIT[0]

STMR_STATUS10_RD ADDRESS 0x00E8 R
STMR_STATUS10_RD RESET_VALUE 0x00000000
	RC_GNSS_TT_RTC_STMR_STATUS BIT[31:0]

STMR_STATUS11_RD ADDRESS 0x00EC R
STMR_STATUS11_RD RESET_VALUE 0x00000000
	RC_QTIMER_TT_RTC_STMR_STATUS BIT[23:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM' does not directly contain any register.
----------------------------------------------------------------------------------------

modem MODULE OFFSET=MODEM_TOP+0x01000000 MAX=MODEM_TOP+0x01FFFFFF APRE= SPRE= BPRE= ABPRE= FPRE=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC' does not directly contain any register.
----------------------------------------------------------------------------------------

modem_vuic MODULE OFFSET=MODEM_TOP+0x01000000 MAX=MODEM_TOP+0x011FFFFF APRE= SPRE= BPRE= ABPRE= FPRE=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS1_VUSS1_TOP (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS1_VUSS1_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

vuss1_vuss1_top MODULE OFFSET=MODEM_TOP+0x01020000 MAX=MODEM_TOP+0x0103FFFF APRE=VUSS1_ SPRE=VUSS1_ BPRE=VUSS1_ ABPRE=VUSS1_ FPRE=VUSS1_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS1_VUSS1_TOP.VUSS_CSR (level 5)
----------------------------------------------------------------------------------------
vuss_csr MODULE OFFSET=MODEM_TOP+0x01020000 MAX=MODEM_TOP+0x010207FF APRE=VUSS1_ SPRE=VUSS1_ BPRE=VUSS1_ ABPRE=VUSS1_ FPRE=VUSS1_

VUSS_ENABLE ADDRESS 0x0000 RW
VUSS_ENABLE RESET_VALUE 0x00000000
	VUSS_ENABLE BIT[0]

VUSS_CLK_CTL ADDRESS 0x0004 RW
VUSS_CLK_CTL RESET_VALUE 0x00000000
	IU_CLK_EN BIT[2]

VUSS_CLK_EN ADDRESS 0x0008 RW
VUSS_CLK_EN RESET_VALUE 0x00000000
	VU_CLK_EN BIT[0]

VUSS_PWR_SEQ_EN ADDRESS 0x000C RW
VUSS_PWR_SEQ_EN RESET_VALUE 0x60200000
	VU_PWR_RAMP_CNT_REST BIT[31:24]
	VU_PWR_RAMP_CNT_FEW BIT[23:16]
	VU_PWR_SEQ_EN BIT[0]

VUSS_MODE_CTL ADDRESS 0x0010 RW
VUSS_MODE_CTL RESET_VALUE 0x00000000
	VUSS_SPARE5_MODE BIT[9]
	VUSS_SPARE4_MODE BIT[8]
	VUSS_SPARE3_MODE BIT[7]
	VUSS_SPARE2_MODE BIT[6]
	VUSS_SPARE1_MODE BIT[5]
	VUSS_SPARE0_MODE BIT[4]
	VUSS_VU_MODE BIT[0]

VUSS_PWR_STATUS ADDRESS 0x0014 R
VUSS_PWR_STATUS RESET_VALUE 0x00000000
	VU_PWR_ON BIT[1]
	VP_IDLE BIT[0]

VUSS_IRQ_PEND_WDATA ADDRESS 0x0020 W
VUSS_IRQ_PEND_WDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_IRQ_PEND_RDATA ADDRESS 0x0024 R
VUSS_IRQ_PEND_RDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_DBG_EN ADDRESS 0x0030 RW
VUSS_DBG_EN RESET_VALUE 0x00000000
	DBG_EN BIT[0]

VUSS_DBG_PCTRACE_CTL ADDRESS 0x0034 RW
VUSS_DBG_PCTRACE_CTL RESET_VALUE 0x00000000
	VP_PCTRACE_EN BIT[0]

VUSS_DBG_PCTRACE_BUF_STAT ADDRESS 0x0038 R
VUSS_DBG_PCTRACE_BUF_STAT RESET_VALUE 0x00000000
	NUM_WORDS BIT[2:0]

VUSS_DBG_PCTRACE_BUF_CURRENT ADDRESS 0x003C R
VUSS_DBG_PCTRACE_BUF_CURRENT RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

VUSS_DBG_PCTRACE_BUF_TARGET ADDRESS 0x0040 R
VUSS_DBG_PCTRACE_BUF_TARGET RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS1_VUSS1_TOP.PMEMSS_CSR (level 5)
----------------------------------------------------------------------------------------
pmemss_csr MODULE OFFSET=MODEM_TOP+0x01020800 MAX=MODEM_TOP+0x01020FFF APRE=VUSS1_ SPRE=VUSS1_ BPRE=VUSS1_ ABPRE=VUSS1_ FPRE=VUSS1_

PMEMSS_ENABLE ADDRESS 0x0000 RW
PMEMSS_ENABLE RESET_VALUE 0x00000000
	PMEMSS_L1CACHE_MEMORY_MODE BIT[0]

PMEMSS_CTRL ADDRESS 0x0004 RW
PMEMSS_CTRL RESET_VALUE 0x00000000
	PMEMSS_L1CACHE_CLEAR_LOCKS BIT[1]
	PMEMSS_L1CACHE_INVALIDATE BIT[0]

PMEMSS_DDR_ADDR ADDRESS 0x0008 RW
PMEMSS_DDR_ADDR RESET_VALUE 0x00000000
	ADDR BIT[31:12]

PMEMSS_REMAP_PC0 ADDRESS 0x0010 RW
PMEMSS_REMAP_PC0 RESET_VALUE 0x00000000
	ADDR BIT[25:16]
	SIZE BIT[9:0]

PMEMSS_REMAP_LMEM0 ADDRESS 0x0014 RW
PMEMSS_REMAP_LMEM0 RESET_VALUE 0x00000000
	LMEMADDR BIT[12:0]

PMEMSS_REMAP_PC1 ADDRESS 0x0018 RW
PMEMSS_REMAP_PC1 RESET_VALUE 0x00000000
	ADDR BIT[25:16]
	SIZE BIT[9:0]

PMEMSS_REMAP_LMEM1 ADDRESS 0x001C RW
PMEMSS_REMAP_LMEM1 RESET_VALUE 0x00000000
	LMEMADDR BIT[12:0]

PMEMSS_REMAP_PC2 ADDRESS 0x0020 RW
PMEMSS_REMAP_PC2 RESET_VALUE 0x00000000
	ADDR BIT[25:16]
	SIZE BIT[9:0]

PMEMSS_REMAP_LMEM2 ADDRESS 0x0024 RW
PMEMSS_REMAP_LMEM2 RESET_VALUE 0x00000000
	LMEMADDR BIT[12:0]

PMEMSS_MODE_SWITCH ADDRESS 0x0028 R
PMEMSS_MODE_SWITCH RESET_VALUE 0x00000007
	MISS_PENDING BIT[3]
	LINEFILL_EMPTY BIT[2]
	PREFETCH_FIFO_EMPTY BIT[1]
	MISS_FIFO_EMPTY BIT[0]

PMEMSS_DBG_RD_ADDR ADDRESS 0x0030 RW
PMEMSS_DBG_RD_ADDR RESET_VALUE 0x00000000
	MODE BIT[15]
	ADDR BIT[14:0]

PMEMSS_DBG_RD_DATA ADDRESS 0x0034 R
PMEMSS_DBG_RD_DATA RESET_VALUE 0x00000000
	DATA BIT[31:0]

PMEMSS_DBG_WR_ADDR ADDRESS 0x0040 RW
PMEMSS_DBG_WR_ADDR RESET_VALUE 0x00000000
	ADDR BIT[14:0]

PMEMSS_DBG_WR_DATA0 ADDRESS 0x0050 W
PMEMSS_DBG_WR_DATA0 RESET_VALUE 0x00000000
	DATA0 BIT[31:0]

PMEMSS_DBG_WR_DATA1 ADDRESS 0x0054 W
PMEMSS_DBG_WR_DATA1 RESET_VALUE 0x00000000
	DATA1 BIT[31:0]

PMEMSS_DBG_WR_DATA2 ADDRESS 0x0058 W
PMEMSS_DBG_WR_DATA2 RESET_VALUE 0x00000000
	DATA2 BIT[31:0]

PMEMSS_DBG_WR_DATA3 ADDRESS 0x005C W
PMEMSS_DBG_WR_DATA3 RESET_VALUE 0x00000000
	DATA3 BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS1_VUSS1_TOP.VUSS_DMEM_X4X8 (level 5)
----------------------------------------------------------------------------------------
vuss_dmem_x4x8 MODULE OFFSET=MODEM_TOP+0x01021000 MAX=MODEM_TOP+0x01024FFF APRE=VUSS1_ SPRE=VUSS1_ BPRE=VUSS1_ ABPRE=VUSS1_ FPRE=VUSS1_

VUSS_DMEM_X4X8_START ADDRESS 0x0000 RW
VUSS_DMEM_X4X8_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

VUSS_DMEM_X4X8_END ADDRESS 0x3FFC RW
VUSS_DMEM_X4X8_END RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS2_VUSS2_TOP (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS2_VUSS2_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

vuss2_vuss2_top MODULE OFFSET=MODEM_TOP+0x01040000 MAX=MODEM_TOP+0x0105FFFF APRE=VUSS2_ SPRE=VUSS2_ BPRE=VUSS2_ ABPRE=VUSS2_ FPRE=VUSS2_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS2_VUSS2_TOP.VUSS_CSR (level 5)
----------------------------------------------------------------------------------------
vuss_csr MODULE OFFSET=MODEM_TOP+0x01040000 MAX=MODEM_TOP+0x010407FF APRE=VUSS2_ SPRE=VUSS2_ BPRE=VUSS2_ ABPRE=VUSS2_ FPRE=VUSS2_

VUSS_ENABLE ADDRESS 0x0000 RW
VUSS_ENABLE RESET_VALUE 0x00000000
	VUSS_ENABLE BIT[0]

VUSS_CLK_CTL ADDRESS 0x0004 RW
VUSS_CLK_CTL RESET_VALUE 0x00000000
	IU_CLK_EN BIT[2]

VUSS_CLK_EN ADDRESS 0x0008 RW
VUSS_CLK_EN RESET_VALUE 0x00000000
	VU_CLK_EN BIT[0]

VUSS_PWR_SEQ_EN ADDRESS 0x000C RW
VUSS_PWR_SEQ_EN RESET_VALUE 0x60200000
	VU_PWR_RAMP_CNT_REST BIT[31:24]
	VU_PWR_RAMP_CNT_FEW BIT[23:16]
	VU_PWR_SEQ_EN BIT[0]

VUSS_MODE_CTL ADDRESS 0x0010 RW
VUSS_MODE_CTL RESET_VALUE 0x00000000
	VUSS_SPARE5_MODE BIT[9]
	VUSS_SPARE4_MODE BIT[8]
	VUSS_SPARE3_MODE BIT[7]
	VUSS_SPARE2_MODE BIT[6]
	VUSS_SPARE1_MODE BIT[5]
	VUSS_SPARE0_MODE BIT[4]
	VUSS_VU_MODE BIT[0]

VUSS_PWR_STATUS ADDRESS 0x0014 R
VUSS_PWR_STATUS RESET_VALUE 0x00000000
	VU_PWR_ON BIT[1]
	VP_IDLE BIT[0]

VUSS_IRQ_PEND_WDATA ADDRESS 0x0020 W
VUSS_IRQ_PEND_WDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_IRQ_PEND_RDATA ADDRESS 0x0024 R
VUSS_IRQ_PEND_RDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_DBG_EN ADDRESS 0x0030 RW
VUSS_DBG_EN RESET_VALUE 0x00000000
	DBG_EN BIT[0]

VUSS_DBG_PCTRACE_CTL ADDRESS 0x0034 RW
VUSS_DBG_PCTRACE_CTL RESET_VALUE 0x00000000
	VP_PCTRACE_EN BIT[0]

VUSS_DBG_PCTRACE_BUF_STAT ADDRESS 0x0038 R
VUSS_DBG_PCTRACE_BUF_STAT RESET_VALUE 0x00000000
	NUM_WORDS BIT[2:0]

VUSS_DBG_PCTRACE_BUF_CURRENT ADDRESS 0x003C R
VUSS_DBG_PCTRACE_BUF_CURRENT RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

VUSS_DBG_PCTRACE_BUF_TARGET ADDRESS 0x0040 R
VUSS_DBG_PCTRACE_BUF_TARGET RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS2_VUSS2_TOP.VUSS_DMEM_X4X8 (level 5)
----------------------------------------------------------------------------------------
vuss_dmem_x4x8 MODULE OFFSET=MODEM_TOP+0x01041000 MAX=MODEM_TOP+0x01044FFF APRE=VUSS2_ SPRE=VUSS2_ BPRE=VUSS2_ ABPRE=VUSS2_ FPRE=VUSS2_

VUSS_DMEM_X4X8_START ADDRESS 0x0000 RW
VUSS_DMEM_X4X8_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

VUSS_DMEM_X4X8_END ADDRESS 0x3FFC RW
VUSS_DMEM_X4X8_END RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS3_VUSS3_TOP (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS3_VUSS3_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

vuss3_vuss3_top MODULE OFFSET=MODEM_TOP+0x01060000 MAX=MODEM_TOP+0x0107FFFF APRE=VUSS3_ SPRE=VUSS3_ BPRE=VUSS3_ ABPRE=VUSS3_ FPRE=VUSS3_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS3_VUSS3_TOP.VUSS_CSR (level 5)
----------------------------------------------------------------------------------------
vuss_csr MODULE OFFSET=MODEM_TOP+0x01060000 MAX=MODEM_TOP+0x010607FF APRE=VUSS3_ SPRE=VUSS3_ BPRE=VUSS3_ ABPRE=VUSS3_ FPRE=VUSS3_

VUSS_ENABLE ADDRESS 0x0000 RW
VUSS_ENABLE RESET_VALUE 0x00000000
	VUSS_ENABLE BIT[0]

VUSS_CLK_CTL ADDRESS 0x0004 RW
VUSS_CLK_CTL RESET_VALUE 0x00000000
	IU_CLK_EN BIT[2]

VUSS_CLK_EN ADDRESS 0x0008 RW
VUSS_CLK_EN RESET_VALUE 0x00000000
	VU_CLK_EN BIT[0]

VUSS_PWR_SEQ_EN ADDRESS 0x000C RW
VUSS_PWR_SEQ_EN RESET_VALUE 0x60200000
	VU_PWR_RAMP_CNT_REST BIT[31:24]
	VU_PWR_RAMP_CNT_FEW BIT[23:16]
	VU_PWR_SEQ_EN BIT[0]

VUSS_MODE_CTL ADDRESS 0x0010 RW
VUSS_MODE_CTL RESET_VALUE 0x00000000
	VUSS_SPARE5_MODE BIT[9]
	VUSS_SPARE4_MODE BIT[8]
	VUSS_SPARE3_MODE BIT[7]
	VUSS_SPARE2_MODE BIT[6]
	VUSS_SPARE1_MODE BIT[5]
	VUSS_SPARE0_MODE BIT[4]
	VUSS_VU_MODE BIT[0]

VUSS_PWR_STATUS ADDRESS 0x0014 R
VUSS_PWR_STATUS RESET_VALUE 0x00000000
	VU_PWR_ON BIT[1]
	VP_IDLE BIT[0]

VUSS_IRQ_PEND_WDATA ADDRESS 0x0020 W
VUSS_IRQ_PEND_WDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_IRQ_PEND_RDATA ADDRESS 0x0024 R
VUSS_IRQ_PEND_RDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_DBG_EN ADDRESS 0x0030 RW
VUSS_DBG_EN RESET_VALUE 0x00000000
	DBG_EN BIT[0]

VUSS_DBG_PCTRACE_CTL ADDRESS 0x0034 RW
VUSS_DBG_PCTRACE_CTL RESET_VALUE 0x00000000
	VP_PCTRACE_EN BIT[0]

VUSS_DBG_PCTRACE_BUF_STAT ADDRESS 0x0038 R
VUSS_DBG_PCTRACE_BUF_STAT RESET_VALUE 0x00000000
	NUM_WORDS BIT[2:0]

VUSS_DBG_PCTRACE_BUF_CURRENT ADDRESS 0x003C R
VUSS_DBG_PCTRACE_BUF_CURRENT RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

VUSS_DBG_PCTRACE_BUF_TARGET ADDRESS 0x0040 R
VUSS_DBG_PCTRACE_BUF_TARGET RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS3_VUSS3_TOP.VUSS_DMEM_X4X8 (level 5)
----------------------------------------------------------------------------------------
vuss_dmem_x4x8 MODULE OFFSET=MODEM_TOP+0x01061000 MAX=MODEM_TOP+0x01064FFF APRE=VUSS3_ SPRE=VUSS3_ BPRE=VUSS3_ ABPRE=VUSS3_ FPRE=VUSS3_

VUSS_DMEM_X4X8_START ADDRESS 0x0000 RW
VUSS_DMEM_X4X8_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

VUSS_DMEM_X4X8_END ADDRESS 0x3FFC RW
VUSS_DMEM_X4X8_END RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS4_VUSS4_TOP (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS4_VUSS4_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

vuss4_vuss4_top MODULE OFFSET=MODEM_TOP+0x01080000 MAX=MODEM_TOP+0x0109FFFF APRE=VUSS4_ SPRE=VUSS4_ BPRE=VUSS4_ ABPRE=VUSS4_ FPRE=VUSS4_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS4_VUSS4_TOP.VUSS_CSR (level 5)
----------------------------------------------------------------------------------------
vuss_csr MODULE OFFSET=MODEM_TOP+0x01080000 MAX=MODEM_TOP+0x010807FF APRE=VUSS4_ SPRE=VUSS4_ BPRE=VUSS4_ ABPRE=VUSS4_ FPRE=VUSS4_

VUSS_ENABLE ADDRESS 0x0000 RW
VUSS_ENABLE RESET_VALUE 0x00000000
	VUSS_ENABLE BIT[0]

VUSS_CLK_CTL ADDRESS 0x0004 RW
VUSS_CLK_CTL RESET_VALUE 0x00000000
	IU_CLK_EN BIT[2]

VUSS_CLK_EN ADDRESS 0x0008 RW
VUSS_CLK_EN RESET_VALUE 0x00000000
	VU_CLK_EN BIT[0]

VUSS_PWR_SEQ_EN ADDRESS 0x000C RW
VUSS_PWR_SEQ_EN RESET_VALUE 0x60200000
	VU_PWR_RAMP_CNT_REST BIT[31:24]
	VU_PWR_RAMP_CNT_FEW BIT[23:16]
	VU_PWR_SEQ_EN BIT[0]

VUSS_MODE_CTL ADDRESS 0x0010 RW
VUSS_MODE_CTL RESET_VALUE 0x00000000
	VUSS_SPARE5_MODE BIT[9]
	VUSS_SPARE4_MODE BIT[8]
	VUSS_SPARE3_MODE BIT[7]
	VUSS_SPARE2_MODE BIT[6]
	VUSS_SPARE1_MODE BIT[5]
	VUSS_SPARE0_MODE BIT[4]
	VUSS_VU_MODE BIT[0]

VUSS_PWR_STATUS ADDRESS 0x0014 R
VUSS_PWR_STATUS RESET_VALUE 0x00000000
	VU_PWR_ON BIT[1]
	VP_IDLE BIT[0]

VUSS_IRQ_PEND_WDATA ADDRESS 0x0020 W
VUSS_IRQ_PEND_WDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_IRQ_PEND_RDATA ADDRESS 0x0024 R
VUSS_IRQ_PEND_RDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_DBG_EN ADDRESS 0x0030 RW
VUSS_DBG_EN RESET_VALUE 0x00000000
	DBG_EN BIT[0]

VUSS_DBG_PCTRACE_CTL ADDRESS 0x0034 RW
VUSS_DBG_PCTRACE_CTL RESET_VALUE 0x00000000
	VP_PCTRACE_EN BIT[0]

VUSS_DBG_PCTRACE_BUF_STAT ADDRESS 0x0038 R
VUSS_DBG_PCTRACE_BUF_STAT RESET_VALUE 0x00000000
	NUM_WORDS BIT[2:0]

VUSS_DBG_PCTRACE_BUF_CURRENT ADDRESS 0x003C R
VUSS_DBG_PCTRACE_BUF_CURRENT RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

VUSS_DBG_PCTRACE_BUF_TARGET ADDRESS 0x0040 R
VUSS_DBG_PCTRACE_BUF_TARGET RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS4_VUSS4_TOP.PMEMSS_CSR (level 5)
----------------------------------------------------------------------------------------
pmemss_csr MODULE OFFSET=MODEM_TOP+0x01080800 MAX=MODEM_TOP+0x01080FFF APRE=VUSS4_ SPRE=VUSS4_ BPRE=VUSS4_ ABPRE=VUSS4_ FPRE=VUSS4_

PMEMSS_ENABLE ADDRESS 0x0000 RW
PMEMSS_ENABLE RESET_VALUE 0x00000000
	PMEMSS_L1CACHE_MEMORY_MODE BIT[0]

PMEMSS_CTRL ADDRESS 0x0004 RW
PMEMSS_CTRL RESET_VALUE 0x00000000
	PMEMSS_L1CACHE_CLEAR_LOCKS BIT[1]
	PMEMSS_L1CACHE_INVALIDATE BIT[0]

PMEMSS_DDR_ADDR ADDRESS 0x0008 RW
PMEMSS_DDR_ADDR RESET_VALUE 0x00000000
	ADDR BIT[31:12]

PMEMSS_REMAP_PC0 ADDRESS 0x0010 RW
PMEMSS_REMAP_PC0 RESET_VALUE 0x00000000
	ADDR BIT[25:16]
	SIZE BIT[9:0]

PMEMSS_REMAP_LMEM0 ADDRESS 0x0014 RW
PMEMSS_REMAP_LMEM0 RESET_VALUE 0x00000000
	LMEMADDR BIT[12:0]

PMEMSS_REMAP_PC1 ADDRESS 0x0018 RW
PMEMSS_REMAP_PC1 RESET_VALUE 0x00000000
	ADDR BIT[25:16]
	SIZE BIT[9:0]

PMEMSS_REMAP_LMEM1 ADDRESS 0x001C RW
PMEMSS_REMAP_LMEM1 RESET_VALUE 0x00000000
	LMEMADDR BIT[12:0]

PMEMSS_REMAP_PC2 ADDRESS 0x0020 RW
PMEMSS_REMAP_PC2 RESET_VALUE 0x00000000
	ADDR BIT[25:16]
	SIZE BIT[9:0]

PMEMSS_REMAP_LMEM2 ADDRESS 0x0024 RW
PMEMSS_REMAP_LMEM2 RESET_VALUE 0x00000000
	LMEMADDR BIT[12:0]

PMEMSS_MODE_SWITCH ADDRESS 0x0028 R
PMEMSS_MODE_SWITCH RESET_VALUE 0x00000007
	MISS_PENDING BIT[3]
	LINEFILL_EMPTY BIT[2]
	PREFETCH_FIFO_EMPTY BIT[1]
	MISS_FIFO_EMPTY BIT[0]

PMEMSS_DBG_RD_ADDR ADDRESS 0x0030 RW
PMEMSS_DBG_RD_ADDR RESET_VALUE 0x00000000
	MODE BIT[15]
	ADDR BIT[14:0]

PMEMSS_DBG_RD_DATA ADDRESS 0x0034 R
PMEMSS_DBG_RD_DATA RESET_VALUE 0x00000000
	DATA BIT[31:0]

PMEMSS_DBG_WR_ADDR ADDRESS 0x0040 RW
PMEMSS_DBG_WR_ADDR RESET_VALUE 0x00000000
	ADDR BIT[14:0]

PMEMSS_DBG_WR_DATA0 ADDRESS 0x0050 W
PMEMSS_DBG_WR_DATA0 RESET_VALUE 0x00000000
	DATA0 BIT[31:0]

PMEMSS_DBG_WR_DATA1 ADDRESS 0x0054 W
PMEMSS_DBG_WR_DATA1 RESET_VALUE 0x00000000
	DATA1 BIT[31:0]

PMEMSS_DBG_WR_DATA2 ADDRESS 0x0058 W
PMEMSS_DBG_WR_DATA2 RESET_VALUE 0x00000000
	DATA2 BIT[31:0]

PMEMSS_DBG_WR_DATA3 ADDRESS 0x005C W
PMEMSS_DBG_WR_DATA3 RESET_VALUE 0x00000000
	DATA3 BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS4_VUSS4_TOP.VUSS_DMEM_X4X8 (level 5)
----------------------------------------------------------------------------------------
vuss_dmem_x4x8 MODULE OFFSET=MODEM_TOP+0x01081000 MAX=MODEM_TOP+0x01084FFF APRE=VUSS4_ SPRE=VUSS4_ BPRE=VUSS4_ ABPRE=VUSS4_ FPRE=VUSS4_

VUSS_DMEM_X4X8_START ADDRESS 0x0000 RW
VUSS_DMEM_X4X8_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

VUSS_DMEM_X4X8_END ADDRESS 0x3FFC RW
VUSS_DMEM_X4X8_END RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS5_VUSS5_TOP (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS5_VUSS5_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

vuss5_vuss5_top MODULE OFFSET=MODEM_TOP+0x010A0000 MAX=MODEM_TOP+0x010BFFFF APRE=VUSS5_ SPRE=VUSS5_ BPRE=VUSS5_ ABPRE=VUSS5_ FPRE=VUSS5_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS5_VUSS5_TOP.VUSS_CSR (level 5)
----------------------------------------------------------------------------------------
vuss_csr MODULE OFFSET=MODEM_TOP+0x010A0000 MAX=MODEM_TOP+0x010A07FF APRE=VUSS5_ SPRE=VUSS5_ BPRE=VUSS5_ ABPRE=VUSS5_ FPRE=VUSS5_

VUSS_ENABLE ADDRESS 0x0000 RW
VUSS_ENABLE RESET_VALUE 0x00000000
	VUSS_ENABLE BIT[0]

VUSS_CLK_CTL ADDRESS 0x0004 RW
VUSS_CLK_CTL RESET_VALUE 0x00000000
	IU_CLK_EN BIT[2]

VUSS_CLK_EN ADDRESS 0x0008 RW
VUSS_CLK_EN RESET_VALUE 0x00000000
	VU_CLK_EN BIT[0]

VUSS_PWR_SEQ_EN ADDRESS 0x000C RW
VUSS_PWR_SEQ_EN RESET_VALUE 0x60200000
	VU_PWR_RAMP_CNT_REST BIT[31:24]
	VU_PWR_RAMP_CNT_FEW BIT[23:16]
	VU_PWR_SEQ_EN BIT[0]

VUSS_MODE_CTL ADDRESS 0x0010 RW
VUSS_MODE_CTL RESET_VALUE 0x00000000
	VUSS_SPARE5_MODE BIT[9]
	VUSS_SPARE4_MODE BIT[8]
	VUSS_SPARE3_MODE BIT[7]
	VUSS_SPARE2_MODE BIT[6]
	VUSS_SPARE1_MODE BIT[5]
	VUSS_SPARE0_MODE BIT[4]
	VUSS_VU_MODE BIT[0]

VUSS_PWR_STATUS ADDRESS 0x0014 R
VUSS_PWR_STATUS RESET_VALUE 0x00000000
	VU_PWR_ON BIT[1]
	VP_IDLE BIT[0]

VUSS_IRQ_PEND_WDATA ADDRESS 0x0020 W
VUSS_IRQ_PEND_WDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_IRQ_PEND_RDATA ADDRESS 0x0024 R
VUSS_IRQ_PEND_RDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_DBG_EN ADDRESS 0x0030 RW
VUSS_DBG_EN RESET_VALUE 0x00000000
	DBG_EN BIT[0]

VUSS_DBG_PCTRACE_CTL ADDRESS 0x0034 RW
VUSS_DBG_PCTRACE_CTL RESET_VALUE 0x00000000
	VP_PCTRACE_EN BIT[0]

VUSS_DBG_PCTRACE_BUF_STAT ADDRESS 0x0038 R
VUSS_DBG_PCTRACE_BUF_STAT RESET_VALUE 0x00000000
	NUM_WORDS BIT[2:0]

VUSS_DBG_PCTRACE_BUF_CURRENT ADDRESS 0x003C R
VUSS_DBG_PCTRACE_BUF_CURRENT RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

VUSS_DBG_PCTRACE_BUF_TARGET ADDRESS 0x0040 R
VUSS_DBG_PCTRACE_BUF_TARGET RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS5_VUSS5_TOP.VUSS_DMEM_X4X8 (level 5)
----------------------------------------------------------------------------------------
vuss_dmem_x4x8 MODULE OFFSET=MODEM_TOP+0x010A1000 MAX=MODEM_TOP+0x010A4FFF APRE=VUSS5_ SPRE=VUSS5_ BPRE=VUSS5_ ABPRE=VUSS5_ FPRE=VUSS5_

VUSS_DMEM_X4X8_START ADDRESS 0x0000 RW
VUSS_DMEM_X4X8_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

VUSS_DMEM_X4X8_END ADDRESS 0x3FFC RW
VUSS_DMEM_X4X8_END RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS6_VUSS6_TOP (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS6_VUSS6_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

vuss6_vuss6_top MODULE OFFSET=MODEM_TOP+0x010C0000 MAX=MODEM_TOP+0x010DFFFF APRE=VUSS6_ SPRE=VUSS6_ BPRE=VUSS6_ ABPRE=VUSS6_ FPRE=VUSS6_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS6_VUSS6_TOP.VUSS_CSR (level 5)
----------------------------------------------------------------------------------------
vuss_csr MODULE OFFSET=MODEM_TOP+0x010C0000 MAX=MODEM_TOP+0x010C07FF APRE=VUSS6_ SPRE=VUSS6_ BPRE=VUSS6_ ABPRE=VUSS6_ FPRE=VUSS6_

VUSS_ENABLE ADDRESS 0x0000 RW
VUSS_ENABLE RESET_VALUE 0x00000000
	VUSS_ENABLE BIT[0]

VUSS_CLK_CTL ADDRESS 0x0004 RW
VUSS_CLK_CTL RESET_VALUE 0x00000000
	IU_CLK_EN BIT[2]

VUSS_CLK_EN ADDRESS 0x0008 RW
VUSS_CLK_EN RESET_VALUE 0x00000000
	VU_CLK_EN BIT[0]

VUSS_PWR_SEQ_EN ADDRESS 0x000C RW
VUSS_PWR_SEQ_EN RESET_VALUE 0x60200000
	VU_PWR_RAMP_CNT_REST BIT[31:24]
	VU_PWR_RAMP_CNT_FEW BIT[23:16]
	VU_PWR_SEQ_EN BIT[0]

VUSS_MODE_CTL ADDRESS 0x0010 RW
VUSS_MODE_CTL RESET_VALUE 0x00000000
	VUSS_SPARE5_MODE BIT[9]
	VUSS_SPARE4_MODE BIT[8]
	VUSS_SPARE3_MODE BIT[7]
	VUSS_SPARE2_MODE BIT[6]
	VUSS_SPARE1_MODE BIT[5]
	VUSS_SPARE0_MODE BIT[4]
	VUSS_VU_MODE BIT[0]

VUSS_PWR_STATUS ADDRESS 0x0014 R
VUSS_PWR_STATUS RESET_VALUE 0x00000000
	VU_PWR_ON BIT[1]
	VP_IDLE BIT[0]

VUSS_IRQ_PEND_WDATA ADDRESS 0x0020 W
VUSS_IRQ_PEND_WDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_IRQ_PEND_RDATA ADDRESS 0x0024 R
VUSS_IRQ_PEND_RDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_DBG_EN ADDRESS 0x0030 RW
VUSS_DBG_EN RESET_VALUE 0x00000000
	DBG_EN BIT[0]

VUSS_DBG_PCTRACE_CTL ADDRESS 0x0034 RW
VUSS_DBG_PCTRACE_CTL RESET_VALUE 0x00000000
	VP_PCTRACE_EN BIT[0]

VUSS_DBG_PCTRACE_BUF_STAT ADDRESS 0x0038 R
VUSS_DBG_PCTRACE_BUF_STAT RESET_VALUE 0x00000000
	NUM_WORDS BIT[2:0]

VUSS_DBG_PCTRACE_BUF_CURRENT ADDRESS 0x003C R
VUSS_DBG_PCTRACE_BUF_CURRENT RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

VUSS_DBG_PCTRACE_BUF_TARGET ADDRESS 0x0040 R
VUSS_DBG_PCTRACE_BUF_TARGET RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS6_VUSS6_TOP.PMEMSS_CSR (level 5)
----------------------------------------------------------------------------------------
pmemss_csr MODULE OFFSET=MODEM_TOP+0x010C0800 MAX=MODEM_TOP+0x010C0FFF APRE=VUSS6_ SPRE=VUSS6_ BPRE=VUSS6_ ABPRE=VUSS6_ FPRE=VUSS6_

PMEMSS_ENABLE ADDRESS 0x0000 RW
PMEMSS_ENABLE RESET_VALUE 0x00000000
	PMEMSS_L1CACHE_MEMORY_MODE BIT[0]

PMEMSS_CTRL ADDRESS 0x0004 RW
PMEMSS_CTRL RESET_VALUE 0x00000000
	PMEMSS_L1CACHE_CLEAR_LOCKS BIT[1]
	PMEMSS_L1CACHE_INVALIDATE BIT[0]

PMEMSS_DDR_ADDR ADDRESS 0x0008 RW
PMEMSS_DDR_ADDR RESET_VALUE 0x00000000
	ADDR BIT[31:12]

PMEMSS_REMAP_PC0 ADDRESS 0x0010 RW
PMEMSS_REMAP_PC0 RESET_VALUE 0x00000000
	ADDR BIT[25:16]
	SIZE BIT[9:0]

PMEMSS_REMAP_LMEM0 ADDRESS 0x0014 RW
PMEMSS_REMAP_LMEM0 RESET_VALUE 0x00000000
	LMEMADDR BIT[12:0]

PMEMSS_REMAP_PC1 ADDRESS 0x0018 RW
PMEMSS_REMAP_PC1 RESET_VALUE 0x00000000
	ADDR BIT[25:16]
	SIZE BIT[9:0]

PMEMSS_REMAP_LMEM1 ADDRESS 0x001C RW
PMEMSS_REMAP_LMEM1 RESET_VALUE 0x00000000
	LMEMADDR BIT[12:0]

PMEMSS_REMAP_PC2 ADDRESS 0x0020 RW
PMEMSS_REMAP_PC2 RESET_VALUE 0x00000000
	ADDR BIT[25:16]
	SIZE BIT[9:0]

PMEMSS_REMAP_LMEM2 ADDRESS 0x0024 RW
PMEMSS_REMAP_LMEM2 RESET_VALUE 0x00000000
	LMEMADDR BIT[12:0]

PMEMSS_MODE_SWITCH ADDRESS 0x0028 R
PMEMSS_MODE_SWITCH RESET_VALUE 0x00000007
	MISS_PENDING BIT[3]
	LINEFILL_EMPTY BIT[2]
	PREFETCH_FIFO_EMPTY BIT[1]
	MISS_FIFO_EMPTY BIT[0]

PMEMSS_DBG_RD_ADDR ADDRESS 0x0030 RW
PMEMSS_DBG_RD_ADDR RESET_VALUE 0x00000000
	MODE BIT[15]
	ADDR BIT[14:0]

PMEMSS_DBG_RD_DATA ADDRESS 0x0034 R
PMEMSS_DBG_RD_DATA RESET_VALUE 0x00000000
	DATA BIT[31:0]

PMEMSS_DBG_WR_ADDR ADDRESS 0x0040 RW
PMEMSS_DBG_WR_ADDR RESET_VALUE 0x00000000
	ADDR BIT[14:0]

PMEMSS_DBG_WR_DATA0 ADDRESS 0x0050 W
PMEMSS_DBG_WR_DATA0 RESET_VALUE 0x00000000
	DATA0 BIT[31:0]

PMEMSS_DBG_WR_DATA1 ADDRESS 0x0054 W
PMEMSS_DBG_WR_DATA1 RESET_VALUE 0x00000000
	DATA1 BIT[31:0]

PMEMSS_DBG_WR_DATA2 ADDRESS 0x0058 W
PMEMSS_DBG_WR_DATA2 RESET_VALUE 0x00000000
	DATA2 BIT[31:0]

PMEMSS_DBG_WR_DATA3 ADDRESS 0x005C W
PMEMSS_DBG_WR_DATA3 RESET_VALUE 0x00000000
	DATA3 BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.VUSS6_VUSS6_TOP.VUSS_DMEM_X4X8 (level 5)
----------------------------------------------------------------------------------------
vuss_dmem_x4x8 MODULE OFFSET=MODEM_TOP+0x010C1000 MAX=MODEM_TOP+0x010C4FFF APRE=VUSS6_ SPRE=VUSS6_ BPRE=VUSS6_ ABPRE=VUSS6_ FPRE=VUSS6_

VUSS_DMEM_X4X8_START ADDRESS 0x0000 RW
VUSS_DMEM_X4X8_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

VUSS_DMEM_X4X8_END ADDRESS 0x3FFC RW
VUSS_DMEM_X4X8_END RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.DEMAP_DEMAP_TOP (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.DEMAP_DEMAP_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

demap_demap_top MODULE OFFSET=MODEM_TOP+0x010E0000 MAX=MODEM_TOP+0x010FFFFF APRE=DEMAP_ SPRE=DEMAP_ BPRE=DEMAP_ ABPRE=DEMAP_ FPRE=DEMAP_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.DEMAP_DEMAP_TOP.VUSS_CSR (level 5)
----------------------------------------------------------------------------------------
vuss_csr MODULE OFFSET=MODEM_TOP+0x010E0000 MAX=MODEM_TOP+0x010E07FF APRE=DEMAP_ SPRE=DEMAP_ BPRE=DEMAP_ ABPRE=DEMAP_ FPRE=DEMAP_

VUSS_ENABLE ADDRESS 0x0000 RW
VUSS_ENABLE RESET_VALUE 0x00000000
	VUSS_ENABLE BIT[0]

VUSS_CLK_CTL ADDRESS 0x0004 RW
VUSS_CLK_CTL RESET_VALUE 0x00000000
	IU_CLK_EN BIT[2]

VUSS_CLK_EN ADDRESS 0x0008 RW
VUSS_CLK_EN RESET_VALUE 0x00000000
	VU_CLK_EN BIT[0]

VUSS_PWR_SEQ_EN ADDRESS 0x000C RW
VUSS_PWR_SEQ_EN RESET_VALUE 0x60200000
	VU_PWR_RAMP_CNT_REST BIT[31:24]
	VU_PWR_RAMP_CNT_FEW BIT[23:16]
	VU_PWR_SEQ_EN BIT[0]

VUSS_MODE_CTL ADDRESS 0x0010 RW
VUSS_MODE_CTL RESET_VALUE 0x00000000
	VUSS_SPARE5_MODE BIT[9]
	VUSS_SPARE4_MODE BIT[8]
	VUSS_SPARE3_MODE BIT[7]
	VUSS_SPARE2_MODE BIT[6]
	VUSS_SPARE1_MODE BIT[5]
	VUSS_SPARE0_MODE BIT[4]
	VUSS_VU_MODE BIT[0]

VUSS_PWR_STATUS ADDRESS 0x0014 R
VUSS_PWR_STATUS RESET_VALUE 0x00000000
	VU_PWR_ON BIT[1]
	VP_IDLE BIT[0]

VUSS_IRQ_PEND_WDATA ADDRESS 0x0020 W
VUSS_IRQ_PEND_WDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_IRQ_PEND_RDATA ADDRESS 0x0024 R
VUSS_IRQ_PEND_RDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_DBG_EN ADDRESS 0x0030 RW
VUSS_DBG_EN RESET_VALUE 0x00000000
	DBG_EN BIT[0]

VUSS_DBG_PCTRACE_CTL ADDRESS 0x0034 RW
VUSS_DBG_PCTRACE_CTL RESET_VALUE 0x00000000
	VP_PCTRACE_EN BIT[0]

VUSS_DBG_PCTRACE_BUF_STAT ADDRESS 0x0038 R
VUSS_DBG_PCTRACE_BUF_STAT RESET_VALUE 0x00000000
	NUM_WORDS BIT[2:0]

VUSS_DBG_PCTRACE_BUF_CURRENT ADDRESS 0x003C R
VUSS_DBG_PCTRACE_BUF_CURRENT RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

VUSS_DBG_PCTRACE_BUF_TARGET ADDRESS 0x0040 R
VUSS_DBG_PCTRACE_BUF_TARGET RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.DEMAP_DEMAP_TOP.VUSS_DMEM_X4X8 (level 5)
----------------------------------------------------------------------------------------
vuss_dmem_x4x8 MODULE OFFSET=MODEM_TOP+0x010E1000 MAX=MODEM_TOP+0x010E4FFF APRE=DEMAP_ SPRE=DEMAP_ BPRE=DEMAP_ ABPRE=DEMAP_ FPRE=DEMAP_

VUSS_DMEM_X4X8_START ADDRESS 0x0000 RW
VUSS_DMEM_X4X8_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

VUSS_DMEM_X4X8_END ADDRESS 0x3FFC RW
VUSS_DMEM_X4X8_END RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.CCHP_CCHP_TOP (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.CCHP_CCHP_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

cchp_cchp_top MODULE OFFSET=MODEM_TOP+0x01100000 MAX=MODEM_TOP+0x0111FFFF APRE=CCHP_ SPRE=CCHP_ BPRE=CCHP_ ABPRE=CCHP_ FPRE=CCHP_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.CCHP_CCHP_TOP.VUSS_CSR (level 5)
----------------------------------------------------------------------------------------
vuss_csr MODULE OFFSET=MODEM_TOP+0x01100000 MAX=MODEM_TOP+0x011007FF APRE=CCHP_ SPRE=CCHP_ BPRE=CCHP_ ABPRE=CCHP_ FPRE=CCHP_

VUSS_ENABLE ADDRESS 0x0000 RW
VUSS_ENABLE RESET_VALUE 0x00000000
	VUSS_ENABLE BIT[0]

VUSS_CLK_CTL ADDRESS 0x0004 RW
VUSS_CLK_CTL RESET_VALUE 0x00000000
	IU_CLK_EN BIT[2]

VUSS_CLK_EN ADDRESS 0x0008 RW
VUSS_CLK_EN RESET_VALUE 0x00000000
	VU_CLK_EN BIT[0]

VUSS_PWR_SEQ_EN ADDRESS 0x000C RW
VUSS_PWR_SEQ_EN RESET_VALUE 0x60200000
	VU_PWR_RAMP_CNT_REST BIT[31:24]
	VU_PWR_RAMP_CNT_FEW BIT[23:16]
	VU_PWR_SEQ_EN BIT[0]

VUSS_MODE_CTL ADDRESS 0x0010 RW
VUSS_MODE_CTL RESET_VALUE 0x00000000
	VUSS_SPARE5_MODE BIT[9]
	VUSS_SPARE4_MODE BIT[8]
	VUSS_SPARE3_MODE BIT[7]
	VUSS_SPARE2_MODE BIT[6]
	VUSS_SPARE1_MODE BIT[5]
	VUSS_SPARE0_MODE BIT[4]
	VUSS_VU_MODE BIT[0]

VUSS_PWR_STATUS ADDRESS 0x0014 R
VUSS_PWR_STATUS RESET_VALUE 0x00000000
	VU_PWR_ON BIT[1]
	VP_IDLE BIT[0]

VUSS_IRQ_PEND_WDATA ADDRESS 0x0020 W
VUSS_IRQ_PEND_WDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_IRQ_PEND_RDATA ADDRESS 0x0024 R
VUSS_IRQ_PEND_RDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_DBG_EN ADDRESS 0x0030 RW
VUSS_DBG_EN RESET_VALUE 0x00000000
	DBG_EN BIT[0]

VUSS_DBG_PCTRACE_CTL ADDRESS 0x0034 RW
VUSS_DBG_PCTRACE_CTL RESET_VALUE 0x00000000
	VP_PCTRACE_EN BIT[0]

VUSS_DBG_PCTRACE_BUF_STAT ADDRESS 0x0038 R
VUSS_DBG_PCTRACE_BUF_STAT RESET_VALUE 0x00000000
	NUM_WORDS BIT[2:0]

VUSS_DBG_PCTRACE_BUF_CURRENT ADDRESS 0x003C R
VUSS_DBG_PCTRACE_BUF_CURRENT RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

VUSS_DBG_PCTRACE_BUF_TARGET ADDRESS 0x0040 R
VUSS_DBG_PCTRACE_BUF_TARGET RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.CCHP_CCHP_TOP.PMEMSS_CSR (level 5)
----------------------------------------------------------------------------------------
pmemss_csr MODULE OFFSET=MODEM_TOP+0x01100800 MAX=MODEM_TOP+0x01100FFF APRE=CCHP_ SPRE=CCHP_ BPRE=CCHP_ ABPRE=CCHP_ FPRE=CCHP_

PMEMSS_ENABLE ADDRESS 0x0000 RW
PMEMSS_ENABLE RESET_VALUE 0x00000000
	PMEMSS_L1CACHE_MEMORY_MODE BIT[0]

PMEMSS_CTRL ADDRESS 0x0004 RW
PMEMSS_CTRL RESET_VALUE 0x00000000
	PMEMSS_L1CACHE_CLEAR_LOCKS BIT[1]
	PMEMSS_L1CACHE_INVALIDATE BIT[0]

PMEMSS_DDR_ADDR ADDRESS 0x0008 RW
PMEMSS_DDR_ADDR RESET_VALUE 0x00000000
	ADDR BIT[31:12]

PMEMSS_REMAP_PC0 ADDRESS 0x0010 RW
PMEMSS_REMAP_PC0 RESET_VALUE 0x00000000
	ADDR BIT[25:16]
	SIZE BIT[9:0]

PMEMSS_REMAP_LMEM0 ADDRESS 0x0014 RW
PMEMSS_REMAP_LMEM0 RESET_VALUE 0x00000000
	LMEMADDR BIT[12:0]

PMEMSS_REMAP_PC1 ADDRESS 0x0018 RW
PMEMSS_REMAP_PC1 RESET_VALUE 0x00000000
	ADDR BIT[25:16]
	SIZE BIT[9:0]

PMEMSS_REMAP_LMEM1 ADDRESS 0x001C RW
PMEMSS_REMAP_LMEM1 RESET_VALUE 0x00000000
	LMEMADDR BIT[12:0]

PMEMSS_REMAP_PC2 ADDRESS 0x0020 RW
PMEMSS_REMAP_PC2 RESET_VALUE 0x00000000
	ADDR BIT[25:16]
	SIZE BIT[9:0]

PMEMSS_REMAP_LMEM2 ADDRESS 0x0024 RW
PMEMSS_REMAP_LMEM2 RESET_VALUE 0x00000000
	LMEMADDR BIT[12:0]

PMEMSS_MODE_SWITCH ADDRESS 0x0028 R
PMEMSS_MODE_SWITCH RESET_VALUE 0x00000007
	MISS_PENDING BIT[3]
	LINEFILL_EMPTY BIT[2]
	PREFETCH_FIFO_EMPTY BIT[1]
	MISS_FIFO_EMPTY BIT[0]

PMEMSS_DBG_RD_ADDR ADDRESS 0x0030 RW
PMEMSS_DBG_RD_ADDR RESET_VALUE 0x00000000
	MODE BIT[15]
	ADDR BIT[14:0]

PMEMSS_DBG_RD_DATA ADDRESS 0x0034 R
PMEMSS_DBG_RD_DATA RESET_VALUE 0x00000000
	DATA BIT[31:0]

PMEMSS_DBG_WR_ADDR ADDRESS 0x0040 RW
PMEMSS_DBG_WR_ADDR RESET_VALUE 0x00000000
	ADDR BIT[14:0]

PMEMSS_DBG_WR_DATA0 ADDRESS 0x0050 W
PMEMSS_DBG_WR_DATA0 RESET_VALUE 0x00000000
	DATA0 BIT[31:0]

PMEMSS_DBG_WR_DATA1 ADDRESS 0x0054 W
PMEMSS_DBG_WR_DATA1 RESET_VALUE 0x00000000
	DATA1 BIT[31:0]

PMEMSS_DBG_WR_DATA2 ADDRESS 0x0058 W
PMEMSS_DBG_WR_DATA2 RESET_VALUE 0x00000000
	DATA2 BIT[31:0]

PMEMSS_DBG_WR_DATA3 ADDRESS 0x005C W
PMEMSS_DBG_WR_DATA3 RESET_VALUE 0x00000000
	DATA3 BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.CCHP_CCHP_TOP.VUSS_DMEM_CCHP (level 5)
----------------------------------------------------------------------------------------
vuss_dmem_cchp MODULE OFFSET=MODEM_TOP+0x01101000 MAX=MODEM_TOP+0x01108FFF APRE=CCHP_ SPRE=CCHP_ BPRE=CCHP_ ABPRE=CCHP_ FPRE=CCHP_

VUSS_DMEM_CCHP_START ADDRESS 0x0000 RW
VUSS_DMEM_CCHP_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

VUSS_DMEM_CCHP_END ADDRESS 0x7FFC RW
VUSS_DMEM_CCHP_END RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.ENC_ENC_TOP (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.ENC_ENC_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

enc_enc_top MODULE OFFSET=MODEM_TOP+0x01120000 MAX=MODEM_TOP+0x0113FFFF APRE=ENC_ SPRE=ENC_ BPRE=ENC_ ABPRE=ENC_ FPRE=ENC_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.ENC_ENC_TOP.VUSS_CSR (level 5)
----------------------------------------------------------------------------------------
vuss_csr MODULE OFFSET=MODEM_TOP+0x01120000 MAX=MODEM_TOP+0x011207FF APRE=ENC_ SPRE=ENC_ BPRE=ENC_ ABPRE=ENC_ FPRE=ENC_

VUSS_ENABLE ADDRESS 0x0000 RW
VUSS_ENABLE RESET_VALUE 0x00000000
	VUSS_ENABLE BIT[0]

VUSS_CLK_CTL ADDRESS 0x0004 RW
VUSS_CLK_CTL RESET_VALUE 0x00000000
	IU_CLK_EN BIT[2]

VUSS_CLK_EN ADDRESS 0x0008 RW
VUSS_CLK_EN RESET_VALUE 0x00000000
	VU_CLK_EN BIT[0]

VUSS_PWR_SEQ_EN ADDRESS 0x000C RW
VUSS_PWR_SEQ_EN RESET_VALUE 0x60200000
	VU_PWR_RAMP_CNT_REST BIT[31:24]
	VU_PWR_RAMP_CNT_FEW BIT[23:16]
	VU_PWR_SEQ_EN BIT[0]

VUSS_MODE_CTL ADDRESS 0x0010 RW
VUSS_MODE_CTL RESET_VALUE 0x00000000
	VUSS_SPARE5_MODE BIT[9]
	VUSS_SPARE4_MODE BIT[8]
	VUSS_SPARE3_MODE BIT[7]
	VUSS_SPARE2_MODE BIT[6]
	VUSS_SPARE1_MODE BIT[5]
	VUSS_SPARE0_MODE BIT[4]
	VUSS_VU_MODE BIT[0]

VUSS_PWR_STATUS ADDRESS 0x0014 R
VUSS_PWR_STATUS RESET_VALUE 0x00000000
	VU_PWR_ON BIT[1]
	VP_IDLE BIT[0]

VUSS_IRQ_PEND_WDATA ADDRESS 0x0020 W
VUSS_IRQ_PEND_WDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_IRQ_PEND_RDATA ADDRESS 0x0024 R
VUSS_IRQ_PEND_RDATA RESET_VALUE 0x00000000
	VP_IRQ_PEND_L2 BIT[31:16]
	VP_IRQ_PEND_L1 BIT[15:0]

VUSS_DBG_EN ADDRESS 0x0030 RW
VUSS_DBG_EN RESET_VALUE 0x00000000
	DBG_EN BIT[0]

VUSS_DBG_PCTRACE_CTL ADDRESS 0x0034 RW
VUSS_DBG_PCTRACE_CTL RESET_VALUE 0x00000000
	VP_PCTRACE_EN BIT[0]

VUSS_DBG_PCTRACE_BUF_STAT ADDRESS 0x0038 R
VUSS_DBG_PCTRACE_BUF_STAT RESET_VALUE 0x00000000
	NUM_WORDS BIT[2:0]

VUSS_DBG_PCTRACE_BUF_CURRENT ADDRESS 0x003C R
VUSS_DBG_PCTRACE_BUF_CURRENT RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

VUSS_DBG_PCTRACE_BUF_TARGET ADDRESS 0x0040 R
VUSS_DBG_PCTRACE_BUF_TARGET RESET_VALUE 0x00000000
	PCTRACE_DATA BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MODEM_VUIC.ENC_ENC_TOP.VUSS_DMEM_ENC (level 5)
----------------------------------------------------------------------------------------
vuss_dmem_enc MODULE OFFSET=MODEM_TOP+0x01121000 MAX=MODEM_TOP+0x0112E7FF APRE=ENC_ SPRE=ENC_ BPRE=ENC_ ABPRE=ENC_ FPRE=ENC_

VUSS_DMEM_ENC_START ADDRESS 0x0000 RW
VUSS_DMEM_ENC_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

VUSS_DMEM_ENC_END ADDRESS 0xD7FC RW
VUSS_DMEM_ENC_END RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MPMU_TOP (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.MPMU_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

mpmu_top MODULE OFFSET=MODEM_TOP+0x01300000 MAX=MODEM_TOP+0x013FFFFF APRE= SPRE= BPRE= ABPRE= FPRE=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MPMU_TOP.MODEM_MPMU_CSR (level 4)
----------------------------------------------------------------------------------------
modem_mpmu_csr MODULE OFFSET=MODEM_TOP+0x01300400 MAX=MODEM_TOP+0x013007FF APRE= SPRE= BPRE= ABPRE= FPRE=

MPMU_ENABLE ADDRESS 0x0000 RW
MPMU_ENABLE RESET_VALUE 0x00000000
	SPARE BIT[0]

OFFLINE_ENABLE ADDRESS 0x0010 RW
OFFLINE_ENABLE RESET_VALUE 0x00000000
	SPARE BIT[15:4]
	SLICE_D_ENABLE BIT[3]
	SLICE_C_ENABLE BIT[2]
	SLICE_B_ENABLE BIT[1]
	SLICE_A_ENABLE BIT[0]

MPMU_PWR_GATING_STATUS ADDRESS 0x0020 R
MPMU_PWR_GATING_STATUS RESET_VALUE 0x00000000
	DEMAP_PWR_ON BIT[22]
	VUSS6_PWR_ON BIT[21]
	VUSS5_PWR_ON BIT[20]
	VUSS4_PWR_ON BIT[19]
	VUSS3_PWR_ON BIT[18]
	VUSS2_PWR_ON BIT[17]
	VUSS1_PWR_ON BIT[16]
	ENC_IDLE BIT[8]
	CCHP_IDLE BIT[7]
	DEMAP_IDLE BIT[6]
	VUSS6_IDLE BIT[5]
	VUSS5_IDLE BIT[4]
	VUSS4_IDLE BIT[3]
	VUSS3_IDLE BIT[2]
	VUSS2_IDLE BIT[1]
	VUSS1_IDLE BIT[0]

MPMU_IRQ2L_EN ADDRESS 0x0040 RW
MPMU_IRQ2L_EN RESET_VALUE 0x00000000
	IRQ2L_EN BIT[15:0]

MPMU_IRQ2L_PEND_CLR ADDRESS 0x0044 W
MPMU_IRQ2L_PEND_CLR RESET_VALUE 0x00000000
	IRQ2L_PEND_CLR BIT[15:0]

MPMU_IRQ2L_PEND_SET ADDRESS 0x0048 W
MPMU_IRQ2L_PEND_SET RESET_VALUE 0x00000000
	IRQ2L_PEND_SET BIT[15:0]

MPMU_IRQ2L_PEND_STAT ADDRESS 0x004C R
MPMU_IRQ2L_PEND_STAT RESET_VALUE 0x00000000
	IRQ2L_PEND_STAT BIT[15:0]

MPMU_STMR_MON0 ADDRESS 0x0050 RW
MPMU_STMR_MON0 RESET_VALUE 0x80000000
	DISABLE BIT[31]
	STMR_MON BIT[23:0]

MPMU_STMR_MON1 ADDRESS 0x0058 RW
MPMU_STMR_MON1 RESET_VALUE 0x80000000
	DISABLE BIT[31]
	STMR_MON BIT[23:0]

MPMU_EVT_TRIGGER ADDRESS 0x0060 W
MPMU_EVT_TRIGGER RESET_VALUE 0x00000000
	EVENT_TRIGGERS BIT[7:0]

CLK_PROC_ODIV ADDRESS 0x0080 RW
CLK_PROC_ODIV RESET_VALUE 0x00000013
	CLK_PROC_ODIV_VAL BIT[4:0]

CLK_TDEC_ODIV ADDRESS 0x0084 RW
CLK_TDEC_ODIV RESET_VALUE 0x0000001F
	SVS2_ODIV_VAL BIT[4:0]

MPMU_PWRMODE_CTL ADDRESS 0x0094 RW
MPMU_PWRMODE_CTL RESET_VALUE 0x00000000
	FW_SW_PWR_LVL BIT[2:0]

MPMU_PWRMODE_STAT ADDRESS 0x0098 R
MPMU_PWRMODE_STAT RESET_VALUE 0x00000000
	OFFLINE_PWR_LVL BIT[2:0]

MPMU_VOLTAGE_CHANGE ADDRESS 0x00A0 RW
MPMU_VOLTAGE_CHANGE RESET_VALUE 0x00000000
	VOLTAGE_CHANGE BIT[0]

MPMU_VU0_PWR_LVL ADDRESS 0x0100 RW
MPMU_VU0_PWR_LVL RESET_VALUE 0x00000000
	VU_PWR_LVL BIT[2:0]

MPMU_VU1_PWR_LVL ADDRESS 0x0104 RW
MPMU_VU1_PWR_LVL RESET_VALUE 0x00000000
	VU_PWR_LVL BIT[2:0]

MPMU_VU2_PWR_LVL ADDRESS 0x0108 RW
MPMU_VU2_PWR_LVL RESET_VALUE 0x00000000
	VU_PWR_LVL BIT[2:0]

MPMU_VU3_PWR_LVL ADDRESS 0x010C RW
MPMU_VU3_PWR_LVL RESET_VALUE 0x00000000
	VU_PWR_LVL BIT[2:0]

MPMU_VU4_PWR_LVL ADDRESS 0x0110 RW
MPMU_VU4_PWR_LVL RESET_VALUE 0x00000000
	VU_PWR_LVL BIT[2:0]

MPMU_VU5_PWR_LVL ADDRESS 0x0114 RW
MPMU_VU5_PWR_LVL RESET_VALUE 0x00000000
	VU_PWR_LVL BIT[2:0]

MPMU_VU6_PWR_LVL ADDRESS 0x0118 RW
MPMU_VU6_PWR_LVL RESET_VALUE 0x00000000
	VU_PWR_LVL BIT[2:0]

MPMU_VU7_PWR_LVL ADDRESS 0x011C RW
MPMU_VU7_PWR_LVL RESET_VALUE 0x00000000
	VU_PWR_LVL BIT[2:0]

MPMU_VU8_PWR_LVL ADDRESS 0x0120 RW
MPMU_VU8_PWR_LVL RESET_VALUE 0x00000000
	VU_PWR_LVL BIT[2:0]

MPMU_VU9_PWR_LVL ADDRESS 0x0124 RW
MPMU_VU9_PWR_LVL RESET_VALUE 0x00000000
	VU_PWR_LVL BIT[2:0]

DTR_MP_SLOT_REQ ADDRESS 0x0200 RW
DTR_MP_SLOT_REQ RESET_VALUE 0x00000055
	SLOT_REQ BIT[11:0]

MEM_CLUSTER_EN ADDRESS 0x0210 RW
MEM_CLUSTER_EN RESET_VALUE 0x00000000
	MEM_CLUSTER_EN BIT[3:0]

MEM_CLUSTER_PWRUP ADDRESS 0x0214 RW
MEM_CLUSTER_PWRUP RESET_VALUE 0x00000000
	MEM_CLUSTER_PWRUP BIT[3:0]

MEM_CLUSTER_PWR_STAT ADDRESS 0x0218 R
MEM_CLUSTER_PWR_STAT RESET_VALUE 0x00000000
	MEM_CLUSTER_PWR_STAT BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MNOC_AXI_BR_CSR (level 3)
----------------------------------------------------------------------------------------
mnoc_axi_br_csr MODULE OFFSET=MODEM_TOP+0x01400000 MAX=MODEM_TOP+0x014FFFFF APRE= SPRE= BPRE= ABPRE= FPRE=

MNOCBR_CTRL_REG ADDRESS 0x0000 RW
MNOCBR_CTRL_REG RESET_VALUE 0x000F000F
	WR_OS_CNT BIT[19:16]
	RD_OS_CNT BIT[3:0]

MNOCBR_WR_ERROR_REG ADDRESS 0x0004 R
MNOCBR_WR_ERROR_REG RESET_VALUE 0x00000000
	ERR_CNT BIT[9:0]

MNOCBR_RD_ERROR_REG ADDRESS 0x0008 R
MNOCBR_RD_ERROR_REG RESET_VALUE 0x00000000
	ERR_CNT BIT[9:0]

MNOCBR_WR_BASE_OFFSET_k(k):(0)-(15) ARRAY 0x00000040+0x4*k
MNOCBR_WR_BASE_OFFSET_0 ADDRESS 0x0040 RW
MNOCBR_WR_BASE_OFFSET_0 RESET_VALUE 0x00000000
	OFFSET BIT[31:26]

MNOCBR_RD_BASE_OFFSET_k(k):(0)-(15) ARRAY 0x00000080+0x4*k
MNOCBR_RD_BASE_OFFSET_0 ADDRESS 0x0080 RW
MNOCBR_RD_BASE_OFFSET_0 RESET_VALUE 0x00000000
	OFFSET BIT[31:26]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

dbss_top MODULE OFFSET=MODEM_TOP+0x01600000 MAX=MODEM_TOP+0x016FFFFF APRE= SPRE= BPRE= ABPRE= FPRE=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CCS (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CCS' does not directly contain any register.
----------------------------------------------------------------------------------------

ccs MODULE OFFSET=MODEM_TOP+0x01600000 MAX=MODEM_TOP+0x0161FFFF APRE= SPRE= BPRE= ABPRE= FPRE=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CCS.CIPHER_TOP (level 5)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CCS.CIPHER_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

cipher_top MODULE OFFSET=MODEM_TOP+0x0161FE00 MAX=MODEM_TOP+0x0161FFFF APRE= SPRE= BPRE= ABPRE= FPRE=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CCS.CIPHER_TOP.CIPHER (level 6)
----------------------------------------------------------------------------------------
cipher MODULE OFFSET=MODEM_TOP+0x0161FE00 MAX=MODEM_TOP+0x0161FEFF APRE= SPRE= BPRE= ABPRE= FPRE=

CIPHER_CK_WORD0 ADDRESS 0x0000 RW
CIPHER_CK_WORD0 RESET_VALUE 0x00000000
	CK_WORD0 BIT[31:0]

CIPHER_CK_WORD1 ADDRESS 0x0004 RW
CIPHER_CK_WORD1 RESET_VALUE 0x00000000
	CK_WORD1 BIT[31:0]

CIPHER_CK_WORD2 ADDRESS 0x0008 RW
CIPHER_CK_WORD2 RESET_VALUE 0x00000000
	CK_WORD2 BIT[31:0]

CIPHER_CK_WORD3 ADDRESS 0x000C RW
CIPHER_CK_WORD3 RESET_VALUE 0x00000000
	CK_WORD3 BIT[31:0]

CIPHER_INIT_WORD0 ADDRESS 0x0010 RW
CIPHER_INIT_WORD0 RESET_VALUE 0x00000000
	ALGORITHM BIT[5:2]
		UEA1 VALUE 0x0
		UEA2 VALUE 0x1
		EEA1 VALUE 0x2
		EEA2 VALUE 0x3
		EEA3 VALUE 0x4
	DIRECTION BIT[0]
		UPLINK VALUE 0x0
		DOWNLINK VALUE 0x1

CIPHER_INIT_WORD1 ADDRESS 0x0014 RW
CIPHER_INIT_WORD1 RESET_VALUE 0x00000000
	KEYSTREAM_OFFSET BIT[18:0]

CIPHER_SETUP_WORD0 ADDRESS 0x0018 RW
CIPHER_SETUP_WORD0 RESET_VALUE 0x00000000
	BEARER BIT[4:0]

CIPHER_SETUP_WORD1 ADDRESS 0x001C RW
CIPHER_SETUP_WORD1 RESET_VALUE 0x00000000
	COUNT BIT[31:0]

CIPHER_DMA_CFG0 ADDRESS 0x0020 RW
CIPHER_DMA_CFG0 RESET_VALUE 0x00000000
	SRC_ENDIANNESS BIT[19]
		LITTLE_ENDIAN VALUE 0x0
		BIG_ENDIAN VALUE 0x1
	SRC_ADDR BIT[18:3]
	SRC_OFFSET BIT[2:0]

CIPHER_DMA_CFG1 ADDRESS 0x0024 RW
CIPHER_DMA_CFG1 RESET_VALUE 0x00000000
	DST_ENDIANNESS BIT[19]
		LITTLE_ENDIAN VALUE 0x0
		BIG_ENDIAN VALUE 0x1
	DST_ADDR BIT[18:3]
	DST_OFFSET BIT[2:0]

CIPHER_DMA_CFG2 ADDRESS 0x0028 RW
CIPHER_DMA_CFG2 RESET_VALUE 0x00000000
	DATA_LEN BIT[15:0]

CIPHER_RMW_WORD ADDRESS 0x002C RW
CIPHER_RMW_WORD RESET_VALUE 0x00000000
	DST_RMW BIT[31:0]

CIPHER_CMD_CTRL ADDRESS 0x0030 RW
CIPHER_CMD_CTRL RESET_VALUE 0x0000000B
	FLUSH_KS BIT[3]
	STREAM_DATA_EN BIT[2]
	MEM_DATA_EN BIT[1]
	KEYSTREAM_EN BIT[0]

CIPHER_TRIGGER ADDRESS 0x0034 W
CIPHER_TRIGGER RESET_VALUE 0x00000000
	TRIGGER BIT[0]

CIPHER_DEBUG_EN ADDRESS 0x0038 RW
CIPHER_DEBUG_EN RESET_VALUE 0x00000000
	DEBUG_EN BIT[0]

CIPHER_KS_VECTOR_WORD0 ADDRESS 0x003C RW
CIPHER_KS_VECTOR_WORD0 RESET_VALUE 0x00000000
	IV_WORD0 BIT[31:0]

CIPHER_KS_VECTOR_WORD1 ADDRESS 0x0040 RW
CIPHER_KS_VECTOR_WORD1 RESET_VALUE 0x00000000
	IV_WORD1 BIT[31:0]

CIPHER_KS_VECTOR_WORD2 ADDRESS 0x0044 RW
CIPHER_KS_VECTOR_WORD2 RESET_VALUE 0x00000000
	IV_WORD2 BIT[31:0]

CIPHER_KS_VECTOR_WORD3 ADDRESS 0x0048 RW
CIPHER_KS_VECTOR_WORD3 RESET_VALUE 0x00000000
	IV_WORD3 BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CCS.CIPHER_TOP.ENCRYPT (level 6)
----------------------------------------------------------------------------------------
encrypt MODULE OFFSET=MODEM_TOP+0x0161FF00 MAX=MODEM_TOP+0x0161FFFC APRE= SPRE= BPRE= ABPRE= FPRE=

ENCRYPT_ACC_RESET ADDRESS 0x0000 RW
ENCRYPT_ACC_RESET RESET_VALUE 0x00000000
	RESET BIT[0]
		ACTIVE VALUE 0x0
		RESET VALUE 0x1

ENCRYPT_ACC_CGC_CTL ADDRESS 0x0004 RW
ENCRYPT_ACC_CGC_CTL RESET_VALUE 0x00000000
	GEA_CGC_SW_EN BIT[3]
		CGC_OFF VALUE 0x0
		CGC_ON VALUE 0x1
	GEA_CGC_CTL BIT[2]
		HW_CGC VALUE 0x0
		SW_CGC VALUE 0x1
	A5_CGC_SW_EN BIT[1]
		CGC_OFF VALUE 0x0
		CGC_ON VALUE 0x1
	A5_CGC_CTL BIT[0]
		HW_CGC VALUE 0x0
		SW_CGC VALUE 0x1

ENCRYPT_ACC_CGC_STATUS ADDRESS 0x0008 R
ENCRYPT_ACC_CGC_STATUS RESET_VALUE 0x00000000
	GEA_CGC_CTL_STATUS BIT[3]
		HW_CGC VALUE 0x0
		SW_CGC VALUE 0x1
	GEA_CLK_STATUS BIT[2]
		CGC_OFF VALUE 0x0
		CGC_ON VALUE 0x1
	A5_CGC_CTL_STATUS BIT[1]
		HW_CGC VALUE 0x0
		SW_CGC VALUE 0x1
	A5_CLK_STATUS BIT[0]
		CGC_OFF VALUE 0x0
		CGC_ON VALUE 0x1

GEA_CONFIG_0 ADDRESS 0x000C RW
GEA_CONFIG_0 RESET_VALUE 0x00000000
	GEA12_BIG_ENDIAN BIT[13]
	GEA12_PREPEND_X_ZEROS BIT[12:8]
	GEA_DIRECTION_DATA_BIT BIT[7]
	GEA_SHIFT_INTO_MSB_ENA BIT[6]
	GEA12_KEY_STREAM_GEN_CMD BIT[5]
	GEA12_AUTOGEN_ENA BIT[4]
	GEA12_32OCTETS_MODE BIT[3]
	GEA_MODE BIT[2:1]
	GEA_TRIGGER BIT[0]

GEA_INPUT ADDRESS 0x0010 RW
GEA_INPUT RESET_VALUE 0x00000000
	FRAME_DEPENDENT_INPUT BIT[31:0]

GEA_KC_n(n):(0)-(1) ARRAY 0x00000014+0x4*n
GEA_KC_0 ADDRESS 0x0014 RW
GEA_KC_0 RESET_VALUE 0x00000000
	CIPHER_KEY BIT[31:0]

AMBA_KEY_STRM_WORDn_RD(n):(0)-(7) ARRAY 0x0000001C+0x4*n
AMBA_KEY_STRM_WORD0_RD ADDRESS 0x001C R
AMBA_KEY_STRM_WORD0_RD RESET_VALUE 0x00000000
	GEA12_KEYSTREAM BIT[31:0]

AMBA_KEY_STRM_STATUS ADDRESS 0x003C R
AMBA_KEY_STRM_STATUS RESET_VALUE 0x00000000
	GEA12_ACTIVE BIT[31]
	GEA12_STATUS BIT[7:0]

AFIVE_CONFIG_0 ADDRESS 0x0040 RW
AFIVE_CONFIG_0 RESET_VALUE 0x00000000
	CONTINUE_2NDBLK BIT[7]
	AFIVE12_DONE_MASK BIT[5]
	BLK_IDX_CFG BIT[4]
	BLK_SIZE_CFG BIT[3]
	AFIVE_MODE BIT[2:1]
	AFIVE_GO BIT[0]

AFIVE_INPUT ADDRESS 0x0044 RW
AFIVE_INPUT RESET_VALUE 0x00000000
	INPUT BIT[21:0]

AFIVE_KC_n(n):(0)-(1) ARRAY 0x00000048+0x4*n
AFIVE_KC_0 ADDRESS 0x0048 RW
AFIVE_KC_0 RESET_VALUE 0x00000000
	CIPHER_KEY BIT[31:0]

AFIVE_KEY_STRM_WORDn_RD(n):(0)-(10) ARRAY 0x00000050+0x4*n
AFIVE_KEY_STRM_WORD0_RD ADDRESS 0x0050 R
AFIVE_KEY_STRM_WORD0_RD RESET_VALUE 0x00000000
	KEY_STREAM_BLOCK BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CCS.CONTROL (level 5)
----------------------------------------------------------------------------------------
control MODULE OFFSET=MODEM_TOP+0x0161FC00 MAX=MODEM_TOP+0x0161FDFF APRE= SPRE= BPRE= ABPRE= FPRE=

CCS_MSTS ADDRESS 0x0000 R
CCS_MSTS RESET_VALUE 0x00000000
	LOCK BIT[2]
	SLEEPING BIT[1]
	SLEEPDEEP BIT[0]

CCS_MCTL ADDRESS 0x0004 RW
CCS_MCTL RESET_VALUE 0x00000000
	DSMODE BIT[6]
	DMAC_ENABLE BIT[5:2]
	MON_ENABLE BIT[1]
	MP_ENABLE BIT[0]

CCS_IPC ADDRESS 0x0008 C
CCS_IPC RESET_VALUE 0x00000000
	CCS11 BIT[15]
	CCS10 BIT[14]
	CCS9 BIT[13]
	CCS8 BIT[12]
	CCS7 BIT[11]
	CCS6 BIT[10]
	CCS5 BIT[9]
	CCS4 BIT[8]
	CCS3 BIT[7]
	CCS2 BIT[6]
	CCS1 BIT[5]
	CCS0 BIT[4]
	FW3 BIT[3]
	FW2 BIT[2]
	FW1 BIT[1]
	FW0 BIT[0]

CCS_PIC0MSK ADDRESS 0x000C RW
CCS_PIC0MSK RESET_VALUE 0x00000000
	MSK BIT[31:0]

CCS_PIC0STS ADDRESS 0x0010 RW
CCS_PIC0STS RESET_VALUE 0x00000000
	PIC0_MERGE BIT[31]
	MON0 BIT[25]
	VPE0_GP3 BIT[24]
	VPE0_GP2 BIT[23]
	VPE3_GP3 BIT[22]
	VPE3_GP2 BIT[21]
	VPE2_GP3 BIT[20]
	VPE2_GP2 BIT[19]
	VPE1_GP3 BIT[18]
	VPE1_GP2 BIT[17]
	MCDMA3_DONE BIT[16]
	MCDMA2_DONE BIT[15]
	MCDMA1_DONE BIT[14]
	MCDMA0_DONE BIT[13]
	DEMB0_LTE_DESCR_DONE BIT[12]
	DEMB0_LTE_CCH_DEINT_DONE BIT[11]
	DEMB0_LTE_SCH_DEINT_DONE BIT[10]
	DEMB0_LTE_PDSCH_REENCODE_DONE BIT[9]
	DEMB0_LTE_PBCH_REENCODE_DONE BIT[8]
	TDEC0_CBLK_PING_DONE BIT[7]
	TDEC0_CBLK_PING_CRCPASS BIT[6]
	TDEC0_TRBLK_PING_DONE BIT[5]
	TDEC0_TRBLK_PING_CRCPASS BIT[4]
	TDEC0_CBLK_PONG_DONE BIT[3]
	TDEC0_CBLK_PONG_CRCPASS BIT[2]
	TDEC0_TRBLK_PONG_DONE BIT[1]
	TDEC0_TRBLK_PONG_CRCPASS BIT[0]

CCS_PIC1MSK ADDRESS 0x0014 RW
CCS_PIC1MSK RESET_VALUE 0x00000000
	MSK BIT[15:0]

CCS_PIC1STS ADDRESS 0x0018 RW
CCS_PIC1STS RESET_VALUE 0x00000000
	DEMB0_UMTS_HS_AE_DONE BIT[15]
	DEMB0_UMTS_HS_DRM2_DONE BIT[14]
	DEMB0_UMTS_HS_DECIB_RDY BIT[13]
	DEMB0_UMTS_NHS_DRM_DONE BIT[12]
	DEMB0_UMTS_NHS_DECIB_RDY BIT[11]
	DEMB0_UMTS_NHS_SVD_DONE BIT[10]
	DEMB0_TDS_HS_DRM2_DONE BIT[9]
	DEMB0_TDS_HS_DECIB_RDY BIT[8]
	DEMB0_TDS_HS_CCH_DONE BIT[7]
	DEMB0_TDS_NHS_DRM_DONE BIT[6]
	DEMB0_TDS_NHS_DECIB_RDY BIT[5]
	DEMB0_TDS_NHS_SVD_DONE BIT[4]
	DEMB0_TDS_NHS_WCB_RDY BIT[3]
	DEMB0_SVD_DONE BIT[2]
	DEMB0_SVD_CCH_CRCPASS BIT[1]
	DEMB0_HDR_DECIB_RDY BIT[0]

CCS_PIC2MSK ADDRESS 0x001C RW
CCS_PIC2MSK RESET_VALUE 0x00000000
	MSK BIT[31:0]

CCS_PIC2STS ADDRESS 0x0020 RW
CCS_PIC2STS RESET_VALUE 0x00000000
	PIC2_MERGE BIT[31]
	MON1 BIT[25]
	VPE0_GP3 BIT[24]
	VPE0_GP2 BIT[23]
	VPE3_GP3 BIT[22]
	VPE3_GP2 BIT[21]
	VPE2_GP3 BIT[20]
	VPE2_GP2 BIT[19]
	VPE1_GP3 BIT[18]
	VPE1_GP2 BIT[17]
	MCDMA3_DONE BIT[16]
	MCDMA2_DONE BIT[15]
	MCDMA1_DONE BIT[14]
	MCDMA0_DONE BIT[13]
	DEMB1_LTE_DESCR_DONE BIT[12]
	DEMB1_LTE_CCH_DEINT_DONE BIT[11]
	DEMB1_LTE_SCH_DEINT_DONE BIT[10]
	DEMB1_LTE_PDSCH_REENCODE_DONE BIT[9]
	DEMB1_LTE_PBCH_REENCODE_DONE BIT[8]
	TDEC1_CBLK_PING_DONE BIT[7]
	TDEC1_CBLK_PING_CRCPASS BIT[6]
	TDEC1_TRBLK_PING_DONE BIT[5]
	TDEC1_TRBLK_PING_CRCPASS BIT[4]
	TDEC1_CBLK_PONG_DONE BIT[3]
	TDEC1_CBLK_PONG_CRCPASS BIT[2]
	TDEC1_TRBLK_PONG_DONE BIT[1]
	TDEC1_TRBLK_PONG_CRCPASS BIT[0]

CCS_PIC3MSK ADDRESS 0x0024 RW
CCS_PIC3MSK RESET_VALUE 0x00000000
	MSK BIT[15:0]

CCS_PIC3STS ADDRESS 0x0028 RW
CCS_PIC3STS RESET_VALUE 0x00000000
	DEMB1_UMTS_HS_AE_DONE BIT[15]
	DEMB1_UMTS_HS_DRM2_DONE BIT[14]
	DEMB1_UMTS_HS_DECIB_RDY BIT[13]
	DEMB1_UMTS_NHS_DRM_DONE BIT[12]
	DEMB1_UMTS_NHS_DECIB_RDY BIT[11]
	DEMB1_UMTS_NHS_SVD_DONE BIT[10]
	DEMB1_TDS_HS_DRM2_DONE BIT[9]
	DEMB1_TDS_HS_DECIB_RDY BIT[8]
	DEMB1_TDS_HS_CCH_DONE BIT[7]
	DEMB1_TDS_NHS_DRM_DONE BIT[6]
	DEMB1_TDS_NHS_DECIB_RDY BIT[5]
	DEMB1_TDS_NHS_SVD_DONE BIT[4]
	DEMB1_TDS_NHS_WCB_RDY BIT[3]
	DEMB1_SVD_DONE BIT[2]
	DEMB1_SVD_CCH_CRCPASS BIT[1]
	DEMB1_HDR_DECIB_RDY BIT[0]

CCS_PIC4MSK ADDRESS 0x002C RW
CCS_PIC4MSK RESET_VALUE 0x00000000
	MSK BIT[21:0]

CCS_PIC4STS ADDRESS 0x0030 RW
CCS_PIC4STS RESET_VALUE 0x00000000
	MON3 BIT[21]
	MON2 BIT[20]
	MCDMA10_DONE BIT[19]
	MCDMA9_DONE BIT[18]
	MCDMA8_DONE BIT[17]
	MCDMA3_DONE BIT[16]
	MCDMA2_DONE BIT[15]
	MCDMA1_DONE BIT[14]
	MCDMA0_DONE BIT[13]
	MCDMA7_DONE BIT[12]
	MCDMA6_DONE BIT[11]
	MCDMA5_DONE BIT[10]
	MCDMA4_DONE BIT[9]
	CIPHER_DONE BIT[8]
	DMAC3_DONE BIT[7]
	DMAC2_DONE BIT[6]
	DMAC1_DONE BIT[5]
	DMAC0_DONE BIT[4]
	FW3 BIT[3]
	FW2 BIT[2]
	FW1 BIT[1]
	FW0 BIT[0]

CCS_PIT ADDRESS 0x0034 R
CCS_PIT RESET_VALUE 0x00000000
	MON3_ACT BIT[3]
	MON2_ACT BIT[2]
	MON1_ACT BIT[1]
	MON0_ACT BIT[0]

CCS_UTIME ADDRESS 0x0038 R
CCS_UTIME RESET_VALUE 0x00000000
	UTIME BIT[21:0]

CCS_MONn(n):(0)-(3) ARRAY 0x0000003C+0x4*n
CCS_MON0 ADDRESS 0x003C RW
CCS_MON0 RESET_VALUE 0x00000000
	DISARM BIT[15]
	MONVAL BIT[14:1]

CCS_DMAC ADDRESS 0x004C R
CCS_DMAC RESET_VALUE 0x00000000
	CH3_ACT BIT[3]
	CH2_ACT BIT[2]
	CH1_ACT BIT[1]
	CH0_ACT BIT[0]

CCS_DMACnSRC(n):(0)-(3) ARRAY 0x00000050+0x10*n
CCS_DMAC0SRC ADDRESS 0x0050 RW
CCS_DMAC0SRC RESET_VALUE 0x00000000
	SRC BIT[31:0]

CCS_DMACnDST(n):(0)-(3) ARRAY 0x00000054+0x10*n
CCS_DMAC0DST ADDRESS 0x0054 RW
CCS_DMAC0DST RESET_VALUE 0x00000000
	DST BIT[23:2]

CCS_DMACnLNK(n):(0)-(3) ARRAY 0x00000058+0x10*n
CCS_DMAC0LNK ADDRESS 0x0058 RW
CCS_DMAC0LNK RESET_VALUE 0x00000000
	WRTCUR BIT[24]
	LNK BIT[23:2]

CCS_DMACnCTL(n):(0)-(3) ARRAY 0x0000005C+0x10*n
CCS_DMAC0CTL ADDRESS 0x005C RW
CCS_DMAC0CTL RESET_VALUE 0x00000000
	EVTDONE BIT[30]
	WRTBACK BIT[28]
	FRZDST BIT[27]
	FRZSRC BIT[26]
	DATSRC BIT[25]
	WB4EXE BIT[24]
	WAITON BIT[20:16]
		NO_WAIT0 VALUE 0x00
		MON0_NOTACT VALUE 0x01
		MON1_NOTACT VALUE 0x02
		MON2_NOTACT VALUE 0x03
		MON3_NOTACT VALUE 0x04
		DMAC0_NOTACT VALUE 0x05
		DMAC1_NOTACT VALUE 0x06
		DMAC2_NOTACT VALUE 0x07
		DMAC3_NOTACT VALUE 0x08
		MCDMA0_DONE VALUE 0x09
		MCDMA1_DONE VALUE 0x0A
		MCDMA2_DONE VALUE 0x0B
		MCDMA3_DONE VALUE 0x0C
		MCDMA4_DONE VALUE 0x0D
		MCDMA5_DONE VALUE 0x0E
		MCDMA6_DONE VALUE 0x0F
		CIPHER_DONE VALUE 0x10
		NO_WAIT1 VALUE 0x11
		NO_WAIT2 VALUE 0x12
		NO_WAIT3 VALUE 0x13
		NO_WAIT4 VALUE 0x14
		NO_WAIT5 VALUE 0x15
		NO_WAIT6 VALUE 0x16
		NO_WAIT7 VALUE 0x17
		NO_WAIT8 VALUE 0x18
		NO_WAIT9 VALUE 0x19
		NO_WAIT10 VALUE 0x1A
		NO_WAIT11 VALUE 0x1B
		NO_WAIT12 VALUE 0x1C
		NO_WAIT13 VALUE 0x1D
		NO_WAIT14 VALUE 0x1E
		NO_WAIT15 VALUE 0x1F
	XLEN BIT[13:2]

CCS_DEMBACK_PWRUP ADDRESS 0x0090 RW
CCS_DEMBACK_PWRUP RESET_VALUE 0x00000000
	TDEC1 BIT[3]
		OFF VALUE 0x0
		ON VALUE 0x1
	DEMBACK1 BIT[2]
		OFF VALUE 0x0
		ON VALUE 0x1
	TDEC0 BIT[1]
		OFF VALUE 0x0
		ON VALUE 0x1
	DEMBACK0 BIT[0]
		OFF VALUE 0x0
		ON VALUE 0x1

CCS_DEMBACK_PWRON ADDRESS 0x0094 R
CCS_DEMBACK_PWRON RESET_VALUE 0x00000000
	TDEC1 BIT[3]
	DEMBACK1 BIT[2]
	TDEC0 BIT[1]
	DEMBACK0 BIT[0]

CCS_PIC0MRG ADDRESS 0x0098 RW
CCS_PIC0MRG RESET_VALUE 0x00000000
	MON0 BIT[25]
	VPE0_GP3 BIT[24]
	VPE0_GP2 BIT[23]
	VPE3_GP3 BIT[22]
	VPE3_GP2 BIT[21]
	VPE2_GP3 BIT[20]
	VPE2_GP2 BIT[19]
	VPE1_GP3 BIT[18]
	VPE1_GP2 BIT[17]
	MCDMA3_DONE BIT[16]
	MCDMA2_DONE BIT[15]
	MCDMA1_DONE BIT[14]
	MCDMA0_DONE BIT[13]
	DEMB0_LTE_DESCR_DONE BIT[12]
	DEMB0_LTE_CCH_DEINT_DONE BIT[11]
	DEMB0_LTE_SCH_DEINT_DONE BIT[10]
	DEMB0_LTE_PDSCH_REENCODE_DONE BIT[9]
	DEMB0_LTE_PBCH_REENCODE_DONE BIT[8]
	TDEC0_CBLK_PING_DONE BIT[7]
	TDEC0_CBLK_PING_CRCPASS BIT[6]
	TDEC0_TRBLK_PING_DONE BIT[5]
	TDEC0_TRBLK_PING_CRCPASS BIT[4]
	TDEC0_CBLK_PONG_DONE BIT[3]
	TDEC0_CBLK_PONG_CRCPASS BIT[2]
	TDEC0_TRBLK_PONG_DONE BIT[1]
	TDEC0_TRBLK_PONG_CRCPASS BIT[0]

CCS_PIC2MRG ADDRESS 0x009C RW
CCS_PIC2MRG RESET_VALUE 0x00000000
	MON1 BIT[25]
	VPE0_GP3 BIT[24]
	VPE0_GP2 BIT[23]
	VPE3_GP3 BIT[22]
	VPE3_GP2 BIT[21]
	VPE2_GP3 BIT[20]
	VPE2_GP2 BIT[19]
	VPE1_GP3 BIT[18]
	VPE1_GP2 BIT[17]
	MCDMA3_DONE BIT[16]
	MCDMA2_DONE BIT[15]
	MCDMA1_DONE BIT[14]
	MCDMA0_DONE BIT[13]
	DEMB1_LTE_DESCR_DONE BIT[12]
	DEMB1_LTE_CCH_DEINT_DONE BIT[11]
	DEMB1_LTE_SCH_DEINT_DONE BIT[10]
	DEMB1_LTE_PDSCH_REENCODE_DONE BIT[9]
	DEMB1_LTE_PBCH_REENCODE_DONE BIT[8]
	TDEC1_CBLK_PING_DONE BIT[7]
	TDEC1_CBLK_PING_CRCPASS BIT[6]
	TDEC1_TRBLK_PING_DONE BIT[5]
	TDEC1_TRBLK_PING_CRCPASS BIT[4]
	TDEC1_CBLK_PONG_DONE BIT[3]
	TDEC1_CBLK_PONG_CRCPASS BIT[2]
	TDEC1_TRBLK_PONG_DONE BIT[1]
	TDEC1_TRBLK_PONG_CRCPASS BIT[0]

CCS_CLUSTER_SEL ADDRESS 0x00A0 RW
CCS_CLUSTER_SEL RESET_VALUE 0x00000003
	CLUSTER_SEL BIT[1:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CCS.CPMEM (level 5)
----------------------------------------------------------------------------------------
cpmem MODULE OFFSET=MODEM_TOP+0x0161F800 MAX=MODEM_TOP+0x0161FBFF APRE= SPRE= BPRE= ABPRE= FPRE=

CPMEM_MIN ADDRESS 0x0000 W
CPMEM_MIN RESET_VALUE 0x00000000
	Z BIT[31:0]

CPMEM_MAX ADDRESS 0x03FC W
CPMEM_MAX RESET_VALUE 0x00000000
	Z BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CCS.CCS_PDMEM (level 5)
----------------------------------------------------------------------------------------
ccs_pdmem MODULE OFFSET=MODEM_TOP+0x01600000 MAX=MODEM_TOP+0x0160FFFF APRE= SPRE= BPRE= ABPRE= FPRE=

PDMEM_MIN ADDRESS 0x0000 RW
PDMEM_MIN RESET_VALUE 0x00000000
	Z BIT[31:0]

PDMEM_MAX ADDRESS 0xFFFC RW
PDMEM_MAX RESET_VALUE 0x00000000
	Z BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.MTC_TOP (level 4)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.MTC_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

mtc_top MODULE OFFSET=MODEM_TOP+0x01620000 MAX=MODEM_TOP+0x0162FFFF APRE= SPRE= BPRE= ABPRE= FPRE=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.MTC_TOP.MCDMA (level 5)
----------------------------------------------------------------------------------------
mcdma MODULE OFFSET=MODEM_TOP+0x01620400 MAX=MODEM_TOP+0x016207FF APRE= SPRE= BPRE= ABPRE= FPRE=

MCDMA_RESET ADDRESS 0x0000 C
MCDMA_RESET RESET_VALUE 0x00000000
	RESET BIT[0]

MCDMA_ENABLE ADDRESS 0x0004 RW
MCDMA_ENABLE RESET_VALUE 0x00000000
	EN BIT[0]

MCDMA_LOG_CH_BUSY ADDRESS 0x0008 R
MCDMA_LOG_CH_BUSY RESET_VALUE 0x00000000
	SW_CH9 BIT[14]
	SW_CH8 BIT[13]
	SW_CH7 BIT[12]
	SW_CH6 BIT[11]
	SW_CH5 BIT[10]
	SW_CH4 BIT[9]
	SW_CH3 BIT[8]
	SW_CH2 BIT[7]
	SW_CH1 BIT[6]
	SW_CH0 BIT[5]
	HW_CH3 BIT[3]
	HW_CH2 BIT[2]
	HW_CH1 BIT[1]
	HW_CH0 BIT[0]

MCDMA_LOG_HW_CHn_SYNC(n):(0)-(3) ARRAY 0x0000000C+0x4*n
MCDMA_LOG_HW_CH0_SYNC ADDRESS 0x000C C
MCDMA_LOG_HW_CH0_SYNC RESET_VALUE 0x00000000
	SYNC BIT[0]

MCDMA_LOG_HW_CHn_CTL(n):(0)-(3) ARRAY 0x00000024+0x4*n
MCDMA_LOG_HW_CH0_CTL ADDRESS 0x0024 RW
MCDMA_LOG_HW_CH0_CTL RESET_VALUE 0x00000000
	PRI BIT[5:4]
	WT BIT[3:0]

MCDMA_LOG_SW_CHn_RESET(n):(0)-(9) ARRAY 0x00000040+0x4*n
MCDMA_LOG_SW_CH0_RESET ADDRESS 0x0040 C
MCDMA_LOG_SW_CH0_RESET RESET_VALUE 0x00000000
	RESET BIT[0]

MCDMA_LOG_SW_CHn_CTL(n):(0)-(9) ARRAY 0x00000068+0x4*n
MCDMA_LOG_SW_CH0_CTL ADDRESS 0x0068 RW
MCDMA_LOG_SW_CH0_CTL RESET_VALUE 0x00000000
	PRI BIT[5:4]
	WT BIT[3:0]

MCDMA_PHY_CH_CTL ADDRESS 0x0094 RW
MCDMA_PHY_CH_CTL RESET_VALUE 0x00000000
	OTX_CTL BIT[3:2]
	BUF_CTL BIT[1:0]

MCDMA_LOG_HW_CHn_DBG(n):(0)-(3) ARRAY 0x00000098+0x4*n
MCDMA_LOG_HW_CH0_DBG ADDRESS 0x0098 R
MCDMA_LOG_HW_CH0_DBG RESET_VALUE 0x00000000
	STATUS BIT[31:0]

MCDMA_LOG_SW_CHn_DBG(n):(0)-(9) ARRAY 0x000000B0+0x4*n
MCDMA_LOG_SW_CH0_DBG ADDRESS 0x00B0 R
MCDMA_LOG_SW_CH0_DBG RESET_VALUE 0x00000000
	STATUS BIT[31:0]

MCDMA_PHY_CH_DBG ADDRESS 0x00DC R
MCDMA_PHY_CH_DBG RESET_VALUE 0x00000000
	STATUS BIT[31:0]

MCDMA_VBUF_CFG_DBG ADDRESS 0x00E0 C
MCDMA_VBUF_CFG_DBG RESET_VALUE 0x00000000
	VBUF_RD BIT[0]

MCDMA_VBUF_CFG_SEL ADDRESS 0x00E4 RW
MCDMA_VBUF_CFG_SEL RESET_VALUE 0x00000000
	VBUF_SEL BIT[2:0]

MCDMA_VBUF_CFG_RD0 ADDRESS 0x00E8 R
MCDMA_VBUF_CFG_RD0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	VBUF_LEN BIT[30:15]
	MIN_BANK BIT[14:12]
	MAX_BANK BIT[11:9]
	INIT_BANK BIT[8:6]
	Q_SIZE BIT[5:2]
	DATA_MODE BIT[1:0]

MCDMA_VBUF_CFG_RD1 ADDRESS 0x00EC R
MCDMA_VBUF_CFG_RD1 RESET_VALUE 0x00000000
	START_LINE BIT[15:3]
	RD_BUSY BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.MTC_TOP.A2 (level 5)
----------------------------------------------------------------------------------------
a2 MODULE OFFSET=MODEM_TOP+0x01620800 MAX=MODEM_TOP+0x01620BFF APRE= SPRE= BPRE= ABPRE= FPRE=

A2_SW_RESET_THRD ADDRESS 0x0000 C
A2_SW_RESET_THRD RESET_VALUE 0x00000000
	SW_RESET_DTRBLK BIT[7:6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SW_RESET_THRD BIT[5:0]
		DISABLE VALUE 0x00
		ENABLE VALUE 0x01

A2_TASKn_EN(n):(0)-(5) ARRAY 0x00000008+0x4*n
A2_TASK0_EN ADDRESS 0x0008 RW
A2_TASK0_EN RESET_VALUE 0x00000000
	ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_TASKn_WR_PTR(n):(0)-(5) ARRAY 0x00000020+0x4*n
A2_TASK0_WR_PTR ADDRESS 0x0020 RW
A2_TASK0_WR_PTR RESET_VALUE 0x00000000
	WR_PTR BIT[19:0]

A2_TASKn_RD_PTR(n):(0)-(5) ARRAY 0x00000038+0x4*n
A2_TASK0_RD_PTR ADDRESS 0x0038 R
A2_TASK0_RD_PTR RESET_VALUE 0x00000000
	RD_PTR BIT[31:0]

A2_TASKn_RD_PTR_INIT(n):(0)-(5) ARRAY 0x00000050+0x4*n
A2_TASK0_RD_PTR_INIT ADDRESS 0x0050 RW
A2_TASK0_RD_PTR_INIT RESET_VALUE 0x00000000
	ADDR BIT[19:0]

A2_TASKn_RD_PTR_INIT_EN(n):(0)-(5) ARRAY 0x00000068+0x4*n
A2_TASK0_RD_PTR_INIT_EN ADDRESS 0x0068 C
A2_TASK0_RD_PTR_INIT_EN RESET_VALUE 0x00000000
	EN BIT[0]

A2_QUEUE_UPPER_ADDR ADDRESS 0x0080 RW
A2_QUEUE_UPPER_ADDR RESET_VALUE 0x00000000
	ADDR BIT[11:0]

A2_STATUSn_WR_EN(n):(0)-(5) ARRAY 0x00000084+0x4*n
A2_STATUS0_WR_EN ADDRESS 0x0084 RW
A2_STATUS0_WR_EN RESET_VALUE 0x00000000
	ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_STATUSn_WR_START(n):(0)-(5) ARRAY 0x0000009C+0x4*n
A2_STATUS0_WR_START ADDRESS 0x009C RW
A2_STATUS0_WR_START RESET_VALUE 0x00000000
	ADDR BIT[19:0]

A2_STATUSn_WR_END(n):(0)-(5) ARRAY 0x000000B4+0x4*n
A2_STATUS0_WR_END ADDRESS 0x00B4 RW
A2_STATUS0_WR_END RESET_VALUE 0x00000000
	ADDR BIT[19:0]

A2_STATUSn_WR_PTR_INIT(n):(0)-(5) ARRAY 0x000000CC+0x4*n
A2_STATUS0_WR_PTR_INIT ADDRESS 0x00CC RW
A2_STATUS0_WR_PTR_INIT RESET_VALUE 0x00000000
	ADDR BIT[19:0]

A2_STATUSn_WR_PTR_INIT_EN(n):(0)-(5) ARRAY 0x000000E4+0x4*n
A2_STATUS0_WR_PTR_INIT_EN ADDRESS 0x00E4 C
A2_STATUS0_WR_PTR_INIT_EN RESET_VALUE 0x00000000
	EN BIT[0]
		COMMIT_STATUS_WR_PTR_INIT VALUE 0x1

A2_STATUSn_WR_PTR_CURRENT(n):(0)-(5) ARRAY 0x000000FC+0x4*n
A2_STATUS0_WR_PTR_CURRENT ADDRESS 0x00FC R
A2_STATUS0_WR_PTR_CURRENT RESET_VALUE 0x00000000
	ADDR BIT[31:0]

A2_STATUSn_WR_PTR(n):(0)-(5) ARRAY 0x00000114+0x4*n
A2_STATUS0_WR_PTR ADDRESS 0x0114 R
A2_STATUS0_WR_PTR RESET_VALUE 0x00000000
	ADDR BIT[31:0]

A2_STATUSn_RD_PTR(n):(0)-(5) ARRAY 0x00000304+0x4*n
A2_STATUS0_RD_PTR ADDRESS 0x0304 RW
A2_STATUS0_RD_PTR RESET_VALUE 0x00000000
	ADDR BIT[19:0]

A2_FRAGn_THRESHOLD(n):(0)-(1) ARRAY 0x0000012C+0x4*n
A2_FRAG0_THRESHOLD ADDRESS 0x012C RW
A2_FRAG0_THRESHOLD RESET_VALUE 0x00000000
	FRAG_PACK BIT[31]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	STOP_PER BIT[30:16]
	SEND_IRQ BIT[15:1]
	EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_FRAGn_REFILL_EN(n):(0)-(1) ARRAY 0x00000134+0x4*n
A2_FRAG0_REFILL_EN ADDRESS 0x0134 C
A2_FRAG0_REFILL_EN RESET_VALUE 0x00000000
	EN BIT[0]
		ENABLE VALUE 0x1

A2_FRAGn_LEN(n):(0)-(1) ARRAY 0x0000013C+0x4*n
A2_FRAG0_LEN ADDRESS 0x013C R
A2_FRAG0_LEN RESET_VALUE 0x00000000
	LEN BIT[11:0]

A2_FRAGn_QUEUE_END_ADDR(n):(0)-(1) ARRAY 0x00000144+0x4*n
A2_FRAG0_QUEUE_END_ADDR ADDRESS 0x0144 RW
A2_FRAG0_QUEUE_END_ADDR RESET_VALUE 0x00000000
	ADDR BIT[11:0]

A2_FRAGn_PTR(n):(0)-(1) ARRAY 0x0000014C+0x4*n
A2_FRAG0_PTR ADDRESS 0x014C R
A2_FRAG0_PTR RESET_VALUE 0x00000000
	PTR BIT[31:0]

A2_FRAG_CACHE_LINE ADDRESS 0x0154 RW
A2_FRAG_CACHE_LINE RESET_VALUE 0x00000000
	SIZE BIT[7:0]

A2_FRAG_CACHE_LINE_MASK ADDRESS 0x0158 RW
A2_FRAG_CACHE_LINE_MASK RESET_VALUE 0x00000000
	MASK BIT[7:0]

A2_FRAGn_TRANSFER_LEN(n):(0)-(1) ARRAY 0x0000015C+0x4*n
A2_FRAG0_TRANSFER_LEN ADDRESS 0x015C RW
A2_FRAG0_TRANSFER_LEN RESET_VALUE 0x00000000
	TRANSFER_LEN BIT[11:0]

A2_FRAGn_HDR_LEN(n):(0)-(1) ARRAY 0x00000164+0x4*n
A2_FRAG0_HDR_LEN ADDRESS 0x0164 RW
A2_FRAG0_HDR_LEN RESET_VALUE 0x00000000
	HDR_LEN BIT[6:0]

A2_FRAGn_QUEUE_START_ADDR(n):(0)-(1) ARRAY 0x0000016C+0x4*n
A2_FRAG0_QUEUE_START_ADDR ADDRESS 0x016C RW
A2_FRAG0_QUEUE_START_ADDR RESET_VALUE 0x00000000
	ADDR BIT[11:0]

A2_FRAGn_QUEUE_WR_PTR(n):(0)-(1) ARRAY 0x00000174+0x4*n
A2_FRAG0_QUEUE_WR_PTR ADDRESS 0x0174 RW
A2_FRAG0_QUEUE_WR_PTR RESET_VALUE 0x00000000
	WR_PTR BIT[11:0]

A2_FRAGn_QUEUE_RD_PTR(n):(0)-(1) ARRAY 0x0000017C+0x4*n
A2_FRAG0_QUEUE_RD_PTR ADDRESS 0x017C R
A2_FRAG0_QUEUE_RD_PTR RESET_VALUE 0x00000000
	RD_PTR BIT[11:0]

A2_FRAGn_RD_PTR_INIT_EN(n):(0)-(1) ARRAY 0x00000184+0x4*n
A2_FRAG0_RD_PTR_INIT_EN ADDRESS 0x0184 C
A2_FRAG0_RD_PTR_INIT_EN RESET_VALUE 0x00000000
	EN BIT[0]

A2_TIMERn_CFG(n):(0)-(3) ARRAY 0x0000018C+0x4*n
A2_TIMER0_CFG ADDRESS 0x018C RW
A2_TIMER0_CFG RESET_VALUE 0x00000000
	IRQ_GATE_SEL BIT[4:2]
		THREAD0 VALUE 0x0
		THREAD1 VALUE 0x1
		THREAD2 VALUE 0x2
		THREAD3 VALUE 0x3
		THREAD4 VALUE 0x4
		THREAD5 VALUE 0x5
	IRQ_GATE BIT[1]
		IRQ_GATE_DISABLE VALUE 0x0
		IRQ_GATE_ENABLE VALUE 0x1
	ENABLE BIT[0]
		DISABLE_TMR VALUE 0x0
		ENABLE_TMR VALUE 0x1

A2_TIMERn_CMD(n):(0)-(3) ARRAY 0x0000019C+0x4*n
A2_TIMER0_CMD ADDRESS 0x019C C
A2_TIMER0_CMD RESET_VALUE 0x00000000
	START BIT[0]
		NO_ACTION VALUE 0x0
		IMMEDIATE_ACTION VALUE 0x1

A2_TIMERn_PERIOD(n):(0)-(3) ARRAY 0x000001AC+0x4*n
A2_TIMER0_PERIOD ADDRESS 0x01AC RW
A2_TIMER0_PERIOD RESET_VALUE 0x00000000
	PERIOD BIT[21:0]

A2_TIMERn_STATUS(n):(0)-(3) ARRAY 0x000001BC+0x4*n
A2_TIMER0_STATUS ADDRESS 0x01BC R
A2_TIMER0_STATUS RESET_VALUE 0x00000000
	TIME BIT[21:0]

A2_DL_PHY_DEC_TRBLK_THRESHOLD ADDRESS 0x01CC RW
A2_DL_PHY_DEC_TRBLK_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[14:0]

A2_DL_PHY_CFG ADDRESS 0x01D0 RW
A2_DL_PHY_CFG RESET_VALUE 0x00000000
	DL_PHY_HW_STRM_ID BIT[4:0]

A2_DL_PHY_1_DEC_TRBLK_THRESHOLD ADDRESS 0x01D4 RW
A2_DL_PHY_1_DEC_TRBLK_THRESHOLD RESET_VALUE 0x00000000
	THRESHOLD BIT[14:0]

A2_DL_PHY_1_CFG ADDRESS 0x01D8 RW
A2_DL_PHY_1_CFG RESET_VALUE 0x00000000
	DL_PHY_HW_STRM_ID BIT[4:0]

A2_HW_THRD_EN ADDRESS 0x01DC RW
A2_HW_THRD_EN RESET_VALUE 0x00000000
	LTE_DL_PHY_1_HW_THRD_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LTE_DL_PHY_HW_THRD_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_UL_PHY_CFG ADDRESS 0x01E0 RW
A2_UL_PHY_CFG RESET_VALUE 0x00000000
	UL_PHY_LATE_RANGE BIT[6:0]

A2_UL_PHY_1_CFG ADDRESS 0x01E4 RW
A2_UL_PHY_1_CFG RESET_VALUE 0x00000000
	UL_PHY_LATE_RANGE BIT[6:0]

A2_LTE_DLPHY_CMD_ADDR ADDRESS 0x01E8 RW
A2_LTE_DLPHY_CMD_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0]

A2_LTE_DLPHY_1_CMD_ADDR ADDRESS 0x01EC RW
A2_LTE_DLPHY_1_CMD_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0]

A2_MCDMA_DMA_IN_ADDR ADDRESS 0x01F0 RW
A2_MCDMA_DMA_IN_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0]

A2_MCDMA_DMA_OUT_ADDR ADDRESS 0x01F4 RW
A2_MCDMA_DMA_OUT_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0]

A2_MCDMA_TASK_ADDR ADDRESS 0x01F8 RW
A2_MCDMA_TASK_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0]

A2_MCDMA_OST_BRST ADDRESS 0x0204 RW
A2_MCDMA_OST_BRST RESET_VALUE 0x00000000
	CH3 BIT[14:12]
	CH2 BIT[10:8]
	CH1 BIT[6:4]
	CH0 BIT[2:0]

A2_MCDMA_MAX_BRST_SIZE ADDRESS 0x0208 RW
A2_MCDMA_MAX_BRST_SIZE RESET_VALUE 0x00000000
	CH3 BIT[13:12]
	CH2 BIT[9:8]
	CH1 BIT[5:4]
	CH0 BIT[1:0]

A2_HW_CLK_CTL ADDRESS 0x020C RW
A2_HW_CLK_CTL RESET_VALUE 0x00000000
	CIPH_CLK_HW_EN BIT[1]
		SW VALUE 0x0
		HW VALUE 0x1
	SHRD_CLK_HW_EN BIT[0]
		SW VALUE 0x0
		HW VALUE 0x1

A2_CLK_EN_CTL ADDRESS 0x0210 RW
A2_CLK_EN_CTL RESET_VALUE 0x00000000
	CIPH_CLK_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SHRD_CLK_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

A2_CLK_STATUS ADDRESS 0x0214 R
A2_CLK_STATUS RESET_VALUE 0x00000003
	CIPH_CLK_HALT BIT[1]
		ENABLE VALUE 0x0
		HALT VALUE 0x1
	SHRD_CLK_HALT BIT[0]
		ENABLE VALUE 0x0
		HALT VALUE 0x1

A2_DBG_LINK_RDn(n):(0)-(11) ARRAY 0x00000218+0x4*n
A2_DBG_LINK_RD0 ADDRESS 0x0218 R
A2_DBG_LINK_RD0 RESET_VALUE 0x00000000
	LINK BIT[31:0]

A2_DBG_FRAGn_LEN(n):(0)-(5) ARRAY 0x00000248+0x4*n
A2_DBG_FRAG0_LEN ADDRESS 0x0248 R
A2_DBG_FRAG0_LEN RESET_VALUE 0x00000000
	FRAG_NEW BIT[19]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FRAG_AVAIL BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FRAG_LEN BIT[17:0]

A2_DBG_FRAGn_ADDR_CUR(n):(0)-(5) ARRAY 0x00000260+0x4*n
A2_DBG_FRAG0_ADDR_CUR ADDRESS 0x0260 R
A2_DBG_FRAG0_ADDR_CUR RESET_VALUE 0x00000000
	FRAG_ADDR_CUR BIT[31:0]

A2_DBG_FRAGn_ADDR_NXT(n):(0)-(5) ARRAY 0x00000278+0x4*n
A2_DBG_FRAG0_ADDR_NXT ADDRESS 0x0278 R
A2_DBG_FRAG0_ADDR_NXT RESET_VALUE 0x00000000
	FRAG_ADDR_NXT BIT[31:0]

A2_DBG_FRAGn_PTR(n):(0)-(5) ARRAY 0x00000290+0x4*n
A2_DBG_FRAG0_PTR ADDRESS 0x0290 R
A2_DBG_FRAG0_PTR RESET_VALUE 0x00000000
	FRAG_PTR BIT[31:0]

A2_DBG_TRBLK_LENGTH ADDRESS 0x02A8 RW
A2_DBG_TRBLK_LENGTH RESET_VALUE 0x00000000
	LENGTH BIT[17:0]

A2_DBG_TRBLK_START_ADDR ADDRESS 0x02AC RW
A2_DBG_TRBLK_START_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[15:0]

A2_DBG_TRBLK_SW_INFO0 ADDRESS 0x02B0 RW
A2_DBG_TRBLK_SW_INFO0 RESET_VALUE 0x00000000
	DEC_SW_CFG_DATA0 BIT[31:0]

A2_DBG_TRBLK_SW_INFO1 ADDRESS 0x02B4 RW
A2_DBG_TRBLK_SW_INFO1 RESET_VALUE 0x00000000
	DEC_SW_CFG_DATA1 BIT[31:0]

A2_DBG_TRBLK_TRIGGER ADDRESS 0x02B8 RW
A2_DBG_TRBLK_TRIGGER RESET_VALUE 0x00000000
	TRIGGER_1 BIT[1]
		SW_TRIGGER_DATA_TRANSFER VALUE 0x1
	TRIGGER BIT[0]
		SW_TRIGGER_DATA_TRANSFER VALUE 0x1

A2_DBG_TRBLK_STATUS ADDRESS 0x02BC R
A2_DBG_TRBLK_STATUS RESET_VALUE 0x00000000
	DBG_DATA BIT[31:1]
	BUSY BIT[0]
		A2_NOT_BUSY VALUE 0x0
		A2_BUSY VALUE 0x1

A2_DBG_TRBLK_1_LENGTH ADDRESS 0x02C0 RW
A2_DBG_TRBLK_1_LENGTH RESET_VALUE 0x00000000
	LENGTH BIT[17:0]

A2_DBG_TRBLK_1_START_ADDR ADDRESS 0x02C4 RW
A2_DBG_TRBLK_1_START_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[15:0]

A2_DBG_TRBLK_1_SW_INFO0 ADDRESS 0x02C8 RW
A2_DBG_TRBLK_1_SW_INFO0 RESET_VALUE 0x00000000
	DEC_SW_CFG_DATA0 BIT[31:0]

A2_DBG_TRBLK_1_SW_INFO1 ADDRESS 0x02CC RW
A2_DBG_TRBLK_1_SW_INFO1 RESET_VALUE 0x00000000
	DEC_SW_CFG_DATA1 BIT[31:0]

A2_DBG_TRBLK_1_STATUS ADDRESS 0x02D4 R
A2_DBG_TRBLK_1_STATUS RESET_VALUE 0x00000000
	DBG_DATA BIT[31:1]
	BUSY BIT[0]
		A2_NOT_BUSY VALUE 0x0
		A2_BUSY VALUE 0x1

A2_DBG_STRM_ID ADDRESS 0x02D8 R
A2_DBG_STRM_ID RESET_VALUE 0x00000000
	STRM_CONTENT BIT[31:5]
	STRM_ID BIT[4:0]

A2_DBG_DMA_SRC ADDRESS 0x02DC R
A2_DBG_DMA_SRC RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0]

A2_DBG_DMA_DST ADDRESS 0x02E0 R
A2_DBG_DMA_DST RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0]

A2_DBG_DMA_CTL ADDRESS 0x02E4 R
A2_DBG_DMA_CTL RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0]

A2_DBG_TASK_FETCHER ADDRESS 0x02E8 R
A2_DBG_TASK_FETCHER RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0]

A2_DBG_CIPH ADDRESS 0x02EC R
A2_DBG_CIPH RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0]

A2_DBG_MIU0 ADDRESS 0x02F0 R
A2_DBG_MIU0 RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0]

A2_DBG_MIU1 ADDRESS 0x02F4 R
A2_DBG_MIU1 RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0]

A2_DBG_MIU2 ADDRESS 0x02F8 R
A2_DBG_MIU2 RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0]

A2_DBG_TASK_WORD ADDRESS 0x02FC R
A2_DBG_TASK_WORD RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0]

A2_DBG_TASK_INFO ADDRESS 0x0300 R
A2_DBG_TASK_INFO RESET_VALUE 0x00000000
	DBG_DATA BIT[31:0]

A2_DBG_MISC_EN ADDRESS 0x031C RW
A2_DBG_MISC_EN RESET_VALUE 0x00000000
	DBG_TASK_INFO_EN BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.MTC_TOP.DBG (level 5)
----------------------------------------------------------------------------------------
dbg MODULE OFFSET=MODEM_TOP+0x01620C00 MAX=MODEM_TOP+0x01620FFF APRE= SPRE= BPRE= ABPRE= FPRE=

DBG_RESET ADDRESS 0x0000 C
DBG_RESET RESET_VALUE 0x00000000
	SW_RESET BIT[0]

DBG_ENABLE ADDRESS 0x0004 RW
DBG_ENABLE RESET_VALUE 0x00000000
	DBG_EN BIT[0]

DBG_LOG_STATUS ADDRESS 0x0008 R
DBG_LOG_STATUS RESET_VALUE 0x00000000
	LOG_STATUS BIT[0]

DBG_MUX_MASK_n(n):(0)-(15) ARRAY 0x0000000C+0x4*n
DBG_MUX_MASK_0 ADDRESS 0x000C RW
DBG_MUX_MASK_0 RESET_VALUE 0x00000000
	EN BIT[28]
	VALUE BIT[27:0]

DBG_SW_LOG_STATUS ADDRESS 0x004C R
DBG_SW_LOG_STATUS RESET_VALUE 0x00000000
	OVERFLOW BIT[1]
	FULL BIT[0]

DBG_ERR_IRQ_MASK0 ADDRESS 0x0050 RW
DBG_ERR_IRQ_MASK0 RESET_VALUE 0x00000000
	MASK BIT[31:0]

DBG_SW_LOG ADDRESS 0x0058 C
DBG_SW_LOG RESET_VALUE 0x00000000
	EN BIT[24]
	MSG BIT[23:0]

DBG_DATA_DST ADDRESS 0x005C RW
DBG_DATA_DST RESET_VALUE 0x00000000
	DST BIT[0]

DBG_START_ADDR ADDRESS 0x0060 RW
DBG_START_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[31:2]

DBG_EXT_MEM_CNT_VAL ADDRESS 0x0064 RW
DBG_EXT_MEM_CNT_VAL RESET_VALUE 0x00000000
	CNT_VAL BIT[9:0]

DBG_SHRD_START_ADDR ADDRESS 0x0068 RW
DBG_SHRD_START_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[11:0]

DBG_SHRD_END_ADDR ADDRESS 0x006C RW
DBG_SHRD_END_ADDR RESET_VALUE 0x00000000
	END_ADDR BIT[11:0]

DBG_MAX_OST_BURSTS ADDRESS 0x0070 RW
DBG_MAX_OST_BURSTS RESET_VALUE 0x00000007
	OST_BURSTS BIT[2:0]

DBG_ERR_IRQ_EN0 ADDRESS 0x0074 RW
DBG_ERR_IRQ_EN0 RESET_VALUE 0x00000000
	IRQ_EN0 BIT[31:0]

DBG_ERR_IRQ_CLR0 ADDRESS 0x007C C
DBG_ERR_IRQ_CLR0 RESET_VALUE 0x00000000
	IRQ_CLR0 BIT[31:0]

DBG_ERR_IRQ_STATUS0 ADDRESS 0x0084 R
DBG_ERR_IRQ_STATUS0 RESET_VALUE 0x00000000
	IRQ_STATUS0 BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.MTC_TOP.MTC_BRDG (level 5)
----------------------------------------------------------------------------------------
mtc_brdg MODULE OFFSET=MODEM_TOP+0x01621000 MAX=MODEM_TOP+0x016213FF APRE= SPRE= BPRE= ABPRE= FPRE=

MTC_BRDG_MCDMA_RD_ENABLE ADDRESS 0x000C RW
MTC_BRDG_MCDMA_RD_ENABLE RESET_VALUE 0x00000000
	EN BIT[0]

MTC_BRDG_MCDMA_WR_ENABLE ADDRESS 0x0010 RW
MTC_BRDG_MCDMA_WR_ENABLE RESET_VALUE 0x00000000
	EN BIT[0]

MTC_BRDG_A2_RD_ENABLE ADDRESS 0x0014 RW
MTC_BRDG_A2_RD_ENABLE RESET_VALUE 0x00000000
	EN BIT[0]

MTC_BRDG_CTL ADDRESS 0x0000 RW
MTC_BRDG_CTL RESET_VALUE 0x00000000
	DIS_CGC_ON_XFER_EN BIT[1]
	EN_DONE_EVENT BIT[0]

MTC_BRDG_STATUS ADDRESS 0x0004 R
MTC_BRDG_STATUS RESET_VALUE 0x00000000
	BRDG_STATUS BIT[2:0]

MTC_BRDG_CLEAR ADDRESS 0x0008 RW
MTC_BRDG_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[2:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.MTC_TOP.A2_MEM (level 5)
----------------------------------------------------------------------------------------
a2_mem MODULE OFFSET=MODEM_TOP+0x01622000 MAX=MODEM_TOP+0x01623FFF APRE= SPRE= BPRE= ABPRE= FPRE=

A2_SHRD_MEM_BASE_MIN ADDRESS 0x0000 RW
A2_SHRD_MEM_BASE_MIN RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

A2_SHRD_MEM_BASE_MAX ADDRESS 0x167C RW
A2_SHRD_MEM_BASE_MAX RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.MTC_TOP.MCDMA_TS_TRIF (level 5)
----------------------------------------------------------------------------------------
mcdma_ts_trif MODULE OFFSET=MODEM_TOP+0x01624000 MAX=MODEM_TOP+0x01624BFF APRE= SPRE= BPRE= ABPRE= FPRE=

MCDMA_TS_STATUS_WORD0 ADDRESS 0x0000 R
MCDMA_TS_STATUS_WORD0 RESET_VALUE 0x92492490
	PE_READY_CH0 BIT[31]
	CMD_ACK_CH0 BIT[30]
	CMD_ERROR_CH0 BIT[29]
	PE_READY_CH1 BIT[28]
	CMD_ACK_CH1 BIT[27]
	CMD_ERROR_CH1 BIT[26]
	PE_READY_CH2 BIT[25]
	CMD_ACK_CH2 BIT[24]
	CMD_ERROR_CH2 BIT[23]
	PE_READY_CH3 BIT[22]
	CMD_ACK_CH3 BIT[21]
	CMD_ERROR_CH3 BIT[20]
	PE_READY_CH4 BIT[19]
	CMD_ACK_CH4 BIT[18]
	CMD_ERROR_CH4 BIT[17]
	PE_READY_CH5 BIT[16]
	CMD_ACK_CH5 BIT[15]
	CMD_ERROR_CH5 BIT[14]
	PE_READY_CH6 BIT[13]
	CMD_ACK_CH6 BIT[12]
	CMD_ERROR_CH6 BIT[11]
	PE_READY_CH7 BIT[10]
	CMD_ACK_CH7 BIT[9]
	CMD_ERROR_CH7 BIT[8]
	PE_READY_CH8 BIT[7]
	CMD_ACK_CH8 BIT[6]
	CMD_ERROR_CH8 BIT[5]
	PE_READY_CH9 BIT[4]
	CMD_ACK_CH9 BIT[3]
	CMD_ERROR_CH9 BIT[2]

MCDMA_TS_VBUF_CFG_WORD0 ADDRESS 0x0100 RW
MCDMA_TS_VBUF_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26]
	BANK_ID_MSB_PREFIX BIT[18]
	VBUF_SEL BIT[17:15]
	DATA_MODE BIT[14:13]
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTONARY_MODE VALUE 0x3
	Q_SIZE BIT[12:9]
		Q_SIZE_64 VALUE 0x0
		Q_SIZE_8 VALUE 0x4
		Q_SIZE_16 VALUE 0x5
		Q_SIZE_32 VALUE 0x6
		Q_SIZE_6 VALUE 0x8
		Q_SIZE_12 VALUE 0x9
		Q_SIZE_24 VALUE 0xA
		Q_SIZE_10 VALUE 0xC
		Q_SIZE_20 VALUE 0xD
	INIT_BANK BIT[8:6]
	MAX_BANK BIT[5:3]
	MIN_BANK BIT[2:0]

MCDMA_TS_VBUF_CFG_WORD1 ADDRESS 0x0104 RW
MCDMA_TS_VBUF_CFG_WORD1 RESET_VALUE 0x00000000
	START_LINE BIT[28:16]
	VBUF_LEN BIT[15:0]

MCDMA_TS_DMA_CH0_WORD0 ADDRESS 0x0200 RW
MCDMA_TS_DMA_CH0_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26]
	FMT_CONV BIT[25:22]
		NO_FMT_CONV VALUE 0x0
		PCFC10_2_SC16 VALUE 0x1
		PCFC12_2_SC16 VALUE 0x2
		PCFC16_2_SC16 VALUE 0x3
		PCFC20_2_SC16 VALUE 0x4
		PCFC24_2_SC16 VALUE 0x5
		UFL165_2_S32 VALUE 0x6
		UFL125_2_S32 VALUE 0x7
		SC16_2_PCFC10 VALUE 0x8
		SC16_2_PCFC12 VALUE 0x9
		SC16_2_PCFC16 VALUE 0xA
		SC16_2_PCFC20 VALUE 0xB
		SC16_2_PCFC24 VALUE 0xC
		S32_2_UFL165 VALUE 0xD
		S32_2_UFL125 VALUE 0xE
	FMT_BIAS BIT[21:17]
	EXT_STRM BIT[11]
	MP_VBUF_SEL BIT[10:8]
	EXT_MAX_OUTSTANDING BIT[7:5]
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[4:3]
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[2]
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1
	DMA_BUF BIT[1]
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1
	EXT_RWB BIT[0]
		WRITE VALUE 0x0
		READ VALUE 0x1

MCDMA_TS_DMA_CH0_WORD1 ADDRESS 0x0204 RW
MCDMA_TS_DMA_CH0_WORD1 RESET_VALUE 0x00000000
	EXT_WORD_ADDR BIT[31:2]

MCDMA_TS_DMA_CH0_WORD2 ADDRESS 0x0208 RW
MCDMA_TS_DMA_CH0_WORD2 RESET_VALUE 0x00000000
	MP_QSIZE_ADDR BIT[31:16]
	EXT_BYTE_LENGTH BIT[15:0]

MCDMA_TS_DMA_CH1_WORD0 ADDRESS 0x0300 RW
MCDMA_TS_DMA_CH1_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26]
	FMT_CONV BIT[25:22]
		NO_FMT_CONV VALUE 0x0
		PCFC10_2_SC16 VALUE 0x1
		PCFC12_2_SC16 VALUE 0x2
		PCFC16_2_SC16 VALUE 0x3
		PCFC20_2_SC16 VALUE 0x4
		PCFC24_2_SC16 VALUE 0x5
		UFL165_2_S32 VALUE 0x6
		UFL125_2_S32 VALUE 0x7
		SC16_2_PCFC10 VALUE 0x8
		SC16_2_PCFC12 VALUE 0x9
		SC16_2_PCFC16 VALUE 0xA
		SC16_2_PCFC20 VALUE 0xB
		SC16_2_PCFC24 VALUE 0xC
		S32_2_UFL165 VALUE 0xD
		S32_2_UFL125 VALUE 0xE
	FMT_BIAS BIT[21:17]
	EXT_STRM BIT[11]
	MP_VBUF_SEL BIT[10:8]
	EXT_MAX_OUTSTANDING BIT[7:5]
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[4:3]
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[2]
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1
	DMA_BUF BIT[1]
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1
	EXT_RWB BIT[0]
		WRITE VALUE 0x0
		READ VALUE 0x1

MCDMA_TS_DMA_CH1_WORD1 ADDRESS 0x0304 RW
MCDMA_TS_DMA_CH1_WORD1 RESET_VALUE 0x00000000
	EXT_WORD_ADDR BIT[31:2]

MCDMA_TS_DMA_CH1_WORD2 ADDRESS 0x0308 RW
MCDMA_TS_DMA_CH1_WORD2 RESET_VALUE 0x00000000
	MP_QSIZE_ADDR BIT[31:16]
	EXT_BYTE_LENGTH BIT[15:0]

MCDMA_TS_DMA_CH2_WORD0 ADDRESS 0x0400 RW
MCDMA_TS_DMA_CH2_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26]
	FMT_CONV BIT[25:22]
		NO_FMT_CONV VALUE 0x0
		PCFC10_2_SC16 VALUE 0x1
		PCFC12_2_SC16 VALUE 0x2
		PCFC16_2_SC16 VALUE 0x3
		PCFC20_2_SC16 VALUE 0x4
		PCFC24_2_SC16 VALUE 0x5
		UFL165_2_S32 VALUE 0x6
		UFL125_2_S32 VALUE 0x7
		SC16_2_PCFC10 VALUE 0x8
		SC16_2_PCFC12 VALUE 0x9
		SC16_2_PCFC16 VALUE 0xA
		SC16_2_PCFC20 VALUE 0xB
		SC16_2_PCFC24 VALUE 0xC
		S32_2_UFL165 VALUE 0xD
		S32_2_UFL125 VALUE 0xE
	FMT_BIAS BIT[21:17]
	EXT_STRM BIT[11]
	MP_VBUF_SEL BIT[10:8]
	EXT_MAX_OUTSTANDING BIT[7:5]
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[4:3]
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[2]
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1
	DMA_BUF BIT[1]
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1
	EXT_RWB BIT[0]
		WRITE VALUE 0x0
		READ VALUE 0x1

MCDMA_TS_DMA_CH2_WORD1 ADDRESS 0x0404 RW
MCDMA_TS_DMA_CH2_WORD1 RESET_VALUE 0x00000000
	EXT_WORD_ADDR BIT[31:2]

MCDMA_TS_DMA_CH2_WORD2 ADDRESS 0x0408 RW
MCDMA_TS_DMA_CH2_WORD2 RESET_VALUE 0x00000000
	MP_QSIZE_ADDR BIT[31:16]
	EXT_BYTE_LENGTH BIT[15:0]

MCDMA_TS_DMA_CH3_WORD0 ADDRESS 0x0500 RW
MCDMA_TS_DMA_CH3_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26]
	FMT_CONV BIT[25:22]
		NO_FMT_CONV VALUE 0x0
		PCFC10_2_SC16 VALUE 0x1
		PCFC12_2_SC16 VALUE 0x2
		PCFC16_2_SC16 VALUE 0x3
		PCFC20_2_SC16 VALUE 0x4
		PCFC24_2_SC16 VALUE 0x5
		UFL165_2_S32 VALUE 0x6
		UFL125_2_S32 VALUE 0x7
		SC16_2_PCFC10 VALUE 0x8
		SC16_2_PCFC12 VALUE 0x9
		SC16_2_PCFC16 VALUE 0xA
		SC16_2_PCFC20 VALUE 0xB
		SC16_2_PCFC24 VALUE 0xC
		S32_2_UFL165 VALUE 0xD
		S32_2_UFL125 VALUE 0xE
	FMT_BIAS BIT[21:17]
	EXT_STRM BIT[11]
	MP_VBUF_SEL BIT[10:8]
	EXT_MAX_OUTSTANDING BIT[7:5]
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[4:3]
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[2]
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1
	DMA_BUF BIT[1]
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1
	EXT_RWB BIT[0]
		WRITE VALUE 0x0
		READ VALUE 0x1

MCDMA_TS_DMA_CH3_WORD1 ADDRESS 0x0504 RW
MCDMA_TS_DMA_CH3_WORD1 RESET_VALUE 0x00000000
	EXT_WORD_ADDR BIT[31:2]

MCDMA_TS_DMA_CH3_WORD2 ADDRESS 0x0508 RW
MCDMA_TS_DMA_CH3_WORD2 RESET_VALUE 0x00000000
	MP_QSIZE_ADDR BIT[31:16]
	EXT_BYTE_LENGTH BIT[15:0]

MCDMA_TS_DMA_CH4_WORD0 ADDRESS 0x0600 RW
MCDMA_TS_DMA_CH4_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26]
	INT_WORD_ADDR BIT[25:15]
	EXT_WORD_LENGTH BIT[14:8]
	EXT_MAX_OUTSTANDING BIT[5:3]
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[2:1]
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[0]
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1

MCDMA_TS_DMA_CH4_WORD1 ADDRESS 0x0604 RW
MCDMA_TS_DMA_CH4_WORD1 RESET_VALUE 0x00000000
	EXT_WORD_ADDR BIT[31:2]
	DMA_BUF BIT[1]
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1
	EXT_RWB BIT[0]
		WRITE VALUE 0x0
		READ VALUE 0x1

MCDMA_TS_DMA_CH5_WORD0 ADDRESS 0x0700 RW
MCDMA_TS_DMA_CH5_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26]
	INT_WORD_ADDR BIT[25:15]
	EXT_WORD_LENGTH BIT[14:8]
	EXT_MAX_OUTSTANDING BIT[5:3]
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[2:1]
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[0]
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1

MCDMA_TS_DMA_CH5_WORD1 ADDRESS 0x0704 RW
MCDMA_TS_DMA_CH5_WORD1 RESET_VALUE 0x00000000
	EXT_WORD_ADDR BIT[31:2]
	DMA_BUF BIT[1]
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1
	EXT_RWB BIT[0]
		WRITE VALUE 0x0
		READ VALUE 0x1

MCDMA_TS_DMA_CH6_WORD0 ADDRESS 0x0800 RW
MCDMA_TS_DMA_CH6_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26]
	EXT_WORD_LENGTH BIT[23:10]
	EXT_MAX_OUTSTANDING BIT[7:5]
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[4:3]
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[2]
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1
	DMA_BUF BIT[1]
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1

MCDMA_TS_DMA_CH6_WORD1 ADDRESS 0x0804 RW
MCDMA_TS_DMA_CH6_WORD1 RESET_VALUE 0x00000000
	EXT_WORD_ADDR BIT[31:2]

MCDMA_TS_DMA_CH6_WORD2 ADDRESS 0x0808 RW
MCDMA_TS_DMA_CH6_WORD2 RESET_VALUE 0x00000000
	INT_WORD_ADDR BIT[31:2]

MCDMA_TS_DMA_CH7_WORD0 ADDRESS 0x0900 RW
MCDMA_TS_DMA_CH7_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26]
	EXT_WORD_LENGTH BIT[23:10]
	EXT_MAX_OUTSTANDING BIT[7:5]
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[4:3]
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[2]
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1
	DMA_BUF BIT[1]
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1

MCDMA_TS_DMA_CH7_WORD1 ADDRESS 0x0904 RW
MCDMA_TS_DMA_CH7_WORD1 RESET_VALUE 0x00000000
	EXT_WORD_ADDR BIT[31:2]

MCDMA_TS_DMA_CH7_WORD2 ADDRESS 0x0908 RW
MCDMA_TS_DMA_CH7_WORD2 RESET_VALUE 0x00000000
	INT_WORD_ADDR BIT[31:2]

MCDMA_TS_DMA_CH8_WORD0 ADDRESS 0x0A00 RW
MCDMA_TS_DMA_CH8_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26]
	EXT_WORD_LENGTH BIT[23:10]
	EXT_MAX_OUTSTANDING BIT[7:5]
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[4:3]
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[2]
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1
	DMA_BUF BIT[1]
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1

MCDMA_TS_DMA_CH8_WORD1 ADDRESS 0x0A04 RW
MCDMA_TS_DMA_CH8_WORD1 RESET_VALUE 0x00000000
	EXT_WORD_ADDR BIT[31:2]

MCDMA_TS_DMA_CH8_WORD2 ADDRESS 0x0A08 RW
MCDMA_TS_DMA_CH8_WORD2 RESET_VALUE 0x00000000
	INT_WORD_ADDR BIT[31:2]

MCDMA_TS_DMA_CH9_WORD0 ADDRESS 0x0B00 RW
MCDMA_TS_DMA_CH9_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[31:26]
	EXT_WORD_LENGTH BIT[23:10]
	EXT_MAX_OUTSTANDING BIT[7:5]
		MAX_1_BURST VALUE 0x0
		MAX_2_BURST VALUE 0x1
		MAX_3_BURST VALUE 0x2
		MAX_4_BURST VALUE 0x3
		MAX_5_BURST VALUE 0x4
		MAX_6_BURST VALUE 0x5
		MAX_7_BURST VALUE 0x6
		MAX_8_BURST VALUE 0x7
	EXT_MAX_BURST_SIZE BIT[4:3]
		MAX_128_BYTES VALUE 0x0
		MAX_64_BYTES VALUE 0x1
		MAX_32_BYTES VALUE 0x2
		MAX_8_BYTES VALUE 0x3
	EN_DMA_DONE BIT[2]
		NO_DMA_DONE_PULSE VALUE 0x0
		DMA_DONE_PULSE VALUE 0x1
	DMA_BUF BIT[1]
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1

MCDMA_TS_DMA_CH9_WORD1 ADDRESS 0x0B04 RW
MCDMA_TS_DMA_CH9_WORD1 RESET_VALUE 0x00000000
	EXT_WORD_ADDR BIT[31:2]

MCDMA_TS_DMA_CH9_WORD2 ADDRESS 0x0B08 RW
MCDMA_TS_DMA_CH9_WORD2 RESET_VALUE 0x00000000
	INT_WORD_ADDR BIT[31:2]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.TDEC (level 4)
----------------------------------------------------------------------------------------
tdec MODULE OFFSET=MODEM_TOP+0x01640000 MAX=MODEM_TOP+0x016400A7 APRE= SPRE= BPRE= ABPRE= FPRE=

TDEC_CLK_CTL ADDRESS 0x0000 RW
TDEC_CLK_CTL RESET_VALUE 0x00000002
	TD_HW_LCG_EN BIT[1]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	TDEC_ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TDEC_SW_CLK_EN ADDRESS 0x0004 RW
TDEC_SW_CLK_EN RESET_VALUE 0x0000000C
	TD_SW_CLK_CTL_COMMON BIT[3]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	TD_SW_CLK_CTL_CDMA BIT[2]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	TD_SW_CLK_CTL_UNIFIED BIT[1]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	TD_SW_CLK_CTL BIT[0]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1

TDEC_CLK_STATUS_REG ADDRESS 0x0008 R
TDEC_CLK_STATUS_REG RESET_VALUE 0x00000003
	TD_SW_CLK_CTL_COMMON_STATUS BIT[3]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	TD_SW_CLK_CTL_CDMA_STATUS BIT[2]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	TD_SW_CLK_CTL_UNIFIED_STATUS BIT[1]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	TD_CLK_STATUS BIT[0]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1

TDEC_MODE_CTL ADDRESS 0x000C RW
TDEC_MODE_CTL RESET_VALUE 0x00000000
	STANDARD BIT[2:0]
		CDMA VALUE 0x0
		HDR VALUE 0x1
		UMTS VALUE 0x2
		LTE VALUE 0x3
		TDSCDMA VALUE 0x4
		GERAN VALUE 0x5
		CDMA_HDR VALUE 0x6
		CDMA_LTE VALUE 0x7

TDECIB_CLK_CTL ADDRESS 0x0010 RW
TDECIB_CLK_CTL RESET_VALUE 0x00FFFFFF
	MAP3_P1_FWD_CTL BIT[23]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP3_P1_RVS_CTL BIT[22]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP2_P1_FWD_CTL BIT[21]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP2_P1_RVS_CTL BIT[20]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP1_P1_FWD_CTL BIT[19]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP1_P1_RVS_CTL BIT[18]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP0_P1_FWD_CTL BIT[17]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP0_P1_RVS_CTL BIT[16]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP3_P0_FWD_CTL BIT[15]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP3_P0_RVS_CTL BIT[14]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP2_P0_FWD_CTL BIT[13]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP2_P0_RVS_CTL BIT[12]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP1_P0_FWD_CTL BIT[11]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP1_P0_RVS_CTL BIT[10]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP0_P0_FWD_CTL BIT[9]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP0_P0_RVS_CTL BIT[8]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP3_S_FWD_CTL BIT[7]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP3_S_RVS_CTL BIT[6]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP2_S_FWD_CTL BIT[5]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP2_S_RVS_CTL BIT[4]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP1_S_FWD_CTL BIT[3]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP1_S_RVS_CTL BIT[2]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP0_S_FWD_CTL BIT[1]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP0_S_RVS_CTL BIT[0]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1

TDECIB_SW_CLK_EN ADDRESS 0x0014 RW
TDECIB_SW_CLK_EN RESET_VALUE 0x00000000
	MAP3_P1_FWD_SW_CLK_CTL BIT[23]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP3_P1_RVS_SW_CLK_CTL BIT[22]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP2_P1_FWD_SW_CLK_CTL BIT[21]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP2_P1_RVS_SW_CLK_CTL BIT[20]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP1_P1_FWD_SW_CLK_CTL BIT[19]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP1_P1_RVS_SW_CLK_CTL BIT[18]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP0_P1_FWD_SW_CLK_CTL BIT[17]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP0_P1_RVS_SW_CLK_CTL BIT[16]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP3_P0_FWD_SW_CLK_CTL BIT[15]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP3_P0_RVS_SW_CLK_CTL BIT[14]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP2_P0_FWD_SW_CLK_CTL BIT[13]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP2_P0_RVS_SW_CLK_CTL BIT[12]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP1_P0_FWD_SW_CLK_CTL BIT[11]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP1_P0_RVS_SW_CLK_CTL BIT[10]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP0_P0_FWD_SW_CLK_CTL BIT[9]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP0_P0_RVS_SW_CLK_CTL BIT[8]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP3_S_FWD_SW_CLK_CTL BIT[7]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP3_S_RVS_SW_CLK_CTL BIT[6]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP2_S_FWD_SW_CLK_CTL BIT[5]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP2_S_RVS_SW_CLK_CTL BIT[4]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP1_S_FWD_SW_CLK_CTL BIT[3]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP1_S_RVS_SW_CLK_CTL BIT[2]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP0_S_FWD_SW_CLK_CTL BIT[1]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP0_S_RVS_SW_CLK_CTL BIT[0]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1

TDECIB_CLK_STATUS ADDRESS 0x0018 R
TDECIB_CLK_STATUS RESET_VALUE 0x00FFFFFF
	MAP3_P1_FWD_CLK_STATUS BIT[23]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP3_P1_RVS_CLK_STATUS BIT[22]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP2_P1_FWD_CLK_STATUS BIT[21]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP2_P1_RVS_CLK_STATUS BIT[20]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP1_P1_FWD_CLK_STATUS BIT[19]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP1_P1_RVS_CLK_STATUS BIT[18]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP0_P1_FWD_CLK_STATUS BIT[17]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP0_P1_RVS_CLK_STATUS BIT[16]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP3_P0_FWD_CLK_STATUS BIT[15]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP3_P0_RVS_CLK_STATUS BIT[14]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP2_P0_FWD_CLK_STATUS BIT[13]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP2_P0_RVS_CLK_STATUS BIT[12]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP1_P0_FWD_CLK_STATUS BIT[11]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP1_P0_RVS_CLK_STATUS BIT[10]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP0_P0_FWD_CLK_STATUS BIT[9]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP0_P0_RVS_CLK_STATUS BIT[8]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP3_S_FWD_CLK_STATUS BIT[7]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP3_S_RVS_CLK_STATUS BIT[6]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP2_S_FWD_CLK_STATUS BIT[5]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP2_S_RVS_CLK_STATUS BIT[4]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP1_S_FWD_CLK_STATUS BIT[3]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP1_S_RVS_CLK_STATUS BIT[2]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP0_S_FWD_CLK_STATUS BIT[1]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP0_S_RVS_CLK_STATUS BIT[0]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1

TD_COMMON_CFG0 ADDRESS 0x0020 RW
TD_COMMON_CFG0 RESET_VALUE 0x00000000
	CRC_WIDTH_SEL BIT[3:2]
		CRC16 VALUE 0x0
		CRC24 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED VALUE 0x3
	UNUSED_1 BIT[1]
	IRQ_TIMING_SEL BIT[0]

TD_COMMON_CFG1 ADDRESS 0x0024 RW
TD_COMMON_CFG1 RESET_VALUE 0x00000000
	LLR_SCALE_SEL BIT[30:27]
		BYPASS_LUT VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4
	MIN_LLR BIT[26:13]
	INTLV_LEN_M1 BIT[12:0]

TD_COMMON_CFG2 ADDRESS 0x0028 RW
TD_COMMON_CFG2 RESET_VALUE 0x00000000
	NUM_TD_MAP BIT[31:30]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	EARLY_TERM_EN BIT[29]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MAX_ITER BIT[28:25]
	MIN_ITER BIT[24:21]
	LAST_ROW_M1 BIT[20:16]
	LAST_COL_M1 BIT[15:8]
	NUM_COL_M1 BIT[7:0]

TD_COMMON_CFG3 ADDRESS 0x002C RW
TD_COMMON_CFG3 RESET_VALUE 0x00000000
	UNUSED_31 BIT[31]
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	UNUSED_15 BIT[15]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

TD_COMMON_CFG4 ADDRESS 0x0030 RW
TD_COMMON_CFG4 RESET_VALUE 0x00000000
	UNUSED_31_24 BIT[31:24]
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

TD_COMMON_CFG5 ADDRESS 0x0034 RW
TD_COMMON_CFG5 RESET_VALUE 0x00000000
	UNUSED_31_24 BIT[31:24]
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

TD_COMMON_START ADDRESS 0x0038 C
TD_COMMON_START RESET_VALUE 0x0000000X
	TD_START BIT[0]

TD_1X_CFG ADDRESS 0x003C RW
TD_1X_CFG RESET_VALUE 0x00000000
	DEC_BIAS BIT[9]
		ZERO_TO_ZERO VALUE 0x0
		ZERO_TO_ONE VALUE 0x1
	UNUSED_8_7 BIT[8:7]
	CONSEC_CRC_M1 BIT[6:3]
	UNUSED_2_1 BIT[2:1]
	TDECIB_IDX BIT[0]

TD_1X_DECOB_WRITE_PTR ADDRESS 0x0040 RW
TD_1X_DECOB_WRITE_PTR RESET_VALUE 0x00000000
	WR_PTR BIT[12:0]

TDEC_HW_IDLE ADDRESS 0x0044 R
TDEC_HW_IDLE RESET_VALUE 0x00000001
	TD_IDLE BIT[0]

TDEC_PING_STATUS_0 ADDRESS 0x0048 R
TDEC_PING_STATUS_0 RESET_VALUE 0x00000000
	CRC_FAIL BIT[31]
	EARLY_TERM BIT[30]
	UNUSED_29_28 BIT[29:28]
	ITERATIONS_RUN BIT[27:24]
	UNUSED_23_21 BIT[23:21]
	ENERGY_METRIC BIT[20:0]

TDEC_PING_STATUS_1 ADDRESS 0x004C R
TDEC_PING_STATUS_1 RESET_VALUE 0x00000000
	UNUSED_31_23 BIT[31:23]
	PKT_LENGTH BIT[22:14]
	MIN_LLR BIT[13:0]

TDEC_PONG_STATUS_0 ADDRESS 0x0050 R
TDEC_PONG_STATUS_0 RESET_VALUE 0x00000000
	CRC_FAIL BIT[31]
	EARLY_TERM BIT[30]
	UNUSED_29_28 BIT[29:28]
	ITERATIONS_RUN BIT[27:24]
	UNUSED_23_21 BIT[23:21]
	ENERGY_METRIC BIT[20:0]

TDEC_PONG_STATUS_1 ADDRESS 0x0054 R
TDEC_PONG_STATUS_1 RESET_VALUE 0x00000000
	UNUSED_31_23 BIT[31:23]
	PKT_LENGTH BIT[22:14]
	MIN_LLR BIT[13:0]

TDEC_GERAN_STATUS_0 ADDRESS 0x0058 R
TDEC_GERAN_STATUS_0 RESET_VALUE 0x00000000
	UNUSED_31 BIT[31]
	EARLY_TERM BIT[30]
	UNUSED_29_28 BIT[29:28]
	ITERATIONS_RUN BIT[27:24]
	UNUSED_23_21 BIT[23:21]
	ENERGY_METRIC BIT[20:0]

TDEC_GERAN_STATUS_1 ADDRESS 0x005C R
TDEC_GERAN_STATUS_1 RESET_VALUE 0x00000000
	UNUSED_31_28 BIT[31:28]
	DLSLOT_IDX BIT[27:24]
	UNUSED_23_22 BIT[23:22]
	CS_IDX BIT[21:18]
	RLCBLK_IDX BIT[17:14]
	MIN_LLR BIT[13:0]

TDEC_TESTBUS_ENABLE ADDRESS 0x0060 RW
TDEC_TESTBUS_ENABLE RESET_VALUE 0x00000000
	TDEC_TASK_CTRL_TESTBUS_SEL BIT[27:24]
	TDECIB_TESTBUS_SEL BIT[23:20]
	TDEC_POST_PROC_SEL BIT[15:12]
	TD_TESTBUS_SEL BIT[11:8]
	TD_TESTBUS_EN BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TDEC_TASK_CTRL_TESTBUS_EN BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TDECIB_TESTBUS_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TDEC_POST_PROC_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TDEC_TESTBUS_STATUS ADDRESS 0x0064 R
TDEC_TESTBUS_STATUS RESET_VALUE 0x00000000
	TEST_BUS_DATA BIT[31:0]

DECIB_PAGE_ID ADDRESS 0x0068 RW
DECIB_PAGE_ID RESET_VALUE 0x00000000
	MICRO_EN BIT[9]
	UNUSED_8_4 BIT[8:4]
	BUF_TYPE BIT[3:2]
	PAGE_ID BIT[1]
	BUF_ID BIT[0]

TDEC_AHB_ERROR_ADDR_RD ADDRESS 0x0070 R
TDEC_AHB_ERROR_ADDR_RD RESET_VALUE 0x00000000
	C_ADDRESS BIT[15:0]

TEST_CRC_000_RD ADDRESS 0x0074 R
TEST_CRC_000_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[13:0]

TEST_CRC_001_RD ADDRESS 0x0078 R
TEST_CRC_001_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[13:0]

TEST_CRC_010_RD ADDRESS 0x007C R
TEST_CRC_010_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[0]

TEST_CRC_011_RD ADDRESS 0x0080 R
TEST_CRC_011_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[0]

TEST_CRC_100_RD ADDRESS 0x0084 R
TEST_CRC_100_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[13:0]

TEST_CRC_101_RD ADDRESS 0x0088 R
TEST_CRC_101_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[13:0]

TEST_CRC_110_RD ADDRESS 0x008C R
TEST_CRC_110_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[0]

TEST_CRC_111_RD ADDRESS 0x0090 R
TEST_CRC_111_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[0]

A2_TEST_SW_CFG_DATA0 ADDRESS 0x0094 RW
A2_TEST_SW_CFG_DATA0 RESET_VALUE 0x00000000
	DBG_CFG_DATA0 BIT[31:0]

A2_TEST_SW_CFG_DATA1 ADDRESS 0x0098 RW
A2_TEST_SW_CFG_DATA1 RESET_VALUE 0x00000000
	DBG_CFG_DATA1 BIT[31:0]

A2_TEST_SW_CFG_DATA2 ADDRESS 0x009C RW
A2_TEST_SW_CFG_DATA2 RESET_VALUE 0x00000000
	DBG_DECOB_LENGTH BIT[31:14]
	DBG_DECOB_START_ADDR BIT[13:0]

A2_TEST_SW_CFG_DATA3 ADDRESS 0x00A0 RW
A2_TEST_SW_CFG_DATA3 RESET_VALUE 0x00000000
	DBG_TRBLK_CRC_PASS BIT[1]
	DBG_A2_DECOB_INTF_EN BIT[0]

A2_TEST_SW_CFG_DATA4 ADDRESS 0x00A4 C
A2_TEST_SW_CFG_DATA4 RESET_VALUE 0x0000000X
	DBG_TRBLK_DONE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.TD_CFG_TRIF (level 4)
----------------------------------------------------------------------------------------
td_cfg_trif MODULE OFFSET=MODEM_TOP+0x01641000 MAX=MODEM_TOP+0x016419FF APRE= SPRE= BPRE= ABPRE= FPRE=

TD_CFG_STATUS_WORD0 ADDRESS 0x0000 R
TD_CFG_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31]
	CMD_ACK BIT[30]
	CMD_ERROR BIT[29]

LTE_CFG_WORD0 ADDRESS 0x0100 RW
LTE_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	TD_DEC_BIAS BIT[0]

LTE_CFG_WORD1 ADDRESS 0x0104 RW
LTE_CFG_WORD1 RESET_VALUE 0x00000000
	CONSEC_CRC_PASS BIT[20:17]
	MIN_LLR_THRESHOLD BIT[16:3]
	EARLY_TERM_EN BIT[2]
	TDEC_CODE_RATE BIT[1:0]
		RATE_1_2 VALUE 0x0
		RATE_1_3 VALUE 0x1

LTE_CFG_WORD2 ADDRESS 0x0108 RW
LTE_CFG_WORD2 RESET_VALUE 0x00000000
	LTE_CRC24_TB BIT[23:0]

W_TD_CFG_WORD0_0 ADDRESS 0x0200 RW
W_TD_CFG_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	CRC_TYPE_NONHS BIT[2:0]
		CRC_0_BITS VALUE 0x0
		CRC_8_BITS VALUE 0x1
		CRC_12_BITS VALUE 0x2
		CRC_16_BITS VALUE 0x3
		CRC_24_BITS VALUE 0x4

W_TD_CFG_WORD1_0 ADDRESS 0x0204 RW
W_TD_CFG_WORD1_0 RESET_VALUE 0x00000000
	EVENT_IDX BIT[31]
		PING VALUE 0x0
		PONG VALUE 0x1
	HS_NONHS_N BIT[30]
		NONHS VALUE 0x0
		HS VALUE 0x1
	NUM_TR_BLK_NONHS BIT[29:24]
	NUM_PADDED_BITS BIT[23:18]
	EARLY_TERM_EN BIT[17]
	TR_BLK_SIZE BIT[15:0]

W_TD_CFG_WORD2_0 ADDRESS 0x0208 RW
W_TD_CFG_WORD2_0 RESET_VALUE 0x00000000
	TD_DEC_BIAS BIT[31]
	HITRX2_MIN_LLR_THRESHOLD BIT[30:16]
	MIN_LLR_THRESHOLD BIT[13:0]

W_TD_CFG_WORD3_0 ADDRESS 0x020C RW
W_TD_CFG_WORD3_0 RESET_VALUE 0x00000000
	NUM_TD_MAP BIT[31:30]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	NUM_ROW_INDEX BIT[29:28]
	NUM_COLUMN BIT[27:20]
	LAST_ROW_BIT_EXCH BIT[19]
	MIN_ITERATION_NUM BIT[6:3]

W_TD_CFG_WORD4_0 ADDRESS 0x0210 RW
W_TD_CFG_WORD4_0 RESET_VALUE 0x00000000
	LLR_SCALE_SEL BIT[31:28]
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4
	PRIME_NUM BIT[27:19]
	PRIME_NUM_INDEX BIT[18:13]
	LAST_ROW BIT[12:8]
	LAST_COLUMN BIT[7:0]

W_TD_CFG_WORD5_0 ADDRESS 0x0214 RW
W_TD_CFG_WORD5_0 RESET_VALUE 0x00000000
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

W_TD_CFG_WORD6_0 ADDRESS 0x0218 RW
W_TD_CFG_WORD6_0 RESET_VALUE 0x00000000
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

W_TD_CFG_WORD7_0 ADDRESS 0x021C RW
W_TD_CFG_WORD7_0 RESET_VALUE 0x00000000
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

W_TD_CFG_WORD8_0 ADDRESS 0x0220 RW
W_TD_CFG_WORD8_0 RESET_VALUE 0x00000000
	DEC_OB_DATA_START_ADDR BIT[31:16]
	UE_ID_HS BIT[15:0]

W_TD_CFG_WORD9_0 ADDRESS 0x0224 RW
W_TD_CFG_WORD9_0 RESET_VALUE 0x00000000
	CB_SZ BIT[12:0]

W_TD_CFG_WORD0_1 ADDRESS 0x0300 RW
W_TD_CFG_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	CRC_TYPE_NONHS BIT[2:0]
		CRC_0_BITS VALUE 0x0
		CRC_8_BITS VALUE 0x1
		CRC_12_BITS VALUE 0x2
		CRC_16_BITS VALUE 0x3
		CRC_24_BITS VALUE 0x4

W_TD_CFG_WORD1_1 ADDRESS 0x0304 RW
W_TD_CFG_WORD1_1 RESET_VALUE 0x00000000
	EVENT_IDX BIT[31]
		PING VALUE 0x0
		PONG VALUE 0x1
	HS_NONHS_N BIT[30]
		NONHS VALUE 0x0
		HS VALUE 0x1
	NUM_TR_BLK_NONHS BIT[29:24]
	NUM_PADDED_BITS BIT[23:18]
	EARLY_TERM_EN BIT[17]
	TR_BLK_SIZE BIT[15:0]

W_TD_CFG_WORD2_1 ADDRESS 0x0308 RW
W_TD_CFG_WORD2_1 RESET_VALUE 0x00000000
	TD_DEC_BIAS BIT[31]
	HITRX2_MIN_LLR_THRESHOLD BIT[30:16]
	MIN_LLR_THRESHOLD BIT[13:0]

W_TD_CFG_WORD3_1 ADDRESS 0x030C RW
W_TD_CFG_WORD3_1 RESET_VALUE 0x00000000
	NUM_TD_MAP BIT[31:30]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	NUM_ROW_INDEX BIT[29:28]
	NUM_COLUMN BIT[27:20]
	LAST_ROW_BIT_EXCH BIT[19]
	MIN_ITERATION_NUM BIT[6:3]

W_TD_CFG_WORD4_1 ADDRESS 0x0310 RW
W_TD_CFG_WORD4_1 RESET_VALUE 0x00000000
	LLR_SCALE_SEL BIT[31:28]
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4
	PRIME_NUM BIT[27:19]
	PRIME_NUM_INDEX BIT[18:13]
	LAST_ROW BIT[12:8]
	LAST_COLUMN BIT[7:0]

W_TD_CFG_WORD5_1 ADDRESS 0x0314 RW
W_TD_CFG_WORD5_1 RESET_VALUE 0x00000000
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

W_TD_CFG_WORD6_1 ADDRESS 0x0318 RW
W_TD_CFG_WORD6_1 RESET_VALUE 0x00000000
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

W_TD_CFG_WORD7_1 ADDRESS 0x031C RW
W_TD_CFG_WORD7_1 RESET_VALUE 0x00000000
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

W_TD_CFG_WORD8_1 ADDRESS 0x0320 RW
W_TD_CFG_WORD8_1 RESET_VALUE 0x00000000
	DEC_OB_DATA_START_ADDR BIT[31:16]
	UE_ID_HS BIT[15:0]

W_TD_CFG_WORD9_1 ADDRESS 0x0324 RW
W_TD_CFG_WORD9_1 RESET_VALUE 0x00000000
	CB_SZ BIT[12:0]

LTE_TRBLK_CFG_WORD0_0 ADDRESS 0x0400 RW
LTE_TRBLK_CFG_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

LTE_TRBLK_CFG_WORD1_0 ADDRESS 0x0404 RW
LTE_TRBLK_CFG_WORD1_0 RESET_VALUE 0x00000000
	EVENT_IDX BIT[31]
		PING VALUE 0x0
		PONG VALUE 0x1
	NUM_FILLER_BIT BIT[30:25]
	SFN_INDEX BIT[23:14]
	SUBFRAME_INDEX BIT[13:10]
	NUM_TD_MAP BIT[8:7]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	TEST_TB_EN BIT[6]
	TEST_TB_SEQ BIT[5:4]
		TEST_CRC_00 VALUE 0x0
		TEST_CRC_01 VALUE 0x1
		TEST_CRC_10 VALUE 0x2
		TEST_CRC_11 VALUE 0x3
	LLR_SCALE_SEL BIT[3:0]
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4

LTE_TRBLK_CFG_WORD2_0 ADDRESS 0x0408 RW
LTE_TRBLK_CFG_WORD2_0 RESET_VALUE 0x00000000
	CRC_WIDTH_SEL BIT[31:30]
		CRC16 VALUE 0x0
		CRC24 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED VALUE 0x3
	MIN_ITERATION_NUM BIT[29:26]
	TR_BLK_SZ BIT[17:0]

LTE_TRBLK_CFG_WORD3_0 ADDRESS 0x040C RW
LTE_TRBLK_CFG_WORD3_0 RESET_VALUE 0x00000000
	SW_CFG_DATA_0 BIT[31:0]

LTE_TRBLK_CFG_WORD4_0 ADDRESS 0x0410 RW
LTE_TRBLK_CFG_WORD4_0 RESET_VALUE 0x00000000
	SW_CFG_DATA_1 BIT[31:0]

LTE_TRBLK_CFG_WORD5_0 ADDRESS 0x0414 RW
LTE_TRBLK_CFG_WORD5_0 RESET_VALUE 0x00000000
	DECOB_HEADER_DEST_ADDR BIT[31:16]
	DECOB_DATA_DEST_ADDR BIT[15:0]

LTE_TRBLK_CFG_WORD0_1 ADDRESS 0x0500 RW
LTE_TRBLK_CFG_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

LTE_TRBLK_CFG_WORD1_1 ADDRESS 0x0504 RW
LTE_TRBLK_CFG_WORD1_1 RESET_VALUE 0x00000000
	EVENT_IDX BIT[31]
		PING VALUE 0x0
		PONG VALUE 0x1
	NUM_FILLER_BIT BIT[30:25]
	SFN_INDEX BIT[23:14]
	SUBFRAME_INDEX BIT[13:10]
	NUM_TD_MAP BIT[8:7]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	TEST_TB_EN BIT[6]
	TEST_TB_SEQ BIT[5:4]
		TEST_CRC_00 VALUE 0x0
		TEST_CRC_01 VALUE 0x1
		TEST_CRC_10 VALUE 0x2
		TEST_CRC_11 VALUE 0x3
	LLR_SCALE_SEL BIT[3:0]
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4

LTE_TRBLK_CFG_WORD2_1 ADDRESS 0x0508 RW
LTE_TRBLK_CFG_WORD2_1 RESET_VALUE 0x00000000
	CRC_WIDTH_SEL BIT[31:30]
		CRC16 VALUE 0x0
		CRC24 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED VALUE 0x3
	MIN_ITERATION_NUM BIT[29:26]
	TR_BLK_SZ BIT[17:0]

LTE_TRBLK_CFG_WORD3_1 ADDRESS 0x050C RW
LTE_TRBLK_CFG_WORD3_1 RESET_VALUE 0x00000000
	SW_CFG_DATA_0 BIT[31:0]

LTE_TRBLK_CFG_WORD4_1 ADDRESS 0x0510 RW
LTE_TRBLK_CFG_WORD4_1 RESET_VALUE 0x00000000
	SW_CFG_DATA_1 BIT[31:0]

LTE_TRBLK_CFG_WORD5_1 ADDRESS 0x0514 RW
LTE_TRBLK_CFG_WORD5_1 RESET_VALUE 0x00000000
	DECOB_HEADER_DEST_ADDR BIT[31:16]
	DECOB_DATA_DEST_ADDR BIT[15:0]

GERAN_TD_CFG_WORD0_0 ADDRESS 0x0600 RW
GERAN_TD_CFG_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	TD_DEC_BIAS BIT[11]
	LLR_SCALE_SEL BIT[10:7]
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4
	NUM_TD_MAP BIT[1:0]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3

GERAN_TD_CFG_WORD1_0 ADDRESS 0x0604 RW
GERAN_TD_CFG_WORD1_0 RESET_VALUE 0x00000000
	EARLY_TERM_EN BIT[30]
	MIN_ITERATION_NUM BIT[6:3]

GERAN_TD_CFG_WORD2_0 ADDRESS 0x0608 RW
GERAN_TD_CFG_WORD2_0 RESET_VALUE 0x00000000
	HITRX2_MIN_LLR_THRESHOLD BIT[30:16]
	MIN_LLR_THRESHOLD BIT[13:0]

GERAN_TD_CFG_WORD3_0 ADDRESS 0x060C RW
GERAN_TD_CFG_WORD3_0 RESET_VALUE 0x00000000
	DECOB_DATA_DEST_ADDR BIT[15:0]

GERAN_TD_CFG_WORD0_1 ADDRESS 0x0700 RW
GERAN_TD_CFG_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	TD_DEC_BIAS BIT[11]
	LLR_SCALE_SEL BIT[10:7]
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4
	NUM_TD_MAP BIT[1:0]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3

GERAN_TD_CFG_WORD1_1 ADDRESS 0x0704 RW
GERAN_TD_CFG_WORD1_1 RESET_VALUE 0x00000000
	EARLY_TERM_EN BIT[30]
	MIN_ITERATION_NUM BIT[6:3]

GERAN_TD_CFG_WORD2_1 ADDRESS 0x0708 RW
GERAN_TD_CFG_WORD2_1 RESET_VALUE 0x00000000
	HITRX2_MIN_LLR_THRESHOLD BIT[30:16]
	MIN_LLR_THRESHOLD BIT[13:0]

GERAN_TD_CFG_WORD3_1 ADDRESS 0x070C RW
GERAN_TD_CFG_WORD3_1 RESET_VALUE 0x00000000
	DECOB_DATA_DEST_ADDR BIT[15:0]

HDR_TD_CFG_WORD0_0 ADDRESS 0x0800 RW
HDR_TD_CFG_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	EVENT_IDX BIT[11]
		PING VALUE 0x0
		PONG VALUE 0x1
	CRC_WIDTH_SEL BIT[10:9]
		CRC16 VALUE 0x0
		CRC24 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED VALUE 0x3
	EARLY_TERM_EN BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LLR_SCALE_SEL BIT[3:0]
		BYPASS_LUT VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4

HDR_TD_CFG_WORD1_0 ADDRESS 0x0804 RW
HDR_TD_CFG_WORD1_0 RESET_VALUE 0x00000000
	MAX_ITER BIT[31:28]
	MIN_ITER BIT[27:24]
	MIN_LLR BIT[23:10]
	DEC_BIAS BIT[9]
		ZERO_TO_ZERO VALUE 0x0
		ZERO_TO_ONE VALUE 0x1
	NUM_TD_MAP BIT[8:7]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	CONSEC_CRC_M1 BIT[6:3]
	CODE_RATE BIT[1:0]
		RATE_1_2 VALUE 0x0
		RATE_1_3 VALUE 0x1
		RATE_1_4 VALUE 0x2
		RATE_1_5 VALUE 0x3

HDR_TD_CFG_WORD2_0 ADDRESS 0x0808 RW
HDR_TD_CFG_WORD2_0 RESET_VALUE 0x00000000
	WR_PTR_HD BIT[31:16]
	WR_PTR_DATA BIT[15:0]

HDR_TD_CFG_WORD0_1 ADDRESS 0x0900 RW
HDR_TD_CFG_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	EVENT_IDX BIT[11]
		PING VALUE 0x0
		PONG VALUE 0x1
	CRC_WIDTH_SEL BIT[10:9]
		CRC16 VALUE 0x0
		CRC24 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED VALUE 0x3
	EARLY_TERM_EN BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LLR_SCALE_SEL BIT[3:0]
		BYPASS_LUT VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4

HDR_TD_CFG_WORD1_1 ADDRESS 0x0904 RW
HDR_TD_CFG_WORD1_1 RESET_VALUE 0x00000000
	MAX_ITER BIT[31:28]
	MIN_ITER BIT[27:24]
	MIN_LLR BIT[23:10]
	DEC_BIAS BIT[9]
		ZERO_TO_ZERO VALUE 0x0
		ZERO_TO_ONE VALUE 0x1
	NUM_TD_MAP BIT[8:7]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	CONSEC_CRC_M1 BIT[6:3]
	CODE_RATE BIT[1:0]
		RATE_1_2 VALUE 0x0
		RATE_1_3 VALUE 0x1
		RATE_1_4 VALUE 0x2
		RATE_1_5 VALUE 0x3

HDR_TD_CFG_WORD2_1 ADDRESS 0x0908 RW
HDR_TD_CFG_WORD2_1 RESET_VALUE 0x00000000
	WR_PTR_HD BIT[31:16]
	WR_PTR_DATA BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.TD_TRIF (level 4)
----------------------------------------------------------------------------------------
td_trif MODULE OFFSET=MODEM_TOP+0x01642000 MAX=MODEM_TOP+0x016428FF APRE= SPRE= BPRE= ABPRE= FPRE=

TD_STATUS_WORD0 ADDRESS 0x0000 R
TD_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31]
	CMD_ACK BIT[30]
	CMD_ERROR BIT[29]

W_TD_WORD0_0 ADDRESS 0x0100 RW
W_TD_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	MAX_ITERATION_NUM BIT[12:9]
	CFG_IDX BIT[8]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	TDECIB_IDX BIT[2]
	FIRST_CB BIT[1]
	LAST_CB BIT[0]

W_TD_WORD0_1 ADDRESS 0x0200 RW
W_TD_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	MAX_ITERATION_NUM BIT[12:9]
	CFG_IDX BIT[8]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	TDECIB_IDX BIT[2]
	FIRST_CB BIT[1]
	LAST_CB BIT[0]

LTE_PDSCH_WORD0_0 ADDRESS 0x0300 RW
LTE_PDSCH_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	CBLK_IDX BIT[3:0]

LTE_PDSCH_WORD1_0 ADDRESS 0x0304 RW
LTE_PDSCH_WORD1_0 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[31]
	CFG_IDX BIT[30]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	CBLK_F1 BIT[29:16]
	CB_BYPASS BIT[15]
	LAST_CBLK BIT[14]
	FIRST_CBLK BIT[13]
	CBLK_SZ BIT[12:0]

LTE_PDSCH_WORD2_0 ADDRESS 0x0308 RW
LTE_PDSCH_WORD2_0 RESET_VALUE 0x00000000
	MAX_ITERATION_NUM BIT[17:14]
	CBLK_F2 BIT[13:0]

LTE_PDSCH_WORD0_1 ADDRESS 0x0400 RW
LTE_PDSCH_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	CBLK_IDX BIT[3:0]

LTE_PDSCH_WORD1_1 ADDRESS 0x0404 RW
LTE_PDSCH_WORD1_1 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[31]
	CFG_IDX BIT[30]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	CBLK_F1 BIT[29:16]
	CB_BYPASS BIT[15]
	LAST_CBLK BIT[14]
	FIRST_CBLK BIT[13]
	CBLK_SZ BIT[12:0]

LTE_PDSCH_WORD2_1 ADDRESS 0x0408 RW
LTE_PDSCH_WORD2_1 RESET_VALUE 0x00000000
	MAX_ITERATION_NUM BIT[17:14]
	CBLK_F2 BIT[13:0]

GERAN_TD_WORD0_0 ADDRESS 0x0500 RW
GERAN_TD_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	DLSLOT_IDX BIT[11:8]
	CS_IDX BIT[7:4]
	RLCBLK_IDX BIT[3:0]

GERAN_TD_WORD1_0 ADDRESS 0x0504 RW
GERAN_TD_WORD1_0 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[29]
		PING VALUE 0x0
		PONG VALUE 0x1
	CFG_IDX BIT[28]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	MAX_ITERATION_NUM BIT[18:15]
	RLCBLK_SZ BIT[12:0]

GERAN_TD_WORD2_0 ADDRESS 0x0508 RW
GERAN_TD_WORD2_0 RESET_VALUE 0x00000000
	LAST_ROW_BIT_EXCH BIT[14]
	NUM_ROW_INDEX BIT[13:12]
	NUM_COLUMN BIT[11:4]

GERAN_TD_WORD3_0 ADDRESS 0x050C RW
GERAN_TD_WORD3_0 RESET_VALUE 0x00000000
	PRIME_NUM BIT[27:19]
	PRIME_NUM_INDEX BIT[18:13]
	LAST_ROW BIT[12:8]
	LAST_COLUMN BIT[7:0]

GERAN_TD_WORD4_0 ADDRESS 0x0510 RW
GERAN_TD_WORD4_0 RESET_VALUE 0x00000000
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

GERAN_TD_WORD5_0 ADDRESS 0x0514 RW
GERAN_TD_WORD5_0 RESET_VALUE 0x00000000
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

GERAN_TD_WORD6_0 ADDRESS 0x0518 RW
GERAN_TD_WORD6_0 RESET_VALUE 0x00000000
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

GERAN_TD_WORD0_1 ADDRESS 0x0600 RW
GERAN_TD_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	DLSLOT_IDX BIT[11:8]
	CS_IDX BIT[7:4]
	RLCBLK_IDX BIT[3:0]

GERAN_TD_WORD1_1 ADDRESS 0x0604 RW
GERAN_TD_WORD1_1 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[29]
		PING VALUE 0x0
		PONG VALUE 0x1
	CFG_IDX BIT[28]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	MAX_ITERATION_NUM BIT[18:15]
	RLCBLK_SZ BIT[12:0]

GERAN_TD_WORD2_1 ADDRESS 0x0608 RW
GERAN_TD_WORD2_1 RESET_VALUE 0x00000000
	LAST_ROW_BIT_EXCH BIT[14]
	NUM_ROW_INDEX BIT[13:12]
	NUM_COLUMN BIT[11:4]

GERAN_TD_WORD3_1 ADDRESS 0x060C RW
GERAN_TD_WORD3_1 RESET_VALUE 0x00000000
	PRIME_NUM BIT[27:19]
	PRIME_NUM_INDEX BIT[18:13]
	LAST_ROW BIT[12:8]
	LAST_COLUMN BIT[7:0]

GERAN_TD_WORD4_1 ADDRESS 0x0610 RW
GERAN_TD_WORD4_1 RESET_VALUE 0x00000000
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

GERAN_TD_WORD5_1 ADDRESS 0x0614 RW
GERAN_TD_WORD5_1 RESET_VALUE 0x00000000
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

GERAN_TD_WORD6_1 ADDRESS 0x0618 RW
GERAN_TD_WORD6_1 RESET_VALUE 0x00000000
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

HDR_TD_WORD0_0 ADDRESS 0x0700 RW
HDR_TD_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	CFG_IDX BIT[0]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1

HDR_TD_WORD1_0 ADDRESS 0x0704 RW
HDR_TD_WORD1_0 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[27]
	LAST_ROW_M1 BIT[20:16]
	LAST_COL_M1 BIT[15:8]
	NUM_COL_M1 BIT[7:0]

HDR_TD_WORD2_0 ADDRESS 0x0708 RW
HDR_TD_WORD2_0 RESET_VALUE 0x00000000
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

HDR_TD_WORD3_0 ADDRESS 0x070C RW
HDR_TD_WORD3_0 RESET_VALUE 0x00000000
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

HDR_TD_WORD4_0 ADDRESS 0x0710 RW
HDR_TD_WORD4_0 RESET_VALUE 0x00000000
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

HDR_TD_WORD5_0 ADDRESS 0x0714 RW
HDR_TD_WORD5_0 RESET_VALUE 0x00000000
	INTLV_LEN_M1 BIT[12:0]

HDR_TD_WORD0_1 ADDRESS 0x0800 RW
HDR_TD_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	CFG_IDX BIT[0]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1

HDR_TD_WORD1_1 ADDRESS 0x0804 RW
HDR_TD_WORD1_1 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[27]
	LAST_ROW_M1 BIT[20:16]
	LAST_COL_M1 BIT[15:8]
	NUM_COL_M1 BIT[7:0]

HDR_TD_WORD2_1 ADDRESS 0x0808 RW
HDR_TD_WORD2_1 RESET_VALUE 0x00000000
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

HDR_TD_WORD3_1 ADDRESS 0x080C RW
HDR_TD_WORD3_1 RESET_VALUE 0x00000000
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

HDR_TD_WORD4_1 ADDRESS 0x0810 RW
HDR_TD_WORD4_1 RESET_VALUE 0x00000000
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

HDR_TD_WORD5_1 ADDRESS 0x0814 RW
HDR_TD_WORD5_1 RESET_VALUE 0x00000000
	INTLV_LEN_M1 BIT[12:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.TDECIB_MEM (level 4)
----------------------------------------------------------------------------------------
tdecib_mem MODULE OFFSET=MODEM_TOP+0x01643000 MAX=MODEM_TOP+0x01643FFF APRE= SPRE= BPRE= ABPRE= FPRE=

TDECIB_MEM_START ADDRESS 0x0000 W
TDECIB_MEM_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

TDECIB_MEM_END ADDRESS 0x0FFC W
TDECIB_MEM_END RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.DEMBACK_COMMON (level 4)
----------------------------------------------------------------------------------------
demback_common MODULE OFFSET=MODEM_TOP+0x01660000 MAX=MODEM_TOP+0x0166000F APRE= SPRE= BPRE= ABPRE= FPRE=

DEMBACK_EN ADDRESS 0x0000 RW
DEMBACK_EN RESET_VALUE 0x00000000
	DEMBACK_EN BIT[0]
		RESET VALUE 0x0
		ENABLE VALUE 0x1

DEMBACK_MODE_SEL ADDRESS 0x0004 RW
DEMBACK_MODE_SEL RESET_VALUE 0x00000000
	MODE_SEL BIT[3:0]
		LTE_R99 VALUE 0x0
		LTE_1X VALUE 0x1
		UMTS VALUE 0x2
		R99_NONCON VALUE 0x3
		R99_VOICE VALUE 0x4
		TDS_CON VALUE 0x5
		TDS_NONCON VALUE 0x6
		TDS_VOICE VALUE 0x7
		EVDO_1X VALUE 0x8
		CDMA2K_1X_PBCH VALUE 0x9
		GERAN VALUE 0xA
		CDMA2K_1X VALUE 0xB
		EVDO VALUE 0xC
		LTE VALUE 0xD
		IDLE VALUE 0xF

DEMBACK_AHB_ERR ADDRESS 0x0008 R
DEMBACK_AHB_ERR RESET_VALUE 0x00000000
	RD_ERR BIT[18]
	WR_ERR BIT[17]
	ERR_ADDR BIT[16:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.DEMBACK_BRDG (level 4)
----------------------------------------------------------------------------------------
demback_brdg MODULE OFFSET=MODEM_TOP+0x01661000 MAX=MODEM_TOP+0x016610FF APRE= SPRE= BPRE= ABPRE= FPRE=

DEMBACK_MM_RDRm_CFG0(m):(0)-(2) ARRAY 0x00000000+0xC*m
DEMBACK_MM_RDR0_CFG0 ADDRESS 0x0000 RW
DEMBACK_MM_RDR0_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[25]
		Q_SIZE_20_16 VALUE 0x0
		Q_SIZE_12 VALUE 0x1
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_MM_RDRm_CFG1(m):(0)-(2) ARRAY 0x00000004+0xC*m
DEMBACK_MM_RDR0_CFG1 ADDRESS 0x0004 RW
DEMBACK_MM_RDR0_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_MM_RDRm_XFER_CTL(m):(0)-(2) ARRAY 0x00000008+0xC*m
DEMBACK_MM_RDR0_XFER_CTL ADDRESS 0x0008 RW
DEMBACK_MM_RDR0_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OP_MODE BIT[3:2]
		SEQ_MODE VALUE 0x0
		RAN_MODE VALUE 0x1
		SEQ_STRD_MODE VALUE 0x2
		RAN_STRD_MODE VALUE 0x3
	DATA_MODE BIT[1:0]
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTERNARY_MODE VALUE 0x3

DEMBACK_RDR3_CFG0 ADDRESS 0x0024 RW
DEMBACK_RDR3_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[25]
		Q_SIZE_8 VALUE 0x0
		Q_SIZE_12 VALUE 0x1
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_RDR3_CFG1 ADDRESS 0x0028 RW
DEMBACK_RDR3_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_RDR3_XFER_CTL ADDRESS 0x002C RW
DEMBACK_RDR3_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OP_MODE BIT[3:2]
		SEQ_MODE VALUE 0x0
		RAN_MODE VALUE 0x1
		SEQ_STRD_MODE VALUE 0x2
		RAN_STRD_MODE VALUE 0x3

DEMBACK_NN_RDRm_CFG0(m):(0)-(1) ARRAY 0x00000030+0xC*m
DEMBACK_NN_RDR0_CFG0 ADDRESS 0x0030 RW
DEMBACK_NN_RDR0_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[26:25]
		Q_SIZE_16 VALUE 0x0
		Q_SIZE_24 VALUE 0x1
		Q_SIZE_12 VALUE 0x2
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_NN_RDRm_CFG1(m):(0)-(1) ARRAY 0x00000034+0xC*m
DEMBACK_NN_RDR0_CFG1 ADDRESS 0x0034 RW
DEMBACK_NN_RDR0_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_NN_RDRm_XFER_CTL(m):(0)-(1) ARRAY 0x00000038+0xC*m
DEMBACK_NN_RDR0_XFER_CTL ADDRESS 0x0038 RW
DEMBACK_NN_RDR0_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DATA_MODE BIT[1:0]
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTERNARY_MODE VALUE 0x3

DEMBACK_NN_RDR2_CFG0 ADDRESS 0x0048 RW
DEMBACK_NN_RDR2_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[26:25]
		Q_SIZE_16 VALUE 0x0
		Q_SIZE_24 VALUE 0x1
		Q_SIZE_32 VALUE 0x2
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_NN_RDR2_CFG1 ADDRESS 0x004C RW
DEMBACK_NN_RDR2_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_NN_RDR2_XFER_CTL ADDRESS 0x0050 RW
DEMBACK_NN_RDR2_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

DEMBACK_NN_RDR3_CFG0 ADDRESS 0x0054 RW
DEMBACK_NN_RDR3_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[27]
		Q_SIZE_24 VALUE 0x0
		Q_SIZE_12 VALUE 0x1
	INIT_BANK BIT[26:24]
	MAX_BANK BIT[23:21]
	MIN_BANK BIT[20:18]
	VBUF_LEN BIT[17:0]

DEMBACK_NN_RDR3_CFG1 ADDRESS 0x0058 RW
DEMBACK_NN_RDR3_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_NN_RDR3_XFER_CTL ADDRESS 0x005C RW
DEMBACK_NN_RDR3_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DATA_MODE BIT[1:0]
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTERNARY_MODE VALUE 0x3

DEMBACK_WRTRm_CFG0(m):(0)-(1) ARRAY 0x00000060+0xC*m
DEMBACK_WRTR0_CFG0 ADDRESS 0x0060 RW
DEMBACK_WRTR0_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[25]
		Q_SIZE_24 VALUE 0x0
		Q_SIZE_12 VALUE 0x1
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_WRTRm_CFG1(m):(0)-(1) ARRAY 0x00000064+0xC*m
DEMBACK_WRTR0_CFG1 ADDRESS 0x0064 RW
DEMBACK_WRTR0_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_WRTRm_XFER_CTL(m):(0)-(1) ARRAY 0x00000068+0xC*m
DEMBACK_WRTR0_XFER_CTL ADDRESS 0x0068 RW
DEMBACK_WRTR0_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DATA_MODE BIT[1:0]
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTERNARY_MODE VALUE 0x3

DEMBACK_WRTR2_CFG0 ADDRESS 0x0078 RW
DEMBACK_WRTR2_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[25]
		Q_SIZE_24 VALUE 0x0
		Q_SIZE_16 VALUE 0x1
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_WRTR2_CFG1 ADDRESS 0x007C RW
DEMBACK_WRTR2_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_WRTR2_XFER_CTL ADDRESS 0x0080 RW
DEMBACK_WRTR2_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

DEMBACK_WRTR3_CFG0 ADDRESS 0x0084 RW
DEMBACK_WRTR3_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_WRTR3_CFG1 ADDRESS 0x0088 RW
DEMBACK_WRTR3_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_WRTR3_XFER_CTL ADDRESS 0x008C RW
DEMBACK_WRTR3_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

DEMBACK_BRDG_CTL ADDRESS 0x0090 RW
DEMBACK_BRDG_CTL RESET_VALUE 0x00000000
	DIS_CGC_ON_XFER_EN BIT[1]
	EN_DONE_EVENT BIT[0]

DEMBACK_BRDG_STATUS ADDRESS 0x0094 R
DEMBACK_BRDG_STATUS RESET_VALUE 0x00000000
	BRDG_STATUS BIT[11:0]

DEMBACK_BRDG_CLEAR ADDRESS 0x0098 RW
DEMBACK_BRDG_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[11:0]

DEMBACK_DBG_CFG0 ADDRESS 0x009C RW
DEMBACK_DBG_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_DBG_CFG1 ADDRESS 0x00A0 RW
DEMBACK_DBG_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_DBG_CTL ADDRESS 0x00A4 RW
DEMBACK_DBG_CTL RESET_VALUE 0x00000000
	DELIMITER_PATTERN BIT[27:8]
	MUX_SEL BIT[6:4]
		EVDO VALUE 0x0
		CDMA VALUE 0x1
		TDS VALUE 0x2
		UMTS VALUE 0x3
		LTE VALUE 0x4
		LTE_REENC VALUE 0x5
		SVD_TBVD VALUE 0x6
		TDEC VALUE 0x7
	LOG_ALL_CYCLES_EN BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRIGGER_LOGIC_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRIGGER_SEQUENCE_EN BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRACE_EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

DEMBACK_DBG_MATCH_MASK0 ADDRESS 0x00A8 RW
DEMBACK_DBG_MATCH_MASK0 RESET_VALUE 0x00000000
	MATCH_MASK0 BIT[31:0]

DEMBACK_DBG_MATCH_MASK1 ADDRESS 0x00AC RW
DEMBACK_DBG_MATCH_MASK1 RESET_VALUE 0x00000000
	MATCH_MASK1 BIT[31:0]

DEMBACK_DBG_MATCH_PATTERN0 ADDRESS 0x00B0 RW
DEMBACK_DBG_MATCH_PATTERN0 RESET_VALUE 0x00000000
	MATCH_PATTERN0 BIT[31:0]

DEMBACK_DBG_MATCH_PATTERN1 ADDRESS 0x00B4 RW
DEMBACK_DBG_MATCH_PATTERN1 RESET_VALUE 0x00000000
	MATCH_PATTERN1 BIT[31:0]

DEMBACK_DBG_TRACE_LEN ADDRESS 0x00B8 RW
DEMBACK_DBG_TRACE_LEN RESET_VALUE 0x00000000
	TRACE_LEN BIT[15:0]

DEMBACK_DBG_WINDOW_LEN ADDRESS 0x00BC RW
DEMBACK_DBG_WINDOW_LEN RESET_VALUE 0x00000000
	WINDOW_LEN BIT[3:0]

DEMBACK_DBG_TRIGGER_LEN ADDRESS 0x00C0 RW
DEMBACK_DBG_TRIGGER_LEN RESET_VALUE 0x00000000
	TRIGGER_LEN BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.LTE_DEMBACK (level 4)
----------------------------------------------------------------------------------------
lte_demback MODULE OFFSET=MODEM_TOP+0x01662000 MAX=MODEM_TOP+0x0166204F APRE= SPRE= BPRE= ABPRE= FPRE=

LTE_DBE_PHICH_STATUS ADDRESS 0x0000 R
LTE_DBE_PHICH_STATUS RESET_VALUE 0x00000000
	LLR_VALUE_PHICH_2 BIT[21:16]
	LLR_VALUE_PHICH_1 BIT[5:0]

LTE_DBE_PCFICH_STATUS ADDRESS 0x0004 R
LTE_DBE_PCFICH_STATUS RESET_VALUE 0x00000000
	CFI_DETECTED BIT[31:30]
		CFI1 VALUE 0x0
		CFI2 VALUE 0x1
		CFI3 VALUE 0x2
		RESERVED VALUE 0x3
	LLR_CFI_RSVD BIT[29:24]
	LLR_CFI3 BIT[21:16]
	LLR_CFI2 BIT[13:8]
	LLR_CFI1 BIT[5:0]

LTE_DBE_SCRAMBLE_SEED_FF_X1_SEED ADDRESS 0x0008 RW
LTE_DBE_SCRAMBLE_SEED_FF_X1_SEED RESET_VALUE 0x00000000
	FF_X1_SEED BIT[30:0]

LTE_DBE_TESTBUS_ENABLE ADDRESS 0x000C RW
LTE_DBE_TESTBUS_ENABLE RESET_VALUE 0x00000000
	FRAME_IDX_VALUE BIT[31:22]
	SUBF_IDX_VALUE BIT[21:18]
	TB_IDX_VALUE BIT[17:14]
	CB_IDX_VALUE BIT[13:10]
	USE_SW_DBG_TAG BIT[9]
	USE_FRAME_IDX BIT[8]
	USE_SUBF_IDX BIT[7]
	USE_TB_IDX BIT[6]
	USE_CB_IDX BIT[5]
	TESTBUS_SEL BIT[4:1]
		SEL_CCH_MP_INTF_PDCCH VALUE 0x0
		SEL_PDCCH_PROCESSOR VALUE 0x1
		SEL_CCH_PROCESSOR_PDCCH VALUE 0x2
		SEL_CCH_MP_INTF_PBCH VALUE 0x3
		SEL_PBCH_PROCESSOR VALUE 0x4
		SEL_CCH_PROCESSOR_PBCH VALUE 0x5
		SEL_SCH_MP_INTF_DESCR VALUE 0x6
		SEL_SCH_MP_INTF_DEINT VALUE 0x7
		SEL_SCH_DESCR_INTRA_TTI VALUE 0x8
		SEL_SCH_HARQ_COMBINE VALUE 0x9
		SEL_SCH_DEINT_IBUF_STORE VALUE 0xA
		SEL_SCH_LOAD_ROW_COL_DEINT VALUE 0xB
		SEL_SCH_STORE_ROW_COL_DEINT VALUE 0xC
		SEL_TDEC_DECIB_INTF VALUE 0xD
	TESTBUS_EN BIT[0]
		LTE_TESTBUS_DISABLE VALUE 0x0
		LTE_TESTBUS_ENABLE VALUE 0x1

LTE_DBE_TESTBUS_STATUS ADDRESS 0x0010 R
LTE_DBE_TESTBUS_STATUS RESET_VALUE 0x00000000
	TESTBUS_DATA BIT[31:0]

LTE_DBE_PBCH_CMD_COUNT ADDRESS 0x0014 R
LTE_DBE_PBCH_CMD_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16]
	FOH_COUNT BIT[15:0]

LTE_DBE_PDCCH_CMD_COUNT ADDRESS 0x0018 R
LTE_DBE_PDCCH_CMD_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16]
	REG_REORDER_COUNT BIT[15:0]

LTE_DBE_PDSCH_CMD_COUNT ADDRESS 0x001C R
LTE_DBE_PDSCH_CMD_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16]
	DESCR_COUNT BIT[15:0]

LTE_DBE_PBCH_DONE_COUNT ADDRESS 0x0020 R
LTE_DBE_PBCH_DONE_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16]
	FOH_COUNT BIT[15:0]

LTE_DBE_PDCCH_DONE_COUNT ADDRESS 0x0024 R
LTE_DBE_PDCCH_DONE_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16]
	REG_REORDER_COUNT BIT[15:0]

LTE_DBE_PDSCH_DONE_COUNT ADDRESS 0x0028 R
LTE_DBE_PDSCH_DONE_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16]
	DESCR_COUNT BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.LTE_REENC (level 4)
----------------------------------------------------------------------------------------
lte_reenc MODULE OFFSET=MODEM_TOP+0x01663000 MAX=MODEM_TOP+0x01663007 APRE= SPRE= BPRE= ABPRE= FPRE=

TESTBUS_ENABLE ADDRESS 0x0000 RW
TESTBUS_ENABLE RESET_VALUE 0x00000000
	TESTBUS_EN BIT[7]
		TESTBUS_DISABLE VALUE 0x0
		TESTBUS_ENABLE VALUE 0x1
	TESTBUS_MODE BIT[6]
		TESTBUS_PDSCH VALUE 0x0
		TESTBUS_PBCH VALUE 0x1
	TESTBUS_SEL BIT[5:0]

TESTBUS_STATUS ADDRESS 0x0004 R
TESTBUS_STATUS RESET_VALUE 0x00000000
	TESTBUS_DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.UMTS_DEMBACK (level 4)
----------------------------------------------------------------------------------------
umts_demback MODULE OFFSET=MODEM_TOP+0x01664000 MAX=MODEM_TOP+0x016642FF APRE= SPRE= BPRE= ABPRE= FPRE=

DBACK_AMP_EST0_n(n):(0)-(5) ARRAY 0x00000000+0x8*n
DBACK_AMP_EST0_0 ADDRESS 0x0000 R
DBACK_AMP_EST0_0 RESET_VALUE 0x00000000
	AMP_EST BIT[20:0]

DBACK_ENG_EST0_n(n):(0)-(5) ARRAY 0x00000004+0x8*n
DBACK_ENG_EST0_0 ADDRESS 0x0004 R
DBACK_ENG_EST0_0 RESET_VALUE 0x00000000
	POWER_EST BIT[29:0]

DBACK_AMP_EST1_n(n):(0)-(5) ARRAY 0x00000030+0x8*n
DBACK_AMP_EST1_0 ADDRESS 0x0030 R
DBACK_AMP_EST1_0 RESET_VALUE 0x00000000
	AMP_EST BIT[20:0]

DBACK_ENG_EST1_n(n):(0)-(5) ARRAY 0x00000034+0x8*n
DBACK_ENG_EST1_0 ADDRESS 0x0034 R
DBACK_ENG_EST1_0 RESET_VALUE 0x00000000
	POWER_EST BIT[29:0]

DBACK_HS_CHc_PART1_DEC_DATA0(c):(0)-(9) ARRAY 0x00000060+0xC*c
DBACK_HS_CH0_PART1_DEC_DATA0 ADDRESS 0x0060 R
DBACK_HS_CH0_PART1_DEC_DATA0 RESET_VALUE 0x00000000
	PART1_DECODE_DATA BIT[11:0]

DBACK_HS_CHc_PART1_DEC_STAT(c):(0)-(9) ARRAY 0x00000064+0xC*c
DBACK_HS_CH0_PART1_DEC_STAT ADDRESS 0x0064 R
DBACK_HS_CH0_PART1_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]

DBACK_HS_CHc_SLOT1_AE_EST(c):(0)-(9) ARRAY 0x00000068+0xC*c
DBACK_HS_CH0_SLOT1_AE_EST ADDRESS 0x0068 R
DBACK_HS_CH0_SLOT1_AE_EST RESET_VALUE 0x00000000
	SLOT1_ENG_EST BIT[29:16]
	SLOT1_AMP_EST BIT[9:0]

DBACK_HS_CHc_PART2_DEC_DATA1(c):(0)-(9) ARRAY 0x000000D8+0x10*c
DBACK_HS_CH0_PART2_DEC_DATA1 ADDRESS 0x00D8 R
DBACK_HS_CH0_PART2_DEC_DATA1 RESET_VALUE 0x00000000
	PART2_DATA_LSB BIT[31:16]
	PART2_CRC BIT[15:0]

DBACK_HS_CHc_PART2_DEC_STAT(c):(0)-(9) ARRAY 0x000000DC+0x10*c
DBACK_HS_CH0_PART2_DEC_STAT ADDRESS 0x00DC R
DBACK_HS_CH0_PART2_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]
	PART2_DATA_MSB BIT[3:0]

DBACK_HS_CHc_SLOT2_AE_EST(c):(0)-(9) ARRAY 0x000000E0+0x10*c
DBACK_HS_CH0_SLOT2_AE_EST ADDRESS 0x00E0 R
DBACK_HS_CH0_SLOT2_AE_EST RESET_VALUE 0x00000000
	SLOT2_ENG_EST BIT[29:16]
	SLOT2_AMP_EST BIT[9:0]

DBACK_HS_CHc_SLOT3_AE_EST(c):(0)-(9) ARRAY 0x000000E4+0x10*c
DBACK_HS_CH0_SLOT3_AE_EST ADDRESS 0x00E4 R
DBACK_HS_CH0_SLOT3_AE_EST RESET_VALUE 0x00000000
	SLOT3_ENG_EST BIT[29:16]
	SLOT3_AMP_EST BIT[9:0]

DBACK_EAGCH_DEC_DATA ADDRESS 0x0178 R
DBACK_EAGCH_DEC_DATA RESET_VALUE 0x00000000
	DATA BIT[23:0]

DBACK_EAGCH_DEC_STAT ADDRESS 0x017C R
DBACK_EAGCH_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]

DBACK_EAGCH_METRIC ADDRESS 0x0180 R
DBACK_EAGCH_METRIC RESET_VALUE 0x00000000
	SECOND_BEST_STATE_METRIC BIT[30:24]
	WORST_STATE_METRIC BIT[22:16]
	BEST_STATE_METRIC BIT[14:8]
	ZERO_STATE_METRIC BIT[6:0]

DBACK_HSSCCH_CTL1 ADDRESS 0x0184 RW
DBACK_HSSCCH_CTL1 RESET_VALUE 0x00000000
	HS_SCCH_AE_EN BIT[24]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HS_SCCH_PART1_TYPE_SEL BIT[23:14]
		PART1_8_BITS VALUE 0x000
		PART1_12_BITS VALUE 0x001
	HS_SCCH_PART1_FIRST_IDX BIT[8:4]
	NUM_HS_SCCH_PART1 BIT[3:0]

DBACK_HSSCCH_CTL2 ADDRESS 0x0188 RW
DBACK_HSSCCH_CTL2 RESET_VALUE 0x00000000
	HS_SCCH_PART2_TYPE_SEL BIT[31:12]
		PART2_13_BITS VALUE 0x00000
		PART2_12_BITS VALUE 0x00001
		SCCH_20_BITS VALUE 0x00002
	HS_SCCH_PART2_FIRST_IDX BIT[8:4]
	NUM_HS_SCCH_PART2 BIT[3:0]

HS_SCCH_PART2_DECODE_MAP ADDRESS 0x018C RW
HS_SCCH_PART2_DECODE_MAP RESET_VALUE 0x00000000
	HS_SCCH_PART2_DECODE_MAP BIT[9:0]

DBACK_CHc_UEID_MASK_0(c):(0)-(9) ARRAY 0x00000190+0x4*c
DBACK_CH0_UEID_MASK_0 ADDRESS 0x0190 RW
DBACK_CH0_UEID_MASK_0 RESET_VALUE 0x00000000
	UEID_MASK_31_0 BIT[31:0]

DBACK_CHc_UEID_MASK_1(c):(0)-(9) ARRAY 0x000001B8+0x4*c
DBACK_CH0_UEID_MASK_1 ADDRESS 0x01B8 RW
DBACK_CH0_UEID_MASK_1 RESET_VALUE 0x00000000
	UEID_MASK_39_32 BIT[7:0]

DBACK_HSSCCH_PART1_TRIGGER ADDRESS 0x01E0 C
DBACK_HSSCCH_PART1_TRIGGER RESET_VALUE 0x00000000
	TRIGGER BIT[0]
		DISABLE VALUE 0x0
		TRIGGER VALUE 0x1

DBACK_HSSCCH_YAM_THRES ADDRESS 0x01E4 RW
DBACK_HSSCCH_YAM_THRES RESET_VALUE 0x00000000
	HS_SCCH_YAM_THRESHOLD BIT[3:0]

DBACK_HSSCCH_PART2_TRIGGER ADDRESS 0x01E8 C
DBACK_HSSCCH_PART2_TRIGGER RESET_VALUE 0x00000000
	TRIGGER BIT[0]
		DISABLE VALUE 0x0
		TRIGGER VALUE 0x1

DBACK_HSSCCH_STATUS ADDRESS 0x01EC R
DBACK_HSSCCH_STATUS RESET_VALUE 0x00000000
	HS_SCCH_PART2_ENA BIT[25:16]
		DISABLE VALUE 0x000
		ENABLE VALUE 0x001
	HS_SCCH_PART1_ENA BIT[9:0]
		DISABLE VALUE 0x000
		ENABLE VALUE 0x001

DBACK_EAGCH_CONFIG ADDRESS 0x01F0 RW
DBACK_EAGCH_CONFIG RESET_VALUE 0x00000000
	EAGCH_OFFSET BIT[10:0]

DBACK_EAGCH_CTL ADDRESS 0x01F4 RW
DBACK_EAGCH_CTL RESET_VALUE 0x00000000
	COMB_EN BIT[3]
	ROUND_SEL BIT[2:1]
		SEL_0_BIT VALUE 0x0
		SEL_1_BIT VALUE 0x1
		SEL_2_BIT VALUE 0x2
		SEL_3_BIT VALUE 0x3
	DECODE_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DBACK_EAGCH_TRIGGER ADDRESS 0x01F8 C
DBACK_EAGCH_TRIGGER RESET_VALUE 0x00000000
	TRIGGER BIT[0]
		DISABLE VALUE 0x0
		TRIGGER VALUE 0x1

DBACK_EAGCH_RM_PATTERN_k(k):(0)-(2) ARRAY 0x000001FC+0x4*k
DBACK_EAGCH_RM_PATTERN_0 ADDRESS 0x01FC RW
DBACK_EAGCH_RM_PATTERN_0 RESET_VALUE 0x00000000
	DATA BIT[31:0]
		NON VALUE 0x00000000
		PUNCT_REP VALUE 0x00000001

DBACK_HS_EUL_CTL_CH_RST ADDRESS 0x0208 C
DBACK_HS_EUL_CTL_CH_RST RESET_VALUE 0x00000000
	RESET BIT[0]
		NULL VALUE 0x0
		RESET VALUE 0x1

DBACK_NONHS_WCB_SIZE ADDRESS 0x020C RW
DBACK_NONHS_WCB_SIZE RESET_VALUE 0x00000022
	NONHS_WCB_SIZE BIT[5:0]

DBACK_HS_WCB_SIZE ADDRESS 0x0210 RW
DBACK_HS_WCB_SIZE RESET_VALUE 0x00000010
	HS_WCB_SIZE BIT[4:0]

DBACK_PART1_INT_STATUS ADDRESS 0x0214 R
DBACK_PART1_INT_STATUS RESET_VALUE 0x00000000
	HSSCCH_PART1_DONE BIT[9:0]
		NULL VALUE 0x000
		DONE VALUE 0x001

DBACK_PART1_INT_CLR ADDRESS 0x0218 C
DBACK_PART1_INT_CLR RESET_VALUE 0x00000000
	HSSCCH_PART1_DONE BIT[9:0]
		NULL VALUE 0x000
		CLEAR VALUE 0x001

DBACK_PART1_INT_EN ADDRESS 0x021C RW
DBACK_PART1_INT_EN RESET_VALUE 0x00000000
	HSSCCH_PART1_DONE BIT[9:0]
		NULL VALUE 0x000
		ENABLE VALUE 0x001

DBACK_PART2_INT_STATUS ADDRESS 0x0220 R
DBACK_PART2_INT_STATUS RESET_VALUE 0x00000000
	HSSCCH_PART2_DONE BIT[9:0]
		NULL VALUE 0x000
		DONE VALUE 0x001

DBACK_PART2_INT_CLR ADDRESS 0x0224 C
DBACK_PART2_INT_CLR RESET_VALUE 0x00000000
	HSSCCH_PART2_DONE BIT[9:0]
		NULL VALUE 0x000
		CLEAR VALUE 0x001

DBACK_PART2_INT_EN ADDRESS 0x0228 RW
DBACK_PART2_INT_EN RESET_VALUE 0x00000000
	HSSCCH_PART2_DONE BIT[9:0]
		NULL VALUE 0x000
		ENABLE VALUE 0x001

DBACK_EAGCH_INT_EN ADDRESS 0x022C RW
DBACK_EAGCH_INT_EN RESET_VALUE 0x00000000
	EAGCH_DONE BIT[0]
		NULL VALUE 0x0
		ENABLE VALUE 0x1

DBACK_TEST_MEM_SEL ADDRESS 0x0230 RW
DBACK_TEST_MEM_SEL RESET_VALUE 0x00000000
	DRM_RAM_SEL BIT[2]
	WCB_RAM_SEL BIT[1]
	HSC_RAM_SEL BIT[0]

DBACK_TEST_BUS_SEL ADDRESS 0x0234 RW
DBACK_TEST_BUS_SEL RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[31]
		DEFAULT VALUE 0x0
		ENABLE VALUE 0x1
	SEL BIT[6:0]
		MEMIF_1 VALUE 0x00
		MEMIF_2 VALUE 0x01
		MEMIF_3 VALUE 0x02
		MEMIF_4 VALUE 0x03
		MEMIF_5 VALUE 0x04
		MEMIF_6 VALUE 0x05
		MEMIF_7 VALUE 0x06
		MEMIF_8 VALUE 0x07
		MEMIF_9 VALUE 0x08
		MEMIF_10 VALUE 0x09
		HS_WC_BUFF_1 VALUE 0x0A
		HS_WC_BUFF_2 VALUE 0x0B
		HS_WC_BUFF_3 VALUE 0x0C
		HS_WC_BUFF_4 VALUE 0x0D
		NONHS_WC_BUFF_1 VALUE 0x0E
		NONHS_WC_BUFF_2 VALUE 0x0F
		DRM_DEC VALUE 0x10
		DRM VALUE 0x11
		VD_IF VALUE 0x12
		EVENT_1 VALUE 0x13
		VD_ARB VALUE 0x14
		NONHS_WC_BUFF_3 VALUE 0x15
		HS_MIMO_SIC1 VALUE 0x16
		HS_MIMO_SIC2 VALUE 0x17
		HS_MIMO_SIC3 VALUE 0x18
		HS_DEINT_LLR1 VALUE 0x19
		HS_DEINT_LLR2 VALUE 0x1A
		HS_DRM2_1 VALUE 0x1B
		HS_DRM2_2 VALUE 0x1C
		HS_DRM2_3 VALUE 0x1D
		HS_DRM2_4 VALUE 0x1E
		NONHS_WC_BUFF_4 VALUE 0x1F
		DECOB_IF VALUE 0x20
		HS_EUL_CTL_CH1 VALUE 0x22
		HSC_1 VALUE 0x23
		NONHS_DRMB_TD_0 VALUE 0x24
		NONHS_DRMB_TD_1 VALUE 0x25
		HS_DRMB_TD VALUE 0x26
		HS_DRM1_0 VALUE 0x27
		HS_DRM1_1 VALUE 0x28
		HS_MIMO_SIC4 VALUE 0x29
		HS_EUL_CTL_CH2 VALUE 0x2A
		HS_DMR1_2 VALUE 0x2B
		HS_DRM1_3 VALUE 0x2C
		TDECIB VALUE 0x2D
		BRDG2_TEST_IF_1 VALUE 0x30
		BRDG2_TEST_IF_2 VALUE 0x31
		BRDG2_TEST_IF_3 VALUE 0x32
		BRDG2_TEST_IF_4 VALUE 0x33
		HS_BRDG0_TEST_IF_1 VALUE 0x34
		HS_BRDG0_TEST_IF_2 VALUE 0x35
		HS_BRDG1_TEST_IF_1 VALUE 0x36
		HS_BRDG1_TEST_IF_2 VALUE 0x37
		HS_DRM2_5 VALUE 0x38
		HS_DRM2_6 VALUE 0x39
		HS_DRM2_7 VALUE 0x3A

DBACK_MEM_ADDR ADDRESS 0x0238 RW
DBACK_MEM_ADDR RESET_VALUE 0x00000000
	ADDR BIT[12:0]

DBACK_MEM_DATA0 ADDRESS 0x023C RW
DBACK_MEM_DATA0 RESET_VALUE 0x00000000
	DATA_31_0 BIT[31:0]

DBACK_MEM_DATA1 ADDRESS 0x0240 RW
DBACK_MEM_DATA1 RESET_VALUE 0x00000000
	DATA_63_32 BIT[31:0]

DBACK_MEM_DATA2 ADDRESS 0x0244 RW
DBACK_MEM_DATA2 RESET_VALUE 0x00000000
	DATA_95_64 BIT[31:0]

DBACK_MEM_DATA3 ADDRESS 0x0248 RW
DBACK_MEM_DATA3 RESET_VALUE 0x00000000
	DATA_127_96 BIT[31:0]

DBACK_MEM_DATA4 ADDRESS 0x024C RW
DBACK_MEM_DATA4 RESET_VALUE 0x00000000
	DATA_143_128 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.TDS_DEMBACK (level 4)
----------------------------------------------------------------------------------------
tds_demback MODULE OFFSET=MODEM_TOP+0x01665000 MAX=MODEM_TOP+0x016650FF APRE= SPRE= BPRE= ABPRE= FPRE=

T_DBACK_HS_CHc_DEC_DATA0(c):(0)-(3) ARRAY 0x00000000+0xC*c
T_DBACK_HS_CH0_DEC_DATA0 ADDRESS 0x0000 R
T_DBACK_HS_CH0_DEC_DATA0 RESET_VALUE 0x00000000
	DECODE_DATA BIT[31:0]

T_DBACK_HS_CHc_DEC_DATA1(c):(0)-(3) ARRAY 0x00000004+0xC*c
T_DBACK_HS_CH0_DEC_DATA1 ADDRESS 0x0004 R
T_DBACK_HS_CH0_DEC_DATA1 RESET_VALUE 0x00000000
	DECODE_DATA BIT[17:0]

T_DBACK_HS_CHc_DEC_STAT(c):(0)-(3) ARRAY 0x00000008+0xC*c
T_DBACK_HS_CH0_DEC_STAT ADDRESS 0x0008 R
T_DBACK_HS_CH0_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]

T_DBACK_EAGCHc_DEC_DATA0(c):(0)-(3) ARRAY 0x00000030+0x10*c
T_DBACK_EAGCH0_DEC_DATA0 ADDRESS 0x0030 R
T_DBACK_EAGCH0_DEC_DATA0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_EAGCHc_DEC_DATA1(c):(0)-(3) ARRAY 0x00000034+0x10*c
T_DBACK_EAGCH0_DEC_DATA1 ADDRESS 0x0034 R
T_DBACK_EAGCH0_DEC_DATA1 RESET_VALUE 0x00000000
	DATA BIT[13:0]

T_DBACK_EAGCHc_DEC_STAT(c):(0)-(3) ARRAY 0x00000038+0x10*c
T_DBACK_EAGCH0_DEC_STAT ADDRESS 0x0038 R
T_DBACK_EAGCH0_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]

T_DBACK_EAGCHc_METRIC(c):(0)-(3) ARRAY 0x0000003C+0x10*c
T_DBACK_EAGCH0_METRIC ADDRESS 0x003C R
T_DBACK_EAGCH0_METRIC RESET_VALUE 0x00000000
	SECOND_BEST_STATE_METRIC BIT[30:24]
	WORST_STATE_METRIC BIT[22:16]
	BEST_STATE_METRIC BIT[14:8]
	ZERO_STATE_METRIC BIT[6:0]

T_DBACK_FPACH_DEC_DATA0 ADDRESS 0x0070 R
T_DBACK_FPACH_DEC_DATA0 RESET_VALUE 0x00000000
	DEC_DATA BIT[31:0]

T_DBACK_FPACH_DEC_DATA1 ADDRESS 0x0074 R
T_DBACK_FPACH_DEC_DATA1 RESET_VALUE 0x00000000
	DEC_DATA BIT[7:0]

T_DBACK_FPACH_DEC_STAT ADDRESS 0x0078 R
T_DBACK_FPACH_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]

T_DBACK_TEST_MEM_SEL ADDRESS 0x007C RW
T_DBACK_TEST_MEM_SEL RESET_VALUE 0x00000000
	DRM_RAM_SEL BIT[1]
	WCB_RAM_SEL BIT[0]

T_DBACK_TEST_BUS_SEL ADDRESS 0x0080 RW
T_DBACK_TEST_BUS_SEL RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[31]
		DEFAULT VALUE 0x0
		ENABLE VALUE 0x1
	SEL BIT[5:0]
		WCB_1 VALUE 0x00
		WCB_2 VALUE 0x01
		WCB_WR VALUE 0x02
		PARAM_1 VALUE 0x03
		PARAM_2 VALUE 0x04
		DRM VALUE 0x05
		NONHS_DRMB_TD_0 VALUE 0x06
		NONHS_DRMB_TD_1 VALUE 0x07
		VD_IF VALUE 0x08
		EVENT VALUE 0x09
		HS_DRMB_TD VALUE 0x0A
		TDECIB VALUE 0x0B
		BRDG_IF VALUE 0x0C
		DRMB VALUE 0x0D
		LLR_1 VALUE 0x0E
		LLR_2 VALUE 0x0F
		DEINT_1 VALUE 0x10
		DEINT_2 VALUE 0x11
		HS_DRM1_0 VALUE 0x12
		HS_DRM2_1 VALUE 0x13
		HS_DRM2_2 VALUE 0x14
		HS_DRM2_3 VALUE 0x15
		HS_DRM2_4 VALUE 0x16
		HS_DRM2_5 VALUE 0x17
		HS_DRM2_6 VALUE 0x18
		HS_DRM2_7 VALUE 0x19
		DESCRMB VALUE 0x1A
		CTRL_CH VALUE 0x1B
		HS_DRM1_1 VALUE 0x1C
		HS_DRM1_2 VALUE 0x1D
		HS_DRM1_3 VALUE 0x1E
		DECOB_IF VALUE 0x1F

T_DBACK_MEM_ADDR ADDRESS 0x0084 RW
T_DBACK_MEM_ADDR RESET_VALUE 0x00000000
	ADDR BIT[12:0]

T_DBACK_MEM_DATA0 ADDRESS 0x0088 RW
T_DBACK_MEM_DATA0 RESET_VALUE 0x00000000
	DATA_31_0 BIT[31:0]

T_DBACK_MEM_DATA1 ADDRESS 0x008C RW
T_DBACK_MEM_DATA1 RESET_VALUE 0x00000000
	DATA_63_32 BIT[31:0]

T_DBACK_MEM_DATA2 ADDRESS 0x0090 RW
T_DBACK_MEM_DATA2 RESET_VALUE 0x00000000
	DATA_95_64 BIT[31:0]

T_DBACK_MEM_DATA3 ADDRESS 0x0094 RW
T_DBACK_MEM_DATA3 RESET_VALUE 0x00000000
	DATA_127_96 BIT[31:0]

T_DBACK_MEM_DATA4 ADDRESS 0x0098 RW
T_DBACK_MEM_DATA4 RESET_VALUE 0x00000000
	DATA_143_128 BIT[15:0]

T_DBACK_HS_CHc_DC_DEC_DATA0(c):(0)-(3) ARRAY 0x0000009C+0xC*c
T_DBACK_HS_CH0_DC_DEC_DATA0 ADDRESS 0x009C R
T_DBACK_HS_CH0_DC_DEC_DATA0 RESET_VALUE 0x00000000
	DECODE_DATA BIT[31:0]

T_DBACK_HS_CHc_DC_DEC_DATA1(c):(0)-(3) ARRAY 0x000000A0+0xC*c
T_DBACK_HS_CH0_DC_DEC_DATA1 ADDRESS 0x00A0 R
T_DBACK_HS_CH0_DC_DEC_DATA1 RESET_VALUE 0x00000000
	DECODE_DATA BIT[17:0]

T_DBACK_HS_CHc_DC_DEC_STAT(c):(0)-(3) ARRAY 0x000000A4+0xC*c
T_DBACK_HS_CH0_DC_DEC_STAT ADDRESS 0x00A4 R
T_DBACK_HS_CH0_DC_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CDMA_DEINT (level 4)
----------------------------------------------------------------------------------------
cdma_deint MODULE OFFSET=MODEM_TOP+0x01666000 MAX=MODEM_TOP+0x016660FF APRE= SPRE= BPRE= ABPRE= FPRE=

DINT_CFG ADDRESS 0x0000 W
DINT_CFG RESET_VALUE 0x00000000
	L_ODD_RAM_PAGE_SEL BIT[11]
	M_ODD_RAM_PAGE_SEL BIT[10]
	N_ODD_RAM_PAGE_SEL BIT[9]
	P_ODD_RAM_PAGE_SEL BIT[8]
	CHAN_RAM_ALLOC BIT[7:0]

DINT_CHw_CFG(w):(0)-(2) ARRAY 0x00000004+0x4*w
DINT_CH0_CFG ADDRESS 0x0004 W
DINT_CH0_CFG RESET_VALUE 0x00000000
	SYNC_CHAN_80M_BND BIT[3]
	NEXT_20M_BND BIT[2]

TD_BLOCK_SIZE ADDRESS 0x0014 W
TD_BLOCK_SIZE RESET_VALUE 0x00000000
	DATA BIT[15:0]

TD_INTLV_CFG_LO ADDRESS 0x0018 W
TD_INTLV_CFG_LO RESET_VALUE 0x00000000
	ROW_WIDTH BIT[2:0]

TD_INTLV_CFG_HI ADDRESS 0x001C W
TD_INTLV_CFG_HI RESET_VALUE 0x00000000
	INTLV_COLS BIT[15:8]
	INTLV_ROWS BIT[7:0]

TD_INTLV_SIZE_LO ADDRESS 0x0020 W
TD_INTLV_SIZE_LO RESET_VALUE 0x00000000
	TD_INTLV_LEN_X1 BIT[12:0]

TD_PUNCT_LO ADDRESS 0x0024 W
TD_PUNCT_LO RESET_VALUE 0x00000000
	PUNCT_PATTERN BIT[15:8]
	PUNCT_LENGTH BIT[7:3]
	TD_DEC_INT_EN BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CODE_RATE BIT[1:0]

TD_PUNCT_HI ADDRESS 0x0028 W
TD_PUNCT_HI RESET_VALUE 0x00000000
	PUNCT_PATTERN BIT[15:0]

DINT_PKT_OFFSET ADDRESS 0x0030 W
DINT_PKT_OFFSET RESET_VALUE 0x00000000
	PACKET_OFFSET BIT[6:3]
		PKT_A VALUE 0x0
		PKT_B VALUE 0x1
		PKT_C VALUE 0x2
		PKT_D VALUE 0x3
		PKT_E VALUE 0x4
		PKT_F VALUE 0x5
		PKT_G VALUE 0x6
		PKT_H VALUE 0x7
		PKT_I VALUE 0x8
		PKT_J VALUE 0x9
		PKT_K VALUE 0xA
		PKT_L VALUE 0xB
		PKT_M VALUE 0xC
		PKT_N VALUE 0xD
		PKT_P VALUE 0xE
		PKT_Q VALUE 0xF
	PACKET_TYPE BIT[2:0]
		INTLV_CFG_LO VALUE 0x0
		INTLV_CFG_HI VALUE 0x1
		BLK_SIZE_LO VALUE 0x2
		BLK_SIZE_HI VALUE 0x3
		PUNCT_LO VALUE 0x4
		PUNCT_HI VALUE 0x5
		PL_CRC_LO VALUE 0x6
		PL_CRC_HI VALUE 0x7

DINT_PKT_CFG ADDRESS 0x0034 RW
DINT_PKT_CFG RESET_VALUE 0x00000000
	DINT_PKG_CFG BIT[15:0]

DINT_TASK_OFFSET ADDRESS 0x0038 W
DINT_TASK_OFFSET RESET_VALUE 0x00000000
	DATA1 BIT[6:5]
	DATA2 BIT[4:1]
	DATA3 BIT[0]

DINT_TASK_LIST ADDRESS 0x003C RW
DINT_TASK_LIST RESET_VALUE 0x00000000
	DINT_TASK_LIST BIT[15:0]

TST_SYNC_DINT ADDRESS 0x0040 W
TST_SYNC_DINT RESET_VALUE 0x00000000
	TD_SYNC BIT[14]
	TD_DEINT_SYM1_REQ BIT[13]
	TD_DEINT_SYM0_REQ BIT[12]
	TD_DEINT_RESET BIT[11]
	TD_DEINT_ADDR_SKIP BIT[10]
	TD_DEINT_STROBE BIT[9]
	TD_DONE BIT[8]
	VD_SYNC BIT[7]
	SYMS_ACK BIT[6]
	VD_DONE BIT[5]
	SYNC80 BIT[4]
	SYNC20 BIT[2]
	SYNC5 BIT[1]
	SYNC_SLOT BIT[0]

TST_CH0_SYMS ADDRESS 0x0044 W
TST_CH0_SYMS RESET_VALUE 0x00000000
	TST_CH0_RXSYM_Q BIT[11:6]
	TST_CH0_RXSYM_I BIT[5:0]

TST_CH1_SYMS ADDRESS 0x0048 W
TST_CH1_SYMS RESET_VALUE 0x00000000
	TST_CH1_RXSYM_Q BIT[11:6]
	TST_CH1_RXSYM_I BIT[5:0]

TST_CH2_SYMS ADDRESS 0x004C W
TST_CH2_SYMS RESET_VALUE 0x00000000
	TST_CH2_RXSYM_Q BIT[11:6]
	TST_CH2_RXSYM_I BIT[5:0]

TST_SEL_DINT ADDRESS 0x0054 W
TST_SEL_DINT RESET_VALUE 0x00000000
	TST_Q_CHAN_EN BIT[4]
	TST_SEL_OB BIT[3]
	TST_SEL_TD BIT[2]
	TST_SEL_VD BIT[1]
	TST_SEL_DEM_LOC BIT[0]

DINT_OTD_CFG ADDRESS 0x0058 RW
DINT_OTD_CFG RESET_VALUE 0x00000000
	OTD_SEL BIT[1]
	CH2_CODE_TYPE BIT[0]
		CONVOLUTIONALLY_ENCODED VALUE 0x0
		TURBO_ENCODED VALUE 0x1

TST_SYS_TIME ADDRESS 0x0070 RW
TST_SYS_TIME RESET_VALUE 0x00000000
	TST_SYS_TIME BIT[12:0]

DEINT_DBG_BUS_CTL ADDRESS 0x0074 RW
DEINT_DBG_BUS_CTL RESET_VALUE 0x00000000
	DBG_MODE BIT[5:1]
	DBG_BUS_OUT_EN BIT[0]

DEC_CLR_INT_STATUS ADDRESS 0x0084 W
DEC_CLR_INT_STATUS RESET_VALUE 0x00000000
	VD_CLR_STATUS BIT[1]
	TD_CLR_STATUS BIT[0]

DEINT_CLK_STATUS ADDRESS 0x0088 R
DEINT_CLK_STATUS RESET_VALUE 0x0000000F
	CLK_MODEM_IS_OFF BIT[3:0]

DEC_DONE_INT_STATUS ADDRESS 0x008C R
DEC_DONE_INT_STATUS RESET_VALUE 0x00000000
	VD_DONE_STATUS BIT[1]
	TD_DONE_STATUS BIT[0]

DEINT_TASK_STATUS ADDRESS 0x0090 R
DEINT_TASK_STATUS RESET_VALUE 0x00000000
	FCH_EGTH_DEC_DONE BIT[12]
	FCH_QRTR_DEC_DONE BIT[11]
	FCH_HALF_DEC_DONE BIT[10]
	FCH_FULL_DEC_DONE BIT[9]
	DEC_DONE BIT[6]
	TASK_ID BIT[5:0]

DEINT_FRMHYP_STATUS ADDRESS 0x0094 R
DEINT_FRMHYP_STATUS RESET_VALUE 0x00000000
	DATA1 BIT[11:8]
	DATA2 BIT[7:4]
	DATA3 BIT[3:0]

DINT_VD_RD_ADDR ADDRESS 0x0098 R
DINT_VD_RD_ADDR RESET_VALUE 0x00000000
	DATA BIT[15:0]

DINT_FCH_CFG0 ADDRESS 0x009C RW
DINT_FCH_CFG0 RESET_VALUE 0x00000000
	RD_VD_LIN_ADDR BIT[3]
	CHAN_ID BIT[2:1]
		CH0 VALUE 0x0
		CH1 VALUE 0x1
		CH2 VALUE 0x2
		CH3 VALUE 0x3
	CHAINBACK_DEPTH BIT[0]

DINT_FCH_CFG1 ADDRESS 0x00A0 RW
DINT_FCH_CFG1 RESET_VALUE 0x00000000
	LTU_LEN BIT[28:20]
	NUM_LTU_FRM BIT[19:16]
	LTU_CRC BIT[15:0]

DINT_FCH_TRIGGER ADDRESS 0x00A4 RW
DINT_FCH_TRIGGER RESET_VALUE 0x00000000
	FCH_RAM_RD_BANK BIT[21]
		BANK0 VALUE 0x0
		BANK1 VALUE 0x1
	TRIGGER BIT[20]
	FCH_FULL_HYP_DEC_INT_EN BIT[19]
		NO VALUE 0x0
		YES VALUE 0x1
	FCH_HALF_HYP_DEC_INT_EN BIT[18]
		NO VALUE 0x0
		YES VALUE 0x1
	FCH_QRTR_HYP_DEC_INT_EN BIT[17]
		NO VALUE 0x0
		YES VALUE 0x1
	FCH_EGTH_HYP_DEC_INT_EN BIT[16]
		NO VALUE 0x0
		YES VALUE 0x1
	FCH_FULL_HYP_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FCH_HALF_HYP_EN BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FCH_QRTR_HYP_EN BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FCH_EGTH_HYP_EN BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	VALID_SYM_SIZE BIT[9:0]

DINT_FCH_WR_BANK ADDRESS 0x00A8 R
DINT_FCH_WR_BANK RESET_VALUE 0x00000000
	FCH_RAM_WR_BANK BIT[0]
		BANK0 VALUE 0x0
		BANK1 VALUE 0x1

DINT_FCH_EGTH_HYP_CFG0 ADDRESS 0x00AC RW
DINT_FCH_EGTH_HYP_CFG0 RESET_VALUE 0x00000000
	CODE_RATE BIT[27:26]
	SYMBOL_REPEAT BIT[25:24]
	INTLV_COLS BIT[23:16]
	ROW_WIDTH BIT[14:12]
	YM_THRESH BIT[11:8]
	SMT_SCALAR BIT[7:0]

DINT_FCH_EGTH_HYP_CFG1 ADDRESS 0x00B0 RW
DINT_FCH_EGTH_HYP_CFG1 RESET_VALUE 0x00000000
	BLOCK_SIZE BIT[25:16]
	VD_OUTBUF_ADDR_OFFSET BIT[9:0]

DINT_FCH_EGTH_HYP_CFG2 ADDRESS 0x00B4 RW
DINT_FCH_EGTH_HYP_CFG2 RESET_VALUE 0x00000000
	PUNCT_LENGTH BIT[29:25]
	PUNCT_PATTERN BIT[24:0]

DINT_FCH_EGTH_HYP_CFG3 ADDRESS 0x00B8 RW
DINT_FCH_EGTH_HYP_CFG3 RESET_VALUE 0x00000000
	FULL_TRACEBACK BIT[23]
	MTVA_MAX_PATH BIT[21:20]
	MTVA_YM_THRESH BIT[19:16]
	PL_CRC BIT[15:0]

DINT_FCH_QRTR_HYP_CFG0 ADDRESS 0x00BC RW
DINT_FCH_QRTR_HYP_CFG0 RESET_VALUE 0x00000000
	CODE_RATE BIT[27:26]
	SYMBOL_REPEAT BIT[25:24]
	INTLV_COLS BIT[23:16]
	ROW_WIDTH BIT[14:12]
	YM_THRESH BIT[11:8]
	SMT_SCALAR BIT[7:0]

DINT_FCH_QRTR_HYP_CFG1 ADDRESS 0x00C0 RW
DINT_FCH_QRTR_HYP_CFG1 RESET_VALUE 0x00000000
	BLOCK_SIZE BIT[25:16]
	VD_OUTBUF_ADDR_OFFSET BIT[9:0]

DINT_FCH_QRTR_HYP_CFG2 ADDRESS 0x00C4 RW
DINT_FCH_QRTR_HYP_CFG2 RESET_VALUE 0x00000000
	PUNCT_LENGTH BIT[29:25]
	PUNCT_PATTERN BIT[24:0]

DINT_FCH_QRTR_HYP_CFG3 ADDRESS 0x00C8 RW
DINT_FCH_QRTR_HYP_CFG3 RESET_VALUE 0x00000000
	FULL_TRACEBACK BIT[23]
	MTVA_MAX_PATH BIT[21:20]
	MTVA_YM_THRESH BIT[19:16]
	PL_CRC BIT[15:0]

DINT_FCH_HALF_HYP_CFG0 ADDRESS 0x00CC RW
DINT_FCH_HALF_HYP_CFG0 RESET_VALUE 0x00000000
	CODE_RATE BIT[27:26]
	SYMBOL_REPEAT BIT[25:24]
	INTLV_COLS BIT[23:16]
	ROW_WIDTH BIT[14:12]
	YM_THRESH BIT[11:8]
	SMT_SCALAR BIT[7:0]

DINT_FCH_HALF_HYP_CFG1 ADDRESS 0x00D0 RW
DINT_FCH_HALF_HYP_CFG1 RESET_VALUE 0x00000000
	BLOCK_SIZE BIT[25:16]
	VD_OUTBUF_ADDR_OFFSET BIT[9:0]

DINT_FCH_HALF_HYP_CFG2 ADDRESS 0x00D4 RW
DINT_FCH_HALF_HYP_CFG2 RESET_VALUE 0x00000000
	PUNCT_LENGTH BIT[29:25]
	PUNCT_PATTERN BIT[24:0]

DINT_FCH_HALF_HYP_CFG3 ADDRESS 0x00D8 RW
DINT_FCH_HALF_HYP_CFG3 RESET_VALUE 0x00000000
	FULL_TRACEBACK BIT[23]
	MTVA_MAX_PATH BIT[21:20]
	MTVA_YM_THRESH BIT[19:16]
	PL_CRC BIT[15:0]

DINT_FCH_FULL_HYP_CFG0 ADDRESS 0x00DC RW
DINT_FCH_FULL_HYP_CFG0 RESET_VALUE 0x00000000
	CODE_RATE BIT[27:26]
	SYMBOL_REPEAT BIT[25:24]
	INTLV_COLS BIT[23:16]
	ROW_WIDTH BIT[14:12]
	YM_THRESH BIT[11:8]
	SMT_SCALAR BIT[7:0]

DINT_FCH_FULL_HYP_CFG1 ADDRESS 0x00E0 RW
DINT_FCH_FULL_HYP_CFG1 RESET_VALUE 0x00000000
	BLOCK_SIZE BIT[25:16]
	VD_OUTBUF_ADDR_OFFSET BIT[9:0]

DINT_FCH_FULL_HYP_CFG2 ADDRESS 0x00E4 RW
DINT_FCH_FULL_HYP_CFG2 RESET_VALUE 0x00000000
	PUNCT_LENGTH BIT[29:25]
	PUNCT_PATTERN BIT[24:0]

DINT_FCH_FULL_HYP_CFG3 ADDRESS 0x00E8 RW
DINT_FCH_FULL_HYP_CFG3 RESET_VALUE 0x00000000
	FULL_TRACEBACK BIT[23]
	MTVA_MAX_PATH BIT[21:20]
	MTVA_YM_THRESH BIT[19:16]
	PL_CRC BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CDMA_WIDGET (level 4)
----------------------------------------------------------------------------------------
cdma_widget MODULE OFFSET=MODEM_TOP+0x01666100 MAX=MODEM_TOP+0x016661FF APRE= SPRE= BPRE= ABPRE= FPRE=

COMB_FUND_SOFT_DEC_IQ_WR ADDRESS 0x0000 RW
COMB_FUND_SOFT_DEC_IQ_WR RESET_VALUE 0x00000000
	I_SOFTDEC BIT[21:16]
	Q_SOFTDEC BIT[5:0]

C_SYNC_TRIG_REG ADDRESS 0x0004 C
C_SYNC_TRIG_REG RESET_VALUE 0x00000000
	C_SYNC5 BIT[2]
	C_SYNC20 BIT[1]
	C_SYNC80 BIT[0]

CH0_Q_SOFTDEC_ENABLE ADDRESS 0x0008 RW
CH0_Q_SOFTDEC_ENABLE RESET_VALUE 0x00000000
	Q_CHAN_EN BIT[0]

CH1_CONTROL ADDRESS 0x000C RW
CH1_CONTROL RESET_VALUE 0x00000000
	ENABLE BIT[31]
	SYMBOL_COUNT BIT[30:16]
	MP_ADDRESS BIT[15:0]

CH2_CONTROL ADDRESS 0x0010 RW
CH2_CONTROL RESET_VALUE 0x00000000
	ENABLE BIT[31]
	SYMBOL_COUNT BIT[30:16]
	MP_ADDRESS BIT[15:0]

CDMA_WIDGET_STATUS0 ADDRESS 0x0014 R
CDMA_WIDGET_STATUS0 RESET_VALUE 0x00000000
	SYNC5_STB BIT[31]
	SYNC20_STB BIT[30]
	CH0_RXSYM_I BIT[29:24]
	CH0_STB BIT[23]
	Q_CH_EN BIT[22]
	CH0_RXSYM_Q BIT[21:16]
	SYNC80_STB BIT[15]
	C2RD_FRAME BIT[14]
	C2RD_REQ BIT[13]
	C2RD_VALID BIT[12]
	C2RD_STATE BIT[11:9]
		IDLE VALUE 0x0
		DELAY_STATE1 VALUE 0x1
		DELAY_STATE2 VALUE 0x2
		DELAY_STATE3 VALUE 0x3
		PROCESSING_CHANNEL_1 VALUE 0x4
		PROCESSING_CHANNEL_2 VALUE 0x5
	SYMBOL_COUNT BIT[8:0]

RESET_STATUS0 ADDRESS 0x0018 C
RESET_STATUS0 RESET_VALUE 0x00000000
	CLR BIT[0]

CDMA_WIDGET_STATUS1 ADDRESS 0x001C R
CDMA_WIDGET_STATUS1 RESET_VALUE 0x00000000
	CH0_RXSYM_ACK BIT[31]
	CH2_RXSYM_I BIT[29:24]
	CH2_STB BIT[22]
	CH2_RXSYM_Q BIT[21:16]
	CH1_RXSYM_I BIT[13:8]
	CH1_STB BIT[6]
	CH1_RXSYM_Q BIT[5:0]

RESET_STATUS1 ADDRESS 0x0020 C
RESET_STATUS1 RESET_VALUE 0x00000000
	CLR BIT[0]

CDMA_WIDGET_TEST_CTL ADDRESS 0x0024 RW
CDMA_WIDGET_TEST_CTL RESET_VALUE 0x00000000
	BYPASS BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.HDR_DEINT (level 4)
----------------------------------------------------------------------------------------
hdr_deint MODULE OFFSET=MODEM_TOP+0x01667000 MAX=MODEM_TOP+0x016670FF APRE= SPRE= BPRE= ABPRE= FPRE=

HDR_DINT_STATUS ADDRESS 0x0024 R
HDR_DINT_STATUS RESET_VALUE 0x00000000
	DEINT_ACTIVE BIT[1]
		IDLE VALUE 0x0
		ACTIVE VALUE 0x1

HDR_DINT_DGB_BUS ADDRESS 0x0080 W
HDR_DINT_DGB_BUS RESET_VALUE 0x000000XX
	DBG_BUS_SEL BIT[4:2]
	DBG_BUS_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

HDR_DINT_CLK_STATUS ADDRESS 0x0084 R
HDR_DINT_CLK_STATUS RESET_VALUE 0x00000003
	HDEINT_BRIF_CLK_IS_OFF BIT[1]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	HDEINT_CLK_IS_OFF BIT[0]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.SVD_TBVD (level 4)
----------------------------------------------------------------------------------------
svd_tbvd MODULE OFFSET=MODEM_TOP+0x01668000 MAX=MODEM_TOP+0x016682FF APRE= SPRE= BPRE= ABPRE= FPRE=

SVD_TBVD_CLK_STATUS_REG ADDRESS 0x0000 R
SVD_TBVD_CLK_STATUS_REG RESET_VALUE 0x0000000F
	SVD_UMTS_IF_STAT_CLK_STATUS BIT[3]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	SVD_UMTS_IF_MAIN_CLK_STATUS BIT[2]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	SVD_CORE_CLK_STATUS BIT[1]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	TBVD_CLK_STATUS BIT[0]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1

SVD_TBVD_HW_IDLE ADDRESS 0x0004 R
SVD_TBVD_HW_IDLE RESET_VALUE 0x00000003
	SVD_IDLE BIT[1]
	TBVD_IDLE BIT[0]
		HW_ACTIVE VALUE 0x0
		HW_IDLE VALUE 0x1

SVD_TBVD_TESTBUS_ENABLE ADDRESS 0x0008 RW
SVD_TBVD_TESTBUS_ENABLE RESET_VALUE 0x00000000
	TBVD_TASK_CTRL_TESTBUS_SEL BIT[27:24]
	SVD_TESTBUS_SEL BIT[23:20]
	TBVD_TESTBUS_SEL BIT[15:12]
	TBVD_TASK_CTRL_TESTBUS_EN BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SVD_TESTBUS_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TBVD_TESTBUS_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SVD_MODE ADDRESS 0x000C W
SVD_MODE RESET_VALUE 0x000000XX
	FLUSH BIT[4]
	INITMODE_2_0 BIT[3:1]
	PACKET BIT[0]

SVD_POLY2IJ ADDRESS 0x0010 W
SVD_POLY2IJ RESET_VALUE 0x0000XXXX
	POLY2J_6_0 BIT[13:7]
	POLY2I_6_0 BIT[6:0]

SVD_POLY3IJ ADDRESS 0x0014 W
SVD_POLY3IJ RESET_VALUE 0x0000XXXX
	POLY3J_6_0 BIT[13:7]
	POLY3I_6_0 BIT[6:0]

SVD_POLY3K ADDRESS 0x0018 W
SVD_POLY3K RESET_VALUE 0x000000XX
	POLY3K_6_0 BIT[6:0]

SVD_POLY4IJ ADDRESS 0x001C W
SVD_POLY4IJ RESET_VALUE 0x0000XXXX
	POLY4J_6_0 BIT[13:7]
	POLY4I_6_0 BIT[6:0]

SVD_POLY4KL ADDRESS 0x0020 W
SVD_POLY4KL RESET_VALUE 0x0000XXXX
	POLY4L_6_0 BIT[13:7]
	POLY4K_6_0 BIT[6:0]

SVD_TESTCON ADDRESS 0x0024 W
SVD_TESTCON RESET_VALUE 0x0000000X
	TEST_CONTROL_1_0 BIT[1:0]
		MTVA VALUE 0x0
		QBITS VALUE 0x1
		DESISIONS VALUE 0x2
		CHAINBACK VALUE 0x3

SVD_TESTOUT ADDRESS 0x0028 R
SVD_TESTOUT RESET_VALUE 0x00000000
	TESTOUT_15_0 BIT[31:0]

SVD_TEST_MEM_SEL ADDRESS 0x002C W
SVD_TEST_MEM_SEL RESET_VALUE 0x000000XX
	TST_SEL_ALL BIT[6]
		ACCESS_ONE_MEMORY_AS_DEFINED_BY_BIT_5_0 VALUE 0x0
		ACCESS_ALL_MEMORIES VALUE 0x1
	RAM_SEL BIT[5:0]
		NORAM_NO_RAM_SELECTED VALUE 0x00
		ACS0_SVD_ACS_0_RAM VALUE 0x26
		ACS1_SVD_ACS_1RAM VALUE 0x27
		SVD_P_SVD_P_RAM VALUE 0x28
		SVD_SER_SVD_SER_RAM VALUE 0x29
		SVD_Q_SVD_Q_RAM VALUE 0x2A

SVD_TEST_MEM_ADDR ADDRESS 0x0030 W
SVD_TEST_MEM_ADDR RESET_VALUE 0x00000XXX
	TEST_MEM_ADDR BIT[10:0]

SVD_TEST_MEM_WRITE ADDRESS 0x0034 W
SVD_TEST_MEM_WRITE RESET_VALUE 0xXXXXXXXX
	TEST_MEM_WRITE BIT[31:0]

SVD_TEST_MEM_READ0 ADDRESS 0x0038 R
SVD_TEST_MEM_READ0 RESET_VALUE 0xXXXXXXXX
	TEST_MEM_READ0 BIT[31:0]

SVD_TEST_MEM_READ1 ADDRESS 0x003C R
SVD_TEST_MEM_READ1 RESET_VALUE 0xXXXXXXXX
	TEST_MEM_READ1 BIT[31:0]

SVD_TEST_MEM_DIN ADDRESS 0x0040 W
SVD_TEST_MEM_DIN RESET_VALUE 0xXXXXXXXX
	TEST_MEM_DIN BIT[31:0]

TBVD_DEBUG_MEM_CMD ADDRESS 0x0044 RW
TBVD_DEBUG_MEM_CMD RESET_VALUE 0x00000000
	DEBUG_EN BIT[17]
		DISABLE_DEBUG_MODE_DISABLED VALUE 0x0
		ENABLE_DEBUG_MODE_ENABLED VALUE 0x1
	READ BIT[16]
		NOT_READ_NOT_A_READ VALUE 0x0
		READ_READ VALUE 0x1
	ADDRESS BIT[15:4]
	WORD_SEL BIT[3]
		SEL_0_31_PART_SELECTION_0_TO_31 VALUE 0x0
		SEL_32_63_PART_SELECTION_32_TO_63 VALUE 0x1
	RAM_GRP_IDX BIT[2:0]
		TBVD_DECIB0 VALUE 0x0
		TBVD_DECIB1 VALUE 0x1
		NONE_SELECTED VALUE 0x2

TBVD_DEBUG_MEM_WR ADDRESS 0x0048 W
TBVD_DEBUG_MEM_WR RESET_VALUE 0x00000000
	WR_DATA BIT[31:0]

TBVD_DEBUG_MEM_RD ADDRESS 0x004C R
TBVD_DEBUG_MEM_RD RESET_VALUE 0x00000000
	RD_DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.LTE_DEMBACK_SCH_TRIF (level 4)
----------------------------------------------------------------------------------------
lte_demback_sch_trif MODULE OFFSET=MODEM_TOP+0x01669000 MAX=MODEM_TOP+0x016692FF APRE= SPRE= BPRE= ABPRE= FPRE=

LTE_DEMBACK_SCH_STATUS_WORD0 ADDRESS 0x0000 R
LTE_DEMBACK_SCH_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31]
	CMD_ACK BIT[30]
	CMD_ERROR BIT[29]

LTE_DEMBACK_SCH_SHARED_WORD0 ADDRESS 0x0100 RW
LTE_DEMBACK_SCH_SHARED_WORD0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD1 ADDRESS 0x0104 RW
LTE_DEMBACK_SCH_SHARED_WORD1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD2 ADDRESS 0x0108 RW
LTE_DEMBACK_SCH_SHARED_WORD2 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD3 ADDRESS 0x010C RW
LTE_DEMBACK_SCH_SHARED_WORD3 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD4 ADDRESS 0x0110 RW
LTE_DEMBACK_SCH_SHARED_WORD4 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD5 ADDRESS 0x0114 RW
LTE_DEMBACK_SCH_SHARED_WORD5 RESET_VALUE 0x00000000
	DATA BIT[31:0]

PDSCH_HARQ_CFG_WORD0 ADDRESS 0x0200 RW
PDSCH_HARQ_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

PDSCH_HARQ_CFG_WORD1 ADDRESS 0x0204 RW
PDSCH_HARQ_CFG_WORD1 RESET_VALUE 0x00000000
	COMPAND_3BIT_ENTRY15 BIT[31:30]
	COMPAND_3BIT_ENTRY14 BIT[29:28]
	COMPAND_3BIT_ENTRY13 BIT[27:26]
	COMPAND_3BIT_ENTRY12 BIT[25:24]
	COMPAND_3BIT_ENTRY11 BIT[23:22]
	COMPAND_3BIT_ENTRY10 BIT[21:20]
	COMPAND_3BIT_ENTRY9 BIT[19:18]
	COMPAND_3BIT_ENTRY8 BIT[17:16]
	COMPAND_3BIT_ENTRY7 BIT[15:14]
	COMPAND_3BIT_ENTRY6 BIT[13:12]
	COMPAND_3BIT_ENTRY5 BIT[11:10]
	COMPAND_3BIT_ENTRY4 BIT[9:8]
	COMPAND_3BIT_ENTRY3 BIT[7:6]
	COMPAND_3BIT_ENTRY2 BIT[5:4]
	COMPAND_3BIT_ENTRY1 BIT[3:2]
	COMPAND_3BIT_ENTRY0 BIT[1:0]

PDSCH_HARQ_CFG_WORD2 ADDRESS 0x0208 RW
PDSCH_HARQ_CFG_WORD2 RESET_VALUE 0x00000000
	COMPAND_3BIT_ENTRY31 BIT[31:30]
	COMPAND_3BIT_ENTRY30 BIT[29:28]
	COMPAND_3BIT_ENTRY29 BIT[27:26]
	COMPAND_3BIT_ENTRY28 BIT[25:24]
	COMPAND_3BIT_ENTRY27 BIT[23:22]
	COMPAND_3BIT_ENTRY26 BIT[21:20]
	COMPAND_3BIT_ENTRY25 BIT[19:18]
	COMPAND_3BIT_ENTRY24 BIT[17:16]
	COMPAND_3BIT_ENTRY23 BIT[15:14]
	COMPAND_3BIT_ENTRY22 BIT[13:12]
	COMPAND_3BIT_ENTRY21 BIT[11:10]
	COMPAND_3BIT_ENTRY20 BIT[9:8]
	COMPAND_3BIT_ENTRY19 BIT[7:6]
	COMPAND_3BIT_ENTRY18 BIT[5:4]
	COMPAND_3BIT_ENTRY17 BIT[3:2]
	COMPAND_3BIT_ENTRY16 BIT[1:0]

PDSCH_HARQ_CFG_WORD3 ADDRESS 0x020C RW
PDSCH_HARQ_CFG_WORD3 RESET_VALUE 0x00000000
	INV_COMPAND_3BIT_ENTRY3 BIT[19:15]
	INV_COMPAND_3BIT_ENTRY2 BIT[14:10]
	INV_COMPAND_3BIT_ENTRY1 BIT[9:5]
	INV_COMPAND_3BIT_ENTRY0 BIT[4:0]

PDSCH_HARQ_CFG_WORD4 ADDRESS 0x0210 RW
PDSCH_HARQ_CFG_WORD4 RESET_VALUE 0x00000000
	COMPAND_4BIT_ENTRY9 BIT[29:27]
	COMPAND_4BIT_ENTRY8 BIT[26:24]
	COMPAND_4BIT_ENTRY7 BIT[23:21]
	COMPAND_4BIT_ENTRY6 BIT[20:18]
	COMPAND_4BIT_ENTRY5 BIT[17:15]
	COMPAND_4BIT_ENTRY4 BIT[14:12]
	COMPAND_4BIT_ENTRY3 BIT[11:9]
	COMPAND_4BIT_ENTRY2 BIT[8:6]
	COMPAND_4BIT_ENTRY1 BIT[5:3]
	COMPAND_4BIT_ENTRY0 BIT[2:0]

PDSCH_HARQ_CFG_WORD5 ADDRESS 0x0214 RW
PDSCH_HARQ_CFG_WORD5 RESET_VALUE 0x00000000
	COMPAND_4BIT_ENTRY19 BIT[29:27]
	COMPAND_4BIT_ENTRY18 BIT[26:24]
	COMPAND_4BIT_ENTRY17 BIT[23:21]
	COMPAND_4BIT_ENTRY16 BIT[20:18]
	COMPAND_4BIT_ENTRY15 BIT[17:15]
	COMPAND_4BIT_ENTRY14 BIT[14:12]
	COMPAND_4BIT_ENTRY13 BIT[11:9]
	COMPAND_4BIT_ENTRY12 BIT[8:6]
	COMPAND_4BIT_ENTRY11 BIT[5:3]
	COMPAND_4BIT_ENTRY10 BIT[2:0]

PDSCH_HARQ_CFG_WORD6 ADDRESS 0x0218 RW
PDSCH_HARQ_CFG_WORD6 RESET_VALUE 0x00000000
	COMPAND_4BIT_ENTRY29 BIT[29:27]
	COMPAND_4BIT_ENTRY28 BIT[26:24]
	COMPAND_4BIT_ENTRY27 BIT[23:21]
	COMPAND_4BIT_ENTRY26 BIT[20:18]
	COMPAND_4BIT_ENTRY25 BIT[17:15]
	COMPAND_4BIT_ENTRY24 BIT[14:12]
	COMPAND_4BIT_ENTRY23 BIT[11:9]
	COMPAND_4BIT_ENTRY22 BIT[8:6]
	COMPAND_4BIT_ENTRY21 BIT[5:3]
	COMPAND_4BIT_ENTRY20 BIT[2:0]

PDSCH_HARQ_CFG_WORD7 ADDRESS 0x021C RW
PDSCH_HARQ_CFG_WORD7 RESET_VALUE 0x00000000
	INV_COMPAND_4BIT_ENTRY3 BIT[27:23]
	INV_COMPAND_4BIT_ENTRY2 BIT[22:18]
	INV_COMPAND_4BIT_ENTRY1 BIT[17:13]
	INV_COMPAND_4BIT_ENTRY0 BIT[12:8]
	COMPAND_4BIT_ENTRY31 BIT[5:3]
	COMPAND_4BIT_ENTRY30 BIT[2:0]

PDSCH_HARQ_CFG_WORD8 ADDRESS 0x0220 RW
PDSCH_HARQ_CFG_WORD8 RESET_VALUE 0x00000000
	INV_COMPAND_4BIT_ENTRY7 BIT[19:15]
	INV_COMPAND_4BIT_ENTRY6 BIT[14:10]
	INV_COMPAND_4BIT_ENTRY5 BIT[9:5]
	INV_COMPAND_4BIT_ENTRY4 BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.LTE_DEMBACK_CCH_TRIF (level 4)
----------------------------------------------------------------------------------------
lte_demback_cch_trif MODULE OFFSET=MODEM_TOP+0x0166A000 MAX=MODEM_TOP+0x0166ABFF APRE= SPRE= BPRE= ABPRE= FPRE=

LTE_DEMBACK_CCH_STATUS_WORD0 ADDRESS 0x0000 R
LTE_DEMBACK_CCH_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31]
	CMD_ACK BIT[30]
	CMD_ERROR BIT[29]

LTE_DEMBACK_CCH_SHARED_WORD0 ADDRESS 0x0100 RW
LTE_DEMBACK_CCH_SHARED_WORD0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD1 ADDRESS 0x0104 RW
LTE_DEMBACK_CCH_SHARED_WORD1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD2 ADDRESS 0x0108 RW
LTE_DEMBACK_CCH_SHARED_WORD2 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD3 ADDRESS 0x010C RW
LTE_DEMBACK_CCH_SHARED_WORD3 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD4 ADDRESS 0x0110 RW
LTE_DEMBACK_CCH_SHARED_WORD4 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD5 ADDRESS 0x0114 RW
LTE_DEMBACK_CCH_SHARED_WORD5 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD6 ADDRESS 0x0118 RW
LTE_DEMBACK_CCH_SHARED_WORD6 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD7 ADDRESS 0x011C RW
LTE_DEMBACK_CCH_SHARED_WORD7 RESET_VALUE 0x00000000
	DATA BIT[31:0]

PDCCH_DEINT_CFG_WORD0 ADDRESS 0x0200 RW
PDCCH_DEINT_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

PDCCH_DEINT_CFG_WORD1 ADDRESS 0x0204 RW
PDCCH_DEINT_CFG_WORD1 RESET_VALUE 0x00000000
	REGS_PER_RB_SYMB3 BIT[27:26]
	REGS_PER_RB_SYMB2 BIT[25:24]
	REGS_PER_RB_SYMB1 BIT[23:22]
	REGS_PER_RB_SYMB0 BIT[21:20]
	REG_HEIGHT_SYMB3 BIT[19:17]
	REG_HEIGHT_SYMB2 BIT[16:14]
	REG_HEIGHT_SYMB1 BIT[13:11]
	REG_HEIGHT_SYMB0 BIT[10:8]
	NUM_RB BIT[7:0]

PDCCH_DEINT_CFG_WORD2 ADDRESS 0x0208 RW
PDCCH_DEINT_CFG_WORD2 RESET_VALUE 0x00000000
	PDCCH_UE_PAYLOAD_SIZE1 BIT[30:24]
	PDCCH_UE_PAYLOAD_SIZE0 BIT[22:16]
	PDCCH_CM_PAYLOAD_SIZE1 BIT[14:8]
	PDCCH_CM_PAYLOAD_SIZE0 BIT[6:0]

SYMBOL0_REG_MAP_0_WORD0 ADDRESS 0x0300 RW
SYMBOL0_REG_MAP_0_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

SYMBOL0_REG_MAP_0_WORD1 ADDRESS 0x0304 RW
SYMBOL0_REG_MAP_0_WORD1 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_31_0 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD2 ADDRESS 0x0308 RW
SYMBOL0_REG_MAP_0_WORD2 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_63_32 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD3 ADDRESS 0x030C RW
SYMBOL0_REG_MAP_0_WORD3 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_95_64 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD4 ADDRESS 0x0310 RW
SYMBOL0_REG_MAP_0_WORD4 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_127_96 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD5 ADDRESS 0x0314 RW
SYMBOL0_REG_MAP_0_WORD5 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_159_128 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD6 ADDRESS 0x0318 RW
SYMBOL0_REG_MAP_0_WORD6 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_191_160 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD7 ADDRESS 0x031C RW
SYMBOL0_REG_MAP_0_WORD7 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_199_192 BIT[7:0]

SYMBOL0_REG_MAP_1_WORD0 ADDRESS 0x0400 RW
SYMBOL0_REG_MAP_1_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

SYMBOL0_REG_MAP_1_WORD1 ADDRESS 0x0404 RW
SYMBOL0_REG_MAP_1_WORD1 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_31_0 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD2 ADDRESS 0x0408 RW
SYMBOL0_REG_MAP_1_WORD2 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_63_32 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD3 ADDRESS 0x040C RW
SYMBOL0_REG_MAP_1_WORD3 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_95_64 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD4 ADDRESS 0x0410 RW
SYMBOL0_REG_MAP_1_WORD4 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_127_96 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD5 ADDRESS 0x0414 RW
SYMBOL0_REG_MAP_1_WORD5 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_159_128 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD6 ADDRESS 0x0418 RW
SYMBOL0_REG_MAP_1_WORD6 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_191_160 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD7 ADDRESS 0x041C RW
SYMBOL0_REG_MAP_1_WORD7 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_199_192 BIT[7:0]

SYMBOL0_REG_MAP_2_WORD0 ADDRESS 0x0500 RW
SYMBOL0_REG_MAP_2_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

SYMBOL0_REG_MAP_2_WORD1 ADDRESS 0x0504 RW
SYMBOL0_REG_MAP_2_WORD1 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_31_0 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD2 ADDRESS 0x0508 RW
SYMBOL0_REG_MAP_2_WORD2 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_63_32 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD3 ADDRESS 0x050C RW
SYMBOL0_REG_MAP_2_WORD3 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_95_64 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD4 ADDRESS 0x0510 RW
SYMBOL0_REG_MAP_2_WORD4 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_127_96 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD5 ADDRESS 0x0514 RW
SYMBOL0_REG_MAP_2_WORD5 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_159_128 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD6 ADDRESS 0x0518 RW
SYMBOL0_REG_MAP_2_WORD6 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_191_160 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD7 ADDRESS 0x051C RW
SYMBOL0_REG_MAP_2_WORD7 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_199_192 BIT[7:0]

SYMBOL1_REG_MAP_0_WORD0 ADDRESS 0x0600 RW
SYMBOL1_REG_MAP_0_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

SYMBOL1_REG_MAP_0_WORD1 ADDRESS 0x0604 RW
SYMBOL1_REG_MAP_0_WORD1 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_31_0 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD2 ADDRESS 0x0608 RW
SYMBOL1_REG_MAP_0_WORD2 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_63_32 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD3 ADDRESS 0x060C RW
SYMBOL1_REG_MAP_0_WORD3 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_95_64 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD4 ADDRESS 0x0610 RW
SYMBOL1_REG_MAP_0_WORD4 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_127_96 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD5 ADDRESS 0x0614 RW
SYMBOL1_REG_MAP_0_WORD5 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_159_128 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD6 ADDRESS 0x0618 RW
SYMBOL1_REG_MAP_0_WORD6 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_191_160 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD7 ADDRESS 0x061C RW
SYMBOL1_REG_MAP_0_WORD7 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_223_192 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD8 ADDRESS 0x0620 RW
SYMBOL1_REG_MAP_0_WORD8 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_255_224 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD9 ADDRESS 0x0624 RW
SYMBOL1_REG_MAP_0_WORD9 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_287_256 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD10 ADDRESS 0x0628 RW
SYMBOL1_REG_MAP_0_WORD10 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_299_288 BIT[11:0]

SYMBOL1_REG_MAP_1_WORD0 ADDRESS 0x0700 RW
SYMBOL1_REG_MAP_1_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

SYMBOL1_REG_MAP_1_WORD1 ADDRESS 0x0704 RW
SYMBOL1_REG_MAP_1_WORD1 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_31_0 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD2 ADDRESS 0x0708 RW
SYMBOL1_REG_MAP_1_WORD2 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_63_32 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD3 ADDRESS 0x070C RW
SYMBOL1_REG_MAP_1_WORD3 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_95_64 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD4 ADDRESS 0x0710 RW
SYMBOL1_REG_MAP_1_WORD4 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_127_96 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD5 ADDRESS 0x0714 RW
SYMBOL1_REG_MAP_1_WORD5 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_159_128 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD6 ADDRESS 0x0718 RW
SYMBOL1_REG_MAP_1_WORD6 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_191_160 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD7 ADDRESS 0x071C RW
SYMBOL1_REG_MAP_1_WORD7 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_223_192 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD8 ADDRESS 0x0720 RW
SYMBOL1_REG_MAP_1_WORD8 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_255_224 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD9 ADDRESS 0x0724 RW
SYMBOL1_REG_MAP_1_WORD9 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_287_256 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD10 ADDRESS 0x0728 RW
SYMBOL1_REG_MAP_1_WORD10 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_299_288 BIT[11:0]

SYMBOL2_REG_MAP_WORD0 ADDRESS 0x0800 RW
SYMBOL2_REG_MAP_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

SYMBOL2_REG_MAP_WORD1 ADDRESS 0x0804 RW
SYMBOL2_REG_MAP_WORD1 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_31_0 BIT[31:0]

SYMBOL2_REG_MAP_WORD2 ADDRESS 0x0808 RW
SYMBOL2_REG_MAP_WORD2 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_63_32 BIT[31:0]

SYMBOL2_REG_MAP_WORD3 ADDRESS 0x080C RW
SYMBOL2_REG_MAP_WORD3 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_95_64 BIT[31:0]

SYMBOL2_REG_MAP_WORD4 ADDRESS 0x0810 RW
SYMBOL2_REG_MAP_WORD4 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_127_96 BIT[31:0]

SYMBOL2_REG_MAP_WORD5 ADDRESS 0x0814 RW
SYMBOL2_REG_MAP_WORD5 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_159_128 BIT[31:0]

SYMBOL2_REG_MAP_WORD6 ADDRESS 0x0818 RW
SYMBOL2_REG_MAP_WORD6 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_191_160 BIT[31:0]

SYMBOL2_REG_MAP_WORD7 ADDRESS 0x081C RW
SYMBOL2_REG_MAP_WORD7 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_223_192 BIT[31:0]

SYMBOL2_REG_MAP_WORD8 ADDRESS 0x0820 RW
SYMBOL2_REG_MAP_WORD8 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_255_224 BIT[31:0]

SYMBOL2_REG_MAP_WORD9 ADDRESS 0x0824 RW
SYMBOL2_REG_MAP_WORD9 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_287_256 BIT[31:0]

SYMBOL2_REG_MAP_WORD10 ADDRESS 0x0828 RW
SYMBOL2_REG_MAP_WORD10 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_299_288 BIT[11:0]

PBCH_DEINT_CFG_WORD0 ADDRESS 0x0900 RW
PBCH_DEINT_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

PBCH_DEINT_CFG_WORD1 ADDRESS 0x0904 RW
PBCH_DEINT_CFG_WORD1 RESET_VALUE 0x00000000
	PBCH_PAYLOAD_SIZE BIT[17:12]
	PBCH_LLR_LENGTH BIT[9:0]

PBCH_DEINT_CFG_WORD2 ADDRESS 0x0908 RW
PBCH_DEINT_CFG_WORD2 RESET_VALUE 0x00000000
	PBCH_START_OFFSET_3 BIT[31:24]
	PBCH_START_OFFSET_2 BIT[23:16]
	PBCH_START_OFFSET_1 BIT[15:8]
	PBCH_START_OFFSET_0 BIT[7:0]

PBCH_DEINT_CFG_WORD3 ADDRESS 0x090C RW
PBCH_DEINT_CFG_WORD3 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF0_0 BIT[30:0]

PBCH_DEINT_CFG_WORD4 ADDRESS 0x0910 RW
PBCH_DEINT_CFG_WORD4 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF0_1 BIT[30:0]

PBCH_DEINT_CFG_WORD5 ADDRESS 0x0914 RW
PBCH_DEINT_CFG_WORD5 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF1_0 BIT[30:0]

PBCH_DEINT_CFG_WORD6 ADDRESS 0x0918 RW
PBCH_DEINT_CFG_WORD6 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF1_1 BIT[30:0]

PBCH_DEINT_CFG_WORD7 ADDRESS 0x091C RW
PBCH_DEINT_CFG_WORD7 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF2_0 BIT[30:0]

PBCH_DEINT_CFG_WORD8 ADDRESS 0x0920 RW
PBCH_DEINT_CFG_WORD8 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF2_1 BIT[30:0]

PBCH_DEINT_CFG_WORD9 ADDRESS 0x0924 RW
PBCH_DEINT_CFG_WORD9 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF3_0 BIT[30:0]

PBCH_DEINT_CFG_WORD10 ADDRESS 0x0928 RW
PBCH_DEINT_CFG_WORD10 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF3_1 BIT[30:0]

PDCCH_REG_REORDER_WORD0 ADDRESS 0x0A00 RW
PDCCH_REG_REORDER_WORD0 RESET_VALUE 0x00000000
	SW_DBG_TAG BIT[31:28]
	OPCODE BIT[23:18]
	FRAME_IDX BIT[13:4]
	SUBF_IDX BIT[3:0]

PDCCH_REG_REORDER_WORD1 ADDRESS 0x0A04 RW
PDCCH_REG_REORDER_WORD1 RESET_VALUE 0x00000000
	PDCCH_MP_START_ADDRESS BIT[31:16]
	NUM_REG_MOD9_CFI3 BIT[15:12]
	SYMBOL1_REG_MAP_INDEX BIT[4]
	SYMBOL0_REG_MAP_INDEX BIT[3:2]
	NUM_PHICH_SYMBOLS BIT[1:0]

PDCCH_REG_REORDER_WORD2 ADDRESS 0x0A08 RW
PDCCH_REG_REORDER_WORD2 RESET_VALUE 0x00000000
	COL_INDEX_FIRST_REG_CFI3 BIT[29:25]
	ROW_INDEX_FIRST_REG_CFI3 BIT[24:20]
	COL_INDEX_FIRST_REG_CFI2 BIT[19:15]
	ROW_INDEX_FIRST_REG_CFI2 BIT[14:10]
	COL_INDEX_FIRST_REG_CFI1 BIT[9:5]
	ROW_INDEX_FIRST_REG_CFI1 BIT[4:0]

PDCCH_REG_REORDER_WORD3 ADDRESS 0x0A0C RW
PDCCH_REG_REORDER_WORD3 RESET_VALUE 0x00000000
	NUM_CCE_CFI3 BIT[30:24]
	NUM_REG_MOD9_CFI2 BIT[23:20]
	NUM_CCE_CFI2 BIT[18:12]
	NUM_REG_MOD9_CFI1 BIT[11:8]
	NUM_CCE_CFI1 BIT[6:0]

PDCCH_REG_REORDER_WORD4 ADDRESS 0x0A10 RW
PDCCH_REG_REORDER_WORD4 RESET_VALUE 0x00000000
	PDCCH_FF_X2_SCRAMBLE_SEED BIT[30:0]

PBCH_FOH_WORD0 ADDRESS 0x0B00 RW
PBCH_FOH_WORD0 RESET_VALUE 0x00000000
	SW_DBG_TAG BIT[31:28]
	OPCODE BIT[23:18]
	FRAME_IDX BIT[13:4]
	SUBF_IDX BIT[3:0]

PBCH_FOH_WORD1 ADDRESS 0x0B04 RW
PBCH_FOH_WORD1 RESET_VALUE 0x00000000
	CURR_FRAME_PBCH_MP_START_ADDR BIT[31:16]
	PREV_FRAME_MASK BIT[15:12]
	FOH_RESET BIT[10]
	FOH_STATE BIT[9:8]
		SFN_FOH0 VALUE 0x0
		SFN_FOH1 VALUE 0x1
		SFN_FOH2 VALUE 0x2
		SFN_FOH3 VALUE 0x3
	ACH_MASK BIT[6:4]
	FOH_MASK BIT[3:0]

PBCH_FOH_WORD2 ADDRESS 0x0B08 RW
PBCH_FOH_WORD2 RESET_VALUE 0x00000000
	PREV_FRAMES_PBCH_MP_START_ADDR BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.LTE_REENC_TS_TRIF (level 4)
----------------------------------------------------------------------------------------
lte_reenc_ts_trif MODULE OFFSET=MODEM_TOP+0x0166B000 MAX=MODEM_TOP+0x0166B3FF APRE= SPRE= BPRE= ABPRE= FPRE=

PDSCH_REENC_TB_CFG_WORD0 ADDRESS 0x0100 RW
PDSCH_REENC_TB_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	DECOB_START_ADDR BIT[17:2]
	DECOB_START_BYTE BIT[1:0]

PDSCH_REENC_TB_CFG_WORD1 ADDRESS 0x0104 RW
PDSCH_REENC_TB_CFG_WORD1 RESET_VALUE 0x00000000
	REENC_OUTPUT_START_ADDR BIT[15:0]

PDSCH_REENC_TB_CFG_WORD2 ADDRESS 0x0108 RW
PDSCH_REENC_TB_CFG_WORD2 RESET_VALUE 0x00000000
	CINIT_1 BIT[30:0]

PDSCH_REENC_CB_WORD0 ADDRESS 0x0200 RW
PDSCH_REENC_CB_WORD0 RESET_VALUE 0x00000000
	LAST_CBLK BIT[25]
	FIRST_CBLK BIT[24]
	OPCODE BIT[23:18]
	CBLK_SZ BIT[12:0]

PDSCH_REENC_CB_WORD1 ADDRESS 0x0204 RW
PDSCH_REENC_CB_WORD1 RESET_VALUE 0x00000000
	E_SZ BIT[16:0]

PDSCH_REENC_CB_WORD2 ADDRESS 0x0208 RW
PDSCH_REENC_CB_WORD2 RESET_VALUE 0x00000000
	CIR_BUF_OFFSET BIT[30:16]
	CIR_BUF_SZ BIT[14:0]

PBCH_REENC_WORD0 ADDRESS 0x0300 RW
PBCH_REENC_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	REENC_OUTPUT_START_ADDR BIT[15:0]

PBCH_REENC_WORD1 ADDRESS 0x0304 RW
PBCH_REENC_WORD1 RESET_VALUE 0x00000000
	CP_TYPE BIT[24]
		CP_NORMAL VALUE 0x0
		CP_EXTENDED VALUE 0x1
	PBCH_DATA BIT[23:0]

PBCH_REENC_WORD2 ADDRESS 0x0308 RW
PBCH_REENC_WORD2 RESET_VALUE 0x00000000
	TX_ANT_TYPE BIT[10:9]
	CINIT_1 BIT[8:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.W_DBACK_HS_TRIF (level 4)
----------------------------------------------------------------------------------------
w_dback_hs_trif MODULE OFFSET=MODEM_TOP+0x0166C000 MAX=MODEM_TOP+0x0166C3FF APRE= SPRE= BPRE= ABPRE= FPRE=

W_DBACK_HS_SHARED_WORD0 ADDRESS 0x0100 RW
W_DBACK_HS_SHARED_WORD0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD1 ADDRESS 0x0104 RW
W_DBACK_HS_SHARED_WORD1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD2 ADDRESS 0x0108 RW
W_DBACK_HS_SHARED_WORD2 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD3 ADDRESS 0x010C RW
W_DBACK_HS_SHARED_WORD3 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD4 ADDRESS 0x0110 RW
W_DBACK_HS_SHARED_WORD4 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD5 ADDRESS 0x0114 RW
W_DBACK_HS_SHARED_WORD5 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD6 ADDRESS 0x0118 RW
W_DBACK_HS_SHARED_WORD6 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD7 ADDRESS 0x011C RW
W_DBACK_HS_SHARED_WORD7 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD8 ADDRESS 0x0120 RW
W_DBACK_HS_SHARED_WORD8 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD9 ADDRESS 0x0124 RW
W_DBACK_HS_SHARED_WORD9 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD10 ADDRESS 0x0128 RW
W_DBACK_HS_SHARED_WORD10 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD11 ADDRESS 0x012C RW
W_DBACK_HS_SHARED_WORD11 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD12 ADDRESS 0x0130 RW
W_DBACK_HS_SHARED_WORD12 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD13 ADDRESS 0x0134 RW
W_DBACK_HS_SHARED_WORD13 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD14 ADDRESS 0x0138 RW
W_DBACK_HS_SHARED_WORD14 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD15 ADDRESS 0x013C RW
W_DBACK_HS_SHARED_WORD15 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD16 ADDRESS 0x0140 RW
W_DBACK_HS_SHARED_WORD16 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD17 ADDRESS 0x0144 RW
W_DBACK_HS_SHARED_WORD17 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD18 ADDRESS 0x0148 RW
W_DBACK_HS_SHARED_WORD18 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD19 ADDRESS 0x014C RW
W_DBACK_HS_SHARED_WORD19 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD20 ADDRESS 0x0150 RW
W_DBACK_HS_SHARED_WORD20 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD21 ADDRESS 0x0154 RW
W_DBACK_HS_SHARED_WORD21 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD22 ADDRESS 0x0158 RW
W_DBACK_HS_SHARED_WORD22 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD23 ADDRESS 0x015C RW
W_DBACK_HS_SHARED_WORD23 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD24 ADDRESS 0x0160 RW
W_DBACK_HS_SHARED_WORD24 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD25 ADDRESS 0x0164 RW
W_DBACK_HS_SHARED_WORD25 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD26 ADDRESS 0x0168 RW
W_DBACK_HS_SHARED_WORD26 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD27 ADDRESS 0x016C RW
W_DBACK_HS_SHARED_WORD27 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD28 ADDRESS 0x0170 RW
W_DBACK_HS_SHARED_WORD28 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD29 ADDRESS 0x0174 RW
W_DBACK_HS_SHARED_WORD29 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD30 ADDRESS 0x0178 RW
W_DBACK_HS_SHARED_WORD30 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD31 ADDRESS 0x017C RW
W_DBACK_HS_SHARED_WORD31 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD32 ADDRESS 0x0180 RW
W_DBACK_HS_SHARED_WORD32 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD33 ADDRESS 0x0184 RW
W_DBACK_HS_SHARED_WORD33 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD34 ADDRESS 0x0188 RW
W_DBACK_HS_SHARED_WORD34 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD35 ADDRESS 0x018C RW
W_DBACK_HS_SHARED_WORD35 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD36 ADDRESS 0x0190 RW
W_DBACK_HS_SHARED_WORD36 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD37 ADDRESS 0x0194 RW
W_DBACK_HS_SHARED_WORD37 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD38 ADDRESS 0x0198 RW
W_DBACK_HS_SHARED_WORD38 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD39 ADDRESS 0x019C RW
W_DBACK_HS_SHARED_WORD39 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD40 ADDRESS 0x01A0 RW
W_DBACK_HS_SHARED_WORD40 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD41 ADDRESS 0x01A4 RW
W_DBACK_HS_SHARED_WORD41 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD42 ADDRESS 0x01A8 RW
W_DBACK_HS_SHARED_WORD42 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD43 ADDRESS 0x01AC RW
W_DBACK_HS_SHARED_WORD43 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD44 ADDRESS 0x01B0 RW
W_DBACK_HS_SHARED_WORD44 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD45 ADDRESS 0x01B4 RW
W_DBACK_HS_SHARED_WORD45 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD46 ADDRESS 0x01B8 RW
W_DBACK_HS_SHARED_WORD46 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD47 ADDRESS 0x01BC RW
W_DBACK_HS_SHARED_WORD47 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD48 ADDRESS 0x01C0 RW
W_DBACK_HS_SHARED_WORD48 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD49 ADDRESS 0x01C4 RW
W_DBACK_HS_SHARED_WORD49 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD50 ADDRESS 0x01C8 RW
W_DBACK_HS_SHARED_WORD50 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD51 ADDRESS 0x01CC RW
W_DBACK_HS_SHARED_WORD51 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD52 ADDRESS 0x01D0 RW
W_DBACK_HS_SHARED_WORD52 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD53 ADDRESS 0x01D4 RW
W_DBACK_HS_SHARED_WORD53 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD54 ADDRESS 0x01D8 RW
W_DBACK_HS_SHARED_WORD54 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD55 ADDRESS 0x01DC RW
W_DBACK_HS_SHARED_WORD55 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD56 ADDRESS 0x01E0 RW
W_DBACK_HS_SHARED_WORD56 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD57 ADDRESS 0x01E4 RW
W_DBACK_HS_SHARED_WORD57 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_TD_DECIB_WRITER_WORD0 ADDRESS 0x0200 RW
W_DBACK_HS_TD_DECIB_WRITER_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	FIRST_CB BIT[1]
		NOT_FIRST_CB VALUE 0x0
		FIRST_CB VALUE 0x1
	TDECIB_IDX BIT[0]
		PING VALUE 0x0
		PONG VALUE 0x1

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD0 ADDRESS 0x0300 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD1 ADDRESS 0x0304 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD1 RESET_VALUE 0x00000000
	EINI_RM1 BIT[31:16]
	RM1_TYPE BIT[15]
		NO_RM VALUE 0x0
		PUNC VALUE 0x1
	CODE_BLK_SIZE BIT[12:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD2 ADDRESS 0x0308 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD2 RESET_VALUE 0x00000000
	NUM_CODE_BLK BIT[20:17]
	EPLUS1_RM1 BIT[16:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD3 ADDRESS 0x030C RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD3 RESET_VALUE 0x00000000
	EMINUS1_RM1 BIT[16:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD4 ADDRESS 0x0310 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD4 RESET_VALUE 0x00000000
	EPLUS2_RM1 BIT[31:16]
	EMINUS2_RM1 BIT[15:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD5 ADDRESS 0x0314 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD5 RESET_VALUE 0x00000000
	DRMB_SYS_RD_START_ADDRESS BIT[17:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD6 ADDRESS 0x0318 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD6 RESET_VALUE 0x00000000
	DRMB_P1_RD_START_ADDRESS BIT[17:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD7 ADDRESS 0x031C RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD7 RESET_VALUE 0x00000000
	DRMB_P2_RD_START_ADDRESS BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.W_DBACK_NONHS_TRIF (level 4)
----------------------------------------------------------------------------------------
w_dback_nonhs_trif MODULE OFFSET=MODEM_TOP+0x0166D000 MAX=MODEM_TOP+0x0166D3FF APRE= SPRE= BPRE= ABPRE= FPRE=

W_DBACK_NONHS_SHARED_WORD0 ADDRESS 0x0100 RW
W_DBACK_NONHS_SHARED_WORD0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD1 ADDRESS 0x0104 RW
W_DBACK_NONHS_SHARED_WORD1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD2 ADDRESS 0x0108 RW
W_DBACK_NONHS_SHARED_WORD2 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD3 ADDRESS 0x010C RW
W_DBACK_NONHS_SHARED_WORD3 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD4 ADDRESS 0x0110 RW
W_DBACK_NONHS_SHARED_WORD4 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD5 ADDRESS 0x0114 RW
W_DBACK_NONHS_SHARED_WORD5 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD6 ADDRESS 0x0118 RW
W_DBACK_NONHS_SHARED_WORD6 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD7 ADDRESS 0x011C RW
W_DBACK_NONHS_SHARED_WORD7 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_DRM_CFG_WORD0 ADDRESS 0x0200 RW
W_DBACK_NONHS_DRM_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

W_DBACK_NONHS_DRM_CFG_WORD1 ADDRESS 0x0204 RW
W_DBACK_NONHS_DRM_CFG_WORD1 RESET_VALUE 0x00000000
	WCB_ADDR_COL_2 BIT[30:16]
	WCB_ADDR_COL_1 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD2 ADDRESS 0x0208 RW
W_DBACK_NONHS_DRM_CFG_WORD2 RESET_VALUE 0x00000000
	WCB_ADDR_COL_4 BIT[30:16]
	WCB_ADDR_COL_3 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD3 ADDRESS 0x020C RW
W_DBACK_NONHS_DRM_CFG_WORD3 RESET_VALUE 0x00000000
	WCB_ADDR_COL_6 BIT[30:16]
	WCB_ADDR_COL_5 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD4 ADDRESS 0x0210 RW
W_DBACK_NONHS_DRM_CFG_WORD4 RESET_VALUE 0x00000000
	WCB_ADDR_COL_8 BIT[30:16]
	WCB_ADDR_COL_7 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD5 ADDRESS 0x0214 RW
W_DBACK_NONHS_DRM_CFG_WORD5 RESET_VALUE 0x00000000
	WCB_ADDR_COL_10 BIT[30:16]
	WCB_ADDR_COL_9 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD6 ADDRESS 0x0218 RW
W_DBACK_NONHS_DRM_CFG_WORD6 RESET_VALUE 0x00000000
	WCB_ADDR_COL_12 BIT[30:16]
	WCB_ADDR_COL_11 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD7 ADDRESS 0x021C RW
W_DBACK_NONHS_DRM_CFG_WORD7 RESET_VALUE 0x00000000
	WCB_ADDR_COL_14 BIT[30:16]
	WCB_ADDR_COL_13 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD8 ADDRESS 0x0220 RW
W_DBACK_NONHS_DRM_CFG_WORD8 RESET_VALUE 0x00000000
	WCB_ADDR_COL_16 BIT[30:16]
	WCB_ADDR_COL_15 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD9 ADDRESS 0x0224 RW
W_DBACK_NONHS_DRM_CFG_WORD9 RESET_VALUE 0x00000000
	WCB_ADDR_COL_18 BIT[30:16]
	WCB_ADDR_COL_17 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD10 ADDRESS 0x0228 RW
W_DBACK_NONHS_DRM_CFG_WORD10 RESET_VALUE 0x00000000
	WCB_ADDR_COL_20 BIT[30:16]
	WCB_ADDR_COL_19 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD11 ADDRESS 0x022C RW
W_DBACK_NONHS_DRM_CFG_WORD11 RESET_VALUE 0x00000000
	WCB_ADDR_COL_22 BIT[30:16]
	WCB_ADDR_COL_21 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD12 ADDRESS 0x0230 RW
W_DBACK_NONHS_DRM_CFG_WORD12 RESET_VALUE 0x00000000
	WCB_ADDR_COL_24 BIT[30:16]
	WCB_ADDR_COL_23 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD13 ADDRESS 0x0234 RW
W_DBACK_NONHS_DRM_CFG_WORD13 RESET_VALUE 0x00000000
	WCB_ADDR_COL_26 BIT[30:16]
	WCB_ADDR_COL_25 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD14 ADDRESS 0x0238 RW
W_DBACK_NONHS_DRM_CFG_WORD14 RESET_VALUE 0x00000000
	WCB_ADDR_COL_28 BIT[30:16]
	WCB_ADDR_COL_27 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD15 ADDRESS 0x023C RW
W_DBACK_NONHS_DRM_CFG_WORD15 RESET_VALUE 0x00000000
	WCB_ADDR_COL_29 BIT[14:0]

W_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD0 ADDRESS 0x0300 RW
W_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	NUM_CODED_BLK BIT[4:0]

W_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD1 ADDRESS 0x0304 RW
W_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD1 RESET_VALUE 0x00000000
	DRM_SCALE_FACTOR BIT[31:30]
		SCALE_1 VALUE 0x0
		SCALE_3_4 VALUE 0x1
		SCALE_1_2 VALUE 0x2
	CODE_BLK_SIZE BIT[28:16]
	STORAGE_DIR BIT[15]
		DECR_ADDR VALUE 0x0
		INCR_ADDR VALUE 0x1
	DRMB_START_ADDRESS BIT[10:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.T_DBACK_TRIF (level 4)
----------------------------------------------------------------------------------------
t_dback_trif MODULE OFFSET=MODEM_TOP+0x0166E000 MAX=MODEM_TOP+0x0166E4FF APRE= SPRE= BPRE= ABPRE= FPRE=

T_DBACK_SHARED_WORD0 ADDRESS 0x0100 RW
T_DBACK_SHARED_WORD0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD1 ADDRESS 0x0104 RW
T_DBACK_SHARED_WORD1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD2 ADDRESS 0x0108 RW
T_DBACK_SHARED_WORD2 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD3 ADDRESS 0x010C RW
T_DBACK_SHARED_WORD3 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD4 ADDRESS 0x0110 RW
T_DBACK_SHARED_WORD4 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD5 ADDRESS 0x0114 RW
T_DBACK_SHARED_WORD5 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD6 ADDRESS 0x0118 RW
T_DBACK_SHARED_WORD6 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD7 ADDRESS 0x011C RW
T_DBACK_SHARED_WORD7 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD8 ADDRESS 0x0120 RW
T_DBACK_SHARED_WORD8 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD9 ADDRESS 0x0124 RW
T_DBACK_SHARED_WORD9 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD10 ADDRESS 0x0128 RW
T_DBACK_SHARED_WORD10 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD11 ADDRESS 0x012C RW
T_DBACK_SHARED_WORD11 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD12 ADDRESS 0x0130 RW
T_DBACK_SHARED_WORD12 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD13 ADDRESS 0x0134 RW
T_DBACK_SHARED_WORD13 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD14 ADDRESS 0x0138 RW
T_DBACK_SHARED_WORD14 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD15 ADDRESS 0x013C RW
T_DBACK_SHARED_WORD15 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD16 ADDRESS 0x0140 RW
T_DBACK_SHARED_WORD16 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD17 ADDRESS 0x0144 RW
T_DBACK_SHARED_WORD17 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD18 ADDRESS 0x0148 RW
T_DBACK_SHARED_WORD18 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD19 ADDRESS 0x014C RW
T_DBACK_SHARED_WORD19 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD20 ADDRESS 0x0150 RW
T_DBACK_SHARED_WORD20 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD21 ADDRESS 0x0154 RW
T_DBACK_SHARED_WORD21 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD22 ADDRESS 0x0158 RW
T_DBACK_SHARED_WORD22 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD23 ADDRESS 0x015C RW
T_DBACK_SHARED_WORD23 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD24 ADDRESS 0x0160 RW
T_DBACK_SHARED_WORD24 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD25 ADDRESS 0x0164 RW
T_DBACK_SHARED_WORD25 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD26 ADDRESS 0x0168 RW
T_DBACK_SHARED_WORD26 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD27 ADDRESS 0x016C RW
T_DBACK_SHARED_WORD27 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD28 ADDRESS 0x0170 RW
T_DBACK_SHARED_WORD28 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD29 ADDRESS 0x0174 RW
T_DBACK_SHARED_WORD29 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD30 ADDRESS 0x0178 RW
T_DBACK_SHARED_WORD30 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD31 ADDRESS 0x017C RW
T_DBACK_SHARED_WORD31 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD32 ADDRESS 0x0180 RW
T_DBACK_SHARED_WORD32 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD33 ADDRESS 0x0184 RW
T_DBACK_SHARED_WORD33 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD34 ADDRESS 0x0188 RW
T_DBACK_SHARED_WORD34 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD35 ADDRESS 0x018C RW
T_DBACK_SHARED_WORD35 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD36 ADDRESS 0x0190 RW
T_DBACK_SHARED_WORD36 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD37 ADDRESS 0x0194 RW
T_DBACK_SHARED_WORD37 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD38 ADDRESS 0x0198 RW
T_DBACK_SHARED_WORD38 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_NONHS_DRM_CFG_WORD0 ADDRESS 0x0200 RW
T_DBACK_NONHS_DRM_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

T_DBACK_NONHS_DRM_CFG_WORD1 ADDRESS 0x0204 RW
T_DBACK_NONHS_DRM_CFG_WORD1 RESET_VALUE 0x00000000
	DEINT_MODE BIT[19]
		FRAME VALUE 0x0
		TIMESLOT VALUE 0x1
	NUM_OF_TS BIT[18:16]
	WCB_ADDR_SF0 BIT[14:8]
	WCB_ADDR_SF1 BIT[6:0]

T_DBACK_NONHS_DRM_CFG_WORD2 ADDRESS 0x0208 RW
T_DBACK_NONHS_DRM_CFG_WORD2 RESET_VALUE 0x00000000
	CH_CAP_G2_0 BIT[26:21]
	NUM_CHS_G2_0 BIT[19:16]
	SF1_CH_0 BIT[15]
		SPREAD_16 VALUE 0x0
		SPREAD_1 VALUE 0x1
	CH_CAP_G1_0 BIT[14:5]
	NUM_CHS_G1_0 BIT[4:0]

T_DBACK_NONHS_DRM_CFG_WORD3 ADDRESS 0x020C RW
T_DBACK_NONHS_DRM_CFG_WORD3 RESET_VALUE 0x00000000
	CH_CAP_G3_0 BIT[10:5]
	NUM_CHS_G3_0 BIT[3:0]

T_DBACK_NONHS_DRM_CFG_WORD4 ADDRESS 0x0210 RW
T_DBACK_NONHS_DRM_CFG_WORD4 RESET_VALUE 0x00000000
	CH_CAP_G2_1 BIT[26:21]
	NUM_CHS_G2_1 BIT[19:16]
	SF1_CH_1 BIT[15]
	CH_CAP_G1_1 BIT[14:5]
	NUM_CHS_G1_1 BIT[4:0]

T_DBACK_NONHS_DRM_CFG_WORD5 ADDRESS 0x0214 RW
T_DBACK_NONHS_DRM_CFG_WORD5 RESET_VALUE 0x00000000
	CH_CAP_G3_1 BIT[10:5]
	NUM_CHS_G3_1 BIT[3:0]

T_DBACK_NONHS_DRM_CFG_WORD6 ADDRESS 0x0218 RW
T_DBACK_NONHS_DRM_CFG_WORD6 RESET_VALUE 0x00000000
	CH_CAP_G2_2 BIT[26:21]
	NUM_CHS_G2_2 BIT[19:16]
	SF1_CH_2 BIT[15]
	CH_CAP_G1_2 BIT[14:5]
	NUM_CHS_G1_2 BIT[4:0]

T_DBACK_NONHS_DRM_CFG_WORD7 ADDRESS 0x021C RW
T_DBACK_NONHS_DRM_CFG_WORD7 RESET_VALUE 0x00000000
	CH_CAP_G3_2 BIT[10:5]
	NUM_CHS_G3_2 BIT[3:0]

T_DBACK_NONHS_DRM_CFG_WORD8 ADDRESS 0x0220 RW
T_DBACK_NONHS_DRM_CFG_WORD8 RESET_VALUE 0x00000000
	CH_CAP_G2_3 BIT[26:21]
	NUM_CHS_G2_3 BIT[19:16]
	SF1_CH_3 BIT[15]
	CH_CAP_G1_3 BIT[14:5]
	NUM_CHS_G1_3 BIT[4:0]

T_DBACK_NONHS_DRM_CFG_WORD9 ADDRESS 0x0224 RW
T_DBACK_NONHS_DRM_CFG_WORD9 RESET_VALUE 0x00000000
	CH_CAP_G3_3 BIT[10:5]
	NUM_CHS_G3_3 BIT[3:0]

T_DBACK_NONHS_DRM_CFG_WORD10 ADDRESS 0x0228 RW
T_DBACK_NONHS_DRM_CFG_WORD10 RESET_VALUE 0x00000000
	LLR1_XINTER_SF0_0 BIT[30:11]
	LLR1_SLOPE0_RND_SF0_0 BIT[10:8]
	LLR1_SLOPE0_M_SF0_0 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD11 ADDRESS 0x022C RW
T_DBACK_NONHS_DRM_CFG_WORD11 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF0_0 BIT[23:11]
	LLR1_SLOPE1_RND_SF0_0 BIT[10:8]
	LLR1_SLOPE1_M_SF0_0 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD12 ADDRESS 0x0230 RW
T_DBACK_NONHS_DRM_CFG_WORD12 RESET_VALUE 0x00000000
	LLR1_XINTER_SF1_0 BIT[30:11]
	LLR1_SLOPE0_RND_SF1_0 BIT[10:8]
	LLR1_SLOPE0_M_SF1_0 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD13 ADDRESS 0x0234 RW
T_DBACK_NONHS_DRM_CFG_WORD13 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF1_0 BIT[23:11]
	LLR1_SLOPE1_RND_SF1_0 BIT[10:8]
	LLR1_SLOPE1_M_SF1_0 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD14 ADDRESS 0x0238 RW
T_DBACK_NONHS_DRM_CFG_WORD14 RESET_VALUE 0x00000000
	LLR1_XINTER_SF0_1 BIT[30:11]
	LLR1_SLOPE0_RND_SF0_1 BIT[10:8]
	LLR1_SLOPE0_M_SF0_1 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD15 ADDRESS 0x023C RW
T_DBACK_NONHS_DRM_CFG_WORD15 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF0_1 BIT[23:11]
	LLR1_SLOPE1_RND_SF0_1 BIT[10:8]
	LLR1_SLOPE1_M_SF0_1 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD16 ADDRESS 0x0240 RW
T_DBACK_NONHS_DRM_CFG_WORD16 RESET_VALUE 0x00000000
	LLR1_XINTER_SF1_1 BIT[30:11]
	LLR1_SLOPE0_RND_SF1_1 BIT[10:8]
	LLR1_SLOPE0_M_SF1_1 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD17 ADDRESS 0x0244 RW
T_DBACK_NONHS_DRM_CFG_WORD17 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF1_1 BIT[23:11]
	LLR1_SLOPE1_RND_SF1_1 BIT[10:8]
	LLR1_SLOPE1_M_SF1_1 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD18 ADDRESS 0x0248 RW
T_DBACK_NONHS_DRM_CFG_WORD18 RESET_VALUE 0x00000000
	LLR1_XINTER_SF0_2 BIT[30:11]
	LLR1_SLOPE0_RND_SF0_2 BIT[10:8]
	LLR1_SLOPE0_M_SF0_2 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD19 ADDRESS 0x024C RW
T_DBACK_NONHS_DRM_CFG_WORD19 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF0_2 BIT[23:11]
	LLR1_SLOPE1_RND_SF0_2 BIT[10:8]
	LLR1_SLOPE1_M_SF0_2 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD20 ADDRESS 0x0250 RW
T_DBACK_NONHS_DRM_CFG_WORD20 RESET_VALUE 0x00000000
	LLR1_XINTER_SF1_2 BIT[30:11]
	LLR1_SLOPE0_RND_SF1_2 BIT[10:8]
	LLR1_SLOPE0_M_SF1_2 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD21 ADDRESS 0x0254 RW
T_DBACK_NONHS_DRM_CFG_WORD21 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF1_2 BIT[23:11]
	LLR1_SLOPE1_RND_SF1_2 BIT[10:8]
	LLR1_SLOPE1_M_SF1_2 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD22 ADDRESS 0x0258 RW
T_DBACK_NONHS_DRM_CFG_WORD22 RESET_VALUE 0x00000000
	LLR1_XINTER_SF0_3 BIT[30:11]
	LLR1_SLOPE0_RND_SF0_3 BIT[10:8]
	LLR1_SLOPE0_M_SF0_3 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD23 ADDRESS 0x025C RW
T_DBACK_NONHS_DRM_CFG_WORD23 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF0_3 BIT[23:11]
	LLR1_SLOPE1_RND_SF0_3 BIT[10:8]
	LLR1_SLOPE1_M_SF0_3 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD24 ADDRESS 0x0260 RW
T_DBACK_NONHS_DRM_CFG_WORD24 RESET_VALUE 0x00000000
	LLR1_XINTER_SF1_3 BIT[30:11]
	LLR1_SLOPE0_RND_SF1_3 BIT[10:8]
	LLR1_SLOPE0_M_SF1_3 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD25 ADDRESS 0x0264 RW
T_DBACK_NONHS_DRM_CFG_WORD25 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF1_3 BIT[23:11]
	LLR1_SLOPE1_RND_SF1_3 BIT[10:8]
	LLR1_SLOPE1_M_SF1_3 BIT[7:0]

T_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD0 ADDRESS 0x0300 RW
T_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	NUM_CODED_BLK BIT[4:0]

T_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD1 ADDRESS 0x0304 RW
T_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD1 RESET_VALUE 0x00000000
	DRM_SCALE_FACTOR BIT[31:30]
		SCALE_1 VALUE 0x0
		SCALE_3_4 VALUE 0x1
		SCALE_1_2 VALUE 0x2
	CODE_BLK_SIZE BIT[28:16]
	STORAGE_DIR BIT[15]
		DECR_ADDR VALUE 0x0
		INCR_ADDR VALUE 0x1
	DRMB_START_ADDRESS BIT[10:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD0 ADDRESS 0x0400 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD1 ADDRESS 0x0404 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD1 RESET_VALUE 0x00000000
	EINI_RM1 BIT[31:16]
	RM1_TYPE BIT[15]
		NO_RM VALUE 0x0
		PUNC VALUE 0x1
	CODE_BLK_SIZE BIT[12:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD2 ADDRESS 0x0408 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD2 RESET_VALUE 0x00000000
	NUM_CODE_BLK BIT[20:17]
	EPLUS1_RM1 BIT[16:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD3 ADDRESS 0x040C RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD3 RESET_VALUE 0x00000000
	EMINUS1_RM1 BIT[16:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD4 ADDRESS 0x0410 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD4 RESET_VALUE 0x00000000
	EPLUS2_RM1 BIT[31:16]
	EMINUS2_RM1 BIT[15:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD5 ADDRESS 0x0414 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD5 RESET_VALUE 0x00000000
	DRMB_SYS_RD_START_ADDRESS BIT[17:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD6 ADDRESS 0x0418 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD6 RESET_VALUE 0x00000000
	DRMB_P1_RD_START_ADDRESS BIT[17:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD7 ADDRESS 0x041C RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD7 RESET_VALUE 0x00000000
	DRMB_P2_RD_START_ADDRESS BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.HDR_DEINT_TS_TRIF (level 4)
----------------------------------------------------------------------------------------
hdr_deint_ts_trif MODULE OFFSET=MODEM_TOP+0x0166F000 MAX=MODEM_TOP+0x0166F2FF APRE= SPRE= BPRE= ABPRE= FPRE=

HDR_DEINT_CFG_WORD0 ADDRESS 0x0100 RW
HDR_DEINT_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

HDR_DEINT_CFG_WORD1 ADDRESS 0x0104 RW
HDR_DEINT_CFG_WORD1 RESET_VALUE 0x00000000
	C2I_EST_SEG_0 BIT[17:0]

HDR_DEINT_CFG_WORD2 ADDRESS 0x0108 RW
HDR_DEINT_CFG_WORD2 RESET_VALUE 0x00000000
	C2I_EST_SEG_1 BIT[17:0]

HDR_DEINT_CFG_WORD3 ADDRESS 0x010C RW
HDR_DEINT_CFG_WORD3 RESET_VALUE 0x00000000
	C2I_EST_SEG_2 BIT[17:0]

HDR_DEINT_CFG_WORD4 ADDRESS 0x0110 RW
HDR_DEINT_CFG_WORD4 RESET_VALUE 0x00000000
	C2I_EST_SEG_3 BIT[17:0]

HDR_DEINT_CFG_WORD5 ADDRESS 0x0114 RW
HDR_DEINT_CFG_WORD5 RESET_VALUE 0x00000000
	C2I_EST_SEG_4 BIT[17:0]

HDR_DEINT_CFG_WORD6 ADDRESS 0x0118 RW
HDR_DEINT_CFG_WORD6 RESET_VALUE 0x00000000
	C2I_EST_SEG_5 BIT[17:0]

HDR_DEINT_CFG_WORD7 ADDRESS 0x011C RW
HDR_DEINT_CFG_WORD7 RESET_VALUE 0x00000000
	C2I_EST_SEG_6 BIT[17:0]

HDR_DEINT_CFG_WORD8 ADDRESS 0x0120 RW
HDR_DEINT_CFG_WORD8 RESET_VALUE 0x00000000
	C2I_EST_SEG_7 BIT[17:0]

HDR_DEINT_CFG_WORD9 ADDRESS 0x0124 RW
HDR_DEINT_CFG_WORD9 RESET_VALUE 0x00000000
	C2I_EST_SEG_8 BIT[17:0]

HDR_DEINT_CFG_WORD10 ADDRESS 0x0128 RW
HDR_DEINT_CFG_WORD10 RESET_VALUE 0x00000000
	C2I_EST_SEG_9 BIT[17:0]

HDR_DEINT_CFG_WORD11 ADDRESS 0x012C RW
HDR_DEINT_CFG_WORD11 RESET_VALUE 0x00000000
	C2I_EST_SEG_10 BIT[17:0]

HDR_DEINT_CFG_WORD12 ADDRESS 0x0130 RW
HDR_DEINT_CFG_WORD12 RESET_VALUE 0x00000000
	C2I_EST_SEG_11 BIT[17:0]

HDR_DEINT_CFG_WORD13 ADDRESS 0x0134 RW
HDR_DEINT_CFG_WORD13 RESET_VALUE 0x00000000
	C2I_EST_SEG_12 BIT[17:0]

HDR_DEINT_CFG_WORD14 ADDRESS 0x0138 RW
HDR_DEINT_CFG_WORD14 RESET_VALUE 0x00000000
	C2I_EST_SEG_13 BIT[17:0]

HDR_DEINT_CFG_WORD15 ADDRESS 0x013C RW
HDR_DEINT_CFG_WORD15 RESET_VALUE 0x00000000
	C2I_EST_SEG_14 BIT[17:0]

HDR_DEINT_CFG_WORD16 ADDRESS 0x0140 RW
HDR_DEINT_CFG_WORD16 RESET_VALUE 0x00000000
	C2I_EST_SEG_15 BIT[17:0]

HDR_DEINT_WORD0 ADDRESS 0x0200 RW
HDR_DEINT_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

HDR_DEINT_WORD1 ADDRESS 0x0204 RW
HDR_DEINT_WORD1 RESET_VALUE 0x00000000
	FRAME_SIZE BIT[28:16]
	CODE_RATE BIT[13:12]
		RATE_1_3 VALUE 0x0
		RATE_1_5 VALUE 0x2
	SYMBOL_TYPE BIT[11:10]
		QPSK VALUE 0x0
		PSK8 VALUE 0x1
		QAM16 VALUE 0x2
		QAM64 VALUE 0x3

HDR_DEINT_WORD2 ADDRESS 0x0208 RW
HDR_DEINT_WORD2 RESET_VALUE 0x00000000
	K BIT[30:20]
	M BIT[19:16]
	N BIT[13:0]

HDR_DEINT_WORD3 ADDRESS 0x020C RW
HDR_DEINT_WORD3 RESET_VALUE 0x00000000
	LEVEL_SWAP BIT[15]
	LEVEL_INC BIT[14:8]
	D_PARAM BIT[4:0]

HDR_DEINT_WORD4 ADDRESS 0x0210 RW
HDR_DEINT_WORD4 RESET_VALUE 0x00000000
	POST_COMB_THR BIT[29:17]
	POST_COMB_INC BIT[16:4]
	POST_COMB_ITER BIT[3:0]

HDR_DEINT_WORD5 ADDRESS 0x0214 RW
HDR_DEINT_WORD5 RESET_VALUE 0x00000000
	INTLV_LEN_M1 BIT[12:0]

HDR_DEINT_WORD6 ADDRESS 0x0218 RW
HDR_DEINT_WORD6 RESET_VALUE 0x00000000
	LLR_BIAS_PT BIT[3:0]
		BIAS_0_5 VALUE 0x0
		BIAS_1 VALUE 0x1
		BIAS_2 VALUE 0x2
		BIAS_4 VALUE 0x3
		BIAS_8 VALUE 0x4
		BIAS_16 VALUE 0x5
		BIAS_32 VALUE 0x6
		BIAS_64 VALUE 0x7
		BIAS_128 VALUE 0x8
		BIAS_256 VALUE 0x9

HDR_DEINT_WORD7 ADDRESS 0x021C RW
HDR_DEINT_WORD7 RESET_VALUE 0x00000000
	SCRAMBLE_SEED BIT[16:0]

HDR_DEINT_WORD8 ADDRESS 0x0220 RW
HDR_DEINT_WORD8 RESET_VALUE 0x00000000
	SCRAMBLE_MASK_0 BIT[16:0]

HDR_DEINT_WORD9 ADDRESS 0x0224 RW
HDR_DEINT_WORD9 RESET_VALUE 0x00000000
	SCRAMBLE_MASK_1 BIT[16:0]

HDR_DEINT_WORD10 ADDRESS 0x0228 RW
HDR_DEINT_WORD10 RESET_VALUE 0x00000000
	SCRAMBLE_MASK_2 BIT[16:0]

HDR_DEINT_WORD11 ADDRESS 0x022C RW
HDR_DEINT_WORD11 RESET_VALUE 0x00000000
	SCRAMBLE_MASK_3 BIT[16:0]

HDR_DEINT_WORD12 ADDRESS 0x0230 RW
HDR_DEINT_WORD12 RESET_VALUE 0x00000000
	SCRAMBLE_MASK_4 BIT[16:0]

HDR_DEINT_WORD13 ADDRESS 0x0234 RW
HDR_DEINT_WORD13 RESET_VALUE 0x00000000
	SCRAMBLE_MASK_5 BIT[16:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.TBVD_CCH_TRIF (level 4)
----------------------------------------------------------------------------------------
tbvd_cch_trif MODULE OFFSET=MODEM_TOP+0x01670000 MAX=MODEM_TOP+0x016703FF APRE= SPRE= BPRE= ABPRE= FPRE=

TBVD_CCH_STATUS_WORD0 ADDRESS 0x0000 R
TBVD_CCH_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31]
	CMD_ACK BIT[30]
	CMD_ERROR BIT[29]

TBVD_CCH_LTE_CFG_WORD0 ADDRESS 0x0100 RW
TBVD_CCH_LTE_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	PBCH_SIZE BIT[8:2]
	VDEC_CODE_RATE BIT[1:0]
		RATE_1_2 VALUE 0x0
		RATE_1_3 VALUE 0x1

TBVD_CCH_LTE_CFG_WORD1 ADDRESS 0x0104 RW
TBVD_CCH_LTE_CFG_WORD1 RESET_VALUE 0x00000000
	CRC_POLY BIT[31:16]
	PBCH_EXT_LENGTH BIT[15:7]
	PBCH_START_OFFSET BIT[6:0]

TBVD_CCH_LTE_CFG_WORD2 ADDRESS 0x0108 RW
TBVD_CCH_LTE_CFG_WORD2 RESET_VALUE 0x00000000
	PBCH_ANT_2_CRC_MASK BIT[31:16]
	PBCH_ANT_1_CRC_MASK BIT[15:0]

TBVD_CCH_LTE_CFG_WORD3 ADDRESS 0x010C RW
TBVD_CCH_LTE_CFG_WORD3 RESET_VALUE 0x00000000
	PBCH_ANT_3_CRC_MASK BIT[15:0]

TBVD_CCH_LTE_CFG_WORD4 ADDRESS 0x0110 RW
TBVD_CCH_LTE_CFG_WORD4 RESET_VALUE 0x00000000
	RNTI_1 BIT[31:16]
	RNTI_0 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD5 ADDRESS 0x0114 RW
TBVD_CCH_LTE_CFG_WORD5 RESET_VALUE 0x00000000
	RNTI_3 BIT[31:16]
	RNTI_2 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD6 ADDRESS 0x0118 RW
TBVD_CCH_LTE_CFG_WORD6 RESET_VALUE 0x00000000
	RNTI_5 BIT[31:16]
	RNTI_4 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD7 ADDRESS 0x011C RW
TBVD_CCH_LTE_CFG_WORD7 RESET_VALUE 0x00000000
	RNTI_7 BIT[31:16]
	RNTI_6 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD8 ADDRESS 0x0120 RW
TBVD_CCH_LTE_CFG_WORD8 RESET_VALUE 0x00000000
	RNTI_9 BIT[31:16]
	RNTI_8 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD9 ADDRESS 0x0124 RW
TBVD_CCH_LTE_CFG_WORD9 RESET_VALUE 0x00000000
	RNTI_11 BIT[31:16]
	RNTI_10 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD10 ADDRESS 0x0128 RW
TBVD_CCH_LTE_CFG_WORD10 RESET_VALUE 0x00000000
	RNTI_13 BIT[31:16]
	RNTI_12 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD11 ADDRESS 0x012C RW
TBVD_CCH_LTE_CFG_WORD11 RESET_VALUE 0x00000000
	RNTI_15 BIT[31:16]
	RNTI_14 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD12 ADDRESS 0x0130 RW
TBVD_CCH_LTE_CFG_WORD12 RESET_VALUE 0x00000000
	PDCCH_UE_PAYLOAD_SIZE1 BIT[30:24]
	PDCCH_UE_PAYLOAD_SIZE0 BIT[22:16]
	PDCCH_CM_PAYLOAD_SIZE1 BIT[14:8]
	PDCCH_CM_PAYLOAD_SIZE0 BIT[6:0]

TBVD_CCH_LTE_CFG_WORD13 ADDRESS 0x0134 RW
TBVD_CCH_LTE_CFG_WORD13 RESET_VALUE 0x00000000
	PDCCH_CM_TBVD_EXT_LENGTH0 BIT[31:23]
	PDCCH_CM_TBVD_START_OFFSET0 BIT[22:16]

TBVD_CCH_LTE_CFG_WORD14 ADDRESS 0x0138 RW
TBVD_CCH_LTE_CFG_WORD14 RESET_VALUE 0x00000000
	PDCCH_UE_TBVD_EXT_LENGTH0 BIT[31:23]
	PDCCH_UE_TBVD_START_OFFSET0 BIT[22:16]
	PDCCH_CM_TBVD_EXT_LENGTH1 BIT[15:7]
	PDCCH_CM_TBVD_START_OFFSET1 BIT[6:0]

TBVD_CCH_LTE_CFG_WORD15 ADDRESS 0x013C RW
TBVD_CCH_LTE_CFG_WORD15 RESET_VALUE 0x00000000
	PDCCH_UE_TBVD_EXT_LENGTH1 BIT[15:7]
	PDCCH_UE_TBVD_START_OFFSET1 BIT[6:0]

TBVD_CCH_LTE_CFG_WORD16 ADDRESS 0x0140 RW
TBVD_CCH_LTE_CFG_WORD16 RESET_VALUE 0x00000000
	DL_SCHED_HYP_MASK_0 BIT[31:0]

TBVD_CCH_LTE_CFG_WORD17 ADDRESS 0x0144 RW
TBVD_CCH_LTE_CFG_WORD17 RESET_VALUE 0x00000000
	DL_SCHED_HYP_MASK_1 BIT[31:0]

TBVD_CCH_LTE_CFG_WORD18 ADDRESS 0x0148 RW
TBVD_CCH_LTE_CFG_WORD18 RESET_VALUE 0x00000000
	DL_SCHED_HYP_MASK_2 BIT[31:0]

TBVD_CCH_LTE_CFG_WORD19 ADDRESS 0x014C RW
TBVD_CCH_LTE_CFG_WORD19 RESET_VALUE 0x00000000
	DL_SCHED_HYP_MASK_3 BIT[31:0]

TBVD_CCH_LTE_PDCCH_WORD0 ADDRESS 0x0200 RW
TBVD_CCH_LTE_PDCCH_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

TBVD_CCH_LTE_PDCCH_WORD1 ADDRESS 0x0204 RW
TBVD_CCH_LTE_PDCCH_WORD1 RESET_VALUE 0x00000000
	COMMON_SZ1_RNTI_MASK BIT[31:16]
	COMMON_SZ0_RNTI_MASK BIT[15:0]

TBVD_CCH_LTE_PDCCH_WORD2 ADDRESS 0x0208 RW
TBVD_CCH_LTE_PDCCH_WORD2 RESET_VALUE 0x00000000
	UE_RNTI_MASK BIT[31:16]
	UE_SIZE_MASK BIT[9:8]
	COMMON_SIZE_MASK BIT[1:0]

TBVD_CCH_LTE_PDCCH_WORD3 ADDRESS 0x020C RW
TBVD_CCH_LTE_PDCCH_WORD3 RESET_VALUE 0x00000000
	UE_AGG4_LAST_DECODE_INDEX_CFI0 BIT[29:27]
	UE_AGG8_LAST_DECODE_INDEX_CFI2 BIT[26:24]
	UE_AGG8_LAST_DECODE_INDEX_CFI1 BIT[23:21]
	UE_AGG8_LAST_DECODE_INDEX_CFI0 BIT[20:18]
	COMMON_AGG4_LAST_DECODE_INDEX_CFI2 BIT[17:15]
	COMMON_AGG4_LAST_DECODE_INDEX_CFI1 BIT[14:12]
	COMMON_AGG4_LAST_DECODE_INDEX_CFI0 BIT[11:9]
	COMMON_AGG8_LAST_DECODE_INDEX_CFI2 BIT[8:6]
	COMMON_AGG8_LAST_DECODE_INDEX_CFI1 BIT[5:3]
	COMMON_AGG8_LAST_DECODE_INDEX_CFI0 BIT[2:0]

TBVD_CCH_LTE_PDCCH_WORD4 ADDRESS 0x0210 RW
TBVD_CCH_LTE_PDCCH_WORD4 RESET_VALUE 0x00000000
	COMMON_AGG_LEVEL_MASK_CFI2 BIT[29:28]
	COMMON_AGG_LEVEL_MASK_CFI1 BIT[27:26]
	COMMON_AGG_LEVEL_MASK_CFI0 BIT[25:24]
	UE_AGG1_LAST_DECODE_INDEX_CFI2 BIT[23:21]
	UE_AGG1_LAST_DECODE_INDEX_CFI1 BIT[20:18]
	UE_AGG1_LAST_DECODE_INDEX_CFI0 BIT[17:15]
	UE_AGG2_LAST_DECODE_INDEX_CFI2 BIT[14:12]
	UE_AGG2_LAST_DECODE_INDEX_CFI1 BIT[11:9]
	UE_AGG2_LAST_DECODE_INDEX_CFI0 BIT[8:6]
	UE_AGG4_LAST_DECODE_INDEX_CFI2 BIT[5:3]
	UE_AGG4_LAST_DECODE_INDEX_CFI1 BIT[2:0]

TBVD_CCH_LTE_PDCCH_WORD5 ADDRESS 0x0214 RW
TBVD_CCH_LTE_PDCCH_WORD5 RESET_VALUE 0x00000000
	UE_AGG_LEVEL_MASK_CFI2 BIT[11:8]
	UE_AGG_LEVEL_MASK_CFI1 BIT[7:4]
	UE_AGG_LEVEL_MASK_CFI0 BIT[3:0]

TBVD_CCH_LTE_PDCCH_WORD6 ADDRESS 0x0218 RW
TBVD_CCH_LTE_PDCCH_WORD6 RESET_VALUE 0x00000000
	DECOB_HEADER_DEST_ADDR BIT[25:16]
	DECOB_DATA_DEST_ADDR BIT[9:0]

DEC_O_CCH_W_NONHS_LTE_PBCH_WORD0 ADDRESS 0x0300 RW
DEC_O_CCH_W_NONHS_LTE_PBCH_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	ACH_MASK BIT[8:6]
	FOH_MASK BIT[5:2]

DEC_O_CCH_W_NONHS_LTE_PBCH_WORD1 ADDRESS 0x0304 RW
DEC_O_CCH_W_NONHS_LTE_PBCH_WORD1 RESET_VALUE 0x00000000
	SUBF_IDX BIT[3:0]

DEC_O_CCH_W_NONHS_LTE_PBCH_WORD2 ADDRESS 0x0308 RW
DEC_O_CCH_W_NONHS_LTE_PBCH_WORD2 RESET_VALUE 0x00000000
	DECOB_HEADER_DEST_ADDR BIT[25:16]
	DECOB_DATA_DEST_ADDR BIT[9:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.DB_BUF (level 4)
----------------------------------------------------------------------------------------
db_buf MODULE OFFSET=MODEM_TOP+0x01674000 MAX=MODEM_TOP+0x01677FFF APRE= SPRE= BPRE= ABPRE= FPRE=

DEMBACK_ENABLE ADDRESS 0x0000 RW
DEMBACK_ENABLE RESET_VALUE 0x00000000
	DEMBACK_ENABLE BIT[0]
		RESET VALUE 0x0
		ENABLE VALUE 0x1

DEMBACK_BUFF_MODE ADDRESS 0x0004 RW
DEMBACK_BUFF_MODE RESET_VALUE 0x00000000
	SVD_RD_ENDIAN_MODE BIT[5]
		LITTLE_ENDIAN VALUE 0x0
		BIG_ENDIAN VALUE 0x1
	MICRO_ACCESS BIT[4]
	MODE_SEL BIT[3:0]
		LTE_R99 VALUE 0x0
		LTE_1X VALUE 0x1
		UMTS VALUE 0x2
		R99_NONCON VALUE 0x3
		R99_VOICE VALUE 0x4
		TDS_CON VALUE 0x5
		TDS_NONCON VALUE 0x6
		TDS_VOICE VALUE 0x7
		EVDO_1X VALUE 0x8
		CDMA2K_1X_PBCH VALUE 0x9
		GERAN VALUE 0xA
		CDMA2K_1X VALUE 0xB
		EVDO VALUE 0xC
		LTE VALUE 0xD
		IDLE VALUE 0xF

DEMBACK_BUFF_MEM_CMD ADDRESS 0x0010 RW
DEMBACK_BUFF_MEM_CMD RESET_VALUE 0x00000000
	READ BIT[20]
		WRITE VALUE 0x0
		READ VALUE 0x1
	ADDRESS BIT[19:7]
	WORD_SEL BIT[6]
		SEL_0_31 VALUE 0x0
		SEL_32_47 VALUE 0x1
	RAM_GRP_IDX BIT[5:2]
		DRMB_47_0 VALUE 0x0
		DRMB_95_48 VALUE 0x1
		DRMB_143_96 VALUE 0x2
		WCB_DPCH VALUE 0x3
		WCB_PDSCH VALUE 0x4
		WCB_PDSCHM VALUE 0x5
		REENCODE_5 VALUE 0x6
		REENCODE_6 VALUE 0x7
		REENCODE_1_4 VALUE 0x8
		DEMOD_LLR VALUE 0x9
		SCH_IN VALUE 0xA
		CCH_IN VALUE 0xB
		SCH_OUT VALUE 0xC
		TAIL_DECOB VALUE 0xD
		SER_DECOB VALUE 0xE
		HS_SCCH VALUE 0xF
	RAM_BANK_IDX BIT[1:0]

DEMBACK_BUFF_MEM_WR ADDRESS 0x0014 W
DEMBACK_BUFF_MEM_WR RESET_VALUE 0x00000000
	WR_DATA BIT[31:0]

DEMBACK_BUFF_MEM_RD ADDRESS 0x0018 R
DEMBACK_BUFF_MEM_RD RESET_VALUE 0x00000000
	RD_DATA BIT[31:0]

DEMBACK_BUFF_TBVD_DECOB_RD_MIN ADDRESS 0x1000 W
DEMBACK_BUFF_TBVD_DECOB_RD_MIN RESET_VALUE 0x00000000
	DATA BIT[0]

DEMBACK_BUFF_TBVD_DECOB_RD_MAX ADDRESS 0x177C W
DEMBACK_BUFF_TBVD_DECOB_RD_MAX RESET_VALUE 0x00000000
	DATA BIT[0]

DEMBACK_BUFF_SVD_DECOB_RD_MIN ADDRESS 0x2000 W
DEMBACK_BUFF_SVD_DECOB_RD_MIN RESET_VALUE 0x00000000
	DATA BIT[0]

DEMBACK_BUFF_SVD_DECOB_RD_MAX ADDRESS 0x2D7C W
DEMBACK_BUFF_SVD_DECOB_RD_MAX RESET_VALUE 0x00000000
	DATA BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.TDEC_DB1 (level 4)
----------------------------------------------------------------------------------------
tdec_db1 MODULE OFFSET=MODEM_TOP+0x01680000 MAX=MODEM_TOP+0x016800A7 APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

TDEC_CLK_CTL ADDRESS 0x0000 RW
TDEC_CLK_CTL RESET_VALUE 0x00000002
	TD_HW_LCG_EN BIT[1]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	TDEC_ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TDEC_SW_CLK_EN ADDRESS 0x0004 RW
TDEC_SW_CLK_EN RESET_VALUE 0x0000000C
	TD_SW_CLK_CTL_COMMON BIT[3]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	TD_SW_CLK_CTL_CDMA BIT[2]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	TD_SW_CLK_CTL_UNIFIED BIT[1]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	TD_SW_CLK_CTL BIT[0]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1

TDEC_CLK_STATUS_REG ADDRESS 0x0008 R
TDEC_CLK_STATUS_REG RESET_VALUE 0x00000003
	TD_SW_CLK_CTL_COMMON_STATUS BIT[3]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	TD_SW_CLK_CTL_CDMA_STATUS BIT[2]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	TD_SW_CLK_CTL_UNIFIED_STATUS BIT[1]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	TD_CLK_STATUS BIT[0]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1

TDEC_MODE_CTL ADDRESS 0x000C RW
TDEC_MODE_CTL RESET_VALUE 0x00000000
	STANDARD BIT[2:0]
		CDMA VALUE 0x0
		HDR VALUE 0x1
		UMTS VALUE 0x2
		LTE VALUE 0x3
		TDSCDMA VALUE 0x4
		GERAN VALUE 0x5
		CDMA_HDR VALUE 0x6
		CDMA_LTE VALUE 0x7

TDECIB_CLK_CTL ADDRESS 0x0010 RW
TDECIB_CLK_CTL RESET_VALUE 0x00FFFFFF
	MAP3_P1_FWD_CTL BIT[23]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP3_P1_RVS_CTL BIT[22]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP2_P1_FWD_CTL BIT[21]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP2_P1_RVS_CTL BIT[20]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP1_P1_FWD_CTL BIT[19]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP1_P1_RVS_CTL BIT[18]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP0_P1_FWD_CTL BIT[17]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP0_P1_RVS_CTL BIT[16]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP3_P0_FWD_CTL BIT[15]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP3_P0_RVS_CTL BIT[14]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP2_P0_FWD_CTL BIT[13]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP2_P0_RVS_CTL BIT[12]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP1_P0_FWD_CTL BIT[11]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP1_P0_RVS_CTL BIT[10]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP0_P0_FWD_CTL BIT[9]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP0_P0_RVS_CTL BIT[8]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP3_S_FWD_CTL BIT[7]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP3_S_RVS_CTL BIT[6]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP2_S_FWD_CTL BIT[5]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP2_S_RVS_CTL BIT[4]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP1_S_FWD_CTL BIT[3]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP1_S_RVS_CTL BIT[2]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP0_S_FWD_CTL BIT[1]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1
	MAP0_S_RVS_CTL BIT[0]
		SW_CLK_CTL VALUE 0x0
		HW_CLK_CTL VALUE 0x1

TDECIB_SW_CLK_EN ADDRESS 0x0014 RW
TDECIB_SW_CLK_EN RESET_VALUE 0x00000000
	MAP3_P1_FWD_SW_CLK_CTL BIT[23]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP3_P1_RVS_SW_CLK_CTL BIT[22]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP2_P1_FWD_SW_CLK_CTL BIT[21]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP2_P1_RVS_SW_CLK_CTL BIT[20]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP1_P1_FWD_SW_CLK_CTL BIT[19]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP1_P1_RVS_SW_CLK_CTL BIT[18]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP0_P1_FWD_SW_CLK_CTL BIT[17]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP0_P1_RVS_SW_CLK_CTL BIT[16]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP3_P0_FWD_SW_CLK_CTL BIT[15]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP3_P0_RVS_SW_CLK_CTL BIT[14]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP2_P0_FWD_SW_CLK_CTL BIT[13]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP2_P0_RVS_SW_CLK_CTL BIT[12]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP1_P0_FWD_SW_CLK_CTL BIT[11]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP1_P0_RVS_SW_CLK_CTL BIT[10]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP0_P0_FWD_SW_CLK_CTL BIT[9]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP0_P0_RVS_SW_CLK_CTL BIT[8]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP3_S_FWD_SW_CLK_CTL BIT[7]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP3_S_RVS_SW_CLK_CTL BIT[6]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP2_S_FWD_SW_CLK_CTL BIT[5]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP2_S_RVS_SW_CLK_CTL BIT[4]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP1_S_FWD_SW_CLK_CTL BIT[3]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP1_S_RVS_SW_CLK_CTL BIT[2]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP0_S_FWD_SW_CLK_CTL BIT[1]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1
	MAP0_S_RVS_SW_CLK_CTL BIT[0]
		CLK_OFF VALUE 0x0
		CLK_ON VALUE 0x1

TDECIB_CLK_STATUS ADDRESS 0x0018 R
TDECIB_CLK_STATUS RESET_VALUE 0x00FFFFFF
	MAP3_P1_FWD_CLK_STATUS BIT[23]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP3_P1_RVS_CLK_STATUS BIT[22]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP2_P1_FWD_CLK_STATUS BIT[21]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP2_P1_RVS_CLK_STATUS BIT[20]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP1_P1_FWD_CLK_STATUS BIT[19]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP1_P1_RVS_CLK_STATUS BIT[18]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP0_P1_FWD_CLK_STATUS BIT[17]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP0_P1_RVS_CLK_STATUS BIT[16]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP3_P0_FWD_CLK_STATUS BIT[15]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP3_P0_RVS_CLK_STATUS BIT[14]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP2_P0_FWD_CLK_STATUS BIT[13]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP2_P0_RVS_CLK_STATUS BIT[12]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP1_P0_FWD_CLK_STATUS BIT[11]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP1_P0_RVS_CLK_STATUS BIT[10]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP0_P0_FWD_CLK_STATUS BIT[9]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP0_P0_RVS_CLK_STATUS BIT[8]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP3_S_FWD_CLK_STATUS BIT[7]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP3_S_RVS_CLK_STATUS BIT[6]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP2_S_FWD_CLK_STATUS BIT[5]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP2_S_RVS_CLK_STATUS BIT[4]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP1_S_FWD_CLK_STATUS BIT[3]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP1_S_RVS_CLK_STATUS BIT[2]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP0_S_FWD_CLK_STATUS BIT[1]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	MAP0_S_RVS_CLK_STATUS BIT[0]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1

TD_COMMON_CFG0 ADDRESS 0x0020 RW
TD_COMMON_CFG0 RESET_VALUE 0x00000000
	CRC_WIDTH_SEL BIT[3:2]
		CRC16 VALUE 0x0
		CRC24 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED VALUE 0x3
	UNUSED_1 BIT[1]
	IRQ_TIMING_SEL BIT[0]

TD_COMMON_CFG1 ADDRESS 0x0024 RW
TD_COMMON_CFG1 RESET_VALUE 0x00000000
	LLR_SCALE_SEL BIT[30:27]
		BYPASS_LUT VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4
	MIN_LLR BIT[26:13]
	INTLV_LEN_M1 BIT[12:0]

TD_COMMON_CFG2 ADDRESS 0x0028 RW
TD_COMMON_CFG2 RESET_VALUE 0x00000000
	NUM_TD_MAP BIT[31:30]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	EARLY_TERM_EN BIT[29]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	MAX_ITER BIT[28:25]
	MIN_ITER BIT[24:21]
	LAST_ROW_M1 BIT[20:16]
	LAST_COL_M1 BIT[15:8]
	NUM_COL_M1 BIT[7:0]

TD_COMMON_CFG3 ADDRESS 0x002C RW
TD_COMMON_CFG3 RESET_VALUE 0x00000000
	UNUSED_31 BIT[31]
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	UNUSED_15 BIT[15]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

TD_COMMON_CFG4 ADDRESS 0x0030 RW
TD_COMMON_CFG4 RESET_VALUE 0x00000000
	UNUSED_31_24 BIT[31:24]
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

TD_COMMON_CFG5 ADDRESS 0x0034 RW
TD_COMMON_CFG5 RESET_VALUE 0x00000000
	UNUSED_31_24 BIT[31:24]
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

TD_COMMON_START ADDRESS 0x0038 C
TD_COMMON_START RESET_VALUE 0x0000000X
	TD_START BIT[0]

TD_1X_CFG ADDRESS 0x003C RW
TD_1X_CFG RESET_VALUE 0x00000000
	DEC_BIAS BIT[9]
		ZERO_TO_ZERO VALUE 0x0
		ZERO_TO_ONE VALUE 0x1
	UNUSED_8_7 BIT[8:7]
	CONSEC_CRC_M1 BIT[6:3]
	UNUSED_2_1 BIT[2:1]
	TDECIB_IDX BIT[0]

TD_1X_DECOB_WRITE_PTR ADDRESS 0x0040 RW
TD_1X_DECOB_WRITE_PTR RESET_VALUE 0x00000000
	WR_PTR BIT[12:0]

TDEC_HW_IDLE ADDRESS 0x0044 R
TDEC_HW_IDLE RESET_VALUE 0x00000001
	TD_IDLE BIT[0]

TDEC_PING_STATUS_0 ADDRESS 0x0048 R
TDEC_PING_STATUS_0 RESET_VALUE 0x00000000
	CRC_FAIL BIT[31]
	EARLY_TERM BIT[30]
	UNUSED_29_28 BIT[29:28]
	ITERATIONS_RUN BIT[27:24]
	UNUSED_23_21 BIT[23:21]
	ENERGY_METRIC BIT[20:0]

TDEC_PING_STATUS_1 ADDRESS 0x004C R
TDEC_PING_STATUS_1 RESET_VALUE 0x00000000
	UNUSED_31_23 BIT[31:23]
	PKT_LENGTH BIT[22:14]
	MIN_LLR BIT[13:0]

TDEC_PONG_STATUS_0 ADDRESS 0x0050 R
TDEC_PONG_STATUS_0 RESET_VALUE 0x00000000
	CRC_FAIL BIT[31]
	EARLY_TERM BIT[30]
	UNUSED_29_28 BIT[29:28]
	ITERATIONS_RUN BIT[27:24]
	UNUSED_23_21 BIT[23:21]
	ENERGY_METRIC BIT[20:0]

TDEC_PONG_STATUS_1 ADDRESS 0x0054 R
TDEC_PONG_STATUS_1 RESET_VALUE 0x00000000
	UNUSED_31_23 BIT[31:23]
	PKT_LENGTH BIT[22:14]
	MIN_LLR BIT[13:0]

TDEC_GERAN_STATUS_0 ADDRESS 0x0058 R
TDEC_GERAN_STATUS_0 RESET_VALUE 0x00000000
	UNUSED_31 BIT[31]
	EARLY_TERM BIT[30]
	UNUSED_29_28 BIT[29:28]
	ITERATIONS_RUN BIT[27:24]
	UNUSED_23_21 BIT[23:21]
	ENERGY_METRIC BIT[20:0]

TDEC_GERAN_STATUS_1 ADDRESS 0x005C R
TDEC_GERAN_STATUS_1 RESET_VALUE 0x00000000
	UNUSED_31_28 BIT[31:28]
	DLSLOT_IDX BIT[27:24]
	UNUSED_23_22 BIT[23:22]
	CS_IDX BIT[21:18]
	RLCBLK_IDX BIT[17:14]
	MIN_LLR BIT[13:0]

TDEC_TESTBUS_ENABLE ADDRESS 0x0060 RW
TDEC_TESTBUS_ENABLE RESET_VALUE 0x00000000
	TDEC_TASK_CTRL_TESTBUS_SEL BIT[27:24]
	TDECIB_TESTBUS_SEL BIT[23:20]
	TDEC_POST_PROC_SEL BIT[15:12]
	TD_TESTBUS_SEL BIT[11:8]
	TD_TESTBUS_EN BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TDEC_TASK_CTRL_TESTBUS_EN BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TDECIB_TESTBUS_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TDEC_POST_PROC_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TDEC_TESTBUS_STATUS ADDRESS 0x0064 R
TDEC_TESTBUS_STATUS RESET_VALUE 0x00000000
	TEST_BUS_DATA BIT[31:0]

DECIB_PAGE_ID ADDRESS 0x0068 RW
DECIB_PAGE_ID RESET_VALUE 0x00000000
	MICRO_EN BIT[9]
	UNUSED_8_4 BIT[8:4]
	BUF_TYPE BIT[3:2]
	PAGE_ID BIT[1]
	BUF_ID BIT[0]

TDEC_AHB_ERROR_ADDR_RD ADDRESS 0x0070 R
TDEC_AHB_ERROR_ADDR_RD RESET_VALUE 0x00000000
	C_ADDRESS BIT[15:0]

TEST_CRC_000_RD ADDRESS 0x0074 R
TEST_CRC_000_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[13:0]

TEST_CRC_001_RD ADDRESS 0x0078 R
TEST_CRC_001_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[13:0]

TEST_CRC_010_RD ADDRESS 0x007C R
TEST_CRC_010_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[0]

TEST_CRC_011_RD ADDRESS 0x0080 R
TEST_CRC_011_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[0]

TEST_CRC_100_RD ADDRESS 0x0084 R
TEST_CRC_100_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[13:0]

TEST_CRC_101_RD ADDRESS 0x0088 R
TEST_CRC_101_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[13:0]

TEST_CRC_110_RD ADDRESS 0x008C R
TEST_CRC_110_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[0]

TEST_CRC_111_RD ADDRESS 0x0090 R
TEST_CRC_111_RD RESET_VALUE 0x00000000
	CRC_STATUS BIT[0]

A2_TEST_SW_CFG_DATA0 ADDRESS 0x0094 RW
A2_TEST_SW_CFG_DATA0 RESET_VALUE 0x00000000
	DBG_CFG_DATA0 BIT[31:0]

A2_TEST_SW_CFG_DATA1 ADDRESS 0x0098 RW
A2_TEST_SW_CFG_DATA1 RESET_VALUE 0x00000000
	DBG_CFG_DATA1 BIT[31:0]

A2_TEST_SW_CFG_DATA2 ADDRESS 0x009C RW
A2_TEST_SW_CFG_DATA2 RESET_VALUE 0x00000000
	DBG_DECOB_LENGTH BIT[31:14]
	DBG_DECOB_START_ADDR BIT[13:0]

A2_TEST_SW_CFG_DATA3 ADDRESS 0x00A0 RW
A2_TEST_SW_CFG_DATA3 RESET_VALUE 0x00000000
	DBG_TRBLK_CRC_PASS BIT[1]
	DBG_A2_DECOB_INTF_EN BIT[0]

A2_TEST_SW_CFG_DATA4 ADDRESS 0x00A4 C
A2_TEST_SW_CFG_DATA4 RESET_VALUE 0x0000000X
	DBG_TRBLK_DONE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.TD_CFG_TRIF_DB1 (level 4)
----------------------------------------------------------------------------------------
td_cfg_trif_db1 MODULE OFFSET=MODEM_TOP+0x01681000 MAX=MODEM_TOP+0x016819FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

TD_CFG_STATUS_WORD0 ADDRESS 0x0000 R
TD_CFG_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31]
	CMD_ACK BIT[30]
	CMD_ERROR BIT[29]

LTE_CFG_WORD0 ADDRESS 0x0100 RW
LTE_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	TD_DEC_BIAS BIT[0]

LTE_CFG_WORD1 ADDRESS 0x0104 RW
LTE_CFG_WORD1 RESET_VALUE 0x00000000
	CONSEC_CRC_PASS BIT[20:17]
	MIN_LLR_THRESHOLD BIT[16:3]
	EARLY_TERM_EN BIT[2]
	TDEC_CODE_RATE BIT[1:0]
		RATE_1_2 VALUE 0x0
		RATE_1_3 VALUE 0x1

LTE_CFG_WORD2 ADDRESS 0x0108 RW
LTE_CFG_WORD2 RESET_VALUE 0x00000000
	LTE_CRC24_TB BIT[23:0]

W_TD_CFG_WORD0_0 ADDRESS 0x0200 RW
W_TD_CFG_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	CRC_TYPE_NONHS BIT[2:0]
		CRC_0_BITS VALUE 0x0
		CRC_8_BITS VALUE 0x1
		CRC_12_BITS VALUE 0x2
		CRC_16_BITS VALUE 0x3
		CRC_24_BITS VALUE 0x4

W_TD_CFG_WORD1_0 ADDRESS 0x0204 RW
W_TD_CFG_WORD1_0 RESET_VALUE 0x00000000
	EVENT_IDX BIT[31]
		PING VALUE 0x0
		PONG VALUE 0x1
	HS_NONHS_N BIT[30]
		NONHS VALUE 0x0
		HS VALUE 0x1
	NUM_TR_BLK_NONHS BIT[29:24]
	NUM_PADDED_BITS BIT[23:18]
	EARLY_TERM_EN BIT[17]
	TR_BLK_SIZE BIT[15:0]

W_TD_CFG_WORD2_0 ADDRESS 0x0208 RW
W_TD_CFG_WORD2_0 RESET_VALUE 0x00000000
	TD_DEC_BIAS BIT[31]
	HITRX2_MIN_LLR_THRESHOLD BIT[30:16]
	MIN_LLR_THRESHOLD BIT[13:0]

W_TD_CFG_WORD3_0 ADDRESS 0x020C RW
W_TD_CFG_WORD3_0 RESET_VALUE 0x00000000
	NUM_TD_MAP BIT[31:30]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	NUM_ROW_INDEX BIT[29:28]
	NUM_COLUMN BIT[27:20]
	LAST_ROW_BIT_EXCH BIT[19]
	MIN_ITERATION_NUM BIT[6:3]

W_TD_CFG_WORD4_0 ADDRESS 0x0210 RW
W_TD_CFG_WORD4_0 RESET_VALUE 0x00000000
	LLR_SCALE_SEL BIT[31:28]
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4
	PRIME_NUM BIT[27:19]
	PRIME_NUM_INDEX BIT[18:13]
	LAST_ROW BIT[12:8]
	LAST_COLUMN BIT[7:0]

W_TD_CFG_WORD5_0 ADDRESS 0x0214 RW
W_TD_CFG_WORD5_0 RESET_VALUE 0x00000000
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

W_TD_CFG_WORD6_0 ADDRESS 0x0218 RW
W_TD_CFG_WORD6_0 RESET_VALUE 0x00000000
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

W_TD_CFG_WORD7_0 ADDRESS 0x021C RW
W_TD_CFG_WORD7_0 RESET_VALUE 0x00000000
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

W_TD_CFG_WORD8_0 ADDRESS 0x0220 RW
W_TD_CFG_WORD8_0 RESET_VALUE 0x00000000
	DEC_OB_DATA_START_ADDR BIT[31:16]
	UE_ID_HS BIT[15:0]

W_TD_CFG_WORD9_0 ADDRESS 0x0224 RW
W_TD_CFG_WORD9_0 RESET_VALUE 0x00000000
	CB_SZ BIT[12:0]

W_TD_CFG_WORD0_1 ADDRESS 0x0300 RW
W_TD_CFG_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	CRC_TYPE_NONHS BIT[2:0]
		CRC_0_BITS VALUE 0x0
		CRC_8_BITS VALUE 0x1
		CRC_12_BITS VALUE 0x2
		CRC_16_BITS VALUE 0x3
		CRC_24_BITS VALUE 0x4

W_TD_CFG_WORD1_1 ADDRESS 0x0304 RW
W_TD_CFG_WORD1_1 RESET_VALUE 0x00000000
	EVENT_IDX BIT[31]
		PING VALUE 0x0
		PONG VALUE 0x1
	HS_NONHS_N BIT[30]
		NONHS VALUE 0x0
		HS VALUE 0x1
	NUM_TR_BLK_NONHS BIT[29:24]
	NUM_PADDED_BITS BIT[23:18]
	EARLY_TERM_EN BIT[17]
	TR_BLK_SIZE BIT[15:0]

W_TD_CFG_WORD2_1 ADDRESS 0x0308 RW
W_TD_CFG_WORD2_1 RESET_VALUE 0x00000000
	TD_DEC_BIAS BIT[31]
	HITRX2_MIN_LLR_THRESHOLD BIT[30:16]
	MIN_LLR_THRESHOLD BIT[13:0]

W_TD_CFG_WORD3_1 ADDRESS 0x030C RW
W_TD_CFG_WORD3_1 RESET_VALUE 0x00000000
	NUM_TD_MAP BIT[31:30]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	NUM_ROW_INDEX BIT[29:28]
	NUM_COLUMN BIT[27:20]
	LAST_ROW_BIT_EXCH BIT[19]
	MIN_ITERATION_NUM BIT[6:3]

W_TD_CFG_WORD4_1 ADDRESS 0x0310 RW
W_TD_CFG_WORD4_1 RESET_VALUE 0x00000000
	LLR_SCALE_SEL BIT[31:28]
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4
	PRIME_NUM BIT[27:19]
	PRIME_NUM_INDEX BIT[18:13]
	LAST_ROW BIT[12:8]
	LAST_COLUMN BIT[7:0]

W_TD_CFG_WORD5_1 ADDRESS 0x0314 RW
W_TD_CFG_WORD5_1 RESET_VALUE 0x00000000
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

W_TD_CFG_WORD6_1 ADDRESS 0x0318 RW
W_TD_CFG_WORD6_1 RESET_VALUE 0x00000000
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

W_TD_CFG_WORD7_1 ADDRESS 0x031C RW
W_TD_CFG_WORD7_1 RESET_VALUE 0x00000000
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

W_TD_CFG_WORD8_1 ADDRESS 0x0320 RW
W_TD_CFG_WORD8_1 RESET_VALUE 0x00000000
	DEC_OB_DATA_START_ADDR BIT[31:16]
	UE_ID_HS BIT[15:0]

W_TD_CFG_WORD9_1 ADDRESS 0x0324 RW
W_TD_CFG_WORD9_1 RESET_VALUE 0x00000000
	CB_SZ BIT[12:0]

LTE_TRBLK_CFG_WORD0_0 ADDRESS 0x0400 RW
LTE_TRBLK_CFG_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

LTE_TRBLK_CFG_WORD1_0 ADDRESS 0x0404 RW
LTE_TRBLK_CFG_WORD1_0 RESET_VALUE 0x00000000
	EVENT_IDX BIT[31]
		PING VALUE 0x0
		PONG VALUE 0x1
	NUM_FILLER_BIT BIT[30:25]
	SFN_INDEX BIT[23:14]
	SUBFRAME_INDEX BIT[13:10]
	NUM_TD_MAP BIT[8:7]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	TEST_TB_EN BIT[6]
	TEST_TB_SEQ BIT[5:4]
		TEST_CRC_00 VALUE 0x0
		TEST_CRC_01 VALUE 0x1
		TEST_CRC_10 VALUE 0x2
		TEST_CRC_11 VALUE 0x3
	LLR_SCALE_SEL BIT[3:0]
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4

LTE_TRBLK_CFG_WORD2_0 ADDRESS 0x0408 RW
LTE_TRBLK_CFG_WORD2_0 RESET_VALUE 0x00000000
	CRC_WIDTH_SEL BIT[31:30]
		CRC16 VALUE 0x0
		CRC24 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED VALUE 0x3
	MIN_ITERATION_NUM BIT[29:26]
	TR_BLK_SZ BIT[17:0]

LTE_TRBLK_CFG_WORD3_0 ADDRESS 0x040C RW
LTE_TRBLK_CFG_WORD3_0 RESET_VALUE 0x00000000
	SW_CFG_DATA_0 BIT[31:0]

LTE_TRBLK_CFG_WORD4_0 ADDRESS 0x0410 RW
LTE_TRBLK_CFG_WORD4_0 RESET_VALUE 0x00000000
	SW_CFG_DATA_1 BIT[31:0]

LTE_TRBLK_CFG_WORD5_0 ADDRESS 0x0414 RW
LTE_TRBLK_CFG_WORD5_0 RESET_VALUE 0x00000000
	DECOB_HEADER_DEST_ADDR BIT[31:16]
	DECOB_DATA_DEST_ADDR BIT[15:0]

LTE_TRBLK_CFG_WORD0_1 ADDRESS 0x0500 RW
LTE_TRBLK_CFG_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

LTE_TRBLK_CFG_WORD1_1 ADDRESS 0x0504 RW
LTE_TRBLK_CFG_WORD1_1 RESET_VALUE 0x00000000
	EVENT_IDX BIT[31]
		PING VALUE 0x0
		PONG VALUE 0x1
	NUM_FILLER_BIT BIT[30:25]
	SFN_INDEX BIT[23:14]
	SUBFRAME_INDEX BIT[13:10]
	NUM_TD_MAP BIT[8:7]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	TEST_TB_EN BIT[6]
	TEST_TB_SEQ BIT[5:4]
		TEST_CRC_00 VALUE 0x0
		TEST_CRC_01 VALUE 0x1
		TEST_CRC_10 VALUE 0x2
		TEST_CRC_11 VALUE 0x3
	LLR_SCALE_SEL BIT[3:0]
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4

LTE_TRBLK_CFG_WORD2_1 ADDRESS 0x0508 RW
LTE_TRBLK_CFG_WORD2_1 RESET_VALUE 0x00000000
	CRC_WIDTH_SEL BIT[31:30]
		CRC16 VALUE 0x0
		CRC24 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED VALUE 0x3
	MIN_ITERATION_NUM BIT[29:26]
	TR_BLK_SZ BIT[17:0]

LTE_TRBLK_CFG_WORD3_1 ADDRESS 0x050C RW
LTE_TRBLK_CFG_WORD3_1 RESET_VALUE 0x00000000
	SW_CFG_DATA_0 BIT[31:0]

LTE_TRBLK_CFG_WORD4_1 ADDRESS 0x0510 RW
LTE_TRBLK_CFG_WORD4_1 RESET_VALUE 0x00000000
	SW_CFG_DATA_1 BIT[31:0]

LTE_TRBLK_CFG_WORD5_1 ADDRESS 0x0514 RW
LTE_TRBLK_CFG_WORD5_1 RESET_VALUE 0x00000000
	DECOB_HEADER_DEST_ADDR BIT[31:16]
	DECOB_DATA_DEST_ADDR BIT[15:0]

GERAN_TD_CFG_WORD0_0 ADDRESS 0x0600 RW
GERAN_TD_CFG_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	TD_DEC_BIAS BIT[11]
	LLR_SCALE_SEL BIT[10:7]
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4
	NUM_TD_MAP BIT[1:0]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3

GERAN_TD_CFG_WORD1_0 ADDRESS 0x0604 RW
GERAN_TD_CFG_WORD1_0 RESET_VALUE 0x00000000
	EARLY_TERM_EN BIT[30]
	MIN_ITERATION_NUM BIT[6:3]

GERAN_TD_CFG_WORD2_0 ADDRESS 0x0608 RW
GERAN_TD_CFG_WORD2_0 RESET_VALUE 0x00000000
	HITRX2_MIN_LLR_THRESHOLD BIT[30:16]
	MIN_LLR_THRESHOLD BIT[13:0]

GERAN_TD_CFG_WORD3_0 ADDRESS 0x060C RW
GERAN_TD_CFG_WORD3_0 RESET_VALUE 0x00000000
	DECOB_DATA_DEST_ADDR BIT[15:0]

GERAN_TD_CFG_WORD0_1 ADDRESS 0x0700 RW
GERAN_TD_CFG_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	TD_DEC_BIAS BIT[11]
	LLR_SCALE_SEL BIT[10:7]
		SEL_0_75 VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4
	NUM_TD_MAP BIT[1:0]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3

GERAN_TD_CFG_WORD1_1 ADDRESS 0x0704 RW
GERAN_TD_CFG_WORD1_1 RESET_VALUE 0x00000000
	EARLY_TERM_EN BIT[30]
	MIN_ITERATION_NUM BIT[6:3]

GERAN_TD_CFG_WORD2_1 ADDRESS 0x0708 RW
GERAN_TD_CFG_WORD2_1 RESET_VALUE 0x00000000
	HITRX2_MIN_LLR_THRESHOLD BIT[30:16]
	MIN_LLR_THRESHOLD BIT[13:0]

GERAN_TD_CFG_WORD3_1 ADDRESS 0x070C RW
GERAN_TD_CFG_WORD3_1 RESET_VALUE 0x00000000
	DECOB_DATA_DEST_ADDR BIT[15:0]

HDR_TD_CFG_WORD0_0 ADDRESS 0x0800 RW
HDR_TD_CFG_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	EVENT_IDX BIT[11]
		PING VALUE 0x0
		PONG VALUE 0x1
	CRC_WIDTH_SEL BIT[10:9]
		CRC16 VALUE 0x0
		CRC24 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED VALUE 0x3
	EARLY_TERM_EN BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LLR_SCALE_SEL BIT[3:0]
		BYPASS_LUT VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4

HDR_TD_CFG_WORD1_0 ADDRESS 0x0804 RW
HDR_TD_CFG_WORD1_0 RESET_VALUE 0x00000000
	MAX_ITER BIT[31:28]
	MIN_ITER BIT[27:24]
	MIN_LLR BIT[23:10]
	DEC_BIAS BIT[9]
		ZERO_TO_ZERO VALUE 0x0
		ZERO_TO_ONE VALUE 0x1
	NUM_TD_MAP BIT[8:7]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	CONSEC_CRC_M1 BIT[6:3]
	CODE_RATE BIT[1:0]
		RATE_1_2 VALUE 0x0
		RATE_1_3 VALUE 0x1
		RATE_1_4 VALUE 0x2
		RATE_1_5 VALUE 0x3

HDR_TD_CFG_WORD2_0 ADDRESS 0x0808 RW
HDR_TD_CFG_WORD2_0 RESET_VALUE 0x00000000
	WR_PTR_HD BIT[31:16]
	WR_PTR_DATA BIT[15:0]

HDR_TD_CFG_WORD0_1 ADDRESS 0x0900 RW
HDR_TD_CFG_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	EVENT_IDX BIT[11]
		PING VALUE 0x0
		PONG VALUE 0x1
	CRC_WIDTH_SEL BIT[10:9]
		CRC16 VALUE 0x0
		CRC24 VALUE 0x1
		CRC24_1CB VALUE 0x2
		CRC_UNUSED VALUE 0x3
	EARLY_TERM_EN BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	LLR_SCALE_SEL BIT[3:0]
		BYPASS_LUT VALUE 0x0
		SEL_1_5 VALUE 0x1
		SEL_3_0 VALUE 0x2
		SEL_4_5 VALUE 0x3
		SEL_6_0 VALUE 0x4

HDR_TD_CFG_WORD1_1 ADDRESS 0x0904 RW
HDR_TD_CFG_WORD1_1 RESET_VALUE 0x00000000
	MAX_ITER BIT[31:28]
	MIN_ITER BIT[27:24]
	MIN_LLR BIT[23:10]
	DEC_BIAS BIT[9]
		ZERO_TO_ZERO VALUE 0x0
		ZERO_TO_ONE VALUE 0x1
	NUM_TD_MAP BIT[8:7]
		TD_1_MAP VALUE 0x0
		RSVD VALUE 0x1
		TD_4_MAP VALUE 0x2
		TD_1_MAP_SEQ VALUE 0x3
	CONSEC_CRC_M1 BIT[6:3]
	CODE_RATE BIT[1:0]
		RATE_1_2 VALUE 0x0
		RATE_1_3 VALUE 0x1
		RATE_1_4 VALUE 0x2
		RATE_1_5 VALUE 0x3

HDR_TD_CFG_WORD2_1 ADDRESS 0x0908 RW
HDR_TD_CFG_WORD2_1 RESET_VALUE 0x00000000
	WR_PTR_HD BIT[31:16]
	WR_PTR_DATA BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.TD_TRIF_DB1 (level 4)
----------------------------------------------------------------------------------------
td_trif_db1 MODULE OFFSET=MODEM_TOP+0x01682000 MAX=MODEM_TOP+0x016828FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

TD_STATUS_WORD0 ADDRESS 0x0000 R
TD_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31]
	CMD_ACK BIT[30]
	CMD_ERROR BIT[29]

W_TD_WORD0_0 ADDRESS 0x0100 RW
W_TD_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	MAX_ITERATION_NUM BIT[12:9]
	CFG_IDX BIT[8]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	TDECIB_IDX BIT[2]
	FIRST_CB BIT[1]
	LAST_CB BIT[0]

W_TD_WORD0_1 ADDRESS 0x0200 RW
W_TD_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	MAX_ITERATION_NUM BIT[12:9]
	CFG_IDX BIT[8]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	TDECIB_IDX BIT[2]
	FIRST_CB BIT[1]
	LAST_CB BIT[0]

LTE_PDSCH_WORD0_0 ADDRESS 0x0300 RW
LTE_PDSCH_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	CBLK_IDX BIT[3:0]

LTE_PDSCH_WORD1_0 ADDRESS 0x0304 RW
LTE_PDSCH_WORD1_0 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[31]
	CFG_IDX BIT[30]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	CBLK_F1 BIT[29:16]
	CB_BYPASS BIT[15]
	LAST_CBLK BIT[14]
	FIRST_CBLK BIT[13]
	CBLK_SZ BIT[12:0]

LTE_PDSCH_WORD2_0 ADDRESS 0x0308 RW
LTE_PDSCH_WORD2_0 RESET_VALUE 0x00000000
	MAX_ITERATION_NUM BIT[17:14]
	CBLK_F2 BIT[13:0]

LTE_PDSCH_WORD0_1 ADDRESS 0x0400 RW
LTE_PDSCH_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	CBLK_IDX BIT[3:0]

LTE_PDSCH_WORD1_1 ADDRESS 0x0404 RW
LTE_PDSCH_WORD1_1 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[31]
	CFG_IDX BIT[30]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	CBLK_F1 BIT[29:16]
	CB_BYPASS BIT[15]
	LAST_CBLK BIT[14]
	FIRST_CBLK BIT[13]
	CBLK_SZ BIT[12:0]

LTE_PDSCH_WORD2_1 ADDRESS 0x0408 RW
LTE_PDSCH_WORD2_1 RESET_VALUE 0x00000000
	MAX_ITERATION_NUM BIT[17:14]
	CBLK_F2 BIT[13:0]

GERAN_TD_WORD0_0 ADDRESS 0x0500 RW
GERAN_TD_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	DLSLOT_IDX BIT[11:8]
	CS_IDX BIT[7:4]
	RLCBLK_IDX BIT[3:0]

GERAN_TD_WORD1_0 ADDRESS 0x0504 RW
GERAN_TD_WORD1_0 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[29]
		PING VALUE 0x0
		PONG VALUE 0x1
	CFG_IDX BIT[28]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	MAX_ITERATION_NUM BIT[18:15]
	RLCBLK_SZ BIT[12:0]

GERAN_TD_WORD2_0 ADDRESS 0x0508 RW
GERAN_TD_WORD2_0 RESET_VALUE 0x00000000
	LAST_ROW_BIT_EXCH BIT[14]
	NUM_ROW_INDEX BIT[13:12]
	NUM_COLUMN BIT[11:4]

GERAN_TD_WORD3_0 ADDRESS 0x050C RW
GERAN_TD_WORD3_0 RESET_VALUE 0x00000000
	PRIME_NUM BIT[27:19]
	PRIME_NUM_INDEX BIT[18:13]
	LAST_ROW BIT[12:8]
	LAST_COLUMN BIT[7:0]

GERAN_TD_WORD4_0 ADDRESS 0x0510 RW
GERAN_TD_WORD4_0 RESET_VALUE 0x00000000
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

GERAN_TD_WORD5_0 ADDRESS 0x0514 RW
GERAN_TD_WORD5_0 RESET_VALUE 0x00000000
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

GERAN_TD_WORD6_0 ADDRESS 0x0518 RW
GERAN_TD_WORD6_0 RESET_VALUE 0x00000000
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

GERAN_TD_WORD0_1 ADDRESS 0x0600 RW
GERAN_TD_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	DLSLOT_IDX BIT[11:8]
	CS_IDX BIT[7:4]
	RLCBLK_IDX BIT[3:0]

GERAN_TD_WORD1_1 ADDRESS 0x0604 RW
GERAN_TD_WORD1_1 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[29]
		PING VALUE 0x0
		PONG VALUE 0x1
	CFG_IDX BIT[28]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1
	MAX_ITERATION_NUM BIT[18:15]
	RLCBLK_SZ BIT[12:0]

GERAN_TD_WORD2_1 ADDRESS 0x0608 RW
GERAN_TD_WORD2_1 RESET_VALUE 0x00000000
	LAST_ROW_BIT_EXCH BIT[14]
	NUM_ROW_INDEX BIT[13:12]
	NUM_COLUMN BIT[11:4]

GERAN_TD_WORD3_1 ADDRESS 0x060C RW
GERAN_TD_WORD3_1 RESET_VALUE 0x00000000
	PRIME_NUM BIT[27:19]
	PRIME_NUM_INDEX BIT[18:13]
	LAST_ROW BIT[12:8]
	LAST_COLUMN BIT[7:0]

GERAN_TD_WORD4_1 ADDRESS 0x0610 RW
GERAN_TD_WORD4_1 RESET_VALUE 0x00000000
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

GERAN_TD_WORD5_1 ADDRESS 0x0614 RW
GERAN_TD_WORD5_1 RESET_VALUE 0x00000000
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

GERAN_TD_WORD6_1 ADDRESS 0x0618 RW
GERAN_TD_WORD6_1 RESET_VALUE 0x00000000
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

HDR_TD_WORD0_0 ADDRESS 0x0700 RW
HDR_TD_WORD0_0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	CFG_IDX BIT[0]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1

HDR_TD_WORD1_0 ADDRESS 0x0704 RW
HDR_TD_WORD1_0 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[27]
	LAST_ROW_M1 BIT[20:16]
	LAST_COL_M1 BIT[15:8]
	NUM_COL_M1 BIT[7:0]

HDR_TD_WORD2_0 ADDRESS 0x0708 RW
HDR_TD_WORD2_0 RESET_VALUE 0x00000000
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

HDR_TD_WORD3_0 ADDRESS 0x070C RW
HDR_TD_WORD3_0 RESET_VALUE 0x00000000
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

HDR_TD_WORD4_0 ADDRESS 0x0710 RW
HDR_TD_WORD4_0 RESET_VALUE 0x00000000
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

HDR_TD_WORD5_0 ADDRESS 0x0714 RW
HDR_TD_WORD5_0 RESET_VALUE 0x00000000
	INTLV_LEN_M1 BIT[12:0]

HDR_TD_WORD0_1 ADDRESS 0x0800 RW
HDR_TD_WORD0_1 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	CFG_IDX BIT[0]
		CFG0 VALUE 0x0
		CFG1 VALUE 0x1

HDR_TD_WORD1_1 ADDRESS 0x0804 RW
HDR_TD_WORD1_1 RESET_VALUE 0x00000000
	TDECIB_IDX BIT[27]
	LAST_ROW_M1 BIT[20:16]
	LAST_COL_M1 BIT[15:8]
	NUM_COL_M1 BIT[7:0]

HDR_TD_WORD2_1 ADDRESS 0x0808 RW
HDR_TD_WORD2_1 RESET_VALUE 0x00000000
	FWD2_SEQ_ROW_BND BIT[30:26]
	FWD1_SEQ_ROW_BND BIT[25:21]
	FWD0_SEQ_ROW_BND BIT[20:16]
	FWD2_ITV_ROW_BND BIT[14:10]
	FWD1_ITV_ROW_BND BIT[9:5]
	FWD0_ITV_ROW_BND BIT[4:0]

HDR_TD_WORD3_1 ADDRESS 0x080C RW
HDR_TD_WORD3_1 RESET_VALUE 0x00000000
	FWD2_ITV_COL_BND BIT[23:16]
	FWD1_ITV_COL_BND BIT[15:8]
	FWD0_ITV_COL_BND BIT[7:0]

HDR_TD_WORD4_1 ADDRESS 0x0810 RW
HDR_TD_WORD4_1 RESET_VALUE 0x00000000
	FWD2_SEQ_COL_BND BIT[23:16]
	FWD1_SEQ_COL_BND BIT[15:8]
	FWD0_SEQ_COL_BND BIT[7:0]

HDR_TD_WORD5_1 ADDRESS 0x0814 RW
HDR_TD_WORD5_1 RESET_VALUE 0x00000000
	INTLV_LEN_M1 BIT[12:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.TDECIB_MEM_DB1 (level 4)
----------------------------------------------------------------------------------------
tdecib_mem_db1 MODULE OFFSET=MODEM_TOP+0x01683000 MAX=MODEM_TOP+0x01683FFF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

TDECIB_MEM_START ADDRESS 0x0000 W
TDECIB_MEM_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

TDECIB_MEM_END ADDRESS 0x0FFC W
TDECIB_MEM_END RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.DEMBACK_COMMON_DB1 (level 4)
----------------------------------------------------------------------------------------
demback_common_db1 MODULE OFFSET=MODEM_TOP+0x016A0000 MAX=MODEM_TOP+0x016A000F APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

DEMBACK_EN ADDRESS 0x0000 RW
DEMBACK_EN RESET_VALUE 0x00000000
	DEMBACK_EN BIT[0]
		RESET VALUE 0x0
		ENABLE VALUE 0x1

DEMBACK_MODE_SEL ADDRESS 0x0004 RW
DEMBACK_MODE_SEL RESET_VALUE 0x00000000
	MODE_SEL BIT[3:0]
		LTE_R99 VALUE 0x0
		LTE_1X VALUE 0x1
		UMTS VALUE 0x2
		R99_NONCON VALUE 0x3
		R99_VOICE VALUE 0x4
		TDS_CON VALUE 0x5
		TDS_NONCON VALUE 0x6
		TDS_VOICE VALUE 0x7
		EVDO_1X VALUE 0x8
		CDMA2K_1X_PBCH VALUE 0x9
		GERAN VALUE 0xA
		CDMA2K_1X VALUE 0xB
		EVDO VALUE 0xC
		LTE VALUE 0xD
		IDLE VALUE 0xF

DEMBACK_AHB_ERR ADDRESS 0x0008 R
DEMBACK_AHB_ERR RESET_VALUE 0x00000000
	RD_ERR BIT[18]
	WR_ERR BIT[17]
	ERR_ADDR BIT[16:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.DEMBACK_BRDG_DB1 (level 4)
----------------------------------------------------------------------------------------
demback_brdg_db1 MODULE OFFSET=MODEM_TOP+0x016A1000 MAX=MODEM_TOP+0x016A10FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

DEMBACK_MM_RDRm_CFG0(m):(0)-(2) ARRAY 0x00000000+0xC*m
DEMBACK_MM_RDR0_CFG0 ADDRESS 0x0000 RW
DEMBACK_MM_RDR0_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[25]
		Q_SIZE_20_16 VALUE 0x0
		Q_SIZE_12 VALUE 0x1
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_MM_RDRm_CFG1(m):(0)-(2) ARRAY 0x00000004+0xC*m
DEMBACK_MM_RDR0_CFG1 ADDRESS 0x0004 RW
DEMBACK_MM_RDR0_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_MM_RDRm_XFER_CTL(m):(0)-(2) ARRAY 0x00000008+0xC*m
DEMBACK_MM_RDR0_XFER_CTL ADDRESS 0x0008 RW
DEMBACK_MM_RDR0_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OP_MODE BIT[3:2]
		SEQ_MODE VALUE 0x0
		RAN_MODE VALUE 0x1
		SEQ_STRD_MODE VALUE 0x2
		RAN_STRD_MODE VALUE 0x3
	DATA_MODE BIT[1:0]
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTERNARY_MODE VALUE 0x3

DEMBACK_RDR3_CFG0 ADDRESS 0x0024 RW
DEMBACK_RDR3_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[25]
		Q_SIZE_8 VALUE 0x0
		Q_SIZE_12 VALUE 0x1
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_RDR3_CFG1 ADDRESS 0x0028 RW
DEMBACK_RDR3_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_RDR3_XFER_CTL ADDRESS 0x002C RW
DEMBACK_RDR3_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OP_MODE BIT[3:2]
		SEQ_MODE VALUE 0x0
		RAN_MODE VALUE 0x1
		SEQ_STRD_MODE VALUE 0x2
		RAN_STRD_MODE VALUE 0x3

DEMBACK_NN_RDRm_CFG0(m):(0)-(1) ARRAY 0x00000030+0xC*m
DEMBACK_NN_RDR0_CFG0 ADDRESS 0x0030 RW
DEMBACK_NN_RDR0_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[26:25]
		Q_SIZE_16 VALUE 0x0
		Q_SIZE_24 VALUE 0x1
		Q_SIZE_12 VALUE 0x2
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_NN_RDRm_CFG1(m):(0)-(1) ARRAY 0x00000034+0xC*m
DEMBACK_NN_RDR0_CFG1 ADDRESS 0x0034 RW
DEMBACK_NN_RDR0_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_NN_RDRm_XFER_CTL(m):(0)-(1) ARRAY 0x00000038+0xC*m
DEMBACK_NN_RDR0_XFER_CTL ADDRESS 0x0038 RW
DEMBACK_NN_RDR0_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DATA_MODE BIT[1:0]
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTERNARY_MODE VALUE 0x3

DEMBACK_NN_RDR2_CFG0 ADDRESS 0x0048 RW
DEMBACK_NN_RDR2_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[26:25]
		Q_SIZE_16 VALUE 0x0
		Q_SIZE_24 VALUE 0x1
		Q_SIZE_32 VALUE 0x2
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_NN_RDR2_CFG1 ADDRESS 0x004C RW
DEMBACK_NN_RDR2_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_NN_RDR2_XFER_CTL ADDRESS 0x0050 RW
DEMBACK_NN_RDR2_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

DEMBACK_NN_RDR3_CFG0 ADDRESS 0x0054 RW
DEMBACK_NN_RDR3_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[27]
		Q_SIZE_24 VALUE 0x0
		Q_SIZE_12 VALUE 0x1
	INIT_BANK BIT[26:24]
	MAX_BANK BIT[23:21]
	MIN_BANK BIT[20:18]
	VBUF_LEN BIT[17:0]

DEMBACK_NN_RDR3_CFG1 ADDRESS 0x0058 RW
DEMBACK_NN_RDR3_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_NN_RDR3_XFER_CTL ADDRESS 0x005C RW
DEMBACK_NN_RDR3_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DATA_MODE BIT[1:0]
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTERNARY_MODE VALUE 0x3

DEMBACK_WRTRm_CFG0(m):(0)-(1) ARRAY 0x00000060+0xC*m
DEMBACK_WRTR0_CFG0 ADDRESS 0x0060 RW
DEMBACK_WRTR0_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[25]
		Q_SIZE_24 VALUE 0x0
		Q_SIZE_12 VALUE 0x1
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_WRTRm_CFG1(m):(0)-(1) ARRAY 0x00000064+0xC*m
DEMBACK_WRTR0_CFG1 ADDRESS 0x0064 RW
DEMBACK_WRTR0_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_WRTRm_XFER_CTL(m):(0)-(1) ARRAY 0x00000068+0xC*m
DEMBACK_WRTR0_XFER_CTL ADDRESS 0x0068 RW
DEMBACK_WRTR0_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DATA_MODE BIT[1:0]
		UNARY_MODE VALUE 0x0
		BINARY_MODE VALUE 0x1
		QUATERNARY_MODE VALUE 0x2
		OCTERNARY_MODE VALUE 0x3

DEMBACK_WRTR2_CFG0 ADDRESS 0x0078 RW
DEMBACK_WRTR2_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	Q_SIZE BIT[25]
		Q_SIZE_24 VALUE 0x0
		Q_SIZE_16 VALUE 0x1
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_WRTR2_CFG1 ADDRESS 0x007C RW
DEMBACK_WRTR2_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_WRTR2_XFER_CTL ADDRESS 0x0080 RW
DEMBACK_WRTR2_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

DEMBACK_WRTR3_CFG0 ADDRESS 0x0084 RW
DEMBACK_WRTR3_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_WRTR3_CFG1 ADDRESS 0x0088 RW
DEMBACK_WRTR3_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_WRTR3_XFER_CTL ADDRESS 0x008C RW
DEMBACK_WRTR3_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

DEMBACK_BRDG_CTL ADDRESS 0x0090 RW
DEMBACK_BRDG_CTL RESET_VALUE 0x00000000
	DIS_CGC_ON_XFER_EN BIT[1]
	EN_DONE_EVENT BIT[0]

DEMBACK_BRDG_STATUS ADDRESS 0x0094 R
DEMBACK_BRDG_STATUS RESET_VALUE 0x00000000
	BRDG_STATUS BIT[11:0]

DEMBACK_BRDG_CLEAR ADDRESS 0x0098 RW
DEMBACK_BRDG_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[11:0]

DEMBACK_DBG_CFG0 ADDRESS 0x009C RW
DEMBACK_DBG_CFG0 RESET_VALUE 0x00000000
	BANK_ID_MSB_PREFIX BIT[31]
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DEMBACK_DBG_CFG1 ADDRESS 0x00A0 RW
DEMBACK_DBG_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DEMBACK_DBG_CTL ADDRESS 0x00A4 RW
DEMBACK_DBG_CTL RESET_VALUE 0x00000000
	DELIMITER_PATTERN BIT[27:8]
	MUX_SEL BIT[6:4]
		EVDO VALUE 0x0
		CDMA VALUE 0x1
		TDS VALUE 0x2
		UMTS VALUE 0x3
		LTE VALUE 0x4
		LTE_REENC VALUE 0x5
		SVD_TBVD VALUE 0x6
		TDEC VALUE 0x7
	LOG_ALL_CYCLES_EN BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRIGGER_LOGIC_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRIGGER_SEQUENCE_EN BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRACE_EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

DEMBACK_DBG_MATCH_MASK0 ADDRESS 0x00A8 RW
DEMBACK_DBG_MATCH_MASK0 RESET_VALUE 0x00000000
	MATCH_MASK0 BIT[31:0]

DEMBACK_DBG_MATCH_MASK1 ADDRESS 0x00AC RW
DEMBACK_DBG_MATCH_MASK1 RESET_VALUE 0x00000000
	MATCH_MASK1 BIT[31:0]

DEMBACK_DBG_MATCH_PATTERN0 ADDRESS 0x00B0 RW
DEMBACK_DBG_MATCH_PATTERN0 RESET_VALUE 0x00000000
	MATCH_PATTERN0 BIT[31:0]

DEMBACK_DBG_MATCH_PATTERN1 ADDRESS 0x00B4 RW
DEMBACK_DBG_MATCH_PATTERN1 RESET_VALUE 0x00000000
	MATCH_PATTERN1 BIT[31:0]

DEMBACK_DBG_TRACE_LEN ADDRESS 0x00B8 RW
DEMBACK_DBG_TRACE_LEN RESET_VALUE 0x00000000
	TRACE_LEN BIT[15:0]

DEMBACK_DBG_WINDOW_LEN ADDRESS 0x00BC RW
DEMBACK_DBG_WINDOW_LEN RESET_VALUE 0x00000000
	WINDOW_LEN BIT[3:0]

DEMBACK_DBG_TRIGGER_LEN ADDRESS 0x00C0 RW
DEMBACK_DBG_TRIGGER_LEN RESET_VALUE 0x00000000
	TRIGGER_LEN BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.LTE_DEMBACK_DB1 (level 4)
----------------------------------------------------------------------------------------
lte_demback_db1 MODULE OFFSET=MODEM_TOP+0x016A2000 MAX=MODEM_TOP+0x016A204F APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

LTE_DBE_PHICH_STATUS ADDRESS 0x0000 R
LTE_DBE_PHICH_STATUS RESET_VALUE 0x00000000
	LLR_VALUE_PHICH_2 BIT[21:16]
	LLR_VALUE_PHICH_1 BIT[5:0]

LTE_DBE_PCFICH_STATUS ADDRESS 0x0004 R
LTE_DBE_PCFICH_STATUS RESET_VALUE 0x00000000
	CFI_DETECTED BIT[31:30]
		CFI1 VALUE 0x0
		CFI2 VALUE 0x1
		CFI3 VALUE 0x2
		RESERVED VALUE 0x3
	LLR_CFI_RSVD BIT[29:24]
	LLR_CFI3 BIT[21:16]
	LLR_CFI2 BIT[13:8]
	LLR_CFI1 BIT[5:0]

LTE_DBE_SCRAMBLE_SEED_FF_X1_SEED ADDRESS 0x0008 RW
LTE_DBE_SCRAMBLE_SEED_FF_X1_SEED RESET_VALUE 0x00000000
	FF_X1_SEED BIT[30:0]

LTE_DBE_TESTBUS_ENABLE ADDRESS 0x000C RW
LTE_DBE_TESTBUS_ENABLE RESET_VALUE 0x00000000
	FRAME_IDX_VALUE BIT[31:22]
	SUBF_IDX_VALUE BIT[21:18]
	TB_IDX_VALUE BIT[17:14]
	CB_IDX_VALUE BIT[13:10]
	USE_SW_DBG_TAG BIT[9]
	USE_FRAME_IDX BIT[8]
	USE_SUBF_IDX BIT[7]
	USE_TB_IDX BIT[6]
	USE_CB_IDX BIT[5]
	TESTBUS_SEL BIT[4:1]
		SEL_CCH_MP_INTF_PDCCH VALUE 0x0
		SEL_PDCCH_PROCESSOR VALUE 0x1
		SEL_CCH_PROCESSOR_PDCCH VALUE 0x2
		SEL_CCH_MP_INTF_PBCH VALUE 0x3
		SEL_PBCH_PROCESSOR VALUE 0x4
		SEL_CCH_PROCESSOR_PBCH VALUE 0x5
		SEL_SCH_MP_INTF_DESCR VALUE 0x6
		SEL_SCH_MP_INTF_DEINT VALUE 0x7
		SEL_SCH_DESCR_INTRA_TTI VALUE 0x8
		SEL_SCH_HARQ_COMBINE VALUE 0x9
		SEL_SCH_DEINT_IBUF_STORE VALUE 0xA
		SEL_SCH_LOAD_ROW_COL_DEINT VALUE 0xB
		SEL_SCH_STORE_ROW_COL_DEINT VALUE 0xC
		SEL_TDEC_DECIB_INTF VALUE 0xD
	TESTBUS_EN BIT[0]
		LTE_TESTBUS_DISABLE VALUE 0x0
		LTE_TESTBUS_ENABLE VALUE 0x1

LTE_DBE_TESTBUS_STATUS ADDRESS 0x0010 R
LTE_DBE_TESTBUS_STATUS RESET_VALUE 0x00000000
	TESTBUS_DATA BIT[31:0]

LTE_DBE_PBCH_CMD_COUNT ADDRESS 0x0014 R
LTE_DBE_PBCH_CMD_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16]
	FOH_COUNT BIT[15:0]

LTE_DBE_PDCCH_CMD_COUNT ADDRESS 0x0018 R
LTE_DBE_PDCCH_CMD_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16]
	REG_REORDER_COUNT BIT[15:0]

LTE_DBE_PDSCH_CMD_COUNT ADDRESS 0x001C R
LTE_DBE_PDSCH_CMD_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16]
	DESCR_COUNT BIT[15:0]

LTE_DBE_PBCH_DONE_COUNT ADDRESS 0x0020 R
LTE_DBE_PBCH_DONE_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16]
	FOH_COUNT BIT[15:0]

LTE_DBE_PDCCH_DONE_COUNT ADDRESS 0x0024 R
LTE_DBE_PDCCH_DONE_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16]
	REG_REORDER_COUNT BIT[15:0]

LTE_DBE_PDSCH_DONE_COUNT ADDRESS 0x0028 R
LTE_DBE_PDSCH_DONE_COUNT RESET_VALUE 0x00000000
	DEINT_COUNT BIT[31:16]
	DESCR_COUNT BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.LTE_REENC_DB1 (level 4)
----------------------------------------------------------------------------------------
lte_reenc_db1 MODULE OFFSET=MODEM_TOP+0x016A3000 MAX=MODEM_TOP+0x016A3007 APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

TESTBUS_ENABLE ADDRESS 0x0000 RW
TESTBUS_ENABLE RESET_VALUE 0x00000000
	TESTBUS_EN BIT[7]
		TESTBUS_DISABLE VALUE 0x0
		TESTBUS_ENABLE VALUE 0x1
	TESTBUS_MODE BIT[6]
		TESTBUS_PDSCH VALUE 0x0
		TESTBUS_PBCH VALUE 0x1
	TESTBUS_SEL BIT[5:0]

TESTBUS_STATUS ADDRESS 0x0004 R
TESTBUS_STATUS RESET_VALUE 0x00000000
	TESTBUS_DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.UMTS_DEMBACK_DB1 (level 4)
----------------------------------------------------------------------------------------
umts_demback_db1 MODULE OFFSET=MODEM_TOP+0x016A4000 MAX=MODEM_TOP+0x016A42FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

DBACK_AMP_EST0_n(n):(0)-(5) ARRAY 0x00000000+0x8*n
DBACK_AMP_EST0_0 ADDRESS 0x0000 R
DBACK_AMP_EST0_0 RESET_VALUE 0x00000000
	AMP_EST BIT[20:0]

DBACK_ENG_EST0_n(n):(0)-(5) ARRAY 0x00000004+0x8*n
DBACK_ENG_EST0_0 ADDRESS 0x0004 R
DBACK_ENG_EST0_0 RESET_VALUE 0x00000000
	POWER_EST BIT[29:0]

DBACK_AMP_EST1_n(n):(0)-(5) ARRAY 0x00000030+0x8*n
DBACK_AMP_EST1_0 ADDRESS 0x0030 R
DBACK_AMP_EST1_0 RESET_VALUE 0x00000000
	AMP_EST BIT[20:0]

DBACK_ENG_EST1_n(n):(0)-(5) ARRAY 0x00000034+0x8*n
DBACK_ENG_EST1_0 ADDRESS 0x0034 R
DBACK_ENG_EST1_0 RESET_VALUE 0x00000000
	POWER_EST BIT[29:0]

DBACK_HS_CHc_PART1_DEC_DATA0(c):(0)-(9) ARRAY 0x00000060+0xC*c
DBACK_HS_CH0_PART1_DEC_DATA0 ADDRESS 0x0060 R
DBACK_HS_CH0_PART1_DEC_DATA0 RESET_VALUE 0x00000000
	PART1_DECODE_DATA BIT[11:0]

DBACK_HS_CHc_PART1_DEC_STAT(c):(0)-(9) ARRAY 0x00000064+0xC*c
DBACK_HS_CH0_PART1_DEC_STAT ADDRESS 0x0064 R
DBACK_HS_CH0_PART1_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]

DBACK_HS_CHc_SLOT1_AE_EST(c):(0)-(9) ARRAY 0x00000068+0xC*c
DBACK_HS_CH0_SLOT1_AE_EST ADDRESS 0x0068 R
DBACK_HS_CH0_SLOT1_AE_EST RESET_VALUE 0x00000000
	SLOT1_ENG_EST BIT[29:16]
	SLOT1_AMP_EST BIT[9:0]

DBACK_HS_CHc_PART2_DEC_DATA1(c):(0)-(9) ARRAY 0x000000D8+0x10*c
DBACK_HS_CH0_PART2_DEC_DATA1 ADDRESS 0x00D8 R
DBACK_HS_CH0_PART2_DEC_DATA1 RESET_VALUE 0x00000000
	PART2_DATA_LSB BIT[31:16]
	PART2_CRC BIT[15:0]

DBACK_HS_CHc_PART2_DEC_STAT(c):(0)-(9) ARRAY 0x000000DC+0x10*c
DBACK_HS_CH0_PART2_DEC_STAT ADDRESS 0x00DC R
DBACK_HS_CH0_PART2_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]
	PART2_DATA_MSB BIT[3:0]

DBACK_HS_CHc_SLOT2_AE_EST(c):(0)-(9) ARRAY 0x000000E0+0x10*c
DBACK_HS_CH0_SLOT2_AE_EST ADDRESS 0x00E0 R
DBACK_HS_CH0_SLOT2_AE_EST RESET_VALUE 0x00000000
	SLOT2_ENG_EST BIT[29:16]
	SLOT2_AMP_EST BIT[9:0]

DBACK_HS_CHc_SLOT3_AE_EST(c):(0)-(9) ARRAY 0x000000E4+0x10*c
DBACK_HS_CH0_SLOT3_AE_EST ADDRESS 0x00E4 R
DBACK_HS_CH0_SLOT3_AE_EST RESET_VALUE 0x00000000
	SLOT3_ENG_EST BIT[29:16]
	SLOT3_AMP_EST BIT[9:0]

DBACK_EAGCH_DEC_DATA ADDRESS 0x0178 R
DBACK_EAGCH_DEC_DATA RESET_VALUE 0x00000000
	DATA BIT[23:0]

DBACK_EAGCH_DEC_STAT ADDRESS 0x017C R
DBACK_EAGCH_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]

DBACK_EAGCH_METRIC ADDRESS 0x0180 R
DBACK_EAGCH_METRIC RESET_VALUE 0x00000000
	SECOND_BEST_STATE_METRIC BIT[30:24]
	WORST_STATE_METRIC BIT[22:16]
	BEST_STATE_METRIC BIT[14:8]
	ZERO_STATE_METRIC BIT[6:0]

DBACK_HSSCCH_CTL1 ADDRESS 0x0184 RW
DBACK_HSSCCH_CTL1 RESET_VALUE 0x00000000
	HS_SCCH_AE_EN BIT[24]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	HS_SCCH_PART1_TYPE_SEL BIT[23:14]
		PART1_8_BITS VALUE 0x000
		PART1_12_BITS VALUE 0x001
	HS_SCCH_PART1_FIRST_IDX BIT[8:4]
	NUM_HS_SCCH_PART1 BIT[3:0]

DBACK_HSSCCH_CTL2 ADDRESS 0x0188 RW
DBACK_HSSCCH_CTL2 RESET_VALUE 0x00000000
	HS_SCCH_PART2_TYPE_SEL BIT[31:12]
		PART2_13_BITS VALUE 0x00000
		PART2_12_BITS VALUE 0x00001
		SCCH_20_BITS VALUE 0x00002
	HS_SCCH_PART2_FIRST_IDX BIT[8:4]
	NUM_HS_SCCH_PART2 BIT[3:0]

HS_SCCH_PART2_DECODE_MAP ADDRESS 0x018C RW
HS_SCCH_PART2_DECODE_MAP RESET_VALUE 0x00000000
	HS_SCCH_PART2_DECODE_MAP BIT[9:0]

DBACK_CHc_UEID_MASK_0(c):(0)-(9) ARRAY 0x00000190+0x4*c
DBACK_CH0_UEID_MASK_0 ADDRESS 0x0190 RW
DBACK_CH0_UEID_MASK_0 RESET_VALUE 0x00000000
	UEID_MASK_31_0 BIT[31:0]

DBACK_CHc_UEID_MASK_1(c):(0)-(9) ARRAY 0x000001B8+0x4*c
DBACK_CH0_UEID_MASK_1 ADDRESS 0x01B8 RW
DBACK_CH0_UEID_MASK_1 RESET_VALUE 0x00000000
	UEID_MASK_39_32 BIT[7:0]

DBACK_HSSCCH_PART1_TRIGGER ADDRESS 0x01E0 C
DBACK_HSSCCH_PART1_TRIGGER RESET_VALUE 0x00000000
	TRIGGER BIT[0]
		DISABLE VALUE 0x0
		TRIGGER VALUE 0x1

DBACK_HSSCCH_YAM_THRES ADDRESS 0x01E4 RW
DBACK_HSSCCH_YAM_THRES RESET_VALUE 0x00000000
	HS_SCCH_YAM_THRESHOLD BIT[3:0]

DBACK_HSSCCH_PART2_TRIGGER ADDRESS 0x01E8 C
DBACK_HSSCCH_PART2_TRIGGER RESET_VALUE 0x00000000
	TRIGGER BIT[0]
		DISABLE VALUE 0x0
		TRIGGER VALUE 0x1

DBACK_HSSCCH_STATUS ADDRESS 0x01EC R
DBACK_HSSCCH_STATUS RESET_VALUE 0x00000000
	HS_SCCH_PART2_ENA BIT[25:16]
		DISABLE VALUE 0x000
		ENABLE VALUE 0x001
	HS_SCCH_PART1_ENA BIT[9:0]
		DISABLE VALUE 0x000
		ENABLE VALUE 0x001

DBACK_EAGCH_CONFIG ADDRESS 0x01F0 RW
DBACK_EAGCH_CONFIG RESET_VALUE 0x00000000
	EAGCH_OFFSET BIT[10:0]

DBACK_EAGCH_CTL ADDRESS 0x01F4 RW
DBACK_EAGCH_CTL RESET_VALUE 0x00000000
	COMB_EN BIT[3]
	ROUND_SEL BIT[2:1]
		SEL_0_BIT VALUE 0x0
		SEL_1_BIT VALUE 0x1
		SEL_2_BIT VALUE 0x2
		SEL_3_BIT VALUE 0x3
	DECODE_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

DBACK_EAGCH_TRIGGER ADDRESS 0x01F8 C
DBACK_EAGCH_TRIGGER RESET_VALUE 0x00000000
	TRIGGER BIT[0]
		DISABLE VALUE 0x0
		TRIGGER VALUE 0x1

DBACK_EAGCH_RM_PATTERN_k(k):(0)-(2) ARRAY 0x000001FC+0x4*k
DBACK_EAGCH_RM_PATTERN_0 ADDRESS 0x01FC RW
DBACK_EAGCH_RM_PATTERN_0 RESET_VALUE 0x00000000
	DATA BIT[31:0]
		NON VALUE 0x00000000
		PUNCT_REP VALUE 0x00000001

DBACK_HS_EUL_CTL_CH_RST ADDRESS 0x0208 C
DBACK_HS_EUL_CTL_CH_RST RESET_VALUE 0x00000000
	RESET BIT[0]
		NULL VALUE 0x0
		RESET VALUE 0x1

DBACK_NONHS_WCB_SIZE ADDRESS 0x020C RW
DBACK_NONHS_WCB_SIZE RESET_VALUE 0x00000022
	NONHS_WCB_SIZE BIT[5:0]

DBACK_HS_WCB_SIZE ADDRESS 0x0210 RW
DBACK_HS_WCB_SIZE RESET_VALUE 0x00000010
	HS_WCB_SIZE BIT[4:0]

DBACK_PART1_INT_STATUS ADDRESS 0x0214 R
DBACK_PART1_INT_STATUS RESET_VALUE 0x00000000
	HSSCCH_PART1_DONE BIT[9:0]
		NULL VALUE 0x000
		DONE VALUE 0x001

DBACK_PART1_INT_CLR ADDRESS 0x0218 C
DBACK_PART1_INT_CLR RESET_VALUE 0x00000000
	HSSCCH_PART1_DONE BIT[9:0]
		NULL VALUE 0x000
		CLEAR VALUE 0x001

DBACK_PART1_INT_EN ADDRESS 0x021C RW
DBACK_PART1_INT_EN RESET_VALUE 0x00000000
	HSSCCH_PART1_DONE BIT[9:0]
		NULL VALUE 0x000
		ENABLE VALUE 0x001

DBACK_PART2_INT_STATUS ADDRESS 0x0220 R
DBACK_PART2_INT_STATUS RESET_VALUE 0x00000000
	HSSCCH_PART2_DONE BIT[9:0]
		NULL VALUE 0x000
		DONE VALUE 0x001

DBACK_PART2_INT_CLR ADDRESS 0x0224 C
DBACK_PART2_INT_CLR RESET_VALUE 0x00000000
	HSSCCH_PART2_DONE BIT[9:0]
		NULL VALUE 0x000
		CLEAR VALUE 0x001

DBACK_PART2_INT_EN ADDRESS 0x0228 RW
DBACK_PART2_INT_EN RESET_VALUE 0x00000000
	HSSCCH_PART2_DONE BIT[9:0]
		NULL VALUE 0x000
		ENABLE VALUE 0x001

DBACK_EAGCH_INT_EN ADDRESS 0x022C RW
DBACK_EAGCH_INT_EN RESET_VALUE 0x00000000
	EAGCH_DONE BIT[0]
		NULL VALUE 0x0
		ENABLE VALUE 0x1

DBACK_TEST_MEM_SEL ADDRESS 0x0230 RW
DBACK_TEST_MEM_SEL RESET_VALUE 0x00000000
	DRM_RAM_SEL BIT[2]
	WCB_RAM_SEL BIT[1]
	HSC_RAM_SEL BIT[0]

DBACK_TEST_BUS_SEL ADDRESS 0x0234 RW
DBACK_TEST_BUS_SEL RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[31]
		DEFAULT VALUE 0x0
		ENABLE VALUE 0x1
	SEL BIT[6:0]
		MEMIF_1 VALUE 0x00
		MEMIF_2 VALUE 0x01
		MEMIF_3 VALUE 0x02
		MEMIF_4 VALUE 0x03
		MEMIF_5 VALUE 0x04
		MEMIF_6 VALUE 0x05
		MEMIF_7 VALUE 0x06
		MEMIF_8 VALUE 0x07
		MEMIF_9 VALUE 0x08
		MEMIF_10 VALUE 0x09
		HS_WC_BUFF_1 VALUE 0x0A
		HS_WC_BUFF_2 VALUE 0x0B
		HS_WC_BUFF_3 VALUE 0x0C
		HS_WC_BUFF_4 VALUE 0x0D
		NONHS_WC_BUFF_1 VALUE 0x0E
		NONHS_WC_BUFF_2 VALUE 0x0F
		DRM_DEC VALUE 0x10
		DRM VALUE 0x11
		VD_IF VALUE 0x12
		EVENT_1 VALUE 0x13
		VD_ARB VALUE 0x14
		NONHS_WC_BUFF_3 VALUE 0x15
		HS_MIMO_SIC1 VALUE 0x16
		HS_MIMO_SIC2 VALUE 0x17
		HS_MIMO_SIC3 VALUE 0x18
		HS_DEINT_LLR1 VALUE 0x19
		HS_DEINT_LLR2 VALUE 0x1A
		HS_DRM2_1 VALUE 0x1B
		HS_DRM2_2 VALUE 0x1C
		HS_DRM2_3 VALUE 0x1D
		HS_DRM2_4 VALUE 0x1E
		NONHS_WC_BUFF_4 VALUE 0x1F
		DECOB_IF VALUE 0x20
		HS_EUL_CTL_CH1 VALUE 0x22
		HSC_1 VALUE 0x23
		NONHS_DRMB_TD_0 VALUE 0x24
		NONHS_DRMB_TD_1 VALUE 0x25
		HS_DRMB_TD VALUE 0x26
		HS_DRM1_0 VALUE 0x27
		HS_DRM1_1 VALUE 0x28
		HS_MIMO_SIC4 VALUE 0x29
		HS_EUL_CTL_CH2 VALUE 0x2A
		HS_DMR1_2 VALUE 0x2B
		HS_DRM1_3 VALUE 0x2C
		TDECIB VALUE 0x2D
		BRDG2_TEST_IF_1 VALUE 0x30
		BRDG2_TEST_IF_2 VALUE 0x31
		BRDG2_TEST_IF_3 VALUE 0x32
		BRDG2_TEST_IF_4 VALUE 0x33
		HS_BRDG0_TEST_IF_1 VALUE 0x34
		HS_BRDG0_TEST_IF_2 VALUE 0x35
		HS_BRDG1_TEST_IF_1 VALUE 0x36
		HS_BRDG1_TEST_IF_2 VALUE 0x37
		HS_DRM2_5 VALUE 0x38
		HS_DRM2_6 VALUE 0x39
		HS_DRM2_7 VALUE 0x3A

DBACK_MEM_ADDR ADDRESS 0x0238 RW
DBACK_MEM_ADDR RESET_VALUE 0x00000000
	ADDR BIT[12:0]

DBACK_MEM_DATA0 ADDRESS 0x023C RW
DBACK_MEM_DATA0 RESET_VALUE 0x00000000
	DATA_31_0 BIT[31:0]

DBACK_MEM_DATA1 ADDRESS 0x0240 RW
DBACK_MEM_DATA1 RESET_VALUE 0x00000000
	DATA_63_32 BIT[31:0]

DBACK_MEM_DATA2 ADDRESS 0x0244 RW
DBACK_MEM_DATA2 RESET_VALUE 0x00000000
	DATA_95_64 BIT[31:0]

DBACK_MEM_DATA3 ADDRESS 0x0248 RW
DBACK_MEM_DATA3 RESET_VALUE 0x00000000
	DATA_127_96 BIT[31:0]

DBACK_MEM_DATA4 ADDRESS 0x024C RW
DBACK_MEM_DATA4 RESET_VALUE 0x00000000
	DATA_143_128 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.TDS_DEMBACK_DB1 (level 4)
----------------------------------------------------------------------------------------
tds_demback_db1 MODULE OFFSET=MODEM_TOP+0x016A5000 MAX=MODEM_TOP+0x016A50FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

T_DBACK_HS_CHc_DEC_DATA0(c):(0)-(3) ARRAY 0x00000000+0xC*c
T_DBACK_HS_CH0_DEC_DATA0 ADDRESS 0x0000 R
T_DBACK_HS_CH0_DEC_DATA0 RESET_VALUE 0x00000000
	DECODE_DATA BIT[31:0]

T_DBACK_HS_CHc_DEC_DATA1(c):(0)-(3) ARRAY 0x00000004+0xC*c
T_DBACK_HS_CH0_DEC_DATA1 ADDRESS 0x0004 R
T_DBACK_HS_CH0_DEC_DATA1 RESET_VALUE 0x00000000
	DECODE_DATA BIT[17:0]

T_DBACK_HS_CHc_DEC_STAT(c):(0)-(3) ARRAY 0x00000008+0xC*c
T_DBACK_HS_CH0_DEC_STAT ADDRESS 0x0008 R
T_DBACK_HS_CH0_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]

T_DBACK_EAGCHc_DEC_DATA0(c):(0)-(3) ARRAY 0x00000030+0x10*c
T_DBACK_EAGCH0_DEC_DATA0 ADDRESS 0x0030 R
T_DBACK_EAGCH0_DEC_DATA0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_EAGCHc_DEC_DATA1(c):(0)-(3) ARRAY 0x00000034+0x10*c
T_DBACK_EAGCH0_DEC_DATA1 ADDRESS 0x0034 R
T_DBACK_EAGCH0_DEC_DATA1 RESET_VALUE 0x00000000
	DATA BIT[13:0]

T_DBACK_EAGCHc_DEC_STAT(c):(0)-(3) ARRAY 0x00000038+0x10*c
T_DBACK_EAGCH0_DEC_STAT ADDRESS 0x0038 R
T_DBACK_EAGCH0_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]

T_DBACK_EAGCHc_METRIC(c):(0)-(3) ARRAY 0x0000003C+0x10*c
T_DBACK_EAGCH0_METRIC ADDRESS 0x003C R
T_DBACK_EAGCH0_METRIC RESET_VALUE 0x00000000
	SECOND_BEST_STATE_METRIC BIT[30:24]
	WORST_STATE_METRIC BIT[22:16]
	BEST_STATE_METRIC BIT[14:8]
	ZERO_STATE_METRIC BIT[6:0]

T_DBACK_FPACH_DEC_DATA0 ADDRESS 0x0070 R
T_DBACK_FPACH_DEC_DATA0 RESET_VALUE 0x00000000
	DEC_DATA BIT[31:0]

T_DBACK_FPACH_DEC_DATA1 ADDRESS 0x0074 R
T_DBACK_FPACH_DEC_DATA1 RESET_VALUE 0x00000000
	DEC_DATA BIT[7:0]

T_DBACK_FPACH_DEC_STAT ADDRESS 0x0078 R
T_DBACK_FPACH_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]

T_DBACK_TEST_MEM_SEL ADDRESS 0x007C RW
T_DBACK_TEST_MEM_SEL RESET_VALUE 0x00000000
	DRM_RAM_SEL BIT[1]
	WCB_RAM_SEL BIT[0]

T_DBACK_TEST_BUS_SEL ADDRESS 0x0080 RW
T_DBACK_TEST_BUS_SEL RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[31]
		DEFAULT VALUE 0x0
		ENABLE VALUE 0x1
	SEL BIT[5:0]
		WCB_1 VALUE 0x00
		WCB_2 VALUE 0x01
		WCB_WR VALUE 0x02
		PARAM_1 VALUE 0x03
		PARAM_2 VALUE 0x04
		DRM VALUE 0x05
		NONHS_DRMB_TD_0 VALUE 0x06
		NONHS_DRMB_TD_1 VALUE 0x07
		VD_IF VALUE 0x08
		EVENT VALUE 0x09
		HS_DRMB_TD VALUE 0x0A
		TDECIB VALUE 0x0B
		BRDG_IF VALUE 0x0C
		DRMB VALUE 0x0D
		LLR_1 VALUE 0x0E
		LLR_2 VALUE 0x0F
		DEINT_1 VALUE 0x10
		DEINT_2 VALUE 0x11
		HS_DRM1_0 VALUE 0x12
		HS_DRM2_1 VALUE 0x13
		HS_DRM2_2 VALUE 0x14
		HS_DRM2_3 VALUE 0x15
		HS_DRM2_4 VALUE 0x16
		HS_DRM2_5 VALUE 0x17
		HS_DRM2_6 VALUE 0x18
		HS_DRM2_7 VALUE 0x19
		DESCRMB VALUE 0x1A
		CTRL_CH VALUE 0x1B
		HS_DRM1_1 VALUE 0x1C
		HS_DRM1_2 VALUE 0x1D
		HS_DRM1_3 VALUE 0x1E
		DECOB_IF VALUE 0x1F

T_DBACK_MEM_ADDR ADDRESS 0x0084 RW
T_DBACK_MEM_ADDR RESET_VALUE 0x00000000
	ADDR BIT[12:0]

T_DBACK_MEM_DATA0 ADDRESS 0x0088 RW
T_DBACK_MEM_DATA0 RESET_VALUE 0x00000000
	DATA_31_0 BIT[31:0]

T_DBACK_MEM_DATA1 ADDRESS 0x008C RW
T_DBACK_MEM_DATA1 RESET_VALUE 0x00000000
	DATA_63_32 BIT[31:0]

T_DBACK_MEM_DATA2 ADDRESS 0x0090 RW
T_DBACK_MEM_DATA2 RESET_VALUE 0x00000000
	DATA_95_64 BIT[31:0]

T_DBACK_MEM_DATA3 ADDRESS 0x0094 RW
T_DBACK_MEM_DATA3 RESET_VALUE 0x00000000
	DATA_127_96 BIT[31:0]

T_DBACK_MEM_DATA4 ADDRESS 0x0098 RW
T_DBACK_MEM_DATA4 RESET_VALUE 0x00000000
	DATA_143_128 BIT[15:0]

T_DBACK_HS_CHc_DC_DEC_DATA0(c):(0)-(3) ARRAY 0x0000009C+0xC*c
T_DBACK_HS_CH0_DC_DEC_DATA0 ADDRESS 0x009C R
T_DBACK_HS_CH0_DC_DEC_DATA0 RESET_VALUE 0x00000000
	DECODE_DATA BIT[31:0]

T_DBACK_HS_CHc_DC_DEC_DATA1(c):(0)-(3) ARRAY 0x000000A0+0xC*c
T_DBACK_HS_CH0_DC_DEC_DATA1 ADDRESS 0x00A0 R
T_DBACK_HS_CH0_DC_DEC_DATA1 RESET_VALUE 0x00000000
	DECODE_DATA BIT[17:0]

T_DBACK_HS_CHc_DC_DEC_STAT(c):(0)-(3) ARRAY 0x000000A4+0xC*c
T_DBACK_HS_CH0_DC_DEC_STAT ADDRESS 0x00A4 R
T_DBACK_HS_CH0_DC_DEC_STAT RESET_VALUE 0x00000000
	ENERGY_METRIC BIT[31:16]
	QUALITY_BIT BIT[11]
	ERROR_CNT BIT[10:4]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CDMA_DEINT_DB1 (level 4)
----------------------------------------------------------------------------------------
cdma_deint_db1 MODULE OFFSET=MODEM_TOP+0x016A6000 MAX=MODEM_TOP+0x016A60FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

DINT_CFG ADDRESS 0x0000 W
DINT_CFG RESET_VALUE 0x00000000
	L_ODD_RAM_PAGE_SEL BIT[11]
	M_ODD_RAM_PAGE_SEL BIT[10]
	N_ODD_RAM_PAGE_SEL BIT[9]
	P_ODD_RAM_PAGE_SEL BIT[8]
	CHAN_RAM_ALLOC BIT[7:0]

DINT_CHw_CFG(w):(0)-(2) ARRAY 0x00000004+0x4*w
DINT_CH0_CFG ADDRESS 0x0004 W
DINT_CH0_CFG RESET_VALUE 0x00000000
	SYNC_CHAN_80M_BND BIT[3]
	NEXT_20M_BND BIT[2]

TD_BLOCK_SIZE ADDRESS 0x0014 W
TD_BLOCK_SIZE RESET_VALUE 0x00000000
	DATA BIT[15:0]

TD_INTLV_CFG_LO ADDRESS 0x0018 W
TD_INTLV_CFG_LO RESET_VALUE 0x00000000
	ROW_WIDTH BIT[2:0]

TD_INTLV_CFG_HI ADDRESS 0x001C W
TD_INTLV_CFG_HI RESET_VALUE 0x00000000
	INTLV_COLS BIT[15:8]
	INTLV_ROWS BIT[7:0]

TD_INTLV_SIZE_LO ADDRESS 0x0020 W
TD_INTLV_SIZE_LO RESET_VALUE 0x00000000
	TD_INTLV_LEN_X1 BIT[12:0]

TD_PUNCT_LO ADDRESS 0x0024 W
TD_PUNCT_LO RESET_VALUE 0x00000000
	PUNCT_PATTERN BIT[15:8]
	PUNCT_LENGTH BIT[7:3]
	TD_DEC_INT_EN BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CODE_RATE BIT[1:0]

TD_PUNCT_HI ADDRESS 0x0028 W
TD_PUNCT_HI RESET_VALUE 0x00000000
	PUNCT_PATTERN BIT[15:0]

DINT_PKT_OFFSET ADDRESS 0x0030 W
DINT_PKT_OFFSET RESET_VALUE 0x00000000
	PACKET_OFFSET BIT[6:3]
		PKT_A VALUE 0x0
		PKT_B VALUE 0x1
		PKT_C VALUE 0x2
		PKT_D VALUE 0x3
		PKT_E VALUE 0x4
		PKT_F VALUE 0x5
		PKT_G VALUE 0x6
		PKT_H VALUE 0x7
		PKT_I VALUE 0x8
		PKT_J VALUE 0x9
		PKT_K VALUE 0xA
		PKT_L VALUE 0xB
		PKT_M VALUE 0xC
		PKT_N VALUE 0xD
		PKT_P VALUE 0xE
		PKT_Q VALUE 0xF
	PACKET_TYPE BIT[2:0]
		INTLV_CFG_LO VALUE 0x0
		INTLV_CFG_HI VALUE 0x1
		BLK_SIZE_LO VALUE 0x2
		BLK_SIZE_HI VALUE 0x3
		PUNCT_LO VALUE 0x4
		PUNCT_HI VALUE 0x5
		PL_CRC_LO VALUE 0x6
		PL_CRC_HI VALUE 0x7

DINT_PKT_CFG ADDRESS 0x0034 RW
DINT_PKT_CFG RESET_VALUE 0x00000000
	DINT_PKG_CFG BIT[15:0]

DINT_TASK_OFFSET ADDRESS 0x0038 W
DINT_TASK_OFFSET RESET_VALUE 0x00000000
	DATA1 BIT[6:5]
	DATA2 BIT[4:1]
	DATA3 BIT[0]

DINT_TASK_LIST ADDRESS 0x003C RW
DINT_TASK_LIST RESET_VALUE 0x00000000
	DINT_TASK_LIST BIT[15:0]

TST_SYNC_DINT ADDRESS 0x0040 W
TST_SYNC_DINT RESET_VALUE 0x00000000
	TD_SYNC BIT[14]
	TD_DEINT_SYM1_REQ BIT[13]
	TD_DEINT_SYM0_REQ BIT[12]
	TD_DEINT_RESET BIT[11]
	TD_DEINT_ADDR_SKIP BIT[10]
	TD_DEINT_STROBE BIT[9]
	TD_DONE BIT[8]
	VD_SYNC BIT[7]
	SYMS_ACK BIT[6]
	VD_DONE BIT[5]
	SYNC80 BIT[4]
	SYNC20 BIT[2]
	SYNC5 BIT[1]
	SYNC_SLOT BIT[0]

TST_CH0_SYMS ADDRESS 0x0044 W
TST_CH0_SYMS RESET_VALUE 0x00000000
	TST_CH0_RXSYM_Q BIT[11:6]
	TST_CH0_RXSYM_I BIT[5:0]

TST_CH1_SYMS ADDRESS 0x0048 W
TST_CH1_SYMS RESET_VALUE 0x00000000
	TST_CH1_RXSYM_Q BIT[11:6]
	TST_CH1_RXSYM_I BIT[5:0]

TST_CH2_SYMS ADDRESS 0x004C W
TST_CH2_SYMS RESET_VALUE 0x00000000
	TST_CH2_RXSYM_Q BIT[11:6]
	TST_CH2_RXSYM_I BIT[5:0]

TST_SEL_DINT ADDRESS 0x0054 W
TST_SEL_DINT RESET_VALUE 0x00000000
	TST_Q_CHAN_EN BIT[4]
	TST_SEL_OB BIT[3]
	TST_SEL_TD BIT[2]
	TST_SEL_VD BIT[1]
	TST_SEL_DEM_LOC BIT[0]

DINT_OTD_CFG ADDRESS 0x0058 RW
DINT_OTD_CFG RESET_VALUE 0x00000000
	OTD_SEL BIT[1]
	CH2_CODE_TYPE BIT[0]
		CONVOLUTIONALLY_ENCODED VALUE 0x0
		TURBO_ENCODED VALUE 0x1

TST_SYS_TIME ADDRESS 0x0070 RW
TST_SYS_TIME RESET_VALUE 0x00000000
	TST_SYS_TIME BIT[12:0]

DEINT_DBG_BUS_CTL ADDRESS 0x0074 RW
DEINT_DBG_BUS_CTL RESET_VALUE 0x00000000
	DBG_MODE BIT[5:1]
	DBG_BUS_OUT_EN BIT[0]

DEC_CLR_INT_STATUS ADDRESS 0x0084 W
DEC_CLR_INT_STATUS RESET_VALUE 0x00000000
	VD_CLR_STATUS BIT[1]
	TD_CLR_STATUS BIT[0]

DEINT_CLK_STATUS ADDRESS 0x0088 R
DEINT_CLK_STATUS RESET_VALUE 0x0000000F
	CLK_MODEM_IS_OFF BIT[3:0]

DEC_DONE_INT_STATUS ADDRESS 0x008C R
DEC_DONE_INT_STATUS RESET_VALUE 0x00000000
	VD_DONE_STATUS BIT[1]
	TD_DONE_STATUS BIT[0]

DEINT_TASK_STATUS ADDRESS 0x0090 R
DEINT_TASK_STATUS RESET_VALUE 0x00000000
	FCH_EGTH_DEC_DONE BIT[12]
	FCH_QRTR_DEC_DONE BIT[11]
	FCH_HALF_DEC_DONE BIT[10]
	FCH_FULL_DEC_DONE BIT[9]
	DEC_DONE BIT[6]
	TASK_ID BIT[5:0]

DEINT_FRMHYP_STATUS ADDRESS 0x0094 R
DEINT_FRMHYP_STATUS RESET_VALUE 0x00000000
	DATA1 BIT[11:8]
	DATA2 BIT[7:4]
	DATA3 BIT[3:0]

DINT_VD_RD_ADDR ADDRESS 0x0098 R
DINT_VD_RD_ADDR RESET_VALUE 0x00000000
	DATA BIT[15:0]

DINT_FCH_CFG0 ADDRESS 0x009C RW
DINT_FCH_CFG0 RESET_VALUE 0x00000000
	RD_VD_LIN_ADDR BIT[3]
	CHAN_ID BIT[2:1]
		CH0 VALUE 0x0
		CH1 VALUE 0x1
		CH2 VALUE 0x2
		CH3 VALUE 0x3
	CHAINBACK_DEPTH BIT[0]

DINT_FCH_CFG1 ADDRESS 0x00A0 RW
DINT_FCH_CFG1 RESET_VALUE 0x00000000
	LTU_LEN BIT[28:20]
	NUM_LTU_FRM BIT[19:16]
	LTU_CRC BIT[15:0]

DINT_FCH_TRIGGER ADDRESS 0x00A4 RW
DINT_FCH_TRIGGER RESET_VALUE 0x00000000
	FCH_RAM_RD_BANK BIT[21]
		BANK0 VALUE 0x0
		BANK1 VALUE 0x1
	TRIGGER BIT[20]
	FCH_FULL_HYP_DEC_INT_EN BIT[19]
		NO VALUE 0x0
		YES VALUE 0x1
	FCH_HALF_HYP_DEC_INT_EN BIT[18]
		NO VALUE 0x0
		YES VALUE 0x1
	FCH_QRTR_HYP_DEC_INT_EN BIT[17]
		NO VALUE 0x0
		YES VALUE 0x1
	FCH_EGTH_HYP_DEC_INT_EN BIT[16]
		NO VALUE 0x0
		YES VALUE 0x1
	FCH_FULL_HYP_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FCH_HALF_HYP_EN BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FCH_QRTR_HYP_EN BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FCH_EGTH_HYP_EN BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	VALID_SYM_SIZE BIT[9:0]

DINT_FCH_WR_BANK ADDRESS 0x00A8 R
DINT_FCH_WR_BANK RESET_VALUE 0x00000000
	FCH_RAM_WR_BANK BIT[0]
		BANK0 VALUE 0x0
		BANK1 VALUE 0x1

DINT_FCH_EGTH_HYP_CFG0 ADDRESS 0x00AC RW
DINT_FCH_EGTH_HYP_CFG0 RESET_VALUE 0x00000000
	CODE_RATE BIT[27:26]
	SYMBOL_REPEAT BIT[25:24]
	INTLV_COLS BIT[23:16]
	ROW_WIDTH BIT[14:12]
	YM_THRESH BIT[11:8]
	SMT_SCALAR BIT[7:0]

DINT_FCH_EGTH_HYP_CFG1 ADDRESS 0x00B0 RW
DINT_FCH_EGTH_HYP_CFG1 RESET_VALUE 0x00000000
	BLOCK_SIZE BIT[25:16]
	VD_OUTBUF_ADDR_OFFSET BIT[9:0]

DINT_FCH_EGTH_HYP_CFG2 ADDRESS 0x00B4 RW
DINT_FCH_EGTH_HYP_CFG2 RESET_VALUE 0x00000000
	PUNCT_LENGTH BIT[29:25]
	PUNCT_PATTERN BIT[24:0]

DINT_FCH_EGTH_HYP_CFG3 ADDRESS 0x00B8 RW
DINT_FCH_EGTH_HYP_CFG3 RESET_VALUE 0x00000000
	FULL_TRACEBACK BIT[23]
	MTVA_MAX_PATH BIT[21:20]
	MTVA_YM_THRESH BIT[19:16]
	PL_CRC BIT[15:0]

DINT_FCH_QRTR_HYP_CFG0 ADDRESS 0x00BC RW
DINT_FCH_QRTR_HYP_CFG0 RESET_VALUE 0x00000000
	CODE_RATE BIT[27:26]
	SYMBOL_REPEAT BIT[25:24]
	INTLV_COLS BIT[23:16]
	ROW_WIDTH BIT[14:12]
	YM_THRESH BIT[11:8]
	SMT_SCALAR BIT[7:0]

DINT_FCH_QRTR_HYP_CFG1 ADDRESS 0x00C0 RW
DINT_FCH_QRTR_HYP_CFG1 RESET_VALUE 0x00000000
	BLOCK_SIZE BIT[25:16]
	VD_OUTBUF_ADDR_OFFSET BIT[9:0]

DINT_FCH_QRTR_HYP_CFG2 ADDRESS 0x00C4 RW
DINT_FCH_QRTR_HYP_CFG2 RESET_VALUE 0x00000000
	PUNCT_LENGTH BIT[29:25]
	PUNCT_PATTERN BIT[24:0]

DINT_FCH_QRTR_HYP_CFG3 ADDRESS 0x00C8 RW
DINT_FCH_QRTR_HYP_CFG3 RESET_VALUE 0x00000000
	FULL_TRACEBACK BIT[23]
	MTVA_MAX_PATH BIT[21:20]
	MTVA_YM_THRESH BIT[19:16]
	PL_CRC BIT[15:0]

DINT_FCH_HALF_HYP_CFG0 ADDRESS 0x00CC RW
DINT_FCH_HALF_HYP_CFG0 RESET_VALUE 0x00000000
	CODE_RATE BIT[27:26]
	SYMBOL_REPEAT BIT[25:24]
	INTLV_COLS BIT[23:16]
	ROW_WIDTH BIT[14:12]
	YM_THRESH BIT[11:8]
	SMT_SCALAR BIT[7:0]

DINT_FCH_HALF_HYP_CFG1 ADDRESS 0x00D0 RW
DINT_FCH_HALF_HYP_CFG1 RESET_VALUE 0x00000000
	BLOCK_SIZE BIT[25:16]
	VD_OUTBUF_ADDR_OFFSET BIT[9:0]

DINT_FCH_HALF_HYP_CFG2 ADDRESS 0x00D4 RW
DINT_FCH_HALF_HYP_CFG2 RESET_VALUE 0x00000000
	PUNCT_LENGTH BIT[29:25]
	PUNCT_PATTERN BIT[24:0]

DINT_FCH_HALF_HYP_CFG3 ADDRESS 0x00D8 RW
DINT_FCH_HALF_HYP_CFG3 RESET_VALUE 0x00000000
	FULL_TRACEBACK BIT[23]
	MTVA_MAX_PATH BIT[21:20]
	MTVA_YM_THRESH BIT[19:16]
	PL_CRC BIT[15:0]

DINT_FCH_FULL_HYP_CFG0 ADDRESS 0x00DC RW
DINT_FCH_FULL_HYP_CFG0 RESET_VALUE 0x00000000
	CODE_RATE BIT[27:26]
	SYMBOL_REPEAT BIT[25:24]
	INTLV_COLS BIT[23:16]
	ROW_WIDTH BIT[14:12]
	YM_THRESH BIT[11:8]
	SMT_SCALAR BIT[7:0]

DINT_FCH_FULL_HYP_CFG1 ADDRESS 0x00E0 RW
DINT_FCH_FULL_HYP_CFG1 RESET_VALUE 0x00000000
	BLOCK_SIZE BIT[25:16]
	VD_OUTBUF_ADDR_OFFSET BIT[9:0]

DINT_FCH_FULL_HYP_CFG2 ADDRESS 0x00E4 RW
DINT_FCH_FULL_HYP_CFG2 RESET_VALUE 0x00000000
	PUNCT_LENGTH BIT[29:25]
	PUNCT_PATTERN BIT[24:0]

DINT_FCH_FULL_HYP_CFG3 ADDRESS 0x00E8 RW
DINT_FCH_FULL_HYP_CFG3 RESET_VALUE 0x00000000
	FULL_TRACEBACK BIT[23]
	MTVA_MAX_PATH BIT[21:20]
	MTVA_YM_THRESH BIT[19:16]
	PL_CRC BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.CDMA_WIDGET_DB1 (level 4)
----------------------------------------------------------------------------------------
cdma_widget_db1 MODULE OFFSET=MODEM_TOP+0x016A6100 MAX=MODEM_TOP+0x016A61FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

COMB_FUND_SOFT_DEC_IQ_WR ADDRESS 0x0000 RW
COMB_FUND_SOFT_DEC_IQ_WR RESET_VALUE 0x00000000
	I_SOFTDEC BIT[21:16]
	Q_SOFTDEC BIT[5:0]

C_SYNC_TRIG_REG ADDRESS 0x0004 C
C_SYNC_TRIG_REG RESET_VALUE 0x00000000
	C_SYNC5 BIT[2]
	C_SYNC20 BIT[1]
	C_SYNC80 BIT[0]

CH0_Q_SOFTDEC_ENABLE ADDRESS 0x0008 RW
CH0_Q_SOFTDEC_ENABLE RESET_VALUE 0x00000000
	Q_CHAN_EN BIT[0]

CH1_CONTROL ADDRESS 0x000C RW
CH1_CONTROL RESET_VALUE 0x00000000
	ENABLE BIT[31]
	SYMBOL_COUNT BIT[30:16]
	MP_ADDRESS BIT[15:0]

CH2_CONTROL ADDRESS 0x0010 RW
CH2_CONTROL RESET_VALUE 0x00000000
	ENABLE BIT[31]
	SYMBOL_COUNT BIT[30:16]
	MP_ADDRESS BIT[15:0]

CDMA_WIDGET_STATUS0 ADDRESS 0x0014 R
CDMA_WIDGET_STATUS0 RESET_VALUE 0x00000000
	SYNC5_STB BIT[31]
	SYNC20_STB BIT[30]
	CH0_RXSYM_I BIT[29:24]
	CH0_STB BIT[23]
	Q_CH_EN BIT[22]
	CH0_RXSYM_Q BIT[21:16]
	SYNC80_STB BIT[15]
	C2RD_FRAME BIT[14]
	C2RD_REQ BIT[13]
	C2RD_VALID BIT[12]
	C2RD_STATE BIT[11:9]
		IDLE VALUE 0x0
		DELAY_STATE1 VALUE 0x1
		DELAY_STATE2 VALUE 0x2
		DELAY_STATE3 VALUE 0x3
		PROCESSING_CHANNEL_1 VALUE 0x4
		PROCESSING_CHANNEL_2 VALUE 0x5
	SYMBOL_COUNT BIT[8:0]

RESET_STATUS0 ADDRESS 0x0018 C
RESET_STATUS0 RESET_VALUE 0x00000000
	CLR BIT[0]

CDMA_WIDGET_STATUS1 ADDRESS 0x001C R
CDMA_WIDGET_STATUS1 RESET_VALUE 0x00000000
	CH0_RXSYM_ACK BIT[31]
	CH2_RXSYM_I BIT[29:24]
	CH2_STB BIT[22]
	CH2_RXSYM_Q BIT[21:16]
	CH1_RXSYM_I BIT[13:8]
	CH1_STB BIT[6]
	CH1_RXSYM_Q BIT[5:0]

RESET_STATUS1 ADDRESS 0x0020 C
RESET_STATUS1 RESET_VALUE 0x00000000
	CLR BIT[0]

CDMA_WIDGET_TEST_CTL ADDRESS 0x0024 RW
CDMA_WIDGET_TEST_CTL RESET_VALUE 0x00000000
	BYPASS BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.HDR_DEINT_DB1 (level 4)
----------------------------------------------------------------------------------------
hdr_deint_db1 MODULE OFFSET=MODEM_TOP+0x016A7000 MAX=MODEM_TOP+0x016A70FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

HDR_DINT_STATUS ADDRESS 0x0024 R
HDR_DINT_STATUS RESET_VALUE 0x00000000
	DEINT_ACTIVE BIT[1]
		IDLE VALUE 0x0
		ACTIVE VALUE 0x1

HDR_DINT_DGB_BUS ADDRESS 0x0080 W
HDR_DINT_DGB_BUS RESET_VALUE 0x000000XX
	DBG_BUS_SEL BIT[4:2]
	DBG_BUS_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

HDR_DINT_CLK_STATUS ADDRESS 0x0084 R
HDR_DINT_CLK_STATUS RESET_VALUE 0x00000003
	HDEINT_BRIF_CLK_IS_OFF BIT[1]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	HDEINT_CLK_IS_OFF BIT[0]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.SVD_TBVD_DB1 (level 4)
----------------------------------------------------------------------------------------
svd_tbvd_db1 MODULE OFFSET=MODEM_TOP+0x016A8000 MAX=MODEM_TOP+0x016A82FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

SVD_TBVD_CLK_STATUS_REG ADDRESS 0x0000 R
SVD_TBVD_CLK_STATUS_REG RESET_VALUE 0x0000000F
	SVD_UMTS_IF_STAT_CLK_STATUS BIT[3]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	SVD_UMTS_IF_MAIN_CLK_STATUS BIT[2]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	SVD_CORE_CLK_STATUS BIT[1]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1
	TBVD_CLK_STATUS BIT[0]
		CLK_ON VALUE 0x0
		CLK_OFF VALUE 0x1

SVD_TBVD_HW_IDLE ADDRESS 0x0004 R
SVD_TBVD_HW_IDLE RESET_VALUE 0x00000003
	SVD_IDLE BIT[1]
	TBVD_IDLE BIT[0]
		HW_ACTIVE VALUE 0x0
		HW_IDLE VALUE 0x1

SVD_TBVD_TESTBUS_ENABLE ADDRESS 0x0008 RW
SVD_TBVD_TESTBUS_ENABLE RESET_VALUE 0x00000000
	TBVD_TASK_CTRL_TESTBUS_SEL BIT[27:24]
	SVD_TESTBUS_SEL BIT[23:20]
	TBVD_TESTBUS_SEL BIT[15:12]
	TBVD_TASK_CTRL_TESTBUS_EN BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SVD_TESTBUS_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TBVD_TESTBUS_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

SVD_MODE ADDRESS 0x000C W
SVD_MODE RESET_VALUE 0x000000XX
	FLUSH BIT[4]
	INITMODE_2_0 BIT[3:1]
	PACKET BIT[0]

SVD_POLY2IJ ADDRESS 0x0010 W
SVD_POLY2IJ RESET_VALUE 0x0000XXXX
	POLY2J_6_0 BIT[13:7]
	POLY2I_6_0 BIT[6:0]

SVD_POLY3IJ ADDRESS 0x0014 W
SVD_POLY3IJ RESET_VALUE 0x0000XXXX
	POLY3J_6_0 BIT[13:7]
	POLY3I_6_0 BIT[6:0]

SVD_POLY3K ADDRESS 0x0018 W
SVD_POLY3K RESET_VALUE 0x000000XX
	POLY3K_6_0 BIT[6:0]

SVD_POLY4IJ ADDRESS 0x001C W
SVD_POLY4IJ RESET_VALUE 0x0000XXXX
	POLY4J_6_0 BIT[13:7]
	POLY4I_6_0 BIT[6:0]

SVD_POLY4KL ADDRESS 0x0020 W
SVD_POLY4KL RESET_VALUE 0x0000XXXX
	POLY4L_6_0 BIT[13:7]
	POLY4K_6_0 BIT[6:0]

SVD_TESTCON ADDRESS 0x0024 W
SVD_TESTCON RESET_VALUE 0x0000000X
	TEST_CONTROL_1_0 BIT[1:0]
		MTVA VALUE 0x0
		QBITS VALUE 0x1
		DESISIONS VALUE 0x2
		CHAINBACK VALUE 0x3

SVD_TESTOUT ADDRESS 0x0028 R
SVD_TESTOUT RESET_VALUE 0x00000000
	TESTOUT_15_0 BIT[31:0]

SVD_TEST_MEM_SEL ADDRESS 0x002C W
SVD_TEST_MEM_SEL RESET_VALUE 0x000000XX
	TST_SEL_ALL BIT[6]
		ACCESS_ONE_MEMORY_AS_DEFINED_BY_BIT_5_0 VALUE 0x0
		ACCESS_ALL_MEMORIES VALUE 0x1
	RAM_SEL BIT[5:0]
		NORAM_NO_RAM_SELECTED VALUE 0x00
		ACS0_SVD_ACS_0_RAM VALUE 0x26
		ACS1_SVD_ACS_1RAM VALUE 0x27
		SVD_P_SVD_P_RAM VALUE 0x28
		SVD_SER_SVD_SER_RAM VALUE 0x29
		SVD_Q_SVD_Q_RAM VALUE 0x2A

SVD_TEST_MEM_ADDR ADDRESS 0x0030 W
SVD_TEST_MEM_ADDR RESET_VALUE 0x00000XXX
	TEST_MEM_ADDR BIT[10:0]

SVD_TEST_MEM_WRITE ADDRESS 0x0034 W
SVD_TEST_MEM_WRITE RESET_VALUE 0xXXXXXXXX
	TEST_MEM_WRITE BIT[31:0]

SVD_TEST_MEM_READ0 ADDRESS 0x0038 R
SVD_TEST_MEM_READ0 RESET_VALUE 0xXXXXXXXX
	TEST_MEM_READ0 BIT[31:0]

SVD_TEST_MEM_READ1 ADDRESS 0x003C R
SVD_TEST_MEM_READ1 RESET_VALUE 0xXXXXXXXX
	TEST_MEM_READ1 BIT[31:0]

SVD_TEST_MEM_DIN ADDRESS 0x0040 W
SVD_TEST_MEM_DIN RESET_VALUE 0xXXXXXXXX
	TEST_MEM_DIN BIT[31:0]

TBVD_DEBUG_MEM_CMD ADDRESS 0x0044 RW
TBVD_DEBUG_MEM_CMD RESET_VALUE 0x00000000
	DEBUG_EN BIT[17]
		DISABLE_DEBUG_MODE_DISABLED VALUE 0x0
		ENABLE_DEBUG_MODE_ENABLED VALUE 0x1
	READ BIT[16]
		NOT_READ_NOT_A_READ VALUE 0x0
		READ_READ VALUE 0x1
	ADDRESS BIT[15:4]
	WORD_SEL BIT[3]
		SEL_0_31_PART_SELECTION_0_TO_31 VALUE 0x0
		SEL_32_63_PART_SELECTION_32_TO_63 VALUE 0x1
	RAM_GRP_IDX BIT[2:0]
		TBVD_DECIB0 VALUE 0x0
		TBVD_DECIB1 VALUE 0x1
		NONE_SELECTED VALUE 0x2

TBVD_DEBUG_MEM_WR ADDRESS 0x0048 W
TBVD_DEBUG_MEM_WR RESET_VALUE 0x00000000
	WR_DATA BIT[31:0]

TBVD_DEBUG_MEM_RD ADDRESS 0x004C R
TBVD_DEBUG_MEM_RD RESET_VALUE 0x00000000
	RD_DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.LTE_DEMBACK_SCH_TRIF_DB1 (level 4)
----------------------------------------------------------------------------------------
lte_demback_sch_trif_db1 MODULE OFFSET=MODEM_TOP+0x016A9000 MAX=MODEM_TOP+0x016A92FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

LTE_DEMBACK_SCH_STATUS_WORD0 ADDRESS 0x0000 R
LTE_DEMBACK_SCH_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31]
	CMD_ACK BIT[30]
	CMD_ERROR BIT[29]

LTE_DEMBACK_SCH_SHARED_WORD0 ADDRESS 0x0100 RW
LTE_DEMBACK_SCH_SHARED_WORD0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD1 ADDRESS 0x0104 RW
LTE_DEMBACK_SCH_SHARED_WORD1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD2 ADDRESS 0x0108 RW
LTE_DEMBACK_SCH_SHARED_WORD2 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD3 ADDRESS 0x010C RW
LTE_DEMBACK_SCH_SHARED_WORD3 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD4 ADDRESS 0x0110 RW
LTE_DEMBACK_SCH_SHARED_WORD4 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_SCH_SHARED_WORD5 ADDRESS 0x0114 RW
LTE_DEMBACK_SCH_SHARED_WORD5 RESET_VALUE 0x00000000
	DATA BIT[31:0]

PDSCH_HARQ_CFG_WORD0 ADDRESS 0x0200 RW
PDSCH_HARQ_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

PDSCH_HARQ_CFG_WORD1 ADDRESS 0x0204 RW
PDSCH_HARQ_CFG_WORD1 RESET_VALUE 0x00000000
	COMPAND_3BIT_ENTRY15 BIT[31:30]
	COMPAND_3BIT_ENTRY14 BIT[29:28]
	COMPAND_3BIT_ENTRY13 BIT[27:26]
	COMPAND_3BIT_ENTRY12 BIT[25:24]
	COMPAND_3BIT_ENTRY11 BIT[23:22]
	COMPAND_3BIT_ENTRY10 BIT[21:20]
	COMPAND_3BIT_ENTRY9 BIT[19:18]
	COMPAND_3BIT_ENTRY8 BIT[17:16]
	COMPAND_3BIT_ENTRY7 BIT[15:14]
	COMPAND_3BIT_ENTRY6 BIT[13:12]
	COMPAND_3BIT_ENTRY5 BIT[11:10]
	COMPAND_3BIT_ENTRY4 BIT[9:8]
	COMPAND_3BIT_ENTRY3 BIT[7:6]
	COMPAND_3BIT_ENTRY2 BIT[5:4]
	COMPAND_3BIT_ENTRY1 BIT[3:2]
	COMPAND_3BIT_ENTRY0 BIT[1:0]

PDSCH_HARQ_CFG_WORD2 ADDRESS 0x0208 RW
PDSCH_HARQ_CFG_WORD2 RESET_VALUE 0x00000000
	COMPAND_3BIT_ENTRY31 BIT[31:30]
	COMPAND_3BIT_ENTRY30 BIT[29:28]
	COMPAND_3BIT_ENTRY29 BIT[27:26]
	COMPAND_3BIT_ENTRY28 BIT[25:24]
	COMPAND_3BIT_ENTRY27 BIT[23:22]
	COMPAND_3BIT_ENTRY26 BIT[21:20]
	COMPAND_3BIT_ENTRY25 BIT[19:18]
	COMPAND_3BIT_ENTRY24 BIT[17:16]
	COMPAND_3BIT_ENTRY23 BIT[15:14]
	COMPAND_3BIT_ENTRY22 BIT[13:12]
	COMPAND_3BIT_ENTRY21 BIT[11:10]
	COMPAND_3BIT_ENTRY20 BIT[9:8]
	COMPAND_3BIT_ENTRY19 BIT[7:6]
	COMPAND_3BIT_ENTRY18 BIT[5:4]
	COMPAND_3BIT_ENTRY17 BIT[3:2]
	COMPAND_3BIT_ENTRY16 BIT[1:0]

PDSCH_HARQ_CFG_WORD3 ADDRESS 0x020C RW
PDSCH_HARQ_CFG_WORD3 RESET_VALUE 0x00000000
	INV_COMPAND_3BIT_ENTRY3 BIT[19:15]
	INV_COMPAND_3BIT_ENTRY2 BIT[14:10]
	INV_COMPAND_3BIT_ENTRY1 BIT[9:5]
	INV_COMPAND_3BIT_ENTRY0 BIT[4:0]

PDSCH_HARQ_CFG_WORD4 ADDRESS 0x0210 RW
PDSCH_HARQ_CFG_WORD4 RESET_VALUE 0x00000000
	COMPAND_4BIT_ENTRY9 BIT[29:27]
	COMPAND_4BIT_ENTRY8 BIT[26:24]
	COMPAND_4BIT_ENTRY7 BIT[23:21]
	COMPAND_4BIT_ENTRY6 BIT[20:18]
	COMPAND_4BIT_ENTRY5 BIT[17:15]
	COMPAND_4BIT_ENTRY4 BIT[14:12]
	COMPAND_4BIT_ENTRY3 BIT[11:9]
	COMPAND_4BIT_ENTRY2 BIT[8:6]
	COMPAND_4BIT_ENTRY1 BIT[5:3]
	COMPAND_4BIT_ENTRY0 BIT[2:0]

PDSCH_HARQ_CFG_WORD5 ADDRESS 0x0214 RW
PDSCH_HARQ_CFG_WORD5 RESET_VALUE 0x00000000
	COMPAND_4BIT_ENTRY19 BIT[29:27]
	COMPAND_4BIT_ENTRY18 BIT[26:24]
	COMPAND_4BIT_ENTRY17 BIT[23:21]
	COMPAND_4BIT_ENTRY16 BIT[20:18]
	COMPAND_4BIT_ENTRY15 BIT[17:15]
	COMPAND_4BIT_ENTRY14 BIT[14:12]
	COMPAND_4BIT_ENTRY13 BIT[11:9]
	COMPAND_4BIT_ENTRY12 BIT[8:6]
	COMPAND_4BIT_ENTRY11 BIT[5:3]
	COMPAND_4BIT_ENTRY10 BIT[2:0]

PDSCH_HARQ_CFG_WORD6 ADDRESS 0x0218 RW
PDSCH_HARQ_CFG_WORD6 RESET_VALUE 0x00000000
	COMPAND_4BIT_ENTRY29 BIT[29:27]
	COMPAND_4BIT_ENTRY28 BIT[26:24]
	COMPAND_4BIT_ENTRY27 BIT[23:21]
	COMPAND_4BIT_ENTRY26 BIT[20:18]
	COMPAND_4BIT_ENTRY25 BIT[17:15]
	COMPAND_4BIT_ENTRY24 BIT[14:12]
	COMPAND_4BIT_ENTRY23 BIT[11:9]
	COMPAND_4BIT_ENTRY22 BIT[8:6]
	COMPAND_4BIT_ENTRY21 BIT[5:3]
	COMPAND_4BIT_ENTRY20 BIT[2:0]

PDSCH_HARQ_CFG_WORD7 ADDRESS 0x021C RW
PDSCH_HARQ_CFG_WORD7 RESET_VALUE 0x00000000
	INV_COMPAND_4BIT_ENTRY3 BIT[27:23]
	INV_COMPAND_4BIT_ENTRY2 BIT[22:18]
	INV_COMPAND_4BIT_ENTRY1 BIT[17:13]
	INV_COMPAND_4BIT_ENTRY0 BIT[12:8]
	COMPAND_4BIT_ENTRY31 BIT[5:3]
	COMPAND_4BIT_ENTRY30 BIT[2:0]

PDSCH_HARQ_CFG_WORD8 ADDRESS 0x0220 RW
PDSCH_HARQ_CFG_WORD8 RESET_VALUE 0x00000000
	INV_COMPAND_4BIT_ENTRY7 BIT[19:15]
	INV_COMPAND_4BIT_ENTRY6 BIT[14:10]
	INV_COMPAND_4BIT_ENTRY5 BIT[9:5]
	INV_COMPAND_4BIT_ENTRY4 BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.LTE_DEMBACK_CCH_TRIF_DB1 (level 4)
----------------------------------------------------------------------------------------
lte_demback_cch_trif_db1 MODULE OFFSET=MODEM_TOP+0x016AA000 MAX=MODEM_TOP+0x016AABFF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

LTE_DEMBACK_CCH_STATUS_WORD0 ADDRESS 0x0000 R
LTE_DEMBACK_CCH_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31]
	CMD_ACK BIT[30]
	CMD_ERROR BIT[29]

LTE_DEMBACK_CCH_SHARED_WORD0 ADDRESS 0x0100 RW
LTE_DEMBACK_CCH_SHARED_WORD0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD1 ADDRESS 0x0104 RW
LTE_DEMBACK_CCH_SHARED_WORD1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD2 ADDRESS 0x0108 RW
LTE_DEMBACK_CCH_SHARED_WORD2 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD3 ADDRESS 0x010C RW
LTE_DEMBACK_CCH_SHARED_WORD3 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD4 ADDRESS 0x0110 RW
LTE_DEMBACK_CCH_SHARED_WORD4 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD5 ADDRESS 0x0114 RW
LTE_DEMBACK_CCH_SHARED_WORD5 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD6 ADDRESS 0x0118 RW
LTE_DEMBACK_CCH_SHARED_WORD6 RESET_VALUE 0x00000000
	DATA BIT[31:0]

LTE_DEMBACK_CCH_SHARED_WORD7 ADDRESS 0x011C RW
LTE_DEMBACK_CCH_SHARED_WORD7 RESET_VALUE 0x00000000
	DATA BIT[31:0]

PDCCH_DEINT_CFG_WORD0 ADDRESS 0x0200 RW
PDCCH_DEINT_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

PDCCH_DEINT_CFG_WORD1 ADDRESS 0x0204 RW
PDCCH_DEINT_CFG_WORD1 RESET_VALUE 0x00000000
	REGS_PER_RB_SYMB3 BIT[27:26]
	REGS_PER_RB_SYMB2 BIT[25:24]
	REGS_PER_RB_SYMB1 BIT[23:22]
	REGS_PER_RB_SYMB0 BIT[21:20]
	REG_HEIGHT_SYMB3 BIT[19:17]
	REG_HEIGHT_SYMB2 BIT[16:14]
	REG_HEIGHT_SYMB1 BIT[13:11]
	REG_HEIGHT_SYMB0 BIT[10:8]
	NUM_RB BIT[7:0]

PDCCH_DEINT_CFG_WORD2 ADDRESS 0x0208 RW
PDCCH_DEINT_CFG_WORD2 RESET_VALUE 0x00000000
	PDCCH_UE_PAYLOAD_SIZE1 BIT[30:24]
	PDCCH_UE_PAYLOAD_SIZE0 BIT[22:16]
	PDCCH_CM_PAYLOAD_SIZE1 BIT[14:8]
	PDCCH_CM_PAYLOAD_SIZE0 BIT[6:0]

SYMBOL0_REG_MAP_0_WORD0 ADDRESS 0x0300 RW
SYMBOL0_REG_MAP_0_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

SYMBOL0_REG_MAP_0_WORD1 ADDRESS 0x0304 RW
SYMBOL0_REG_MAP_0_WORD1 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_31_0 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD2 ADDRESS 0x0308 RW
SYMBOL0_REG_MAP_0_WORD2 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_63_32 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD3 ADDRESS 0x030C RW
SYMBOL0_REG_MAP_0_WORD3 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_95_64 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD4 ADDRESS 0x0310 RW
SYMBOL0_REG_MAP_0_WORD4 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_127_96 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD5 ADDRESS 0x0314 RW
SYMBOL0_REG_MAP_0_WORD5 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_159_128 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD6 ADDRESS 0x0318 RW
SYMBOL0_REG_MAP_0_WORD6 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_191_160 BIT[31:0]

SYMBOL0_REG_MAP_0_WORD7 ADDRESS 0x031C RW
SYMBOL0_REG_MAP_0_WORD7 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP0_199_192 BIT[7:0]

SYMBOL0_REG_MAP_1_WORD0 ADDRESS 0x0400 RW
SYMBOL0_REG_MAP_1_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

SYMBOL0_REG_MAP_1_WORD1 ADDRESS 0x0404 RW
SYMBOL0_REG_MAP_1_WORD1 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_31_0 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD2 ADDRESS 0x0408 RW
SYMBOL0_REG_MAP_1_WORD2 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_63_32 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD3 ADDRESS 0x040C RW
SYMBOL0_REG_MAP_1_WORD3 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_95_64 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD4 ADDRESS 0x0410 RW
SYMBOL0_REG_MAP_1_WORD4 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_127_96 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD5 ADDRESS 0x0414 RW
SYMBOL0_REG_MAP_1_WORD5 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_159_128 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD6 ADDRESS 0x0418 RW
SYMBOL0_REG_MAP_1_WORD6 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_191_160 BIT[31:0]

SYMBOL0_REG_MAP_1_WORD7 ADDRESS 0x041C RW
SYMBOL0_REG_MAP_1_WORD7 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP1_199_192 BIT[7:0]

SYMBOL0_REG_MAP_2_WORD0 ADDRESS 0x0500 RW
SYMBOL0_REG_MAP_2_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

SYMBOL0_REG_MAP_2_WORD1 ADDRESS 0x0504 RW
SYMBOL0_REG_MAP_2_WORD1 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_31_0 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD2 ADDRESS 0x0508 RW
SYMBOL0_REG_MAP_2_WORD2 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_63_32 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD3 ADDRESS 0x050C RW
SYMBOL0_REG_MAP_2_WORD3 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_95_64 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD4 ADDRESS 0x0510 RW
SYMBOL0_REG_MAP_2_WORD4 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_127_96 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD5 ADDRESS 0x0514 RW
SYMBOL0_REG_MAP_2_WORD5 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_159_128 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD6 ADDRESS 0x0518 RW
SYMBOL0_REG_MAP_2_WORD6 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_191_160 BIT[31:0]

SYMBOL0_REG_MAP_2_WORD7 ADDRESS 0x051C RW
SYMBOL0_REG_MAP_2_WORD7 RESET_VALUE 0x00000000
	SYMBOL0_REG_MAP2_199_192 BIT[7:0]

SYMBOL1_REG_MAP_0_WORD0 ADDRESS 0x0600 RW
SYMBOL1_REG_MAP_0_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

SYMBOL1_REG_MAP_0_WORD1 ADDRESS 0x0604 RW
SYMBOL1_REG_MAP_0_WORD1 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_31_0 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD2 ADDRESS 0x0608 RW
SYMBOL1_REG_MAP_0_WORD2 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_63_32 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD3 ADDRESS 0x060C RW
SYMBOL1_REG_MAP_0_WORD3 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_95_64 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD4 ADDRESS 0x0610 RW
SYMBOL1_REG_MAP_0_WORD4 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_127_96 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD5 ADDRESS 0x0614 RW
SYMBOL1_REG_MAP_0_WORD5 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_159_128 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD6 ADDRESS 0x0618 RW
SYMBOL1_REG_MAP_0_WORD6 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_191_160 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD7 ADDRESS 0x061C RW
SYMBOL1_REG_MAP_0_WORD7 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_223_192 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD8 ADDRESS 0x0620 RW
SYMBOL1_REG_MAP_0_WORD8 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_255_224 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD9 ADDRESS 0x0624 RW
SYMBOL1_REG_MAP_0_WORD9 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_287_256 BIT[31:0]

SYMBOL1_REG_MAP_0_WORD10 ADDRESS 0x0628 RW
SYMBOL1_REG_MAP_0_WORD10 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP0_299_288 BIT[11:0]

SYMBOL1_REG_MAP_1_WORD0 ADDRESS 0x0700 RW
SYMBOL1_REG_MAP_1_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

SYMBOL1_REG_MAP_1_WORD1 ADDRESS 0x0704 RW
SYMBOL1_REG_MAP_1_WORD1 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_31_0 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD2 ADDRESS 0x0708 RW
SYMBOL1_REG_MAP_1_WORD2 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_63_32 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD3 ADDRESS 0x070C RW
SYMBOL1_REG_MAP_1_WORD3 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_95_64 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD4 ADDRESS 0x0710 RW
SYMBOL1_REG_MAP_1_WORD4 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_127_96 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD5 ADDRESS 0x0714 RW
SYMBOL1_REG_MAP_1_WORD5 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_159_128 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD6 ADDRESS 0x0718 RW
SYMBOL1_REG_MAP_1_WORD6 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_191_160 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD7 ADDRESS 0x071C RW
SYMBOL1_REG_MAP_1_WORD7 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_223_192 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD8 ADDRESS 0x0720 RW
SYMBOL1_REG_MAP_1_WORD8 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_255_224 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD9 ADDRESS 0x0724 RW
SYMBOL1_REG_MAP_1_WORD9 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_287_256 BIT[31:0]

SYMBOL1_REG_MAP_1_WORD10 ADDRESS 0x0728 RW
SYMBOL1_REG_MAP_1_WORD10 RESET_VALUE 0x00000000
	SYMBOL1_REG_MAP1_299_288 BIT[11:0]

SYMBOL2_REG_MAP_WORD0 ADDRESS 0x0800 RW
SYMBOL2_REG_MAP_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

SYMBOL2_REG_MAP_WORD1 ADDRESS 0x0804 RW
SYMBOL2_REG_MAP_WORD1 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_31_0 BIT[31:0]

SYMBOL2_REG_MAP_WORD2 ADDRESS 0x0808 RW
SYMBOL2_REG_MAP_WORD2 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_63_32 BIT[31:0]

SYMBOL2_REG_MAP_WORD3 ADDRESS 0x080C RW
SYMBOL2_REG_MAP_WORD3 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_95_64 BIT[31:0]

SYMBOL2_REG_MAP_WORD4 ADDRESS 0x0810 RW
SYMBOL2_REG_MAP_WORD4 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_127_96 BIT[31:0]

SYMBOL2_REG_MAP_WORD5 ADDRESS 0x0814 RW
SYMBOL2_REG_MAP_WORD5 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_159_128 BIT[31:0]

SYMBOL2_REG_MAP_WORD6 ADDRESS 0x0818 RW
SYMBOL2_REG_MAP_WORD6 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_191_160 BIT[31:0]

SYMBOL2_REG_MAP_WORD7 ADDRESS 0x081C RW
SYMBOL2_REG_MAP_WORD7 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_223_192 BIT[31:0]

SYMBOL2_REG_MAP_WORD8 ADDRESS 0x0820 RW
SYMBOL2_REG_MAP_WORD8 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_255_224 BIT[31:0]

SYMBOL2_REG_MAP_WORD9 ADDRESS 0x0824 RW
SYMBOL2_REG_MAP_WORD9 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_287_256 BIT[31:0]

SYMBOL2_REG_MAP_WORD10 ADDRESS 0x0828 RW
SYMBOL2_REG_MAP_WORD10 RESET_VALUE 0x00000000
	SYMBOL2_REG_MAP_299_288 BIT[11:0]

PBCH_DEINT_CFG_WORD0 ADDRESS 0x0900 RW
PBCH_DEINT_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

PBCH_DEINT_CFG_WORD1 ADDRESS 0x0904 RW
PBCH_DEINT_CFG_WORD1 RESET_VALUE 0x00000000
	PBCH_PAYLOAD_SIZE BIT[17:12]
	PBCH_LLR_LENGTH BIT[9:0]

PBCH_DEINT_CFG_WORD2 ADDRESS 0x0908 RW
PBCH_DEINT_CFG_WORD2 RESET_VALUE 0x00000000
	PBCH_START_OFFSET_3 BIT[31:24]
	PBCH_START_OFFSET_2 BIT[23:16]
	PBCH_START_OFFSET_1 BIT[15:8]
	PBCH_START_OFFSET_0 BIT[7:0]

PBCH_DEINT_CFG_WORD3 ADDRESS 0x090C RW
PBCH_DEINT_CFG_WORD3 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF0_0 BIT[30:0]

PBCH_DEINT_CFG_WORD4 ADDRESS 0x0910 RW
PBCH_DEINT_CFG_WORD4 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF0_1 BIT[30:0]

PBCH_DEINT_CFG_WORD5 ADDRESS 0x0914 RW
PBCH_DEINT_CFG_WORD5 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF1_0 BIT[30:0]

PBCH_DEINT_CFG_WORD6 ADDRESS 0x0918 RW
PBCH_DEINT_CFG_WORD6 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF1_1 BIT[30:0]

PBCH_DEINT_CFG_WORD7 ADDRESS 0x091C RW
PBCH_DEINT_CFG_WORD7 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF2_0 BIT[30:0]

PBCH_DEINT_CFG_WORD8 ADDRESS 0x0920 RW
PBCH_DEINT_CFG_WORD8 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF2_1 BIT[30:0]

PBCH_DEINT_CFG_WORD9 ADDRESS 0x0924 RW
PBCH_DEINT_CFG_WORD9 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF3_0 BIT[30:0]

PBCH_DEINT_CFG_WORD10 ADDRESS 0x0928 RW
PBCH_DEINT_CFG_WORD10 RESET_VALUE 0x00000000
	CINIT_FRAME_OFF3_1 BIT[30:0]

PDCCH_REG_REORDER_WORD0 ADDRESS 0x0A00 RW
PDCCH_REG_REORDER_WORD0 RESET_VALUE 0x00000000
	SW_DBG_TAG BIT[31:28]
	OPCODE BIT[23:18]
	FRAME_IDX BIT[13:4]
	SUBF_IDX BIT[3:0]

PDCCH_REG_REORDER_WORD1 ADDRESS 0x0A04 RW
PDCCH_REG_REORDER_WORD1 RESET_VALUE 0x00000000
	PDCCH_MP_START_ADDRESS BIT[31:16]
	NUM_REG_MOD9_CFI3 BIT[15:12]
	SYMBOL1_REG_MAP_INDEX BIT[4]
	SYMBOL0_REG_MAP_INDEX BIT[3:2]
	NUM_PHICH_SYMBOLS BIT[1:0]

PDCCH_REG_REORDER_WORD2 ADDRESS 0x0A08 RW
PDCCH_REG_REORDER_WORD2 RESET_VALUE 0x00000000
	COL_INDEX_FIRST_REG_CFI3 BIT[29:25]
	ROW_INDEX_FIRST_REG_CFI3 BIT[24:20]
	COL_INDEX_FIRST_REG_CFI2 BIT[19:15]
	ROW_INDEX_FIRST_REG_CFI2 BIT[14:10]
	COL_INDEX_FIRST_REG_CFI1 BIT[9:5]
	ROW_INDEX_FIRST_REG_CFI1 BIT[4:0]

PDCCH_REG_REORDER_WORD3 ADDRESS 0x0A0C RW
PDCCH_REG_REORDER_WORD3 RESET_VALUE 0x00000000
	NUM_CCE_CFI3 BIT[30:24]
	NUM_REG_MOD9_CFI2 BIT[23:20]
	NUM_CCE_CFI2 BIT[18:12]
	NUM_REG_MOD9_CFI1 BIT[11:8]
	NUM_CCE_CFI1 BIT[6:0]

PDCCH_REG_REORDER_WORD4 ADDRESS 0x0A10 RW
PDCCH_REG_REORDER_WORD4 RESET_VALUE 0x00000000
	PDCCH_FF_X2_SCRAMBLE_SEED BIT[30:0]

PBCH_FOH_WORD0 ADDRESS 0x0B00 RW
PBCH_FOH_WORD0 RESET_VALUE 0x00000000
	SW_DBG_TAG BIT[31:28]
	OPCODE BIT[23:18]
	FRAME_IDX BIT[13:4]
	SUBF_IDX BIT[3:0]

PBCH_FOH_WORD1 ADDRESS 0x0B04 RW
PBCH_FOH_WORD1 RESET_VALUE 0x00000000
	CURR_FRAME_PBCH_MP_START_ADDR BIT[31:16]
	PREV_FRAME_MASK BIT[15:12]
	FOH_RESET BIT[10]
	FOH_STATE BIT[9:8]
		SFN_FOH0 VALUE 0x0
		SFN_FOH1 VALUE 0x1
		SFN_FOH2 VALUE 0x2
		SFN_FOH3 VALUE 0x3
	ACH_MASK BIT[6:4]
	FOH_MASK BIT[3:0]

PBCH_FOH_WORD2 ADDRESS 0x0B08 RW
PBCH_FOH_WORD2 RESET_VALUE 0x00000000
	PREV_FRAMES_PBCH_MP_START_ADDR BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.LTE_REENC_TS_TRIF_DB1 (level 4)
----------------------------------------------------------------------------------------
lte_reenc_ts_trif_db1 MODULE OFFSET=MODEM_TOP+0x016AB000 MAX=MODEM_TOP+0x016AB3FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

PDSCH_REENC_TB_CFG_WORD0 ADDRESS 0x0100 RW
PDSCH_REENC_TB_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	DECOB_START_ADDR BIT[17:2]
	DECOB_START_BYTE BIT[1:0]

PDSCH_REENC_TB_CFG_WORD1 ADDRESS 0x0104 RW
PDSCH_REENC_TB_CFG_WORD1 RESET_VALUE 0x00000000
	REENC_OUTPUT_START_ADDR BIT[15:0]

PDSCH_REENC_TB_CFG_WORD2 ADDRESS 0x0108 RW
PDSCH_REENC_TB_CFG_WORD2 RESET_VALUE 0x00000000
	CINIT_1 BIT[30:0]

PDSCH_REENC_CB_WORD0 ADDRESS 0x0200 RW
PDSCH_REENC_CB_WORD0 RESET_VALUE 0x00000000
	LAST_CBLK BIT[25]
	FIRST_CBLK BIT[24]
	OPCODE BIT[23:18]
	CBLK_SZ BIT[12:0]

PDSCH_REENC_CB_WORD1 ADDRESS 0x0204 RW
PDSCH_REENC_CB_WORD1 RESET_VALUE 0x00000000
	E_SZ BIT[16:0]

PDSCH_REENC_CB_WORD2 ADDRESS 0x0208 RW
PDSCH_REENC_CB_WORD2 RESET_VALUE 0x00000000
	CIR_BUF_OFFSET BIT[30:16]
	CIR_BUF_SZ BIT[14:0]

PBCH_REENC_WORD0 ADDRESS 0x0300 RW
PBCH_REENC_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	REENC_OUTPUT_START_ADDR BIT[15:0]

PBCH_REENC_WORD1 ADDRESS 0x0304 RW
PBCH_REENC_WORD1 RESET_VALUE 0x00000000
	CP_TYPE BIT[24]
		CP_NORMAL VALUE 0x0
		CP_EXTENDED VALUE 0x1
	PBCH_DATA BIT[23:0]

PBCH_REENC_WORD2 ADDRESS 0x0308 RW
PBCH_REENC_WORD2 RESET_VALUE 0x00000000
	TX_ANT_TYPE BIT[10:9]
	CINIT_1 BIT[8:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.W_DBACK_HS_TRIF_DB1 (level 4)
----------------------------------------------------------------------------------------
w_dback_hs_trif_db1 MODULE OFFSET=MODEM_TOP+0x016AC000 MAX=MODEM_TOP+0x016AC3FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

W_DBACK_HS_SHARED_WORD0 ADDRESS 0x0100 RW
W_DBACK_HS_SHARED_WORD0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD1 ADDRESS 0x0104 RW
W_DBACK_HS_SHARED_WORD1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD2 ADDRESS 0x0108 RW
W_DBACK_HS_SHARED_WORD2 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD3 ADDRESS 0x010C RW
W_DBACK_HS_SHARED_WORD3 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD4 ADDRESS 0x0110 RW
W_DBACK_HS_SHARED_WORD4 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD5 ADDRESS 0x0114 RW
W_DBACK_HS_SHARED_WORD5 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD6 ADDRESS 0x0118 RW
W_DBACK_HS_SHARED_WORD6 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD7 ADDRESS 0x011C RW
W_DBACK_HS_SHARED_WORD7 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD8 ADDRESS 0x0120 RW
W_DBACK_HS_SHARED_WORD8 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD9 ADDRESS 0x0124 RW
W_DBACK_HS_SHARED_WORD9 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD10 ADDRESS 0x0128 RW
W_DBACK_HS_SHARED_WORD10 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD11 ADDRESS 0x012C RW
W_DBACK_HS_SHARED_WORD11 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD12 ADDRESS 0x0130 RW
W_DBACK_HS_SHARED_WORD12 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD13 ADDRESS 0x0134 RW
W_DBACK_HS_SHARED_WORD13 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD14 ADDRESS 0x0138 RW
W_DBACK_HS_SHARED_WORD14 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD15 ADDRESS 0x013C RW
W_DBACK_HS_SHARED_WORD15 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD16 ADDRESS 0x0140 RW
W_DBACK_HS_SHARED_WORD16 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD17 ADDRESS 0x0144 RW
W_DBACK_HS_SHARED_WORD17 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD18 ADDRESS 0x0148 RW
W_DBACK_HS_SHARED_WORD18 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD19 ADDRESS 0x014C RW
W_DBACK_HS_SHARED_WORD19 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD20 ADDRESS 0x0150 RW
W_DBACK_HS_SHARED_WORD20 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD21 ADDRESS 0x0154 RW
W_DBACK_HS_SHARED_WORD21 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD22 ADDRESS 0x0158 RW
W_DBACK_HS_SHARED_WORD22 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD23 ADDRESS 0x015C RW
W_DBACK_HS_SHARED_WORD23 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD24 ADDRESS 0x0160 RW
W_DBACK_HS_SHARED_WORD24 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD25 ADDRESS 0x0164 RW
W_DBACK_HS_SHARED_WORD25 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD26 ADDRESS 0x0168 RW
W_DBACK_HS_SHARED_WORD26 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD27 ADDRESS 0x016C RW
W_DBACK_HS_SHARED_WORD27 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD28 ADDRESS 0x0170 RW
W_DBACK_HS_SHARED_WORD28 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD29 ADDRESS 0x0174 RW
W_DBACK_HS_SHARED_WORD29 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD30 ADDRESS 0x0178 RW
W_DBACK_HS_SHARED_WORD30 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD31 ADDRESS 0x017C RW
W_DBACK_HS_SHARED_WORD31 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD32 ADDRESS 0x0180 RW
W_DBACK_HS_SHARED_WORD32 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD33 ADDRESS 0x0184 RW
W_DBACK_HS_SHARED_WORD33 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD34 ADDRESS 0x0188 RW
W_DBACK_HS_SHARED_WORD34 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD35 ADDRESS 0x018C RW
W_DBACK_HS_SHARED_WORD35 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD36 ADDRESS 0x0190 RW
W_DBACK_HS_SHARED_WORD36 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD37 ADDRESS 0x0194 RW
W_DBACK_HS_SHARED_WORD37 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD38 ADDRESS 0x0198 RW
W_DBACK_HS_SHARED_WORD38 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD39 ADDRESS 0x019C RW
W_DBACK_HS_SHARED_WORD39 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD40 ADDRESS 0x01A0 RW
W_DBACK_HS_SHARED_WORD40 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD41 ADDRESS 0x01A4 RW
W_DBACK_HS_SHARED_WORD41 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD42 ADDRESS 0x01A8 RW
W_DBACK_HS_SHARED_WORD42 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD43 ADDRESS 0x01AC RW
W_DBACK_HS_SHARED_WORD43 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD44 ADDRESS 0x01B0 RW
W_DBACK_HS_SHARED_WORD44 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD45 ADDRESS 0x01B4 RW
W_DBACK_HS_SHARED_WORD45 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD46 ADDRESS 0x01B8 RW
W_DBACK_HS_SHARED_WORD46 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD47 ADDRESS 0x01BC RW
W_DBACK_HS_SHARED_WORD47 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD48 ADDRESS 0x01C0 RW
W_DBACK_HS_SHARED_WORD48 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD49 ADDRESS 0x01C4 RW
W_DBACK_HS_SHARED_WORD49 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD50 ADDRESS 0x01C8 RW
W_DBACK_HS_SHARED_WORD50 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD51 ADDRESS 0x01CC RW
W_DBACK_HS_SHARED_WORD51 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD52 ADDRESS 0x01D0 RW
W_DBACK_HS_SHARED_WORD52 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD53 ADDRESS 0x01D4 RW
W_DBACK_HS_SHARED_WORD53 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD54 ADDRESS 0x01D8 RW
W_DBACK_HS_SHARED_WORD54 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD55 ADDRESS 0x01DC RW
W_DBACK_HS_SHARED_WORD55 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD56 ADDRESS 0x01E0 RW
W_DBACK_HS_SHARED_WORD56 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_SHARED_WORD57 ADDRESS 0x01E4 RW
W_DBACK_HS_SHARED_WORD57 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_HS_TD_DECIB_WRITER_WORD0 ADDRESS 0x0200 RW
W_DBACK_HS_TD_DECIB_WRITER_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	FIRST_CB BIT[1]
		NOT_FIRST_CB VALUE 0x0
		FIRST_CB VALUE 0x1
	TDECIB_IDX BIT[0]
		PING VALUE 0x0
		PONG VALUE 0x1

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD0 ADDRESS 0x0300 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD1 ADDRESS 0x0304 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD1 RESET_VALUE 0x00000000
	EINI_RM1 BIT[31:16]
	RM1_TYPE BIT[15]
		NO_RM VALUE 0x0
		PUNC VALUE 0x1
	CODE_BLK_SIZE BIT[12:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD2 ADDRESS 0x0308 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD2 RESET_VALUE 0x00000000
	NUM_CODE_BLK BIT[20:17]
	EPLUS1_RM1 BIT[16:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD3 ADDRESS 0x030C RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD3 RESET_VALUE 0x00000000
	EMINUS1_RM1 BIT[16:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD4 ADDRESS 0x0310 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD4 RESET_VALUE 0x00000000
	EPLUS2_RM1 BIT[31:16]
	EMINUS2_RM1 BIT[15:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD5 ADDRESS 0x0314 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD5 RESET_VALUE 0x00000000
	DRMB_SYS_RD_START_ADDRESS BIT[17:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD6 ADDRESS 0x0318 RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD6 RESET_VALUE 0x00000000
	DRMB_P1_RD_START_ADDRESS BIT[17:0]

W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD7 ADDRESS 0x031C RW
W_DBACK_HS_TD_DECIB_WRITER_CFG_WORD7 RESET_VALUE 0x00000000
	DRMB_P2_RD_START_ADDRESS BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.W_DBACK_NONHS_TRIF_DB1 (level 4)
----------------------------------------------------------------------------------------
w_dback_nonhs_trif_db1 MODULE OFFSET=MODEM_TOP+0x016AD000 MAX=MODEM_TOP+0x016AD3FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

W_DBACK_NONHS_SHARED_WORD0 ADDRESS 0x0100 RW
W_DBACK_NONHS_SHARED_WORD0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD1 ADDRESS 0x0104 RW
W_DBACK_NONHS_SHARED_WORD1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD2 ADDRESS 0x0108 RW
W_DBACK_NONHS_SHARED_WORD2 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD3 ADDRESS 0x010C RW
W_DBACK_NONHS_SHARED_WORD3 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD4 ADDRESS 0x0110 RW
W_DBACK_NONHS_SHARED_WORD4 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD5 ADDRESS 0x0114 RW
W_DBACK_NONHS_SHARED_WORD5 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD6 ADDRESS 0x0118 RW
W_DBACK_NONHS_SHARED_WORD6 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_SHARED_WORD7 ADDRESS 0x011C RW
W_DBACK_NONHS_SHARED_WORD7 RESET_VALUE 0x00000000
	DATA BIT[31:0]

W_DBACK_NONHS_DRM_CFG_WORD0 ADDRESS 0x0200 RW
W_DBACK_NONHS_DRM_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

W_DBACK_NONHS_DRM_CFG_WORD1 ADDRESS 0x0204 RW
W_DBACK_NONHS_DRM_CFG_WORD1 RESET_VALUE 0x00000000
	WCB_ADDR_COL_2 BIT[30:16]
	WCB_ADDR_COL_1 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD2 ADDRESS 0x0208 RW
W_DBACK_NONHS_DRM_CFG_WORD2 RESET_VALUE 0x00000000
	WCB_ADDR_COL_4 BIT[30:16]
	WCB_ADDR_COL_3 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD3 ADDRESS 0x020C RW
W_DBACK_NONHS_DRM_CFG_WORD3 RESET_VALUE 0x00000000
	WCB_ADDR_COL_6 BIT[30:16]
	WCB_ADDR_COL_5 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD4 ADDRESS 0x0210 RW
W_DBACK_NONHS_DRM_CFG_WORD4 RESET_VALUE 0x00000000
	WCB_ADDR_COL_8 BIT[30:16]
	WCB_ADDR_COL_7 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD5 ADDRESS 0x0214 RW
W_DBACK_NONHS_DRM_CFG_WORD5 RESET_VALUE 0x00000000
	WCB_ADDR_COL_10 BIT[30:16]
	WCB_ADDR_COL_9 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD6 ADDRESS 0x0218 RW
W_DBACK_NONHS_DRM_CFG_WORD6 RESET_VALUE 0x00000000
	WCB_ADDR_COL_12 BIT[30:16]
	WCB_ADDR_COL_11 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD7 ADDRESS 0x021C RW
W_DBACK_NONHS_DRM_CFG_WORD7 RESET_VALUE 0x00000000
	WCB_ADDR_COL_14 BIT[30:16]
	WCB_ADDR_COL_13 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD8 ADDRESS 0x0220 RW
W_DBACK_NONHS_DRM_CFG_WORD8 RESET_VALUE 0x00000000
	WCB_ADDR_COL_16 BIT[30:16]
	WCB_ADDR_COL_15 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD9 ADDRESS 0x0224 RW
W_DBACK_NONHS_DRM_CFG_WORD9 RESET_VALUE 0x00000000
	WCB_ADDR_COL_18 BIT[30:16]
	WCB_ADDR_COL_17 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD10 ADDRESS 0x0228 RW
W_DBACK_NONHS_DRM_CFG_WORD10 RESET_VALUE 0x00000000
	WCB_ADDR_COL_20 BIT[30:16]
	WCB_ADDR_COL_19 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD11 ADDRESS 0x022C RW
W_DBACK_NONHS_DRM_CFG_WORD11 RESET_VALUE 0x00000000
	WCB_ADDR_COL_22 BIT[30:16]
	WCB_ADDR_COL_21 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD12 ADDRESS 0x0230 RW
W_DBACK_NONHS_DRM_CFG_WORD12 RESET_VALUE 0x00000000
	WCB_ADDR_COL_24 BIT[30:16]
	WCB_ADDR_COL_23 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD13 ADDRESS 0x0234 RW
W_DBACK_NONHS_DRM_CFG_WORD13 RESET_VALUE 0x00000000
	WCB_ADDR_COL_26 BIT[30:16]
	WCB_ADDR_COL_25 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD14 ADDRESS 0x0238 RW
W_DBACK_NONHS_DRM_CFG_WORD14 RESET_VALUE 0x00000000
	WCB_ADDR_COL_28 BIT[30:16]
	WCB_ADDR_COL_27 BIT[14:0]

W_DBACK_NONHS_DRM_CFG_WORD15 ADDRESS 0x023C RW
W_DBACK_NONHS_DRM_CFG_WORD15 RESET_VALUE 0x00000000
	WCB_ADDR_COL_29 BIT[14:0]

W_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD0 ADDRESS 0x0300 RW
W_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	NUM_CODED_BLK BIT[4:0]

W_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD1 ADDRESS 0x0304 RW
W_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD1 RESET_VALUE 0x00000000
	DRM_SCALE_FACTOR BIT[31:30]
		SCALE_1 VALUE 0x0
		SCALE_3_4 VALUE 0x1
		SCALE_1_2 VALUE 0x2
	CODE_BLK_SIZE BIT[28:16]
	STORAGE_DIR BIT[15]
		DECR_ADDR VALUE 0x0
		INCR_ADDR VALUE 0x1
	DRMB_START_ADDRESS BIT[10:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.T_DBACK_TRIF_DB1 (level 4)
----------------------------------------------------------------------------------------
t_dback_trif_db1 MODULE OFFSET=MODEM_TOP+0x016AE000 MAX=MODEM_TOP+0x016AE4FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

T_DBACK_SHARED_WORD0 ADDRESS 0x0100 RW
T_DBACK_SHARED_WORD0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD1 ADDRESS 0x0104 RW
T_DBACK_SHARED_WORD1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD2 ADDRESS 0x0108 RW
T_DBACK_SHARED_WORD2 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD3 ADDRESS 0x010C RW
T_DBACK_SHARED_WORD3 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD4 ADDRESS 0x0110 RW
T_DBACK_SHARED_WORD4 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD5 ADDRESS 0x0114 RW
T_DBACK_SHARED_WORD5 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD6 ADDRESS 0x0118 RW
T_DBACK_SHARED_WORD6 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD7 ADDRESS 0x011C RW
T_DBACK_SHARED_WORD7 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD8 ADDRESS 0x0120 RW
T_DBACK_SHARED_WORD8 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD9 ADDRESS 0x0124 RW
T_DBACK_SHARED_WORD9 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD10 ADDRESS 0x0128 RW
T_DBACK_SHARED_WORD10 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD11 ADDRESS 0x012C RW
T_DBACK_SHARED_WORD11 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD12 ADDRESS 0x0130 RW
T_DBACK_SHARED_WORD12 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD13 ADDRESS 0x0134 RW
T_DBACK_SHARED_WORD13 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD14 ADDRESS 0x0138 RW
T_DBACK_SHARED_WORD14 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD15 ADDRESS 0x013C RW
T_DBACK_SHARED_WORD15 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD16 ADDRESS 0x0140 RW
T_DBACK_SHARED_WORD16 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD17 ADDRESS 0x0144 RW
T_DBACK_SHARED_WORD17 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD18 ADDRESS 0x0148 RW
T_DBACK_SHARED_WORD18 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD19 ADDRESS 0x014C RW
T_DBACK_SHARED_WORD19 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD20 ADDRESS 0x0150 RW
T_DBACK_SHARED_WORD20 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD21 ADDRESS 0x0154 RW
T_DBACK_SHARED_WORD21 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD22 ADDRESS 0x0158 RW
T_DBACK_SHARED_WORD22 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD23 ADDRESS 0x015C RW
T_DBACK_SHARED_WORD23 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD24 ADDRESS 0x0160 RW
T_DBACK_SHARED_WORD24 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD25 ADDRESS 0x0164 RW
T_DBACK_SHARED_WORD25 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD26 ADDRESS 0x0168 RW
T_DBACK_SHARED_WORD26 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD27 ADDRESS 0x016C RW
T_DBACK_SHARED_WORD27 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD28 ADDRESS 0x0170 RW
T_DBACK_SHARED_WORD28 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD29 ADDRESS 0x0174 RW
T_DBACK_SHARED_WORD29 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD30 ADDRESS 0x0178 RW
T_DBACK_SHARED_WORD30 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD31 ADDRESS 0x017C RW
T_DBACK_SHARED_WORD31 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD32 ADDRESS 0x0180 RW
T_DBACK_SHARED_WORD32 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD33 ADDRESS 0x0184 RW
T_DBACK_SHARED_WORD33 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD34 ADDRESS 0x0188 RW
T_DBACK_SHARED_WORD34 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD35 ADDRESS 0x018C RW
T_DBACK_SHARED_WORD35 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD36 ADDRESS 0x0190 RW
T_DBACK_SHARED_WORD36 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD37 ADDRESS 0x0194 RW
T_DBACK_SHARED_WORD37 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_SHARED_WORD38 ADDRESS 0x0198 RW
T_DBACK_SHARED_WORD38 RESET_VALUE 0x00000000
	DATA BIT[31:0]

T_DBACK_NONHS_DRM_CFG_WORD0 ADDRESS 0x0200 RW
T_DBACK_NONHS_DRM_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

T_DBACK_NONHS_DRM_CFG_WORD1 ADDRESS 0x0204 RW
T_DBACK_NONHS_DRM_CFG_WORD1 RESET_VALUE 0x00000000
	DEINT_MODE BIT[19]
		FRAME VALUE 0x0
		TIMESLOT VALUE 0x1
	NUM_OF_TS BIT[18:16]
	WCB_ADDR_SF0 BIT[14:8]
	WCB_ADDR_SF1 BIT[6:0]

T_DBACK_NONHS_DRM_CFG_WORD2 ADDRESS 0x0208 RW
T_DBACK_NONHS_DRM_CFG_WORD2 RESET_VALUE 0x00000000
	CH_CAP_G2_0 BIT[26:21]
	NUM_CHS_G2_0 BIT[19:16]
	SF1_CH_0 BIT[15]
		SPREAD_16 VALUE 0x0
		SPREAD_1 VALUE 0x1
	CH_CAP_G1_0 BIT[14:5]
	NUM_CHS_G1_0 BIT[4:0]

T_DBACK_NONHS_DRM_CFG_WORD3 ADDRESS 0x020C RW
T_DBACK_NONHS_DRM_CFG_WORD3 RESET_VALUE 0x00000000
	CH_CAP_G3_0 BIT[10:5]
	NUM_CHS_G3_0 BIT[3:0]

T_DBACK_NONHS_DRM_CFG_WORD4 ADDRESS 0x0210 RW
T_DBACK_NONHS_DRM_CFG_WORD4 RESET_VALUE 0x00000000
	CH_CAP_G2_1 BIT[26:21]
	NUM_CHS_G2_1 BIT[19:16]
	SF1_CH_1 BIT[15]
	CH_CAP_G1_1 BIT[14:5]
	NUM_CHS_G1_1 BIT[4:0]

T_DBACK_NONHS_DRM_CFG_WORD5 ADDRESS 0x0214 RW
T_DBACK_NONHS_DRM_CFG_WORD5 RESET_VALUE 0x00000000
	CH_CAP_G3_1 BIT[10:5]
	NUM_CHS_G3_1 BIT[3:0]

T_DBACK_NONHS_DRM_CFG_WORD6 ADDRESS 0x0218 RW
T_DBACK_NONHS_DRM_CFG_WORD6 RESET_VALUE 0x00000000
	CH_CAP_G2_2 BIT[26:21]
	NUM_CHS_G2_2 BIT[19:16]
	SF1_CH_2 BIT[15]
	CH_CAP_G1_2 BIT[14:5]
	NUM_CHS_G1_2 BIT[4:0]

T_DBACK_NONHS_DRM_CFG_WORD7 ADDRESS 0x021C RW
T_DBACK_NONHS_DRM_CFG_WORD7 RESET_VALUE 0x00000000
	CH_CAP_G3_2 BIT[10:5]
	NUM_CHS_G3_2 BIT[3:0]

T_DBACK_NONHS_DRM_CFG_WORD8 ADDRESS 0x0220 RW
T_DBACK_NONHS_DRM_CFG_WORD8 RESET_VALUE 0x00000000
	CH_CAP_G2_3 BIT[26:21]
	NUM_CHS_G2_3 BIT[19:16]
	SF1_CH_3 BIT[15]
	CH_CAP_G1_3 BIT[14:5]
	NUM_CHS_G1_3 BIT[4:0]

T_DBACK_NONHS_DRM_CFG_WORD9 ADDRESS 0x0224 RW
T_DBACK_NONHS_DRM_CFG_WORD9 RESET_VALUE 0x00000000
	CH_CAP_G3_3 BIT[10:5]
	NUM_CHS_G3_3 BIT[3:0]

T_DBACK_NONHS_DRM_CFG_WORD10 ADDRESS 0x0228 RW
T_DBACK_NONHS_DRM_CFG_WORD10 RESET_VALUE 0x00000000
	LLR1_XINTER_SF0_0 BIT[30:11]
	LLR1_SLOPE0_RND_SF0_0 BIT[10:8]
	LLR1_SLOPE0_M_SF0_0 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD11 ADDRESS 0x022C RW
T_DBACK_NONHS_DRM_CFG_WORD11 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF0_0 BIT[23:11]
	LLR1_SLOPE1_RND_SF0_0 BIT[10:8]
	LLR1_SLOPE1_M_SF0_0 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD12 ADDRESS 0x0230 RW
T_DBACK_NONHS_DRM_CFG_WORD12 RESET_VALUE 0x00000000
	LLR1_XINTER_SF1_0 BIT[30:11]
	LLR1_SLOPE0_RND_SF1_0 BIT[10:8]
	LLR1_SLOPE0_M_SF1_0 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD13 ADDRESS 0x0234 RW
T_DBACK_NONHS_DRM_CFG_WORD13 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF1_0 BIT[23:11]
	LLR1_SLOPE1_RND_SF1_0 BIT[10:8]
	LLR1_SLOPE1_M_SF1_0 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD14 ADDRESS 0x0238 RW
T_DBACK_NONHS_DRM_CFG_WORD14 RESET_VALUE 0x00000000
	LLR1_XINTER_SF0_1 BIT[30:11]
	LLR1_SLOPE0_RND_SF0_1 BIT[10:8]
	LLR1_SLOPE0_M_SF0_1 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD15 ADDRESS 0x023C RW
T_DBACK_NONHS_DRM_CFG_WORD15 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF0_1 BIT[23:11]
	LLR1_SLOPE1_RND_SF0_1 BIT[10:8]
	LLR1_SLOPE1_M_SF0_1 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD16 ADDRESS 0x0240 RW
T_DBACK_NONHS_DRM_CFG_WORD16 RESET_VALUE 0x00000000
	LLR1_XINTER_SF1_1 BIT[30:11]
	LLR1_SLOPE0_RND_SF1_1 BIT[10:8]
	LLR1_SLOPE0_M_SF1_1 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD17 ADDRESS 0x0244 RW
T_DBACK_NONHS_DRM_CFG_WORD17 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF1_1 BIT[23:11]
	LLR1_SLOPE1_RND_SF1_1 BIT[10:8]
	LLR1_SLOPE1_M_SF1_1 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD18 ADDRESS 0x0248 RW
T_DBACK_NONHS_DRM_CFG_WORD18 RESET_VALUE 0x00000000
	LLR1_XINTER_SF0_2 BIT[30:11]
	LLR1_SLOPE0_RND_SF0_2 BIT[10:8]
	LLR1_SLOPE0_M_SF0_2 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD19 ADDRESS 0x024C RW
T_DBACK_NONHS_DRM_CFG_WORD19 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF0_2 BIT[23:11]
	LLR1_SLOPE1_RND_SF0_2 BIT[10:8]
	LLR1_SLOPE1_M_SF0_2 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD20 ADDRESS 0x0250 RW
T_DBACK_NONHS_DRM_CFG_WORD20 RESET_VALUE 0x00000000
	LLR1_XINTER_SF1_2 BIT[30:11]
	LLR1_SLOPE0_RND_SF1_2 BIT[10:8]
	LLR1_SLOPE0_M_SF1_2 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD21 ADDRESS 0x0254 RW
T_DBACK_NONHS_DRM_CFG_WORD21 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF1_2 BIT[23:11]
	LLR1_SLOPE1_RND_SF1_2 BIT[10:8]
	LLR1_SLOPE1_M_SF1_2 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD22 ADDRESS 0x0258 RW
T_DBACK_NONHS_DRM_CFG_WORD22 RESET_VALUE 0x00000000
	LLR1_XINTER_SF0_3 BIT[30:11]
	LLR1_SLOPE0_RND_SF0_3 BIT[10:8]
	LLR1_SLOPE0_M_SF0_3 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD23 ADDRESS 0x025C RW
T_DBACK_NONHS_DRM_CFG_WORD23 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF0_3 BIT[23:11]
	LLR1_SLOPE1_RND_SF0_3 BIT[10:8]
	LLR1_SLOPE1_M_SF0_3 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD24 ADDRESS 0x0260 RW
T_DBACK_NONHS_DRM_CFG_WORD24 RESET_VALUE 0x00000000
	LLR1_XINTER_SF1_3 BIT[30:11]
	LLR1_SLOPE0_RND_SF1_3 BIT[10:8]
	LLR1_SLOPE0_M_SF1_3 BIT[7:0]

T_DBACK_NONHS_DRM_CFG_WORD25 ADDRESS 0x0264 RW
T_DBACK_NONHS_DRM_CFG_WORD25 RESET_VALUE 0x00000000
	LLR1_XINFLEC_SF1_3 BIT[23:11]
	LLR1_SLOPE1_RND_SF1_3 BIT[10:8]
	LLR1_SLOPE1_M_SF1_3 BIT[7:0]

T_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD0 ADDRESS 0x0300 RW
T_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	NUM_CODED_BLK BIT[4:0]

T_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD1 ADDRESS 0x0304 RW
T_DBACK_NONHS_TD_DECIB_WRITER_CFG_WORD1 RESET_VALUE 0x00000000
	DRM_SCALE_FACTOR BIT[31:30]
		SCALE_1 VALUE 0x0
		SCALE_3_4 VALUE 0x1
		SCALE_1_2 VALUE 0x2
	CODE_BLK_SIZE BIT[28:16]
	STORAGE_DIR BIT[15]
		DECR_ADDR VALUE 0x0
		INCR_ADDR VALUE 0x1
	DRMB_START_ADDRESS BIT[10:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD0 ADDRESS 0x0400 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD1 ADDRESS 0x0404 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD1 RESET_VALUE 0x00000000
	EINI_RM1 BIT[31:16]
	RM1_TYPE BIT[15]
		NO_RM VALUE 0x0
		PUNC VALUE 0x1
	CODE_BLK_SIZE BIT[12:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD2 ADDRESS 0x0408 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD2 RESET_VALUE 0x00000000
	NUM_CODE_BLK BIT[20:17]
	EPLUS1_RM1 BIT[16:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD3 ADDRESS 0x040C RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD3 RESET_VALUE 0x00000000
	EMINUS1_RM1 BIT[16:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD4 ADDRESS 0x0410 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD4 RESET_VALUE 0x00000000
	EPLUS2_RM1 BIT[31:16]
	EMINUS2_RM1 BIT[15:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD5 ADDRESS 0x0414 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD5 RESET_VALUE 0x00000000
	DRMB_SYS_RD_START_ADDRESS BIT[17:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD6 ADDRESS 0x0418 RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD6 RESET_VALUE 0x00000000
	DRMB_P1_RD_START_ADDRESS BIT[17:0]

T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD7 ADDRESS 0x041C RW
T_DBACK_HS_TD_DECIB_WRITER_CFG_WORD7 RESET_VALUE 0x00000000
	DRMB_P2_RD_START_ADDRESS BIT[17:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.HDR_DEINT_TS_TRIF_DB1 (level 4)
----------------------------------------------------------------------------------------
hdr_deint_ts_trif_db1 MODULE OFFSET=MODEM_TOP+0x016AF000 MAX=MODEM_TOP+0x016AF2FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

HDR_DEINT_CFG_WORD0 ADDRESS 0x0100 RW
HDR_DEINT_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

HDR_DEINT_CFG_WORD1 ADDRESS 0x0104 RW
HDR_DEINT_CFG_WORD1 RESET_VALUE 0x00000000
	C2I_EST_SEG_0 BIT[17:0]

HDR_DEINT_CFG_WORD2 ADDRESS 0x0108 RW
HDR_DEINT_CFG_WORD2 RESET_VALUE 0x00000000
	C2I_EST_SEG_1 BIT[17:0]

HDR_DEINT_CFG_WORD3 ADDRESS 0x010C RW
HDR_DEINT_CFG_WORD3 RESET_VALUE 0x00000000
	C2I_EST_SEG_2 BIT[17:0]

HDR_DEINT_CFG_WORD4 ADDRESS 0x0110 RW
HDR_DEINT_CFG_WORD4 RESET_VALUE 0x00000000
	C2I_EST_SEG_3 BIT[17:0]

HDR_DEINT_CFG_WORD5 ADDRESS 0x0114 RW
HDR_DEINT_CFG_WORD5 RESET_VALUE 0x00000000
	C2I_EST_SEG_4 BIT[17:0]

HDR_DEINT_CFG_WORD6 ADDRESS 0x0118 RW
HDR_DEINT_CFG_WORD6 RESET_VALUE 0x00000000
	C2I_EST_SEG_5 BIT[17:0]

HDR_DEINT_CFG_WORD7 ADDRESS 0x011C RW
HDR_DEINT_CFG_WORD7 RESET_VALUE 0x00000000
	C2I_EST_SEG_6 BIT[17:0]

HDR_DEINT_CFG_WORD8 ADDRESS 0x0120 RW
HDR_DEINT_CFG_WORD8 RESET_VALUE 0x00000000
	C2I_EST_SEG_7 BIT[17:0]

HDR_DEINT_CFG_WORD9 ADDRESS 0x0124 RW
HDR_DEINT_CFG_WORD9 RESET_VALUE 0x00000000
	C2I_EST_SEG_8 BIT[17:0]

HDR_DEINT_CFG_WORD10 ADDRESS 0x0128 RW
HDR_DEINT_CFG_WORD10 RESET_VALUE 0x00000000
	C2I_EST_SEG_9 BIT[17:0]

HDR_DEINT_CFG_WORD11 ADDRESS 0x012C RW
HDR_DEINT_CFG_WORD11 RESET_VALUE 0x00000000
	C2I_EST_SEG_10 BIT[17:0]

HDR_DEINT_CFG_WORD12 ADDRESS 0x0130 RW
HDR_DEINT_CFG_WORD12 RESET_VALUE 0x00000000
	C2I_EST_SEG_11 BIT[17:0]

HDR_DEINT_CFG_WORD13 ADDRESS 0x0134 RW
HDR_DEINT_CFG_WORD13 RESET_VALUE 0x00000000
	C2I_EST_SEG_12 BIT[17:0]

HDR_DEINT_CFG_WORD14 ADDRESS 0x0138 RW
HDR_DEINT_CFG_WORD14 RESET_VALUE 0x00000000
	C2I_EST_SEG_13 BIT[17:0]

HDR_DEINT_CFG_WORD15 ADDRESS 0x013C RW
HDR_DEINT_CFG_WORD15 RESET_VALUE 0x00000000
	C2I_EST_SEG_14 BIT[17:0]

HDR_DEINT_CFG_WORD16 ADDRESS 0x0140 RW
HDR_DEINT_CFG_WORD16 RESET_VALUE 0x00000000
	C2I_EST_SEG_15 BIT[17:0]

HDR_DEINT_WORD0 ADDRESS 0x0200 RW
HDR_DEINT_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

HDR_DEINT_WORD1 ADDRESS 0x0204 RW
HDR_DEINT_WORD1 RESET_VALUE 0x00000000
	FRAME_SIZE BIT[28:16]
	CODE_RATE BIT[13:12]
		RATE_1_3 VALUE 0x0
		RATE_1_5 VALUE 0x2
	SYMBOL_TYPE BIT[11:10]
		QPSK VALUE 0x0
		PSK8 VALUE 0x1
		QAM16 VALUE 0x2
		QAM64 VALUE 0x3

HDR_DEINT_WORD2 ADDRESS 0x0208 RW
HDR_DEINT_WORD2 RESET_VALUE 0x00000000
	K BIT[30:20]
	M BIT[19:16]
	N BIT[13:0]

HDR_DEINT_WORD3 ADDRESS 0x020C RW
HDR_DEINT_WORD3 RESET_VALUE 0x00000000
	LEVEL_SWAP BIT[15]
	LEVEL_INC BIT[14:8]
	D_PARAM BIT[4:0]

HDR_DEINT_WORD4 ADDRESS 0x0210 RW
HDR_DEINT_WORD4 RESET_VALUE 0x00000000
	POST_COMB_THR BIT[29:17]
	POST_COMB_INC BIT[16:4]
	POST_COMB_ITER BIT[3:0]

HDR_DEINT_WORD5 ADDRESS 0x0214 RW
HDR_DEINT_WORD5 RESET_VALUE 0x00000000
	INTLV_LEN_M1 BIT[12:0]

HDR_DEINT_WORD6 ADDRESS 0x0218 RW
HDR_DEINT_WORD6 RESET_VALUE 0x00000000
	LLR_BIAS_PT BIT[3:0]
		BIAS_0_5 VALUE 0x0
		BIAS_1 VALUE 0x1
		BIAS_2 VALUE 0x2
		BIAS_4 VALUE 0x3
		BIAS_8 VALUE 0x4
		BIAS_16 VALUE 0x5
		BIAS_32 VALUE 0x6
		BIAS_64 VALUE 0x7
		BIAS_128 VALUE 0x8
		BIAS_256 VALUE 0x9

HDR_DEINT_WORD7 ADDRESS 0x021C RW
HDR_DEINT_WORD7 RESET_VALUE 0x00000000
	SCRAMBLE_SEED BIT[16:0]

HDR_DEINT_WORD8 ADDRESS 0x0220 RW
HDR_DEINT_WORD8 RESET_VALUE 0x00000000
	SCRAMBLE_MASK_0 BIT[16:0]

HDR_DEINT_WORD9 ADDRESS 0x0224 RW
HDR_DEINT_WORD9 RESET_VALUE 0x00000000
	SCRAMBLE_MASK_1 BIT[16:0]

HDR_DEINT_WORD10 ADDRESS 0x0228 RW
HDR_DEINT_WORD10 RESET_VALUE 0x00000000
	SCRAMBLE_MASK_2 BIT[16:0]

HDR_DEINT_WORD11 ADDRESS 0x022C RW
HDR_DEINT_WORD11 RESET_VALUE 0x00000000
	SCRAMBLE_MASK_3 BIT[16:0]

HDR_DEINT_WORD12 ADDRESS 0x0230 RW
HDR_DEINT_WORD12 RESET_VALUE 0x00000000
	SCRAMBLE_MASK_4 BIT[16:0]

HDR_DEINT_WORD13 ADDRESS 0x0234 RW
HDR_DEINT_WORD13 RESET_VALUE 0x00000000
	SCRAMBLE_MASK_5 BIT[16:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.TBVD_CCH_TRIF_DB1 (level 4)
----------------------------------------------------------------------------------------
tbvd_cch_trif_db1 MODULE OFFSET=MODEM_TOP+0x016B0000 MAX=MODEM_TOP+0x016B03FF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

TBVD_CCH_STATUS_WORD0 ADDRESS 0x0000 R
TBVD_CCH_STATUS_WORD0 RESET_VALUE 0x00000000
	PE_READY BIT[31]
	CMD_ACK BIT[30]
	CMD_ERROR BIT[29]

TBVD_CCH_LTE_CFG_WORD0 ADDRESS 0x0100 RW
TBVD_CCH_LTE_CFG_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	PBCH_SIZE BIT[8:2]
	VDEC_CODE_RATE BIT[1:0]
		RATE_1_2 VALUE 0x0
		RATE_1_3 VALUE 0x1

TBVD_CCH_LTE_CFG_WORD1 ADDRESS 0x0104 RW
TBVD_CCH_LTE_CFG_WORD1 RESET_VALUE 0x00000000
	CRC_POLY BIT[31:16]
	PBCH_EXT_LENGTH BIT[15:7]
	PBCH_START_OFFSET BIT[6:0]

TBVD_CCH_LTE_CFG_WORD2 ADDRESS 0x0108 RW
TBVD_CCH_LTE_CFG_WORD2 RESET_VALUE 0x00000000
	PBCH_ANT_2_CRC_MASK BIT[31:16]
	PBCH_ANT_1_CRC_MASK BIT[15:0]

TBVD_CCH_LTE_CFG_WORD3 ADDRESS 0x010C RW
TBVD_CCH_LTE_CFG_WORD3 RESET_VALUE 0x00000000
	PBCH_ANT_3_CRC_MASK BIT[15:0]

TBVD_CCH_LTE_CFG_WORD4 ADDRESS 0x0110 RW
TBVD_CCH_LTE_CFG_WORD4 RESET_VALUE 0x00000000
	RNTI_1 BIT[31:16]
	RNTI_0 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD5 ADDRESS 0x0114 RW
TBVD_CCH_LTE_CFG_WORD5 RESET_VALUE 0x00000000
	RNTI_3 BIT[31:16]
	RNTI_2 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD6 ADDRESS 0x0118 RW
TBVD_CCH_LTE_CFG_WORD6 RESET_VALUE 0x00000000
	RNTI_5 BIT[31:16]
	RNTI_4 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD7 ADDRESS 0x011C RW
TBVD_CCH_LTE_CFG_WORD7 RESET_VALUE 0x00000000
	RNTI_7 BIT[31:16]
	RNTI_6 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD8 ADDRESS 0x0120 RW
TBVD_CCH_LTE_CFG_WORD8 RESET_VALUE 0x00000000
	RNTI_9 BIT[31:16]
	RNTI_8 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD9 ADDRESS 0x0124 RW
TBVD_CCH_LTE_CFG_WORD9 RESET_VALUE 0x00000000
	RNTI_11 BIT[31:16]
	RNTI_10 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD10 ADDRESS 0x0128 RW
TBVD_CCH_LTE_CFG_WORD10 RESET_VALUE 0x00000000
	RNTI_13 BIT[31:16]
	RNTI_12 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD11 ADDRESS 0x012C RW
TBVD_CCH_LTE_CFG_WORD11 RESET_VALUE 0x00000000
	RNTI_15 BIT[31:16]
	RNTI_14 BIT[15:0]

TBVD_CCH_LTE_CFG_WORD12 ADDRESS 0x0130 RW
TBVD_CCH_LTE_CFG_WORD12 RESET_VALUE 0x00000000
	PDCCH_UE_PAYLOAD_SIZE1 BIT[30:24]
	PDCCH_UE_PAYLOAD_SIZE0 BIT[22:16]
	PDCCH_CM_PAYLOAD_SIZE1 BIT[14:8]
	PDCCH_CM_PAYLOAD_SIZE0 BIT[6:0]

TBVD_CCH_LTE_CFG_WORD13 ADDRESS 0x0134 RW
TBVD_CCH_LTE_CFG_WORD13 RESET_VALUE 0x00000000
	PDCCH_CM_TBVD_EXT_LENGTH0 BIT[31:23]
	PDCCH_CM_TBVD_START_OFFSET0 BIT[22:16]

TBVD_CCH_LTE_CFG_WORD14 ADDRESS 0x0138 RW
TBVD_CCH_LTE_CFG_WORD14 RESET_VALUE 0x00000000
	PDCCH_UE_TBVD_EXT_LENGTH0 BIT[31:23]
	PDCCH_UE_TBVD_START_OFFSET0 BIT[22:16]
	PDCCH_CM_TBVD_EXT_LENGTH1 BIT[15:7]
	PDCCH_CM_TBVD_START_OFFSET1 BIT[6:0]

TBVD_CCH_LTE_CFG_WORD15 ADDRESS 0x013C RW
TBVD_CCH_LTE_CFG_WORD15 RESET_VALUE 0x00000000
	PDCCH_UE_TBVD_EXT_LENGTH1 BIT[15:7]
	PDCCH_UE_TBVD_START_OFFSET1 BIT[6:0]

TBVD_CCH_LTE_CFG_WORD16 ADDRESS 0x0140 RW
TBVD_CCH_LTE_CFG_WORD16 RESET_VALUE 0x00000000
	DL_SCHED_HYP_MASK_0 BIT[31:0]

TBVD_CCH_LTE_CFG_WORD17 ADDRESS 0x0144 RW
TBVD_CCH_LTE_CFG_WORD17 RESET_VALUE 0x00000000
	DL_SCHED_HYP_MASK_1 BIT[31:0]

TBVD_CCH_LTE_CFG_WORD18 ADDRESS 0x0148 RW
TBVD_CCH_LTE_CFG_WORD18 RESET_VALUE 0x00000000
	DL_SCHED_HYP_MASK_2 BIT[31:0]

TBVD_CCH_LTE_CFG_WORD19 ADDRESS 0x014C RW
TBVD_CCH_LTE_CFG_WORD19 RESET_VALUE 0x00000000
	DL_SCHED_HYP_MASK_3 BIT[31:0]

TBVD_CCH_LTE_PDCCH_WORD0 ADDRESS 0x0200 RW
TBVD_CCH_LTE_PDCCH_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]

TBVD_CCH_LTE_PDCCH_WORD1 ADDRESS 0x0204 RW
TBVD_CCH_LTE_PDCCH_WORD1 RESET_VALUE 0x00000000
	COMMON_SZ1_RNTI_MASK BIT[31:16]
	COMMON_SZ0_RNTI_MASK BIT[15:0]

TBVD_CCH_LTE_PDCCH_WORD2 ADDRESS 0x0208 RW
TBVD_CCH_LTE_PDCCH_WORD2 RESET_VALUE 0x00000000
	UE_RNTI_MASK BIT[31:16]
	UE_SIZE_MASK BIT[9:8]
	COMMON_SIZE_MASK BIT[1:0]

TBVD_CCH_LTE_PDCCH_WORD3 ADDRESS 0x020C RW
TBVD_CCH_LTE_PDCCH_WORD3 RESET_VALUE 0x00000000
	UE_AGG4_LAST_DECODE_INDEX_CFI0 BIT[29:27]
	UE_AGG8_LAST_DECODE_INDEX_CFI2 BIT[26:24]
	UE_AGG8_LAST_DECODE_INDEX_CFI1 BIT[23:21]
	UE_AGG8_LAST_DECODE_INDEX_CFI0 BIT[20:18]
	COMMON_AGG4_LAST_DECODE_INDEX_CFI2 BIT[17:15]
	COMMON_AGG4_LAST_DECODE_INDEX_CFI1 BIT[14:12]
	COMMON_AGG4_LAST_DECODE_INDEX_CFI0 BIT[11:9]
	COMMON_AGG8_LAST_DECODE_INDEX_CFI2 BIT[8:6]
	COMMON_AGG8_LAST_DECODE_INDEX_CFI1 BIT[5:3]
	COMMON_AGG8_LAST_DECODE_INDEX_CFI0 BIT[2:0]

TBVD_CCH_LTE_PDCCH_WORD4 ADDRESS 0x0210 RW
TBVD_CCH_LTE_PDCCH_WORD4 RESET_VALUE 0x00000000
	COMMON_AGG_LEVEL_MASK_CFI2 BIT[29:28]
	COMMON_AGG_LEVEL_MASK_CFI1 BIT[27:26]
	COMMON_AGG_LEVEL_MASK_CFI0 BIT[25:24]
	UE_AGG1_LAST_DECODE_INDEX_CFI2 BIT[23:21]
	UE_AGG1_LAST_DECODE_INDEX_CFI1 BIT[20:18]
	UE_AGG1_LAST_DECODE_INDEX_CFI0 BIT[17:15]
	UE_AGG2_LAST_DECODE_INDEX_CFI2 BIT[14:12]
	UE_AGG2_LAST_DECODE_INDEX_CFI1 BIT[11:9]
	UE_AGG2_LAST_DECODE_INDEX_CFI0 BIT[8:6]
	UE_AGG4_LAST_DECODE_INDEX_CFI2 BIT[5:3]
	UE_AGG4_LAST_DECODE_INDEX_CFI1 BIT[2:0]

TBVD_CCH_LTE_PDCCH_WORD5 ADDRESS 0x0214 RW
TBVD_CCH_LTE_PDCCH_WORD5 RESET_VALUE 0x00000000
	UE_AGG_LEVEL_MASK_CFI2 BIT[11:8]
	UE_AGG_LEVEL_MASK_CFI1 BIT[7:4]
	UE_AGG_LEVEL_MASK_CFI0 BIT[3:0]

TBVD_CCH_LTE_PDCCH_WORD6 ADDRESS 0x0218 RW
TBVD_CCH_LTE_PDCCH_WORD6 RESET_VALUE 0x00000000
	DECOB_HEADER_DEST_ADDR BIT[25:16]
	DECOB_DATA_DEST_ADDR BIT[9:0]

DEC_O_CCH_W_NONHS_LTE_PBCH_WORD0 ADDRESS 0x0300 RW
DEC_O_CCH_W_NONHS_LTE_PBCH_WORD0 RESET_VALUE 0x00000000
	OPCODE BIT[23:18]
	ACH_MASK BIT[8:6]
	FOH_MASK BIT[5:2]

DEC_O_CCH_W_NONHS_LTE_PBCH_WORD1 ADDRESS 0x0304 RW
DEC_O_CCH_W_NONHS_LTE_PBCH_WORD1 RESET_VALUE 0x00000000
	SUBF_IDX BIT[3:0]

DEC_O_CCH_W_NONHS_LTE_PBCH_WORD2 ADDRESS 0x0308 RW
DEC_O_CCH_W_NONHS_LTE_PBCH_WORD2 RESET_VALUE 0x00000000
	DECOB_HEADER_DEST_ADDR BIT[25:16]
	DECOB_DATA_DEST_ADDR BIT[9:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DBSS_TOP.DB_BUF_DB1 (level 4)
----------------------------------------------------------------------------------------
db_buf_db1 MODULE OFFSET=MODEM_TOP+0x016B4000 MAX=MODEM_TOP+0x016B7FFF APRE= APOST=_DB1 SPRE= SPOST=_DB1 BPRE= BPOST=_DB1 ABPRE= ABPOST=_DB1 FPRE= FPOST=_DB1

DEMBACK_ENABLE ADDRESS 0x0000 RW
DEMBACK_ENABLE RESET_VALUE 0x00000000
	DEMBACK_ENABLE BIT[0]
		RESET VALUE 0x0
		ENABLE VALUE 0x1

DEMBACK_BUFF_MODE ADDRESS 0x0004 RW
DEMBACK_BUFF_MODE RESET_VALUE 0x00000000
	SVD_RD_ENDIAN_MODE BIT[5]
		LITTLE_ENDIAN VALUE 0x0
		BIG_ENDIAN VALUE 0x1
	MICRO_ACCESS BIT[4]
	MODE_SEL BIT[3:0]
		LTE_R99 VALUE 0x0
		LTE_1X VALUE 0x1
		UMTS VALUE 0x2
		R99_NONCON VALUE 0x3
		R99_VOICE VALUE 0x4
		TDS_CON VALUE 0x5
		TDS_NONCON VALUE 0x6
		TDS_VOICE VALUE 0x7
		EVDO_1X VALUE 0x8
		CDMA2K_1X_PBCH VALUE 0x9
		GERAN VALUE 0xA
		CDMA2K_1X VALUE 0xB
		EVDO VALUE 0xC
		LTE VALUE 0xD
		IDLE VALUE 0xF

DEMBACK_BUFF_MEM_CMD ADDRESS 0x0010 RW
DEMBACK_BUFF_MEM_CMD RESET_VALUE 0x00000000
	READ BIT[20]
		WRITE VALUE 0x0
		READ VALUE 0x1
	ADDRESS BIT[19:7]
	WORD_SEL BIT[6]
		SEL_0_31 VALUE 0x0
		SEL_32_47 VALUE 0x1
	RAM_GRP_IDX BIT[5:2]
		DRMB_47_0 VALUE 0x0
		DRMB_95_48 VALUE 0x1
		DRMB_143_96 VALUE 0x2
		WCB_DPCH VALUE 0x3
		WCB_PDSCH VALUE 0x4
		WCB_PDSCHM VALUE 0x5
		REENCODE_5 VALUE 0x6
		REENCODE_6 VALUE 0x7
		REENCODE_1_4 VALUE 0x8
		DEMOD_LLR VALUE 0x9
		SCH_IN VALUE 0xA
		CCH_IN VALUE 0xB
		SCH_OUT VALUE 0xC
		TAIL_DECOB VALUE 0xD
		SER_DECOB VALUE 0xE
		HS_SCCH VALUE 0xF
	RAM_BANK_IDX BIT[1:0]

DEMBACK_BUFF_MEM_WR ADDRESS 0x0014 W
DEMBACK_BUFF_MEM_WR RESET_VALUE 0x00000000
	WR_DATA BIT[31:0]

DEMBACK_BUFF_MEM_RD ADDRESS 0x0018 R
DEMBACK_BUFF_MEM_RD RESET_VALUE 0x00000000
	RD_DATA BIT[31:0]

DEMBACK_BUFF_TBVD_DECOB_RD_MIN ADDRESS 0x1000 W
DEMBACK_BUFF_TBVD_DECOB_RD_MIN RESET_VALUE 0x00000000
	DATA BIT[0]

DEMBACK_BUFF_TBVD_DECOB_RD_MAX ADDRESS 0x177C W
DEMBACK_BUFF_TBVD_DECOB_RD_MAX RESET_VALUE 0x00000000
	DATA BIT[0]

DEMBACK_BUFF_SVD_DECOB_RD_MIN ADDRESS 0x2000 W
DEMBACK_BUFF_SVD_DECOB_RD_MIN RESET_VALUE 0x00000000
	DATA BIT[0]

DEMBACK_BUFF_SVD_DECOB_RD_MAX ADDRESS 0x2D7C W
DEMBACK_BUFF_SVD_DECOB_RD_MAX RESET_VALUE 0x00000000
	DATA BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR (level 3)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.MODEM_TOP.MODEM.DTR' does not directly contain any register.
----------------------------------------------------------------------------------------

dtr MODULE OFFSET=MODEM_TOP+0x01700000 MAX=MODEM_TOP+0x017FFFFF APRE= SPRE= BPRE= ABPRE= FPRE=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.MODEM_DTR_ANALOG (level 4)
----------------------------------------------------------------------------------------
modem_dtr_analog MODULE OFFSET=MODEM_TOP+0x01700000 MAX=MODEM_TOP+0x01707FFF APRE= APOST= SPRE= SPOST= BPRE= BPOST= ABPRE= ABPOST= FPRE= FPOST=

MSS_MODEM_DTR_PLL1_MODE ADDRESS 0x0000 RW
MSS_MODEM_DTR_PLL1_MODE RESET_VALUE 0x00000000
	LOCK_DET BIT[31]
	ACTIVE_FLAG BIT[30]
	LATCH_ACK BIT[29]
	USER_RSRVD2 BIT[28:24]
	HW_UPDATE_LOGIC_BYPASS BIT[23]
	UPDATE BIT[22]
	VOTE_FSM_RESET BIT[21]
	VOTE_FSM_ENA BIT[20]
	BIAS_COUNT BIT[19:14]
	LOCK_COUNT BIT[13:8]
	USER_RSRVD1 BIT[7:6]
	REF_XO_SELECT BIT[5:4]
	PLLTEST BIT[3]
	RESET_N BIT[2]
	BYPASSNL BIT[1]
	OUTCTRL BIT[0]

MSS_MODEM_DTR_PLL1_L_VAL ADDRESS 0x0008 RW
MSS_MODEM_DTR_PLL1_L_VAL RESET_VALUE 0x00000000
	L_LVAL BIT[7:0]

MSS_MODEM_DTR_PLL1_ALPHA_VAL_L ADDRESS 0x0010 RW
MSS_MODEM_DTR_PLL1_ALPHA_VAL_L RESET_VALUE 0x00000000
	ALPHA_VAL_L BIT[31:0]

MSS_MODEM_DTR_PLL1_ALPHA_VAL_H ADDRESS 0x0018 RW
MSS_MODEM_DTR_PLL1_ALPHA_VAL_H RESET_VALUE 0x00000000
	PLL1_ALPHA_VAL_H BIT[7:0]

MSS_MODEM_DTR_PLL1_USER_CTL ADDRESS 0x0020 RW
MSS_MODEM_DTR_PLL1_USER_CTL RESET_VALUE 0x00000000
	USER_RSVD4 BIT[31:25]
	MN_EN BIT[24]
	USER_RSVD3 BIT[23:14]
	INCLK_SEL BIT[13:12]
	USER_RSVD2 BIT[11:10]
	POSTDIV_CTL BIT[9:8]
	INV_OUTPUT BIT[7]
	USER_RSVD1 BIT[6:5]
	LVTEST_EN BIT[4]
	LVEARLY_EN BIT[3]
	LVAUX2_EN BIT[2]
	LVAUX_EN BIT[1]
	LVMAIN_EN BIT[0]

MSS_MODEM_DTR_PLL1_CONFIG_CTL ADDRESS 0x0028 RW
MSS_MODEM_DTR_PLL1_CONFIG_CTL RESET_VALUE 0x00000000
	USER_RSVD BIT[31:0]

MSS_MODEM_DTR_PLL1_TEST_CTL ADDRESS 0x0030 RW
MSS_MODEM_DTR_PLL1_TEST_CTL RESET_VALUE 0x00000000
	USER_RSVD BIT[31:0]

MSS_MODEM_DTR_PLL1_STATUS ADDRESS 0x0038 R
MSS_MODEM_DTR_PLL1_STATUS RESET_VALUE 0x00000000
	STATUS BIT[15:0]

MSS_MODEM_DTR_PLL2_MODE ADDRESS 0x0040 RW
MSS_MODEM_DTR_PLL2_MODE RESET_VALUE 0x00000000
	LOCK_DET BIT[31]
	ACTIVE_FLAG BIT[30]
	LATCH_ACK BIT[29]
	USER_RSRVD2 BIT[28:24]
	HW_UPDATE_LOGIC_BYPASS BIT[23]
	UPDATE BIT[22]
	VOTE_FSM_RESET BIT[21]
	VOTE_FSM_ENA BIT[20]
	BIAS_COUNT BIT[19:14]
	LOCK_COUNT BIT[13:8]
	USER_RSRVD1 BIT[7:6]
	REF_XO_SELECT BIT[5:4]
	PLLTEST BIT[3]
	RESET_N BIT[2]
	BYPASSNL BIT[1]
	OUTCTRL BIT[0]

MSS_MODEM_DTR_PLL2_L_VAL ADDRESS 0x0048 RW
MSS_MODEM_DTR_PLL2_L_VAL RESET_VALUE 0x00000000
	L_LVAL BIT[7:0]

MSS_MODEM_DTR_PLL2_ALPHA_VAL_L ADDRESS 0x0050 RW
MSS_MODEM_DTR_PLL2_ALPHA_VAL_L RESET_VALUE 0x00000000
	ALPHA_VAL_L BIT[31:0]

MSS_MODEM_DTR_PLL2_ALPHA_VAL_H ADDRESS 0x0058 RW
MSS_MODEM_DTR_PLL2_ALPHA_VAL_H RESET_VALUE 0x00000000
	PLL2_ALPHA_VAL_H BIT[7:0]

MSS_MODEM_DTR_PLL2_USER_CTL ADDRESS 0x0060 RW
MSS_MODEM_DTR_PLL2_USER_CTL RESET_VALUE 0x00000000
	USER_RSVD4 BIT[31:25]
	MN_EN BIT[24]
	USER_RSVD3 BIT[23:14]
	INCLK_SEL BIT[13:12]
	USER_RSVD2 BIT[11:10]
	POSTDIV_CTL BIT[9:8]
	INV_OUTPUT BIT[7]
	USER_RSVD1 BIT[6:5]
	LVTEST_EN BIT[4]
	LVEARLY_EN BIT[3]
	LVAUX2_EN BIT[2]
	LVAUX_EN BIT[1]
	LVMAIN_EN BIT[0]

MSS_MODEM_DTR_PLL2_CONFIG_CTL ADDRESS 0x0068 RW
MSS_MODEM_DTR_PLL2_CONFIG_CTL RESET_VALUE 0x00000000
	USER_RSVD BIT[31:0]

MSS_MODEM_DTR_PLL2_TEST_CTL ADDRESS 0x0070 RW
MSS_MODEM_DTR_PLL2_TEST_CTL RESET_VALUE 0x00000000
	USER_RSVD BIT[31:0]

MSS_MODEM_DTR_PLL2_STATUS ADDRESS 0x0078 R
MSS_MODEM_DTR_PLL2_STATUS RESET_VALUE 0x00000000
	USER_RSVD BIT[15:0]

ADC_TEST_CFG_REG ADDRESS 0x0198 RW
ADC_TEST_CFG_REG RESET_VALUE 0x00000000
	DTEST_SEL BIT[3:1]
	EXTERNAL_Y1Y2_EN BIT[0]

DAC_CLK_CFG ADDRESS 0x01A0 RW
DAC_CLK_CFG RESET_VALUE 0x00000000
	FCAL_CLK_EN BIT[20]
	DAC1_CLK_EN BIT[19]
	DAC0_CLK_EN BIT[18]
	DAC1_CLK_SRC BIT[17]
	EXT_DAC_CLK_EN BIT[16]
	EXT_FCAL_EN BIT[15]
	XO_FCAL_EN BIT[14]
	XO_CLK_SEL BIT[13]
	EXT_XO_SEL BIT[12]
	DAC1_PLL_SEL BIT[11]
	DAC0_PLL_SEL BIT[10]
	DAC1_DIV_PGM BIT[9:6]
	DAC0_DIV_PGM BIT[5:2]
	PLL2_EN BIT[1]
	PLL1_EN BIT[0]

EXT_GPIO_SEL_CFG ADDRESS 0x01A8 RW
EXT_GPIO_SEL_CFG RESET_VALUE 0x00000000
	EXT_GPIO_SEL_CFG BIT[7:0]

CLK_XO_GATE_CFG ADDRESS 0x01B0 RW
CLK_XO_GATE_CFG RESET_VALUE 0x00000001
	CLK_XO_GATE_CFG BIT[0]

DBG_CLK_SEL_CFG ADDRESS 0x01B8 RW
DBG_CLK_SEL_CFG RESET_VALUE 0x00000000
	DBG_CLK_SEL_CFG BIT[5:0]

ADC0_CLK_CFG ADDRESS 0x01C0 RW
ADC0_CLK_CFG RESET_VALUE 0x00000000
	CLK_EN BIT[10]
	XO_ADC_CLK BIT[9]
	EXT_ADC_CLK BIT[8]
	POSTDIV_PGM BIT[7]
	PREDIV_PGM BIT[6:3]
	PLL_MUX_SEL BIT[2]
	PLL2_CLK_EN BIT[1]
	PLL1_CLK_EN BIT[0]

ADC1_CLK_CFG ADDRESS 0x01C8 RW
ADC1_CLK_CFG RESET_VALUE 0x00000000
	CLK_EN BIT[10]
	XO_ADC_CLK BIT[9]
	EXT_ADC_CLK BIT[8]
	POSTDIV_PGM BIT[7]
	PREDIV_PGM BIT[6:3]
	PLL_MUX_SEL BIT[2]
	PLL2_CLK_EN BIT[1]
	PLL1_CLK_EN BIT[0]

ADC2_CLK_CFG ADDRESS 0x01D0 RW
ADC2_CLK_CFG RESET_VALUE 0x00000000
	CLK_EN BIT[10]
	XO_ADC_CLK BIT[9]
	EXT_ADC_CLK BIT[8]
	POSTDIV_PGM BIT[7]
	PREDIV_PGM BIT[6:3]
	PLL_MUX_SEL BIT[2]
	PLL2_CLK_EN BIT[1]
	PLL1_CLK_EN BIT[0]

ADC3_CLK_CFG ADDRESS 0x01D8 RW
ADC3_CLK_CFG RESET_VALUE 0x00000000
	CLK_EN BIT[10]
	XO_ADC_CLK BIT[9]
	EXT_ADC_CLK BIT[8]
	POSTDIV_PGM BIT[7]
	PREDIV_PGM BIT[6:3]
	PLL_MUX_SEL BIT[2]
	PLL2_CLK_EN BIT[1]
	PLL1_CLK_EN BIT[0]

ADC4_CLK_CFG ADDRESS 0x01E0 RW
ADC4_CLK_CFG RESET_VALUE 0x00000000
	CLK_EN BIT[10]
	XO_ADC_CLK BIT[9]
	EXT_ADC_CLK BIT[8]
	POSTDIV_PGM BIT[7]
	PREDIV_PGM BIT[6:3]
	PLL_MUX_SEL BIT[2]
	PLL2_CLK_EN BIT[1]
	PLL1_CLK_EN BIT[0]

ADC5_CLK_CFG ADDRESS 0x01E8 RW
ADC5_CLK_CFG RESET_VALUE 0x00000000
	CLK_EN BIT[10]
	XO_ADC_CLK BIT[9]
	EXT_ADC_CLK BIT[8]
	POSTDIV_PGM BIT[7]
	PREDIV_PGM BIT[6:3]
	PLL_MUX_SEL BIT[2]
	PLL2_CLK_EN BIT[1]
	PLL1_CLK_EN BIT[0]

ADC6_CLK_CFG ADDRESS 0x01F0 RW
ADC6_CLK_CFG RESET_VALUE 0x00000000
	CLK_EN BIT[10]
	XO_ADC_CLK BIT[9]
	EXT_ADC_CLK BIT[8]
	POSTDIV_PGM BIT[7]
	PREDIV_PGM BIT[6:3]
	PLL_MUX_SEL BIT[2]
	PLL2_CLK_EN BIT[1]
	PLL1_CLK_EN BIT[0]

ADC0_TEST1_REG ADDRESS 0x01F8 RW
ADC0_TEST1_REG RESET_VALUE 0x00000000
	TEST1 BIT[31:0]

ADC1_TEST1_REG ADDRESS 0x0200 RW
ADC1_TEST1_REG RESET_VALUE 0x00000000
	TEST1 BIT[31:0]

ADC2_TEST1_REG ADDRESS 0x0208 RW
ADC2_TEST1_REG RESET_VALUE 0x00000000
	TEST1 BIT[31:0]

ADC3_TEST1_REG ADDRESS 0x0210 RW
ADC3_TEST1_REG RESET_VALUE 0x00000000
	TEST1 BIT[31:0]

ADC4_TEST1_REG ADDRESS 0x0218 RW
ADC4_TEST1_REG RESET_VALUE 0x00000000
	TEST1 BIT[31:0]

ADC5_TEST1_REG ADDRESS 0x0220 RW
ADC5_TEST1_REG RESET_VALUE 0x00000000
	TEST1 BIT[31:0]

ADC6_TEST1_REG ADDRESS 0x0228 RW
ADC6_TEST1_REG RESET_VALUE 0x00000000
	TEST1 BIT[31:0]

ADC0_TEST2_REG ADDRESS 0x0230 RW
ADC0_TEST2_REG RESET_VALUE 0x00000000
	TEST2 BIT[31:0]

ADC1_TEST2_REG ADDRESS 0x0238 RW
ADC1_TEST2_REG RESET_VALUE 0x00000000
	TEST2 BIT[31:0]

ADC2_TEST2_REG ADDRESS 0x0240 RW
ADC2_TEST2_REG RESET_VALUE 0x00000000
	TEST2 BIT[31:0]

ADC3_TEST2_REG ADDRESS 0x0248 RW
ADC3_TEST2_REG RESET_VALUE 0x00000000
	TEST2 BIT[31:0]

ADC4_TEST2_REG ADDRESS 0x0250 RW
ADC4_TEST2_REG RESET_VALUE 0x00000000
	TEST2 BIT[31:0]

ADC5_TEST2_REG ADDRESS 0x0258 RW
ADC5_TEST2_REG RESET_VALUE 0x00000000
	TEST2 BIT[31:0]

ADC6_TEST2_REG ADDRESS 0x0260 RW
ADC6_TEST2_REG RESET_VALUE 0x00000000
	TEST2 BIT[31:0]

ADC0_TEST3_REG ADDRESS 0x0268 RW
ADC0_TEST3_REG RESET_VALUE 0x00000000
	TEST3 BIT[31:0]

ADC1_TEST3_REG ADDRESS 0x0270 RW
ADC1_TEST3_REG RESET_VALUE 0x00000000
	TEST3 BIT[31:0]

ADC2_TEST3_REG ADDRESS 0x0278 RW
ADC2_TEST3_REG RESET_VALUE 0x00000000
	TEST3 BIT[31:0]

ADC3_TEST3_REG ADDRESS 0x0280 RW
ADC3_TEST3_REG RESET_VALUE 0x00000000
	TEST3 BIT[31:0]

ADC4_TEST3_REG ADDRESS 0x0288 RW
ADC4_TEST3_REG RESET_VALUE 0x00000000
	TEST3 BIT[31:0]

ADC5_TEST3_REG ADDRESS 0x0290 RW
ADC5_TEST3_REG RESET_VALUE 0x00000000
	TEST3 BIT[31:0]

ADC6_TEST3_REG ADDRESS 0x0298 RW
ADC6_TEST3_REG RESET_VALUE 0x00000000
	TEST3 BIT[31:0]

ADC0_CONFIG_REG ADDRESS 0x02A0 RW
ADC0_CONFIG_REG RESET_VALUE 0x00000000
	CONFIG BIT[31:0]

ADC1_CONFIG_REG ADDRESS 0x02A8 RW
ADC1_CONFIG_REG RESET_VALUE 0x00000000
	CONFIG BIT[31:0]

ADC2_CONFIG_REG ADDRESS 0x02B0 RW
ADC2_CONFIG_REG RESET_VALUE 0x00000000
	CONFIG BIT[31:0]

ADC3_CONFIG_REG ADDRESS 0x02B8 RW
ADC3_CONFIG_REG RESET_VALUE 0x00000000
	CONFIG BIT[31:0]

ADC4_CONFIG_REG ADDRESS 0x02C0 RW
ADC4_CONFIG_REG RESET_VALUE 0x00000000
	CONFIG BIT[31:0]

ADC5_CONFIG_REG ADDRESS 0x02C8 RW
ADC5_CONFIG_REG RESET_VALUE 0x00000000
	CONFIG BIT[31:0]

ADC6_CONFIG_REG ADDRESS 0x02D0 RW
ADC6_CONFIG_REG RESET_VALUE 0x00000000
	CONFIG BIT[31:0]

ADC0_CONFIG2_REG ADDRESS 0x02D8 RW
ADC0_CONFIG2_REG RESET_VALUE 0x00000000
	CONFIG2 BIT[31:0]

ADC1_CONFIG2_REG ADDRESS 0x02E0 RW
ADC1_CONFIG2_REG RESET_VALUE 0x00000000
	CONFIG2 BIT[31:0]

ADC2_CONFIG2_REG ADDRESS 0x02E8 RW
ADC2_CONFIG2_REG RESET_VALUE 0x00000000
	CONFIG2 BIT[31:0]

ADC3_CONFIG2_REG ADDRESS 0x02F0 RW
ADC3_CONFIG2_REG RESET_VALUE 0x00000000
	CONFIG2 BIT[31:0]

ADC4_CONFIG2_REG ADDRESS 0x02F8 RW
ADC4_CONFIG2_REG RESET_VALUE 0x00000000
	CONFIG2 BIT[31:0]

ADC5_CONFIG2_REG ADDRESS 0x0300 RW
ADC5_CONFIG2_REG RESET_VALUE 0x00000000
	CONFIG2 BIT[31:0]

ADC6_CONFIG2_REG ADDRESS 0x0308 RW
ADC6_CONFIG2_REG RESET_VALUE 0x00000000
	CONFIG2 BIT[31:0]

ADC0_CONTROL_REG ADDRESS 0x0310 RW
ADC0_CONTROL_REG RESET_VALUE 0x00000000
	OUT_CLK_EN BIT[1]
	SLEEP_N BIT[0]

ADC1_CONTROL_REG ADDRESS 0x0318 RW
ADC1_CONTROL_REG RESET_VALUE 0x00000000
	OUT_CLK_EN BIT[1]
	SLEEP_N BIT[0]

ADC2_CONTROL_REG ADDRESS 0x0320 RW
ADC2_CONTROL_REG RESET_VALUE 0x00000000
	OUT_CLK_EN BIT[1]
	SLEEP_N BIT[0]

ADC3_CONTROL_REG ADDRESS 0x0328 RW
ADC3_CONTROL_REG RESET_VALUE 0x00000000
	OUT_CLK_EN BIT[1]
	SLEEP_N BIT[0]

ADC4_CONTROL_REG ADDRESS 0x0330 RW
ADC4_CONTROL_REG RESET_VALUE 0x00000000
	OUT_CLK_EN BIT[1]
	SLEEP_N BIT[0]

ADC5_CONTROL_REG ADDRESS 0x0338 RW
ADC5_CONTROL_REG RESET_VALUE 0x00000000
	OUT_CLK_EN BIT[1]
	SLEEP_N BIT[0]

ADC6_CONTROL_REG ADDRESS 0x0340 RW
ADC6_CONTROL_REG RESET_VALUE 0x00000000
	OUT_CLK_EN BIT[1]
	SLEEP_N BIT[0]

ADC0_CONFIG3_REG ADDRESS 0x0348 RW
ADC0_CONFIG3_REG RESET_VALUE 0x00000000
	CONFIG BIT[7:0]

ADC1_CONFIG3_REG ADDRESS 0x0350 RW
ADC1_CONFIG3_REG RESET_VALUE 0x00000000
	CONFIG BIT[7:0]

ADC2_CONFIG3_REG ADDRESS 0x0358 RW
ADC2_CONFIG3_REG RESET_VALUE 0x00000000
	CONFIG BIT[7:0]

ADC3_CONFIG3_REG ADDRESS 0x0360 RW
ADC3_CONFIG3_REG RESET_VALUE 0x00000000
	CONFIG BIT[7:0]

ADC4_CONFIG3_REG ADDRESS 0x0368 RW
ADC4_CONFIG3_REG RESET_VALUE 0x00000000
	CONFIG BIT[7:0]

ADC5_CONFIG3_REG ADDRESS 0x0370 RW
ADC5_CONFIG3_REG RESET_VALUE 0x00000000
	CONFIG BIT[7:0]

ADC6_CONFIG3_REG ADDRESS 0x0378 RW
ADC6_CONFIG3_REG RESET_VALUE 0x00000000
	CONFIG BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_TOP_CFG (level 4)
----------------------------------------------------------------------------------------
rxfe_top_cfg MODULE OFFSET=MODEM_TOP+0x01708000 MAX=MODEM_TOP+0x0170FFFF APRE= APOST= SPRE= SPOST= BPRE= BPOST= ABPRE= ABPOST= FPRE= FPOST=

RXFE_ENABLE ADDRESS 0x0000 RW
RXFE_ENABLE RESET_VALUE 0x00000000
	TEMP BIT[1]
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_TOP_STATUS ADDRESS 0x0054 R
RXFE_TOP_STATUS RESET_VALUE 0x00000000
	NB10_ACTIVE BIT[19]
	NB9_ACTIVE BIT[18]
	NB8_ACTIVE BIT[17]
	NB7_ACTIVE BIT[16]
	NB6_ACTIVE BIT[15]
	NB5_ACTIVE BIT[14]
	NB4_ACTIVE BIT[13]
	NB3_ACTIVE BIT[12]
	NB2_ACTIVE BIT[11]
	NB1_ACTIVE BIT[10]
	NB0_ACTIVE BIT[9]
		INACTIVE VALUE 0x0
		ACTIVE VALUE 0x1
	WB6_ACTIVE BIT[8]
	WB5_ACTIVE BIT[7]
	WB4_ACTIVE BIT[6]
	WB3_ACTIVE BIT[5]
	WB2_ACTIVE BIT[4]
	WB1_ACTIVE BIT[3]
	WB0_ACTIVE BIT[2]
		INACTIVE VALUE 0x0
		ACTIVE VALUE 0x1
	RXFE_MP_CLK_ON BIT[1]
	RXFE_CORE_CLK_ON BIT[0]

RXFE_RFIF_UPDATE_CMD ADDRESS 0x0058 C
RXFE_RFIF_UPDATE_CMD RESET_VALUE 0x00000000
	RFIF_3_UPDATED BIT[3]
	RFIF_2_UPDATED BIT[2]
	RFIF_1_UPDATED BIT[1]
	RFIF_0_UPDATED BIT[0]

RXFE_CMNNOTCH_FILT0_CFG0 ADDRESS 0x005C RW
RXFE_CMNNOTCH_FILT0_CFG0 RESET_VALUE 0x00000000
	LEFT_SHIFT BIT[21:18]
	PHASE_INCR_REAL BIT[17:0]

RXFE_CMNNOTCH_FILT0_CFG1 ADDRESS 0x0060 RW
RXFE_CMNNOTCH_FILT0_CFG1 RESET_VALUE 0x00000000
	PHASE_INCR_IMAG BIT[17:0]

RXFE_CMNNOTCH_FILT1_CFG0 ADDRESS 0x0064 RW
RXFE_CMNNOTCH_FILT1_CFG0 RESET_VALUE 0x00000000
	LEFT_SHIFT BIT[21:18]
	PHASE_INCR_REAL BIT[17:0]

RXFE_CMNNOTCH_FILT1_CFG1 ADDRESS 0x0068 RW
RXFE_CMNNOTCH_FILT1_CFG1 RESET_VALUE 0x00000000
	PHASE_INCR_IMAG BIT[17:0]

RXFE_CMNNOTCH_FILT2_CFG0 ADDRESS 0x006C RW
RXFE_CMNNOTCH_FILT2_CFG0 RESET_VALUE 0x00000000
	LEFT_SHIFT BIT[21:18]
	PHASE_INCR_REAL BIT[17:0]

RXFE_CMNNOTCH_FILT2_CFG1 ADDRESS 0x0070 RW
RXFE_CMNNOTCH_FILT2_CFG1 RESET_VALUE 0x00000000
	PHASE_INCR_IMAG BIT[17:0]

RXFE_CMNNOTCH_FILT3_CFG0 ADDRESS 0x0074 RW
RXFE_CMNNOTCH_FILT3_CFG0 RESET_VALUE 0x00000000
	LEFT_SHIFT BIT[21:18]
	PHASE_INCR_REAL BIT[17:0]

RXFE_CMNNOTCH_FILT3_CFG1 ADDRESS 0x0078 RW
RXFE_CMNNOTCH_FILT3_CFG1 RESET_VALUE 0x00000000
	PHASE_INCR_IMAG BIT[17:0]

RXFE_CMNNOTCH_FILT01_CFG ADDRESS 0x007C RW
RXFE_CMNNOTCH_FILT01_CFG RESET_VALUE 0x00000000
	FILT01_ENABLE BIT[4:3]
		F0_F1_DISABLED VALUE 0x0
		ONLY_F0_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F0_F1_ENABLED VALUE 0x3
	FILT01_WB_SEL BIT[2:0]
		SEL_NONE VALUE 0x0
		SEL_WB0 VALUE 0x1
		SEL_WB1 VALUE 0x2
		SEL_WB2 VALUE 0x3
		SEL_WB3 VALUE 0x4
		SEL_WB4 VALUE 0x5
		SEL_WB5 VALUE 0x6
		SEL_WB6 VALUE 0x7

RXFE_CMNNOTCH_FILT23_CFG ADDRESS 0x0080 RW
RXFE_CMNNOTCH_FILT23_CFG RESET_VALUE 0x00000000
	FILT23_ENABLE BIT[4:3]
		F2_F3_DISABLED VALUE 0x0
		ONLY_F2_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F2_F3_ENABLED VALUE 0x3
	FILT23_WB_SEL BIT[2:0]
		SEL_NONE VALUE 0x0
		SEL_WB0 VALUE 0x1
		SEL_WB1 VALUE 0x2
		SEL_WB2 VALUE 0x3
		SEL_WB3 VALUE 0x4
		SEL_WB4 VALUE 0x5
		SEL_WB5 VALUE 0x6
		SEL_WB6 VALUE 0x7

RXFE_ACI_FILT0_CFG ADDRESS 0x0084 RW
RXFE_ACI_FILT0_CFG RESET_VALUE 0x00000000
	NB_SEL BIT[4:1]
		SEL_NB0 VALUE 0x0
		SEL_NB1 VALUE 0x1
		SEL_NB2 VALUE 0x2
		SEL_NB3 VALUE 0x3
		SEL_NB4 VALUE 0x4
		SEL_NB5 VALUE 0x5
		SEL_NB6 VALUE 0x6
		SEL_NB7 VALUE 0x7
		SEL_NB8 VALUE 0x8
		SEL_NB9 VALUE 0x9
		SEL_NB10 VALUE 0xA
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_ACI_FILT1_CFG ADDRESS 0x0088 RW
RXFE_ACI_FILT1_CFG RESET_VALUE 0x00000000
	NB_SEL BIT[4:1]
		SEL_NB0 VALUE 0x0
		SEL_NB1 VALUE 0x1
		SEL_NB2 VALUE 0x2
		SEL_NB3 VALUE 0x3
		SEL_NB4 VALUE 0x4
		SEL_NB5 VALUE 0x5
		SEL_NB6 VALUE 0x6
		SEL_NB7 VALUE 0x7
		SEL_NB8 VALUE 0x8
		SEL_NB9 VALUE 0x9
		SEL_NB10 VALUE 0xA
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_DBG_ENABLES ADDRESS 0x008C RW
RXFE_DBG_ENABLES RESET_VALUE 0x00000000
	NB1_DBG_ENABLE BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	NB0_DBG_ENABLE BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WB6_DBG_ENABLE BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WB5_DBG_ENABLE BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WB4_DBG_ENABLE BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WB3_DBG_ENABLE BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WB2_DBG_ENABLE BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WB1_DBG_ENABLE BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	WB0_DBG_ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_DBG_PROBE_CTL ADDRESS 0x0090 RW
RXFE_DBG_PROBE_CTL RESET_VALUE 0x00000000
	NB1_DBG_POINT_SEL BIT[6:5]
		NB_DBG0 VALUE 0x0
		NB_DBG1 VALUE 0x1
		NB_DBG2 VALUE 0x2
		NB_DBG3 VALUE 0x3
	NB0_DBG_POINT_SEL BIT[4:3]
		NB_DBG0 VALUE 0x0
		NB_DBG1 VALUE 0x1
		NB_DBG2 VALUE 0x2
		NB_DBG3 VALUE 0x3
	WB0_DBG_POINT_SEL BIT[2:0]
		WB_DBG0 VALUE 0x0
		WB_DBG1 VALUE 0x1
		WB_DBG2 VALUE 0x2
		WB_DBG3 VALUE 0x3
		WB_DBG4 VALUE 0x4
		WB_DBG5 VALUE 0x5
		WB_DBG6 VALUE 0x6

RXFE_DBG_CMD ADDRESS 0x0094 C
RXFE_DBG_CMD RESET_VALUE 0x00000000
	STOP_IMM_TRIG_WTR10 BIT[21]
	STOP_IMM_TRIG_WTR9 BIT[20]
	STOP_IMM_TRIG_WTR8 BIT[19]
	STOP_IMM_TRIG_WTR7 BIT[18]
	STOP_IMM_TRIG_WTR6 BIT[17]
	STOP_IMM_TRIG_WTR5 BIT[16]
	STOP_IMM_TRIG_WTR4 BIT[15]
	STOP_IMM_TRIG_WTR3 BIT[14]
	STOP_IMM_TRIG_WTR2 BIT[13]
	STOP_IMM_TRIG_WTR1 BIT[12]
	STOP_IMM_TRIG_WTR0 BIT[11]
	START_IMM_TRIG_WTR10 BIT[10]
	START_IMM_TRIG_WTR9 BIT[9]
	START_IMM_TRIG_WTR8 BIT[8]
	START_IMM_TRIG_WTR7 BIT[7]
	START_IMM_TRIG_WTR6 BIT[6]
	START_IMM_TRIG_WTR5 BIT[5]
	START_IMM_TRIG_WTR4 BIT[4]
	START_IMM_TRIG_WTR3 BIT[3]
	START_IMM_TRIG_WTR2 BIT[2]
	START_IMM_TRIG_WTR1 BIT[1]
	START_IMM_TRIG_WTR0 BIT[0]

RXFE_PBS_CFG ADDRESS 0x0098 RW
RXFE_PBS_CFG RESET_VALUE 0x00000080
	PBS_WIDE_WORD_EN BIT[9]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PBS_FULL_MARK BIT[8:4]
	PBS_SAMPX_SEL BIT[3:1]
		VSRC_RATE VALUE 0x0
		VSRC_DIV_2_RATE VALUE 0x1
		VSRC_DIV_4_RATE VALUE 0x2
		VSRC_DIV_8_RATE VALUE 0x3
		VSRC_DIV_16_RATE VALUE 0x4
	PBS_EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_TOP_RESERVED0 ADDRESS 0x009C RW
RXFE_TOP_RESERVED0 RESET_VALUE 0x00000000
	FIELD_BITS_31_0 BIT[31:0]

RXFE_TOP_RESERVED1 ADDRESS 0x00A0 RW
RXFE_TOP_RESERVED1 RESET_VALUE 0x00000000
	FIELD_BITS_31_0 BIT[31:0]

RXFE_TOP_SPARE_REG ADDRESS 0x00A4 RW
RXFE_TOP_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[31:0]

RXFE_ADCa_LOGIC_CFG(a):(0)-(6) ARRAY 0x000000A8+0x4*a
RXFE_ADC0_LOGIC_CFG ADDRESS 0x00A8 RW
RXFE_ADC0_LOGIC_CFG RESET_VALUE 0x00000000
	PACK4_EN BIT[0]
		PACK4_DISABLED VALUE 0x0
		PACK4_ENABLED VALUE 0x1

RXFE_WBw_ADCMUX_CFG(w):(0)-(6) ARRAY 0x000000C8+0x4*w
RXFE_WB0_ADCMUX_CFG ADDRESS 0x00C8 RW
RXFE_WB0_ADCMUX_CFG RESET_VALUE 0x00000000
	ADC_SEL BIT[2:0]
		ADC0 VALUE 0x0
		ADC1 VALUE 0x1
		ADC2 VALUE 0x2
		ADC3 VALUE 0x3
		ADC4 VALUE 0x4
		ADC5 VALUE 0x5
		ADC6 VALUE 0x6

RXFE_NBn_WBMUX_CFG(n):(0)-(10) ARRAY 0x000000E4+0x4*n
RXFE_NB0_WBMUX_CFG ADDRESS 0x00E4 RW
RXFE_NB0_WBMUX_CFG RESET_VALUE 0x00000000
	WB_SEL BIT[2:0]
		WB0 VALUE 0x0
		WB1 VALUE 0x1
		WB2 VALUE 0x2
		WB3 VALUE 0x3
		WB4 VALUE 0x4
		WB5 VALUE 0x5
		WB6 VALUE 0x6

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_WB_WB0 (level 4)
----------------------------------------------------------------------------------------
rxfe_wb_wb0 MODULE OFFSET=MODEM_TOP+0x01710000 MAX=MODEM_TOP+0x01717FFF APRE= APOST=_WB0 SPRE= SPOST=_WB0 BPRE= BPOST=_WB0 ABPRE= ABPOST=_WB0 FPRE= FPOST=_WB0

RXFE_WB_TOP_CTL ADDRESS 0x0000 RW
RXFE_WB_TOP_CTL RESET_VALUE 0x00000000
	REGULATOR_BYPASS BIT[7]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	CAPT_ON_TRIG BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	LOAD_ON_TRIG BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	STSP_ON_TRIG BIT[4:3]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	TRIG_SRC_SEL BIT[2]
		SEL_SWI VALUE 0x0
		SEL_STMR VALUE 0x1
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_TOP_CMD ADDRESS 0x0004 C
RXFE_WB_TOP_CMD RESET_VALUE 0x00000000
	WB_STOPGATE_IMM_TRIG BIT[2]
	WB_STOPGATE_ARM BIT[1]
	SWI_STMR_TRIG BIT[0]

RXFE_WB_TOP_STATUS ADDRESS 0x0008 R
RXFE_WB_TOP_STATUS RESET_VALUE 0x00000000
	WB_GATE_OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	WB_STOPGATE_TRIGGERED BIT[1]
	WB_STOPGATE_ARMED BIT[0]

RXFE_WB_STOPGATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_WB_STOPGATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_WB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	IQMC_UPDT_ARMED BIT[26]
	IQMC_UPDT_TRIGGERED BIT[25]
	IQMC_UPDATED BIT[24]
	WBDC_UPDT_ARMED BIT[14]
	WBDC_UPDT_TRIGGERED BIT[13]
	WBDC_UPDATED BIT[12]
	WBDC_START_ARMED BIT[11]
	WBDC_START_TRIGGERED BIT[10]
	WBDC_STARTED BIT[9]
	WBDC_STOP_ARMED BIT[8]
	WBDC_STOP_TRIGGERED BIT[7]
	WBDC_STOPPED BIT[6]
	WBPWR_START_ARMED BIT[5]
	WBPWR_START_TRIGGERED BIT[4]
	WBPWR_STARTED BIT[3]
	WBPWR_STOP_ARMED BIT[2]
	WBPWR_STOP_TRIGGERED BIT[1]
	WBPWR_STOPPED BIT[0]

RXFE_WB_MISC_CFG ADDRESS 0x0014 RW
RXFE_WB_MISC_CFG RESET_VALUE 0x00000000
	VSHIFT_VAL BIT[6:5]
		NO_SHIFT VALUE 0x0
		LEFT_1 VALUE 0x1
		RIGHT_2 VALUE 0x2
		RIGHT_1 VALUE 0x3
	GDA4_EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA3_EN BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA2_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA1_EN BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EC_ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CFG ADDRESS 0x0018 RW
RXFE_WB_WBPWR_CFG RESET_VALUE 0x00000000
	DEC_FACTOR BIT[4:2]
		DEC_BY_1 VALUE 0x0
		DEC_BY_2 VALUE 0x1
		DEC_BY_4 VALUE 0x2
		DEC_BY_8 VALUE 0x3
		DEC_BY_16 VALUE 0x4
	START_ALWAYS_ARMED BIT[1]
		NOT_ALWAYS_ARMED VALUE 0x0
		ALWAYS_ARMED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CMD ADDRESS 0x001C C
RXFE_WB_WBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBPWR_START_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_WB_WBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_START_MASK ADDRESS 0x0024 RW
RXFE_WB_WBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_WB_WBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0028 RW
RXFE_WB_WBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_FINAL_ACC ADDRESS 0x002C R
RXFE_WB_WBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_WB_WBPWR_CURR_ACC ADDRESS 0x0030 R
RXFE_WB_WBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_WB_WBPWR_MAX_ACC ADDRESS 0x0034 R
RXFE_WB_WBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_WB_WBDC_CFG ADDRESS 0x0038 RW
RXFE_WB_WBDC_CFG RESET_VALUE 0x00000000
	LSHIFT_UPDATE_DELAY BIT[25:14]
	LSHIFT_RFIFUPD_MODE_EN BIT[13]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EST2_LEFT_SHIFT BIT[12:9]
	EST1_LEFT_SHIFT BIT[8:5]
	EST1_BYPASS BIT[4]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	OVRD_ENABLE BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ACC_UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DC_CAN_BYPASS BIT[1]
		NO_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBDC_CMD ADDRESS 0x003C C
RXFE_WB_WBDC_CMD RESET_VALUE 0x00000000
	LSHIFT_UPDT_CMD BIT[7]
	ACC_CLR BIT[6]
	ACC_UPDT_IMM_TRIG BIT[5]
	ACC_UPDT_ARM BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBDC_START_ACTION_SAMPLE ADDRESS 0x0040 RW
RXFE_WB_WBDC_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_STOP_ACTION_SAMPLE ADDRESS 0x0044 RW
RXFE_WB_WBDC_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE ADDRESS 0x0048 RW
RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_DELAY ADDRESS 0x004C RW
RXFE_WB_WBDC_UPDATE_DELAY RESET_VALUE 0x00000000
	DELAY_VALUE BIT[9:0]

RXFE_WB_WBDC_OVRD_I ADDRESS 0x0050 RW
RXFE_WB_WBDC_OVRD_I RESET_VALUE 0x00000000
	OVRD_I BIT[17:0]

RXFE_WB_WBDC_OVRD_Q ADDRESS 0x0054 RW
RXFE_WB_WBDC_OVRD_Q RESET_VALUE 0x00000000
	OVRD_Q BIT[17:0]

RXFE_WB_WBDC_EST1_CURR_I ADDRESS 0x0058 R
RXFE_WB_WBDC_EST1_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST1_CURR_Q ADDRESS 0x005C R
RXFE_WB_WBDC_EST1_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_I ADDRESS 0x0060 R
RXFE_WB_WBDC_EST1_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_Q ADDRESS 0x0064 R
RXFE_WB_WBDC_EST1_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_I ADDRESS 0x0068 RW
RXFE_WB_WBDC_EST1_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_Q ADDRESS 0x006C RW
RXFE_WB_WBDC_EST1_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_I ADDRESS 0x0070 R
RXFE_WB_WBDC_EST2_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_Q ADDRESS 0x0074 R
RXFE_WB_WBDC_EST2_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_I ADDRESS 0x0078 R
RXFE_WB_WBDC_EST2_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_Q ADDRESS 0x007C R
RXFE_WB_WBDC_EST2_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_I ADDRESS 0x0080 RW
RXFE_WB_WBDC_EST2_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_Q ADDRESS 0x0084 RW
RXFE_WB_WBDC_EST2_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_VSRC_CFG ADDRESS 0x0088 RW
RXFE_WB_VSRC_CFG RESET_VALUE 0x00000000
	SINC3_EN BIT[21]
		SINC2_ENABLED VALUE 0x0
		SINC3_ENABLED VALUE 0x1
	T1BYT2 BIT[20:14]
	TIMING_OFFSET BIT[13:0]

RXFE_WB_VSRC_T2BYT1M1 ADDRESS 0x008C RW
RXFE_WB_VSRC_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_CMD ADDRESS 0x0090 C
RXFE_WB_VSRC_CMD RESET_VALUE 0x00000000
	IMM_SNAPSHOT BIT[4]
	SCTR_LOAD BIT[3]
	APPLY_TIMING_OFFSET BIT[2]
	VSRC_UPDT_IMM_TRIG BIT[1]
	VSRC_UPDT_ARM BIT[0]

RXFE_WB_VSRC_STATUS ADDRESS 0x0094 R
RXFE_WB_VSRC_STATUS RESET_VALUE 0x00000000
	VSRC_UPDATED BIT[2]
	VSRC_UPDT_TRIGGERED BIT[1]
	VSRC_UPDT_ARMED BIT[0]

RXFE_WB_VSRC_UPDT_ACTION_SAMPLE ADDRESS 0x0098 RW
RXFE_WB_VSRC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_VSRC_CURR_T1BYT2 ADDRESS 0x009C R
RXFE_WB_VSRC_CURR_T1BYT2 RESET_VALUE 0x00000000
	T1BYT2 BIT[6:0]

RXFE_WB_VSRC_CURR_T2BYT1M1 ADDRESS 0x00A0 R
RXFE_WB_VSRC_CURR_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_SCTR_LOAD_VALUE ADDRESS 0x00A4 RW
RXFE_WB_VSRC_SCTR_LOAD_VALUE RESET_VALUE 0x00000000
	SCTR BIT[31:0]

RXFE_WB_VSRC_SCTR_WA ADDRESS 0x00A8 RW
RXFE_WB_VSRC_SCTR_WA RESET_VALUE 0x00000000
	WA_COUNT BIT[31:0]

RXFE_WB_VSRC_SCTR_SNAPSHOT ADDRESS 0x00AC R
RXFE_WB_VSRC_SCTR_SNAPSHOT RESET_VALUE 0x00000000
	SCTR_SNAPSHOT BIT[31:0]

RXFE_WB_VSRC_ACC_SNAPSHOT ADDRESS 0x00B0 R
RXFE_WB_VSRC_ACC_SNAPSHOT RESET_VALUE 0x00000000
	ACC_SNAPSHOT BIT[31:0]

RXFE_WB_DEC_FILT_CFG ADDRESS 0x00B4 RW
RXFE_WB_DEC_FILT_CFG RESET_VALUE 0x00000000
	DEC3_MODE BIT[7:6]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR2_HB VALUE 0x3
	DEC2_MODE BIT[5:4]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_FIR4 VALUE 0x3
	DEC1_MODE BIT[3:2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_RSRV VALUE 0x3
	DEC0_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_RSRV_2 VALUE 0x2
		MODE_RSRV_3 VALUE 0x3

RXFE_WB_IQMC_CFG0 ADDRESS 0x00B8 RW
RXFE_WB_IQMC_CFG0 RESET_VALUE 0x00000000
	BYPASS BIT[11]
		NOT_BYPASED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_WB_IQMC_CFG1 ADDRESS 0x00BC RW
RXFE_WB_IQMC_CFG1 RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_CURR_VALS ADDRESS 0x00C0 R
RXFE_WB_IQMC_CURR_VALS RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_UPDT_CMD ADDRESS 0x00C4 C
RXFE_WB_IQMC_UPDT_CMD RESET_VALUE 0x00000000
	UPDATE_IMM_TRIG BIT[1]
	UPDATE_ARM BIT[0]

RXFE_WB_IQMC_UPDT_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_WB_IQMC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_NOTCH_FILTn_CFG0(n):(0)-(3) ARRAY 0x000000CC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG0 ADDRESS 0x00CC RW
RXFE_WB_NOTCH_FILT0_CFG0 RESET_VALUE 0x00000000
	LEFT_SHIFT BIT[21:18]
	PHASE_INCR_REAL BIT[17:0]

RXFE_WB_NOTCH_FILTn_CFG1(n):(0)-(3) ARRAY 0x000000DC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG1 ADDRESS 0x00DC RW
RXFE_WB_NOTCH_FILT0_CFG1 RESET_VALUE 0x00000000
	PHASE_INCR_IMAG BIT[17:0]

RXFE_WB_NOTCH_FILT01_CFG ADDRESS 0x00F0 RW
RXFE_WB_NOTCH_FILT01_CFG RESET_VALUE 0x00000000
	FILT01_ENABLE BIT[1:0]
		F0_F1_DISABLED VALUE 0x0
		ONLY_F0_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F0_F1_ENABLED VALUE 0x3

RXFE_WB_NOTCH_FILT23_CFG ADDRESS 0x00F4 RW
RXFE_WB_NOTCH_FILT23_CFG RESET_VALUE 0x00000000
	FILT23_ENABLE BIT[1:0]
		F2_F3_DISABLED VALUE 0x0
		ONLY_F2_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F2_F3_ENABLED VALUE 0x3

RXFE_WB_SPARE_REG ADDRESS 0x00F8 RW
RXFE_WB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_15_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_WB_WB1 (level 4)
----------------------------------------------------------------------------------------
rxfe_wb_wb1 MODULE OFFSET=MODEM_TOP+0x01718000 MAX=MODEM_TOP+0x0171FFFF APRE= APOST=_WB1 SPRE= SPOST=_WB1 BPRE= BPOST=_WB1 ABPRE= ABPOST=_WB1 FPRE= FPOST=_WB1

RXFE_WB_TOP_CTL ADDRESS 0x0000 RW
RXFE_WB_TOP_CTL RESET_VALUE 0x00000000
	REGULATOR_BYPASS BIT[7]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	CAPT_ON_TRIG BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	LOAD_ON_TRIG BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	STSP_ON_TRIG BIT[4:3]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	TRIG_SRC_SEL BIT[2]
		SEL_SWI VALUE 0x0
		SEL_STMR VALUE 0x1
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_TOP_CMD ADDRESS 0x0004 C
RXFE_WB_TOP_CMD RESET_VALUE 0x00000000
	WB_STOPGATE_IMM_TRIG BIT[2]
	WB_STOPGATE_ARM BIT[1]
	SWI_STMR_TRIG BIT[0]

RXFE_WB_TOP_STATUS ADDRESS 0x0008 R
RXFE_WB_TOP_STATUS RESET_VALUE 0x00000000
	WB_GATE_OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	WB_STOPGATE_TRIGGERED BIT[1]
	WB_STOPGATE_ARMED BIT[0]

RXFE_WB_STOPGATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_WB_STOPGATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_WB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	IQMC_UPDT_ARMED BIT[26]
	IQMC_UPDT_TRIGGERED BIT[25]
	IQMC_UPDATED BIT[24]
	WBDC_UPDT_ARMED BIT[14]
	WBDC_UPDT_TRIGGERED BIT[13]
	WBDC_UPDATED BIT[12]
	WBDC_START_ARMED BIT[11]
	WBDC_START_TRIGGERED BIT[10]
	WBDC_STARTED BIT[9]
	WBDC_STOP_ARMED BIT[8]
	WBDC_STOP_TRIGGERED BIT[7]
	WBDC_STOPPED BIT[6]
	WBPWR_START_ARMED BIT[5]
	WBPWR_START_TRIGGERED BIT[4]
	WBPWR_STARTED BIT[3]
	WBPWR_STOP_ARMED BIT[2]
	WBPWR_STOP_TRIGGERED BIT[1]
	WBPWR_STOPPED BIT[0]

RXFE_WB_MISC_CFG ADDRESS 0x0014 RW
RXFE_WB_MISC_CFG RESET_VALUE 0x00000000
	VSHIFT_VAL BIT[6:5]
		NO_SHIFT VALUE 0x0
		LEFT_1 VALUE 0x1
		RIGHT_2 VALUE 0x2
		RIGHT_1 VALUE 0x3
	GDA4_EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA3_EN BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA2_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA1_EN BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EC_ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CFG ADDRESS 0x0018 RW
RXFE_WB_WBPWR_CFG RESET_VALUE 0x00000000
	DEC_FACTOR BIT[4:2]
		DEC_BY_1 VALUE 0x0
		DEC_BY_2 VALUE 0x1
		DEC_BY_4 VALUE 0x2
		DEC_BY_8 VALUE 0x3
		DEC_BY_16 VALUE 0x4
	START_ALWAYS_ARMED BIT[1]
		NOT_ALWAYS_ARMED VALUE 0x0
		ALWAYS_ARMED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CMD ADDRESS 0x001C C
RXFE_WB_WBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBPWR_START_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_WB_WBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_START_MASK ADDRESS 0x0024 RW
RXFE_WB_WBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_WB_WBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0028 RW
RXFE_WB_WBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_FINAL_ACC ADDRESS 0x002C R
RXFE_WB_WBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_WB_WBPWR_CURR_ACC ADDRESS 0x0030 R
RXFE_WB_WBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_WB_WBPWR_MAX_ACC ADDRESS 0x0034 R
RXFE_WB_WBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_WB_WBDC_CFG ADDRESS 0x0038 RW
RXFE_WB_WBDC_CFG RESET_VALUE 0x00000000
	LSHIFT_UPDATE_DELAY BIT[25:14]
	LSHIFT_RFIFUPD_MODE_EN BIT[13]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EST2_LEFT_SHIFT BIT[12:9]
	EST1_LEFT_SHIFT BIT[8:5]
	EST1_BYPASS BIT[4]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	OVRD_ENABLE BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ACC_UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DC_CAN_BYPASS BIT[1]
		NO_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBDC_CMD ADDRESS 0x003C C
RXFE_WB_WBDC_CMD RESET_VALUE 0x00000000
	LSHIFT_UPDT_CMD BIT[7]
	ACC_CLR BIT[6]
	ACC_UPDT_IMM_TRIG BIT[5]
	ACC_UPDT_ARM BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBDC_START_ACTION_SAMPLE ADDRESS 0x0040 RW
RXFE_WB_WBDC_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_STOP_ACTION_SAMPLE ADDRESS 0x0044 RW
RXFE_WB_WBDC_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE ADDRESS 0x0048 RW
RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_DELAY ADDRESS 0x004C RW
RXFE_WB_WBDC_UPDATE_DELAY RESET_VALUE 0x00000000
	DELAY_VALUE BIT[9:0]

RXFE_WB_WBDC_OVRD_I ADDRESS 0x0050 RW
RXFE_WB_WBDC_OVRD_I RESET_VALUE 0x00000000
	OVRD_I BIT[17:0]

RXFE_WB_WBDC_OVRD_Q ADDRESS 0x0054 RW
RXFE_WB_WBDC_OVRD_Q RESET_VALUE 0x00000000
	OVRD_Q BIT[17:0]

RXFE_WB_WBDC_EST1_CURR_I ADDRESS 0x0058 R
RXFE_WB_WBDC_EST1_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST1_CURR_Q ADDRESS 0x005C R
RXFE_WB_WBDC_EST1_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_I ADDRESS 0x0060 R
RXFE_WB_WBDC_EST1_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_Q ADDRESS 0x0064 R
RXFE_WB_WBDC_EST1_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_I ADDRESS 0x0068 RW
RXFE_WB_WBDC_EST1_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_Q ADDRESS 0x006C RW
RXFE_WB_WBDC_EST1_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_I ADDRESS 0x0070 R
RXFE_WB_WBDC_EST2_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_Q ADDRESS 0x0074 R
RXFE_WB_WBDC_EST2_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_I ADDRESS 0x0078 R
RXFE_WB_WBDC_EST2_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_Q ADDRESS 0x007C R
RXFE_WB_WBDC_EST2_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_I ADDRESS 0x0080 RW
RXFE_WB_WBDC_EST2_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_Q ADDRESS 0x0084 RW
RXFE_WB_WBDC_EST2_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_VSRC_CFG ADDRESS 0x0088 RW
RXFE_WB_VSRC_CFG RESET_VALUE 0x00000000
	SINC3_EN BIT[21]
		SINC2_ENABLED VALUE 0x0
		SINC3_ENABLED VALUE 0x1
	T1BYT2 BIT[20:14]
	TIMING_OFFSET BIT[13:0]

RXFE_WB_VSRC_T2BYT1M1 ADDRESS 0x008C RW
RXFE_WB_VSRC_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_CMD ADDRESS 0x0090 C
RXFE_WB_VSRC_CMD RESET_VALUE 0x00000000
	IMM_SNAPSHOT BIT[4]
	SCTR_LOAD BIT[3]
	APPLY_TIMING_OFFSET BIT[2]
	VSRC_UPDT_IMM_TRIG BIT[1]
	VSRC_UPDT_ARM BIT[0]

RXFE_WB_VSRC_STATUS ADDRESS 0x0094 R
RXFE_WB_VSRC_STATUS RESET_VALUE 0x00000000
	VSRC_UPDATED BIT[2]
	VSRC_UPDT_TRIGGERED BIT[1]
	VSRC_UPDT_ARMED BIT[0]

RXFE_WB_VSRC_UPDT_ACTION_SAMPLE ADDRESS 0x0098 RW
RXFE_WB_VSRC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_VSRC_CURR_T1BYT2 ADDRESS 0x009C R
RXFE_WB_VSRC_CURR_T1BYT2 RESET_VALUE 0x00000000
	T1BYT2 BIT[6:0]

RXFE_WB_VSRC_CURR_T2BYT1M1 ADDRESS 0x00A0 R
RXFE_WB_VSRC_CURR_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_SCTR_LOAD_VALUE ADDRESS 0x00A4 RW
RXFE_WB_VSRC_SCTR_LOAD_VALUE RESET_VALUE 0x00000000
	SCTR BIT[31:0]

RXFE_WB_VSRC_SCTR_WA ADDRESS 0x00A8 RW
RXFE_WB_VSRC_SCTR_WA RESET_VALUE 0x00000000
	WA_COUNT BIT[31:0]

RXFE_WB_VSRC_SCTR_SNAPSHOT ADDRESS 0x00AC R
RXFE_WB_VSRC_SCTR_SNAPSHOT RESET_VALUE 0x00000000
	SCTR_SNAPSHOT BIT[31:0]

RXFE_WB_VSRC_ACC_SNAPSHOT ADDRESS 0x00B0 R
RXFE_WB_VSRC_ACC_SNAPSHOT RESET_VALUE 0x00000000
	ACC_SNAPSHOT BIT[31:0]

RXFE_WB_DEC_FILT_CFG ADDRESS 0x00B4 RW
RXFE_WB_DEC_FILT_CFG RESET_VALUE 0x00000000
	DEC3_MODE BIT[7:6]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR2_HB VALUE 0x3
	DEC2_MODE BIT[5:4]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_FIR4 VALUE 0x3
	DEC1_MODE BIT[3:2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_RSRV VALUE 0x3
	DEC0_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_RSRV_2 VALUE 0x2
		MODE_RSRV_3 VALUE 0x3

RXFE_WB_IQMC_CFG0 ADDRESS 0x00B8 RW
RXFE_WB_IQMC_CFG0 RESET_VALUE 0x00000000
	BYPASS BIT[11]
		NOT_BYPASED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_WB_IQMC_CFG1 ADDRESS 0x00BC RW
RXFE_WB_IQMC_CFG1 RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_CURR_VALS ADDRESS 0x00C0 R
RXFE_WB_IQMC_CURR_VALS RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_UPDT_CMD ADDRESS 0x00C4 C
RXFE_WB_IQMC_UPDT_CMD RESET_VALUE 0x00000000
	UPDATE_IMM_TRIG BIT[1]
	UPDATE_ARM BIT[0]

RXFE_WB_IQMC_UPDT_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_WB_IQMC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_NOTCH_FILTn_CFG0(n):(0)-(3) ARRAY 0x000000CC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG0 ADDRESS 0x00CC RW
RXFE_WB_NOTCH_FILT0_CFG0 RESET_VALUE 0x00000000
	LEFT_SHIFT BIT[21:18]
	PHASE_INCR_REAL BIT[17:0]

RXFE_WB_NOTCH_FILTn_CFG1(n):(0)-(3) ARRAY 0x000000DC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG1 ADDRESS 0x00DC RW
RXFE_WB_NOTCH_FILT0_CFG1 RESET_VALUE 0x00000000
	PHASE_INCR_IMAG BIT[17:0]

RXFE_WB_NOTCH_FILT01_CFG ADDRESS 0x00F0 RW
RXFE_WB_NOTCH_FILT01_CFG RESET_VALUE 0x00000000
	FILT01_ENABLE BIT[1:0]
		F0_F1_DISABLED VALUE 0x0
		ONLY_F0_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F0_F1_ENABLED VALUE 0x3

RXFE_WB_NOTCH_FILT23_CFG ADDRESS 0x00F4 RW
RXFE_WB_NOTCH_FILT23_CFG RESET_VALUE 0x00000000
	FILT23_ENABLE BIT[1:0]
		F2_F3_DISABLED VALUE 0x0
		ONLY_F2_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F2_F3_ENABLED VALUE 0x3

RXFE_WB_SPARE_REG ADDRESS 0x00F8 RW
RXFE_WB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_15_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_WB_WB2 (level 4)
----------------------------------------------------------------------------------------
rxfe_wb_wb2 MODULE OFFSET=MODEM_TOP+0x01720000 MAX=MODEM_TOP+0x01727FFF APRE= APOST=_WB2 SPRE= SPOST=_WB2 BPRE= BPOST=_WB2 ABPRE= ABPOST=_WB2 FPRE= FPOST=_WB2

RXFE_WB_TOP_CTL ADDRESS 0x0000 RW
RXFE_WB_TOP_CTL RESET_VALUE 0x00000000
	REGULATOR_BYPASS BIT[7]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	CAPT_ON_TRIG BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	LOAD_ON_TRIG BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	STSP_ON_TRIG BIT[4:3]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	TRIG_SRC_SEL BIT[2]
		SEL_SWI VALUE 0x0
		SEL_STMR VALUE 0x1
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_TOP_CMD ADDRESS 0x0004 C
RXFE_WB_TOP_CMD RESET_VALUE 0x00000000
	WB_STOPGATE_IMM_TRIG BIT[2]
	WB_STOPGATE_ARM BIT[1]
	SWI_STMR_TRIG BIT[0]

RXFE_WB_TOP_STATUS ADDRESS 0x0008 R
RXFE_WB_TOP_STATUS RESET_VALUE 0x00000000
	WB_GATE_OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	WB_STOPGATE_TRIGGERED BIT[1]
	WB_STOPGATE_ARMED BIT[0]

RXFE_WB_STOPGATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_WB_STOPGATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_WB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	IQMC_UPDT_ARMED BIT[26]
	IQMC_UPDT_TRIGGERED BIT[25]
	IQMC_UPDATED BIT[24]
	WBDC_UPDT_ARMED BIT[14]
	WBDC_UPDT_TRIGGERED BIT[13]
	WBDC_UPDATED BIT[12]
	WBDC_START_ARMED BIT[11]
	WBDC_START_TRIGGERED BIT[10]
	WBDC_STARTED BIT[9]
	WBDC_STOP_ARMED BIT[8]
	WBDC_STOP_TRIGGERED BIT[7]
	WBDC_STOPPED BIT[6]
	WBPWR_START_ARMED BIT[5]
	WBPWR_START_TRIGGERED BIT[4]
	WBPWR_STARTED BIT[3]
	WBPWR_STOP_ARMED BIT[2]
	WBPWR_STOP_TRIGGERED BIT[1]
	WBPWR_STOPPED BIT[0]

RXFE_WB_MISC_CFG ADDRESS 0x0014 RW
RXFE_WB_MISC_CFG RESET_VALUE 0x00000000
	VSHIFT_VAL BIT[6:5]
		NO_SHIFT VALUE 0x0
		LEFT_1 VALUE 0x1
		RIGHT_2 VALUE 0x2
		RIGHT_1 VALUE 0x3
	GDA4_EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA3_EN BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA2_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA1_EN BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EC_ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CFG ADDRESS 0x0018 RW
RXFE_WB_WBPWR_CFG RESET_VALUE 0x00000000
	DEC_FACTOR BIT[4:2]
		DEC_BY_1 VALUE 0x0
		DEC_BY_2 VALUE 0x1
		DEC_BY_4 VALUE 0x2
		DEC_BY_8 VALUE 0x3
		DEC_BY_16 VALUE 0x4
	START_ALWAYS_ARMED BIT[1]
		NOT_ALWAYS_ARMED VALUE 0x0
		ALWAYS_ARMED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CMD ADDRESS 0x001C C
RXFE_WB_WBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBPWR_START_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_WB_WBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_START_MASK ADDRESS 0x0024 RW
RXFE_WB_WBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_WB_WBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0028 RW
RXFE_WB_WBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_FINAL_ACC ADDRESS 0x002C R
RXFE_WB_WBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_WB_WBPWR_CURR_ACC ADDRESS 0x0030 R
RXFE_WB_WBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_WB_WBPWR_MAX_ACC ADDRESS 0x0034 R
RXFE_WB_WBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_WB_WBDC_CFG ADDRESS 0x0038 RW
RXFE_WB_WBDC_CFG RESET_VALUE 0x00000000
	LSHIFT_UPDATE_DELAY BIT[25:14]
	LSHIFT_RFIFUPD_MODE_EN BIT[13]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EST2_LEFT_SHIFT BIT[12:9]
	EST1_LEFT_SHIFT BIT[8:5]
	EST1_BYPASS BIT[4]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	OVRD_ENABLE BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ACC_UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DC_CAN_BYPASS BIT[1]
		NO_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBDC_CMD ADDRESS 0x003C C
RXFE_WB_WBDC_CMD RESET_VALUE 0x00000000
	LSHIFT_UPDT_CMD BIT[7]
	ACC_CLR BIT[6]
	ACC_UPDT_IMM_TRIG BIT[5]
	ACC_UPDT_ARM BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBDC_START_ACTION_SAMPLE ADDRESS 0x0040 RW
RXFE_WB_WBDC_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_STOP_ACTION_SAMPLE ADDRESS 0x0044 RW
RXFE_WB_WBDC_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE ADDRESS 0x0048 RW
RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_DELAY ADDRESS 0x004C RW
RXFE_WB_WBDC_UPDATE_DELAY RESET_VALUE 0x00000000
	DELAY_VALUE BIT[9:0]

RXFE_WB_WBDC_OVRD_I ADDRESS 0x0050 RW
RXFE_WB_WBDC_OVRD_I RESET_VALUE 0x00000000
	OVRD_I BIT[17:0]

RXFE_WB_WBDC_OVRD_Q ADDRESS 0x0054 RW
RXFE_WB_WBDC_OVRD_Q RESET_VALUE 0x00000000
	OVRD_Q BIT[17:0]

RXFE_WB_WBDC_EST1_CURR_I ADDRESS 0x0058 R
RXFE_WB_WBDC_EST1_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST1_CURR_Q ADDRESS 0x005C R
RXFE_WB_WBDC_EST1_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_I ADDRESS 0x0060 R
RXFE_WB_WBDC_EST1_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_Q ADDRESS 0x0064 R
RXFE_WB_WBDC_EST1_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_I ADDRESS 0x0068 RW
RXFE_WB_WBDC_EST1_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_Q ADDRESS 0x006C RW
RXFE_WB_WBDC_EST1_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_I ADDRESS 0x0070 R
RXFE_WB_WBDC_EST2_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_Q ADDRESS 0x0074 R
RXFE_WB_WBDC_EST2_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_I ADDRESS 0x0078 R
RXFE_WB_WBDC_EST2_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_Q ADDRESS 0x007C R
RXFE_WB_WBDC_EST2_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_I ADDRESS 0x0080 RW
RXFE_WB_WBDC_EST2_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_Q ADDRESS 0x0084 RW
RXFE_WB_WBDC_EST2_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_VSRC_CFG ADDRESS 0x0088 RW
RXFE_WB_VSRC_CFG RESET_VALUE 0x00000000
	SINC3_EN BIT[21]
		SINC2_ENABLED VALUE 0x0
		SINC3_ENABLED VALUE 0x1
	T1BYT2 BIT[20:14]
	TIMING_OFFSET BIT[13:0]

RXFE_WB_VSRC_T2BYT1M1 ADDRESS 0x008C RW
RXFE_WB_VSRC_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_CMD ADDRESS 0x0090 C
RXFE_WB_VSRC_CMD RESET_VALUE 0x00000000
	IMM_SNAPSHOT BIT[4]
	SCTR_LOAD BIT[3]
	APPLY_TIMING_OFFSET BIT[2]
	VSRC_UPDT_IMM_TRIG BIT[1]
	VSRC_UPDT_ARM BIT[0]

RXFE_WB_VSRC_STATUS ADDRESS 0x0094 R
RXFE_WB_VSRC_STATUS RESET_VALUE 0x00000000
	VSRC_UPDATED BIT[2]
	VSRC_UPDT_TRIGGERED BIT[1]
	VSRC_UPDT_ARMED BIT[0]

RXFE_WB_VSRC_UPDT_ACTION_SAMPLE ADDRESS 0x0098 RW
RXFE_WB_VSRC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_VSRC_CURR_T1BYT2 ADDRESS 0x009C R
RXFE_WB_VSRC_CURR_T1BYT2 RESET_VALUE 0x00000000
	T1BYT2 BIT[6:0]

RXFE_WB_VSRC_CURR_T2BYT1M1 ADDRESS 0x00A0 R
RXFE_WB_VSRC_CURR_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_SCTR_LOAD_VALUE ADDRESS 0x00A4 RW
RXFE_WB_VSRC_SCTR_LOAD_VALUE RESET_VALUE 0x00000000
	SCTR BIT[31:0]

RXFE_WB_VSRC_SCTR_WA ADDRESS 0x00A8 RW
RXFE_WB_VSRC_SCTR_WA RESET_VALUE 0x00000000
	WA_COUNT BIT[31:0]

RXFE_WB_VSRC_SCTR_SNAPSHOT ADDRESS 0x00AC R
RXFE_WB_VSRC_SCTR_SNAPSHOT RESET_VALUE 0x00000000
	SCTR_SNAPSHOT BIT[31:0]

RXFE_WB_VSRC_ACC_SNAPSHOT ADDRESS 0x00B0 R
RXFE_WB_VSRC_ACC_SNAPSHOT RESET_VALUE 0x00000000
	ACC_SNAPSHOT BIT[31:0]

RXFE_WB_DEC_FILT_CFG ADDRESS 0x00B4 RW
RXFE_WB_DEC_FILT_CFG RESET_VALUE 0x00000000
	DEC3_MODE BIT[7:6]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR2_HB VALUE 0x3
	DEC2_MODE BIT[5:4]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_FIR4 VALUE 0x3
	DEC1_MODE BIT[3:2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_RSRV VALUE 0x3
	DEC0_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_RSRV_2 VALUE 0x2
		MODE_RSRV_3 VALUE 0x3

RXFE_WB_IQMC_CFG0 ADDRESS 0x00B8 RW
RXFE_WB_IQMC_CFG0 RESET_VALUE 0x00000000
	BYPASS BIT[11]
		NOT_BYPASED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_WB_IQMC_CFG1 ADDRESS 0x00BC RW
RXFE_WB_IQMC_CFG1 RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_CURR_VALS ADDRESS 0x00C0 R
RXFE_WB_IQMC_CURR_VALS RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_UPDT_CMD ADDRESS 0x00C4 C
RXFE_WB_IQMC_UPDT_CMD RESET_VALUE 0x00000000
	UPDATE_IMM_TRIG BIT[1]
	UPDATE_ARM BIT[0]

RXFE_WB_IQMC_UPDT_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_WB_IQMC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_NOTCH_FILTn_CFG0(n):(0)-(3) ARRAY 0x000000CC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG0 ADDRESS 0x00CC RW
RXFE_WB_NOTCH_FILT0_CFG0 RESET_VALUE 0x00000000
	LEFT_SHIFT BIT[21:18]
	PHASE_INCR_REAL BIT[17:0]

RXFE_WB_NOTCH_FILTn_CFG1(n):(0)-(3) ARRAY 0x000000DC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG1 ADDRESS 0x00DC RW
RXFE_WB_NOTCH_FILT0_CFG1 RESET_VALUE 0x00000000
	PHASE_INCR_IMAG BIT[17:0]

RXFE_WB_NOTCH_FILT01_CFG ADDRESS 0x00F0 RW
RXFE_WB_NOTCH_FILT01_CFG RESET_VALUE 0x00000000
	FILT01_ENABLE BIT[1:0]
		F0_F1_DISABLED VALUE 0x0
		ONLY_F0_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F0_F1_ENABLED VALUE 0x3

RXFE_WB_NOTCH_FILT23_CFG ADDRESS 0x00F4 RW
RXFE_WB_NOTCH_FILT23_CFG RESET_VALUE 0x00000000
	FILT23_ENABLE BIT[1:0]
		F2_F3_DISABLED VALUE 0x0
		ONLY_F2_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F2_F3_ENABLED VALUE 0x3

RXFE_WB_SPARE_REG ADDRESS 0x00F8 RW
RXFE_WB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_15_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_WB_WB3 (level 4)
----------------------------------------------------------------------------------------
rxfe_wb_wb3 MODULE OFFSET=MODEM_TOP+0x01728000 MAX=MODEM_TOP+0x0172FFFF APRE= APOST=_WB3 SPRE= SPOST=_WB3 BPRE= BPOST=_WB3 ABPRE= ABPOST=_WB3 FPRE= FPOST=_WB3

RXFE_WB_TOP_CTL ADDRESS 0x0000 RW
RXFE_WB_TOP_CTL RESET_VALUE 0x00000000
	REGULATOR_BYPASS BIT[7]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	CAPT_ON_TRIG BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	LOAD_ON_TRIG BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	STSP_ON_TRIG BIT[4:3]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	TRIG_SRC_SEL BIT[2]
		SEL_SWI VALUE 0x0
		SEL_STMR VALUE 0x1
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_TOP_CMD ADDRESS 0x0004 C
RXFE_WB_TOP_CMD RESET_VALUE 0x00000000
	WB_STOPGATE_IMM_TRIG BIT[2]
	WB_STOPGATE_ARM BIT[1]
	SWI_STMR_TRIG BIT[0]

RXFE_WB_TOP_STATUS ADDRESS 0x0008 R
RXFE_WB_TOP_STATUS RESET_VALUE 0x00000000
	WB_GATE_OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	WB_STOPGATE_TRIGGERED BIT[1]
	WB_STOPGATE_ARMED BIT[0]

RXFE_WB_STOPGATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_WB_STOPGATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_WB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	IQMC_UPDT_ARMED BIT[26]
	IQMC_UPDT_TRIGGERED BIT[25]
	IQMC_UPDATED BIT[24]
	WBDC_UPDT_ARMED BIT[14]
	WBDC_UPDT_TRIGGERED BIT[13]
	WBDC_UPDATED BIT[12]
	WBDC_START_ARMED BIT[11]
	WBDC_START_TRIGGERED BIT[10]
	WBDC_STARTED BIT[9]
	WBDC_STOP_ARMED BIT[8]
	WBDC_STOP_TRIGGERED BIT[7]
	WBDC_STOPPED BIT[6]
	WBPWR_START_ARMED BIT[5]
	WBPWR_START_TRIGGERED BIT[4]
	WBPWR_STARTED BIT[3]
	WBPWR_STOP_ARMED BIT[2]
	WBPWR_STOP_TRIGGERED BIT[1]
	WBPWR_STOPPED BIT[0]

RXFE_WB_MISC_CFG ADDRESS 0x0014 RW
RXFE_WB_MISC_CFG RESET_VALUE 0x00000000
	VSHIFT_VAL BIT[6:5]
		NO_SHIFT VALUE 0x0
		LEFT_1 VALUE 0x1
		RIGHT_2 VALUE 0x2
		RIGHT_1 VALUE 0x3
	GDA4_EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA3_EN BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA2_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA1_EN BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EC_ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CFG ADDRESS 0x0018 RW
RXFE_WB_WBPWR_CFG RESET_VALUE 0x00000000
	DEC_FACTOR BIT[4:2]
		DEC_BY_1 VALUE 0x0
		DEC_BY_2 VALUE 0x1
		DEC_BY_4 VALUE 0x2
		DEC_BY_8 VALUE 0x3
		DEC_BY_16 VALUE 0x4
	START_ALWAYS_ARMED BIT[1]
		NOT_ALWAYS_ARMED VALUE 0x0
		ALWAYS_ARMED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CMD ADDRESS 0x001C C
RXFE_WB_WBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBPWR_START_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_WB_WBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_START_MASK ADDRESS 0x0024 RW
RXFE_WB_WBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_WB_WBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0028 RW
RXFE_WB_WBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_FINAL_ACC ADDRESS 0x002C R
RXFE_WB_WBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_WB_WBPWR_CURR_ACC ADDRESS 0x0030 R
RXFE_WB_WBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_WB_WBPWR_MAX_ACC ADDRESS 0x0034 R
RXFE_WB_WBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_WB_WBDC_CFG ADDRESS 0x0038 RW
RXFE_WB_WBDC_CFG RESET_VALUE 0x00000000
	LSHIFT_UPDATE_DELAY BIT[25:14]
	LSHIFT_RFIFUPD_MODE_EN BIT[13]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EST2_LEFT_SHIFT BIT[12:9]
	EST1_LEFT_SHIFT BIT[8:5]
	EST1_BYPASS BIT[4]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	OVRD_ENABLE BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ACC_UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DC_CAN_BYPASS BIT[1]
		NO_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBDC_CMD ADDRESS 0x003C C
RXFE_WB_WBDC_CMD RESET_VALUE 0x00000000
	LSHIFT_UPDT_CMD BIT[7]
	ACC_CLR BIT[6]
	ACC_UPDT_IMM_TRIG BIT[5]
	ACC_UPDT_ARM BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBDC_START_ACTION_SAMPLE ADDRESS 0x0040 RW
RXFE_WB_WBDC_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_STOP_ACTION_SAMPLE ADDRESS 0x0044 RW
RXFE_WB_WBDC_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE ADDRESS 0x0048 RW
RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_DELAY ADDRESS 0x004C RW
RXFE_WB_WBDC_UPDATE_DELAY RESET_VALUE 0x00000000
	DELAY_VALUE BIT[9:0]

RXFE_WB_WBDC_OVRD_I ADDRESS 0x0050 RW
RXFE_WB_WBDC_OVRD_I RESET_VALUE 0x00000000
	OVRD_I BIT[17:0]

RXFE_WB_WBDC_OVRD_Q ADDRESS 0x0054 RW
RXFE_WB_WBDC_OVRD_Q RESET_VALUE 0x00000000
	OVRD_Q BIT[17:0]

RXFE_WB_WBDC_EST1_CURR_I ADDRESS 0x0058 R
RXFE_WB_WBDC_EST1_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST1_CURR_Q ADDRESS 0x005C R
RXFE_WB_WBDC_EST1_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_I ADDRESS 0x0060 R
RXFE_WB_WBDC_EST1_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_Q ADDRESS 0x0064 R
RXFE_WB_WBDC_EST1_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_I ADDRESS 0x0068 RW
RXFE_WB_WBDC_EST1_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_Q ADDRESS 0x006C RW
RXFE_WB_WBDC_EST1_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_I ADDRESS 0x0070 R
RXFE_WB_WBDC_EST2_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_Q ADDRESS 0x0074 R
RXFE_WB_WBDC_EST2_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_I ADDRESS 0x0078 R
RXFE_WB_WBDC_EST2_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_Q ADDRESS 0x007C R
RXFE_WB_WBDC_EST2_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_I ADDRESS 0x0080 RW
RXFE_WB_WBDC_EST2_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_Q ADDRESS 0x0084 RW
RXFE_WB_WBDC_EST2_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_VSRC_CFG ADDRESS 0x0088 RW
RXFE_WB_VSRC_CFG RESET_VALUE 0x00000000
	SINC3_EN BIT[21]
		SINC2_ENABLED VALUE 0x0
		SINC3_ENABLED VALUE 0x1
	T1BYT2 BIT[20:14]
	TIMING_OFFSET BIT[13:0]

RXFE_WB_VSRC_T2BYT1M1 ADDRESS 0x008C RW
RXFE_WB_VSRC_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_CMD ADDRESS 0x0090 C
RXFE_WB_VSRC_CMD RESET_VALUE 0x00000000
	IMM_SNAPSHOT BIT[4]
	SCTR_LOAD BIT[3]
	APPLY_TIMING_OFFSET BIT[2]
	VSRC_UPDT_IMM_TRIG BIT[1]
	VSRC_UPDT_ARM BIT[0]

RXFE_WB_VSRC_STATUS ADDRESS 0x0094 R
RXFE_WB_VSRC_STATUS RESET_VALUE 0x00000000
	VSRC_UPDATED BIT[2]
	VSRC_UPDT_TRIGGERED BIT[1]
	VSRC_UPDT_ARMED BIT[0]

RXFE_WB_VSRC_UPDT_ACTION_SAMPLE ADDRESS 0x0098 RW
RXFE_WB_VSRC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_VSRC_CURR_T1BYT2 ADDRESS 0x009C R
RXFE_WB_VSRC_CURR_T1BYT2 RESET_VALUE 0x00000000
	T1BYT2 BIT[6:0]

RXFE_WB_VSRC_CURR_T2BYT1M1 ADDRESS 0x00A0 R
RXFE_WB_VSRC_CURR_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_SCTR_LOAD_VALUE ADDRESS 0x00A4 RW
RXFE_WB_VSRC_SCTR_LOAD_VALUE RESET_VALUE 0x00000000
	SCTR BIT[31:0]

RXFE_WB_VSRC_SCTR_WA ADDRESS 0x00A8 RW
RXFE_WB_VSRC_SCTR_WA RESET_VALUE 0x00000000
	WA_COUNT BIT[31:0]

RXFE_WB_VSRC_SCTR_SNAPSHOT ADDRESS 0x00AC R
RXFE_WB_VSRC_SCTR_SNAPSHOT RESET_VALUE 0x00000000
	SCTR_SNAPSHOT BIT[31:0]

RXFE_WB_VSRC_ACC_SNAPSHOT ADDRESS 0x00B0 R
RXFE_WB_VSRC_ACC_SNAPSHOT RESET_VALUE 0x00000000
	ACC_SNAPSHOT BIT[31:0]

RXFE_WB_DEC_FILT_CFG ADDRESS 0x00B4 RW
RXFE_WB_DEC_FILT_CFG RESET_VALUE 0x00000000
	DEC3_MODE BIT[7:6]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR2_HB VALUE 0x3
	DEC2_MODE BIT[5:4]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_FIR4 VALUE 0x3
	DEC1_MODE BIT[3:2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_RSRV VALUE 0x3
	DEC0_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_RSRV_2 VALUE 0x2
		MODE_RSRV_3 VALUE 0x3

RXFE_WB_IQMC_CFG0 ADDRESS 0x00B8 RW
RXFE_WB_IQMC_CFG0 RESET_VALUE 0x00000000
	BYPASS BIT[11]
		NOT_BYPASED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_WB_IQMC_CFG1 ADDRESS 0x00BC RW
RXFE_WB_IQMC_CFG1 RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_CURR_VALS ADDRESS 0x00C0 R
RXFE_WB_IQMC_CURR_VALS RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_UPDT_CMD ADDRESS 0x00C4 C
RXFE_WB_IQMC_UPDT_CMD RESET_VALUE 0x00000000
	UPDATE_IMM_TRIG BIT[1]
	UPDATE_ARM BIT[0]

RXFE_WB_IQMC_UPDT_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_WB_IQMC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_NOTCH_FILTn_CFG0(n):(0)-(3) ARRAY 0x000000CC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG0 ADDRESS 0x00CC RW
RXFE_WB_NOTCH_FILT0_CFG0 RESET_VALUE 0x00000000
	LEFT_SHIFT BIT[21:18]
	PHASE_INCR_REAL BIT[17:0]

RXFE_WB_NOTCH_FILTn_CFG1(n):(0)-(3) ARRAY 0x000000DC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG1 ADDRESS 0x00DC RW
RXFE_WB_NOTCH_FILT0_CFG1 RESET_VALUE 0x00000000
	PHASE_INCR_IMAG BIT[17:0]

RXFE_WB_NOTCH_FILT01_CFG ADDRESS 0x00F0 RW
RXFE_WB_NOTCH_FILT01_CFG RESET_VALUE 0x00000000
	FILT01_ENABLE BIT[1:0]
		F0_F1_DISABLED VALUE 0x0
		ONLY_F0_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F0_F1_ENABLED VALUE 0x3

RXFE_WB_NOTCH_FILT23_CFG ADDRESS 0x00F4 RW
RXFE_WB_NOTCH_FILT23_CFG RESET_VALUE 0x00000000
	FILT23_ENABLE BIT[1:0]
		F2_F3_DISABLED VALUE 0x0
		ONLY_F2_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F2_F3_ENABLED VALUE 0x3

RXFE_WB_SPARE_REG ADDRESS 0x00F8 RW
RXFE_WB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_15_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_WB_WB4 (level 4)
----------------------------------------------------------------------------------------
rxfe_wb_wb4 MODULE OFFSET=MODEM_TOP+0x01730000 MAX=MODEM_TOP+0x01737FFF APRE= APOST=_WB4 SPRE= SPOST=_WB4 BPRE= BPOST=_WB4 ABPRE= ABPOST=_WB4 FPRE= FPOST=_WB4

RXFE_WB_TOP_CTL ADDRESS 0x0000 RW
RXFE_WB_TOP_CTL RESET_VALUE 0x00000000
	REGULATOR_BYPASS BIT[7]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	CAPT_ON_TRIG BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	LOAD_ON_TRIG BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	STSP_ON_TRIG BIT[4:3]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	TRIG_SRC_SEL BIT[2]
		SEL_SWI VALUE 0x0
		SEL_STMR VALUE 0x1
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_TOP_CMD ADDRESS 0x0004 C
RXFE_WB_TOP_CMD RESET_VALUE 0x00000000
	WB_STOPGATE_IMM_TRIG BIT[2]
	WB_STOPGATE_ARM BIT[1]
	SWI_STMR_TRIG BIT[0]

RXFE_WB_TOP_STATUS ADDRESS 0x0008 R
RXFE_WB_TOP_STATUS RESET_VALUE 0x00000000
	WB_GATE_OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	WB_STOPGATE_TRIGGERED BIT[1]
	WB_STOPGATE_ARMED BIT[0]

RXFE_WB_STOPGATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_WB_STOPGATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_WB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	IQMC_UPDT_ARMED BIT[26]
	IQMC_UPDT_TRIGGERED BIT[25]
	IQMC_UPDATED BIT[24]
	WBDC_UPDT_ARMED BIT[14]
	WBDC_UPDT_TRIGGERED BIT[13]
	WBDC_UPDATED BIT[12]
	WBDC_START_ARMED BIT[11]
	WBDC_START_TRIGGERED BIT[10]
	WBDC_STARTED BIT[9]
	WBDC_STOP_ARMED BIT[8]
	WBDC_STOP_TRIGGERED BIT[7]
	WBDC_STOPPED BIT[6]
	WBPWR_START_ARMED BIT[5]
	WBPWR_START_TRIGGERED BIT[4]
	WBPWR_STARTED BIT[3]
	WBPWR_STOP_ARMED BIT[2]
	WBPWR_STOP_TRIGGERED BIT[1]
	WBPWR_STOPPED BIT[0]

RXFE_WB_MISC_CFG ADDRESS 0x0014 RW
RXFE_WB_MISC_CFG RESET_VALUE 0x00000000
	VSHIFT_VAL BIT[6:5]
		NO_SHIFT VALUE 0x0
		LEFT_1 VALUE 0x1
		RIGHT_2 VALUE 0x2
		RIGHT_1 VALUE 0x3
	GDA4_EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA3_EN BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA2_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA1_EN BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EC_ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CFG ADDRESS 0x0018 RW
RXFE_WB_WBPWR_CFG RESET_VALUE 0x00000000
	DEC_FACTOR BIT[4:2]
		DEC_BY_1 VALUE 0x0
		DEC_BY_2 VALUE 0x1
		DEC_BY_4 VALUE 0x2
		DEC_BY_8 VALUE 0x3
		DEC_BY_16 VALUE 0x4
	START_ALWAYS_ARMED BIT[1]
		NOT_ALWAYS_ARMED VALUE 0x0
		ALWAYS_ARMED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CMD ADDRESS 0x001C C
RXFE_WB_WBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBPWR_START_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_WB_WBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_START_MASK ADDRESS 0x0024 RW
RXFE_WB_WBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_WB_WBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0028 RW
RXFE_WB_WBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_FINAL_ACC ADDRESS 0x002C R
RXFE_WB_WBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_WB_WBPWR_CURR_ACC ADDRESS 0x0030 R
RXFE_WB_WBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_WB_WBPWR_MAX_ACC ADDRESS 0x0034 R
RXFE_WB_WBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_WB_WBDC_CFG ADDRESS 0x0038 RW
RXFE_WB_WBDC_CFG RESET_VALUE 0x00000000
	LSHIFT_UPDATE_DELAY BIT[25:14]
	LSHIFT_RFIFUPD_MODE_EN BIT[13]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EST2_LEFT_SHIFT BIT[12:9]
	EST1_LEFT_SHIFT BIT[8:5]
	EST1_BYPASS BIT[4]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	OVRD_ENABLE BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ACC_UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DC_CAN_BYPASS BIT[1]
		NO_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBDC_CMD ADDRESS 0x003C C
RXFE_WB_WBDC_CMD RESET_VALUE 0x00000000
	LSHIFT_UPDT_CMD BIT[7]
	ACC_CLR BIT[6]
	ACC_UPDT_IMM_TRIG BIT[5]
	ACC_UPDT_ARM BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBDC_START_ACTION_SAMPLE ADDRESS 0x0040 RW
RXFE_WB_WBDC_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_STOP_ACTION_SAMPLE ADDRESS 0x0044 RW
RXFE_WB_WBDC_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE ADDRESS 0x0048 RW
RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_DELAY ADDRESS 0x004C RW
RXFE_WB_WBDC_UPDATE_DELAY RESET_VALUE 0x00000000
	DELAY_VALUE BIT[9:0]

RXFE_WB_WBDC_OVRD_I ADDRESS 0x0050 RW
RXFE_WB_WBDC_OVRD_I RESET_VALUE 0x00000000
	OVRD_I BIT[17:0]

RXFE_WB_WBDC_OVRD_Q ADDRESS 0x0054 RW
RXFE_WB_WBDC_OVRD_Q RESET_VALUE 0x00000000
	OVRD_Q BIT[17:0]

RXFE_WB_WBDC_EST1_CURR_I ADDRESS 0x0058 R
RXFE_WB_WBDC_EST1_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST1_CURR_Q ADDRESS 0x005C R
RXFE_WB_WBDC_EST1_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_I ADDRESS 0x0060 R
RXFE_WB_WBDC_EST1_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_Q ADDRESS 0x0064 R
RXFE_WB_WBDC_EST1_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_I ADDRESS 0x0068 RW
RXFE_WB_WBDC_EST1_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_Q ADDRESS 0x006C RW
RXFE_WB_WBDC_EST1_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_I ADDRESS 0x0070 R
RXFE_WB_WBDC_EST2_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_Q ADDRESS 0x0074 R
RXFE_WB_WBDC_EST2_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_I ADDRESS 0x0078 R
RXFE_WB_WBDC_EST2_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_Q ADDRESS 0x007C R
RXFE_WB_WBDC_EST2_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_I ADDRESS 0x0080 RW
RXFE_WB_WBDC_EST2_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_Q ADDRESS 0x0084 RW
RXFE_WB_WBDC_EST2_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_VSRC_CFG ADDRESS 0x0088 RW
RXFE_WB_VSRC_CFG RESET_VALUE 0x00000000
	SINC3_EN BIT[21]
		SINC2_ENABLED VALUE 0x0
		SINC3_ENABLED VALUE 0x1
	T1BYT2 BIT[20:14]
	TIMING_OFFSET BIT[13:0]

RXFE_WB_VSRC_T2BYT1M1 ADDRESS 0x008C RW
RXFE_WB_VSRC_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_CMD ADDRESS 0x0090 C
RXFE_WB_VSRC_CMD RESET_VALUE 0x00000000
	IMM_SNAPSHOT BIT[4]
	SCTR_LOAD BIT[3]
	APPLY_TIMING_OFFSET BIT[2]
	VSRC_UPDT_IMM_TRIG BIT[1]
	VSRC_UPDT_ARM BIT[0]

RXFE_WB_VSRC_STATUS ADDRESS 0x0094 R
RXFE_WB_VSRC_STATUS RESET_VALUE 0x00000000
	VSRC_UPDATED BIT[2]
	VSRC_UPDT_TRIGGERED BIT[1]
	VSRC_UPDT_ARMED BIT[0]

RXFE_WB_VSRC_UPDT_ACTION_SAMPLE ADDRESS 0x0098 RW
RXFE_WB_VSRC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_VSRC_CURR_T1BYT2 ADDRESS 0x009C R
RXFE_WB_VSRC_CURR_T1BYT2 RESET_VALUE 0x00000000
	T1BYT2 BIT[6:0]

RXFE_WB_VSRC_CURR_T2BYT1M1 ADDRESS 0x00A0 R
RXFE_WB_VSRC_CURR_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_SCTR_LOAD_VALUE ADDRESS 0x00A4 RW
RXFE_WB_VSRC_SCTR_LOAD_VALUE RESET_VALUE 0x00000000
	SCTR BIT[31:0]

RXFE_WB_VSRC_SCTR_WA ADDRESS 0x00A8 RW
RXFE_WB_VSRC_SCTR_WA RESET_VALUE 0x00000000
	WA_COUNT BIT[31:0]

RXFE_WB_VSRC_SCTR_SNAPSHOT ADDRESS 0x00AC R
RXFE_WB_VSRC_SCTR_SNAPSHOT RESET_VALUE 0x00000000
	SCTR_SNAPSHOT BIT[31:0]

RXFE_WB_VSRC_ACC_SNAPSHOT ADDRESS 0x00B0 R
RXFE_WB_VSRC_ACC_SNAPSHOT RESET_VALUE 0x00000000
	ACC_SNAPSHOT BIT[31:0]

RXFE_WB_DEC_FILT_CFG ADDRESS 0x00B4 RW
RXFE_WB_DEC_FILT_CFG RESET_VALUE 0x00000000
	DEC3_MODE BIT[7:6]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR2_HB VALUE 0x3
	DEC2_MODE BIT[5:4]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_FIR4 VALUE 0x3
	DEC1_MODE BIT[3:2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_RSRV VALUE 0x3
	DEC0_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_RSRV_2 VALUE 0x2
		MODE_RSRV_3 VALUE 0x3

RXFE_WB_IQMC_CFG0 ADDRESS 0x00B8 RW
RXFE_WB_IQMC_CFG0 RESET_VALUE 0x00000000
	BYPASS BIT[11]
		NOT_BYPASED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_WB_IQMC_CFG1 ADDRESS 0x00BC RW
RXFE_WB_IQMC_CFG1 RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_CURR_VALS ADDRESS 0x00C0 R
RXFE_WB_IQMC_CURR_VALS RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_UPDT_CMD ADDRESS 0x00C4 C
RXFE_WB_IQMC_UPDT_CMD RESET_VALUE 0x00000000
	UPDATE_IMM_TRIG BIT[1]
	UPDATE_ARM BIT[0]

RXFE_WB_IQMC_UPDT_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_WB_IQMC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_NOTCH_FILTn_CFG0(n):(0)-(3) ARRAY 0x000000CC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG0 ADDRESS 0x00CC RW
RXFE_WB_NOTCH_FILT0_CFG0 RESET_VALUE 0x00000000
	LEFT_SHIFT BIT[21:18]
	PHASE_INCR_REAL BIT[17:0]

RXFE_WB_NOTCH_FILTn_CFG1(n):(0)-(3) ARRAY 0x000000DC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG1 ADDRESS 0x00DC RW
RXFE_WB_NOTCH_FILT0_CFG1 RESET_VALUE 0x00000000
	PHASE_INCR_IMAG BIT[17:0]

RXFE_WB_NOTCH_FILT01_CFG ADDRESS 0x00F0 RW
RXFE_WB_NOTCH_FILT01_CFG RESET_VALUE 0x00000000
	FILT01_ENABLE BIT[1:0]
		F0_F1_DISABLED VALUE 0x0
		ONLY_F0_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F0_F1_ENABLED VALUE 0x3

RXFE_WB_NOTCH_FILT23_CFG ADDRESS 0x00F4 RW
RXFE_WB_NOTCH_FILT23_CFG RESET_VALUE 0x00000000
	FILT23_ENABLE BIT[1:0]
		F2_F3_DISABLED VALUE 0x0
		ONLY_F2_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F2_F3_ENABLED VALUE 0x3

RXFE_WB_SPARE_REG ADDRESS 0x00F8 RW
RXFE_WB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_15_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_WB_WB5 (level 4)
----------------------------------------------------------------------------------------
rxfe_wb_wb5 MODULE OFFSET=MODEM_TOP+0x01738000 MAX=MODEM_TOP+0x0173FFFF APRE= APOST=_WB5 SPRE= SPOST=_WB5 BPRE= BPOST=_WB5 ABPRE= ABPOST=_WB5 FPRE= FPOST=_WB5

RXFE_WB_TOP_CTL ADDRESS 0x0000 RW
RXFE_WB_TOP_CTL RESET_VALUE 0x00000000
	REGULATOR_BYPASS BIT[7]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	CAPT_ON_TRIG BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	LOAD_ON_TRIG BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	STSP_ON_TRIG BIT[4:3]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	TRIG_SRC_SEL BIT[2]
		SEL_SWI VALUE 0x0
		SEL_STMR VALUE 0x1
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_TOP_CMD ADDRESS 0x0004 C
RXFE_WB_TOP_CMD RESET_VALUE 0x00000000
	WB_STOPGATE_IMM_TRIG BIT[2]
	WB_STOPGATE_ARM BIT[1]
	SWI_STMR_TRIG BIT[0]

RXFE_WB_TOP_STATUS ADDRESS 0x0008 R
RXFE_WB_TOP_STATUS RESET_VALUE 0x00000000
	WB_GATE_OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	WB_STOPGATE_TRIGGERED BIT[1]
	WB_STOPGATE_ARMED BIT[0]

RXFE_WB_STOPGATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_WB_STOPGATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_WB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	IQMC_UPDT_ARMED BIT[26]
	IQMC_UPDT_TRIGGERED BIT[25]
	IQMC_UPDATED BIT[24]
	WBDC_UPDT_ARMED BIT[14]
	WBDC_UPDT_TRIGGERED BIT[13]
	WBDC_UPDATED BIT[12]
	WBDC_START_ARMED BIT[11]
	WBDC_START_TRIGGERED BIT[10]
	WBDC_STARTED BIT[9]
	WBDC_STOP_ARMED BIT[8]
	WBDC_STOP_TRIGGERED BIT[7]
	WBDC_STOPPED BIT[6]
	WBPWR_START_ARMED BIT[5]
	WBPWR_START_TRIGGERED BIT[4]
	WBPWR_STARTED BIT[3]
	WBPWR_STOP_ARMED BIT[2]
	WBPWR_STOP_TRIGGERED BIT[1]
	WBPWR_STOPPED BIT[0]

RXFE_WB_MISC_CFG ADDRESS 0x0014 RW
RXFE_WB_MISC_CFG RESET_VALUE 0x00000000
	VSHIFT_VAL BIT[6:5]
		NO_SHIFT VALUE 0x0
		LEFT_1 VALUE 0x1
		RIGHT_2 VALUE 0x2
		RIGHT_1 VALUE 0x3
	GDA4_EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA3_EN BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA2_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA1_EN BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EC_ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CFG ADDRESS 0x0018 RW
RXFE_WB_WBPWR_CFG RESET_VALUE 0x00000000
	DEC_FACTOR BIT[4:2]
		DEC_BY_1 VALUE 0x0
		DEC_BY_2 VALUE 0x1
		DEC_BY_4 VALUE 0x2
		DEC_BY_8 VALUE 0x3
		DEC_BY_16 VALUE 0x4
	START_ALWAYS_ARMED BIT[1]
		NOT_ALWAYS_ARMED VALUE 0x0
		ALWAYS_ARMED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CMD ADDRESS 0x001C C
RXFE_WB_WBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBPWR_START_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_WB_WBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_START_MASK ADDRESS 0x0024 RW
RXFE_WB_WBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_WB_WBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0028 RW
RXFE_WB_WBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_FINAL_ACC ADDRESS 0x002C R
RXFE_WB_WBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_WB_WBPWR_CURR_ACC ADDRESS 0x0030 R
RXFE_WB_WBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_WB_WBPWR_MAX_ACC ADDRESS 0x0034 R
RXFE_WB_WBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_WB_WBDC_CFG ADDRESS 0x0038 RW
RXFE_WB_WBDC_CFG RESET_VALUE 0x00000000
	LSHIFT_UPDATE_DELAY BIT[25:14]
	LSHIFT_RFIFUPD_MODE_EN BIT[13]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EST2_LEFT_SHIFT BIT[12:9]
	EST1_LEFT_SHIFT BIT[8:5]
	EST1_BYPASS BIT[4]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	OVRD_ENABLE BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ACC_UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DC_CAN_BYPASS BIT[1]
		NO_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBDC_CMD ADDRESS 0x003C C
RXFE_WB_WBDC_CMD RESET_VALUE 0x00000000
	LSHIFT_UPDT_CMD BIT[7]
	ACC_CLR BIT[6]
	ACC_UPDT_IMM_TRIG BIT[5]
	ACC_UPDT_ARM BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBDC_START_ACTION_SAMPLE ADDRESS 0x0040 RW
RXFE_WB_WBDC_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_STOP_ACTION_SAMPLE ADDRESS 0x0044 RW
RXFE_WB_WBDC_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE ADDRESS 0x0048 RW
RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_DELAY ADDRESS 0x004C RW
RXFE_WB_WBDC_UPDATE_DELAY RESET_VALUE 0x00000000
	DELAY_VALUE BIT[9:0]

RXFE_WB_WBDC_OVRD_I ADDRESS 0x0050 RW
RXFE_WB_WBDC_OVRD_I RESET_VALUE 0x00000000
	OVRD_I BIT[17:0]

RXFE_WB_WBDC_OVRD_Q ADDRESS 0x0054 RW
RXFE_WB_WBDC_OVRD_Q RESET_VALUE 0x00000000
	OVRD_Q BIT[17:0]

RXFE_WB_WBDC_EST1_CURR_I ADDRESS 0x0058 R
RXFE_WB_WBDC_EST1_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST1_CURR_Q ADDRESS 0x005C R
RXFE_WB_WBDC_EST1_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_I ADDRESS 0x0060 R
RXFE_WB_WBDC_EST1_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_Q ADDRESS 0x0064 R
RXFE_WB_WBDC_EST1_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_I ADDRESS 0x0068 RW
RXFE_WB_WBDC_EST1_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_Q ADDRESS 0x006C RW
RXFE_WB_WBDC_EST1_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_I ADDRESS 0x0070 R
RXFE_WB_WBDC_EST2_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_Q ADDRESS 0x0074 R
RXFE_WB_WBDC_EST2_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_I ADDRESS 0x0078 R
RXFE_WB_WBDC_EST2_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_Q ADDRESS 0x007C R
RXFE_WB_WBDC_EST2_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_I ADDRESS 0x0080 RW
RXFE_WB_WBDC_EST2_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_Q ADDRESS 0x0084 RW
RXFE_WB_WBDC_EST2_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_VSRC_CFG ADDRESS 0x0088 RW
RXFE_WB_VSRC_CFG RESET_VALUE 0x00000000
	SINC3_EN BIT[21]
		SINC2_ENABLED VALUE 0x0
		SINC3_ENABLED VALUE 0x1
	T1BYT2 BIT[20:14]
	TIMING_OFFSET BIT[13:0]

RXFE_WB_VSRC_T2BYT1M1 ADDRESS 0x008C RW
RXFE_WB_VSRC_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_CMD ADDRESS 0x0090 C
RXFE_WB_VSRC_CMD RESET_VALUE 0x00000000
	IMM_SNAPSHOT BIT[4]
	SCTR_LOAD BIT[3]
	APPLY_TIMING_OFFSET BIT[2]
	VSRC_UPDT_IMM_TRIG BIT[1]
	VSRC_UPDT_ARM BIT[0]

RXFE_WB_VSRC_STATUS ADDRESS 0x0094 R
RXFE_WB_VSRC_STATUS RESET_VALUE 0x00000000
	VSRC_UPDATED BIT[2]
	VSRC_UPDT_TRIGGERED BIT[1]
	VSRC_UPDT_ARMED BIT[0]

RXFE_WB_VSRC_UPDT_ACTION_SAMPLE ADDRESS 0x0098 RW
RXFE_WB_VSRC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_VSRC_CURR_T1BYT2 ADDRESS 0x009C R
RXFE_WB_VSRC_CURR_T1BYT2 RESET_VALUE 0x00000000
	T1BYT2 BIT[6:0]

RXFE_WB_VSRC_CURR_T2BYT1M1 ADDRESS 0x00A0 R
RXFE_WB_VSRC_CURR_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_SCTR_LOAD_VALUE ADDRESS 0x00A4 RW
RXFE_WB_VSRC_SCTR_LOAD_VALUE RESET_VALUE 0x00000000
	SCTR BIT[31:0]

RXFE_WB_VSRC_SCTR_WA ADDRESS 0x00A8 RW
RXFE_WB_VSRC_SCTR_WA RESET_VALUE 0x00000000
	WA_COUNT BIT[31:0]

RXFE_WB_VSRC_SCTR_SNAPSHOT ADDRESS 0x00AC R
RXFE_WB_VSRC_SCTR_SNAPSHOT RESET_VALUE 0x00000000
	SCTR_SNAPSHOT BIT[31:0]

RXFE_WB_VSRC_ACC_SNAPSHOT ADDRESS 0x00B0 R
RXFE_WB_VSRC_ACC_SNAPSHOT RESET_VALUE 0x00000000
	ACC_SNAPSHOT BIT[31:0]

RXFE_WB_DEC_FILT_CFG ADDRESS 0x00B4 RW
RXFE_WB_DEC_FILT_CFG RESET_VALUE 0x00000000
	DEC3_MODE BIT[7:6]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR2_HB VALUE 0x3
	DEC2_MODE BIT[5:4]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_FIR4 VALUE 0x3
	DEC1_MODE BIT[3:2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_RSRV VALUE 0x3
	DEC0_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_RSRV_2 VALUE 0x2
		MODE_RSRV_3 VALUE 0x3

RXFE_WB_IQMC_CFG0 ADDRESS 0x00B8 RW
RXFE_WB_IQMC_CFG0 RESET_VALUE 0x00000000
	BYPASS BIT[11]
		NOT_BYPASED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_WB_IQMC_CFG1 ADDRESS 0x00BC RW
RXFE_WB_IQMC_CFG1 RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_CURR_VALS ADDRESS 0x00C0 R
RXFE_WB_IQMC_CURR_VALS RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_UPDT_CMD ADDRESS 0x00C4 C
RXFE_WB_IQMC_UPDT_CMD RESET_VALUE 0x00000000
	UPDATE_IMM_TRIG BIT[1]
	UPDATE_ARM BIT[0]

RXFE_WB_IQMC_UPDT_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_WB_IQMC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_NOTCH_FILTn_CFG0(n):(0)-(3) ARRAY 0x000000CC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG0 ADDRESS 0x00CC RW
RXFE_WB_NOTCH_FILT0_CFG0 RESET_VALUE 0x00000000
	LEFT_SHIFT BIT[21:18]
	PHASE_INCR_REAL BIT[17:0]

RXFE_WB_NOTCH_FILTn_CFG1(n):(0)-(3) ARRAY 0x000000DC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG1 ADDRESS 0x00DC RW
RXFE_WB_NOTCH_FILT0_CFG1 RESET_VALUE 0x00000000
	PHASE_INCR_IMAG BIT[17:0]

RXFE_WB_NOTCH_FILT01_CFG ADDRESS 0x00F0 RW
RXFE_WB_NOTCH_FILT01_CFG RESET_VALUE 0x00000000
	FILT01_ENABLE BIT[1:0]
		F0_F1_DISABLED VALUE 0x0
		ONLY_F0_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F0_F1_ENABLED VALUE 0x3

RXFE_WB_NOTCH_FILT23_CFG ADDRESS 0x00F4 RW
RXFE_WB_NOTCH_FILT23_CFG RESET_VALUE 0x00000000
	FILT23_ENABLE BIT[1:0]
		F2_F3_DISABLED VALUE 0x0
		ONLY_F2_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F2_F3_ENABLED VALUE 0x3

RXFE_WB_SPARE_REG ADDRESS 0x00F8 RW
RXFE_WB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_15_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_WB_WB6 (level 4)
----------------------------------------------------------------------------------------
rxfe_wb_wb6 MODULE OFFSET=MODEM_TOP+0x01740000 MAX=MODEM_TOP+0x01747FFF APRE= APOST=_WB6 SPRE= SPOST=_WB6 BPRE= BPOST=_WB6 ABPRE= ABPOST=_WB6 FPRE= FPOST=_WB6

RXFE_WB_TOP_CTL ADDRESS 0x0000 RW
RXFE_WB_TOP_CTL RESET_VALUE 0x00000000
	REGULATOR_BYPASS BIT[7]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	CAPT_ON_TRIG BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	LOAD_ON_TRIG BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	STSP_ON_TRIG BIT[4:3]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	TRIG_SRC_SEL BIT[2]
		SEL_SWI VALUE 0x0
		SEL_STMR VALUE 0x1
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_TOP_CMD ADDRESS 0x0004 C
RXFE_WB_TOP_CMD RESET_VALUE 0x00000000
	WB_STOPGATE_IMM_TRIG BIT[2]
	WB_STOPGATE_ARM BIT[1]
	SWI_STMR_TRIG BIT[0]

RXFE_WB_TOP_STATUS ADDRESS 0x0008 R
RXFE_WB_TOP_STATUS RESET_VALUE 0x00000000
	WB_GATE_OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	WB_STOPGATE_TRIGGERED BIT[1]
	WB_STOPGATE_ARMED BIT[0]

RXFE_WB_STOPGATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_WB_STOPGATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_WB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	IQMC_UPDT_ARMED BIT[26]
	IQMC_UPDT_TRIGGERED BIT[25]
	IQMC_UPDATED BIT[24]
	WBDC_UPDT_ARMED BIT[14]
	WBDC_UPDT_TRIGGERED BIT[13]
	WBDC_UPDATED BIT[12]
	WBDC_START_ARMED BIT[11]
	WBDC_START_TRIGGERED BIT[10]
	WBDC_STARTED BIT[9]
	WBDC_STOP_ARMED BIT[8]
	WBDC_STOP_TRIGGERED BIT[7]
	WBDC_STOPPED BIT[6]
	WBPWR_START_ARMED BIT[5]
	WBPWR_START_TRIGGERED BIT[4]
	WBPWR_STARTED BIT[3]
	WBPWR_STOP_ARMED BIT[2]
	WBPWR_STOP_TRIGGERED BIT[1]
	WBPWR_STOPPED BIT[0]

RXFE_WB_MISC_CFG ADDRESS 0x0014 RW
RXFE_WB_MISC_CFG RESET_VALUE 0x00000000
	VSHIFT_VAL BIT[6:5]
		NO_SHIFT VALUE 0x0
		LEFT_1 VALUE 0x1
		RIGHT_2 VALUE 0x2
		RIGHT_1 VALUE 0x3
	GDA4_EN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA3_EN BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA2_EN BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	GDA1_EN BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EC_ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CFG ADDRESS 0x0018 RW
RXFE_WB_WBPWR_CFG RESET_VALUE 0x00000000
	DEC_FACTOR BIT[4:2]
		DEC_BY_1 VALUE 0x0
		DEC_BY_2 VALUE 0x1
		DEC_BY_4 VALUE 0x2
		DEC_BY_8 VALUE 0x3
		DEC_BY_16 VALUE 0x4
	START_ALWAYS_ARMED BIT[1]
		NOT_ALWAYS_ARMED VALUE 0x0
		ALWAYS_ARMED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBPWR_CMD ADDRESS 0x001C C
RXFE_WB_WBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBPWR_START_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_WB_WBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_START_MASK ADDRESS 0x0024 RW
RXFE_WB_WBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_WB_WBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0028 RW
RXFE_WB_WBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBPWR_FINAL_ACC ADDRESS 0x002C R
RXFE_WB_WBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_WB_WBPWR_CURR_ACC ADDRESS 0x0030 R
RXFE_WB_WBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_WB_WBPWR_MAX_ACC ADDRESS 0x0034 R
RXFE_WB_WBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_WB_WBDC_CFG ADDRESS 0x0038 RW
RXFE_WB_WBDC_CFG RESET_VALUE 0x00000000
	LSHIFT_UPDATE_DELAY BIT[25:14]
	LSHIFT_RFIFUPD_MODE_EN BIT[13]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EST2_LEFT_SHIFT BIT[12:9]
	EST1_LEFT_SHIFT BIT[8:5]
	EST1_BYPASS BIT[4]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	OVRD_ENABLE BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ACC_UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DC_CAN_BYPASS BIT[1]
		NO_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_WB_WBDC_CMD ADDRESS 0x003C C
RXFE_WB_WBDC_CMD RESET_VALUE 0x00000000
	LSHIFT_UPDT_CMD BIT[7]
	ACC_CLR BIT[6]
	ACC_UPDT_IMM_TRIG BIT[5]
	ACC_UPDT_ARM BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_WB_WBDC_START_ACTION_SAMPLE ADDRESS 0x0040 RW
RXFE_WB_WBDC_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_STOP_ACTION_SAMPLE ADDRESS 0x0044 RW
RXFE_WB_WBDC_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE ADDRESS 0x0048 RW
RXFE_WB_WBDC_UPDATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_WBDC_UPDATE_DELAY ADDRESS 0x004C RW
RXFE_WB_WBDC_UPDATE_DELAY RESET_VALUE 0x00000000
	DELAY_VALUE BIT[9:0]

RXFE_WB_WBDC_OVRD_I ADDRESS 0x0050 RW
RXFE_WB_WBDC_OVRD_I RESET_VALUE 0x00000000
	OVRD_I BIT[17:0]

RXFE_WB_WBDC_OVRD_Q ADDRESS 0x0054 RW
RXFE_WB_WBDC_OVRD_Q RESET_VALUE 0x00000000
	OVRD_Q BIT[17:0]

RXFE_WB_WBDC_EST1_CURR_I ADDRESS 0x0058 R
RXFE_WB_WBDC_EST1_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST1_CURR_Q ADDRESS 0x005C R
RXFE_WB_WBDC_EST1_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_I ADDRESS 0x0060 R
RXFE_WB_WBDC_EST1_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST1_PREV_Q ADDRESS 0x0064 R
RXFE_WB_WBDC_EST1_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_I ADDRESS 0x0068 RW
RXFE_WB_WBDC_EST1_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST1_LOAD_Q ADDRESS 0x006C RW
RXFE_WB_WBDC_EST1_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_I ADDRESS 0x0070 R
RXFE_WB_WBDC_EST2_CURR_I RESET_VALUE 0x00000000
	CURR_I BIT[31:0]

RXFE_WB_WBDC_EST2_CURR_Q ADDRESS 0x0074 R
RXFE_WB_WBDC_EST2_CURR_Q RESET_VALUE 0x00000000
	CURR_Q BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_I ADDRESS 0x0078 R
RXFE_WB_WBDC_EST2_PREV_I RESET_VALUE 0x00000000
	PREV_I BIT[31:0]

RXFE_WB_WBDC_EST2_PREV_Q ADDRESS 0x007C R
RXFE_WB_WBDC_EST2_PREV_Q RESET_VALUE 0x00000000
	PREV_Q BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_I ADDRESS 0x0080 RW
RXFE_WB_WBDC_EST2_LOAD_I RESET_VALUE 0x00000000
	LOAD_I BIT[31:0]

RXFE_WB_WBDC_EST2_LOAD_Q ADDRESS 0x0084 RW
RXFE_WB_WBDC_EST2_LOAD_Q RESET_VALUE 0x00000000
	LOAD_Q BIT[31:0]

RXFE_WB_VSRC_CFG ADDRESS 0x0088 RW
RXFE_WB_VSRC_CFG RESET_VALUE 0x00000000
	SINC3_EN BIT[21]
		SINC2_ENABLED VALUE 0x0
		SINC3_ENABLED VALUE 0x1
	T1BYT2 BIT[20:14]
	TIMING_OFFSET BIT[13:0]

RXFE_WB_VSRC_T2BYT1M1 ADDRESS 0x008C RW
RXFE_WB_VSRC_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_CMD ADDRESS 0x0090 C
RXFE_WB_VSRC_CMD RESET_VALUE 0x00000000
	IMM_SNAPSHOT BIT[4]
	SCTR_LOAD BIT[3]
	APPLY_TIMING_OFFSET BIT[2]
	VSRC_UPDT_IMM_TRIG BIT[1]
	VSRC_UPDT_ARM BIT[0]

RXFE_WB_VSRC_STATUS ADDRESS 0x0094 R
RXFE_WB_VSRC_STATUS RESET_VALUE 0x00000000
	VSRC_UPDATED BIT[2]
	VSRC_UPDT_TRIGGERED BIT[1]
	VSRC_UPDT_ARMED BIT[0]

RXFE_WB_VSRC_UPDT_ACTION_SAMPLE ADDRESS 0x0098 RW
RXFE_WB_VSRC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_VSRC_CURR_T1BYT2 ADDRESS 0x009C R
RXFE_WB_VSRC_CURR_T1BYT2 RESET_VALUE 0x00000000
	T1BYT2 BIT[6:0]

RXFE_WB_VSRC_CURR_T2BYT1M1 ADDRESS 0x00A0 R
RXFE_WB_VSRC_CURR_T2BYT1M1 RESET_VALUE 0x00000000
	T2BYT1M1 BIT[31:0]

RXFE_WB_VSRC_SCTR_LOAD_VALUE ADDRESS 0x00A4 RW
RXFE_WB_VSRC_SCTR_LOAD_VALUE RESET_VALUE 0x00000000
	SCTR BIT[31:0]

RXFE_WB_VSRC_SCTR_WA ADDRESS 0x00A8 RW
RXFE_WB_VSRC_SCTR_WA RESET_VALUE 0x00000000
	WA_COUNT BIT[31:0]

RXFE_WB_VSRC_SCTR_SNAPSHOT ADDRESS 0x00AC R
RXFE_WB_VSRC_SCTR_SNAPSHOT RESET_VALUE 0x00000000
	SCTR_SNAPSHOT BIT[31:0]

RXFE_WB_VSRC_ACC_SNAPSHOT ADDRESS 0x00B0 R
RXFE_WB_VSRC_ACC_SNAPSHOT RESET_VALUE 0x00000000
	ACC_SNAPSHOT BIT[31:0]

RXFE_WB_DEC_FILT_CFG ADDRESS 0x00B4 RW
RXFE_WB_DEC_FILT_CFG RESET_VALUE 0x00000000
	DEC3_MODE BIT[7:6]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR2_HB VALUE 0x3
	DEC2_MODE BIT[5:4]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_FIR4 VALUE 0x3
	DEC1_MODE BIT[3:2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_FIR3 VALUE 0x2
		MODE_RSRV VALUE 0x3
	DEC0_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR2 VALUE 0x1
		MODE_RSRV_2 VALUE 0x2
		MODE_RSRV_3 VALUE 0x3

RXFE_WB_IQMC_CFG0 ADDRESS 0x00B8 RW
RXFE_WB_IQMC_CFG0 RESET_VALUE 0x00000000
	BYPASS BIT[11]
		NOT_BYPASED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_WB_IQMC_CFG1 ADDRESS 0x00BC RW
RXFE_WB_IQMC_CFG1 RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_CURR_VALS ADDRESS 0x00C0 R
RXFE_WB_IQMC_CURR_VALS RESET_VALUE 0x00000000
	B BIT[25:13]
	A BIT[12:0]

RXFE_WB_IQMC_UPDT_CMD ADDRESS 0x00C4 C
RXFE_WB_IQMC_UPDT_CMD RESET_VALUE 0x00000000
	UPDATE_IMM_TRIG BIT[1]
	UPDATE_ARM BIT[0]

RXFE_WB_IQMC_UPDT_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_WB_IQMC_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_WB_NOTCH_FILTn_CFG0(n):(0)-(3) ARRAY 0x000000CC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG0 ADDRESS 0x00CC RW
RXFE_WB_NOTCH_FILT0_CFG0 RESET_VALUE 0x00000000
	LEFT_SHIFT BIT[21:18]
	PHASE_INCR_REAL BIT[17:0]

RXFE_WB_NOTCH_FILTn_CFG1(n):(0)-(3) ARRAY 0x000000DC+0x4*n
RXFE_WB_NOTCH_FILT0_CFG1 ADDRESS 0x00DC RW
RXFE_WB_NOTCH_FILT0_CFG1 RESET_VALUE 0x00000000
	PHASE_INCR_IMAG BIT[17:0]

RXFE_WB_NOTCH_FILT01_CFG ADDRESS 0x00F0 RW
RXFE_WB_NOTCH_FILT01_CFG RESET_VALUE 0x00000000
	FILT01_ENABLE BIT[1:0]
		F0_F1_DISABLED VALUE 0x0
		ONLY_F0_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F0_F1_ENABLED VALUE 0x3

RXFE_WB_NOTCH_FILT23_CFG ADDRESS 0x00F4 RW
RXFE_WB_NOTCH_FILT23_CFG RESET_VALUE 0x00000000
	FILT23_ENABLE BIT[1:0]
		F2_F3_DISABLED VALUE 0x0
		ONLY_F2_ENABLED VALUE 0x1
		ILLEGAL VALUE 0x2
		F2_F3_ENABLED VALUE 0x3

RXFE_WB_SPARE_REG ADDRESS 0x00F8 RW
RXFE_WB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_15_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_NB_NB0 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb0 MODULE OFFSET=MODEM_TOP+0x01748000 MAX=MODEM_TOP+0x0174FFFF APRE= APOST=_NB0 SPRE= SPOST=_NB0 BPRE= BPOST=_NB0 ABPRE= ABPOST=_NB0 FPRE= FPOST=_NB0

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1]
	ARM BIT[0]

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1]
	ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	DVGA_GAIN_ARMED BIT[14]
	DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
	DVGA_GAIN_UPDATED BIT[12]
	CSR_FREQ_UPDATE_ARMED BIT[11]
	CSR_FREQ_UPDATE_TRIGGERED BIT[10]
	CSR_FREQ_UPDATED BIT[9]
	CSR_PHASE_UPDATE_ARMED BIT[8]
	CSR_PHASE_UPDATE_TRIGGERED BIT[7]
	CSR_PHASE_UPDATED BIT[6]
	NBPWR_START_ARMED BIT[5]
	NBPWR_START_TRIGGERED BIT[4]
	NBPWR_STARTED BIT[3]
	NBPWR_STOP_ARMED BIT[2]
	NBPWR_STOP_TRIGGERED BIT[1]
	NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13]
	LOCATION BIT[12]
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4]
	FREQUPD_IMM_TRIG BIT[3]
	FREQUPD_ARM BIT[2]
	PHASEUPD_IMM_TRIG BIT[1]
	PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[19]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[18:16]
	ICI_LENGTH BIT[15:12]
	ICI_BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	EQ_MODE BIT[10:9]
		MODE_BYPASS VALUE 0x0
		MODE_EQ1 VALUE 0x1
		MODE_EQ1EQ2 VALUE 0x2
		RESERVED VALUE 0x3
	DEC8_MODE BIT[8]
		MODE_BYPASS VALUE 0x0
		MODE_FIR VALUE 0x1
	DEC7_DS2_DIS BIT[7]
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5]
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC5_MODE BIT[2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR4 VALUE 0x1
	DEC4_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10]
	I BIT[9:0]

RXFE_NB_GDA ADDRESS 0x0068 RW
RXFE_NB_GDA RESET_VALUE 0x00000000
	EN3 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN2 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3]
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	FEEDFORWARD_MODE BIT[2]
		FEEDBACK_MODE VALUE 0x0
		FEEDFORWARD_MODE VALUE 0x1
	START_ALWAYS_ARMED BIT[1]
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG ADDRESS 0x0094 RW
RXFE_NB_DVGA_CFG RESET_VALUE 0x00000000
	UPDATE_DELAY BIT[13:4]
	ALWAYS_ARMED BIT[3]
	UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	OVERRIDE BIT[1]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	BYPASS BIT[0]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN ADDRESS 0x0098 RW
RXFE_NB_DVGA_RXFE_GAIN RESET_VALUE 0x00000000
	RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN ADDRESS 0x009C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN RESET_VALUE 0x00000000
	OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD ADDRESS 0x00A0 C
RXFE_NB_DVGA_CMD RESET_VALUE 0x00000000
	UPDT_ARM BIT[2]
	UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE ADDRESS 0x00A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK ADDRESS 0x00A8 RW
RXFE_NB_DVGA_UPDT_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[9]
		RND_10_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
	ROUND_ENABLE BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRUNC_BITS BIT[7:4]
	PCFL_FORMAT_SEL BIT[3:1]
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0]
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2]
	USE_THRES_ADDR BIT[1]
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0]
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7]
	BUFF_SIZE_P5 BIT[6:5]
	BUFF_SIZE_P3 BIT[4]
	BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6]
	STOP_MODE BIT[5]
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[4:3]
		SEL_WB0 VALUE 0x0
		SEL_WB1 VALUE 0x1
		SEL_WB2 VALUE 0x2
	HL_SEL BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16]
	INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3]
	RESEVED_BIT_3 BIT[2]
	STOP_ARM BIT[1]
	START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6]
	STOPPED BIT[5]
	STOP_TRIGGERED BIT[4]
	STOP_ARMED BIT[3]
	STARTED BIT[2]
	START_TRIGGERED BIT[1]
	START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_NB_NB1 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb1 MODULE OFFSET=MODEM_TOP+0x01750000 MAX=MODEM_TOP+0x01757FFF APRE= APOST=_NB1 SPRE= SPOST=_NB1 BPRE= BPOST=_NB1 ABPRE= ABPOST=_NB1 FPRE= FPOST=_NB1

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1]
	ARM BIT[0]

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1]
	ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	DVGA_GAIN_ARMED BIT[14]
	DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
	DVGA_GAIN_UPDATED BIT[12]
	CSR_FREQ_UPDATE_ARMED BIT[11]
	CSR_FREQ_UPDATE_TRIGGERED BIT[10]
	CSR_FREQ_UPDATED BIT[9]
	CSR_PHASE_UPDATE_ARMED BIT[8]
	CSR_PHASE_UPDATE_TRIGGERED BIT[7]
	CSR_PHASE_UPDATED BIT[6]
	NBPWR_START_ARMED BIT[5]
	NBPWR_START_TRIGGERED BIT[4]
	NBPWR_STARTED BIT[3]
	NBPWR_STOP_ARMED BIT[2]
	NBPWR_STOP_TRIGGERED BIT[1]
	NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13]
	LOCATION BIT[12]
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4]
	FREQUPD_IMM_TRIG BIT[3]
	FREQUPD_ARM BIT[2]
	PHASEUPD_IMM_TRIG BIT[1]
	PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[19]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[18:16]
	ICI_LENGTH BIT[15:12]
	ICI_BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	EQ_MODE BIT[10:9]
		MODE_BYPASS VALUE 0x0
		MODE_EQ1 VALUE 0x1
		MODE_EQ1EQ2 VALUE 0x2
		RESERVED VALUE 0x3
	DEC8_MODE BIT[8]
		MODE_BYPASS VALUE 0x0
		MODE_FIR VALUE 0x1
	DEC7_DS2_DIS BIT[7]
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5]
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC5_MODE BIT[2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR4 VALUE 0x1
	DEC4_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10]
	I BIT[9:0]

RXFE_NB_GDA ADDRESS 0x0068 RW
RXFE_NB_GDA RESET_VALUE 0x00000000
	EN3 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN2 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3]
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	FEEDFORWARD_MODE BIT[2]
		FEEDBACK_MODE VALUE 0x0
		FEEDFORWARD_MODE VALUE 0x1
	START_ALWAYS_ARMED BIT[1]
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG ADDRESS 0x0094 RW
RXFE_NB_DVGA_CFG RESET_VALUE 0x00000000
	UPDATE_DELAY BIT[13:4]
	ALWAYS_ARMED BIT[3]
	UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	OVERRIDE BIT[1]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	BYPASS BIT[0]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN ADDRESS 0x0098 RW
RXFE_NB_DVGA_RXFE_GAIN RESET_VALUE 0x00000000
	RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN ADDRESS 0x009C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN RESET_VALUE 0x00000000
	OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD ADDRESS 0x00A0 C
RXFE_NB_DVGA_CMD RESET_VALUE 0x00000000
	UPDT_ARM BIT[2]
	UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE ADDRESS 0x00A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK ADDRESS 0x00A8 RW
RXFE_NB_DVGA_UPDT_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[9]
		RND_10_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
	ROUND_ENABLE BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRUNC_BITS BIT[7:4]
	PCFL_FORMAT_SEL BIT[3:1]
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0]
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2]
	USE_THRES_ADDR BIT[1]
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0]
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7]
	BUFF_SIZE_P5 BIT[6:5]
	BUFF_SIZE_P3 BIT[4]
	BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6]
	STOP_MODE BIT[5]
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[4:3]
		SEL_WB0 VALUE 0x0
		SEL_WB1 VALUE 0x1
		SEL_WB2 VALUE 0x2
	HL_SEL BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16]
	INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3]
	RESEVED_BIT_3 BIT[2]
	STOP_ARM BIT[1]
	START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6]
	STOPPED BIT[5]
	STOP_TRIGGERED BIT[4]
	STOP_ARMED BIT[3]
	STARTED BIT[2]
	START_TRIGGERED BIT[1]
	START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_NB_NB2 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb2 MODULE OFFSET=MODEM_TOP+0x01758000 MAX=MODEM_TOP+0x0175FFFF APRE= APOST=_NB2 SPRE= SPOST=_NB2 BPRE= BPOST=_NB2 ABPRE= ABPOST=_NB2 FPRE= FPOST=_NB2

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1]
	ARM BIT[0]

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1]
	ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	DVGA_GAIN_ARMED BIT[14]
	DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
	DVGA_GAIN_UPDATED BIT[12]
	CSR_FREQ_UPDATE_ARMED BIT[11]
	CSR_FREQ_UPDATE_TRIGGERED BIT[10]
	CSR_FREQ_UPDATED BIT[9]
	CSR_PHASE_UPDATE_ARMED BIT[8]
	CSR_PHASE_UPDATE_TRIGGERED BIT[7]
	CSR_PHASE_UPDATED BIT[6]
	NBPWR_START_ARMED BIT[5]
	NBPWR_START_TRIGGERED BIT[4]
	NBPWR_STARTED BIT[3]
	NBPWR_STOP_ARMED BIT[2]
	NBPWR_STOP_TRIGGERED BIT[1]
	NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13]
	LOCATION BIT[12]
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4]
	FREQUPD_IMM_TRIG BIT[3]
	FREQUPD_ARM BIT[2]
	PHASEUPD_IMM_TRIG BIT[1]
	PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[19]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[18:16]
	ICI_LENGTH BIT[15:12]
	ICI_BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	EQ_MODE BIT[10:9]
		MODE_BYPASS VALUE 0x0
		MODE_EQ1 VALUE 0x1
		MODE_EQ1EQ2 VALUE 0x2
		RESERVED VALUE 0x3
	DEC8_MODE BIT[8]
		MODE_BYPASS VALUE 0x0
		MODE_FIR VALUE 0x1
	DEC7_DS2_DIS BIT[7]
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5]
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC5_MODE BIT[2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR4 VALUE 0x1
	DEC4_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10]
	I BIT[9:0]

RXFE_NB_GDA ADDRESS 0x0068 RW
RXFE_NB_GDA RESET_VALUE 0x00000000
	EN3 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN2 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3]
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	FEEDFORWARD_MODE BIT[2]
		FEEDBACK_MODE VALUE 0x0
		FEEDFORWARD_MODE VALUE 0x1
	START_ALWAYS_ARMED BIT[1]
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG ADDRESS 0x0094 RW
RXFE_NB_DVGA_CFG RESET_VALUE 0x00000000
	UPDATE_DELAY BIT[13:4]
	ALWAYS_ARMED BIT[3]
	UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	OVERRIDE BIT[1]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	BYPASS BIT[0]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN ADDRESS 0x0098 RW
RXFE_NB_DVGA_RXFE_GAIN RESET_VALUE 0x00000000
	RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN ADDRESS 0x009C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN RESET_VALUE 0x00000000
	OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD ADDRESS 0x00A0 C
RXFE_NB_DVGA_CMD RESET_VALUE 0x00000000
	UPDT_ARM BIT[2]
	UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE ADDRESS 0x00A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK ADDRESS 0x00A8 RW
RXFE_NB_DVGA_UPDT_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[9]
		RND_10_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
	ROUND_ENABLE BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRUNC_BITS BIT[7:4]
	PCFL_FORMAT_SEL BIT[3:1]
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0]
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2]
	USE_THRES_ADDR BIT[1]
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0]
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7]
	BUFF_SIZE_P5 BIT[6:5]
	BUFF_SIZE_P3 BIT[4]
	BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6]
	STOP_MODE BIT[5]
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[4:3]
		SEL_WB0 VALUE 0x0
		SEL_WB1 VALUE 0x1
		SEL_WB2 VALUE 0x2
	HL_SEL BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16]
	INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3]
	RESEVED_BIT_3 BIT[2]
	STOP_ARM BIT[1]
	START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6]
	STOPPED BIT[5]
	STOP_TRIGGERED BIT[4]
	STOP_ARMED BIT[3]
	STARTED BIT[2]
	START_TRIGGERED BIT[1]
	START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_NB_NB3 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb3 MODULE OFFSET=MODEM_TOP+0x01760000 MAX=MODEM_TOP+0x01767FFF APRE= APOST=_NB3 SPRE= SPOST=_NB3 BPRE= BPOST=_NB3 ABPRE= ABPOST=_NB3 FPRE= FPOST=_NB3

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1]
	ARM BIT[0]

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1]
	ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	DVGA_GAIN_ARMED BIT[14]
	DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
	DVGA_GAIN_UPDATED BIT[12]
	CSR_FREQ_UPDATE_ARMED BIT[11]
	CSR_FREQ_UPDATE_TRIGGERED BIT[10]
	CSR_FREQ_UPDATED BIT[9]
	CSR_PHASE_UPDATE_ARMED BIT[8]
	CSR_PHASE_UPDATE_TRIGGERED BIT[7]
	CSR_PHASE_UPDATED BIT[6]
	NBPWR_START_ARMED BIT[5]
	NBPWR_START_TRIGGERED BIT[4]
	NBPWR_STARTED BIT[3]
	NBPWR_STOP_ARMED BIT[2]
	NBPWR_STOP_TRIGGERED BIT[1]
	NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13]
	LOCATION BIT[12]
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4]
	FREQUPD_IMM_TRIG BIT[3]
	FREQUPD_ARM BIT[2]
	PHASEUPD_IMM_TRIG BIT[1]
	PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[19]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[18:16]
	ICI_LENGTH BIT[15:12]
	ICI_BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	EQ_MODE BIT[10:9]
		MODE_BYPASS VALUE 0x0
		MODE_EQ1 VALUE 0x1
		MODE_EQ1EQ2 VALUE 0x2
		RESERVED VALUE 0x3
	DEC8_MODE BIT[8]
		MODE_BYPASS VALUE 0x0
		MODE_FIR VALUE 0x1
	DEC7_DS2_DIS BIT[7]
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5]
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC5_MODE BIT[2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR4 VALUE 0x1
	DEC4_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10]
	I BIT[9:0]

RXFE_NB_GDA ADDRESS 0x0068 RW
RXFE_NB_GDA RESET_VALUE 0x00000000
	EN3 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN2 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3]
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	FEEDFORWARD_MODE BIT[2]
		FEEDBACK_MODE VALUE 0x0
		FEEDFORWARD_MODE VALUE 0x1
	START_ALWAYS_ARMED BIT[1]
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG ADDRESS 0x0094 RW
RXFE_NB_DVGA_CFG RESET_VALUE 0x00000000
	UPDATE_DELAY BIT[13:4]
	ALWAYS_ARMED BIT[3]
	UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	OVERRIDE BIT[1]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	BYPASS BIT[0]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN ADDRESS 0x0098 RW
RXFE_NB_DVGA_RXFE_GAIN RESET_VALUE 0x00000000
	RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN ADDRESS 0x009C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN RESET_VALUE 0x00000000
	OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD ADDRESS 0x00A0 C
RXFE_NB_DVGA_CMD RESET_VALUE 0x00000000
	UPDT_ARM BIT[2]
	UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE ADDRESS 0x00A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK ADDRESS 0x00A8 RW
RXFE_NB_DVGA_UPDT_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[9]
		RND_10_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
	ROUND_ENABLE BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRUNC_BITS BIT[7:4]
	PCFL_FORMAT_SEL BIT[3:1]
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0]
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2]
	USE_THRES_ADDR BIT[1]
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0]
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7]
	BUFF_SIZE_P5 BIT[6:5]
	BUFF_SIZE_P3 BIT[4]
	BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6]
	STOP_MODE BIT[5]
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[4:3]
		SEL_WB0 VALUE 0x0
		SEL_WB1 VALUE 0x1
		SEL_WB2 VALUE 0x2
	HL_SEL BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16]
	INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3]
	RESEVED_BIT_3 BIT[2]
	STOP_ARM BIT[1]
	START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6]
	STOPPED BIT[5]
	STOP_TRIGGERED BIT[4]
	STOP_ARMED BIT[3]
	STARTED BIT[2]
	START_TRIGGERED BIT[1]
	START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_NB_NB4 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb4 MODULE OFFSET=MODEM_TOP+0x01768000 MAX=MODEM_TOP+0x0176FFFF APRE= APOST=_NB4 SPRE= SPOST=_NB4 BPRE= BPOST=_NB4 ABPRE= ABPOST=_NB4 FPRE= FPOST=_NB4

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1]
	ARM BIT[0]

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1]
	ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	DVGA_GAIN_ARMED BIT[14]
	DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
	DVGA_GAIN_UPDATED BIT[12]
	CSR_FREQ_UPDATE_ARMED BIT[11]
	CSR_FREQ_UPDATE_TRIGGERED BIT[10]
	CSR_FREQ_UPDATED BIT[9]
	CSR_PHASE_UPDATE_ARMED BIT[8]
	CSR_PHASE_UPDATE_TRIGGERED BIT[7]
	CSR_PHASE_UPDATED BIT[6]
	NBPWR_START_ARMED BIT[5]
	NBPWR_START_TRIGGERED BIT[4]
	NBPWR_STARTED BIT[3]
	NBPWR_STOP_ARMED BIT[2]
	NBPWR_STOP_TRIGGERED BIT[1]
	NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13]
	LOCATION BIT[12]
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4]
	FREQUPD_IMM_TRIG BIT[3]
	FREQUPD_ARM BIT[2]
	PHASEUPD_IMM_TRIG BIT[1]
	PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[19]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[18:16]
	ICI_LENGTH BIT[15:12]
	ICI_BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	EQ_MODE BIT[10:9]
		MODE_BYPASS VALUE 0x0
		MODE_EQ1 VALUE 0x1
		MODE_EQ1EQ2 VALUE 0x2
		RESERVED VALUE 0x3
	DEC8_MODE BIT[8]
		MODE_BYPASS VALUE 0x0
		MODE_FIR VALUE 0x1
	DEC7_DS2_DIS BIT[7]
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5]
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC5_MODE BIT[2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR4 VALUE 0x1
	DEC4_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10]
	I BIT[9:0]

RXFE_NB_GDA ADDRESS 0x0068 RW
RXFE_NB_GDA RESET_VALUE 0x00000000
	EN3 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN2 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3]
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	FEEDFORWARD_MODE BIT[2]
		FEEDBACK_MODE VALUE 0x0
		FEEDFORWARD_MODE VALUE 0x1
	START_ALWAYS_ARMED BIT[1]
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG ADDRESS 0x0094 RW
RXFE_NB_DVGA_CFG RESET_VALUE 0x00000000
	UPDATE_DELAY BIT[13:4]
	ALWAYS_ARMED BIT[3]
	UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	OVERRIDE BIT[1]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	BYPASS BIT[0]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN ADDRESS 0x0098 RW
RXFE_NB_DVGA_RXFE_GAIN RESET_VALUE 0x00000000
	RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN ADDRESS 0x009C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN RESET_VALUE 0x00000000
	OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD ADDRESS 0x00A0 C
RXFE_NB_DVGA_CMD RESET_VALUE 0x00000000
	UPDT_ARM BIT[2]
	UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE ADDRESS 0x00A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK ADDRESS 0x00A8 RW
RXFE_NB_DVGA_UPDT_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[9]
		RND_10_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
	ROUND_ENABLE BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRUNC_BITS BIT[7:4]
	PCFL_FORMAT_SEL BIT[3:1]
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0]
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2]
	USE_THRES_ADDR BIT[1]
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0]
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7]
	BUFF_SIZE_P5 BIT[6:5]
	BUFF_SIZE_P3 BIT[4]
	BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6]
	STOP_MODE BIT[5]
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[4:3]
		SEL_WB0 VALUE 0x0
		SEL_WB1 VALUE 0x1
		SEL_WB2 VALUE 0x2
	HL_SEL BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16]
	INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3]
	RESEVED_BIT_3 BIT[2]
	STOP_ARM BIT[1]
	START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6]
	STOPPED BIT[5]
	STOP_TRIGGERED BIT[4]
	STOP_ARMED BIT[3]
	STARTED BIT[2]
	START_TRIGGERED BIT[1]
	START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_NB_NB5 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb5 MODULE OFFSET=MODEM_TOP+0x01770000 MAX=MODEM_TOP+0x01777FFF APRE= APOST=_NB5 SPRE= SPOST=_NB5 BPRE= BPOST=_NB5 ABPRE= ABPOST=_NB5 FPRE= FPOST=_NB5

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1]
	ARM BIT[0]

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1]
	ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	DVGA_GAIN_ARMED BIT[14]
	DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
	DVGA_GAIN_UPDATED BIT[12]
	CSR_FREQ_UPDATE_ARMED BIT[11]
	CSR_FREQ_UPDATE_TRIGGERED BIT[10]
	CSR_FREQ_UPDATED BIT[9]
	CSR_PHASE_UPDATE_ARMED BIT[8]
	CSR_PHASE_UPDATE_TRIGGERED BIT[7]
	CSR_PHASE_UPDATED BIT[6]
	NBPWR_START_ARMED BIT[5]
	NBPWR_START_TRIGGERED BIT[4]
	NBPWR_STARTED BIT[3]
	NBPWR_STOP_ARMED BIT[2]
	NBPWR_STOP_TRIGGERED BIT[1]
	NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13]
	LOCATION BIT[12]
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4]
	FREQUPD_IMM_TRIG BIT[3]
	FREQUPD_ARM BIT[2]
	PHASEUPD_IMM_TRIG BIT[1]
	PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[19]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[18:16]
	ICI_LENGTH BIT[15:12]
	ICI_BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	EQ_MODE BIT[10:9]
		MODE_BYPASS VALUE 0x0
		MODE_EQ1 VALUE 0x1
		MODE_EQ1EQ2 VALUE 0x2
		RESERVED VALUE 0x3
	DEC8_MODE BIT[8]
		MODE_BYPASS VALUE 0x0
		MODE_FIR VALUE 0x1
	DEC7_DS2_DIS BIT[7]
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5]
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC5_MODE BIT[2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR4 VALUE 0x1
	DEC4_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10]
	I BIT[9:0]

RXFE_NB_GDA ADDRESS 0x0068 RW
RXFE_NB_GDA RESET_VALUE 0x00000000
	EN3 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN2 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3]
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	FEEDFORWARD_MODE BIT[2]
		FEEDBACK_MODE VALUE 0x0
		FEEDFORWARD_MODE VALUE 0x1
	START_ALWAYS_ARMED BIT[1]
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG ADDRESS 0x0094 RW
RXFE_NB_DVGA_CFG RESET_VALUE 0x00000000
	UPDATE_DELAY BIT[13:4]
	ALWAYS_ARMED BIT[3]
	UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	OVERRIDE BIT[1]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	BYPASS BIT[0]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN ADDRESS 0x0098 RW
RXFE_NB_DVGA_RXFE_GAIN RESET_VALUE 0x00000000
	RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN ADDRESS 0x009C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN RESET_VALUE 0x00000000
	OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD ADDRESS 0x00A0 C
RXFE_NB_DVGA_CMD RESET_VALUE 0x00000000
	UPDT_ARM BIT[2]
	UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE ADDRESS 0x00A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK ADDRESS 0x00A8 RW
RXFE_NB_DVGA_UPDT_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[9]
		RND_10_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
	ROUND_ENABLE BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRUNC_BITS BIT[7:4]
	PCFL_FORMAT_SEL BIT[3:1]
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0]
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2]
	USE_THRES_ADDR BIT[1]
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0]
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7]
	BUFF_SIZE_P5 BIT[6:5]
	BUFF_SIZE_P3 BIT[4]
	BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6]
	STOP_MODE BIT[5]
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[4:3]
		SEL_WB0 VALUE 0x0
		SEL_WB1 VALUE 0x1
		SEL_WB2 VALUE 0x2
	HL_SEL BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16]
	INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3]
	RESEVED_BIT_3 BIT[2]
	STOP_ARM BIT[1]
	START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6]
	STOPPED BIT[5]
	STOP_TRIGGERED BIT[4]
	STOP_ARMED BIT[3]
	STARTED BIT[2]
	START_TRIGGERED BIT[1]
	START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_NB_NB6 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb6 MODULE OFFSET=MODEM_TOP+0x01778000 MAX=MODEM_TOP+0x0177FFFF APRE= APOST=_NB6 SPRE= SPOST=_NB6 BPRE= BPOST=_NB6 ABPRE= ABPOST=_NB6 FPRE= FPOST=_NB6

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1]
	ARM BIT[0]

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1]
	ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	DVGA_GAIN_ARMED BIT[14]
	DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
	DVGA_GAIN_UPDATED BIT[12]
	CSR_FREQ_UPDATE_ARMED BIT[11]
	CSR_FREQ_UPDATE_TRIGGERED BIT[10]
	CSR_FREQ_UPDATED BIT[9]
	CSR_PHASE_UPDATE_ARMED BIT[8]
	CSR_PHASE_UPDATE_TRIGGERED BIT[7]
	CSR_PHASE_UPDATED BIT[6]
	NBPWR_START_ARMED BIT[5]
	NBPWR_START_TRIGGERED BIT[4]
	NBPWR_STARTED BIT[3]
	NBPWR_STOP_ARMED BIT[2]
	NBPWR_STOP_TRIGGERED BIT[1]
	NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13]
	LOCATION BIT[12]
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4]
	FREQUPD_IMM_TRIG BIT[3]
	FREQUPD_ARM BIT[2]
	PHASEUPD_IMM_TRIG BIT[1]
	PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[19]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[18:16]
	ICI_LENGTH BIT[15:12]
	ICI_BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	EQ_MODE BIT[10:9]
		MODE_BYPASS VALUE 0x0
		MODE_EQ1 VALUE 0x1
		MODE_EQ1EQ2 VALUE 0x2
		RESERVED VALUE 0x3
	DEC8_MODE BIT[8]
		MODE_BYPASS VALUE 0x0
		MODE_FIR VALUE 0x1
	DEC7_DS2_DIS BIT[7]
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5]
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC5_MODE BIT[2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR4 VALUE 0x1
	DEC4_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10]
	I BIT[9:0]

RXFE_NB_GDA ADDRESS 0x0068 RW
RXFE_NB_GDA RESET_VALUE 0x00000000
	EN3 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN2 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3]
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	FEEDFORWARD_MODE BIT[2]
		FEEDBACK_MODE VALUE 0x0
		FEEDFORWARD_MODE VALUE 0x1
	START_ALWAYS_ARMED BIT[1]
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG ADDRESS 0x0094 RW
RXFE_NB_DVGA_CFG RESET_VALUE 0x00000000
	UPDATE_DELAY BIT[13:4]
	ALWAYS_ARMED BIT[3]
	UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	OVERRIDE BIT[1]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	BYPASS BIT[0]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN ADDRESS 0x0098 RW
RXFE_NB_DVGA_RXFE_GAIN RESET_VALUE 0x00000000
	RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN ADDRESS 0x009C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN RESET_VALUE 0x00000000
	OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD ADDRESS 0x00A0 C
RXFE_NB_DVGA_CMD RESET_VALUE 0x00000000
	UPDT_ARM BIT[2]
	UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE ADDRESS 0x00A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK ADDRESS 0x00A8 RW
RXFE_NB_DVGA_UPDT_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[9]
		RND_10_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
	ROUND_ENABLE BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRUNC_BITS BIT[7:4]
	PCFL_FORMAT_SEL BIT[3:1]
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0]
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2]
	USE_THRES_ADDR BIT[1]
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0]
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7]
	BUFF_SIZE_P5 BIT[6:5]
	BUFF_SIZE_P3 BIT[4]
	BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6]
	STOP_MODE BIT[5]
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[4:3]
		SEL_WB0 VALUE 0x0
		SEL_WB1 VALUE 0x1
		SEL_WB2 VALUE 0x2
	HL_SEL BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16]
	INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3]
	RESEVED_BIT_3 BIT[2]
	STOP_ARM BIT[1]
	START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6]
	STOPPED BIT[5]
	STOP_TRIGGERED BIT[4]
	STOP_ARMED BIT[3]
	STARTED BIT[2]
	START_TRIGGERED BIT[1]
	START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_NB_NB7 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb7 MODULE OFFSET=MODEM_TOP+0x01780000 MAX=MODEM_TOP+0x01787FFF APRE= APOST=_NB7 SPRE= SPOST=_NB7 BPRE= BPOST=_NB7 ABPRE= ABPOST=_NB7 FPRE= FPOST=_NB7

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1]
	ARM BIT[0]

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1]
	ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	DVGA_GAIN_ARMED BIT[14]
	DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
	DVGA_GAIN_UPDATED BIT[12]
	CSR_FREQ_UPDATE_ARMED BIT[11]
	CSR_FREQ_UPDATE_TRIGGERED BIT[10]
	CSR_FREQ_UPDATED BIT[9]
	CSR_PHASE_UPDATE_ARMED BIT[8]
	CSR_PHASE_UPDATE_TRIGGERED BIT[7]
	CSR_PHASE_UPDATED BIT[6]
	NBPWR_START_ARMED BIT[5]
	NBPWR_START_TRIGGERED BIT[4]
	NBPWR_STARTED BIT[3]
	NBPWR_STOP_ARMED BIT[2]
	NBPWR_STOP_TRIGGERED BIT[1]
	NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13]
	LOCATION BIT[12]
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4]
	FREQUPD_IMM_TRIG BIT[3]
	FREQUPD_ARM BIT[2]
	PHASEUPD_IMM_TRIG BIT[1]
	PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[19]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[18:16]
	ICI_LENGTH BIT[15:12]
	ICI_BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	EQ_MODE BIT[10:9]
		MODE_BYPASS VALUE 0x0
		MODE_EQ1 VALUE 0x1
		MODE_EQ1EQ2 VALUE 0x2
		RESERVED VALUE 0x3
	DEC8_MODE BIT[8]
		MODE_BYPASS VALUE 0x0
		MODE_FIR VALUE 0x1
	DEC7_DS2_DIS BIT[7]
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5]
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC5_MODE BIT[2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR4 VALUE 0x1
	DEC4_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10]
	I BIT[9:0]

RXFE_NB_GDA ADDRESS 0x0068 RW
RXFE_NB_GDA RESET_VALUE 0x00000000
	EN3 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN2 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3]
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	FEEDFORWARD_MODE BIT[2]
		FEEDBACK_MODE VALUE 0x0
		FEEDFORWARD_MODE VALUE 0x1
	START_ALWAYS_ARMED BIT[1]
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG ADDRESS 0x0094 RW
RXFE_NB_DVGA_CFG RESET_VALUE 0x00000000
	UPDATE_DELAY BIT[13:4]
	ALWAYS_ARMED BIT[3]
	UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	OVERRIDE BIT[1]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	BYPASS BIT[0]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN ADDRESS 0x0098 RW
RXFE_NB_DVGA_RXFE_GAIN RESET_VALUE 0x00000000
	RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN ADDRESS 0x009C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN RESET_VALUE 0x00000000
	OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD ADDRESS 0x00A0 C
RXFE_NB_DVGA_CMD RESET_VALUE 0x00000000
	UPDT_ARM BIT[2]
	UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE ADDRESS 0x00A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK ADDRESS 0x00A8 RW
RXFE_NB_DVGA_UPDT_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[9]
		RND_10_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
	ROUND_ENABLE BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRUNC_BITS BIT[7:4]
	PCFL_FORMAT_SEL BIT[3:1]
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0]
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2]
	USE_THRES_ADDR BIT[1]
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0]
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7]
	BUFF_SIZE_P5 BIT[6:5]
	BUFF_SIZE_P3 BIT[4]
	BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6]
	STOP_MODE BIT[5]
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[4:3]
		SEL_WB0 VALUE 0x0
		SEL_WB1 VALUE 0x1
		SEL_WB2 VALUE 0x2
	HL_SEL BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16]
	INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3]
	RESEVED_BIT_3 BIT[2]
	STOP_ARM BIT[1]
	START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6]
	STOPPED BIT[5]
	STOP_TRIGGERED BIT[4]
	STOP_ARMED BIT[3]
	STARTED BIT[2]
	START_TRIGGERED BIT[1]
	START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_NB_NB8 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb8 MODULE OFFSET=MODEM_TOP+0x01788000 MAX=MODEM_TOP+0x0178FFFF APRE= APOST=_NB8 SPRE= SPOST=_NB8 BPRE= BPOST=_NB8 ABPRE= ABPOST=_NB8 FPRE= FPOST=_NB8

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1]
	ARM BIT[0]

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1]
	ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	DVGA_GAIN_ARMED BIT[14]
	DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
	DVGA_GAIN_UPDATED BIT[12]
	CSR_FREQ_UPDATE_ARMED BIT[11]
	CSR_FREQ_UPDATE_TRIGGERED BIT[10]
	CSR_FREQ_UPDATED BIT[9]
	CSR_PHASE_UPDATE_ARMED BIT[8]
	CSR_PHASE_UPDATE_TRIGGERED BIT[7]
	CSR_PHASE_UPDATED BIT[6]
	NBPWR_START_ARMED BIT[5]
	NBPWR_START_TRIGGERED BIT[4]
	NBPWR_STARTED BIT[3]
	NBPWR_STOP_ARMED BIT[2]
	NBPWR_STOP_TRIGGERED BIT[1]
	NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13]
	LOCATION BIT[12]
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4]
	FREQUPD_IMM_TRIG BIT[3]
	FREQUPD_ARM BIT[2]
	PHASEUPD_IMM_TRIG BIT[1]
	PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[19]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[18:16]
	ICI_LENGTH BIT[15:12]
	ICI_BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	EQ_MODE BIT[10:9]
		MODE_BYPASS VALUE 0x0
		MODE_EQ1 VALUE 0x1
		MODE_EQ1EQ2 VALUE 0x2
		RESERVED VALUE 0x3
	DEC8_MODE BIT[8]
		MODE_BYPASS VALUE 0x0
		MODE_FIR VALUE 0x1
	DEC7_DS2_DIS BIT[7]
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5]
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC5_MODE BIT[2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR4 VALUE 0x1
	DEC4_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10]
	I BIT[9:0]

RXFE_NB_GDA ADDRESS 0x0068 RW
RXFE_NB_GDA RESET_VALUE 0x00000000
	EN3 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN2 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3]
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	FEEDFORWARD_MODE BIT[2]
		FEEDBACK_MODE VALUE 0x0
		FEEDFORWARD_MODE VALUE 0x1
	START_ALWAYS_ARMED BIT[1]
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG ADDRESS 0x0094 RW
RXFE_NB_DVGA_CFG RESET_VALUE 0x00000000
	UPDATE_DELAY BIT[13:4]
	ALWAYS_ARMED BIT[3]
	UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	OVERRIDE BIT[1]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	BYPASS BIT[0]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN ADDRESS 0x0098 RW
RXFE_NB_DVGA_RXFE_GAIN RESET_VALUE 0x00000000
	RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN ADDRESS 0x009C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN RESET_VALUE 0x00000000
	OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD ADDRESS 0x00A0 C
RXFE_NB_DVGA_CMD RESET_VALUE 0x00000000
	UPDT_ARM BIT[2]
	UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE ADDRESS 0x00A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK ADDRESS 0x00A8 RW
RXFE_NB_DVGA_UPDT_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[9]
		RND_10_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
	ROUND_ENABLE BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRUNC_BITS BIT[7:4]
	PCFL_FORMAT_SEL BIT[3:1]
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0]
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2]
	USE_THRES_ADDR BIT[1]
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0]
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7]
	BUFF_SIZE_P5 BIT[6:5]
	BUFF_SIZE_P3 BIT[4]
	BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6]
	STOP_MODE BIT[5]
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[4:3]
		SEL_WB0 VALUE 0x0
		SEL_WB1 VALUE 0x1
		SEL_WB2 VALUE 0x2
	HL_SEL BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16]
	INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3]
	RESEVED_BIT_3 BIT[2]
	STOP_ARM BIT[1]
	START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6]
	STOPPED BIT[5]
	STOP_TRIGGERED BIT[4]
	STOP_ARMED BIT[3]
	STARTED BIT[2]
	START_TRIGGERED BIT[1]
	START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_NB_NB9 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb9 MODULE OFFSET=MODEM_TOP+0x01790000 MAX=MODEM_TOP+0x01797FFF APRE= APOST=_NB9 SPRE= SPOST=_NB9 BPRE= BPOST=_NB9 ABPRE= ABPOST=_NB9 FPRE= FPOST=_NB9

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1]
	ARM BIT[0]

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1]
	ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	DVGA_GAIN_ARMED BIT[14]
	DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
	DVGA_GAIN_UPDATED BIT[12]
	CSR_FREQ_UPDATE_ARMED BIT[11]
	CSR_FREQ_UPDATE_TRIGGERED BIT[10]
	CSR_FREQ_UPDATED BIT[9]
	CSR_PHASE_UPDATE_ARMED BIT[8]
	CSR_PHASE_UPDATE_TRIGGERED BIT[7]
	CSR_PHASE_UPDATED BIT[6]
	NBPWR_START_ARMED BIT[5]
	NBPWR_START_TRIGGERED BIT[4]
	NBPWR_STARTED BIT[3]
	NBPWR_STOP_ARMED BIT[2]
	NBPWR_STOP_TRIGGERED BIT[1]
	NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13]
	LOCATION BIT[12]
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4]
	FREQUPD_IMM_TRIG BIT[3]
	FREQUPD_ARM BIT[2]
	PHASEUPD_IMM_TRIG BIT[1]
	PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[19]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[18:16]
	ICI_LENGTH BIT[15:12]
	ICI_BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	EQ_MODE BIT[10:9]
		MODE_BYPASS VALUE 0x0
		MODE_EQ1 VALUE 0x1
		MODE_EQ1EQ2 VALUE 0x2
		RESERVED VALUE 0x3
	DEC8_MODE BIT[8]
		MODE_BYPASS VALUE 0x0
		MODE_FIR VALUE 0x1
	DEC7_DS2_DIS BIT[7]
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5]
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC5_MODE BIT[2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR4 VALUE 0x1
	DEC4_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10]
	I BIT[9:0]

RXFE_NB_GDA ADDRESS 0x0068 RW
RXFE_NB_GDA RESET_VALUE 0x00000000
	EN3 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN2 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3]
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	FEEDFORWARD_MODE BIT[2]
		FEEDBACK_MODE VALUE 0x0
		FEEDFORWARD_MODE VALUE 0x1
	START_ALWAYS_ARMED BIT[1]
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG ADDRESS 0x0094 RW
RXFE_NB_DVGA_CFG RESET_VALUE 0x00000000
	UPDATE_DELAY BIT[13:4]
	ALWAYS_ARMED BIT[3]
	UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	OVERRIDE BIT[1]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	BYPASS BIT[0]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN ADDRESS 0x0098 RW
RXFE_NB_DVGA_RXFE_GAIN RESET_VALUE 0x00000000
	RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN ADDRESS 0x009C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN RESET_VALUE 0x00000000
	OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD ADDRESS 0x00A0 C
RXFE_NB_DVGA_CMD RESET_VALUE 0x00000000
	UPDT_ARM BIT[2]
	UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE ADDRESS 0x00A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK ADDRESS 0x00A8 RW
RXFE_NB_DVGA_UPDT_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[9]
		RND_10_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
	ROUND_ENABLE BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRUNC_BITS BIT[7:4]
	PCFL_FORMAT_SEL BIT[3:1]
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0]
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2]
	USE_THRES_ADDR BIT[1]
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0]
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7]
	BUFF_SIZE_P5 BIT[6:5]
	BUFF_SIZE_P3 BIT[4]
	BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6]
	STOP_MODE BIT[5]
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[4:3]
		SEL_WB0 VALUE 0x0
		SEL_WB1 VALUE 0x1
		SEL_WB2 VALUE 0x2
	HL_SEL BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16]
	INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3]
	RESEVED_BIT_3 BIT[2]
	STOP_ARM BIT[1]
	START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6]
	STOPPED BIT[5]
	STOP_TRIGGERED BIT[4]
	STOP_ARMED BIT[3]
	STARTED BIT[2]
	START_TRIGGERED BIT[1]
	START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.RXFE_NB_NB10 (level 4)
----------------------------------------------------------------------------------------
rxfe_nb_nb10 MODULE OFFSET=MODEM_TOP+0x01798000 MAX=MODEM_TOP+0x0179FFFF APRE= APOST=_NB10 SPRE= SPOST=_NB10 BPRE= BPOST=_NB10 ABPRE= ABPOST=_NB10 FPRE= FPOST=_NB10

RXFE_NB_TOP_CTL ADDRESS 0x0000 RW
RXFE_NB_TOP_CTL RESET_VALUE 0x00000000
	STSP_ON_TRIG BIT[3:2]
		NO_OP VALUE 0x0
		START_ON_TRIG VALUE 0x1
		STOP_ON_TRIG VALUE 0x2
		ILLEGAL VALUE 0x3
	CLEAR BIT[1]
		NOT_CLEAR VALUE 0x0
		CLEAR VALUE 0x1
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_GATE_CMD ADDRESS 0x0004 C
RXFE_NB_GATE_CMD RESET_VALUE 0x00000000
	IMM_TRIG BIT[1]
	ARM BIT[0]

RXFE_NB_GATE_STATUS ADDRESS 0x0008 R
RXFE_NB_GATE_STATUS RESET_VALUE 0x00000000
	OPEN BIT[2]
		CLOSED VALUE 0x0
		OPEN VALUE 0x1
	TRIGGERED BIT[1]
	ARMED BIT[0]

RXFE_NB_GATE_ACTION_SAMPLE ADDRESS 0x000C RW
RXFE_NB_GATE_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_TIMINGCTL_STATUS ADDRESS 0x0010 R
RXFE_NB_TIMINGCTL_STATUS RESET_VALUE 0x00000000
	DVGA_GAIN_ARMED BIT[14]
	DVGA_GAIN_UPDATE_TRIGGERED BIT[13]
	DVGA_GAIN_UPDATED BIT[12]
	CSR_FREQ_UPDATE_ARMED BIT[11]
	CSR_FREQ_UPDATE_TRIGGERED BIT[10]
	CSR_FREQ_UPDATED BIT[9]
	CSR_PHASE_UPDATE_ARMED BIT[8]
	CSR_PHASE_UPDATE_TRIGGERED BIT[7]
	CSR_PHASE_UPDATED BIT[6]
	NBPWR_START_ARMED BIT[5]
	NBPWR_START_TRIGGERED BIT[4]
	NBPWR_STARTED BIT[3]
	NBPWR_STOP_ARMED BIT[2]
	NBPWR_STOP_TRIGGERED BIT[1]
	NBPWR_STOPPED BIT[0]

RXFE_NB_CSR_CFG ADDRESS 0x0014 RW
RXFE_NB_CSR_CFG RESET_VALUE 0x00000000
	RESRVED_15_13 BIT[15:13]
	LOCATION BIT[12]
		FRONT_OF_NB VALUE 0x0
		AFTER_NBDC VALUE 0x1
	BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	UPDATE_MODE BIT[10]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	DELAY_VALUE BIT[9:0]

RXFE_NB_CSR_CMD ADDRESS 0x0018 C
RXFE_NB_CSR_CMD RESET_VALUE 0x00000000
	PHASE_ACCUM_CLR BIT[4]
	FREQUPD_IMM_TRIG BIT[3]
	FREQUPD_ARM BIT[2]
	PHASEUPD_IMM_TRIG BIT[1]
	PHASEUPD_ARM BIT[0]

RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE ADDRESS 0x001C RW
RXFE_NB_CSR_PHASEUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE ADDRESS 0x0020 RW
RXFE_NB_CSR_FREQUPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_CSR_PHASE_OFFSET ADDRESS 0x0024 RW
RXFE_NB_CSR_PHASE_OFFSET RESET_VALUE 0x00000000
	CSR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_FREQ_OFFSET ADDRESS 0x0028 RW
RXFE_NB_CSR_FREQ_OFFSET RESET_VALUE 0x00000000
	CSR_FREQ_OFFSET BIT[28:0]

RXFE_NB_CSR_CURR_PHASE_OFFSET ADDRESS 0x002C R
RXFE_NB_CSR_CURR_PHASE_OFFSET RESET_VALUE 0x00000000
	CURR_PHASE_OFFSET BIT[9:0]

RXFE_NB_CSR_CURR_FREQ_OFFSET ADDRESS 0x0030 R
RXFE_NB_CSR_CURR_FREQ_OFFSET RESET_VALUE 0x00000000
	CURR_FREQ_OFFSET BIT[28:0]

RXFE_NB_FILTERS_CFG ADDRESS 0x0034 RW
RXFE_NB_FILTERS_CFG RESET_VALUE 0x00000000
	NBDC_COMP_EN BIT[19]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ICI_TRUNC_BITS BIT[18:16]
	ICI_LENGTH BIT[15:12]
	ICI_BYPASS BIT[11]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1
	EQ_MODE BIT[10:9]
		MODE_BYPASS VALUE 0x0
		MODE_EQ1 VALUE 0x1
		MODE_EQ1EQ2 VALUE 0x2
		RESERVED VALUE 0x3
	DEC8_MODE BIT[8]
		MODE_BYPASS VALUE 0x0
		MODE_FIR VALUE 0x1
	DEC7_DS2_DIS BIT[7]
		DS2_EN VALUE 0x0
		DS2_BYPASS VALUE 0x1
	DEC7_MODE BIT[6:5]
		MODE_BYPASS VALUE 0x0
		MODE_NQHB VALUE 0x1
		MODE_FIR1HB VALUE 0x2
		MODE_FIR1NQHB VALUE 0x3
	DEC6_MODE BIT[4:3]
		MODE_BYPASS VALUE 0x0
		MODE_HB VALUE 0x1
		MODE_FIR2HB VALUE 0x2
		MODE_FIR2HB2 VALUE 0x3
	DEC5_MODE BIT[2]
		MODE_BYPASS VALUE 0x0
		MODE_FIR4 VALUE 0x1
	DEC4_MODE BIT[1:0]
		MODE_BYPASS VALUE 0x0
		MODE_FIR3 VALUE 0x1
		MODE_FIR5 VALUE 0x2
		MODE_FIR6 VALUE 0x3

RXFE_NB_ICI_COEFc(c):(0)-(10) ARRAY 0x0000003C+0x4*c
RXFE_NB_ICI_COEF0 ADDRESS 0x003C RW
RXFE_NB_ICI_COEF0 RESET_VALUE 0x00000000
	Q BIT[19:10]
	I BIT[9:0]

RXFE_NB_GDA ADDRESS 0x0068 RW
RXFE_NB_GDA RESET_VALUE 0x00000000
	EN3 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN2 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBDC_COMPVAL_I ADDRESS 0x006C RW
RXFE_NB_NBDC_COMPVAL_I RESET_VALUE 0x00000000
	COMPVAL_I BIT[17:0]

RXFE_NB_NBDC_COMPVAL_Q ADDRESS 0x0070 RW
RXFE_NB_NBDC_COMPVAL_Q RESET_VALUE 0x00000000
	COMPVAL_Q BIT[17:0]

RXFE_NB_NBPWR_CFG ADDRESS 0x0074 RW
RXFE_NB_NBPWR_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[5:3]
		RND_14_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
		RND_10_LSB VALUE 0x2
		RND_8_LSB VALUE 0x3
		RND_6_LSB VALUE 0x4
	FEEDFORWARD_MODE BIT[2]
		FEEDBACK_MODE VALUE 0x0
		FEEDFORWARD_MODE VALUE 0x1
	START_ALWAYS_ARMED BIT[1]
	ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RXFE_NB_NBPWR_CMD ADDRESS 0x0078 C
RXFE_NB_NBPWR_CMD RESET_VALUE 0x00000000
	ACC_CLR BIT[5]
	MAX_CLR BIT[4]
	START_IMM_TRIG BIT[3]
	START_ARM BIT[2]
	STOP_IMM_TRIG BIT[1]
	STOP_ARM BIT[0]

RXFE_NB_NBPWR_START_ACTION_SAMPLE ADDRESS 0x007C RW
RXFE_NB_NBPWR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_START_MASK ADDRESS 0x0080 RW
RXFE_NB_NBPWR_START_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_NBPWR_STOP_ACTION_SAMPLE ADDRESS 0x0084 RW
RXFE_NB_NBPWR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_NBPWR_FINAL_ACC ADDRESS 0x0088 R
RXFE_NB_NBPWR_FINAL_ACC RESET_VALUE 0x00000000
	FINAL_ACC BIT[31:0]

RXFE_NB_NBPWR_CURR_ACC ADDRESS 0x008C R
RXFE_NB_NBPWR_CURR_ACC RESET_VALUE 0x00000000
	CURR_ACC BIT[31:0]

RXFE_NB_NBPWR_MAX_ACC ADDRESS 0x0090 R
RXFE_NB_NBPWR_MAX_ACC RESET_VALUE 0x00000000
	MAX_ACC BIT[31:0]

RXFE_NB_DVGA_CFG ADDRESS 0x0094 RW
RXFE_NB_DVGA_CFG RESET_VALUE 0x00000000
	UPDATE_DELAY BIT[13:4]
	ALWAYS_ARMED BIT[3]
	UPDATE_MODE BIT[2]
		USE_SBI_DONE VALUE 0x0
		USE_SAMPLE_CNTR VALUE 0x1
	OVERRIDE BIT[1]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	BYPASS BIT[0]
		NOT_BYPASSED VALUE 0x0
		BYPASSED VALUE 0x1

RXFE_NB_DVGA_RXFE_GAIN ADDRESS 0x0098 RW
RXFE_NB_DVGA_RXFE_GAIN RESET_VALUE 0x00000000
	RXFE_GAIN BIT[10:0]

RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN ADDRESS 0x009C RW
RXFE_NB_DVGA_OVERRIDE_DVGA_GAIN RESET_VALUE 0x00000000
	OVERRIDE_DVGA_GAIN BIT[10:0]

RXFE_NB_DVGA_CMD ADDRESS 0x00A0 C
RXFE_NB_DVGA_CMD RESET_VALUE 0x00000000
	UPDT_ARM BIT[2]
	UPDT_IMM_TRIG BIT[1]

RXFE_NB_DVGA_UPDT_ACTION_SAMPLE ADDRESS 0x00A4 RW
RXFE_NB_DVGA_UPDT_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_DVGA_UPDT_MASK ADDRESS 0x00A8 RW
RXFE_NB_DVGA_UPDT_MASK RESET_VALUE 0x00000000
	MASK BIT[31:0]

RXFE_NB_FINAL_BITWIDTHS_CFG ADDRESS 0x00AC RW
RXFE_NB_FINAL_BITWIDTHS_CFG RESET_VALUE 0x00000000
	ROUND_MODE BIT[9]
		RND_10_LSB VALUE 0x0
		RND_12_LSB VALUE 0x1
	ROUND_ENABLE BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRUNC_BITS BIT[7:4]
	PCFL_FORMAT_SEL BIT[3:1]
		PCFL_10_4 VALUE 0x0
		PCFL_12_4 VALUE 0x1
		PCFL_16_4 VALUE 0x2
		PCFL_20_4 VALUE 0x3
		PCFL_24_4 VALUE 0x4
	PCFL_BYPASS_N BIT[0]
		BYPASSED VALUE 0x0
		NOT_BYPASSED VALUE 0x1

RXFE_NB_WTR_CFG ADDRESS 0x00B0 RW
RXFE_NB_WTR_CFG RESET_VALUE 0x00000000
	THRES_OR_LAST_ADDR BIT[17:2]
	USE_THRES_ADDR BIT[1]
		DONT_USE VALUE 0x0
		USE VALUE 0x1
	MODE BIT[0]
		FUNC_MODE VALUE 0x0
		DEBUG_MODE VALUE 0x1

RXFE_NB_WTR_FUNC_CFG ADDRESS 0x00B4 RW
RXFE_NB_WTR_FUNC_CFG RESET_VALUE 0x00000000
	DS_BY_2 BIT[24]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OFFSET BIT[22:7]
	BUFF_SIZE_P5 BIT[6:5]
	BUFF_SIZE_P3 BIT[4]
	BUFF_SIZE_P2 BIT[3:0]

RXFE_NB_WTR_DBG_CFG0 ADDRESS 0x00B8 RW
RXFE_NB_WTR_DBG_CFG0 RESET_VALUE 0x00000000
	USE_FUNC_DATA BIT[6]
	STOP_MODE BIT[5]
		START_STOP VALUE 0x0
		START_END_ADDR VALUE 0x1
	MCTR_SEL BIT[4:3]
		SEL_WB0 VALUE 0x0
		SEL_WB1 VALUE 0x1
		SEL_WB2 VALUE 0x2
	HL_SEL BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	INPUT_SEL BIT[1:0]

RXFE_NB_WTR_DBG_CFG1 ADDRESS 0x00BC RW
RXFE_NB_WTR_DBG_CFG1 RESET_VALUE 0x00000000
	WA_ADDR BIT[31:16]
	INIT_ADDR BIT[15:0]

RXFE_NB_WTR_CMD ADDRESS 0x00C0 C
RXFE_NB_WTR_CMD RESET_VALUE 0x00000000
	CLEAR_LA_DONE BIT[3]
	RESEVED_BIT_3 BIT[2]
	STOP_ARM BIT[1]
	START_ARM BIT[0]

RXFE_NB_WTR_START_ACTION_SAMPLE ADDRESS 0x00C4 RW
RXFE_NB_WTR_START_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STOP_ACTION_SAMPLE ADDRESS 0x00C8 RW
RXFE_NB_WTR_STOP_ACTION_SAMPLE RESET_VALUE 0x00000000
	ACTION_SAMPLE BIT[31:0]

RXFE_NB_WTR_STATUS ADDRESS 0x00D0 R
RXFE_NB_WTR_STATUS RESET_VALUE 0x00000000
	LA_DONE BIT[6]
	STOPPED BIT[5]
	STOP_TRIGGERED BIT[4]
	STOP_ARMED BIT[3]
	STARTED BIT[2]
	START_TRIGGERED BIT[1]
	START_ARMED BIT[0]

RXFE_NB_WTR_ADDR_SNAPSHOT ADDRESS 0x00D4 R
RXFE_NB_WTR_ADDR_SNAPSHOT RESET_VALUE 0x00000000
	SNAPSHOT BIT[15:0]

RXFE_NB_SPARE_REG ADDRESS 0x00D8 RW
RXFE_NB_SPARE_REG RESET_VALUE 0x00000000
	SPARE_BITS_31_0 BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.DTR_EVT (level 4)
----------------------------------------------------------------------------------------
dtr_evt MODULE OFFSET=MODEM_TOP+0x017A0000 MAX=MODEM_TOP+0x017A7FFF APRE= APOST= SPRE= SPOST= BPRE= BPOST= ABPRE= ABPOST= FPRE= FPOST=

DTR_TXFE0_START ADDRESS 0x0000 RW
DTR_TXFE0_START RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_TXFE0_START_DAC_CLK_OFFSET ADDRESS 0x0004 RW
DTR_TXFE0_START_DAC_CLK_OFFSET RESET_VALUE 0x00000000
	DAC_CLK_OFFSET BIT[4:0]

DTR_TXFE0_STOP ADDRESS 0x0008 RW
DTR_TXFE0_STOP RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_DAC0_IREF_UPDATE_START ADDRESS 0x0024 RW
DTR_DAC0_IREF_UPDATE_START RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_DAC0_IREF_UPDATE_STOP ADDRESS 0x0028 RW
DTR_DAC0_IREF_UPDATE_STOP RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_TXFE0_IMMEDIATE_UPDATE_EN ADDRESS 0x002C RW
DTR_TXFE0_IMMEDIATE_UPDATE_EN RESET_VALUE 0x00000000
	G26_EN_SPI_ENABLE BIT[26]
	G25_EN_DAC_IREF_UPDATE BIT[25]
	G24_EN_CA_CFG_UPDATE BIT[24]
	G23_EN_QPT_GH_UPDATE BIT[23]
	G22_EN_UDM1_DPET_TAU_UPDATE BIT[22]
	G21_EN_ET_DM23_TAU_UPDATE BIT[21]
	G20_EN_TXET_DCOC_UPDATE BIT[20]
	G19_EN_TXET_UPDATE BIT[19]
	G18_EN_TXRFI_DCOC_UPDATE BIT[18]
	G17_EN_TXRFI_UPDATE BIT[17]
	G16_EN_TXRFI_IQMC_UPDATE BIT[16]
	G15_EN_TXRFI_GAIN2_UPDATE BIT[15]
	G14_EN_TXRFI_GAIN_UPDATE BIT[14]
	G13_EN_TXRFI_CFG_UPDATE BIT[13]
	G12_EN_RUNLENGTH_BYPASSVAL_UPDATE BIT[12]
	G11_EN_QPT_CFG_UPDATE BIT[11]
	G10_EN_VDP_OVRD_INIT_UPDATE BIT[10]
	G9_EN_DYN_BYPASS_UPDATE BIT[9]
	G8_EN_QPT_SPDM3_TAU_UPDATE BIT[8]
	G7_EN_LUT_CFG_UPDATE BIT[7]
	G6_EN_DPSEL_DPD_CFG_UPDATE BIT[6]
	G5_EN_ROTATOR_CFG_UPDATE BIT[5]
	G4_EN_ROTATOR_INIT_CFG_UPDATE BIT[4]
	G3_EN_PPDS_GAIN_UPDATE BIT[3]
	G2_EN_DPSEL_CFG_UPDATE BIT[2]
	G1_EN_ENVRAMP_CFG_UPDATE BIT[1]
	G0_EN_ENVRAMP_ARM_UPDATE BIT[0]

DTR_TXFE0_CURRENT_SAMPLE_COUNT ADDRESS 0x0030 R
DTR_TXFE0_CURRENT_SAMPLE_COUNT RESET_VALUE 0x00000000
	SAMPLE_COUNT BIT[15:0]

DTR_TXFE0_CALIBRATION_MODE ADDRESS 0x003C RW
DTR_TXFE0_CALIBRATION_MODE RESET_VALUE 0x00000000
	CALIBRATION_MODE BIT[1:0]

DTR_TXFE1_START ADDRESS 0x0040 RW
DTR_TXFE1_START RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_TXFE1_START_DAC_CLK_OFFSET ADDRESS 0x0044 RW
DTR_TXFE1_START_DAC_CLK_OFFSET RESET_VALUE 0x00000000
	DAC_CLK_OFFSET BIT[4:0]

DTR_TXFE1_STOP ADDRESS 0x0048 RW
DTR_TXFE1_STOP RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_DAC1_IREF_UPDATE_START ADDRESS 0x0064 RW
DTR_DAC1_IREF_UPDATE_START RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_DAC1_IREF_UPDATE_STOP ADDRESS 0x0068 RW
DTR_DAC1_IREF_UPDATE_STOP RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_TXFE1_IMMEDIATE_UPDATE_EN ADDRESS 0x006C RW
DTR_TXFE1_IMMEDIATE_UPDATE_EN RESET_VALUE 0x00000000
	G26_EN_SPI_ENABLE BIT[26]
	G25_EN_DAC_IREF_UPDATE BIT[25]
	G24_EN_CA_CFG_UPDATE BIT[24]
	G23_EN_QPT_GH_UPDATE BIT[23]
	G22_EN_UDM1_DPET_TAU_UPDATE BIT[22]
	G21_EN_ET_DM23_TAU_UPDATE BIT[21]
	G20_EN_TXET_DCOC_UPDATE BIT[20]
	G19_EN_TXET_UPDATE BIT[19]
	G18_EN_TXRFI_DCOC_UPDATE BIT[18]
	G17_EN_TXRFI_UPDATE BIT[17]
	G16_EN_TXRFI_IQMC_UPDATE BIT[16]
	G15_EN_TXRFI_GAIN2_UPDATE BIT[15]
	G14_EN_TXRFI_GAIN_UPDATE BIT[14]
	G13_EN_TXRFI_CFG_UPDATE BIT[13]
	G12_EN_RUNLENGTH_BYPASSVAL_UPDATE BIT[12]
	G11_EN_QPT_CFG_UPDATE BIT[11]
	G10_EN_VDP_OVRD_INIT_UPDATE BIT[10]
	G9_EN_DYN_BYPASS_UPDATE BIT[9]
	G8_EN_QPT_SPDM3_TAU_UPDATE BIT[8]
	G7_EN_LUT_CFG_UPDATE BIT[7]
	G6_EN_DPSEL_DPD_CFG_UPDATE BIT[6]
	G5_EN_ROTATOR_CFG_UPDATE BIT[5]
	G4_EN_ROTATOR_INIT_CFG_UPDATE BIT[4]
	G3_EN_PPDS_GAIN_UPDATE BIT[3]
	G2_EN_DPSEL_CFG_UPDATE BIT[2]
	G1_EN_ENVRAMP_CFG_UPDATE BIT[1]
	G0_EN_ENVRAMP_ARM_UPDATE BIT[0]

DTR_TXFE1_CURRENT_SAMPLE_COUNT ADDRESS 0x0078 R
DTR_TXFE1_CURRENT_SAMPLE_COUNT RESET_VALUE 0x00000000
	SAMPLE_COUNT BIT[15:0]

DTR_TXFE1_CALIBRATION_MODE ADDRESS 0x007C RW
DTR_TXFE1_CALIBRATION_MODE RESET_VALUE 0x00000000
	CALIBRATION_MODE BIT[1:0]

DTR_EVT_UNUSED0 ADDRESS 0x0080 RW
DTR_EVT_UNUSED0 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_EVT_UNUSED1 ADDRESS 0x0084 RW
DTR_EVT_UNUSED1 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_EVT_UNUSED2 ADDRESS 0x0088 RW
DTR_EVT_UNUSED2 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_EVT_UNUSED3 ADDRESS 0x008C RW
DTR_EVT_UNUSED3 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_EVT_UNUSED4 ADDRESS 0x0090 RW
DTR_EVT_UNUSED4 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_CLK_DIV_CFG ADDRESS 0x0094 RW
DTR_CLK_DIV_CFG RESET_VALUE 0x00000000
	TXFE1_DIV2 BIT[1]
	TXFE0_DIV2 BIT[0]

DTR_TXFE0_EN ADDRESS 0x0098 RW
DTR_TXFE0_EN RESET_VALUE 0x00000000
	ENABLE BIT[0]

DTR_TXFE1_EN ADDRESS 0x009C RW
DTR_TXFE1_EN RESET_VALUE 0x00000000
	ENABLE BIT[0]

DTR_RXFE_EN ADDRESS 0x00A0 RW
DTR_RXFE_EN RESET_VALUE 0x00000000
	ENABLE BIT[0]

DTR_DAC0_EN ADDRESS 0x00A4 RW
DTR_DAC0_EN RESET_VALUE 0x00000000
	ENABLE BIT[0]

DTR_DAC1_EN ADDRESS 0x00A8 RW
DTR_DAC1_EN RESET_VALUE 0x00000000
	ENABLE BIT[0]

DTR_CARR_AGGREGATION_MODE ADDRESS 0x00AC RW
DTR_CARR_AGGREGATION_MODE RESET_VALUE 0x00000000
	ENABLE BIT[0]

DTR_TXFE0_STATE_RESET ADDRESS 0x00B0 W
DTR_TXFE0_STATE_RESET RESET_VALUE 0x00000000
	RESET BIT[0]

DTR_TXFE1_STATE_RESET ADDRESS 0x00B4 W
DTR_TXFE1_STATE_RESET RESET_VALUE 0x00000000
	RESET BIT[0]

DTR_TXFE0_BYPASS ADDRESS 0x00B8 RW
DTR_TXFE0_BYPASS RESET_VALUE 0x00000000
	ENABLE BIT[0]

DTR_TXFE1_BYPASS ADDRESS 0x00BC RW
DTR_TXFE1_BYPASS RESET_VALUE 0x00000000
	ENABLE BIT[0]

DTR_TXFE0_STMR_SYNC_TRIG ADDRESS 0x00C0 W
DTR_TXFE0_STMR_SYNC_TRIG RESET_VALUE 0x00000000
	STMR_SYNC_TRIG BIT[0]

DTR_TXFE1_STMR_SYNC_TRIG ADDRESS 0x00C4 W
DTR_TXFE1_STMR_SYNC_TRIG RESET_VALUE 0x00000000
	STMR_SYNC_TRIG BIT[0]

DTR_RXFE_XO_TRIGGER_RXCH0 ADDRESS 0x00C8 RW
DTR_RXFE_XO_TRIGGER_RXCH0 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_RXFE_XO_TRIGGER_RXCH1 ADDRESS 0x00CC RW
DTR_RXFE_XO_TRIGGER_RXCH1 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_RXFE_XO_TRIGGER_RXCH2 ADDRESS 0x00D0 RW
DTR_RXFE_XO_TRIGGER_RXCH2 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_RXFE_XO_TRIGGER_RXCH3 ADDRESS 0x00D4 RW
DTR_RXFE_XO_TRIGGER_RXCH3 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_RXFE_XO_TRIGGER_RXCH4 ADDRESS 0x00D8 RW
DTR_RXFE_XO_TRIGGER_RXCH4 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_RXFE_XO_TRIGGER_RXCH5 ADDRESS 0x00DC RW
DTR_RXFE_XO_TRIGGER_RXCH5 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_RXFE_XO_TRIGGER_RXCH6 ADDRESS 0x00E0 RW
DTR_RXFE_XO_TRIGGER_RXCH6 RESET_VALUE 0x00000000
	ENABLE BIT[31]
	STMR_VAL BIT[23:0]

DTR_TXFE0_SAMPLE_COUNT_LOAD_NSAMPLE ADDRESS 0x000C RW
DTR_TXFE0_SAMPLE_COUNT_LOAD_NSAMPLE RESET_VALUE 0x00000000
	SAMPLE_COUNT BIT[15:0]

DTR_TXFE0_SAMPLE_COUNT_LOAD_UPDATE_INDEX ADDRESS 0x0010 RW
DTR_TXFE0_SAMPLE_COUNT_LOAD_UPDATE_INDEX RESET_VALUE 0x00000000
	SAMPLE_COUNT BIT[15:0]

DTR_TXFE0_SAMPLE_COUNT_LOAD_LOG_START ADDRESS 0x0014 RW
DTR_TXFE0_SAMPLE_COUNT_LOAD_LOG_START RESET_VALUE 0x00000000
	SAMPLE_COUNT BIT[15:0]

DTR_TXFE0_SAMPLE_COUNT_LOAD_LOG_STOP ADDRESS 0x0018 RW
DTR_TXFE0_SAMPLE_COUNT_LOAD_LOG_STOP RESET_VALUE 0x00000000
	SAMPLE_COUNT BIT[15:0]

DTR_TXFE0_SAMPLE_COUNT_LOAD_UPDATE_ENABLE ADDRESS 0x001C RW
DTR_TXFE0_SAMPLE_COUNT_LOAD_UPDATE_ENABLE RESET_VALUE 0x00000000
	G26_EN_SPI_ENABLE BIT[26]
	G25_EN_DAC_IREF_UPDATE BIT[25]
	G24_EN_CA_CFG_UPDATE BIT[24]
	G23_EN_QPT_GH_UPDATE BIT[23]
	G22_EN_UDM1_DPET_TAU_UPDATE BIT[22]
	G21_EN_ET_DM23_TAU_UPDATE BIT[21]
	G20_EN_TXET_DCOC_UPDATE BIT[20]
	G19_EN_TXET_UPDATE BIT[19]
	G18_EN_TXRFI_DCOC_UPDATE BIT[18]
	G17_EN_TXRFI_UPDATE BIT[17]
	G16_EN_TXRFI_IQMC_UPDATE BIT[16]
	G15_EN_TXRFI_GAIN2_UPDATE BIT[15]
	G14_EN_TXRFI_GAIN_UPDATE BIT[14]
	G13_EN_TXRFI_CFG_UPDATE BIT[13]
	G12_EN_RUNLENGTH_BYPASSVAL_UPDATE BIT[12]
	G11_EN_QPT_CFG_UPDATE BIT[11]
	G10_EN_VDP_OVRD_INIT_UPDATE BIT[10]
	G9_EN_DYN_BYPASS_UPDATE BIT[9]
	G8_EN_QPT_SPDM3_TAU_UPDATE BIT[8]
	G7_EN_LUT_CFG_UPDATE BIT[7]
	G6_EN_DPSEL_DPD_CFG_UPDATE BIT[6]
	G5_EN_ROTATOR_CFG_UPDATE BIT[5]
	G4_EN_ROTATOR_INIT_CFG_UPDATE BIT[4]
	G3_EN_PPDS_GAIN_UPDATE BIT[3]
	G2_EN_DPSEL_CFG_UPDATE BIT[2]
	G1_EN_ENVRAMP_CFG_UPDATE BIT[1]
	G0_EN_ENVRAMP_ARM_UPDATE BIT[0]

DTR_TXFE0_SAMPLE_COUNT_LOAD_SAMPLE_COUNT_UPDATE_STATUS ADDRESS 0x0020 RW
DTR_TXFE0_SAMPLE_COUNT_LOAD_SAMPLE_COUNT_UPDATE_STATUS RESET_VALUE 0x00000000
	UPDATE_STATUS BIT[0]

DTR_TXFE0_DONE_COUNT_RDB_DONE_SAMPLE_COUNT ADDRESS 0x0034 R
DTR_TXFE0_DONE_COUNT_RDB_DONE_SAMPLE_COUNT RESET_VALUE 0x00000000
	ACCUM_SAMPLE_COUNT BIT[23:0]

DTR_TXFE0_DONE_COUNT_RDB_DONE_STMR_COUNT ADDRESS 0x0038 R
DTR_TXFE0_DONE_COUNT_RDB_DONE_STMR_COUNT RESET_VALUE 0x00000000
	STMR_COUNT BIT[23:0]

DTR_TXFE1_SAMPLE_COUNT_LOAD_NSAMPLE ADDRESS 0x004C RW
DTR_TXFE1_SAMPLE_COUNT_LOAD_NSAMPLE RESET_VALUE 0x00000000
	SAMPLE_COUNT BIT[15:0]

DTR_TXFE1_SAMPLE_COUNT_LOAD_UPDATE_INDEX ADDRESS 0x0050 RW
DTR_TXFE1_SAMPLE_COUNT_LOAD_UPDATE_INDEX RESET_VALUE 0x00000000
	SAMPLE_COUNT BIT[15:0]

DTR_TXFE1_SAMPLE_COUNT_LOAD_LOG_START ADDRESS 0x0054 RW
DTR_TXFE1_SAMPLE_COUNT_LOAD_LOG_START RESET_VALUE 0x00000000
	SAMPLE_COUNT BIT[15:0]

DTR_TXFE1_SAMPLE_COUNT_LOAD_LOG_STOP ADDRESS 0x0058 RW
DTR_TXFE1_SAMPLE_COUNT_LOAD_LOG_STOP RESET_VALUE 0x00000000
	SAMPLE_COUNT BIT[15:0]

DTR_TXFE1_SAMPLE_COUNT_LOAD_UPDATE_ENABLE ADDRESS 0x005C RW
DTR_TXFE1_SAMPLE_COUNT_LOAD_UPDATE_ENABLE RESET_VALUE 0x00000000
	G26_EN_SPI_ENABLE BIT[26]
	G25_EN_DAC_IREF_UPDATE BIT[25]
	G24_EN_CA_CFG_UPDATE BIT[24]
	G23_EN_QPT_GH_UPDATE BIT[23]
	G22_EN_UDM1_DPET_TAU_UPDATE BIT[22]
	G21_EN_ET_DM23_TAU_UPDATE BIT[21]
	G20_EN_TXET_DCOC_UPDATE BIT[20]
	G19_EN_TXET_UPDATE BIT[19]
	G18_EN_TXRFI_DCOC_UPDATE BIT[18]
	G17_EN_TXRFI_UPDATE BIT[17]
	G16_EN_TXRFI_IQMC_UPDATE BIT[16]
	G15_EN_TXRFI_GAIN2_UPDATE BIT[15]
	G14_EN_TXRFI_GAIN_UPDATE BIT[14]
	G13_EN_TXRFI_CFG_UPDATE BIT[13]
	G12_EN_RUNLENGTH_BYPASSVAL_UPDATE BIT[12]
	G11_EN_QPT_CFG_UPDATE BIT[11]
	G10_EN_VDP_OVRD_INIT_UPDATE BIT[10]
	G9_EN_DYN_BYPASS_UPDATE BIT[9]
	G8_EN_QPT_SPDM3_TAU_UPDATE BIT[8]
	G7_EN_LUT_CFG_UPDATE BIT[7]
	G6_EN_DPSEL_DPD_CFG_UPDATE BIT[6]
	G5_EN_ROTATOR_CFG_UPDATE BIT[5]
	G4_EN_ROTATOR_INIT_CFG_UPDATE BIT[4]
	G3_EN_PPDS_GAIN_UPDATE BIT[3]
	G2_EN_DPSEL_CFG_UPDATE BIT[2]
	G1_EN_ENVRAMP_CFG_UPDATE BIT[1]
	G0_EN_ENVRAMP_ARM_UPDATE BIT[0]

DTR_TXFE1_SAMPLE_COUNT_LOAD_SAMPLE_COUNT_UPDATE_STATUS ADDRESS 0x0060 RW
DTR_TXFE1_SAMPLE_COUNT_LOAD_SAMPLE_COUNT_UPDATE_STATUS RESET_VALUE 0x00000000
	UPDATE_STATUS BIT[0]

DTR_TXFE1_DONE_COUNT_RDB_DONE_SAMPLE_COUNT ADDRESS 0x0070 R
DTR_TXFE1_DONE_COUNT_RDB_DONE_SAMPLE_COUNT RESET_VALUE 0x00000000
	ACCUM_SAMPLE_COUNT BIT[23:0]

DTR_TXFE1_DONE_COUNT_RDB_DONE_STMR_COUNT ADDRESS 0x0074 R
DTR_TXFE1_DONE_COUNT_RDB_DONE_STMR_COUNT RESET_VALUE 0x00000000
	STMR_COUNT BIT[23:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.TXFE_SRIF_CHAIN0 (level 4)
----------------------------------------------------------------------------------------
txfe_srif_chain0 MODULE OFFSET=MODEM_TOP+0x017B8000 MAX=MODEM_TOP+0x017BFFFF APRE= APOST=_CHAIN0 SPRE= SPOST=_CHAIN0 BPRE= BPOST=_CHAIN0 ABPRE= ABPOST=_CHAIN0 FPRE= FPOST=_CHAIN0

DTR_TXFE_SP_CFG ADDRESS 0x0000 RW
DTR_TXFE_SP_CFG RESET_VALUE 0x00000000
	GSM_MODE BIT[1]
	UP4_ENABLE BIT[0]

DTR_TXFE_SP_REFLOG ADDRESS 0x0004 RW
DTR_TXFE_SP_REFLOG RESET_VALUE 0x00000000
	MODE_QPT_LOG BIT[3]
	MODE_REF BIT[2:0]

DTR_TXFE_SP_PPDSM_CFG ADDRESS 0x0008 RW
DTR_TXFE_SP_PPDSM_CFG RESET_VALUE 0x00000000
	ROUND_FLAG BIT[1]
	BIT_REDUCE BIT[0]

DTR_TXFE_SP_FMTC ADDRESS 0x000C RW
DTR_TXFE_SP_FMTC RESET_VALUE 0x00000000
	BYPASS_FORMAT_CONVERSION BIT[0]

DTR_TXET_SP_FMTC ADDRESS 0x0010 RW
DTR_TXET_SP_FMTC RESET_VALUE 0x00000000
	BYPASS_FORMAT_CONVERSION BIT[0]

DTR_TXFE_SP_QPT_CFG ADDRESS 0x0014 RW
DTR_TXFE_SP_QPT_CFG RESET_VALUE 0x00000000
	DM3_TAU BIT[10:4]
	QPT_ON_ET BIT[3]
	INVERT BIT[2]
	DOWNSAMPLE BIT[1]
	QPT_ENABLE BIT[0]

DTR_TXFE_SP_DM2_FINE_TAU ADDRESS 0x0018 RW
DTR_TXFE_SP_DM2_FINE_TAU RESET_VALUE 0x00000000
	DTR_TXFE_SP_DM2_FINE_TAU BIT[1:0]

DTR_TXFE_SP_DM3_FRAC_TAU ADDRESS 0x001C RW
DTR_TXFE_SP_DM3_FRAC_TAU RESET_VALUE 0x00000000
	DTR_TXFE_SP_DM3_FRAC_TAU BIT[6:0]

DTR_TXFE_SP_UDM1_CFG ADDRESS 0x0020 RW
DTR_TXFE_SP_UDM1_CFG RESET_VALUE 0x00000000
	DM1_SEL_MODE BIT[8:7]
	PP_COARSE_TAU BIT[6:0]

DTR_TXFE_SP_QPTSP_DM4_CFG ADDRESS 0x0024 RW
DTR_TXFE_SP_QPTSP_DM4_CFG RESET_VALUE 0x00000000
	FINE_TAU BIT[2:0]

DTR_TXFE_SP_LUTS_RDBADDR ADDRESS 0x0028 RW
DTR_TXFE_SP_LUTS_RDBADDR RESET_VALUE 0x00000000
	ADDR BIT[11:0]

DTR_TXFE_SP_LUTS_RDBDATA ADDRESS 0x002C R
DTR_TXFE_SP_LUTS_RDBDATA RESET_VALUE 0x00000000
	DATA BIT[31:0]

DTR_TXFE_DPRDB_ENVRAMP_RAMP_ARM ADDRESS 0x0030 R
DTR_TXFE_DPRDB_ENVRAMP_RAMP_ARM RESET_VALUE 0x00000000
	PA_LUT_ARM BIT[0]

DTR_TXFE_DPRDB_ENVRAMP_RAMP_SLOT_A_CFG ADDRESS 0x0034 R
DTR_TXFE_DPRDB_ENVRAMP_RAMP_SLOT_A_CFG RESET_VALUE 0x00000000
	LENGTH BIT[13:7]
	START_ADDRESS BIT[6:0]

DTR_TXFE_DPRDB_ENVRAMP_RAMP_SLOT_B_CFG ADDRESS 0x0038 R
DTR_TXFE_DPRDB_ENVRAMP_RAMP_SLOT_B_CFG RESET_VALUE 0x00000000
	LENGTH BIT[13:7]
	START_ADDRESS BIT[6:0]

DTR_TXFE_DPRDB_ENVRAMP_RAMP_GAP ADDRESS 0x003C R
DTR_TXFE_DPRDB_ENVRAMP_RAMP_GAP RESET_VALUE 0x00000000
	TRANSITION_GAP BIT[15:0]

DTR_TXFE_DPRDB_ENV_RAMP_SCALE_VAL ADDRESS 0x0040 R
DTR_TXFE_DPRDB_ENV_RAMP_SCALE_VAL RESET_VALUE 0x00000000
	ENV_RAMP_SCALE_VAL BIT[10:0]

DTR_TXFE_DPRDB_PPDS_GAIN ADDRESS 0x0044 R
DTR_TXFE_DPRDB_PPDS_GAIN RESET_VALUE 0x00000000
	GAIN BIT[16:0]

DTR_TXFE_DPRDB_GSM_RAMP_LUT_CFG ADDRESS 0x0048 R
DTR_TXFE_DPRDB_GSM_RAMP_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_PHASE_OVR_VAL ADDRESS 0x004C R
DTR_TXFE_DPRDB_PHASE_OVR_VAL RESET_VALUE 0x00000000
	OVR_VAL BIT[15:0]

DTR_TXFE_DPRDB_DPRDB_ENV_OVR_VAL ADDRESS 0x0050 R
DTR_TXFE_DPRDB_DPRDB_ENV_OVR_VAL RESET_VALUE 0x00000000
	OVR_VAL BIT[15:0]

DTR_TXFE_DPRDB_ET_ENV_OVR_VAL ADDRESS 0x0054 R
DTR_TXFE_DPRDB_ET_ENV_OVR_VAL RESET_VALUE 0x00000000
	OVR_VAL BIT[15:0]

DTR_TXFE_DPRDB_ROTATOR_CFG ADDRESS 0x0058 R
DTR_TXFE_DPRDB_ROTATOR_CFG RESET_VALUE 0x00000000
	PHASE_INCRADD_ENABLE BIT[1]
	ROTATOR_BYPASS BIT[0]

DTR_TXFE_DPRDB_ROTATOR_PHASE_INC ADDRESS 0x005C R
DTR_TXFE_DPRDB_ROTATOR_PHASE_INC RESET_VALUE 0x00000000
	ROTATOR_PHASE_INC BIT[28:0]

DTR_TXFE_DPRDB_ROTATOR_PHASE_INIT ADDRESS 0x0060 R
DTR_TXFE_DPRDB_ROTATOR_PHASE_INIT RESET_VALUE 0x00000000
	ROTATOR_PHASE_INIT BIT[28:0]

DTR_TXFE_DPRDB_ROTATOR_PHASE_SHIFT ADDRESS 0x0064 R
DTR_TXFE_DPRDB_ROTATOR_PHASE_SHIFT RESET_VALUE 0x00000000
	ROTATOR_PHASE_SHIFT BIT[9:0]

DTR_TXFE_DPRDB_CARAGG_CFG ADDRESS 0x0068 R
DTR_TXFE_DPRDB_CARAGG_CFG RESET_VALUE 0x00000000
	COMBINE BIT[0]

DTR_TXFE_DPRDB_DPRDBSEL_CFG0 ADDRESS 0x006C R
DTR_TXFE_DPRDB_DPRDBSEL_CFG0 RESET_VALUE 0x00000000
	ET_ENV_OVR_ENABLE BIT[2]
	DPRDB_ENV_OVR_ENABLE BIT[1]
	DPRDB_PHASE_OVR_ENABLE BIT[0]

DTR_TXFE_DPRDB_DPRDBSEL_CFG1 ADDRESS 0x0070 R
DTR_TXFE_DPRDB_DPRDBSEL_CFG1 RESET_VALUE 0x00000000
	USE_RFPD_PHASE BIT[4]
	USE_RFPD_ET_ENV BIT[3]
	USE_RFPD_DPRDB_ENV BIT[2]
	DPRDB_ENV_SCALE_RAMP_MODE BIT[1]
	RECT2POLAR_ENABLE BIT[0]

DTR_TXFE_DPRDB_EPT_AMAM_LUT_CFG ADDRESS 0x0074 R
DTR_TXFE_DPRDB_EPT_AMAM_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_EPT_AMPM_LUT_CFG ADDRESS 0x0078 R
DTR_TXFE_DPRDB_EPT_AMPM_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_ET_AMAM_LUT_CFG ADDRESS 0x007C R
DTR_TXFE_DPRDB_ET_AMAM_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_ET_AMPM_LUT_CFG ADDRESS 0x0080 R
DTR_TXFE_DPRDB_ET_AMPM_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_ETDT_LUT_CFG ADDRESS 0x0084 R
DTR_TXFE_DPRDB_ETDT_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_SPINV ADDRESS 0x0088 R
DTR_TXFE_DPRDB_SPINV RESET_VALUE 0x00000000
	SPINV_ENABLE BIT[0]

DTR_TXFE_DPRDB_UDM1_CFG ADDRESS 0x008C R
DTR_TXFE_DPRDB_UDM1_CFG RESET_VALUE 0x00000000
	DPRDB_ET_COARSE_TAU BIT[6:0]

DTR_TXFE_DPRDB_QPT_CFG ADDRESS 0x0090 R
DTR_TXFE_DPRDB_QPT_CFG RESET_VALUE 0x00000000
	QPT_SWITCH_CONTROL_BYPASS_VAL BIT[3]
	RUN_LENGTH BIT[2:1]
	QPT_DYN_BYPASS BIT[0]

DTR_TXFE_DPRDB_QPT_AMAM_LUT_CFG ADDRESS 0x0094 R
DTR_TXFE_DPRDB_QPT_AMAM_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_AMPM_0_LUT_CFG ADDRESS 0x0098 R
DTR_TXFE_DPRDB_QPT_AMPM_0_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_PREDICT ADDRESS 0x009C R
DTR_TXFE_DPRDB_QPT_PREDICT RESET_VALUE 0x00000000
	VBAT BIT[31:16]
	INIT BIT[15:0]

DTR_TXFE_DPRDB_QPT_PREDICT_RLC_METRIC ADDRESS 0x00A0 R
DTR_TXFE_DPRDB_QPT_PREDICT_RLC_METRIC RESET_VALUE 0x00000000
	F2 BIT[31:16]
	F1 BIT[15:0]

DTR_TXFE_DPRDB_QPT_PREDICT_UPPER_LIMIT ADDRESS 0x00A4 R
DTR_TXFE_DPRDB_QPT_PREDICT_UPPER_LIMIT RESET_VALUE 0x00000000
	UPPER_LIMIT BIT[15:0]

DTR_TXFE_DPRDB_QPT_PREDICT_AMPM_VESTIMATE ADDRESS 0x00A8 R
DTR_TXFE_DPRDB_QPT_PREDICT_AMPM_VESTIMATE RESET_VALUE 0x00000000
	NUMTABLES BIT[15:14]
	DELTA3 BIT[13:12]
	DELTA2 BIT[11:10]
	DELTA1 BIT[9:8]
	THRESH0 BIT[7:0]

DTR_TXFE_DPRDB_QPT_BLUT_LUT_CFG ADDRESS 0x00AC R
DTR_TXFE_DPRDB_QPT_BLUT_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_AMAM_PRELUT_LUT_CFG ADDRESS 0x00B0 R
DTR_TXFE_DPRDB_QPT_AMAM_PRELUT_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_AMAM_POSTLUT_LUT_CFG ADDRESS 0x00B4 R
DTR_TXFE_DPRDB_QPT_AMAM_POSTLUT_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_AMPM_1_LUT_CFG ADDRESS 0x00B8 R
DTR_TXFE_DPRDB_QPT_AMPM_1_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_AMPM_2_LUT_CFG ADDRESS 0x00BC R
DTR_TXFE_DPRDB_QPT_AMPM_2_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_AMPM_3_LUT_CFG ADDRESS 0x00C0 R
DTR_TXFE_DPRDB_QPT_AMPM_3_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_GH_LUT_CFG ADDRESS 0x00C4 R
DTR_TXFE_DPRDB_GH_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_OVERRIDE ADDRESS 0x00C8 R
DTR_TXFE_DPRDB_QPT_OVERRIDE RESET_VALUE 0x00000000
	VBIAS_EST_OVERRIDE_ACTIVE_SIZE BIT[19:13]
	SWITCH_CONTROL_OVERRIDE_ACTIVE_SIZE BIT[12:2]
	SWITCH_CONTROL_OVERRIDE BIT[1]
	VBIAS_EST_OVERRIDE BIT[0]

DTR_TXFE_DPRDB_IREF_UPDT_CFG ADDRESS 0x00CC R
DTR_TXFE_DPRDB_IREF_UPDT_CFG RESET_VALUE 0x00000000
	RTUNE_FINE_MX BIT[6:2]
	GC BIT[1:0]

DTR_TXRFI_DPRDB_CFG ADDRESS 0x00D0 R
DTR_TXRFI_DPRDB_CFG RESET_VALUE 0x00000000
	GAIN2_ENABLE BIT[7]
	GAIN_ENABLE BIT[6]
	PEQ2_ENABLE BIT[5]
	PEQ1_ENABLE BIT[4]
	SAWEQ_NUMTAPS BIT[3:2]
	SORU_ENABLE BIT[1]
	IQMC_ENABLE BIT[0]

DTR_TXRFI_DPRDB_GAIN ADDRESS 0x00D4 R
DTR_TXRFI_DPRDB_GAIN RESET_VALUE 0x00000000
	IQ_GAIN BIT[15:0]

DTR_TXRFI_DPRDB_GAIN2 ADDRESS 0x00D8 R
DTR_TXRFI_DPRDB_GAIN2 RESET_VALUE 0x00000000
	Q_GAIN BIT[25:13]
	I_GAIN BIT[12:0]

DTR_TXRFI_DPRDB_IQMC ADDRESS 0x00DC R
DTR_TXRFI_DPRDB_IQMC RESET_VALUE 0x00000000
	BETA BIT[29:15]
	ALPHA BIT[14:0]

DTR_TXRFI_DPRDB_PEQ1 ADDRESS 0x00E0 R
DTR_TXRFI_DPRDB_PEQ1 RESET_VALUE 0x00000000
	COEFF_Q BIT[23:12]
	COEFF_I BIT[11:0]

DTR_TXRFI_DPRDB_PEQ1_SORU ADDRESS 0x00E4 R
DTR_TXRFI_DPRDB_PEQ1_SORU RESET_VALUE 0x00000000
	SORU_GAIN BIT[18]
	SORU_ALPHA2_I BIT[17:9]
	SORU_ALPHA2_Q BIT[8:0]

DTR_TXRFI_DPRDB_PEQ2 ADDRESS 0x00E8 R
DTR_TXRFI_DPRDB_PEQ2 RESET_VALUE 0x00000000
	COEFF_Q BIT[17:9]
	COEFF_I BIT[8:0]

DTR_TXRFI_DPRDB_DCOC ADDRESS 0x00EC R
DTR_TXRFI_DPRDB_DCOC RESET_VALUE 0x00000000
	DCOC_I BIT[29:15]
	DCOC_Q BIT[14:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF0 ADDRESS 0x00F0 R
DTR_TXRFI_DPRDB_SAWEQ_COEFF0 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF1 ADDRESS 0x00F4 R
DTR_TXRFI_DPRDB_SAWEQ_COEFF1 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF2 ADDRESS 0x00F8 R
DTR_TXRFI_DPRDB_SAWEQ_COEFF2 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF3 ADDRESS 0x00FC R
DTR_TXRFI_DPRDB_SAWEQ_COEFF3 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF4 ADDRESS 0x0100 R
DTR_TXRFI_DPRDB_SAWEQ_COEFF4 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF5 ADDRESS 0x0104 R
DTR_TXRFI_DPRDB_SAWEQ_COEFF5 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF6 ADDRESS 0x0108 R
DTR_TXRFI_DPRDB_SAWEQ_COEFF6 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF7 ADDRESS 0x010C R
DTR_TXRFI_DPRDB_SAWEQ_COEFF7 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXET_DPRDB_CFG ADDRESS 0x0110 R
DTR_TXET_DPRDB_CFG RESET_VALUE 0x00000000
	ETDT_DYN_BYPASS BIT[5]
	ET_ENABLE BIT[4]
	GAIN_ENABLE BIT[3]
	PEQ2_ENABLE BIT[2]
	PEQ1_ENABLE BIT[1]
	SORU_ENABLE BIT[0]

DTR_TXET_DPRDB_GAIN ADDRESS 0x0114 R
DTR_TXET_DPRDB_GAIN RESET_VALUE 0x00000000
	GAIN BIT[12:0]

DTR_TXET_DPRDB_PEQ1 ADDRESS 0x0118 R
DTR_TXET_DPRDB_PEQ1 RESET_VALUE 0x00000000
	COEFF BIT[11:0]

DTR_TXET_DPRDB_PEQ1_SORU ADDRESS 0x011C R
DTR_TXET_DPRDB_PEQ1_SORU RESET_VALUE 0x00000000
	SORU_GAIN BIT[9]
	SORU_ALPHA2 BIT[8:0]

DTR_TXET_DPRDB_PEQ2 ADDRESS 0x0120 R
DTR_TXET_DPRDB_PEQ2 RESET_VALUE 0x00000000
	COEFF BIT[8:0]

DTR_TXET_DPRDB_DCOC ADDRESS 0x0124 R
DTR_TXET_DPRDB_DCOC RESET_VALUE 0x00000000
	DCOC BIT[14:0]

DTR_TXET_DPRDB_DM2_FINE_TAU ADDRESS 0x0128 R
DTR_TXET_DPRDB_DM2_FINE_TAU RESET_VALUE 0x00000000
	DTR_TXET_DPRDB_DM2_FINE_TAU BIT[1:0]

DTR_TXET_DPRDB_DM3_FRAC_TAU ADDRESS 0x012C R
DTR_TXET_DPRDB_DM3_FRAC_TAU RESET_VALUE 0x00000000
	DTR_TXET_DPRDB_DM3_FRAC_TAU BIT[6:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.TXFE_SRIF_CHAIN1 (level 4)
----------------------------------------------------------------------------------------
txfe_srif_chain1 MODULE OFFSET=MODEM_TOP+0x017C0000 MAX=MODEM_TOP+0x017C7FFF APRE= APOST=_CHAIN1 SPRE= SPOST=_CHAIN1 BPRE= BPOST=_CHAIN1 ABPRE= ABPOST=_CHAIN1 FPRE= FPOST=_CHAIN1

DTR_TXFE_SP_CFG ADDRESS 0x0000 RW
DTR_TXFE_SP_CFG RESET_VALUE 0x00000000
	GSM_MODE BIT[1]
	UP4_ENABLE BIT[0]

DTR_TXFE_SP_REFLOG ADDRESS 0x0004 RW
DTR_TXFE_SP_REFLOG RESET_VALUE 0x00000000
	MODE_QPT_LOG BIT[3]
	MODE_REF BIT[2:0]

DTR_TXFE_SP_PPDSM_CFG ADDRESS 0x0008 RW
DTR_TXFE_SP_PPDSM_CFG RESET_VALUE 0x00000000
	ROUND_FLAG BIT[1]
	BIT_REDUCE BIT[0]

DTR_TXFE_SP_FMTC ADDRESS 0x000C RW
DTR_TXFE_SP_FMTC RESET_VALUE 0x00000000
	BYPASS_FORMAT_CONVERSION BIT[0]

DTR_TXET_SP_FMTC ADDRESS 0x0010 RW
DTR_TXET_SP_FMTC RESET_VALUE 0x00000000
	BYPASS_FORMAT_CONVERSION BIT[0]

DTR_TXFE_SP_QPT_CFG ADDRESS 0x0014 RW
DTR_TXFE_SP_QPT_CFG RESET_VALUE 0x00000000
	DM3_TAU BIT[10:4]
	QPT_ON_ET BIT[3]
	INVERT BIT[2]
	DOWNSAMPLE BIT[1]
	QPT_ENABLE BIT[0]

DTR_TXFE_SP_DM2_FINE_TAU ADDRESS 0x0018 RW
DTR_TXFE_SP_DM2_FINE_TAU RESET_VALUE 0x00000000
	DTR_TXFE_SP_DM2_FINE_TAU BIT[1:0]

DTR_TXFE_SP_DM3_FRAC_TAU ADDRESS 0x001C RW
DTR_TXFE_SP_DM3_FRAC_TAU RESET_VALUE 0x00000000
	DTR_TXFE_SP_DM3_FRAC_TAU BIT[6:0]

DTR_TXFE_SP_UDM1_CFG ADDRESS 0x0020 RW
DTR_TXFE_SP_UDM1_CFG RESET_VALUE 0x00000000
	DM1_SEL_MODE BIT[8:7]
	PP_COARSE_TAU BIT[6:0]

DTR_TXFE_SP_QPTSP_DM4_CFG ADDRESS 0x0024 RW
DTR_TXFE_SP_QPTSP_DM4_CFG RESET_VALUE 0x00000000
	FINE_TAU BIT[2:0]

DTR_TXFE_SP_LUTS_RDBADDR ADDRESS 0x0028 RW
DTR_TXFE_SP_LUTS_RDBADDR RESET_VALUE 0x00000000
	ADDR BIT[11:0]

DTR_TXFE_SP_LUTS_RDBDATA ADDRESS 0x002C R
DTR_TXFE_SP_LUTS_RDBDATA RESET_VALUE 0x00000000
	DATA BIT[31:0]

DTR_TXFE_DPRDB_ENVRAMP_RAMP_ARM ADDRESS 0x0030 R
DTR_TXFE_DPRDB_ENVRAMP_RAMP_ARM RESET_VALUE 0x00000000
	PA_LUT_ARM BIT[0]

DTR_TXFE_DPRDB_ENVRAMP_RAMP_SLOT_A_CFG ADDRESS 0x0034 R
DTR_TXFE_DPRDB_ENVRAMP_RAMP_SLOT_A_CFG RESET_VALUE 0x00000000
	LENGTH BIT[13:7]
	START_ADDRESS BIT[6:0]

DTR_TXFE_DPRDB_ENVRAMP_RAMP_SLOT_B_CFG ADDRESS 0x0038 R
DTR_TXFE_DPRDB_ENVRAMP_RAMP_SLOT_B_CFG RESET_VALUE 0x00000000
	LENGTH BIT[13:7]
	START_ADDRESS BIT[6:0]

DTR_TXFE_DPRDB_ENVRAMP_RAMP_GAP ADDRESS 0x003C R
DTR_TXFE_DPRDB_ENVRAMP_RAMP_GAP RESET_VALUE 0x00000000
	TRANSITION_GAP BIT[15:0]

DTR_TXFE_DPRDB_ENV_RAMP_SCALE_VAL ADDRESS 0x0040 R
DTR_TXFE_DPRDB_ENV_RAMP_SCALE_VAL RESET_VALUE 0x00000000
	ENV_RAMP_SCALE_VAL BIT[10:0]

DTR_TXFE_DPRDB_PPDS_GAIN ADDRESS 0x0044 R
DTR_TXFE_DPRDB_PPDS_GAIN RESET_VALUE 0x00000000
	GAIN BIT[16:0]

DTR_TXFE_DPRDB_GSM_RAMP_LUT_CFG ADDRESS 0x0048 R
DTR_TXFE_DPRDB_GSM_RAMP_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_PHASE_OVR_VAL ADDRESS 0x004C R
DTR_TXFE_DPRDB_PHASE_OVR_VAL RESET_VALUE 0x00000000
	OVR_VAL BIT[15:0]

DTR_TXFE_DPRDB_DPRDB_ENV_OVR_VAL ADDRESS 0x0050 R
DTR_TXFE_DPRDB_DPRDB_ENV_OVR_VAL RESET_VALUE 0x00000000
	OVR_VAL BIT[15:0]

DTR_TXFE_DPRDB_ET_ENV_OVR_VAL ADDRESS 0x0054 R
DTR_TXFE_DPRDB_ET_ENV_OVR_VAL RESET_VALUE 0x00000000
	OVR_VAL BIT[15:0]

DTR_TXFE_DPRDB_ROTATOR_CFG ADDRESS 0x0058 R
DTR_TXFE_DPRDB_ROTATOR_CFG RESET_VALUE 0x00000000
	PHASE_INCRADD_ENABLE BIT[1]
	ROTATOR_BYPASS BIT[0]

DTR_TXFE_DPRDB_ROTATOR_PHASE_INC ADDRESS 0x005C R
DTR_TXFE_DPRDB_ROTATOR_PHASE_INC RESET_VALUE 0x00000000
	ROTATOR_PHASE_INC BIT[28:0]

DTR_TXFE_DPRDB_ROTATOR_PHASE_INIT ADDRESS 0x0060 R
DTR_TXFE_DPRDB_ROTATOR_PHASE_INIT RESET_VALUE 0x00000000
	ROTATOR_PHASE_INIT BIT[28:0]

DTR_TXFE_DPRDB_ROTATOR_PHASE_SHIFT ADDRESS 0x0064 R
DTR_TXFE_DPRDB_ROTATOR_PHASE_SHIFT RESET_VALUE 0x00000000
	ROTATOR_PHASE_SHIFT BIT[9:0]

DTR_TXFE_DPRDB_CARAGG_CFG ADDRESS 0x0068 R
DTR_TXFE_DPRDB_CARAGG_CFG RESET_VALUE 0x00000000
	COMBINE BIT[0]

DTR_TXFE_DPRDB_DPRDBSEL_CFG0 ADDRESS 0x006C R
DTR_TXFE_DPRDB_DPRDBSEL_CFG0 RESET_VALUE 0x00000000
	ET_ENV_OVR_ENABLE BIT[2]
	DPRDB_ENV_OVR_ENABLE BIT[1]
	DPRDB_PHASE_OVR_ENABLE BIT[0]

DTR_TXFE_DPRDB_DPRDBSEL_CFG1 ADDRESS 0x0070 R
DTR_TXFE_DPRDB_DPRDBSEL_CFG1 RESET_VALUE 0x00000000
	USE_RFPD_PHASE BIT[4]
	USE_RFPD_ET_ENV BIT[3]
	USE_RFPD_DPRDB_ENV BIT[2]
	DPRDB_ENV_SCALE_RAMP_MODE BIT[1]
	RECT2POLAR_ENABLE BIT[0]

DTR_TXFE_DPRDB_EPT_AMAM_LUT_CFG ADDRESS 0x0074 R
DTR_TXFE_DPRDB_EPT_AMAM_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_EPT_AMPM_LUT_CFG ADDRESS 0x0078 R
DTR_TXFE_DPRDB_EPT_AMPM_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_ET_AMAM_LUT_CFG ADDRESS 0x007C R
DTR_TXFE_DPRDB_ET_AMAM_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_ET_AMPM_LUT_CFG ADDRESS 0x0080 R
DTR_TXFE_DPRDB_ET_AMPM_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_ETDT_LUT_CFG ADDRESS 0x0084 R
DTR_TXFE_DPRDB_ETDT_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_SPINV ADDRESS 0x0088 R
DTR_TXFE_DPRDB_SPINV RESET_VALUE 0x00000000
	SPINV_ENABLE BIT[0]

DTR_TXFE_DPRDB_UDM1_CFG ADDRESS 0x008C R
DTR_TXFE_DPRDB_UDM1_CFG RESET_VALUE 0x00000000
	DPRDB_ET_COARSE_TAU BIT[6:0]

DTR_TXFE_DPRDB_QPT_CFG ADDRESS 0x0090 R
DTR_TXFE_DPRDB_QPT_CFG RESET_VALUE 0x00000000
	QPT_SWITCH_CONTROL_BYPASS_VAL BIT[3]
	RUN_LENGTH BIT[2:1]
	QPT_DYN_BYPASS BIT[0]

DTR_TXFE_DPRDB_QPT_AMAM_LUT_CFG ADDRESS 0x0094 R
DTR_TXFE_DPRDB_QPT_AMAM_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_AMPM_0_LUT_CFG ADDRESS 0x0098 R
DTR_TXFE_DPRDB_QPT_AMPM_0_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_PREDICT ADDRESS 0x009C R
DTR_TXFE_DPRDB_QPT_PREDICT RESET_VALUE 0x00000000
	VBAT BIT[31:16]
	INIT BIT[15:0]

DTR_TXFE_DPRDB_QPT_PREDICT_RLC_METRIC ADDRESS 0x00A0 R
DTR_TXFE_DPRDB_QPT_PREDICT_RLC_METRIC RESET_VALUE 0x00000000
	F2 BIT[31:16]
	F1 BIT[15:0]

DTR_TXFE_DPRDB_QPT_PREDICT_UPPER_LIMIT ADDRESS 0x00A4 R
DTR_TXFE_DPRDB_QPT_PREDICT_UPPER_LIMIT RESET_VALUE 0x00000000
	UPPER_LIMIT BIT[15:0]

DTR_TXFE_DPRDB_QPT_PREDICT_AMPM_VESTIMATE ADDRESS 0x00A8 R
DTR_TXFE_DPRDB_QPT_PREDICT_AMPM_VESTIMATE RESET_VALUE 0x00000000
	NUMTABLES BIT[15:14]
	DELTA3 BIT[13:12]
	DELTA2 BIT[11:10]
	DELTA1 BIT[9:8]
	THRESH0 BIT[7:0]

DTR_TXFE_DPRDB_QPT_BLUT_LUT_CFG ADDRESS 0x00AC R
DTR_TXFE_DPRDB_QPT_BLUT_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_AMAM_PRELUT_LUT_CFG ADDRESS 0x00B0 R
DTR_TXFE_DPRDB_QPT_AMAM_PRELUT_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_AMAM_POSTLUT_LUT_CFG ADDRESS 0x00B4 R
DTR_TXFE_DPRDB_QPT_AMAM_POSTLUT_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_AMPM_1_LUT_CFG ADDRESS 0x00B8 R
DTR_TXFE_DPRDB_QPT_AMPM_1_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_AMPM_2_LUT_CFG ADDRESS 0x00BC R
DTR_TXFE_DPRDB_QPT_AMPM_2_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_AMPM_3_LUT_CFG ADDRESS 0x00C0 R
DTR_TXFE_DPRDB_QPT_AMPM_3_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_GH_LUT_CFG ADDRESS 0x00C4 R
DTR_TXFE_DPRDB_GH_LUT_CFG RESET_VALUE 0x00000000
	TABLE_SIZE BIT[2:1]
	TABLE_SELECT BIT[0]

DTR_TXFE_DPRDB_QPT_OVERRIDE ADDRESS 0x00C8 R
DTR_TXFE_DPRDB_QPT_OVERRIDE RESET_VALUE 0x00000000
	VBIAS_EST_OVERRIDE_ACTIVE_SIZE BIT[19:13]
	SWITCH_CONTROL_OVERRIDE_ACTIVE_SIZE BIT[12:2]
	SWITCH_CONTROL_OVERRIDE BIT[1]
	VBIAS_EST_OVERRIDE BIT[0]

DTR_TXFE_DPRDB_IREF_UPDT_CFG ADDRESS 0x00CC R
DTR_TXFE_DPRDB_IREF_UPDT_CFG RESET_VALUE 0x00000000
	RTUNE_FINE_MX BIT[6:2]
	GC BIT[1:0]

DTR_TXRFI_DPRDB_CFG ADDRESS 0x00D0 R
DTR_TXRFI_DPRDB_CFG RESET_VALUE 0x00000000
	GAIN2_ENABLE BIT[7]
	GAIN_ENABLE BIT[6]
	PEQ2_ENABLE BIT[5]
	PEQ1_ENABLE BIT[4]
	SAWEQ_NUMTAPS BIT[3:2]
	SORU_ENABLE BIT[1]
	IQMC_ENABLE BIT[0]

DTR_TXRFI_DPRDB_GAIN ADDRESS 0x00D4 R
DTR_TXRFI_DPRDB_GAIN RESET_VALUE 0x00000000
	IQ_GAIN BIT[15:0]

DTR_TXRFI_DPRDB_GAIN2 ADDRESS 0x00D8 R
DTR_TXRFI_DPRDB_GAIN2 RESET_VALUE 0x00000000
	Q_GAIN BIT[25:13]
	I_GAIN BIT[12:0]

DTR_TXRFI_DPRDB_IQMC ADDRESS 0x00DC R
DTR_TXRFI_DPRDB_IQMC RESET_VALUE 0x00000000
	BETA BIT[29:15]
	ALPHA BIT[14:0]

DTR_TXRFI_DPRDB_PEQ1 ADDRESS 0x00E0 R
DTR_TXRFI_DPRDB_PEQ1 RESET_VALUE 0x00000000
	COEFF_Q BIT[23:12]
	COEFF_I BIT[11:0]

DTR_TXRFI_DPRDB_PEQ1_SORU ADDRESS 0x00E4 R
DTR_TXRFI_DPRDB_PEQ1_SORU RESET_VALUE 0x00000000
	SORU_GAIN BIT[18]
	SORU_ALPHA2_I BIT[17:9]
	SORU_ALPHA2_Q BIT[8:0]

DTR_TXRFI_DPRDB_PEQ2 ADDRESS 0x00E8 R
DTR_TXRFI_DPRDB_PEQ2 RESET_VALUE 0x00000000
	COEFF_Q BIT[17:9]
	COEFF_I BIT[8:0]

DTR_TXRFI_DPRDB_DCOC ADDRESS 0x00EC R
DTR_TXRFI_DPRDB_DCOC RESET_VALUE 0x00000000
	DCOC_I BIT[29:15]
	DCOC_Q BIT[14:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF0 ADDRESS 0x00F0 R
DTR_TXRFI_DPRDB_SAWEQ_COEFF0 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF1 ADDRESS 0x00F4 R
DTR_TXRFI_DPRDB_SAWEQ_COEFF1 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF2 ADDRESS 0x00F8 R
DTR_TXRFI_DPRDB_SAWEQ_COEFF2 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF3 ADDRESS 0x00FC R
DTR_TXRFI_DPRDB_SAWEQ_COEFF3 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF4 ADDRESS 0x0100 R
DTR_TXRFI_DPRDB_SAWEQ_COEFF4 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF5 ADDRESS 0x0104 R
DTR_TXRFI_DPRDB_SAWEQ_COEFF5 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF6 ADDRESS 0x0108 R
DTR_TXRFI_DPRDB_SAWEQ_COEFF6 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXRFI_DPRDB_SAWEQ_COEFF7 ADDRESS 0x010C R
DTR_TXRFI_DPRDB_SAWEQ_COEFF7 RESET_VALUE 0x00000000
	SAWEQ_COI BIT[15:8]
	SAWEQ_COQ BIT[7:0]

DTR_TXET_DPRDB_CFG ADDRESS 0x0110 R
DTR_TXET_DPRDB_CFG RESET_VALUE 0x00000000
	ETDT_DYN_BYPASS BIT[5]
	ET_ENABLE BIT[4]
	GAIN_ENABLE BIT[3]
	PEQ2_ENABLE BIT[2]
	PEQ1_ENABLE BIT[1]
	SORU_ENABLE BIT[0]

DTR_TXET_DPRDB_GAIN ADDRESS 0x0114 R
DTR_TXET_DPRDB_GAIN RESET_VALUE 0x00000000
	GAIN BIT[12:0]

DTR_TXET_DPRDB_PEQ1 ADDRESS 0x0118 R
DTR_TXET_DPRDB_PEQ1 RESET_VALUE 0x00000000
	COEFF BIT[11:0]

DTR_TXET_DPRDB_PEQ1_SORU ADDRESS 0x011C R
DTR_TXET_DPRDB_PEQ1_SORU RESET_VALUE 0x00000000
	SORU_GAIN BIT[9]
	SORU_ALPHA2 BIT[8:0]

DTR_TXET_DPRDB_PEQ2 ADDRESS 0x0120 R
DTR_TXET_DPRDB_PEQ2 RESET_VALUE 0x00000000
	COEFF BIT[8:0]

DTR_TXET_DPRDB_DCOC ADDRESS 0x0124 R
DTR_TXET_DPRDB_DCOC RESET_VALUE 0x00000000
	DCOC BIT[14:0]

DTR_TXET_DPRDB_DM2_FINE_TAU ADDRESS 0x0128 R
DTR_TXET_DPRDB_DM2_FINE_TAU RESET_VALUE 0x00000000
	DTR_TXET_DPRDB_DM2_FINE_TAU BIT[1:0]

DTR_TXET_DPRDB_DM3_FRAC_TAU ADDRESS 0x012C R
DTR_TXET_DPRDB_DM3_FRAC_TAU RESET_VALUE 0x00000000
	DTR_TXET_DPRDB_DM3_FRAC_TAU BIT[6:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.DTR_BRDG (level 4)
----------------------------------------------------------------------------------------
dtr_brdg MODULE OFFSET=MODEM_TOP+0x017D0000 MAX=MODEM_TOP+0x017D7FFF APRE= APOST= SPRE= SPOST= BPRE= BPOST= ABPRE= ABPOST= FPRE= FPOST=

DTR_BRDG_RXFE_WRTRm_CFG0(m):(0)-(9) ARRAY 0x00000050+0x8*m
DTR_BRDG_RXFE_WRTR0_CFG0 ADDRESS 0x0050 RW
DTR_BRDG_RXFE_WRTR0_CFG0 RESET_VALUE 0x00000000
	Q_SIZE BIT[28:25]
		Q_SIZE_8 VALUE 0x4
		Q_SIZE_16 VALUE 0x5
		Q_SIZE_32 VALUE 0x6
		Q_SIZE_6 VALUE 0x8
		Q_SIZE_12 VALUE 0x9
		Q_SIZE_24 VALUE 0xA
		Q_SIZE_10 VALUE 0xC
		Q_SIZE_20 VALUE 0xD
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DTR_BRDG_RXFE_WRTRm_CFG1(m):(0)-(9) ARRAY 0x00000054+0x8*m
DTR_BRDG_RXFE_WRTR0_CFG1 ADDRESS 0x0054 RW
DTR_BRDG_RXFE_WRTR0_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DTR_BRDG_RXFE_WRTR_XFER_CTL ADDRESS 0x0040 RW
DTR_BRDG_RXFE_WRTR_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[9:0]

DTR_BRDG_RXFE_WRTR_CTL ADDRESS 0x0044 RW
DTR_BRDG_RXFE_WRTR_CTL RESET_VALUE 0x00000000
	DIS_CGC_ON_XFER_EN BIT[2]
	EN_DONE_EVENT BIT[1]
	EN_BUF_OVF_EVENT BIT[0]

DTR_BRDG_RXFE_WRTR_STATUS ADDRESS 0x0048 R
DTR_BRDG_RXFE_WRTR_STATUS RESET_VALUE 0x00000000
	BUF_OVF BIT[19:10]
	BRDG_STATUS BIT[9:0]

DTR_BRDG_RXFE_WRTR_CLEAR ADDRESS 0x004C W
DTR_BRDG_RXFE_WRTR_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[9:0]

DTR_BRDG_FBRX_WRTR_CFG0 ADDRESS 0x0100 RW
DTR_BRDG_FBRX_WRTR_CFG0 RESET_VALUE 0x00000000
	Q_SIZE BIT[28:25]
		Q_SIZE_8 VALUE 0x4
		Q_SIZE_16 VALUE 0x5
		Q_SIZE_32 VALUE 0x6
		Q_SIZE_6 VALUE 0x8
		Q_SIZE_12 VALUE 0x9
		Q_SIZE_24 VALUE 0xA
		Q_SIZE_10 VALUE 0xC
		Q_SIZE_20 VALUE 0xD
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DTR_BRDG_FBRX_WRTR_CFG1 ADDRESS 0x0104 RW
DTR_BRDG_FBRX_WRTR_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DTR_BRDG_FBRX_WRTR_XFER_CTL ADDRESS 0x0108 RW
DTR_BRDG_FBRX_WRTR_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[0]

DTR_BRDG_FBRX_WRTR_CTL ADDRESS 0x010C RW
DTR_BRDG_FBRX_WRTR_CTL RESET_VALUE 0x00000000
	DIS_CGC_ON_XFER_EN BIT[2]
	EN_DONE_EVENT BIT[1]
	EN_BUF_OVF_EVENT BIT[0]

DTR_BRDG_FBRX_WRTR_STATUS ADDRESS 0x0110 R
DTR_BRDG_FBRX_WRTR_STATUS RESET_VALUE 0x00000000
	BUF_OVF BIT[1]
	BRDG_STATUS BIT[0]

DTR_BRDG_FBRX_WRTR_CLEAR ADDRESS 0x0114 W
DTR_BRDG_FBRX_WRTR_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0]

DTR_BRDG_TXFE_RDRm_CFG0(m):(0)-(1) ARRAY 0x00000200+0x10*m
DTR_BRDG_TXFE_RDR0_CFG0 ADDRESS 0x0200 RW
DTR_BRDG_TXFE_RDR0_CFG0 RESET_VALUE 0x00000000
	Q_SIZE BIT[30:27]
		Q_SIZE_8 VALUE 0x4
		Q_SIZE_16 VALUE 0x5
		Q_SIZE_32 VALUE 0x6
		Q_SIZE_6 VALUE 0x8
		Q_SIZE_12 VALUE 0x9
		Q_SIZE_24 VALUE 0xA
		Q_SIZE_10 VALUE 0xC
		Q_SIZE_20 VALUE 0xD
	INIT_BANK BIT[26:24]
	MAX_BANK BIT[23:21]
	MIN_BANK BIT[20:18]
	VBUF_LEN BIT[17:0]

DTR_BRDG_TXFE_RDRm_CFG1(m):(0)-(1) ARRAY 0x00000204+0x10*m
DTR_BRDG_TXFE_RDR0_CFG1 ADDRESS 0x0204 RW
DTR_BRDG_TXFE_RDR0_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DTR_BRDG_TXFE_RDRm_XFER_LEN(m):(0)-(1) ARRAY 0x00000208+0x10*m
DTR_BRDG_TXFE_RDR0_XFER_LEN ADDRESS 0x0208 RW
DTR_BRDG_TXFE_RDR0_XFER_LEN RESET_VALUE 0x00000000
	XFER_LEN BIT[11:0]

DTR_BRDG_TXFE_RDRm_VADDR(m):(0)-(1) ARRAY 0x0000020C+0x10*m
DTR_BRDG_TXFE_RDR0_VADDR ADDRESS 0x020C RW
DTR_BRDG_TXFE_RDR0_VADDR RESET_VALUE 0x00000000
	START_VADDR BIT[17:0]

DTR_BRDG_TXFE_RDR_XFER_CTL ADDRESS 0x0220 RW
DTR_BRDG_TXFE_RDR_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[1:0]

DTR_BRDG_TXFE_RDR_CTL ADDRESS 0x0224 RW
DTR_BRDG_TXFE_RDR_CTL RESET_VALUE 0x00000000
	DIS_CGC_ON_XFER_EN BIT[2]
	EN_DONE_EVENT BIT[1]
	EN_BUF_UDF_EVENT BIT[0]

DTR_BRDG_TXFE_RDR_STATUS ADDRESS 0x0228 R
DTR_BRDG_TXFE_RDR_STATUS RESET_VALUE 0x00000000
	BUF_UDF BIT[3:2]
	BRDG_STATUS BIT[1:0]

DTR_BRDG_TXFE_RDR_CLEAR ADDRESS 0x022C W
DTR_BRDG_TXFE_RDR_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[1:0]

DTR_BRDG_REFLOG_WRTR_CFG0 ADDRESS 0x0300 RW
DTR_BRDG_REFLOG_WRTR_CFG0 RESET_VALUE 0x00000000
	Q_SIZE BIT[28:25]
		Q_SIZE_8 VALUE 0x4
		Q_SIZE_16 VALUE 0x5
		Q_SIZE_32 VALUE 0x6
		Q_SIZE_6 VALUE 0x8
		Q_SIZE_12 VALUE 0x9
		Q_SIZE_24 VALUE 0xA
		Q_SIZE_10 VALUE 0xC
		Q_SIZE_20 VALUE 0xD
	INIT_BANK BIT[24:22]
	MAX_BANK BIT[21:19]
	MIN_BANK BIT[18:16]
	VBUF_LEN BIT[15:0]

DTR_BRDG_REFLOG_WRTR_CFG1 ADDRESS 0x0304 RW
DTR_BRDG_REFLOG_WRTR_CFG1 RESET_VALUE 0x00000000
	START_LINE BIT[12:0]

DTR_BRDG_REFLOG_WRTR_XFER_LEN ADDRESS 0x0308 RW
DTR_BRDG_REFLOG_WRTR_XFER_LEN RESET_VALUE 0x00000000
	XFER_LEN BIT[11:0]

DTR_BRDG_REFLOG_WRTR_VADDR ADDRESS 0x030C RW
DTR_BRDG_REFLOG_WRTR_VADDR RESET_VALUE 0x00000000
	START_VADDR BIT[15:0]

DTR_BRDG_REFLOG_WRTR_XFER_CTL ADDRESS 0x0310 RW
DTR_BRDG_REFLOG_WRTR_XFER_CTL RESET_VALUE 0x00000000
	XFER_EN BIT[0]

DTR_BRDG_REFLOG_WRTR_CTL ADDRESS 0x0314 RW
DTR_BRDG_REFLOG_WRTR_CTL RESET_VALUE 0x00000000
	DIS_CGC_ON_XFER_EN BIT[2]
	EN_DONE_EVENT BIT[1]
	EN_BUF_OVF_EVENT BIT[0]

DTR_BRDG_REFLOG_WRTR_STATUS ADDRESS 0x0318 R
DTR_BRDG_REFLOG_WRTR_STATUS RESET_VALUE 0x00000000
	BUF_OVF BIT[1]
	BRDG_STATUS BIT[0]

DTR_BRDG_REFLOG_WRTR_CLEAR ADDRESS 0x031C W
DTR_BRDG_REFLOG_WRTR_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0]

DTR_BRDG_TXCONFIG_CHm_CFG0(m):(0)-(7) ARRAY 0x00000400+0x8*m
DTR_BRDG_TXCONFIG_CH0_CFG0 ADDRESS 0x0400 RW
DTR_BRDG_TXCONFIG_CH0_CFG0 RESET_VALUE 0x00000000
	DRIF_LUT_ADDR BIT[31:16]
	VBUF_ADDR BIT[15:0]

DTR_BRDG_TXCONFIG_CHm_CFG1(m):(0)-(7) ARRAY 0x00000404+0x8*m
DTR_BRDG_TXCONFIG_CH0_CFG1 ADDRESS 0x0404 RW
DTR_BRDG_TXCONFIG_CH0_CFG1 RESET_VALUE 0x00000000
	EVENT_EN BIT[19]
	VBUF_IDX BIT[18:16]
	XFER_LEN BIT[15:0]

DTR_BRDG_TXCONFIG_VBUFm_CFG0(m):(0)-(7) ARRAY 0x00000440+0x8*m
DTR_BRDG_TXCONFIG_VBUF0_CFG0 ADDRESS 0x0440 RW
DTR_BRDG_TXCONFIG_VBUF0_CFG0 RESET_VALUE 0x00000000
	MAX_BANK BIT[24:22]
	MIN_BANK BIT[21:19]
	INIT_BANK BIT[18:16]
	START_LINE BIT[15:0]

DTR_BRDG_TXCONFIG_VBUFm_CFG1(m):(0)-(7) ARRAY 0x00000444+0x8*m
DTR_BRDG_TXCONFIG_VBUF0_CFG1 ADDRESS 0x0444 RW
DTR_BRDG_TXCONFIG_VBUF0_CFG1 RESET_VALUE 0x00000000
	VBUF_LEN BIT[15:0]

DTR_BRDG_TXCONFIG_CH_ENABLE ADDRESS 0x0480 W
DTR_BRDG_TXCONFIG_CH_ENABLE RESET_VALUE 0x00000000
	EN BIT[7:0]

DTR_BRDG_TXCONFIG_CH_DISABLE ADDRESS 0x0484 W
DTR_BRDG_TXCONFIG_CH_DISABLE RESET_VALUE 0x00000000
	DISABLE BIT[7:0]

DTR_BRDG_TXCONFIG_CH_STATUS ADDRESS 0x0488 R
DTR_BRDG_TXCONFIG_CH_STATUS RESET_VALUE 0x00000000
	ACTIVE_STATUS BIT[15:8]
	READY_STATUS BIT[7:0]

DTR_BRDG_TXCONFIG_RDR_CLEAR ADDRESS 0x048C W
DTR_BRDG_TXCONFIG_RDR_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.MODEM_DTR_DAC_CALIB_0 (level 4)
----------------------------------------------------------------------------------------
modem_dtr_dac_calib_0 MODULE OFFSET=MODEM_TOP+0x017D8000 MAX=MODEM_TOP+0x017D8FFF APRE= APOST=_0 SPRE= SPOST=_0 BPRE= BPOST=_0 ABPRE= ABPOST=_0 FPRE= FPOST=_0

DAC_CALIB_CFG ADDRESS 0x0000 RW
DAC_CALIB_CFG RESET_VALUE 0x00000000
	ET_QFUSE_READY BIT[16]
	TX_QFUSE_READY BIT[15]
	FORCE_TXDAC_DATA BIT[14]
	FORCE_ETDAC_DATA BIT[13]
	ETDAC_CALIB BIT[12]
	TXDAC_CALIB BIT[11]
	ET_CAL_MODE BIT[10:8]
	TX_CAL_MODE BIT[7:5]
	ETDAC_RESET BIT[4]
	TXDAC_RESET BIT[3]
	DCCAL_START BIT[2]
	ET_RT_CAL_CLK_EN BIT[1]
	TX_RT_CAL_CLK_EN BIT[0]

DAC_IREF_UPDATE ADDRESS 0x0008 RW
DAC_IREF_UPDATE RESET_VALUE 0x00000000
	TXDAC BIT[0]

DAC_RT_FUSE_CODE ADDRESS 0x0010 RW
DAC_RT_FUSE_CODE RESET_VALUE 0x00000000
	ETDAC BIT[15:8]
	TXDAC BIT[7:0]

TXDAC_CONFIG0 ADDRESS 0x0018 RW
TXDAC_CONFIG0 RESET_VALUE 0x00000000
	CONFIG0 BIT[31:0]

TXDAC_CONFIG1 ADDRESS 0x0020 RW
TXDAC_CONFIG1 RESET_VALUE 0x00000000
	CONFIG1 BIT[31:0]

TXDAC_CONFIG2 ADDRESS 0x0028 RW
TXDAC_CONFIG2 RESET_VALUE 0x00000000
	CONFIG2 BIT[31:0]

TXDAC_CONFIG3 ADDRESS 0x0030 RW
TXDAC_CONFIG3 RESET_VALUE 0x00000000
	CONFIG3 BIT[6:0]

ETDAC_CONFIG0 ADDRESS 0x0038 RW
ETDAC_CONFIG0 RESET_VALUE 0x00000000
	CONFIG0 BIT[31:0]

ETDAC_CONFIG1 ADDRESS 0x0040 RW
ETDAC_CONFIG1 RESET_VALUE 0x00000000
	CONFIG1 BIT[31:0]

ETDAC_CONFIG2 ADDRESS 0x0048 RW
ETDAC_CONFIG2 RESET_VALUE 0x00000000
	CONFIG2 BIT[31:0]

ETDAC_CONFIG3 ADDRESS 0x0050 RW
ETDAC_CONFIG3 RESET_VALUE 0x00000000
	CONFIG3 BIT[1:0]

DAC_CALIB_STATUS ADDRESS 0x0060 R
DAC_CALIB_STATUS RESET_VALUE 0x00000000
	ET_EN BIT[23]
	TX_Q_EN BIT[22]
	TX_I_EN BIT[21]
	DCCAL_MEM_WR_DONE BIT[20]
	MSBCAL_MEM_WR_DONE BIT[19]
	DCCAL_MEM_RD_DONE BIT[18]
	MSBCAL_MEM_RD_DONE BIT[17]
	ET_CAL_SAR_DONE BIT[16]
	ET_CAL_REF_DONE BIT[15]
	ET_CAL_MACHINE BIT[14:13]
	ET_ALL_DONE BIT[11]
	TX_DCCAL_Q_DONE BIT[10]
	TX_DCCAL_I_DONE BIT[9]
	TX_DCCAL_STATE BIT[8:5]
	TX_CAL_SAR_DONE BIT[4]
	TX_CAL_REF_DONE BIT[3]
	TX_CAL_MACHINE BIT[2:1]
	TX_ALL_DONE BIT[0]

DAC_ATEST_MUX_SEL ADDRESS 0x0068 RW
DAC_ATEST_MUX_SEL RESET_VALUE 0x00000000
	ETDAC BIT[11:6]
	TXDAC BIT[5:0]

TXDAC_DEBUG_MODE ADDRESS 0x0070 RW
TXDAC_DEBUG_MODE RESET_VALUE 0x00000000
	REG_ADDR BIT[7:4]
	DEBUG_INR BIT[3:0]

ETDAC_DEBUG_MODE ADDRESS 0x0078 RW
ETDAC_DEBUG_MODE RESET_VALUE 0x00000000
	REG_ADDR BIT[7:4]
	DEBUG_INR BIT[3:0]

TXDAC_STATUS0 ADDRESS 0x0080 R
TXDAC_STATUS0 RESET_VALUE 0x00000000
	PILOT_OUTR BIT[15:0]

TXDAC_STATUS1 ADDRESS 0x0088 R
TXDAC_STATUS1 RESET_VALUE 0x00000000
	REGS_DATA BIT[7:0]

ETDAC_STATUS0 ADDRESS 0x0090 R
ETDAC_STATUS0 RESET_VALUE 0x00000000
	DEBUG_OUTR BIT[15:0]

ETDAC_STATUS1 ADDRESS 0x0098 R
ETDAC_STATUS1 RESET_VALUE 0x00000000
	REGS_DATA BIT[7:0]

DAC_CALIB_CMDS ADDRESS 0x00A0 W
DAC_CALIB_CMDS RESET_VALUE 0x00000000
	ET_EN_RESET BIT[11]
	TX_Q_EN_RESET BIT[10]
	TX_I_EN_RESET BIT[9]
	ET_EN_SET BIT[8]
	TX_Q_EN_SET BIT[7]
	TX_I_EN_SET BIT[6]
	ET_CFG_START BIT[5]
	TX_CFG_START BIT[4]
	DCCAL_MEM_READ BIT[3]
	MSBCAL_MEM_READ BIT[2]
	DCCAL_MEM_WRITE BIT[1]
	MSBCAL_MEM_WRITE BIT[0]

DAC_MANUAL_MEM_DEBUG ADDRESS 0x00A8 RW
DAC_MANUAL_MEM_DEBUG RESET_VALUE 0x00000000
	MANUAL_MODE BIT[21]
	DBG_CAL_RM_READ BIT[20]
	DBG_CAL_ADDR BIT[19:12]
	DBG_DCCAL_EN BIT[11]
	DBG_DCCAL_IB_Q BIT[10]
	DBG_CAL_WDATA BIT[9:3]
	DBG_CAL_R_WB BIT[2]
	DBG_CAL_PROTECT BIT[1]
	DBG_MSBCAL_EN BIT[0]

DAC_SIGGEN_CFG ADDRESS 0x00B0 RW
DAC_SIGGEN_CFG RESET_VALUE 0x00000000
	DAC_SIGGEN_EN BIT[18]
	DAC_SIGGEN_CFG BIT[17:0]

DAC_GPIO_CFG ADDRESS 0x00B8 RW
DAC_GPIO_CFG RESET_VALUE 0x00000000
	ETDAC_IN_SEL BIT[3]
	TXDAC_IN_SEL BIT[2]
	ETDAC_OUT_SEL BIT[1]
	TXDAC_OUT_SEL BIT[0]

DAC_MANUAL_MEM_RD ADDRESS 0x00C0 R
DAC_MANUAL_MEM_RD RESET_VALUE 0x00000000
	DBG_CAL_RDATA BIT[6:0]

TXDAC_ING_CFG ADDRESS 0x00C8 RW
TXDAC_ING_CFG RESET_VALUE 0x00000000
	DATA BIT[8:1]
	CTL BIT[0]

ETDAC_ING_CFG ADDRESS 0x00D0 RW
ETDAC_ING_CFG RESET_VALUE 0x00000000
	DATA BIT[8:1]
	CTL BIT[0]

TXDAC_OUTG_DATA ADDRESS 0x00D8 R
TXDAC_OUTG_DATA RESET_VALUE 0x00000000
	DATA BIT[13:0]

ETDAC_OUTG_DATA ADDRESS 0x00E0 R
ETDAC_OUTG_DATA RESET_VALUE 0x00000000
	DATA BIT[13:0]

TXDAC_PGM_DATA_CFG ADDRESS 0x00E8 RW
TXDAC_PGM_DATA_CFG RESET_VALUE 0x00000000
	CTL BIT[28]
	QDIN BIT[27:14]
	IDIN BIT[13:0]

ETDAC_PGM_DATA_CFG ADDRESS 0x00F0 RW
ETDAC_PGM_DATA_CFG RESET_VALUE 0x00000000
	CTL BIT[14]
	DIN BIT[13:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.DAC_REGARRAY_0 (level 4)
----------------------------------------------------------------------------------------
dac_regarray_0 MODULE OFFSET=MODEM_TOP+0x017D9000 MAX=MODEM_TOP+0x017D9FFF APRE= APOST=_0 SPRE= SPOST=_0 BPRE= BPOST=_0 ABPRE= ABPOST=_0 FPRE= FPOST=_0

DAC_REGARRAY_START ADDRESS 0x0000 RW
DAC_REGARRAY_START RESET_VALUE 0x00000000
	DATA BIT[23:0]

DAC_REGARRAY_END ADDRESS 0x0120 RW
DAC_REGARRAY_END RESET_VALUE 0x00000000
	DATA BIT[23:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.MODEM_DTR_DAC_CALIB_1 (level 4)
----------------------------------------------------------------------------------------
modem_dtr_dac_calib_1 MODULE OFFSET=MODEM_TOP+0x017DA000 MAX=MODEM_TOP+0x017DAFFF APRE= APOST=_1 SPRE= SPOST=_1 BPRE= BPOST=_1 ABPRE= ABPOST=_1 FPRE= FPOST=_1

DAC_CALIB_CFG ADDRESS 0x0000 RW
DAC_CALIB_CFG RESET_VALUE 0x00000000
	ET_QFUSE_READY BIT[16]
	TX_QFUSE_READY BIT[15]
	FORCE_TXDAC_DATA BIT[14]
	FORCE_ETDAC_DATA BIT[13]
	ETDAC_CALIB BIT[12]
	TXDAC_CALIB BIT[11]
	ET_CAL_MODE BIT[10:8]
	TX_CAL_MODE BIT[7:5]
	ETDAC_RESET BIT[4]
	TXDAC_RESET BIT[3]
	DCCAL_START BIT[2]
	ET_RT_CAL_CLK_EN BIT[1]
	TX_RT_CAL_CLK_EN BIT[0]

DAC_IREF_UPDATE ADDRESS 0x0008 RW
DAC_IREF_UPDATE RESET_VALUE 0x00000000
	TXDAC BIT[0]

DAC_RT_FUSE_CODE ADDRESS 0x0010 RW
DAC_RT_FUSE_CODE RESET_VALUE 0x00000000
	ETDAC BIT[15:8]
	TXDAC BIT[7:0]

TXDAC_CONFIG0 ADDRESS 0x0018 RW
TXDAC_CONFIG0 RESET_VALUE 0x00000000
	CONFIG0 BIT[31:0]

TXDAC_CONFIG1 ADDRESS 0x0020 RW
TXDAC_CONFIG1 RESET_VALUE 0x00000000
	CONFIG1 BIT[31:0]

TXDAC_CONFIG2 ADDRESS 0x0028 RW
TXDAC_CONFIG2 RESET_VALUE 0x00000000
	CONFIG2 BIT[31:0]

TXDAC_CONFIG3 ADDRESS 0x0030 RW
TXDAC_CONFIG3 RESET_VALUE 0x00000000
	CONFIG3 BIT[6:0]

ETDAC_CONFIG0 ADDRESS 0x0038 RW
ETDAC_CONFIG0 RESET_VALUE 0x00000000
	CONFIG0 BIT[31:0]

ETDAC_CONFIG1 ADDRESS 0x0040 RW
ETDAC_CONFIG1 RESET_VALUE 0x00000000
	CONFIG1 BIT[31:0]

ETDAC_CONFIG2 ADDRESS 0x0048 RW
ETDAC_CONFIG2 RESET_VALUE 0x00000000
	CONFIG2 BIT[31:0]

ETDAC_CONFIG3 ADDRESS 0x0050 RW
ETDAC_CONFIG3 RESET_VALUE 0x00000000
	CONFIG3 BIT[1:0]

DAC_CALIB_STATUS ADDRESS 0x0060 R
DAC_CALIB_STATUS RESET_VALUE 0x00000000
	ET_EN BIT[23]
	TX_Q_EN BIT[22]
	TX_I_EN BIT[21]
	DCCAL_MEM_WR_DONE BIT[20]
	MSBCAL_MEM_WR_DONE BIT[19]
	DCCAL_MEM_RD_DONE BIT[18]
	MSBCAL_MEM_RD_DONE BIT[17]
	ET_CAL_SAR_DONE BIT[16]
	ET_CAL_REF_DONE BIT[15]
	ET_CAL_MACHINE BIT[14:13]
	ET_ALL_DONE BIT[11]
	TX_DCCAL_Q_DONE BIT[10]
	TX_DCCAL_I_DONE BIT[9]
	TX_DCCAL_STATE BIT[8:5]
	TX_CAL_SAR_DONE BIT[4]
	TX_CAL_REF_DONE BIT[3]
	TX_CAL_MACHINE BIT[2:1]
	TX_ALL_DONE BIT[0]

DAC_ATEST_MUX_SEL ADDRESS 0x0068 RW
DAC_ATEST_MUX_SEL RESET_VALUE 0x00000000
	ETDAC BIT[11:6]
	TXDAC BIT[5:0]

TXDAC_DEBUG_MODE ADDRESS 0x0070 RW
TXDAC_DEBUG_MODE RESET_VALUE 0x00000000
	REG_ADDR BIT[7:4]
	DEBUG_INR BIT[3:0]

ETDAC_DEBUG_MODE ADDRESS 0x0078 RW
ETDAC_DEBUG_MODE RESET_VALUE 0x00000000
	REG_ADDR BIT[7:4]
	DEBUG_INR BIT[3:0]

TXDAC_STATUS0 ADDRESS 0x0080 R
TXDAC_STATUS0 RESET_VALUE 0x00000000
	PILOT_OUTR BIT[15:0]

TXDAC_STATUS1 ADDRESS 0x0088 R
TXDAC_STATUS1 RESET_VALUE 0x00000000
	REGS_DATA BIT[7:0]

ETDAC_STATUS0 ADDRESS 0x0090 R
ETDAC_STATUS0 RESET_VALUE 0x00000000
	DEBUG_OUTR BIT[15:0]

ETDAC_STATUS1 ADDRESS 0x0098 R
ETDAC_STATUS1 RESET_VALUE 0x00000000
	REGS_DATA BIT[7:0]

DAC_CALIB_CMDS ADDRESS 0x00A0 W
DAC_CALIB_CMDS RESET_VALUE 0x00000000
	ET_EN_RESET BIT[11]
	TX_Q_EN_RESET BIT[10]
	TX_I_EN_RESET BIT[9]
	ET_EN_SET BIT[8]
	TX_Q_EN_SET BIT[7]
	TX_I_EN_SET BIT[6]
	ET_CFG_START BIT[5]
	TX_CFG_START BIT[4]
	DCCAL_MEM_READ BIT[3]
	MSBCAL_MEM_READ BIT[2]
	DCCAL_MEM_WRITE BIT[1]
	MSBCAL_MEM_WRITE BIT[0]

DAC_MANUAL_MEM_DEBUG ADDRESS 0x00A8 RW
DAC_MANUAL_MEM_DEBUG RESET_VALUE 0x00000000
	MANUAL_MODE BIT[21]
	DBG_CAL_RM_READ BIT[20]
	DBG_CAL_ADDR BIT[19:12]
	DBG_DCCAL_EN BIT[11]
	DBG_DCCAL_IB_Q BIT[10]
	DBG_CAL_WDATA BIT[9:3]
	DBG_CAL_R_WB BIT[2]
	DBG_CAL_PROTECT BIT[1]
	DBG_MSBCAL_EN BIT[0]

DAC_SIGGEN_CFG ADDRESS 0x00B0 RW
DAC_SIGGEN_CFG RESET_VALUE 0x00000000
	DAC_SIGGEN_EN BIT[18]
	DAC_SIGGEN_CFG BIT[17:0]

DAC_GPIO_CFG ADDRESS 0x00B8 RW
DAC_GPIO_CFG RESET_VALUE 0x00000000
	ETDAC_IN_SEL BIT[3]
	TXDAC_IN_SEL BIT[2]
	ETDAC_OUT_SEL BIT[1]
	TXDAC_OUT_SEL BIT[0]

DAC_MANUAL_MEM_RD ADDRESS 0x00C0 R
DAC_MANUAL_MEM_RD RESET_VALUE 0x00000000
	DBG_CAL_RDATA BIT[6:0]

TXDAC_ING_CFG ADDRESS 0x00C8 RW
TXDAC_ING_CFG RESET_VALUE 0x00000000
	DATA BIT[8:1]
	CTL BIT[0]

ETDAC_ING_CFG ADDRESS 0x00D0 RW
ETDAC_ING_CFG RESET_VALUE 0x00000000
	DATA BIT[8:1]
	CTL BIT[0]

TXDAC_OUTG_DATA ADDRESS 0x00D8 R
TXDAC_OUTG_DATA RESET_VALUE 0x00000000
	DATA BIT[13:0]

ETDAC_OUTG_DATA ADDRESS 0x00E0 R
ETDAC_OUTG_DATA RESET_VALUE 0x00000000
	DATA BIT[13:0]

TXDAC_PGM_DATA_CFG ADDRESS 0x00E8 RW
TXDAC_PGM_DATA_CFG RESET_VALUE 0x00000000
	CTL BIT[28]
	QDIN BIT[27:14]
	IDIN BIT[13:0]

ETDAC_PGM_DATA_CFG ADDRESS 0x00F0 RW
ETDAC_PGM_DATA_CFG RESET_VALUE 0x00000000
	CTL BIT[14]
	DIN BIT[13:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.DTR.DAC_REGARRAY_1 (level 4)
----------------------------------------------------------------------------------------
dac_regarray_1 MODULE OFFSET=MODEM_TOP+0x017DB000 MAX=MODEM_TOP+0x017DBFFF APRE= APOST=_1 SPRE= SPOST=_1 BPRE= BPOST=_1 ABPRE= ABPOST=_1 FPRE= FPOST=_1

DAC_REGARRAY_START ADDRESS 0x0000 RW
DAC_REGARRAY_START RESET_VALUE 0x00000000
	DATA BIT[23:0]

DAC_REGARRAY_END ADDRESS 0x0120 RW
DAC_REGARRAY_END RESET_VALUE 0x00000000
	DATA BIT[23:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MODEM_TOP.MODEM.MNOC_AXI_BR_MEM (level 3)
----------------------------------------------------------------------------------------
mnoc_axi_br_mem MODULE OFFSET=MODEM_TOP+0x01800000 MAX=MODEM_TOP+0x01FFFFFF APRE= SPRE= BPRE= ABPRE= FPRE=

MNOC_AXI_BR_CLST0_BASE_MIN ADDRESS 0x0000 RW
MNOC_AXI_BR_CLST0_BASE_MIN RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

MNOC_AXI_BR_CLST0_BASE_MAX ADDRESS 0x103FFC RW
MNOC_AXI_BR_CLST0_BASE_MAX RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

MNOC_AXI_BR_CLST1_BASE_MIN ADDRESS 0x200000 RW
MNOC_AXI_BR_CLST1_BASE_MIN RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

MNOC_AXI_BR_CLST1_BASE_MAX ADDRESS 0x303FFC RW
MNOC_AXI_BR_CLST1_BASE_MAX RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

MNOC_AXI_BR_CLST2_BASE_MIN ADDRESS 0x400000 RW
MNOC_AXI_BR_CLST2_BASE_MIN RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

MNOC_AXI_BR_CLST2_BASE_MAX ADDRESS 0x503FFC RW
MNOC_AXI_BR_CLST2_BASE_MAX RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

MNOC_AXI_BR_CLST3_BASE_MIN ADDRESS 0x600000 RW
MNOC_AXI_BR_CLST3_BASE_MIN RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

MNOC_AXI_BR_CLST3_BASE_MAX ADDRESS 0x703FFC RW
MNOC_AXI_BR_CLST3_BASE_MAX RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.OCIMEM_WRAPPER_CSR (level 1)
----------------------------------------------------------------------------------------
OCIMEM_WRAPPER_CSR BASE 0x60050000 SIZE=0x00004000 ocimem_wrapper_csraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.OCIMEM_WRAPPER_CSR.OCIMEM_CSR (level 2)
----------------------------------------------------------------------------------------
ocimem_csr MODULE OFFSET=OCIMEM_WRAPPER_CSR+0x00000000 MAX=OCIMEM_WRAPPER_CSR+0x000007FF APRE= SPRE= BPRE= ABPRE= FPRE=

OCIMEM_HW_VERSION ADDRESS 0x0000 R
OCIMEM_HW_VERSION RESET_VALUE 0x10120000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

OCIMEM_HW_PROFILE ADDRESS 0x0004 R
OCIMEM_HW_PROFILE RESET_VALUE 0x00001010
	NUM_BANKS BIT[16:12]
	NUM_EXCL_MON BIT[8:0]

OCIMEM_GEN_CTL ADDRESS 0x0008 RW
OCIMEM_GEN_CTL RESET_VALUE 0x00000000
	EXMON_GRAN_128B_EN BIT[2]
		GRAN_64B VALUE 0x0
		GRAN_128B VALUE 0x1
	CSR_AHB_BRIDGE_POSTWR_DIS BIT[1]
		POSTWR_OK VALUE 0x0
		POST_WR_DISABLED VALUE 0x1
	SW_STM_FLAG BIT[0]
		SEND_0 VALUE 0x0
		SEND_1 VALUE 0x1

OCIMEM_GEN_STAT ADDRESS 0x000C R
OCIMEM_GEN_STAT RESET_VALUE 0x00000000
	AXI_ERR_SLEEP BIT[1]
		NO_SLEEP_ERROR VALUE 0x0
		MEMORY_SLEEP_ACCESS_ERROR VALUE 0x1
	AXI_ERR_DECODE BIT[0]
		NO_DECODE_ERROR VALUE 0x0
		ADDRESS_OUT_OF_RANGE_ERROR VALUE 0x1

OCIMEM_INTC_CLR ADDRESS 0x0010 RW
OCIMEM_INTC_CLR RESET_VALUE 0x00000000
	AXI_ERR_INT_CLR BIT[0]
		NO_ACTION VALUE 0x0
		NONSTICK_INTERRUPT_CLEAR VALUE 0x1

OCIMEM_INTC_MASK ADDRESS 0x0014 RW
OCIMEM_INTC_MASK RESET_VALUE 0x00000001
	AXI_ERR_INT_MSK BIT[0]
		INTERRUPT_ON_ERROR VALUE 0x0
		DISABLE_INTERRUPT VALUE 0x1

OCIMEM_INTC_STAT ADDRESS 0x0018 R
OCIMEM_INTC_STAT RESET_VALUE 0x00000000
	AXI_ERR_INT_STAT BIT[0]
		NO_AXI_ERROR VALUE 0x0
		AXI_ERROR_DETECTED VALUE 0x1

OCIMEM_OSW_STATUS ADDRESS 0x001C R
OCIMEM_OSW_STATUS RESET_VALUE 0x00000001
	OSW_RRESP_FIFO_FULL BIT[5]
		NOT_FULL VALUE 0x0
		FULL VALUE 0x1
	OSW_WRESP_FIFO_FULL BIT[4]
		NOT_FULL VALUE 0x0
		FULL VALUE 0x1
	OSW_RDDATA_FIFO_FULL BIT[3]
		NOT_FULL VALUE 0x0
		FULL VALUE 0x1
	OSW_WRDATA_FIFO_FULL BIT[2]
		NOT_FULL VALUE 0x0
		FULL VALUE 0x1
	OSW_CMDFIFO_FULL BIT[1]
		NOT_FULL VALUE 0x0
		FULL VALUE 0x1
	OSW_STAT_IDLE BIT[0]
		NOT_IDLE VALUE 0x0
		IDLE VALUE 0x1

OCIMEM_PSCGC_TIMERS ADDRESS 0x0034 RW
OCIMEM_PSCGC_TIMERS RESET_VALUE 0x00000F0F
	TO_SLEEP_COUNTER BIT[11:8]
	WAKEUP_COUNTER BIT[3:0]

OCIMEM_PSCGC_STAT ADDRESS 0x0038 R
OCIMEM_PSCGC_STAT RESET_VALUE 0x00000000
	M0_PSCGC_CLKOFF BIT[0]
		CLK_IS_ON VALUE 0x0
		CLK_IS_OFF VALUE 0x1

OCIMEM_PSCGC_M0_M7_CTL ADDRESS 0x003C RW
OCIMEM_PSCGC_M0_M7_CTL RESET_VALUE 0x00000002
	M0_PSCGC_CTL BIT[2:0]

OCIMEM_ERR_ADDRESS ADDRESS 0x0060 R
OCIMEM_ERR_ADDRESS RESET_VALUE 0x00000000
	ERROR_ADDRESS BIT[31:0]

OCIMEM_AXI_ERR_SYNDROME ADDRESS 0x0064 R
OCIMEM_AXI_ERR_SYNDROME RESET_VALUE 0x00000000
	ERROR_ABID BIT[31:29]
	ERROR_APID BIT[28:24]
	ERROR_AMID BIT[23:16]
	ERROR_ATID BIT[14:8]
	ERROR_ABURST BIT[5]
	ERROR_AWRITE BIT[4]
	ERROR_ALEN BIT[3:0]

OCIMEM_DEBUG_CTL ADDRESS 0x0068 RW
OCIMEM_DEBUG_CTL RESET_VALUE 0x00000000
	DEBUG_BUS_EN BIT[8]
		DEBUG_BUS_DISABLE VALUE 0x0
		DEBUG_BUS_ENABLE VALUE 0x1
	DEBUG_BUS_SEL BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.OCIMEM_WRAPPER_CSR.MPU (level 2)
----------------------------------------------------------------------------------------
mpu MODULE OFFSET=OCIMEM_WRAPPER_CSR+0x00003000 MAX=OCIMEM_WRAPPER_CSR+0x000035FF APRE=OCIMEM_MPU_ SPRE=OCIMEM_MPU_ BPRE=OCIMEM_MPU_ ABPRE=OCIMEM_MPU_ FPRE=OCIMEM_MPU_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:10]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:10]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:10]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:10]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x140AAC07
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A4A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(7,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(7,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(7) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x001FFC00
	ADDR BIT[20:10]

XPU_PRTn_END0(n):(0)-(7) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x001FFC00
	ADDR BIT[20:10]

XPU_PRTn_SCR(n):(0)-(7) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(7) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(7) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(7) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PMIC_ARB (level 1)
----------------------------------------------------------------------------------------
PMIC_ARB BASE 0x62000000 SIZE=0x01C00000 pmic_arbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PMIC_ARB.SPMI_CFG_TOP (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.PMIC_ARB.SPMI_CFG_TOP' does not directly contain any register.
----------------------------------------------------------------------------------------

spmi_cfg_top MODULE OFFSET=PMIC_ARB+0x00000000 MAX=PMIC_ARB+0x0000CFFF APRE= SPRE= BPRE= ABPRE= FPRE=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PMIC_ARB.SPMI_CFG_TOP.SPMI_GENI_CFG (level 3)
----------------------------------------------------------------------------------------
spmi_geni_cfg MODULE OFFSET=PMIC_ARB+0x0000A000 MAX=PMIC_ARB+0x0000A6FF APRE=SPMI_ SPRE=SPMI_ BPRE=SPMI_ ABPRE=SPMI_ FPRE=SPMI_

GENI_CLK_CTRL ADDRESS 0x0000 RW
GENI_CLK_CTRL RESET_VALUE 0x00000000
	SER_CLK_SEL BIT[0]

GENI_HW_VERSION ADDRESS 0x0004 R
GENI_HW_VERSION RESET_VALUE 0x20000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

GENI_FW_REVISION ADDRESS 0x0008 RW
GENI_FW_REVISION RESET_VALUE 0x0000FFFF
	PROTOCOL BIT[15:6]
	VERSION BIT[5:0]

GENI_S_FW_REVISION ADDRESS 0x000C RW
GENI_S_FW_REVISION RESET_VALUE 0x0000FFFF
	PROTOCOL BIT[15:6]
	VERSION BIT[5:0]

GENI_FORCE_DEFAULT_REG ADDRESS 0x0010 W
GENI_FORCE_DEFAULT_REG RESET_VALUE 0x00000000
	FORCE_DEFAULT BIT[0]

GENI_OUTPUT_CTRL ADDRESS 0x0014 RW
GENI_OUTPUT_CTRL RESET_VALUE 0x00000000
	SOE2_EN BIT[2]
	SOE1_EN BIT[1]
	SOE0_EN BIT[0]

GENI_CGC_CTRL ADDRESS 0x0018 RW
GENI_CGC_CTRL RESET_VALUE 0x00000078
	PROG_RAM_SCLK_OFF BIT[9]
	PROG_RAM_HCLK_OFF BIT[8]
	EXT_CLK_CGC_ON BIT[6]
	RX_CLK_CGC_ON BIT[5]
	TX_CLK_CGC_ON BIT[4]
	SCLK_CGC_ON BIT[3]
	DATA_AHB_CLK_CGC_ON BIT[2]
	CFG_AHB_WR_CLK_CGC_ON BIT[1]
	CFG_AHB_CLK_CGC_ON BIT[0]

GENI_CHAR_CFG ADDRESS 0x001C RW
GENI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_MODE BIT[19:12]
	CHAR_STATUS BIT[11:8]
	DIRECTION BIT[4]
	ENABLE BIT[0]

GENI_CHAR_DATA_n(n):(0)-(1) ARRAY 0x00000020+0x4*n
GENI_CHAR_DATA_0 ADDRESS 0x0020 RW
GENI_CHAR_DATA_0 RESET_VALUE 0x00000000
	DIN_ACTUAL BIT[15:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

GENI_CTRL ADDRESS 0x0028 RW
GENI_CTRL RESET_VALUE 0x00000000
	S_GENI_DISABLE BIT[1]
	M_GENI_DISABLE BIT[0]

GENI_STATUS ADDRESS 0x002C R
GENI_STATUS RESET_VALUE 0x00000000
	S_GENI_CMD_FSM_STATE BIT[20:16]
	NOT_USED_BITS_3 BIT[15:13]
	S_GENI_CMD_ACTIVE BIT[12]
	NOT_USED_BITS_2 BIT[11:9]
	M_GENI_CMD_FSM_STATE BIT[8:4]
	NOT_USED_BITS_1 BIT[3:1]
	M_GENI_CMD_ACTIVE BIT[0]

GENI_TEST_BUS_CTRL ADDRESS 0x0030 RW
GENI_TEST_BUS_CTRL RESET_VALUE 0x00000000
	TEST_BUS_SEL BIT[4:0]

GENI_SER_CLK_CFG ADDRESS 0x0034 RW
GENI_SER_CLK_CFG RESET_VALUE 0x00004002
	TX_CLK_DIV_VALUE BIT[25:14]
	RX_CLK_DIV_VALUE BIT[13:2]
	TX_SER_CLK_EN BIT[1]
	RX_SER_CLK_EN BIT[0]

GENI_TX_WATERMARK_REG ADDRESS 0x0038 RW
GENI_TX_WATERMARK_REG RESET_VALUE 0x00000000
	TX_WATERMARK BIT[3:0]

GENI_RX_WATERMARK_REG ADDRESS 0x003C RW
GENI_RX_WATERMARK_REG RESET_VALUE 0x00000000
	RX_WATERMARK BIT[3:0]

GENI_STOP_REG ADDRESS 0x0040 W
GENI_STOP_REG RESET_VALUE 0x00000000
	S_GENI_STOP BIT[1]
	M_GENI_STOP BIT[0]

GENI_SW_COMP_REG ADDRESS 0x0044 RW
GENI_SW_COMP_REG RESET_VALUE 0x00000000
	SW_COMP BIT[2:0]

GENI_PROG_ROM_CTRL_REG ADDRESS 0x0048 RW
GENI_PROG_ROM_CTRL_REG RESET_VALUE 0x00000001
	PROG_ROM_EN BIT[0]

GENI_CFG_REG0 ADDRESS 0x0100 RW
GENI_CFG_REG0 RESET_VALUE 0x0202187F
	GENI_TX_MODE BIT[29]
	COND_COMP_IN_0_SEL_RST_VAL BIT[28:21]
	COND_COMP_IN_VEC BIT[20:13]
	M_DATA_CNT_INIT_VALUE_INCR BIT[12]
	DATA_CNT_MODE BIT[11]
	M_DATA_CNT_EN_BITS BIT[8:3]
	EXT_SECURITY_EN BIT[2]
	EXT_ARB_EN BIT[1]
	M_PROG_RAM_SEC_WORD_EN BIT[0]

GENI_CFG_REG1 ADDRESS 0x0104 RW
GENI_CFG_REG1 RESET_VALUE 0x00027F7B
	TX_PARAM_TABLE_VEC_1 BIT[17:9]
	TX_PARAM_TABLE_VEC_0 BIT[8:0]

GENI_CFG_REG2 ADDRESS 0x0108 RW
GENI_CFG_REG2 RESET_VALUE 0x000076BF
	TX_PARAM_TABLE_VEC_3 BIT[17:9]
	TX_PARAM_TABLE_VEC_2 BIT[8:0]

GENI_CFG_REG3 ADDRESS 0x010C RW
GENI_CFG_REG3 RESET_VALUE 0x0007F8FE
	TX_DATA_TABLE_VEC_1 BIT[19:10]
	TX_DATA_TABLE_VEC_0 BIT[9:0]

GENI_CFG_REG4 ADDRESS 0x0110 RW
GENI_CFG_REG4 RESET_VALUE 0x000FFEFE
	TX_DATA_TABLE_VEC_3 BIT[19:10]
	TX_DATA_TABLE_VEC_2 BIT[9:0]

GENI_CFG_REG5 ADDRESS 0x0114 RW
GENI_CFG_REG5 RESET_VALUE 0x208802AB
	DRIVE_DEFAULT_ON_START_EN BIT[29]
	TX_BP_MODE BIT[28]
	TX_SOE_EDGE_SEL BIT[27]
	TX_SOUT_EDGE_SEL BIT[26]
	TX_DEFAULT_PRIM_SOE_VALUE BIT[25]
	TX_DEFAULT_PRIM_SOUT_VALUE BIT[24]
	TX_DEFAULT_SOE_VALUE BIT[23]
	TX_DEFAULT_SOUT_VALUE BIT[22]
	TX_CONST1_EFF_SIZE BIT[20:18]
	TX_CONST1_REG BIT[9:2]
	TX_PAR_MODE BIT[1]
	TX_PAR_CALC_EN BIT[0]

GENI_CFG_REG6 ADDRESS 0x0118 RW
GENI_CFG_REG6 RESET_VALUE 0x00005512
	M_TIME_CNT_FR_DIV BIT[31:30]
	M_TIME_CNT_EN_FR_SEL BIT[29]
	M_GP_CNT_INIT_VAL BIT[25:21]
	M_GP_CNT_DIRECTION BIT[20]
	TX_SOUT_MODUL_START_VAL BIT[19]
	TX_SOUT_MODUL_STOP_DUR BIT[17:16]
	TX_SOUT_MODUL_EN BIT[15]
	TX_LOAD_PAR_EN BIT[14]
	TX_PARAM_DUMMY_PAR_EN BIT[13]
	TX_PARAM_PAR_EN BIT[12]
	TX_FIFO_DUMMY_PAR_EN BIT[11]
	TX_FIFO_PAR_EN BIT[10]
	IO2_CONST_EFF_SIZE BIT[8]
	IO2_CONST_REG BIT[5:4]
	IO2_DEFAULT_PRIM_SOE_VALUE BIT[3]
	IO2_DEFAULT_PRIM_SOUT_VALUE BIT[2]
	IO2_DEFAULT_SOE_VALUE BIT[1]
	IO2_DEFAULT_SOUT_VALUE BIT[0]

GENI_CFG_REG7 ADDRESS 0x011C RW
GENI_CFG_REG7 RESET_VALUE 0x03880001
	GENI_RX_MODE BIT[26]
	RX_PAR_MODE BIT[25]
	RX_PAR_CALC_EN BIT[24]
	RX_IO_SIN_SEL BIT[23:21]
	RX_SIN_SEL BIT[19:18]
	RX_DATA_SRC BIT[17]
	S_COND_COMP_IN_0_SEL_RST_VAL BIT[16:9]
	S_COND_COMP_IN_VEC BIT[8:1]
	S_DATA_CNT_MODE BIT[0]

GENI_CFG_REG8 ADDRESS 0x0120 RW
GENI_CFG_REG8 RESET_VALUE 0x0000021F
	S_GP_CNT_INIT_VAL BIT[15:11]
	S_GP_CNT_DIRECTION BIT[10]
	S_DATA_CNT_INIT_VALUE_INCR BIT[9]
	S_DATA_CNT_EN_BITS BIT[6:1]
	S_PROG_RAM_SEC_WORD_EN BIT[0]

GENI_CFG_REG9 ADDRESS 0x0124 RW
GENI_CFG_REG9 RESET_VALUE 0x0007F8FE
	RX_DATA_TABLE_VEC_1 BIT[19:10]
	RX_DATA_TABLE_VEC_0 BIT[9:0]

GENI_CFG_REG10 ADDRESS 0x0128 RW
GENI_CFG_REG10 RESET_VALUE 0x000FFEFE
	RX_DATA_TABLE_VEC_3 BIT[19:10]
	RX_DATA_TABLE_VEC_2 BIT[9:0]

GENI_CFG_REG11 ADDRESS 0x012C RW
GENI_CFG_REG11 RESET_VALUE 0x00011000
	PRIM_11_TX_DURATION BIT[23:22]
	PRIM_10_TX_DURATION BIT[21:20]
	PRIM_9_TX_DURATION BIT[19:18]
	PRIM_8_TX_DURATION BIT[17:16]
	PRIM_7_TX_DURATION BIT[15:14]
	PRIM_6_TX_DURATION BIT[13:12]
	PRIM_5_TX_DURATION BIT[11:10]
	PRIM_4_TX_DURATION BIT[9:8]
	PRIM_3_TX_DURATION BIT[7:6]
	PRIM_2_TX_DURATION BIT[5:4]
	PRIM_1_TX_DURATION BIT[3:2]
	PRIM_0_TX_DURATION BIT[1:0]

GENI_CFG_REG12 ADDRESS 0x0130 RW
GENI_CFG_REG12 RESET_VALUE 0x00000000
	PRIM_23_TX_DURATION BIT[23:22]
	PRIM_22_TX_DURATION BIT[21:20]
	PRIM_21_TX_DURATION BIT[19:18]
	PRIM_20_TX_DURATION BIT[17:16]
	PRIM_19_TX_DURATION BIT[15:14]
	PRIM_18_TX_DURATION BIT[13:12]
	PRIM_17_TX_DURATION BIT[11:10]
	PRIM_16_TX_DURATION BIT[9:8]
	PRIM_15_TX_DURATION BIT[7:6]
	PRIM_14_TX_DURATION BIT[5:4]
	PRIM_13_TX_DURATION BIT[3:2]
	PRIM_12_TX_DURATION BIT[1:0]

GENI_CFG_REG13 ADDRESS 0x0134 RW
GENI_CFG_REG13 RESET_VALUE 0x00011000
	PRIM_11_RX_DURATION BIT[23:22]
	PRIM_10_RX_DURATION BIT[21:20]
	PRIM_9_RX_DURATION BIT[19:18]
	PRIM_8_RX_DURATION BIT[17:16]
	PRIM_7_RX_DURATION BIT[15:14]
	PRIM_6_RX_DURATION BIT[13:12]
	PRIM_5_RX_DURATION BIT[11:10]
	PRIM_4_RX_DURATION BIT[9:8]
	PRIM_3_RX_DURATION BIT[7:6]
	PRIM_2_RX_DURATION BIT[5:4]
	PRIM_1_RX_DURATION BIT[3:2]
	PRIM_0_RX_DURATION BIT[1:0]

GENI_CFG_REG14 ADDRESS 0x0138 RW
GENI_CFG_REG14 RESET_VALUE 0x00000000
	PRIM_23_RX_DURATION BIT[23:22]
	PRIM_22_RX_DURATION BIT[21:20]
	PRIM_21_RX_DURATION BIT[19:18]
	PRIM_20_RX_DURATION BIT[17:16]
	PRIM_19_RX_DURATION BIT[15:14]
	PRIM_18_RX_DURATION BIT[13:12]
	PRIM_17_RX_DURATION BIT[11:10]
	PRIM_16_RX_DURATION BIT[9:8]
	PRIM_15_RX_DURATION BIT[7:6]
	PRIM_14_RX_DURATION BIT[5:4]
	PRIM_13_RX_DURATION BIT[3:2]
	PRIM_12_RX_DURATION BIT[1:0]

GENI_CFG_REG15 ADDRESS 0x013C RW
GENI_CFG_REG15 RESET_VALUE 0x002DC896
	PRIM_7_TX_FUNC_SEL BIT[23:21]
	PRIM_6_TX_FUNC_SEL BIT[20:18]
	PRIM_5_TX_FUNC_SEL BIT[17:15]
	PRIM_4_TX_FUNC_SEL BIT[14:12]
	PRIM_3_TX_FUNC_SEL BIT[11:9]
	PRIM_2_TX_FUNC_SEL BIT[8:6]
	PRIM_1_TX_FUNC_SEL BIT[5:3]
	PRIM_0_TX_FUNC_SEL BIT[2:0]

GENI_CFG_REG16 ADDRESS 0x0140 RW
GENI_CFG_REG16 RESET_VALUE 0x00A00001
	PRIM_15_TX_FUNC_SEL BIT[23:21]
	PRIM_14_TX_FUNC_SEL BIT[20:18]
	PRIM_13_TX_FUNC_SEL BIT[17:15]
	PRIM_12_TX_FUNC_SEL BIT[14:12]
	PRIM_11_TX_FUNC_SEL BIT[11:9]
	PRIM_10_TX_FUNC_SEL BIT[8:6]
	PRIM_9_TX_FUNC_SEL BIT[5:3]
	PRIM_8_TX_FUNC_SEL BIT[2:0]

GENI_CFG_REG17 ADDRESS 0x0144 RW
GENI_CFG_REG17 RESET_VALUE 0x00000007
	PRIM_23_TX_FUNC_SEL BIT[23:21]
	PRIM_22_TX_FUNC_SEL BIT[20:18]
	PRIM_21_TX_FUNC_SEL BIT[17:15]
	PRIM_20_TX_FUNC_SEL BIT[14:12]
	PRIM_19_TX_FUNC_SEL BIT[11:9]
	PRIM_18_TX_FUNC_SEL BIT[8:6]
	PRIM_17_TX_FUNC_SEL BIT[5:3]
	PRIM_16_TX_FUNC_SEL BIT[2:0]

GENI_CFG_REG18 ADDRESS 0x0148 RW
GENI_CFG_REG18 RESET_VALUE 0x00000082
	PRIM_23_TX_PAR_FIRST BIT[23]
	PRIM_22_TX_PAR_FIRST BIT[22]
	PRIM_21_TX_PAR_FIRST BIT[21]
	PRIM_20_TX_PAR_FIRST BIT[20]
	PRIM_19_TX_PAR_FIRST BIT[19]
	PRIM_18_TX_PAR_FIRST BIT[18]
	PRIM_17_TX_PAR_FIRST BIT[17]
	PRIM_16_TX_PAR_FIRST BIT[16]
	PRIM_15_TX_PAR_FIRST BIT[15]
	PRIM_14_TX_PAR_FIRST BIT[14]
	PRIM_13_TX_PAR_FIRST BIT[13]
	PRIM_12_TX_PAR_FIRST BIT[12]
	PRIM_11_TX_PAR_FIRST BIT[11]
	PRIM_10_TX_PAR_FIRST BIT[10]
	PRIM_9_TX_PAR_FIRST BIT[9]
	PRIM_8_TX_PAR_FIRST BIT[8]
	PRIM_7_TX_PAR_FIRST BIT[7]
	PRIM_6_TX_PAR_FIRST BIT[6]
	PRIM_5_TX_PAR_FIRST BIT[5]
	PRIM_4_TX_PAR_FIRST BIT[4]
	PRIM_3_TX_PAR_FIRST BIT[3]
	PRIM_2_TX_PAR_FIRST BIT[2]
	PRIM_1_TX_PAR_FIRST BIT[1]
	PRIM_0_TX_PAR_FIRST BIT[0]

GENI_CFG_REG19 ADDRESS 0x014C RW
GENI_CFG_REG19 RESET_VALUE 0x00000000
	PRIM_23_TX_DUMMY_DATA_EN BIT[23]
	PRIM_22_TX_DUMMY_DATA_EN BIT[22]
	PRIM_21_TX_DUMMY_DATA_EN BIT[21]
	PRIM_20_TX_DUMMY_DATA_EN BIT[20]
	PRIM_19_TX_DUMMY_DATA_EN BIT[19]
	PRIM_18_TX_DUMMY_DATA_EN BIT[18]
	PRIM_17_TX_DUMMY_DATA_EN BIT[17]
	PRIM_16_TX_DUMMY_DATA_EN BIT[16]
	PRIM_15_TX_DUMMY_DATA_EN BIT[15]
	PRIM_14_TX_DUMMY_DATA_EN BIT[14]
	PRIM_13_TX_DUMMY_DATA_EN BIT[13]
	PRIM_12_TX_DUMMY_DATA_EN BIT[12]
	PRIM_11_TX_DUMMY_DATA_EN BIT[11]
	PRIM_10_TX_DUMMY_DATA_EN BIT[10]
	PRIM_9_TX_DUMMY_DATA_EN BIT[9]
	PRIM_8_TX_DUMMY_DATA_EN BIT[8]
	PRIM_7_TX_DUMMY_DATA_EN BIT[7]
	PRIM_6_TX_DUMMY_DATA_EN BIT[6]
	PRIM_5_TX_DUMMY_DATA_EN BIT[5]
	PRIM_4_TX_DUMMY_DATA_EN BIT[4]
	PRIM_3_TX_DUMMY_DATA_EN BIT[3]
	PRIM_2_TX_DUMMY_DATA_EN BIT[2]
	PRIM_1_TX_DUMMY_DATA_EN BIT[1]
	PRIM_0_TX_DUMMY_DATA_EN BIT[0]

GENI_CFG_REG20 ADDRESS 0x0150 RW
GENI_CFG_REG20 RESET_VALUE 0x00000008
	PRIM_23_TX_DUMMY_PARAM_EN BIT[23]
	PRIM_22_TX_DUMMY_PARAM_EN BIT[22]
	PRIM_21_TX_DUMMY_PARAM_EN BIT[21]
	PRIM_20_TX_DUMMY_PARAM_EN BIT[20]
	PRIM_19_TX_DUMMY_PARAM_EN BIT[19]
	PRIM_18_TX_DUMMY_PARAM_EN BIT[18]
	PRIM_17_TX_DUMMY_PARAM_EN BIT[17]
	PRIM_16_TX_DUMMY_PARAM_EN BIT[16]
	PRIM_15_TX_DUMMY_PARAM_EN BIT[15]
	PRIM_14_TX_DUMMY_PARAM_EN BIT[14]
	PRIM_13_TX_DUMMY_PARAM_EN BIT[13]
	PRIM_12_TX_DUMMY_PARAM_EN BIT[12]
	PRIM_11_TX_DUMMY_PARAM_EN BIT[11]
	PRIM_10_TX_DUMMY_PARAM_EN BIT[10]
	PRIM_9_TX_DUMMY_PARAM_EN BIT[9]
	PRIM_8_TX_DUMMY_PARAM_EN BIT[8]
	PRIM_7_TX_DUMMY_PARAM_EN BIT[7]
	PRIM_6_TX_DUMMY_PARAM_EN BIT[6]
	PRIM_5_TX_DUMMY_PARAM_EN BIT[5]
	PRIM_4_TX_DUMMY_PARAM_EN BIT[4]
	PRIM_3_TX_DUMMY_PARAM_EN BIT[3]
	PRIM_2_TX_DUMMY_PARAM_EN BIT[2]
	PRIM_1_TX_DUMMY_PARAM_EN BIT[1]
	PRIM_0_TX_DUMMY_PARAM_EN BIT[0]

GENI_CFG_REG21 ADDRESS 0x0154 RW
GENI_CFG_REG21 RESET_VALUE 0x00004400
	PRIM_23_RX_SI_EN BIT[23]
	PRIM_22_RX_SI_EN BIT[22]
	PRIM_21_RX_SI_EN BIT[21]
	PRIM_20_RX_SI_EN BIT[20]
	PRIM_19_RX_SI_EN BIT[19]
	PRIM_18_RX_SI_EN BIT[18]
	PRIM_17_RX_SI_EN BIT[17]
	PRIM_16_RX_SI_EN BIT[16]
	PRIM_15_RX_SI_EN BIT[15]
	PRIM_14_RX_SI_EN BIT[14]
	PRIM_13_RX_SI_EN BIT[13]
	PRIM_12_RX_SI_EN BIT[12]
	PRIM_11_RX_SI_EN BIT[11]
	PRIM_10_RX_SI_EN BIT[10]
	PRIM_9_RX_SI_EN BIT[9]
	PRIM_8_RX_SI_EN BIT[8]
	PRIM_7_RX_SI_EN BIT[7]
	PRIM_6_RX_SI_EN BIT[6]
	PRIM_5_RX_SI_EN BIT[5]
	PRIM_4_RX_SI_EN BIT[4]
	PRIM_3_RX_SI_EN BIT[3]
	PRIM_2_RX_SI_EN BIT[2]
	PRIM_1_RX_SI_EN BIT[1]
	PRIM_0_RX_SI_EN BIT[0]

GENI_CFG_REG22 ADDRESS 0x0158 RW
GENI_CFG_REG22 RESET_VALUE 0x00005C00
	PRIM_23_RX_PAR_EN BIT[23]
	PRIM_22_RX_PAR_EN BIT[22]
	PRIM_21_RX_PAR_EN BIT[21]
	PRIM_20_RX_PAR_EN BIT[20]
	PRIM_19_RX_PAR_EN BIT[19]
	PRIM_18_RX_PAR_EN BIT[18]
	PRIM_17_RX_PAR_EN BIT[17]
	PRIM_16_RX_PAR_EN BIT[16]
	PRIM_15_RX_PAR_EN BIT[15]
	PRIM_14_RX_PAR_EN BIT[14]
	PRIM_13_RX_PAR_EN BIT[13]
	PRIM_12_RX_PAR_EN BIT[12]
	PRIM_11_RX_PAR_EN BIT[11]
	PRIM_10_RX_PAR_EN BIT[10]
	PRIM_9_RX_PAR_EN BIT[9]
	PRIM_8_RX_PAR_EN BIT[8]
	PRIM_7_RX_PAR_EN BIT[7]
	PRIM_6_RX_PAR_EN BIT[6]
	PRIM_5_RX_PAR_EN BIT[5]
	PRIM_4_RX_PAR_EN BIT[4]
	PRIM_3_RX_PAR_EN BIT[3]
	PRIM_2_RX_PAR_EN BIT[2]
	PRIM_1_RX_PAR_EN BIT[1]
	PRIM_0_RX_PAR_EN BIT[0]

GENI_CFG_REG23 ADDRESS 0x015C RW
GENI_CFG_REG23 RESET_VALUE 0x00000400
	PRIM_23_RX_PAR_FIRST BIT[23]
	PRIM_22_RX_PAR_FIRST BIT[22]
	PRIM_21_RX_PAR_FIRST BIT[21]
	PRIM_20_RX_PAR_FIRST BIT[20]
	PRIM_19_RX_PAR_FIRST BIT[19]
	PRIM_18_RX_PAR_FIRST BIT[18]
	PRIM_17_RX_PAR_FIRST BIT[17]
	PRIM_16_RX_PAR_FIRST BIT[16]
	PRIM_15_RX_PAR_FIRST BIT[15]
	PRIM_14_RX_PAR_FIRST BIT[14]
	PRIM_13_RX_PAR_FIRST BIT[13]
	PRIM_12_RX_PAR_FIRST BIT[12]
	PRIM_11_RX_PAR_FIRST BIT[11]
	PRIM_10_RX_PAR_FIRST BIT[10]
	PRIM_9_RX_PAR_FIRST BIT[9]
	PRIM_8_RX_PAR_FIRST BIT[8]
	PRIM_7_RX_PAR_FIRST BIT[7]
	PRIM_6_RX_PAR_FIRST BIT[6]
	PRIM_5_RX_PAR_FIRST BIT[5]
	PRIM_4_RX_PAR_FIRST BIT[4]
	PRIM_3_RX_PAR_FIRST BIT[3]
	PRIM_2_RX_PAR_FIRST BIT[2]
	PRIM_1_RX_PAR_FIRST BIT[1]
	PRIM_0_RX_PAR_FIRST BIT[0]

GENI_CFG_REG24 ADDRESS 0x0160 RW
GENI_CFG_REG24 RESET_VALUE 0x00001800
	PRIM_23_ACC_PAR_EN BIT[23]
	PRIM_22_ACC_PAR_EN BIT[22]
	PRIM_21_ACC_PAR_EN BIT[21]
	PRIM_20_ACC_PAR_EN BIT[20]
	PRIM_19_ACC_PAR_EN BIT[19]
	PRIM_18_ACC_PAR_EN BIT[18]
	PRIM_17_ACC_PAR_EN BIT[17]
	PRIM_16_ACC_PAR_EN BIT[16]
	PRIM_15_ACC_PAR_EN BIT[15]
	PRIM_14_ACC_PAR_EN BIT[14]
	PRIM_13_ACC_PAR_EN BIT[13]
	PRIM_12_ACC_PAR_EN BIT[12]
	PRIM_11_ACC_PAR_EN BIT[11]
	PRIM_10_ACC_PAR_EN BIT[10]
	PRIM_9_ACC_PAR_EN BIT[9]
	PRIM_8_ACC_PAR_EN BIT[8]
	PRIM_7_ACC_PAR_EN BIT[7]
	PRIM_6_ACC_PAR_EN BIT[6]
	PRIM_5_ACC_PAR_EN BIT[5]
	PRIM_4_ACC_PAR_EN BIT[4]
	PRIM_3_ACC_PAR_EN BIT[3]
	PRIM_2_ACC_PAR_EN BIT[2]
	PRIM_1_ACC_PAR_EN BIT[1]
	PRIM_0_ACC_PAR_EN BIT[0]

GENI_CFG_REG25 ADDRESS 0x0164 RW
GENI_CFG_REG25 RESET_VALUE 0x00555555
	PRIM_11_IO2_FUNC_SEL BIT[23:22]
	PRIM_10_IO2_FUNC_SEL BIT[21:20]
	PRIM_9_IO2_FUNC_SEL BIT[19:18]
	PRIM_8_IO2_FUNC_SEL BIT[17:16]
	PRIM_7_IO2_FUNC_SEL BIT[15:14]
	PRIM_6_IO2_FUNC_SEL BIT[13:12]
	PRIM_5_IO2_FUNC_SEL BIT[11:10]
	PRIM_4_IO2_FUNC_SEL BIT[9:8]
	PRIM_3_IO2_FUNC_SEL BIT[7:6]
	PRIM_2_IO2_FUNC_SEL BIT[5:4]
	PRIM_1_IO2_FUNC_SEL BIT[3:2]
	PRIM_0_IO2_FUNC_SEL BIT[1:0]

GENI_CFG_REG26 ADDRESS 0x0168 RW
GENI_CFG_REG26 RESET_VALUE 0x00000290
	PRIM_23_IO2_FUNC_SEL BIT[23:22]
	PRIM_22_IO2_FUNC_SEL BIT[21:20]
	PRIM_21_IO2_FUNC_SEL BIT[19:18]
	PRIM_20_IO2_FUNC_SEL BIT[17:16]
	PRIM_19_IO2_FUNC_SEL BIT[15:14]
	PRIM_18_IO2_FUNC_SEL BIT[13:12]
	PRIM_17_IO2_FUNC_SEL BIT[11:10]
	PRIM_16_IO2_FUNC_SEL BIT[9:8]
	PRIM_15_IO2_FUNC_SEL BIT[7:6]
	PRIM_14_IO2_FUNC_SEL BIT[5:4]
	PRIM_13_IO2_FUNC_SEL BIT[3:2]
	PRIM_12_IO2_FUNC_SEL BIT[1:0]

GENI_CFG_REG27 ADDRESS 0x016C RW
GENI_CFG_REG27 RESET_VALUE 0x00000000
	PRIM_23_TX_FORCE_DATA_VALUE BIT[23]
	PRIM_22_TX_FORCE_DATA_VALUE BIT[22]
	PRIM_21_TX_FORCE_DATA_VALUE BIT[21]
	PRIM_20_TX_FORCE_DATA_VALUE BIT[20]
	PRIM_19_TX_FORCE_DATA_VALUE BIT[19]
	PRIM_18_TX_FORCE_DATA_VALUE BIT[18]
	PRIM_17_TX_FORCE_DATA_VALUE BIT[17]
	PRIM_16_TX_FORCE_DATA_VALUE BIT[16]
	PRIM_15_TX_FORCE_DATA_VALUE BIT[15]
	PRIM_14_TX_FORCE_DATA_VALUE BIT[14]
	PRIM_13_TX_FORCE_DATA_VALUE BIT[13]
	PRIM_12_TX_FORCE_DATA_VALUE BIT[12]
	PRIM_11_TX_FORCE_DATA_VALUE BIT[11]
	PRIM_10_TX_FORCE_DATA_VALUE BIT[10]
	PRIM_9_TX_FORCE_DATA_VALUE BIT[9]
	PRIM_8_TX_FORCE_DATA_VALUE BIT[8]
	PRIM_7_TX_FORCE_DATA_VALUE BIT[7]
	PRIM_6_TX_FORCE_DATA_VALUE BIT[6]
	PRIM_5_TX_FORCE_DATA_VALUE BIT[5]
	PRIM_4_TX_FORCE_DATA_VALUE BIT[4]
	PRIM_3_TX_FORCE_DATA_VALUE BIT[3]
	PRIM_2_TX_FORCE_DATA_VALUE BIT[2]
	PRIM_1_TX_FORCE_DATA_VALUE BIT[1]
	PRIM_0_TX_FORCE_DATA_VALUE BIT[0]

GENI_CFG_REG28 ADDRESS 0x0170 RW
GENI_CFG_REG28 RESET_VALUE 0x00000000
	PRIM_23_RX_FORCE_DATA_VALUE BIT[23]
	PRIM_22_RX_FORCE_DATA_VALUE BIT[22]
	PRIM_21_RX_FORCE_DATA_VALUE BIT[21]
	PRIM_20_RX_FORCE_DATA_VALUE BIT[20]
	PRIM_19_RX_FORCE_DATA_VALUE BIT[19]
	PRIM_18_RX_FORCE_DATA_VALUE BIT[18]
	PRIM_17_RX_FORCE_DATA_VALUE BIT[17]
	PRIM_16_RX_FORCE_DATA_VALUE BIT[16]
	PRIM_15_RX_FORCE_DATA_VALUE BIT[15]
	PRIM_14_RX_FORCE_DATA_VALUE BIT[14]
	PRIM_13_RX_FORCE_DATA_VALUE BIT[13]
	PRIM_12_RX_FORCE_DATA_VALUE BIT[12]
	PRIM_11_RX_FORCE_DATA_VALUE BIT[11]
	PRIM_10_RX_FORCE_DATA_VALUE BIT[10]
	PRIM_9_RX_FORCE_DATA_VALUE BIT[9]
	PRIM_8_RX_FORCE_DATA_VALUE BIT[8]
	PRIM_7_RX_FORCE_DATA_VALUE BIT[7]
	PRIM_6_RX_FORCE_DATA_VALUE BIT[6]
	PRIM_5_RX_FORCE_DATA_VALUE BIT[5]
	PRIM_4_RX_FORCE_DATA_VALUE BIT[4]
	PRIM_3_RX_FORCE_DATA_VALUE BIT[3]
	PRIM_2_RX_FORCE_DATA_VALUE BIT[2]
	PRIM_1_RX_FORCE_DATA_VALUE BIT[1]
	PRIM_0_RX_FORCE_DATA_VALUE BIT[0]

GENI_CFG_REG29 ADDRESS 0x0174 RW
GENI_CFG_REG29 RESET_VALUE 0x00000000
	PRIM_23_TX_TIME_COUNTER_EN BIT[23]
	PRIM_22_TX_TIME_COUNTER_EN BIT[22]
	PRIM_21_TX_TIME_COUNTER_EN BIT[21]
	PRIM_20_TX_TIME_COUNTER_EN BIT[20]
	PRIM_19_TX_TIME_COUNTER_EN BIT[19]
	PRIM_18_TX_TIME_COUNTER_EN BIT[18]
	PRIM_17_TX_TIME_COUNTER_EN BIT[17]
	PRIM_16_TX_TIME_COUNTER_EN BIT[16]
	PRIM_15_TX_TIME_COUNTER_EN BIT[15]
	PRIM_14_TX_TIME_COUNTER_EN BIT[14]
	PRIM_13_TX_TIME_COUNTER_EN BIT[13]
	PRIM_12_TX_TIME_COUNTER_EN BIT[12]
	PRIM_11_TX_TIME_COUNTER_EN BIT[11]
	PRIM_10_TX_TIME_COUNTER_EN BIT[10]
	PRIM_9_TX_TIME_COUNTER_EN BIT[9]
	PRIM_8_TX_TIME_COUNTER_EN BIT[8]
	PRIM_7_TX_TIME_COUNTER_EN BIT[7]
	PRIM_6_TX_TIME_COUNTER_EN BIT[6]
	PRIM_5_TX_TIME_COUNTER_EN BIT[5]
	PRIM_4_TX_TIME_COUNTER_EN BIT[4]
	PRIM_3_TX_TIME_COUNTER_EN BIT[3]
	PRIM_2_TX_TIME_COUNTER_EN BIT[2]
	PRIM_1_TX_TIME_COUNTER_EN BIT[1]
	PRIM_0_TX_TIME_COUNTER_EN BIT[0]

GENI_CFG_REG30 ADDRESS 0x0178 RW
GENI_CFG_REG30 RESET_VALUE 0x00000000
	PRIM_23_RX_TIME_COUNTER_EN BIT[23]
	PRIM_22_RX_TIME_COUNTER_EN BIT[22]
	PRIM_21_RX_TIME_COUNTER_EN BIT[21]
	PRIM_20_RX_TIME_COUNTER_EN BIT[20]
	PRIM_19_RX_TIME_COUNTER_EN BIT[19]
	PRIM_18_RX_TIME_COUNTER_EN BIT[18]
	PRIM_17_RX_TIME_COUNTER_EN BIT[17]
	PRIM_16_RX_TIME_COUNTER_EN BIT[16]
	PRIM_15_RX_TIME_COUNTER_EN BIT[15]
	PRIM_14_RX_TIME_COUNTER_EN BIT[14]
	PRIM_13_RX_TIME_COUNTER_EN BIT[13]
	PRIM_12_RX_TIME_COUNTER_EN BIT[12]
	PRIM_11_RX_TIME_COUNTER_EN BIT[11]
	PRIM_10_RX_TIME_COUNTER_EN BIT[10]
	PRIM_9_RX_TIME_COUNTER_EN BIT[9]
	PRIM_8_RX_TIME_COUNTER_EN BIT[8]
	PRIM_7_RX_TIME_COUNTER_EN BIT[7]
	PRIM_6_RX_TIME_COUNTER_EN BIT[6]
	PRIM_5_RX_TIME_COUNTER_EN BIT[5]
	PRIM_4_RX_TIME_COUNTER_EN BIT[4]
	PRIM_3_RX_TIME_COUNTER_EN BIT[3]
	PRIM_2_RX_TIME_COUNTER_EN BIT[2]
	PRIM_1_RX_TIME_COUNTER_EN BIT[1]
	PRIM_0_RX_TIME_COUNTER_EN BIT[0]

GENI_CFG_RAMn(n):(0)-(255) ARRAY 0x00000200+0x4*n
GENI_CFG_RAM0 ADDRESS 0x0200 RW
GENI_CFG_RAM0 RESET_VALUE 0x00000000
	TBD BIT[20:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PMIC_ARB.SPMI_CFG_TOP.SPMI_CFG (level 3)
----------------------------------------------------------------------------------------
spmi_cfg MODULE OFFSET=PMIC_ARB+0x0000A700 MAX=PMIC_ARB+0x0000C0FF APRE= SPRE= BPRE= ABPRE= FPRE=

SPMI_PERIPHm_2OWNER_TABLE_REG(m):(0)-(255) ARRAY 0x00000000+0x4*m
SPMI_PERIPH0_2OWNER_TABLE_REG ADDRESS 0x0000 RW
SPMI_PERIPH0_2OWNER_TABLE_REG RESET_VALUE 0x00000000
	APID2PPID BIT[27:16]
	PERIPH2OWNER BIT[2:0]

SPMI_MAPPING_TABLE_REGk(k):(0)-(254) ARRAY 0x00000400+0x4*k
SPMI_MAPPING_TABLE_REG0 ADDRESS 0x0400 RW
SPMI_MAPPING_TABLE_REG0 RESET_VALUE 0x00000000
	BIT_INDEX BIT[21:18]
	BRANCH_RESULT_0_FLAG BIT[17]
	BRANCH_RESULT_0 BIT[16:9]
	BRANCH_RESULT_1_FLAG BIT[8]
	BRANCH_RESULT_1 BIT[7:0]

SPMI_MID_REG ADDRESS 0x0800 RW
SPMI_MID_REG RESET_VALUE 0x00000000
	MID BIT[1:0]

SPMI_CFG_REG ADDRESS 0x0804 RW
SPMI_CFG_REG RESET_VALUE 0x00000020
	ARBITER_CTRL BIT[16:12]
	ASYNC_SSC_DET_INT_DIS BIT[11]
	SSC_Q1_DELAY_DIS BIT[10]
	ARB_UNKNOWN_EN BIT[9]
	SSC_WINDOW_EN BIT[8]
	SSC_DET_INT_DIS BIT[7]
	FORCE_MPM_CLK_REQ_IMM BIT[6]
	FORCE_ARB_AFTER_MASTER_TO BIT[5]
	BUS_IDLE_CONN_MODE BIT[4]
	FORCE_MASTER_WRITE_ON_ERROR BIT[3]
	FORCE_MPM_CLK_REQ BIT[2]
	ARBITER_BYPASS BIT[1]
	ARBITER_ENABLE BIT[0]

SPMI_SEC_DISABLE_REG ADDRESS 0x0808 RW
SPMI_SEC_DISABLE_REG RESET_VALUE 0x00000000
	DISABLE_SECURITY BIT[0]

SPMI_HW_VERSION ADDRESS 0x080C R
SPMI_HW_VERSION RESET_VALUE 0x20010000
	HW_VERSION_MAJOR BIT[31:28]
	HW_VERSION_MINOR BIT[27:16]
	HW_VERSION_STEP BIT[15:0]

SPMI_CGC_CTRL ADDRESS 0x0810 RW
SPMI_CGC_CTRL RESET_VALUE 0x00000000
	MAP_LOGIC_CLK_CGC_ON BIT[6]
	RPU_CLK_CGC_ON BIT[5]
	MWB_CLK_CGC_ON BIT[4]
	PIC_CLK_CGC_ON BIT[3]
	PAC_CLK_CGC_ON BIT[2]
	CFG_AHB_BRIDGE_WR_CLK_CGC_ON BIT[1]
	CFG_AHB_BRIDGE_CLK_CGC_ON BIT[0]

SPMI_MWB_ENABLE_REG ADDRESS 0x0814 RW
SPMI_MWB_ENABLE_REG RESET_VALUE 0x00000000
	MWB_ENABLE BIT[0]

SPMI_CHAR_CFG ADDRESS 0x0840 RW
SPMI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_MODE BIT[19:12]
	CHAR_STATUS BIT[11:8]
	DIRECTION BIT[4]
	ENABLE BIT[0]

SPMI_CHAR_DATA_n(n):(0)-(1) ARRAY 0x00000844+0x4*n
SPMI_CHAR_DATA_0 ADDRESS 0x0844 RW
SPMI_CHAR_DATA_0 RESET_VALUE 0x00000000
	DIN_ACTUAL BIT[15:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

SPMI_CMPR_EN_REG ADDRESS 0x0854 RW
SPMI_CMPR_EN_REG RESET_VALUE 0x00000000
	CMPR_ENABLE BIT[0]

SPMI_PROTOCOL_IRQ_STATUS ADDRESS 0x0900 R
SPMI_PROTOCOL_IRQ_STATUS RESET_VALUE 0x00000000
	ARBITER_DISCONNECTED BIT[11]
	ARBITER_CONNECTED BIT[10]
	PERIH_IRQ_LOST BIT[9]
	UNEXPECTED_SSC BIT[8]
	NO_RESPONSE_DATA_FRAME_DETECTED BIT[7]
	NO_RESPONSE_CMD_FRAME_DETECTED BIT[6]
	FALSE_MASTER_ARBITRATION_WIN BIT[5]
	FALSE_BUS_REQUEST BIT[4]
	UNSUPPORTED_COMMAND BIT[3]
	DATA_ADDR_FRAME_PARITY_ERROR BIT[2]
	SLAVE_CMD_FRAME_PARITY_ERROR BIT[1]
	MASTER_CMD_FRAME_PARITY_ERROR BIT[0]

SPMI_PROTOCOL_IRQ_ENABLE ADDRESS 0x0904 RW
SPMI_PROTOCOL_IRQ_ENABLE RESET_VALUE 0x00000000
	ARBITER_DISCONNECTED BIT[11]
	ARBITER_CONNECTED BIT[10]
	PERIH_IRQ_LOST BIT[9]
	UNEXPECTED_SSC BIT[8]
	NO_RESPONSE_DATA_FRAME_DETECTED BIT[7]
	NO_RESPONSE_CMD_FRAME_DETECTED BIT[6]
	FALSE_MASTER_ARBITRATION_WIN BIT[5]
	FALSE_BUS_REQUEST BIT[4]
	UNSUPPORTED_COMMAND BIT[3]
	DATA_ADDR_FRAME_PARITY_ERROR BIT[2]
	SLAVE_CMD_FRAME_PARITY_ERROR BIT[1]
	MASTER_CMD_FRAME_PARITY_ERROR BIT[0]

SPMI_PROTOCOL_IRQ_CLEAR ADDRESS 0x0908 W
SPMI_PROTOCOL_IRQ_CLEAR RESET_VALUE 0x00000000
	ARBITER_DISCONNECTED BIT[11]
	ARBITER_CONNECTED BIT[10]
	PERIH_IRQ_LOST BIT[9]
	UNEXPECTED_SSC BIT[8]
	NO_RESPONSE_DATA_FRAME_DETECTED BIT[7]
	NO_RESPONSE_CMD_FRAME_DETECTED BIT[6]
	FALSE_MASTER_ARBITRATION_WIN BIT[5]
	FALSE_BUS_REQUEST BIT[4]
	UNSUPPORTED_COMMAND BIT[3]
	DATA_ADDR_FRAME_PARITY_ERROR BIT[2]
	SLAVE_CMD_FRAME_PARITY_ERROR BIT[1]
	MASTER_CMD_FRAME_PARITY_ERROR BIT[0]

SPMI_PROTOCOL_IRQ_EN_SET ADDRESS 0x090C W
SPMI_PROTOCOL_IRQ_EN_SET RESET_VALUE 0x00000000
	ARBITER_DISCONNECTED BIT[11]
	ARBITER_CONNECTED BIT[10]
	PERIH_IRQ_LOST BIT[9]
	UNEXPECTED_SSC BIT[8]
	NO_RESPONSE_DATA_FRAME_DETECTED BIT[7]
	NO_RESPONSE_CMD_FRAME_DETECTED BIT[6]
	FALSE_MASTER_ARBITRATION_WIN BIT[5]
	FALSE_BUS_REQUEST BIT[4]
	UNSUPPORTED_COMMAND BIT[3]
	DATA_ADDR_FRAME_PARITY_ERROR BIT[2]
	SLAVE_CMD_FRAME_PARITY_ERROR BIT[1]
	MASTER_CMD_FRAME_PARITY_ERROR BIT[0]

SPMI_PROTOCOL_IRQ_EN_CLEAR ADDRESS 0x0910 W
SPMI_PROTOCOL_IRQ_EN_CLEAR RESET_VALUE 0x00000000
	ARBITER_DISCONNECTED BIT[11]
	ARBITER_CONNECTED BIT[10]
	PERIH_IRQ_LOST BIT[9]
	UNEXPECTED_SSC BIT[8]
	NO_RESPONSE_DATA_FRAME_DETECTED BIT[7]
	NO_RESPONSE_CMD_FRAME_DETECTED BIT[6]
	FALSE_MASTER_ARBITRATION_WIN BIT[5]
	FALSE_BUS_REQUEST BIT[4]
	UNSUPPORTED_COMMAND BIT[3]
	DATA_ADDR_FRAME_PARITY_ERROR BIT[2]
	SLAVE_CMD_FRAME_PARITY_ERROR BIT[1]
	MASTER_CMD_FRAME_PARITY_ERROR BIT[0]

SPMI_TEST_BUS_CTRL ADDRESS 0x1900 RW
SPMI_TEST_BUS_CTRL RESET_VALUE 0x00000000
	TEST_BUS_ARB_SEL BIT[9:6]
	TEST_BUS_INT_SEL BIT[5:2]
	TEST_BUS_SEL BIT[1:0]

SPMI_HW_SW_EVENTS_CTRL ADDRESS 0x1904 RW
SPMI_HW_SW_EVENTS_CTRL RESET_VALUE 0x00000000
	HW_SW_EVENTS_SEL BIT[2:0]

SPMI_HW_SW_EVENTS_BITWISE_REGj(j):(0)-(7) ARRAY 0x00001908+0x4*j
SPMI_HW_SW_EVENTS_BITWISE_REG0 ADDRESS 0x1908 RW
SPMI_HW_SW_EVENTS_BITWISE_REG0 RESET_VALUE 0x00000000
	HW_EVENTS_EN_D BIT[31]
	HW_EVENTS_SEL_D BIT[24]
	HW_EVENTS_EN_C BIT[23]
	HW_EVENTS_SEL_C BIT[16]
	HW_EVENTS_EN_B BIT[15]
	HW_EVENTS_SEL_B BIT[8]
	HW_EVENTS_EN_A BIT[7]
	HW_EVENTS_SEL_A BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PMIC_ARB.SPMI_PIC (level 2)
----------------------------------------------------------------------------------------
spmi_pic MODULE OFFSET=PMIC_ARB+0x01800000 MAX=PMIC_ARB+0x019FFFFF APRE= SPRE= BPRE= ABPRE= FPRE=

SPMI_PIC_OWNERm_ACC_STATUSn(m,n):(0,0)-(5,3) ARRAY 0x00100000+0x1000*m+0x4*n
SPMI_PIC_OWNER0_ACC_STATUS0 ADDRESS 0x100000 R
SPMI_PIC_OWNER0_ACC_STATUS0 RESET_VALUE 0x00000000
	INT_ACC_STATUS BIT[31:0]

SPMI_PIC_ACC_ENABLEn(n):(0)-(127) ARRAY 0x00000000+0x1000*n
SPMI_PIC_ACC_ENABLE0 ADDRESS 0x0000 RW
SPMI_PIC_ACC_ENABLE0 RESET_VALUE 0x00000000
	INT_ACC_ENABLE BIT[0]

SPMI_PIC_IRQ_STATUSn(n):(0)-(127) ARRAY 0x00000004+0x1000*n
SPMI_PIC_IRQ_STATUS0 ADDRESS 0x0004 R
SPMI_PIC_IRQ_STATUS0 RESET_VALUE 0x00000000
	INT_STATUS BIT[7:0]

SPMI_PIC_IRQ_CLEARn(n):(0)-(127) ARRAY 0x00000008+0x1000*n
SPMI_PIC_IRQ_CLEAR0 ADDRESS 0x0008 W
SPMI_PIC_IRQ_CLEAR0 RESET_VALUE 0x00000000
	INT_CLEAR BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PMIC_ARB.PMIC_ARB_MPU1132_18_M25L12_AHB (level 2)
----------------------------------------------------------------------------------------
pmic_arb_mpu1132_18_m25l12_ahb MODULE OFFSET=PMIC_ARB+0x0000E000 MAX=PMIC_ARB+0x0000EAFF APRE=PMIC_ARB_ SPRE=PMIC_ARB_ BPRE=PMIC_ARB_ ABPRE=PMIC_ARB_ FPRE=PMIC_ARB_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[25:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[25:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[25:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[25:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x190C2C11
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(17,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(17,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(17) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x03FFF000
	ADDR BIT[25:12]

XPU_PRTn_END0(n):(0)-(17) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x03FFF000
	ADDR BIT[25:12]

XPU_PRTn_SCR(n):(0)-(17) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(17) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(17) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(17) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PMIC_ARB.PMIC_ARB_CORE (level 2)
----------------------------------------------------------------------------------------
pmic_arb_core MODULE OFFSET=PMIC_ARB+0x0000F000 MAX=PMIC_ARB+0x0000FFFF APRE= SPRE= BPRE= ABPRE= FPRE=

PMIC_ARB_HW_VERSION ADDRESS 0x0000 R
PMIC_ARB_HW_VERSION RESET_VALUE 0x20010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

PMIC_ARB_MISC_CONFIG ADDRESS 0x0004 RW
PMIC_ARB_MISC_CONFIG RESET_VALUE 0x00000002
	TEST_BUS_EN BIT[2]
	CLK_GATE_EN BIT[1]
	DONE_IRQ_EN BIT[0]

PMIC_ARB_PVC_INTF_CTL ADDRESS 0x0008 RW
PMIC_ARB_PVC_INTF_CTL RESET_VALUE 0x00000000
	PVC_INTF_EN BIT[0]

PMIC_ARB_PVC_INTF_STATUS ADDRESS 0x000C R
PMIC_ARB_PVC_INTF_STATUS RESET_VALUE 0x00000000
	PVC_INTF_BUSY BIT[0]

PMIC_ARB_PRIORITIESn(n):(0)-(6) ARRAY 0x00000100+0x4*n
PMIC_ARB_PRIORITIES0 ADDRESS 0x0100 RW
PMIC_ARB_PRIORITIES0 RESET_VALUE 0x00000000
	PORT BIT[2:0]

PMIC_ARB_PVC_PORTn_CTL(n):(0)-(5) ARRAY 0x00000200+0x4*n
PMIC_ARB_PVC_PORT0_CTL ADDRESS 0x0200 RW
PMIC_ARB_PVC_PORT0_CTL RESET_VALUE 0x00000000
	SPMI_PRIORITY BIT[1]
	PVC_PORT_EN BIT[0]

PMIC_ARB_PVC_PORTn_STATUS(n):(0)-(5) ARRAY 0x00000280+0x4*n
PMIC_ARB_PVC_PORT0_STATUS ADDRESS 0x0280 R
PMIC_ARB_PVC_PORT0_STATUS RESET_VALUE 0x00000000
	PVC_PORT_FAILURE BIT[1]
	PVC_PORT_BUSY BIT[0]

PMIC_ARB_PVCn_ADDRm(n,m):(0,0)-(5,3) ARRAY 0x00000400+0x20*n+0x4*m
PMIC_ARB_PVC0_ADDR0 ADDRESS 0x0400 RW
PMIC_ARB_PVC0_ADDR0 RESET_VALUE 0x00000000
	SID BIT[19:16]
	ADDRESS BIT[15:0]

PMIC_ARB_REG_CHNLn(n):(0)-(127) ARRAY 0x00000800+0x4*n
PMIC_ARB_REG_CHNL0 ADDRESS 0x0800 RW
PMIC_ARB_REG_CHNL0 RESET_VALUE 0x00000000
	SID BIT[19:16]
	ADDRESS BIT[15:8]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PMIC_ARB.PMIC_ARB_CORE_REGISTERS (level 2)
----------------------------------------------------------------------------------------
pmic_arb_core_registers MODULE OFFSET=PMIC_ARB+0x00400000 MAX=PMIC_ARB+0x007FFFFF APRE= SPRE= BPRE= ABPRE= FPRE=

PMIC_ARBq_CHNLn_CMD(q,n):(0,0)-(5,127) ARRAY 0x00000000+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_CMD ADDRESS 0x0000 RW
PMIC_ARB0_CHNL0_CMD RESET_VALUE 0x00000000
	OPCODE BIT[31:27]
		EXTENDED_REG_WRITE_LONG VALUE 0x00
		EXTENDED_REG_READ_LONG VALUE 0x01
		EXTENDED_REG_WRITE VALUE 0x02
		RESET VALUE 0x03
		SLEEP VALUE 0x04
		SHUTDOWN VALUE 0x05
		WAKEUP VALUE 0x06
		AUTHENTICATE VALUE 0x07
		MASTER_READ VALUE 0x08
		MASTER_WRITE VALUE 0x09
		TRANSFER_BUS_OWNERSHIP VALUE 0x0A
		DEVICE_DESC_BLOCK_MASTER VALUE 0x0B
		DEVICE_DESC_BLOCK_SLAVE VALUE 0x0C
		EXTENDED_REGISTER_READ VALUE 0x0D
		REGISTER_WRITE VALUE 0x0E
		REGISTER_READ VALUE 0x0F
		REGISTER_0_WRITE VALUE 0x10
	PRIORITY BIT[26]
	ADDRESS BIT[11:4]
	BYTE_CNT BIT[2:0]

PMIC_ARBq_CHNLn_CONFIG(q,n):(0,0)-(5,127) ARRAY 0x00000004+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_CONFIG ADDRESS 0x0004 RW
PMIC_ARB0_CHNL0_CONFIG RESET_VALUE 0x00000000
	IRQ_EN BIT[0]

PMIC_ARBq_CHNLn_STATUS(q,n):(0,0)-(5,127) ARRAY 0x00000008+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_STATUS ADDRESS 0x0008 R
PMIC_ARB0_CHNL0_STATUS RESET_VALUE 0x00000001
	DROPPED BIT[3]
	DENIED BIT[2]
	FAILURE BIT[1]
	DONE BIT[0]

PMIC_ARBq_CHNLn_WDATA0(q,n):(0,0)-(5,127) ARRAY 0x00000010+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_WDATA0 ADDRESS 0x0010 RW
PMIC_ARB0_CHNL0_WDATA0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

PMIC_ARBq_CHNLn_WDATA1(q,n):(0,0)-(5,127) ARRAY 0x00000014+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_WDATA1 ADDRESS 0x0014 RW
PMIC_ARB0_CHNL0_WDATA1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

PMIC_ARBq_CHNLn_RDATA0(q,n):(0,0)-(5,127) ARRAY 0x00000018+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_RDATA0 ADDRESS 0x0018 R
PMIC_ARB0_CHNL0_RDATA0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

PMIC_ARBq_CHNLn_RDATA1(q,n):(0,0)-(5,127) ARRAY 0x0000001C+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_RDATA1 ADDRESS 0x001C R
PMIC_ARB0_CHNL0_RDATA1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

PMIC_ARBq_CHNLn_RDATA2(q,n):(0,0)-(5,127) ARRAY 0x00000020+0x1000*q+0x8000*n
PMIC_ARB0_CHNL0_RDATA2 ADDRESS 0x0020 R
PMIC_ARB0_CHNL0_RDATA2 RESET_VALUE 0x00000000
	DATA BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PMIC_ARB.PMIC_ARB_CORE_REGISTERS_OBS (level 2)
----------------------------------------------------------------------------------------
pmic_arb_core_registers_obs MODULE OFFSET=PMIC_ARB+0x00C00000 MAX=PMIC_ARB+0x00FFFFFF APRE= SPRE= BPRE= ABPRE= FPRE=

PMIC_ARB_OBSq_CHNLn_CMD(q,n):(0,0)-(5,127) ARRAY 0x00000000+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_CMD ADDRESS 0x0000 RW
PMIC_ARB_OBS0_CHNL0_CMD RESET_VALUE 0x00000000
	OPCODE BIT[31:27]
		EXTENDED_REG_READ_LONG VALUE 0x01
	PRIORITY BIT[26]
	ADDRESS BIT[11:4]
	BYTE_CNT BIT[2:0]

PMIC_ARB_OBSq_CHNLn_CONFIG(q,n):(0,0)-(5,127) ARRAY 0x00000004+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_CONFIG ADDRESS 0x0004 RW
PMIC_ARB_OBS0_CHNL0_CONFIG RESET_VALUE 0x00000000
	IRQ_EN BIT[0]

PMIC_ARB_OBSq_CHNLn_STATUS(q,n):(0,0)-(5,127) ARRAY 0x00000008+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_STATUS ADDRESS 0x0008 R
PMIC_ARB_OBS0_CHNL0_STATUS RESET_VALUE 0x00000001
	DROPPED BIT[3]
	DENIED BIT[2]
	FAILURE BIT[1]
	DONE BIT[0]

PMIC_ARB_OBSq_CHNLn_RDATA0(q,n):(0,0)-(5,127) ARRAY 0x00000018+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_RDATA0 ADDRESS 0x0018 R
PMIC_ARB_OBS0_CHNL0_RDATA0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

PMIC_ARB_OBSq_CHNLn_RDATA1(q,n):(0,0)-(5,127) ARRAY 0x0000001C+0x1000*q+0x8000*n
PMIC_ARB_OBS0_CHNL0_RDATA1 ADDRESS 0x001C R
PMIC_ARB_OBS0_CHNL0_RDATA1 RESET_VALUE 0x00000000
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.QDSS_APB_DEC_QDSS_APB (level 1)
----------------------------------------------------------------------------------------
QDSS_APB_DEC_QDSS_APB BASE 0x60800000 SIZE=0x00030000 qdss_apb_dec_qdss_apbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.DAPROM (level 2)
----------------------------------------------------------------------------------------
daprom MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00000000 MAX=QDSS_APB_DEC_QDSS_APB+0x00000FFF APRE=QDSS_APB_DEC_ SPRE=QDSS_APB_DEC_ BPRE=QDSS_APB_DEC_ ABPRE=QDSS_APB_DEC_ FPRE=QDSS_APB_DEC_

CORESIGHT_CSR_ROM_WORD ADDRESS 0x0000 R
CORESIGHT_CSR_ROM_WORD RESET_VALUE 0x00001003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

STM_ROM_WORD ADDRESS 0x0004 R
STM_ROM_WORD RESET_VALUE 0x00002003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

CTI0_ROM_WORD ADDRESS 0x0008 R
CTI0_ROM_WORD RESET_VALUE 0x00010003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

CTI1_ROM_WORD ADDRESS 0x000C R
CTI1_ROM_WORD RESET_VALUE 0x00011003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

CTI2_ROM_WORD ADDRESS 0x0010 R
CTI2_ROM_WORD RESET_VALUE 0x00012003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

CTI3_ROM_WORD ADDRESS 0x0014 R
CTI3_ROM_WORD RESET_VALUE 0x00013003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

CTI4_ROM_WORD ADDRESS 0x0018 R
CTI4_ROM_WORD RESET_VALUE 0x00014003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

CTI5_ROM_WORD ADDRESS 0x001C R
CTI5_ROM_WORD RESET_VALUE 0x00015003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

CTI6_ROM_WORD ADDRESS 0x0020 R
CTI6_ROM_WORD RESET_VALUE 0x00016003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

CTI7_ROM_WORD ADDRESS 0x0024 R
CTI7_ROM_WORD RESET_VALUE 0x00017003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

CTI8_ROM_WORD ADDRESS 0x0028 R
CTI8_ROM_WORD RESET_VALUE 0x00018003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

TPIU_ROM_WORD ADDRESS 0x002C R
TPIU_ROM_WORD RESET_VALUE 0x00020003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

TFUN0_ROM_WORD ADDRESS 0x0030 R
TFUN0_ROM_WORD RESET_VALUE 0x00021003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

TREPL_ROM_WORD ADDRESS 0x0034 R
TREPL_ROM_WORD RESET_VALUE 0x00024003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

ETBETF_ROM_WORD ADDRESS 0x0038 R
ETBETF_ROM_WORD RESET_VALUE 0x00025003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

ETR_ROM_WORD ADDRESS 0x003C R
ETR_ROM_WORD RESET_VALUE 0x00026003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

MSS_Q6_CTI_ROM_WORD ADDRESS 0x0040 R
MSS_Q6_CTI_ROM_WORD RESET_VALUE 0x00038003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

RPM_CM3_CTI_ROM_WORD ADDRESS 0x0044 R
RPM_CM3_CTI_ROM_WORD RESET_VALUE 0x0003C003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

A7_DBG_ROM_WORD ADDRESS 0x0048 R
A7_DBG_ROM_WORD RESET_VALUE 0x00040003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

A7_PM_ROM_WORD ADDRESS 0x004C R
A7_PM_ROM_WORD RESET_VALUE 0x00041003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

A7_TRACE_ROM_WORD ADDRESS 0x0050 R
A7_TRACE_ROM_WORD RESET_VALUE 0x00042003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

A7_CTI_ROM_WORD ADDRESS 0x0054 R
A7_CTI_ROM_WORD RESET_VALUE 0x00043003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

QDSS_WRAPPER_2X1_FUNNEL_ROM_WORD ADDRESS 0x0058 R
QDSS_WRAPPER_2X1_FUNNEL_ROM_WORD RESET_VALUE 0x00068003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

HWE_EXPD_MUX_CFG_ROM_WORD ADDRESS 0x005C R
HWE_EXPD_MUX_CFG_ROM_WORD RESET_VALUE 0x0006C003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

DBGUI_CFG_ROM_WORD ADDRESS 0x0060 R
DBGUI_CFG_ROM_WORD RESET_VALUE 0x0006D003
	ADDR_OFFSET BIT[31:12]
	RFU BIT[11:2]
	FORMAT BIT[1]
	PRESENT BIT[0]

DAPROM_PERIPHERAL_ID4 ADDRESS 0x0FD0 R
DAPROM_PERIPHERAL_ID4 RESET_VALUE 0x00000000
	RFU BIT[31:8]
	FIELD_4KB_COUNT BIT[7:4]
	JEP106_CC BIT[3:0]

DAPROM_PERIPHERAL_ID5 ADDRESS 0x0FD4 R
DAPROM_PERIPHERAL_ID5 RESET_VALUE 0x00000000
	RFU BIT[31:1]
	SBZ BIT[0]

DAPROM_PERIPHERAL_ID6 ADDRESS 0x0FD8 R
DAPROM_PERIPHERAL_ID6 RESET_VALUE 0x00000000
	RFU BIT[31:8]
	SBZ BIT[7:0]

DAPROM_PERIPHERAL_ID7 ADDRESS 0x0FDC R
DAPROM_PERIPHERAL_ID7 RESET_VALUE 0x00000000
	RFU BIT[31:8]
	SBZ BIT[7:0]

DAPROM_PERIPHERAL_ID0 ADDRESS 0x0FE0 R
DAPROM_PERIPHERAL_ID0 RESET_VALUE 0x0000007B
	RFU BIT[31:8]
	PART_NUM BIT[7:0]

DAPROM_PERIPHERAL_ID1 ADDRESS 0x0FE4 R
DAPROM_PERIPHERAL_ID1 RESET_VALUE 0x00000000
	RFU BIT[31:8]
	JEP106_ID BIT[7:4]
	PART_NUM BIT[3:0]

DAPROM_PERIPHERAL_ID2 ADDRESS 0x0FE8 R
DAPROM_PERIPHERAL_ID2 RESET_VALUE 0x0000001F
	RFU BIT[31:8]
	PERIPH_REV BIT[7:4]
	JEP106_ASS BIT[3]
	JEP106_ID BIT[2:0]

DAPROM_PERIPHERAL_ID3 ADDRESS 0x0FEC R
DAPROM_PERIPHERAL_ID3 RESET_VALUE 0x00000000
	RFU BIT[31:8]
	REV_AND BIT[7:4]
	MODIFIED BIT[3:0]

DAPROM_COMPONENT_ID0 ADDRESS 0x0FF0 R
DAPROM_COMPONENT_ID0 RESET_VALUE 0x0000000D
	RFU BIT[31:8]
	PREAMBLE_7_0 BIT[7:0]

DAPROM_COMPONENT_ID1 ADDRESS 0x0FF4 R
DAPROM_COMPONENT_ID1 RESET_VALUE 0x00000010
	RFU BIT[31:8]
	PREAMBLE_15_12 BIT[7:4]
	PREAMBLE_11_8 BIT[3:0]

DAPROM_COMPONENT_ID2 ADDRESS 0x0FF8 R
DAPROM_COMPONENT_ID2 RESET_VALUE 0x00000005
	RFU BIT[31:8]
	PREAMBLE_23_16 BIT[7:0]

DAPROM_COMPONENT_ID3 ADDRESS 0x0FFC R
DAPROM_COMPONENT_ID3 RESET_VALUE 0x000000B1
	RFU BIT[31:8]
	PREAMBLE_31_24 BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.QDSSCSR (level 2)
----------------------------------------------------------------------------------------
qdsscsr MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00001000 MAX=QDSS_APB_DEC_QDSS_APB+0x00001FFF APRE=QDSS_APB_DEC_ SPRE=QDSS_APB_DEC_ BPRE=QDSS_APB_DEC_ ABPRE=QDSS_APB_DEC_ FPRE=QDSS_APB_DEC_

CS_QDSSCSR_SWDBGPWRCTRL ADDRESS 0x0000 RW
CS_QDSSCSR_SWDBGPWRCTRL RESET_VALUE 0x00000000
	RFU BIT[31:1]
	SWDBGPWRUPREQ BIT[0]

CS_QDSSCSR_SWDBGPWRACK ADDRESS 0x0004 R
CS_QDSSCSR_SWDBGPWRACK RESET_VALUE 0x00000000
	RFU BIT[31:16]
	SWDBGPWRACK BIT[15:0]

CS_QDSSCSR_SWSPADREG0 ADDRESS 0x0008 RW
CS_QDSSCSR_SWSPADREG0 RESET_VALUE 0x00000000
	SWSPADRW BIT[31:0]

CS_QDSSCSR_SWSPADREG1 ADDRESS 0x000C RW
CS_QDSSCSR_SWSPADREG1 RESET_VALUE 0x00000000
	SWSPADRW BIT[31:0]

CS_QDSSCSR_STMTRANSCTRL ADDRESS 0x0010 RW
CS_QDSSCSR_STMTRANSCTRL RESET_VALUE 0x00000000
	RFU BIT[31:4]
	STMTRANENAB3 BIT[3]
	STMTRANENAB2 BIT[2]
	STMTRANENAB1 BIT[1]
	STMTRANENAB0 BIT[0]

CS_QDSSCSR_STMAWIDCTRL ADDRESS 0x0014 RW
CS_QDSSCSR_STMAWIDCTRL RESET_VALUE 0x00000000
	STMAWID3 BIT[31:24]
	STMAWID2 BIT[23:16]
	STMAWID1 BIT[15:8]
	STMAWID0 BIT[7:0]

CS_QDSSCSR_STMCHNOFST0 ADDRESS 0x0018 RW
CS_QDSSCSR_STMCHNOFST0 RESET_VALUE 0x00000000
	RFU BIT[31:27]
	STMCHNOFST2 BIT[26:18]
	STMCHNOFST1 BIT[17:9]
	STMCHNOFST0 BIT[8:0]

CS_QDSSCSR_STMCHNOFST1 ADDRESS 0x001C RW
CS_QDSSCSR_STMCHNOFST1 RESET_VALUE 0x00000000
	RFU BIT[31:9]
	STMCHNOFST3 BIT[8:0]

CS_QDSSCSR_STMEXTHWCTRL0 ADDRESS 0x0020 RW
CS_QDSSCSR_STMEXTHWCTRL0 RESET_VALUE 0x00000000
	HEBS7 BIT[31:28]
	HEBS6 BIT[27:24]
	HEBS5 BIT[23:20]
	HEBS4 BIT[19:16]
	HEBS3 BIT[15:12]
	HEBS2 BIT[11:8]
	HEBS1 BIT[7:4]
	HEBS0 BIT[3:0]

CS_QDSSCSR_STMEXTHWCTRL1 ADDRESS 0x0024 RW
CS_QDSSCSR_STMEXTHWCTRL1 RESET_VALUE 0x00000000
	HEBS15 BIT[31:28]
	HEBS14 BIT[27:24]
	HEBS13 BIT[23:20]
	HEBS12 BIT[19:16]
	HEBS11 BIT[15:12]
	HEBS10 BIT[11:8]
	HEBS9 BIT[7:4]
	HEBS8 BIT[3:0]

CS_QDSSCSR_STMEXTHWCTRL2 ADDRESS 0x0028 RW
CS_QDSSCSR_STMEXTHWCTRL2 RESET_VALUE 0x00000000
	HEBS23 BIT[31:28]
	HEBS22 BIT[27:24]
	HEBS21 BIT[23:20]
	HEBS20 BIT[19:16]
	HEBS19 BIT[15:12]
	HEBS18 BIT[11:8]
	HEBS17 BIT[7:4]
	HEBS16 BIT[3:0]

CS_QDSSCSR_STMEXTHWCTRL3 ADDRESS 0x002C RW
CS_QDSSCSR_STMEXTHWCTRL3 RESET_VALUE 0x00000000
	HEBS31 BIT[31:28]
	HEBS30 BIT[27:24]
	HEBS29 BIT[23:20]
	HEBS28 BIT[19:16]
	HEBS27 BIT[15:12]
	HEBS26 BIT[11:8]
	HEBS25 BIT[7:4]
	HEBS24 BIT[3:0]

CS_QDSSCSR_USBBAMCTRL ADDRESS 0x0030 RW
CS_QDSSCSR_USBBAMCTRL RESET_VALUE 0x00000000
	RFU BIT[31:3]
	USBENAB BIT[2]
	BLKSIZE BIT[1:0]
		ENUM_0 VALUE 0x0
		ENUM_1 VALUE 0x1
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3

CS_QDSSCSR_USBFLSHCTRL ADDRESS 0x0034 RW
CS_QDSSCSR_USBFLSHCTRL RESET_VALUE 0x00000000
	RFU BIT[31:20]
	TRIGEOT BIT[19]
	PERFLSHEOT BIT[18]
	PERFLSHTHRS BIT[17:2]
	PERFLSH BIT[1]
	EOT BIT[0]

CS_QDSSCSR_TIMESTAMPCTRL ADDRESS 0x0038 RW
CS_QDSSCSR_TIMESTAMPCTRL RESET_VALUE 0x00000000
	RFU BIT[31:2]
	TIMESTAMPDISABLE BIT[1]
	CAPTURE BIT[0]

CS_QDSSCSR_AOTIMEVAL0 ADDRESS 0x003C R
CS_QDSSCSR_AOTIMEVAL0 RESET_VALUE 0x00000000
	TIMEVAL BIT[31:0]

CS_QDSSCSR_AOTIMEVAL1 ADDRESS 0x0040 R
CS_QDSSCSR_AOTIMEVAL1 RESET_VALUE 0x00000000
	RFU BIT[31:24]
	TIMEVAL BIT[23:0]

CS_QDSSCSR_QDSSTIMEVAL0 ADDRESS 0x0044 R
CS_QDSSCSR_QDSSTIMEVAL0 RESET_VALUE 0x00000000
	TIMEVAL BIT[31:0]

CS_QDSSCSR_QDSSTIMEVAL1 ADDRESS 0x0048 R
CS_QDSSCSR_QDSSTIMEVAL1 RESET_VALUE 0x00000000
	TIMEVAL BIT[31:0]

CS_QDSSCSR_QDSSTIMELOAD0 ADDRESS 0x004C RW
CS_QDSSCSR_QDSSTIMELOAD0 RESET_VALUE 0x00000000
	TIMELOAD BIT[31:0]

CS_QDSSCSR_QDSSTIMELOAD1 ADDRESS 0x0050 RW
CS_QDSSCSR_QDSSTIMELOAD1 RESET_VALUE 0x00000000
	TIMELOAD BIT[31:0]

CS_QDSSCSR_DAPMSAVAL ADDRESS 0x0054 RW
CS_QDSSCSR_DAPMSAVAL RESET_VALUE 0x00000000
	RFU BIT[31:1]
	MSAVAL BIT[0]

CS_QDSSCSR_QDSSCLKVOTE ADDRESS 0x0058 RW
CS_QDSSCSR_QDSSCLKVOTE RESET_VALUE 0x00000000
	CLKVOTE BIT[31:0]

CS_QDSSCSR_QDSSCLKIPI ADDRESS 0x005C RW
CS_QDSSCSR_QDSSCLKIPI RESET_VALUE 0x00000000
	RFU BIT[31:1]
	CLKIPI BIT[0]

CS_QDSSCSR_QDSSPWRREQIGNORE ADDRESS 0x0060 RW
CS_QDSSCSR_QDSSPWRREQIGNORE RESET_VALUE 0x00000000
	PWRREQIGNORE BIT[31:0]

CS_QDSSCSR_QDSSSPARE ADDRESS 0x0064 RW
CS_QDSSCSR_QDSSSPARE RESET_VALUE 0x00000000
	SPARE BIT[31:0]

CS_QDSSCSR_IPCAT ADDRESS 0x0068 R
CS_QDSSCSR_IPCAT RESET_VALUE 0x30000000
	MAJ BIT[31:28]
	MIN BIT[27:16]
	STEP BIT[15:0]

CS_QDSSCSR_ETRIRQCTRL ADDRESS 0x006C RW
CS_QDSSCSR_ETRIRQCTRL RESET_VALUE 0x00000000
	IRQBYTECNTVAL BIT[31:0]

CS_QDSSCSR_PRESERVEETF ADDRESS 0x0070 R
CS_QDSSCSR_PRESERVEETF RESET_VALUE 0x00000000
	RFU BIT[31:23]
	STS_MEMERR BIT[22]
	AFVALIDS BIT[21]
	STS_EMPTY BIT[20]
	ACQCOMP BIT[19]
	STS_TMCREADY BIT[18]
	STS_TRIGGERED BIT[17]
	FULL BIT[16]
	RWP_PRESERVE BIT[15:0]

CS_QDSSCSR_PRESERVEETR0 ADDRESS 0x0074 R
CS_QDSSCSR_PRESERVEETR0 RESET_VALUE 0x00000000
	RWP_PRESERVE BIT[31:0]

CS_QDSSCSR_PRESERVEETR1 ADDRESS 0x0078 R
CS_QDSSCSR_PRESERVEETR1 RESET_VALUE 0x00000000
	RFU BIT[31:23]
	STS_MEMERR BIT[22]
	AFVALIDS BIT[21]
	STS_EMPTY BIT[20]
	ACQCOMP BIT[19]
	STS_TMCREADY BIT[18]
	STS_TRIGGERED BIT[17]
	FULL BIT[16]
	RFU15_8 BIT[15:8]
	RWP_PRESERVE BIT[7:0]

CS_QDSSCSR_ITCTL ADDRESS 0x0F00 R
CS_QDSSCSR_ITCTL RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_QDSSCSR_CLAIMSET ADDRESS 0x0FA0 R
CS_QDSSCSR_CLAIMSET RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_QDSSCSR_CLAIMCLR ADDRESS 0x0FA4 R
CS_QDSSCSR_CLAIMCLR RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_QDSSCSR_LOCKACCESS ADDRESS 0x0FB0 W
CS_QDSSCSR_LOCKACCESS RESET_VALUE 0xXXXXXXXX
	LOCKACCESS BIT[31:0]

CS_QDSSCSR_LOCKSTATUS ADDRESS 0x0FB4 R
CS_QDSSCSR_LOCKSTATUS RESET_VALUE 0x00000003
	RFU BIT[31:3]
	FIELD_8_BIT_LOCK BIT[2]
	ACCESS BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	LOCK_CONTROL BIT[0]

CS_QDSSCSR_AUTHSTATUS ADDRESS 0x0FB8 R
CS_QDSSCSR_AUTHSTATUS RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_QDSSCSR_DEVICEID ADDRESS 0x0FC8 R
CS_QDSSCSR_DEVICEID RESET_VALUE 0x00000000
	RFU BIT[31:8]
	DEVID BIT[7:0]

CS_QDSSCSR_DEVICETYPE ADDRESS 0x0FCC R
CS_QDSSCSR_DEVICETYPE RESET_VALUE 0x00000004
	RFU BIT[31:8]
	SUBTYPE BIT[7:4]
	MAJTYPE BIT[3:0]

CS_QDSSCSR_PERIPHID4 ADDRESS 0x0FD0 R
CS_QDSSCSR_PERIPHID4 RESET_VALUE 0x0000000X
	RFU BIT[31:8]
	FIELD_4KB_COUNT BIT[7:4]
	JEP106_CONTINUATION BIT[3:0]

CS_QDSSCSR_PERIPHID5 ADDRESS 0x0FD4 R
CS_QDSSCSR_PERIPHID5 RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_QDSSCSR_PERIPHID6 ADDRESS 0x0FD8 R
CS_QDSSCSR_PERIPHID6 RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_QDSSCSR_PERIPHID7 ADDRESS 0x0FDC R
CS_QDSSCSR_PERIPHID7 RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_QDSSCSR_PERIPHID0 ADDRESS 0x0FE0 R
CS_QDSSCSR_PERIPHID0 RESET_VALUE 0x00000040
	RFU BIT[31:8]
	PARTNUM BIT[7:0]

CS_QDSSCSR_PERIPHID1 ADDRESS 0x0FE4 R
CS_QDSSCSR_PERIPHID1 RESET_VALUE 0x000000X4
	RFU BIT[31:8]
	JEP106_IDENTITY_3_0 BIT[7:4]
	PARTNUM BIT[3:0]

CS_QDSSCSR_PERIPHID2 ADDRESS 0x0FE8 R
CS_QDSSCSR_PERIPHID2 RESET_VALUE 0x0000001X
	RFU BIT[31:8]
	MAJREV BIT[7:4]
	JEDEC BIT[3]
	JEP106_IDENTITY_6_4 BIT[2:0]

CS_QDSSCSR_PERIPHID3 ADDRESS 0x0FEC R
CS_QDSSCSR_PERIPHID3 RESET_VALUE 0x00000000
	RFU BIT[31:8]
	REV_AND BIT[7:4]
	CUSTOMER_MODIFIED BIT[3:0]

CS_QDSSCSR_COMPID0 ADDRESS 0x0FF0 R
CS_QDSSCSR_COMPID0 RESET_VALUE 0x0000000D
	RFU BIT[31:8]
	PREAMBLE_7_0 BIT[7:0]

CS_QDSSCSR_COMPID1 ADDRESS 0x0FF4 R
CS_QDSSCSR_COMPID1 RESET_VALUE 0x00000090
	RFU BIT[31:8]
	PREAMBLE_15_12 BIT[7:4]
	PREAMBLE_11_8 BIT[3:0]

CS_QDSSCSR_COMPID2 ADDRESS 0x0FF8 R
CS_QDSSCSR_COMPID2 RESET_VALUE 0x00000005
	RFU BIT[31:8]
	PREAMBLE_23_16 BIT[7:0]

CS_QDSSCSR_COMPID3 ADDRESS 0x0FFC R
CS_QDSSCSR_COMPID3 RESET_VALUE 0x000000B1
	RFU BIT[31:8]
	PREAMBLE_31_24 BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.CXSTM_2_32_32_TRUE (level 2)
----------------------------------------------------------------------------------------
cxstm_2_32_32_true MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00002000 MAX=QDSS_APB_DEC_QDSS_APB+0x00002FFF APRE=QDSS_APB_DEC_ SPRE=QDSS_APB_DEC_ BPRE=QDSS_APB_DEC_ ABPRE=QDSS_APB_DEC_ FPRE=QDSS_APB_DEC_

STMDMASTARTR ADDRESS 0x0C04 W
STMDMASTARTR RESET_VALUE 0x0000000X
	START BIT[0]
		START VALUE 0x1

STMDMASTOPR ADDRESS 0x0C08 W
STMDMASTOPR RESET_VALUE 0x0000000X
	STOP BIT[0]
		STOP VALUE 0x1

STMDMASTATR ADDRESS 0x0C0C R
STMDMASTATR RESET_VALUE 0x00000000
	STATUS BIT[0]
		IDLE VALUE 0x0
		ACTIVE VALUE 0x1

STMDMACTLR ADDRESS 0x0C10 RW
STMDMACTLR RESET_VALUE 0x00000000
	SENS BIT[3:2]
		EMPTY VALUE 0x0
		ENUM_25 VALUE 0x1
		ENUM_50 VALUE 0x2
		ENUM_75 VALUE 0x3

STMDMAIDR ADDRESS 0x0CFC R
STMDMAIDR RESET_VALUE 0x00000002
	VENDSPEC BIT[11:8]
		VENDSPEC VALUE 0x0
	CLASSREV BIT[7:4]
		REVISION_CONTROL VALUE 0x0
	CLASS BIT[3:0]
		CONTROL VALUE 0x2

STMHEER ADDRESS 0x0D00 RW
STMHEER RESET_VALUE 0xXXXXXXXX
	HEE BIT[31:0]

STMHETER ADDRESS 0x0D20 RW
STMHETER RESET_VALUE 0xXXXXXXXX
	HETE BIT[31:0]

STMHEMCR ADDRESS 0x0D64 RW
STMHEMCR RESET_VALUE 0x000000XX
	ATBTRIGEN BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TRIGCLEAR BIT[6]
		NO_EFFECT VALUE 0x0
		CLEAR VALUE 0x1
	TRIGSTATUS BIT[5]
		NOT_OCCURRED VALUE 0x0
		OCCURRED VALUE 0x1
	TRIGCTL BIT[4]
		MULTI_SHOT VALUE 0x0
		SINGLE_SHOT VALUE 0x1
	ERRDETECT BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	COMPEN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

STMHEMASTR ADDRESS 0x0DF4 R
STMHEMASTR RESET_VALUE 0x00000080
	MASTER BIT[15:0]
		MASTER_1 VALUE 0x0080

STMHEFEAT1R ADDRESS 0x0DF8 R
STMHEFEAT1R RESET_VALUE 0x00100035
	NUMHE BIT[23:15]
		EVENTS VALUE 0x020
	HECOMP BIT[5:4]
		RO VALUE 0x3
	HEMASTR BIT[3]
		RO VALUE 0x0
	HEERR BIT[2]
		IMPLEMENTED VALUE 0x1
	HETER BIT[0]
		IMPLEMENTED VALUE 0x1

STMHEIDR ADDRESS 0x0DFC R
STMHEIDR RESET_VALUE 0x00000001
	VENDSPEC BIT[11:8]
		VENDSPEC VALUE 0x0
	CLASSREV BIT[7:4]
		REVISION_CONTROL VALUE 0x0
	CLASS BIT[3:0]
		CONTROL VALUE 0x1

STMSPER ADDRESS 0x0E00 RW
STMSPER RESET_VALUE 0x00000000
	SPE BIT[31:0]

STMSPTER ADDRESS 0x0E20 RW
STMSPTER RESET_VALUE 0x00000000
	SPTE BIT[31:0]

STMSPSCR ADDRESS 0x0E60 RW
STMSPSCR RESET_VALUE 0xXXX00000
	PORTSEL BIT[31:20]
	PORTCTL BIT[1:0]
		NOT_USED VALUE 0x0
		STMSPTER_ONLY VALUE 0x1
		RESERVED VALUE 0x2
		STMSPER_AND_STMSPTER VALUE 0x3

STMSPMSCR ADDRESS 0x0E64 RW
STMSPMSCR RESET_VALUE 0x00XXX000
	MASTSEL BIT[22:15]
	MASTCTL BIT[0]
		NOT_USED VALUE 0x0
		STMSPSCR VALUE 0x1

STMSPOVERRIDER ADDRESS 0x0E68 RW
STMSPOVERRIDER RESET_VALUE 0xXXXXX000
	PORTSEL BIT[31:15]
	OVERTS BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	OVERCTL BIT[1:0]
		DISABLED VALUE 0x0
		GUARANTEED VALUE 0x1
		INVARIANT_TIMING VALUE 0x2
		RESERVED VALUE 0x3

STMSPMOVERRIDER ADDRESS 0x0E6C RW
STMSPMOVERRIDER RESET_VALUE 0x00XXX000
	MASTSEL BIT[22:15]
	MASTCTL BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

STMSPTRIGCSR ADDRESS 0x0E70 RW
STMSPTRIGCSR RESET_VALUE 0x0000000X
	ATBTRIGEN_DIR BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ATBTRIGEN_TE BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TRIGCLEAR BIT[2]
		NO_EFFECT VALUE 0x0
		CLEAR VALUE 0x1
	TRIGSTATUS BIT[1]
		NOT_OCCURRED VALUE 0x0
		OCCURRED VALUE 0x1
	TRIGCTL BIT[0]
		MULTI_SHOT VALUE 0x0
		SINGLE_SHOT VALUE 0x1

STMTCSR ADDRESS 0x0E80 RW
STMTCSR RESET_VALUE 0x00XX0004
	BUSY BIT[23]
		IDLE VALUE 0x0
		BUSY VALUE 0x1
	TRACEID BIT[22:16]
	COMPEN BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SYNCEN BIT[2]
		RAO VALUE 0x1
	TSEN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

STMTSSTIMR ADDRESS 0x0E84 W
STMTSSTIMR RESET_VALUE 0x0000000X
	FORCETS BIT[0]
		FORCETS VALUE 0x1

STMTSFREQR ADDRESS 0x0E8C RW
STMTSFREQR RESET_VALUE 0x00000000
	FREQ BIT[31:0]

STMSYNCR ADDRESS 0x0E90 RW
STMSYNCR RESET_VALUE 0x00000000
	MODE BIT[12]
		N_BYTES VALUE 0x0
		ENUM_2_N_BYTES VALUE 0x1
	COUNT BIT[11:2]

STMAUXCR ADDRESS 0x0E94 RW
STMAUXCR RESET_VALUE 0x00000000
	AFREADYHIGH BIT[4]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	CLKON BIT[3]
		NO_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1
	PRIORINVDIS BIT[2]
		INVERSION_ENABLED VALUE 0x0
		INVERSION_DISABLED VALUE 0x1
	ASYNCPE BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FIFOAF BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

STMSPFEAT1R ADDRESS 0x0EA0 R
STMSPFEAT1R RESET_VALUE 0x006587D1
	SWOEN BIT[23:22]
		NOT_IMPLEMENTED VALUE 0x1
	SYNCEN BIT[21:20]
		RAO VALUE 0x2
	HWTEN BIT[19:18]
		NOT_IMPLEMENTED VALUE 0x1
	TSPRESCALE BIT[17:16]
		NOT_IMPLEMENTED VALUE 0x1
	TRIGCTL BIT[15:14]
		MULTI_SHOT_AND_SINGLE_SHOT VALUE 0x2
	TRACEBUS BIT[13:10]
		ATB_WITH_TRIGGER VALUE 0x1
	SYNC BIT[9:8]
		MODE VALUE 0x3
	FORCETS BIT[7]
		IMPLEMENTED VALUE 0x1
	TSFREQ BIT[6]
		RW VALUE 0x1
	TS BIT[5:4]
		ABSOLUT VALUE 0x1
	PROT BIT[3:0]
		STPV2 VALUE 0x1

STMSPFEAT2R ADDRESS 0x0EA4 R
STMSPFEAT2R RESET_VALUE 0x000104F2
	SPTYPE BIT[17:16]
		EXTENDED_ONLY VALUE 0x1
	DSIZE BIT[15:12]
		ENUM_32_BIT VALUE 0x0
	SPTRTYPE BIT[10:9]
		INVARIANT_TIMING_AND_GUARANTEED VALUE 0x2
	PRIVMASK BIT[8:7]
		NOT_IMPLEMENTED VALUE 0x1
	SPOVERRIDE BIT[6]
		IMPLEMENTED VALUE 0x1
	SPCOMP BIT[5:4]
		PROGRAMMABLE VALUE 0x3
	SPER BIT[2]
		IMPLEMENTED VALUE 0x0
	SPTER BIT[1:0]
		IMPLEMENTED VALUE 0x2

STMSPFEAT3R ADDRESS 0x0EA8 R
STMSPFEAT3R RESET_VALUE 0x0000007F
	NUMMAST BIT[6:0]
		NUMMAST VALUE 0x7F

STMITTRIGGER ADDRESS 0x0EE8 W
STMITTRIGGER RESET_VALUE 0x0000000X
	ASYNCOUT_W BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGOUTHETE_W BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGOUTSW_W BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGOUTSPTE_W BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

STMITATBDATA0 ADDRESS 0x0EEC W
STMITATBDATA0 RESET_VALUE 0x000000XX
	ATDATAM31_W BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAM23_W BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAM15_W BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAM7_W BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAM0_W BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

STMITATBCTR2 ADDRESS 0x0EF0 R
STMITATBCTR2 RESET_VALUE 0x0000000X
	AFVALIDM_R BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADYM_R BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

STMITATBID ADDRESS 0x0EF4 W
STMITATBID RESET_VALUE 0x000000XX
	ATIDM_W BIT[6:0]

STMITATBCTR0 ADDRESS 0x0EF8 W
STMITATBCTR0 RESET_VALUE 0x00000X0X
	ATBYTESM_W BIT[9:8]
		ENUM_00 VALUE 0x0
		ENUM_01 VALUE 0x1
		ENUM_10 VALUE 0x2
		ENUM_11 VALUE 0x3
	AFREADYM_W BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALIDM_W BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

STMITCTRL ADDRESS 0x0F00 RW
STMITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

STMCLAIMSET ADDRESS 0x0FA0 RW
STMCLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

STMCLAIMCLR ADDRESS 0x0FA4 RW
STMCLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

STMLAR ADDRESS 0x0FB0 W
STMLAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

STMLSR ADDRESS 0x0FB4 R
STMLSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

STMAUTHSTATUS ADDRESS 0x0FB8 R
STMAUTHSTATUS RESET_VALUE 0x000000XX
	SNID BIT[7:6]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	SID BIT[5:4]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSNID BIT[3:2]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

STMDEVID ADDRESS 0x0FC8 R
STMDEVID RESET_VALUE 0x00010000
	NUMSP BIT[16:0]
		NUMBER_OF_PORTS VALUE 0x10000

STMDEVTYPE ADDRESS 0x0FCC R
STMDEVTYPE RESET_VALUE 0x00000063
	SUB_TYPE BIT[7:4]
		CORESIGHT_STM VALUE 0x6
	MAJOR_TYPE BIT[3:0]
		TRACE_SOURCE VALUE 0x3

STMPIDR0 ADDRESS 0x0FE0 R
STMPIDR0 RESET_VALUE 0x00000062
	PART_NUMBER_BITS7TO0 BIT[7:0]
		CORESIGHT_STM_PART_NUMBER_7_0 VALUE 0x62

STMPIDR1 ADDRESS 0x0FE4 R
STMPIDR1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0]
		CORESIGHT_STM_PART_NUMBER_11_8 VALUE 0x9

STMPIDR2 ADDRESS 0x0FE8 R
STMPIDR2 RESET_VALUE 0x0000001B
	REVISION BIT[7:4]
		R0P1 VALUE 0x1
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

STMPIDR3 ADDRESS 0x0FEC R
STMPIDR3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODS VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0]
		NO_MODS VALUE 0x0

STMPIDR4 ADDRESS 0x0FD0 R
STMPIDR4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4]
		ENUM_4KB VALUE 0x0
	JEP106_CONT BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

STMPIDR5 ADDRESS 0x0FD4 RW
STMPIDR5 RESET_VALUE 0xXXXXXXXX
	STMPIDR5 BIT[31:0]

STMPIDR6 ADDRESS 0x0FD8 RW
STMPIDR6 RESET_VALUE 0xXXXXXXXX
	STMPIDR6 BIT[31:0]

STMPIDR7 ADDRESS 0x0FDC RW
STMPIDR7 RESET_VALUE 0xXXXXXXXX
	STMPIDR7 BIT[31:0]

STMCIDR0 ADDRESS 0x0FF0 R
STMCIDR0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0]
		ENUM_0D VALUE 0x0D

STMCIDR1 ADDRESS 0x0FF4 R
STMCIDR1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PREAMBLE BIT[3:0]
		ENUM_0 VALUE 0x0

STMCIDR2 ADDRESS 0x0FF8 R
STMCIDR2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0]
		ENUM_05 VALUE 0x05

STMCIDR3 ADDRESS 0x0FFC R
STMCIDR3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.CTI0_CSCTI (level 2)
----------------------------------------------------------------------------------------
cti0_cscti MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00010000 MAX=QDSS_APB_DEC_QDSS_APB+0x00010FFF APRE=QDSS_APB_DEC_CTI0_ SPRE=QDSS_APB_DEC_CTI0_ BPRE=QDSS_APB_DEC_CTI0_ ABPRE=QDSS_APB_DEC_CTI0_ FPRE=QDSS_APB_DEC_CTI0_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0]

CTIAPPSET ADDRESS 0x0014 W
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0]

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0]

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0]

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTITRIGINSTATUS ADDRESS 0x0130 R
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0]

CTITRIGOUTSTATUS ADDRESS 0x0134 R
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0]

CTICHINSTATUS ADDRESS 0x0138 R
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0]

CTICHOUTSTATUS ADDRESS 0x013C R
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0]

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3]
	CTIGATEEN2 BIT[2]
	CTIGATEEN1 BIT[1]
	CTIGATEEN0 BIT[0]

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0]

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0]

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0]

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0]

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0]

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0]

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0]

ITCHIN ADDRESS 0x0EF4 R
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0]

ITTRIGIN ADDRESS 0x0EF8 R
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0]

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16]
	NUMTRIG BIT[15:8]
	EXTMUXNUM BIT[4:0]

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4]
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0]
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0]
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0]
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4]
		R0P4 VALUE 0x4
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0]
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4]
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.CTI1_CSCTI (level 2)
----------------------------------------------------------------------------------------
cti1_cscti MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00011000 MAX=QDSS_APB_DEC_QDSS_APB+0x00011FFF APRE=QDSS_APB_DEC_CTI1_ SPRE=QDSS_APB_DEC_CTI1_ BPRE=QDSS_APB_DEC_CTI1_ ABPRE=QDSS_APB_DEC_CTI1_ FPRE=QDSS_APB_DEC_CTI1_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0]

CTIAPPSET ADDRESS 0x0014 W
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0]

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0]

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0]

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTITRIGINSTATUS ADDRESS 0x0130 R
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0]

CTITRIGOUTSTATUS ADDRESS 0x0134 R
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0]

CTICHINSTATUS ADDRESS 0x0138 R
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0]

CTICHOUTSTATUS ADDRESS 0x013C R
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0]

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3]
	CTIGATEEN2 BIT[2]
	CTIGATEEN1 BIT[1]
	CTIGATEEN0 BIT[0]

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0]

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0]

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0]

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0]

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0]

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0]

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0]

ITCHIN ADDRESS 0x0EF4 R
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0]

ITTRIGIN ADDRESS 0x0EF8 R
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0]

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16]
	NUMTRIG BIT[15:8]
	EXTMUXNUM BIT[4:0]

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4]
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0]
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0]
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0]
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4]
		R0P4 VALUE 0x4
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0]
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4]
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.CTI2_CSCTI (level 2)
----------------------------------------------------------------------------------------
cti2_cscti MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00012000 MAX=QDSS_APB_DEC_QDSS_APB+0x00012FFF APRE=QDSS_APB_DEC_CTI2_ SPRE=QDSS_APB_DEC_CTI2_ BPRE=QDSS_APB_DEC_CTI2_ ABPRE=QDSS_APB_DEC_CTI2_ FPRE=QDSS_APB_DEC_CTI2_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0]

CTIAPPSET ADDRESS 0x0014 W
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0]

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0]

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0]

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTITRIGINSTATUS ADDRESS 0x0130 R
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0]

CTITRIGOUTSTATUS ADDRESS 0x0134 R
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0]

CTICHINSTATUS ADDRESS 0x0138 R
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0]

CTICHOUTSTATUS ADDRESS 0x013C R
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0]

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3]
	CTIGATEEN2 BIT[2]
	CTIGATEEN1 BIT[1]
	CTIGATEEN0 BIT[0]

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0]

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0]

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0]

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0]

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0]

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0]

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0]

ITCHIN ADDRESS 0x0EF4 R
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0]

ITTRIGIN ADDRESS 0x0EF8 R
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0]

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16]
	NUMTRIG BIT[15:8]
	EXTMUXNUM BIT[4:0]

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4]
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0]
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0]
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0]
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4]
		R0P4 VALUE 0x4
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0]
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4]
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.CTI3_CSCTI (level 2)
----------------------------------------------------------------------------------------
cti3_cscti MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00013000 MAX=QDSS_APB_DEC_QDSS_APB+0x00013FFF APRE=QDSS_APB_DEC_CTI3_ SPRE=QDSS_APB_DEC_CTI3_ BPRE=QDSS_APB_DEC_CTI3_ ABPRE=QDSS_APB_DEC_CTI3_ FPRE=QDSS_APB_DEC_CTI3_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0]

CTIAPPSET ADDRESS 0x0014 W
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0]

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0]

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0]

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTITRIGINSTATUS ADDRESS 0x0130 R
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0]

CTITRIGOUTSTATUS ADDRESS 0x0134 R
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0]

CTICHINSTATUS ADDRESS 0x0138 R
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0]

CTICHOUTSTATUS ADDRESS 0x013C R
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0]

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3]
	CTIGATEEN2 BIT[2]
	CTIGATEEN1 BIT[1]
	CTIGATEEN0 BIT[0]

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0]

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0]

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0]

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0]

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0]

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0]

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0]

ITCHIN ADDRESS 0x0EF4 R
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0]

ITTRIGIN ADDRESS 0x0EF8 R
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0]

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16]
	NUMTRIG BIT[15:8]
	EXTMUXNUM BIT[4:0]

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4]
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0]
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0]
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0]
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4]
		R0P4 VALUE 0x4
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0]
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4]
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.CTI4_CSCTI (level 2)
----------------------------------------------------------------------------------------
cti4_cscti MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00014000 MAX=QDSS_APB_DEC_QDSS_APB+0x00014FFF APRE=QDSS_APB_DEC_CTI4_ SPRE=QDSS_APB_DEC_CTI4_ BPRE=QDSS_APB_DEC_CTI4_ ABPRE=QDSS_APB_DEC_CTI4_ FPRE=QDSS_APB_DEC_CTI4_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0]

CTIAPPSET ADDRESS 0x0014 W
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0]

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0]

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0]

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTITRIGINSTATUS ADDRESS 0x0130 R
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0]

CTITRIGOUTSTATUS ADDRESS 0x0134 R
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0]

CTICHINSTATUS ADDRESS 0x0138 R
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0]

CTICHOUTSTATUS ADDRESS 0x013C R
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0]

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3]
	CTIGATEEN2 BIT[2]
	CTIGATEEN1 BIT[1]
	CTIGATEEN0 BIT[0]

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0]

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0]

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0]

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0]

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0]

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0]

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0]

ITCHIN ADDRESS 0x0EF4 R
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0]

ITTRIGIN ADDRESS 0x0EF8 R
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0]

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16]
	NUMTRIG BIT[15:8]
	EXTMUXNUM BIT[4:0]

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4]
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0]
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0]
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0]
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4]
		R0P4 VALUE 0x4
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0]
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4]
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.CTI5_CSCTI (level 2)
----------------------------------------------------------------------------------------
cti5_cscti MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00015000 MAX=QDSS_APB_DEC_QDSS_APB+0x00015FFF APRE=QDSS_APB_DEC_CTI5_ SPRE=QDSS_APB_DEC_CTI5_ BPRE=QDSS_APB_DEC_CTI5_ ABPRE=QDSS_APB_DEC_CTI5_ FPRE=QDSS_APB_DEC_CTI5_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0]

CTIAPPSET ADDRESS 0x0014 W
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0]

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0]

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0]

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTITRIGINSTATUS ADDRESS 0x0130 R
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0]

CTITRIGOUTSTATUS ADDRESS 0x0134 R
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0]

CTICHINSTATUS ADDRESS 0x0138 R
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0]

CTICHOUTSTATUS ADDRESS 0x013C R
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0]

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3]
	CTIGATEEN2 BIT[2]
	CTIGATEEN1 BIT[1]
	CTIGATEEN0 BIT[0]

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0]

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0]

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0]

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0]

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0]

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0]

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0]

ITCHIN ADDRESS 0x0EF4 R
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0]

ITTRIGIN ADDRESS 0x0EF8 R
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0]

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16]
	NUMTRIG BIT[15:8]
	EXTMUXNUM BIT[4:0]

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4]
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0]
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0]
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0]
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4]
		R0P4 VALUE 0x4
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0]
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4]
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.CTI6_CSCTI (level 2)
----------------------------------------------------------------------------------------
cti6_cscti MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00016000 MAX=QDSS_APB_DEC_QDSS_APB+0x00016FFF APRE=QDSS_APB_DEC_CTI6_ SPRE=QDSS_APB_DEC_CTI6_ BPRE=QDSS_APB_DEC_CTI6_ ABPRE=QDSS_APB_DEC_CTI6_ FPRE=QDSS_APB_DEC_CTI6_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0]

CTIAPPSET ADDRESS 0x0014 W
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0]

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0]

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0]

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTITRIGINSTATUS ADDRESS 0x0130 R
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0]

CTITRIGOUTSTATUS ADDRESS 0x0134 R
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0]

CTICHINSTATUS ADDRESS 0x0138 R
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0]

CTICHOUTSTATUS ADDRESS 0x013C R
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0]

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3]
	CTIGATEEN2 BIT[2]
	CTIGATEEN1 BIT[1]
	CTIGATEEN0 BIT[0]

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0]

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0]

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0]

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0]

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0]

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0]

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0]

ITCHIN ADDRESS 0x0EF4 R
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0]

ITTRIGIN ADDRESS 0x0EF8 R
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0]

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16]
	NUMTRIG BIT[15:8]
	EXTMUXNUM BIT[4:0]

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4]
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0]
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0]
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0]
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4]
		R0P4 VALUE 0x4
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0]
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4]
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.CTI7_CSCTI (level 2)
----------------------------------------------------------------------------------------
cti7_cscti MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00017000 MAX=QDSS_APB_DEC_QDSS_APB+0x00017FFF APRE=QDSS_APB_DEC_CTI7_ SPRE=QDSS_APB_DEC_CTI7_ BPRE=QDSS_APB_DEC_CTI7_ ABPRE=QDSS_APB_DEC_CTI7_ FPRE=QDSS_APB_DEC_CTI7_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0]

CTIAPPSET ADDRESS 0x0014 W
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0]

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0]

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0]

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTITRIGINSTATUS ADDRESS 0x0130 R
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0]

CTITRIGOUTSTATUS ADDRESS 0x0134 R
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0]

CTICHINSTATUS ADDRESS 0x0138 R
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0]

CTICHOUTSTATUS ADDRESS 0x013C R
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0]

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3]
	CTIGATEEN2 BIT[2]
	CTIGATEEN1 BIT[1]
	CTIGATEEN0 BIT[0]

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0]

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0]

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0]

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0]

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0]

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0]

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0]

ITCHIN ADDRESS 0x0EF4 R
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0]

ITTRIGIN ADDRESS 0x0EF8 R
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0]

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16]
	NUMTRIG BIT[15:8]
	EXTMUXNUM BIT[4:0]

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4]
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0]
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0]
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0]
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4]
		R0P4 VALUE 0x4
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0]
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4]
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.CTI8_CSCTI (level 2)
----------------------------------------------------------------------------------------
cti8_cscti MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00018000 MAX=QDSS_APB_DEC_QDSS_APB+0x00018FFF APRE=QDSS_APB_DEC_CTI8_ SPRE=QDSS_APB_DEC_CTI8_ BPRE=QDSS_APB_DEC_CTI8_ ABPRE=QDSS_APB_DEC_CTI8_ FPRE=QDSS_APB_DEC_CTI8_

CTICONTROL ADDRESS 0x0000 RW
CTICONTROL RESET_VALUE 0x00000000
	GLBEN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

CTIINTACK ADDRESS 0x0010 W
CTIINTACK RESET_VALUE 0x00000000
	INTACK BIT[7:0]

CTIAPPSET ADDRESS 0x0014 W
CTIAPPSET RESET_VALUE 0x00000000
	APPSET BIT[3:0]

CTIAPPCLEAR ADDRESS 0x0018 W
CTIAPPCLEAR RESET_VALUE 0x00000000
	APPCLEAR BIT[3:0]

CTIAPPPULSE ADDRESS 0x001C W
CTIAPPPULSE RESET_VALUE 0x00000000
	APPULSE BIT[3:0]

CTIINEN0 ADDRESS 0x0020 RW
CTIINEN0 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN1 ADDRESS 0x0024 RW
CTIINEN1 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN2 ADDRESS 0x0028 RW
CTIINEN2 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN3 ADDRESS 0x002C RW
CTIINEN3 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN4 ADDRESS 0x0030 RW
CTIINEN4 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN5 ADDRESS 0x0034 RW
CTIINEN5 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN6 ADDRESS 0x0038 RW
CTIINEN6 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIINEN7 ADDRESS 0x003C RW
CTIINEN7 RESET_VALUE 0x00000000
	TRIGINEN BIT[3:0]

CTIOUTEN0 ADDRESS 0x00A0 RW
CTIOUTEN0 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN1 ADDRESS 0x00A4 RW
CTIOUTEN1 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN2 ADDRESS 0x00A8 RW
CTIOUTEN2 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN3 ADDRESS 0x00AC RW
CTIOUTEN3 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN4 ADDRESS 0x00B0 RW
CTIOUTEN4 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN5 ADDRESS 0x00B4 RW
CTIOUTEN5 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN6 ADDRESS 0x00B8 RW
CTIOUTEN6 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTIOUTEN7 ADDRESS 0x00BC RW
CTIOUTEN7 RESET_VALUE 0x00000000
	TRIGOUTEN BIT[3:0]

CTITRIGINSTATUS ADDRESS 0x0130 R
CTITRIGINSTATUS RESET_VALUE 0x000000XX
	TRIGINSTATUS BIT[7:0]

CTITRIGOUTSTATUS ADDRESS 0x0134 R
CTITRIGOUTSTATUS RESET_VALUE 0x00000000
	TRIGOUTSTATUS BIT[7:0]

CTICHINSTATUS ADDRESS 0x0138 R
CTICHINSTATUS RESET_VALUE 0x0000000X
	CTICHINSTATUS BIT[3:0]

CTICHOUTSTATUS ADDRESS 0x013C R
CTICHOUTSTATUS RESET_VALUE 0x00000000
	CTICHOUTSTATUS BIT[3:0]

CTIGATE ADDRESS 0x0140 RW
CTIGATE RESET_VALUE 0x0000000F
	CTIGATEEN3 BIT[3]
	CTIGATEEN2 BIT[2]
	CTIGATEEN1 BIT[1]
	CTIGATEEN0 BIT[0]

ASICCTL ADDRESS 0x0144 RW
ASICCTL RESET_VALUE 0x00000000
	ASICCTL BIT[7:0]

ITCHINACK ADDRESS 0x0EDC W
ITCHINACK RESET_VALUE 0x00000000
	CTCHINACK BIT[3:0]

ITTRIGINACK ADDRESS 0x0EE0 W
ITTRIGINACK RESET_VALUE 0x00000000
	CTTRIGINACK BIT[7:0]

ITCHOUT ADDRESS 0x0EE4 W
ITCHOUT RESET_VALUE 0x00000000
	CTCHOUT BIT[3:0]

ITTRIGOUT ADDRESS 0x0EE8 W
ITTRIGOUT RESET_VALUE 0x00000000
	CTTRIGOUT BIT[7:0]

ITCHOUTACK ADDRESS 0x0EEC R
ITCHOUTACK RESET_VALUE 0x00000000
	CTCHOUTACK BIT[3:0]

ITTRIGOUTACK ADDRESS 0x0EF0 R
ITTRIGOUTACK RESET_VALUE 0x00000000
	CTTRIGOUTACK BIT[7:0]

ITCHIN ADDRESS 0x0EF4 R
ITCHIN RESET_VALUE 0x00000000
	CTCHIN BIT[3:0]

ITTRIGIN ADDRESS 0x0EF8 R
ITTRIGIN RESET_VALUE 0x00000000
	CTTRIGIN BIT[7:0]

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x0000000X
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSID BIT[1:0]
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00040800
	NUMCH BIT[19:16]
	NUMTRIG BIT[15:8]
	EXTMUXNUM BIT[4:0]

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000014
	SUB_TYPE BIT[7:4]
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0]
		DEBUG_CONTROL VALUE 0x4

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000006
	PART_0 BIT[7:0]
		CTI_PART_NUMBER_7_0 VALUE 0x06

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0]
		CTI_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4]
		R0P4 VALUE 0x4
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0]
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4]
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.CSTPIU_CSTPIU (level 2)
----------------------------------------------------------------------------------------
cstpiu_cstpiu MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00020000 MAX=QDSS_APB_DEC_QDSS_APB+0x00020FFF APRE=QDSS_APB_DEC_CSTPIU_ SPRE=QDSS_APB_DEC_CSTPIU_ BPRE=QDSS_APB_DEC_CSTPIU_ ABPRE=QDSS_APB_DEC_CSTPIU_ FPRE=QDSS_APB_DEC_CSTPIU_

SUPPORTED_PORT_SIZES ADDRESS 0x0000 R
SUPPORTED_PORT_SIZES RESET_VALUE 0xXXXXXXXX
	PORT_SIZE_32 BIT[31]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_31 BIT[30]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_30 BIT[29]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_29 BIT[28]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_28 BIT[27]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_27 BIT[26]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_26 BIT[25]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_25 BIT[24]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_24 BIT[23]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_23 BIT[22]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_22 BIT[21]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_21 BIT[20]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_20 BIT[19]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_19 BIT[18]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_18 BIT[17]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_17 BIT[16]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_16 BIT[15]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_15 BIT[14]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_14 BIT[13]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_13 BIT[12]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_12 BIT[11]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_11 BIT[10]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_10 BIT[9]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_9 BIT[8]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_8 BIT[7]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_7 BIT[6]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_6 BIT[5]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_5 BIT[4]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_4 BIT[3]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_3 BIT[2]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_2 BIT[1]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PORT_SIZE_1 BIT[0]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1

CURRENT_PORT_SIZE ADDRESS 0x0004 RW
CURRENT_PORT_SIZE RESET_VALUE 0x00000001
	PORT_SIZE_32 BIT[31]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_31 BIT[30]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_30 BIT[29]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_29 BIT[28]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_28 BIT[27]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_27 BIT[26]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_26 BIT[25]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_25 BIT[24]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_24 BIT[23]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_23 BIT[22]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_22 BIT[21]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_21 BIT[20]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_20 BIT[19]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_19 BIT[18]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_18 BIT[17]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_17 BIT[16]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_16 BIT[15]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_15 BIT[14]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_14 BIT[13]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_13 BIT[12]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_12 BIT[11]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_11 BIT[10]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_10 BIT[9]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_9 BIT[8]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_8 BIT[7]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_7 BIT[6]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_6 BIT[5]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_5 BIT[4]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_4 BIT[3]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_3 BIT[2]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_2 BIT[1]
		INVALID VALUE 0x0
		VALID VALUE 0x1
	PORT_SIZE_1 BIT[0]
		INVALID VALUE 0x0
		VALID VALUE 0x1

SUPPORTED_TRIGGER_MODES ADDRESS 0x0100 R
SUPPORTED_TRIGGER_MODES RESET_VALUE 0x0000011F
	TRGRUN BIT[17]
		TRGNOTRUNNING VALUE 0x0
		TRGRUNNING VALUE 0x1
	TRIGGERED BIT[16]
		TRIGGER_NOT_OCCURRED VALUE 0x0
		TRIGGER_OCCURRED VALUE 0x1
	TCOUNT8 BIT[8]
		NOT_IMPLEMENTED VALUE 0x0
		IMPLEMENTED VALUE 0x1
	MULT64K BIT[4]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	MULT256 BIT[3]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	MULT16 BIT[2]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	MULT4 BIT[1]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	MULT2 BIT[0]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1

TRIGGER_COUNTER_VALUE ADDRESS 0x0104 RW
TRIGGER_COUNTER_VALUE RESET_VALUE 0x00000000
	TRIGCOUNT BIT[7:0]

TRIGGER_MULTIPLIER ADDRESS 0x0108 RW
TRIGGER_MULTIPLIER RESET_VALUE 0x00000000
	MULT64K BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	MULT256 BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	MULT16 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	MULT4 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	MULT2 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

SUPPORTED_TEST_PATTERN_MODES ADDRESS 0x0200 R
SUPPORTED_TEST_PATTERN_MODES RESET_VALUE 0x0003000F
	PCONTEN BIT[17]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PTIMEEN BIT[16]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PATF0 BIT[3]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PATA5 BIT[2]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PATW0 BIT[1]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1
	PATW1 BIT[0]
		NOT_SUPPORTED VALUE 0x0
		SUPPORTED VALUE 0x1

CURRENT_TEST_PATTERN_MODE ADDRESS 0x0204 RW
CURRENT_TEST_PATTERN_MODE RESET_VALUE 0x00000000
	PCONTEN BIT[17]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PTIMEEN BIT[16]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PATF0 BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PATA5 BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PATW0 BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PATW1 BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TPRCR ADDRESS 0x0208 RW
TPRCR RESET_VALUE 0x00000000
	PATTCOUNT BIT[7:0]

FFSR ADDRESS 0x0300 R
FFSR RESET_VALUE 0x0000000X
	TCPRESENT BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FTSTOPPED BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FLINPROG BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

FFCR ADDRESS 0x0304 RW
FFCR RESET_VALUE 0x00000000
	STOPTRIG BIT[13]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	STOPFL BIT[12]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRIGFL BIT[10]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRIGEVT BIT[9]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	TRIGIN BIT[8]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	FONMAN_R BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FONMAN_W BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FONTRIG BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	FONFLIN BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ENFCONT BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	ENFTC BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

FSCR ADDRESS 0x0308 RW
FSCR RESET_VALUE 0x00000040
	CYCCOUNT BIT[11:0]

EXTCTL_IN_PORT ADDRESS 0x0400 R
EXTCTL_IN_PORT RESET_VALUE 0x000000XX
	EXTCTLIN BIT[7:0]

EXTCTL_OUT_PORT ADDRESS 0x0404 RW
EXTCTL_OUT_PORT RESET_VALUE 0x00000000
	EXTCTLOUT BIT[7:0]

ITTRFLINACK ADDRESS 0x0EE4 W
ITTRFLINACK RESET_VALUE 0x00000000
	FLUSHINACK BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGINACK BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITTRFLIN ADDRESS 0x0EE8 R
ITTRFLIN RESET_VALUE 0x0000000X
	FLUSHIN BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGIN BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBDATA0 ADDRESS 0x0EEC R
ITATBDATA0 RESET_VALUE 0x000000XX
	ATDATA_31 BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA_23 BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA_15 BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA_7 BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA_0 BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 W
ITATBCTR2 RESET_VALUE 0x00000000
	AFVALID BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADY BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 R
ITATBCTR1 RESET_VALUE 0x000000XX
	ATID BIT[6:0]

ITATBCTR0 ADDRESS 0x0EF8 R
ITATBCTR0 RESET_VALUE 0x00000X0X
	ATBYTES BIT[9:8]
	AFREADY BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALID BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B00 VALUE 0x0
	NSID BIT[1:0]
		ENUM_2_B00 VALUE 0x0

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x000000A0
	SWOUARTNRZ BIT[11]
		ENUM_0 VALUE 0x0
	SWOMAN BIT[10]
		ENUM_0 VALUE 0x0
	TCLKDATA BIT[9]
		ENUM_0 VALUE 0x0
	FIFOSIZE BIT[8:6]
		ENUM_2 VALUE 0x2
	CLKRELAT BIT[5]
		ASYNC VALUE 0x1
	MUXNUM BIT[4:0]

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000011
	SUB_TYPE BIT[7:4]
		TRIGGER_MATRIX VALUE 0x1
	MAJOR_TYPE BIT[3:0]
		TRACE_SINK VALUE 0x1

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000012
	PART_0 BIT[7:0]
		TPIU_PART_NUMBER_7_0 VALUE 0x12

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	DES_0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_3_0 VALUE 0xB
	PART_1 BIT[3:0]
		TPIU_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000004B
	REVISION BIT[7:4]
		R0P4 VALUE 0x4
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	DES_1 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODIFICATION VALUE 0x0
	CMOD BIT[3:0]
		NO_MODIFICATION VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	SIZE BIT[7:4]
		ENUM_4KB VALUE 0x0
	DES_2 BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PRMBL_0 BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PRMBL_1 BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PRMBL_2 BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PRMBL_3 BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.IN_FUN0_CXATBFUNNEL_128W8SP (level 2)
----------------------------------------------------------------------------------------
in_fun0_cxatbfunnel_128w8sp MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00021000 MAX=QDSS_APB_DEC_QDSS_APB+0x00021FFF APRE=QDSS_APB_DEC_IN_FUN0_ SPRE=QDSS_APB_DEC_IN_FUN0_ BPRE=QDSS_APB_DEC_IN_FUN0_ ABPRE=QDSS_APB_DEC_IN_FUN0_ FPRE=QDSS_APB_DEC_IN_FUN0_

CTRL_REG ADDRESS 0x0000 RW
CTRL_REG RESET_VALUE 0x00000300
	HT BIT[11:8]
		HOLD_TIME_1 VALUE 0x0
		HOLD_TIME_2 VALUE 0x1
		HOLD_TIME_3 VALUE 0x2
		HOLD_TIME_4 VALUE 0x3
		HOLD_TIME_5 VALUE 0x4
		HOLD_TIME_6 VALUE 0x5
		HOLD_TIME_7 VALUE 0x6
		HOLD_TIME_8 VALUE 0x7
		HOLD_TIME_9 VALUE 0x8
		HOLD_TIME_10 VALUE 0x9
		HOLD_TIME_11 VALUE 0xA
		HOLD_TIME_12 VALUE 0xB
		HOLD_TIME_13 VALUE 0xC
		HOLD_TIME_14 VALUE 0xD
		HOLD_TIME_15 VALUE 0xE
	ENS7 BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS6 BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS5 BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS4 BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS3 BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS2 BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS1 BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS0 BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PRIORITY_CTRL_REG ADDRESS 0x0004 RW
PRIORITY_CTRL_REG RESET_VALUE 0x00000000
	PRIPORT7 BIT[23:21]
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT6 BIT[20:18]
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT5 BIT[17:15]
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT4 BIT[14:12]
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT3 BIT[11:9]
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT2 BIT[8:6]
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT1 BIT[5:3]
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT0 BIT[2:0]
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7

ITATBDATA0 ADDRESS 0x0EEC RW
ITATBDATA0 RESET_VALUE 0x00000000
	ATDATA127_R BIT[16]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA127_W BIT[16]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA119_R BIT[15]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA119_W BIT[15]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA111_R BIT[14]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA111_W BIT[14]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA103_R BIT[13]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA103_W BIT[13]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA95_R BIT[12]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA95_W BIT[12]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA87_R BIT[11]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA87_W BIT[11]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA79_R BIT[10]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA79_W BIT[10]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA71_R BIT[9]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA71_W BIT[9]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA63_R BIT[8]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA63_W BIT[8]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA55_R BIT[7]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA55_W BIT[7]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA47_R BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA47_W BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA39_R BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA39_W BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA31_R BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA31_W BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA23_R BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAM23_W BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA15_R BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA15_W BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA7_R BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA7_W BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA0_R BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA0_W BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 RW
ITATBCTR2 RESET_VALUE 0x00000000
	AFVALID_R BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFVALID_W BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADY_R BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADY_W BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 RW
ITATBCTR1 RESET_VALUE 0x000000XX
	ATID_R BIT[6:0]
	ATID_W BIT[6:0]

ITATBCTR0 ADDRESS 0x0EF8 RW
ITATBCTR0 RESET_VALUE 0x00000000
	ATBYTES_W BIT[11:8]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATBYTES_R BIT[11:8]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFREADY_W BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFREADY_R BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALID_W BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALID_R BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LOCKACCESS ADDRESS 0x0FB0 W
LOCKACCESS RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55
		LOCK VALUE 0xDEADBEEF

LOCKSTATUS ADDRESS 0x0FB4 R
LOCKSTATUS RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B00 VALUE 0x0
	NSID BIT[1:0]
		ENUM_2_B00 VALUE 0x0

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00000038
	SCHEME BIT[7:4]
		STATIC_PRIORITY VALUE 0x3
	PORTCOUNT BIT[3:0]
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3
		ENUM_4 VALUE 0x4
		ENUM_5 VALUE 0x5
		ENUM_6 VALUE 0x6
		ENUM_7 VALUE 0x7
		ENUM_8 VALUE 0x8

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000012
	SUB_TYPE BIT[7:4]
		FUNNEL_ROUTER VALUE 0x1
	MAJOR_TYPE BIT[3:0]
		TRACE_LINK VALUE 0x2

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000008
	PART_NUMBER_BITS7TO0 BIT[7:0]
		CORESIGHT_FUNNEL_PART_NUMBER_7_0 VALUE 0x08

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0]
		CORESIGHT_FUNNEL_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000002B
	REVISION BIT[7:4]
		R2P0 VALUE 0x2
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODS VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0]
		NO_MODS VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4]
		ENUM_4KB VALUE 0x0
	JEP106_CONT BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PREAMBLE BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.REPL64_CXATBREPLICATOR_64WP (level 2)
----------------------------------------------------------------------------------------
repl64_cxatbreplicator_64wp MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00024000 MAX=QDSS_APB_DEC_QDSS_APB+0x00024FFF APRE=QDSS_APB_DEC_REPL64_ SPRE=QDSS_APB_DEC_REPL64_ BPRE=QDSS_APB_DEC_REPL64_ ABPRE=QDSS_APB_DEC_REPL64_ FPRE=QDSS_APB_DEC_REPL64_

IDFILTER0 ADDRESS 0x0000 RW
IDFILTER0 RESET_VALUE 0x00000000
	ID0_70_7F BIT[7]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID0_60_6F BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID0_50_5F BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID0_40_4F BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID0_30_3F BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID0_20_2F BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID0_10_1F BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID0_0_F BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

IDFILTER1 ADDRESS 0x0004 RW
IDFILTER1 RESET_VALUE 0x00000000
	ID1_70_7F BIT[7]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID1_60_6F BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID1_50_5F BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID1_40_4F BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID1_30_3F BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID1_20_2F BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID1_10_1F BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ID1_0_F BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR0 ADDRESS 0x0EFC W
ITATBCTR0 RESET_VALUE 0x000000XX
	ATREADYS_W BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALIDM1_W BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALIDM0_W BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF8 R
ITATBCTR1 RESET_VALUE 0x0000000X
	ATVALIDS_R BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADYM1_R BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADYM0_R BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B00 VALUE 0x0
	NSID BIT[1:0]
		ENUM_2_B00 VALUE 0x0

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00000002
	PORTNUM BIT[3:0]
		NUMBER_OF_PORTS VALUE 0x2

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000022
	SUB_TYPE BIT[7:4]
		CORESIGHT_REPLICATOR VALUE 0x2
	MAJOR_TYPE BIT[3:0]
		TRACE_LINK VALUE 0x2

PIDR0 ADDRESS 0x0FE0 R
PIDR0 RESET_VALUE 0x00000009
	PART_NUMBER_BITS7TO0 BIT[7:0]
		CORESIGHT_REPLICATOR_PART_NUMBER_7_0 VALUE 0x09

PIDR1 ADDRESS 0x0FE4 R
PIDR1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0]
		CORESIGHT_REPLICATOR_PART_NUMBER_11_8 VALUE 0x9

PIDR2 ADDRESS 0x0FE8 R
PIDR2 RESET_VALUE 0x0000001B
	REVISION BIT[7:4]
		R1P0 VALUE 0x1
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PIDR3 ADDRESS 0x0FEC R
PIDR3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODS VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0]
		NO_MODS VALUE 0x0

PIDR4 ADDRESS 0x0FD0 R
PIDR4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4]
		ENUM_4KB VALUE 0x0
	JEP106_CONT BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PIDR5 ADDRESS 0x0FD4 RW
PIDR5 RESET_VALUE 0xXXXXXXXX
	PIDR5 BIT[31:0]

PIDR6 ADDRESS 0x0FD8 RW
PIDR6 RESET_VALUE 0xXXXXXXXX
	PIDR6 BIT[31:0]

PIDR7 ADDRESS 0x0FDC RW
PIDR7 RESET_VALUE 0xXXXXXXXX
	PIDR7 BIT[31:0]

CIDR0 ADDRESS 0x0FF0 R
CIDR0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0]
		ENUM_0D VALUE 0x0D

CIDR1 ADDRESS 0x0FF4 R
CIDR1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PREAMBLE BIT[3:0]
		ENUM_0 VALUE 0x0

CIDR2 ADDRESS 0x0FF8 R
CIDR2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0]
		ENUM_05 VALUE 0x05

CIDR3 ADDRESS 0x0FFC R
CIDR3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.ETFETB_CXTMC_F128W8K (level 2)
----------------------------------------------------------------------------------------
etfetb_cxtmc_f128w8k MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00025000 MAX=QDSS_APB_DEC_QDSS_APB+0x00025FFF APRE=QDSS_APB_DEC_ETFETB_ SPRE=QDSS_APB_DEC_ETFETB_ BPRE=QDSS_APB_DEC_ETFETB_ ABPRE=QDSS_APB_DEC_ETFETB_ FPRE=QDSS_APB_DEC_ETFETB_

RSZ ADDRESS 0x0004 R
RSZ RESET_VALUE 0x00000800
	RSZ BIT[30:0]

STS ADDRESS 0x000C R
STS RESET_VALUE 0x0000000C
	EMPTY BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FTEMPTY BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TMCREADY BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGGERED BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FULL BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

RRD ADDRESS 0x0010 R
RRD RESET_VALUE 0xXXXXXXXX
	RRD BIT[31:0]

RRP ADDRESS 0x0014 RW
RRP RESET_VALUE 0x00000000
	RRP BIT[12:0]

RWP ADDRESS 0x0018 RW
RWP RESET_VALUE 0x00000000
	RWP BIT[12:0]

TRG ADDRESS 0x001C RW
TRG RESET_VALUE 0x00000000
	TRG BIT[10:0]

CTL ADDRESS 0x0020 RW
CTL RESET_VALUE 0x00000000
	TRACECAPTEN BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

RWD ADDRESS 0x0024 W
RWD RESET_VALUE 0xXXXXXXXX
	RWD BIT[31:0]

MODE ADDRESS 0x0028 RW
MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]
		CIRCULAR_BUFFER VALUE 0x0
		SW_FIFO VALUE 0x1
		HW_FIFO VALUE 0x2
		RESERVED VALUE 0x3

LBUFLEVEL ADDRESS 0x002C R
LBUFLEVEL RESET_VALUE 0x00000000
	LBUFLEVEL BIT[11:0]

CBUFLEVEL ADDRESS 0x0030 R
CBUFLEVEL RESET_VALUE 0x00000000
	CBUFLEVEL BIT[11:0]

BUFWM ADDRESS 0x0034 RW
BUFWM RESET_VALUE 0x00000000
	BUFWM BIT[10:0]

FFSR ADDRESS 0x0300 R
FFSR RESET_VALUE 0x00000002
	FTSTOPPED BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FLINPROG BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

FFCR ADDRESS 0x0304 RW
FFCR RESET_VALUE 0x00000000
	DRAINBUFFER BIT[14]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	STOPONTRIGEVT BIT[13]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	STOPONFL BIT[12]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGONFL BIT[10]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGONTRIGEVT BIT[9]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGONTRIGIN BIT[8]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FLUSHMAN_R BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FLUSHMAN_W BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FONTRIGEVT BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FONFLIN BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ENTI BIT[1]
		TRIGGER_INSERTION_DISABLED VALUE 0x0
		TRIGGER_INSERTION_ENABLED VALUE 0x1
	ENFT BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

PSCR ADDRESS 0x0308 RW
PSCR RESET_VALUE 0x00000000
	PSCOUNT BIT[4:0]

ITATBMDATA0 ADDRESS 0x0ED0 W
ITATBMDATA0 RESET_VALUE 0x00000000
	ATDATAMBIT127 BIT[16]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT119 BIT[15]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT111 BIT[14]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT103 BIT[13]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT95 BIT[12]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT87 BIT[11]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT79 BIT[10]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT71 BIT[9]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT63 BIT[8]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT55 BIT[7]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT47 BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT39 BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT31 BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT23 BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT15 BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT7 BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAMBIT0 BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBMCTR2 ADDRESS 0x0ED4 R
ITATBMCTR2 RESET_VALUE 0x00000001
	SYNCREQM BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFVALIDM BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADYM BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBMCTR1 ADDRESS 0x0ED8 W
ITATBMCTR1 RESET_VALUE 0x00000000
	ATIDM BIT[6:0]

ITATBMCTR0 ADDRESS 0x0EDC W
ITATBMCTR0 RESET_VALUE 0x00000000
	ATBYTESM BIT[11:8]
	AFREADYM BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALIDM BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITMISCOP0 ADDRESS 0x0EE0 W
ITMISCOP0 RESET_VALUE 0x00000000
	FULL BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ACQCOMP BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITTRFLIN ADDRESS 0x0EE8 R
ITTRFLIN RESET_VALUE 0x00000000
	FLUSHIN BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGIN BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBDATA0 ADDRESS 0x0EEC R
ITATBDATA0 RESET_VALUE 0x00000000
	ATDATASBIT127 BIT[16]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT119 BIT[15]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT111 BIT[14]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT103 BIT[13]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT95 BIT[12]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT87 BIT[11]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT79 BIT[10]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT71 BIT[9]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT63 BIT[8]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT55 BIT[7]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT47 BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT39 BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT31 BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT23 BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT15 BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT7 BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT0 BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 W
ITATBCTR2 RESET_VALUE 0x00000000
	SYNCREQS BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFVALIDS BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADYS BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 R
ITATBCTR1 RESET_VALUE 0x00000000
	ATIDS BIT[6:0]

ITATBCTR0 ADDRESS 0x0EF8 R
ITATBCTR0 RESET_VALUE 0x00000000
	ATBYTESS BIT[11:8]
	AFREADYS BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALIDS BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSNID BIT[3:2]
		ENUM_2_B00 VALUE 0x0
	NSID BIT[1:0]
		ENUM_2_B00 VALUE 0x0
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00000580
	MEMWIDTH BIT[10:8]
		ENUM_32_BITS VALUE 0x2
		ENUM_64_BITS VALUE 0x3
		ENUM_128_BITS VALUE 0x4
		ENUM_256_BITS VALUE 0x5
	CONFIGTYPE BIT[7:6]
		TMC_CONFIGURED_AS_ETB_EMBEDDED_TRACE_BUFFER VALUE 0x0
		TMC_CONFIGURED_AS_ETR_EMBEDDED_TRACE_ROUTER VALUE 0x1
		TMC_CONFIGURED_AS_ETF_EMBEDDED_TRACE_FIFO VALUE 0x2
	CLKSCHEME BIT[5]
		TMC_RAM_SYNCHRONOUS_TO_CLK VALUE 0x0
	ATBINPORTCOUNT BIT[4:0]
		NO_MULTIPLEXING_PRESENT VALUE 0x00

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000032
	SUB_TYPE BIT[7:4]
		BUFFER VALUE 0x2
		FIFO VALUE 0x3
	MAJOR_TYPE BIT[3:0]
		TRACE_SINK VALUE 0x1
		TRACE_LINK VALUE 0x2

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000061
	PART_NUMBER_BITS7TO0 BIT[7:0]
		CORESIGHT_TMC_PART_NUMBER_7_0 VALUE 0x61

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0]
		CORESIGHT_TMC_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000001B
	REVISION BIT[7:4]
		R0P1 VALUE 0x1
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODS VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0]
		NO_MODS VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4]
		ENUM_4KB VALUE 0x0
	JEP106_CONT BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PREAMBLE BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_APB_DEC_QDSS_APB.ETR_CXTMC_R64W32D (level 2)
----------------------------------------------------------------------------------------
etr_cxtmc_r64w32d MODULE OFFSET=QDSS_APB_DEC_QDSS_APB+0x00026000 MAX=QDSS_APB_DEC_QDSS_APB+0x00026FFF APRE=QDSS_APB_DEC_ETR_ SPRE=QDSS_APB_DEC_ETR_ BPRE=QDSS_APB_DEC_ETR_ ABPRE=QDSS_APB_DEC_ETR_ FPRE=QDSS_APB_DEC_ETR_

RSZ ADDRESS 0x0004 RW
RSZ RESET_VALUE 0x00000400
	RSZ_ETR BIT[30:0]

STS ADDRESS 0x000C RW
STS RESET_VALUE 0x0000000C
	MEMERR_W BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MEMERR_R BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	EMPTY BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FTEMPTY BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TMCREADY BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGGERED BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FULL BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

RRD ADDRESS 0x0010 R
RRD RESET_VALUE 0xXXXXXXXX
	RRD BIT[31:0]

RRP ADDRESS 0x0014 RW
RRP RESET_VALUE 0x00000000
	RRP BIT[31:0]

RWP ADDRESS 0x0018 RW
RWP RESET_VALUE 0x00000000
	RWP BIT[31:0]

TRG ADDRESS 0x001C RW
TRG RESET_VALUE 0x00000000
	TRG BIT[31:0]

CTL ADDRESS 0x0020 RW
CTL RESET_VALUE 0x00000000
	TRACECAPTEN BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

RWD ADDRESS 0x0024 W
RWD RESET_VALUE 0xXXXXXXXX
	RWD BIT[31:0]

MODE ADDRESS 0x0028 RW
MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]
		CIRCULAR_BUFFER VALUE 0x0
		SW_FIFO VALUE 0x1
		HW_FIFO VALUE 0x2
		RESERVED VALUE 0x3

LBUFLEVEL ADDRESS 0x002C R
LBUFLEVEL RESET_VALUE 0x00000000
	LBUFLEVEL BIT[30:0]

CBUFLEVEL ADDRESS 0x0030 R
CBUFLEVEL RESET_VALUE 0x00000000
	CBUFLEVEL BIT[30:0]

BUFWM ADDRESS 0x0034 RW
BUFWM RESET_VALUE 0x00000000
	BUFWM BIT[29:0]

RRPHI ADDRESS 0x0038 RW
RRPHI RESET_VALUE 0x00000000
	RRPHI BIT[7:0]

RWPHI ADDRESS 0x003C RW
RWPHI RESET_VALUE 0x00000000
	RWPHI BIT[7:0]

AXICTL ADDRESS 0x0110 RW
AXICTL RESET_VALUE 0x00000000
	WRBURSTLEN BIT[11:8]
	SCATTERGATHERMODE BIT[7]
		SINGLE_BUFFER VALUE 0x0
		SCATTER_GATHER VALUE 0x1
	CACHECTRLBIT3 BIT[5]
		DO_NOT_CACHE_ALLOCATE_ON_WRITES VALUE 0x0
		CACHE_ALLOCATE_ON_WRITES VALUE 0x1
	CACHECTRLBIT2 BIT[4]
		DO_NOT_CACHE_ALLOCATE_ON_READS VALUE 0x0
		CACHE_ALLOCATE_ON_READS VALUE 0x1
	CACHECTRLBIT1 BIT[3]
		NON_CACHEABLE VALUE 0x0
		CACHEABLE VALUE 0x1
	CACHECTRLBIT0 BIT[2]
		NON_BUFFERABLE VALUE 0x0
		BUFFERABLE VALUE 0x1
	PROTCTRLBIT1 BIT[1]
		SECURE_ACCESS VALUE 0x0
		NON_SECURE_ACCESS VALUE 0x1
	PROTCTRLBIT0 BIT[0]
		NORMAL_ACCESS VALUE 0x0
		PRIVILEGED_ACCESS VALUE 0x1

DBALO ADDRESS 0x0118 RW
DBALO RESET_VALUE 0x00000000
	BUFADDRLO BIT[31:0]

DBAHI ADDRESS 0x011C RW
DBAHI RESET_VALUE 0x00000000
	BUFADDRHI BIT[7:0]

FFSR ADDRESS 0x0300 R
FFSR RESET_VALUE 0x00000002
	FTSTOPPED BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FLINPROG BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

FFCR ADDRESS 0x0304 RW
FFCR RESET_VALUE 0x00000000
	STOPONTRIGEVT BIT[13]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	STOPONFL BIT[12]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGONFL BIT[10]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGONTRIGEVT BIT[9]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGONTRIGIN BIT[8]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FLUSHMAN_R BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FLUSHMAN_W BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FONTRIGEVT BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	FONFLIN BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ENTI BIT[1]
		TRIGGER_INSERTION_DISABLED VALUE 0x0
		TRIGGER_INSERTION_ENABLED VALUE 0x1
	ENFT BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

PSCR ADDRESS 0x0308 RW
PSCR RESET_VALUE 0x00000000
	PSCOUNT BIT[4:0]

ITMISCOP0 ADDRESS 0x0EE0 W
ITMISCOP0 RESET_VALUE 0x00000000
	FULL BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ACQCOMP BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITTRFLIN ADDRESS 0x0EE8 R
ITTRFLIN RESET_VALUE 0x00000000
	FLUSHIN BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	TRIGIN BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBDATA0 ADDRESS 0x0EEC R
ITATBDATA0 RESET_VALUE 0x00000000
	ATDATASBIT63 BIT[8]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT55 BIT[7]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT47 BIT[6]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT39 BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT31 BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT23 BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT15 BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT7 BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATASBIT0 BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 W
ITATBCTR2 RESET_VALUE 0x00000000
	SYNCREQS BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFVALIDS BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADYS BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 R
ITATBCTR1 RESET_VALUE 0x00000000
	ATIDS BIT[6:0]

ITATBCTR0 ADDRESS 0x0EF8 R
ITATBCTR0 RESET_VALUE 0x00000000
	ATBYTESS BIT[10:8]
	AFREADYS BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALIDS BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LAR ADDRESS 0x0FB0 W
LAR RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55

LSR ADDRESS 0x0FB4 R
LSR RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x000000XX
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3
	NSNID BIT[3:2]
		ENUM_2_B00 VALUE 0x0
	NSID BIT[1:0]
		ENUM_2_B00 VALUE 0x0
		ENUM_2_B10 VALUE 0x2
		ENUM_2_B11 VALUE 0x3

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00002B40
	WBUF_DEPTH BIT[13:11]
		ENUM_4_ENTRIES VALUE 0x2
		ENUM_8_ENTRIES VALUE 0x3
		ENUM_16_ENTRIES VALUE 0x4
		ENUM_32_ENTRIES VALUE 0x5
	MEMWIDTH BIT[10:8]
		ENUM_32_BITS VALUE 0x2
		ENUM_64_BITS VALUE 0x3
		ENUM_128_BITS VALUE 0x4
		ENUM_256_BITS VALUE 0x5
	CONFIGTYPE BIT[7:6]
		TMC_CONFIGURED_AS_ETB_EMBEDDED_TRACE_BUFFER VALUE 0x0
		TMC_CONFIGURED_AS_ETR_EMBEDDED_TRACE_ROUTER VALUE 0x1
		TMC_CONFIGURED_AS_ETF_EMBEDDED_TRACE_FIFO VALUE 0x2
	CLKSCHEME BIT[5]
		TMC_RAM_SYNCHRONOUS_TO_CLK VALUE 0x0
	ATBINPORTCOUNT BIT[4:0]
		NO_MULTIPLEXING_PRESENT VALUE 0x00

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000021
	SUB_TYPE BIT[7:4]
		BUFFER VALUE 0x2
		FIFO VALUE 0x3
	MAJOR_TYPE BIT[3:0]
		TRACE_SINK VALUE 0x1
		TRACE_LINK VALUE 0x2

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000061
	PART_NUMBER_BITS7TO0 BIT[7:0]
		CORESIGHT_TMC_PART_NUMBER_7_0 VALUE 0x61

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0]
		CORESIGHT_TMC_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000001B
	REVISION BIT[7:4]
		R0P1 VALUE 0x1
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODS VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0]
		NO_MODS VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4]
		ENUM_4KB VALUE 0x0
	JEP106_CONT BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PREAMBLE BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.QDSS_AHB_DEC_QDSS_AHB (level 1)
----------------------------------------------------------------------------------------
QDSS_AHB_DEC_QDSS_AHB BASE 0x60870000 SIZE=0x00030000 qdss_ahb_dec_qdss_ahbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_AHB_DEC_QDSS_AHB.NDPBAM_BAM_NDP_TOP_AUTO_SCALE_V2_0 (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.QDSS_AHB_DEC_QDSS_AHB.NDPBAM_BAM_NDP_TOP_AUTO_SCALE_V2_0' does not directly contain any register.
----------------------------------------------------------------------------------------

ndpbam_bam_ndp_top_auto_scale_v2_0 MODULE OFFSET=QDSS_AHB_DEC_QDSS_AHB+0x00010000 MAX=QDSS_AHB_DEC_QDSS_AHB+0x00028FFF APRE=QDSS_AHB_DEC_NDPBAM_ SPRE=QDSS_AHB_DEC_NDPBAM_ BPRE=QDSS_AHB_DEC_NDPBAM_ ABPRE=QDSS_AHB_DEC_NDPBAM_ FPRE=QDSS_AHB_DEC_NDPBAM_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_AHB_DEC_QDSS_AHB.NDPBAM_BAM_NDP_TOP_AUTO_SCALE_V2_0.BAM (level 3)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=QDSS_AHB_DEC_QDSS_AHB+0x00014000 MAX=QDSS_AHB_DEC_QDSS_AHB+0x00028FFF APRE=QDSS_AHB_DEC_NDPBAM_ SPRE=QDSS_AHB_DEC_NDPBAM_ BPRE=QDSS_AHB_DEC_NDPBAM_ ABPRE=QDSS_AHB_DEC_NDPBAM_ FPRE=QDSS_AHB_DEC_NDPBAM_

BAM_CTRL ADDRESS 0x0000 RW
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20]
	CACHE_MISS_ERR_RESP_EN BIT[19]
	LOCAL_CLK_GATING BIT[18:17]
	IBC_DISABLE BIT[16]
	BAM_CACHED_DESC_STORE BIT[15]
	BAM_DESC_CACHE_SEL BIT[14:13]
	BAM_TESTBUS_SEL BIT[11:5]
	BAM_EN_ACCUM BIT[4]
	BAM_EN BIT[1]
	BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x0040 R
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x0044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31]
	TIMER_RUN BIT[30]
	TIMER_MODE BIT[29]
	TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x0014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4]
	BAM_EMPTY_IRQ BIT[3]
	BAM_ERROR_IRQ BIT[2]
	BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4]
	BAM_EMPTY_CLR BIT[3]
	BAM_ERROR_CLR BIT[2]
	BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4]
	BAM_EMPTY_EN BIT[3]
	BAM_ERROR_EN BIT[2]
	BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31]
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
	MULTIPLE_EVENTS_SIZE_EN BIT[29]
	BAM_ZLT_W_CD_SUPPORT BIT[28]
	BAM_CD_ENABLE BIT[27]
	BAM_AU_ACCUMED BIT[26]
	BAM_PSM_P_HD_DATA BIT[25]
	BAM_REG_P_EN BIT[24]
	BAM_WB_DSC_AVL_P_RST BIT[23]
	BAM_WB_RETR_SVPNT BIT[22]
	BAM_WB_CSW_ACK_IDL BIT[21]
	BAM_WB_BLK_CSW BIT[20]
	BAM_WB_P_RES BIT[19]
	BAM_SI_P_RES BIT[18]
	BAM_AU_P_RES BIT[17]
	BAM_PSM_P_RES BIT[16]
	BAM_PSM_CSW_REQ BIT[15]
	BAM_SB_CLK_REQ BIT[14]
	BAM_IBC_DISABLE BIT[13]
	BAM_NO_EXT_P_RST BIT[12]
	BAM_FULL_PIPE BIT[11]
	BAM_ADML_SYNC_BRIDGE BIT[3]
	BAM_PIPE_CNFG BIT[2]
	BAM_ADML_DEEP_CONS_FIFO BIT[1]
	BAM_ADML_INCR4_EN_N BIT[0]

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x00000003
	NO_SW_OFFSET_REVERT_BACK BIT[1]
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

BAM_REVISION ADDRESS 0x1000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24]
	CMD_DESC_EN BIT[23]
	DESC_CACHE_DEPTH BIT[22:21]
	NUM_INACTIV_TMRS BIT[20]
	INACTIV_TMRS_EXST BIT[19]
	HIGH_FREQUENCY_BAM BIT[18]
	BAM_HAS_NO_BYPASS BIT[17]
	SECURED BIT[16]
	USE_VMIDMT BIT[15]
	AXI_ACTIVE BIT[14]
	CE_BUFFER_SIZE BIT[13:12]
	NUM_EES BIT[11:8]
	REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x1008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24]
	PERIPH_NON_PIPE_GRP BIT[23:16]
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
	BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21]
	SW_EVENTS_SEL BIT[20:19]
	BAM_DATA_ERASE BIT[18]
	BAM_DATA_FLUSH BIT[17]
	BAM_CLK_ALWAYS_ON BIT[16]
	BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x1014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
	BAM_ERR_HVMID BIT[22:18]
	BAM_ERR_DIRECT_MODE BIT[17]
	BAM_ERR_HCID BIT[16:12]
	BAM_ERR_HPROT BIT[11:8]
	BAM_ERR_HBURST BIT[7:5]
	BAM_ERR_HSIZE BIT[4:3]
	BAM_ERR_HWRITE BIT[2]
	BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x2000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13]
	BAM_VMID BIT[12:8]
	BAM_RST_BLOCK BIT[7]
	BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(1) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8]
	BAM_P_SUP_GROUP BIT[7:3]
	BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31]
	P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(1) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16]
	P_WRITE_NWD BIT[11]
	P_PREFETCH_LIMIT BIT[10:9]
	P_AUTO_EOB_SEL BIT[8:7]
	P_AUTO_EOB BIT[6]
	P_SYS_MODE BIT[5]
	P_SYS_STRM BIT[4]
	P_DIRECTION BIT[3]
	P_EN BIT[1]

BAM_P_RSTn(n):(0)-(1) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(1) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4]
	P_PIPE_EMPTY BIT[3]
	P_LAST_DESC_ZLT BIT[2]
	P_PROD_HALTED BIT[1]
	P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(1) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7]
	P_PIPE_RST_ERROR_IRQ BIT[6]
	P_TRNSFR_END_IRQ BIT[5]
	P_ERR_IRQ BIT[4]
	P_OUT_OF_DESC_IRQ BIT[3]
	P_WAKE_IRQ BIT[2]
	P_TIMER_IRQ BIT[1]
	P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(1) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7]
	P_PIPE_RST_ERROR_CLR BIT[6]
	P_TRNSFR_END_CLR BIT[5]
	P_ERR_CLR BIT[4]
	P_OUT_OF_DESC_CLR BIT[3]
	P_WAKE_CLR BIT[2]
	P_TIMER_CLR BIT[1]
	P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(1) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7]
	P_PIPE_RST_ERROR_EN BIT[6]
	P_TRNSFR_END_EN BIT[5]
	P_ERR_EN BIT[4]
	P_OUT_OF_DESC_EN BIT[3]
	P_WAKE_EN BIT[2]
	P_TIMER_EN BIT[1]
	P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(1) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(1) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31]
	P_TIMER_RUN BIT[30]
	P_TIMER_MODE BIT[29]
	P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(1) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(1) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
	BAM_P_SB_UPDATED BIT[26]
	BAM_P_NWD_TOGGLE BIT[25]
	BAM_P_NWD_TOGGLE_R BIT[24]
	BAM_P_WAIT_4_ACK BIT[23]
	BAM_P_ACK_TOGGLE BIT[22]
	BAM_P_ACK_TOGGLE_R BIT[21]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(1) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16]
	SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(1) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16]
	AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(1) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31]
	PSM_DESC_IRQ BIT[30]
	PSM_DESC_IRQ_DONE BIT[29]
	PSM_GENERAL_BITS BIT[28:25]
	PSM_CONS_STATE BIT[24:22]
	PSM_PROD_SYS_STATE BIT[21:19]
	PSM_PROD_B2B_STATE BIT[18:16]
	PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(1) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(1) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16]
	PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(1) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16]
	PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(1) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16]
	P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(1) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(1) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16]
	P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(1) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(1) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(1) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(1) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16]
	DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(1) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16]
	RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(1) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(1) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(1) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(1) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(1) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(1) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(1) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.QDSS_WRAPPER_TOP (level 1)
----------------------------------------------------------------------------------------
QDSS_WRAPPER_TOP BASE 0x60868000 SIZE=0x00007FFD qdss_wrapper_topaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_WRAPPER_TOP.CXATBFUNNEL_32W2SP (level 2)
----------------------------------------------------------------------------------------
cxatbfunnel_32w2sp MODULE OFFSET=QDSS_WRAPPER_TOP+0x00000000 MAX=QDSS_WRAPPER_TOP+0x00000FFF APRE=QDSS_WRAPPER_ATB_FUN2X1_ APOST= SPRE=QDSS_WRAPPER_ATB_FUN2X1_ SPOST= BPRE=QDSS_WRAPPER_ATB_FUN2X1_ BPOST= ABPRE=QDSS_WRAPPER_ATB_FUN2X1_ ABPOST= FPRE=QDSS_WRAPPER_ATB_FUN2X1_ FPOST=

CTRL_REG ADDRESS 0x0000 RW
CTRL_REG RESET_VALUE 0x00000300
	HT BIT[11:8]
		HOLD_TIME_1 VALUE 0x0
		HOLD_TIME_2 VALUE 0x1
		HOLD_TIME_3 VALUE 0x2
		HOLD_TIME_4 VALUE 0x3
		HOLD_TIME_5 VALUE 0x4
		HOLD_TIME_6 VALUE 0x5
		HOLD_TIME_7 VALUE 0x6
		HOLD_TIME_8 VALUE 0x7
		HOLD_TIME_9 VALUE 0x8
		HOLD_TIME_10 VALUE 0x9
		HOLD_TIME_11 VALUE 0xA
		HOLD_TIME_12 VALUE 0xB
		HOLD_TIME_13 VALUE 0xC
		HOLD_TIME_14 VALUE 0xD
		HOLD_TIME_15 VALUE 0xE
	ENS1 BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENS0 BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

PRIORITY_CTRL_REG ADDRESS 0x0004 RW
PRIORITY_CTRL_REG RESET_VALUE 0x00000000
	PRIPORT1 BIT[5:3]
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7
	PRIPORT0 BIT[2:0]
		PRORITY_LEVEL_0 VALUE 0x0
		PRORITY_LEVEL_1 VALUE 0x1
		PRORITY_LEVEL_2 VALUE 0x2
		PRORITY_LEVEL_3 VALUE 0x3
		PRORITY_LEVEL_4 VALUE 0x4
		PRORITY_LEVEL_5 VALUE 0x5
		PRORITY_LEVEL_6 VALUE 0x6
		PRORITY_LEVEL_7 VALUE 0x7

ITATBDATA0 ADDRESS 0x0EEC RW
ITATBDATA0 RESET_VALUE 0x00000000
	ATDATA31_R BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA31_W BIT[4]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA23_R BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATAM23_W BIT[3]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA15_R BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA15_W BIT[2]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA7_R BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA7_W BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA0_R BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATDATA0_W BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR2 ADDRESS 0x0EF0 RW
ITATBCTR2 RESET_VALUE 0x00000000
	AFVALID_R BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFVALID_W BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADY_R BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATREADY_W BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITATBCTR1 ADDRESS 0x0EF4 RW
ITATBCTR1 RESET_VALUE 0x000000XX
	ATID_R BIT[6:0]
	ATID_W BIT[6:0]

ITATBCTR0 ADDRESS 0x0EF8 RW
ITATBCTR0 RESET_VALUE 0x00000000
	ATBYTES_W BIT[9:8]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATBYTES_R BIT[9:8]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFREADY_W BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	AFREADY_R BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALID_W BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	ATVALID_R BIT[0]
		LOW VALUE 0x0
		HIGH VALUE 0x1

ITCTRL ADDRESS 0x0F00 RW
ITCTRL RESET_VALUE 0x00000000
	INTEGRATION_MODE BIT[0]
		FUNCTIONAL_MODE VALUE 0x0
		INTEGRATION_MODE VALUE 0x1

CLAIMSET ADDRESS 0x0FA0 RW
CLAIMSET RESET_VALUE 0x0000000F
	CLAIMSET_W BIT[3:0]
	CLAIMSET_R BIT[3:0]
		CLAIM_TAG_IMPLEMENTED_BITS VALUE 0xF

CLAIMCLR ADDRESS 0x0FA4 RW
CLAIMCLR RESET_VALUE 0x00000000
	CLAIMCLR_W BIT[3:0]
	CLAIMCLR_R BIT[3:0]

LOCKACCESS ADDRESS 0x0FB0 W
LOCKACCESS RESET_VALUE 0xXXXXXXXX
	ACCESS_W BIT[31:0]
		UNLOCK VALUE 0xC5ACCE55
		LOCK VALUE 0xDEADBEEF

LOCKSTATUS ADDRESS 0x0FB4 R
LOCKSTATUS RESET_VALUE 0x00000003
	LOCKTYPE BIT[2]
		ENUM_32_BIT VALUE 0x0
	LOCKGRANT BIT[1]
		ACCESS_PERMITTED VALUE 0x0
		DEVICE_LOCKED VALUE 0x1
	LOCKEXIST BIT[0]
		LOCK_NOT_PRESENT VALUE 0x0
		LOCK_PRESENT VALUE 0x1

AUTHSTATUS ADDRESS 0x0FB8 R
AUTHSTATUS RESET_VALUE 0x00000000
	SNID BIT[7:6]
		ENUM_2_B00 VALUE 0x0
	SID BIT[5:4]
		ENUM_2_B00 VALUE 0x0
	NSNID BIT[3:2]
		ENUM_2_B00 VALUE 0x0
	NSID BIT[1:0]
		ENUM_2_B00 VALUE 0x0

DEVID ADDRESS 0x0FC8 R
DEVID RESET_VALUE 0x00000032
	SCHEME BIT[7:4]
		STATIC_PRIORITY VALUE 0x3
	PORTCOUNT BIT[3:0]
		ENUM_2 VALUE 0x2
		ENUM_3 VALUE 0x3
		ENUM_4 VALUE 0x4
		ENUM_5 VALUE 0x5
		ENUM_6 VALUE 0x6
		ENUM_7 VALUE 0x7
		ENUM_8 VALUE 0x8

DEVTYPE ADDRESS 0x0FCC R
DEVTYPE RESET_VALUE 0x00000012
	SUB_TYPE BIT[7:4]
		FUNNEL_ROUTER VALUE 0x1
	MAJOR_TYPE BIT[3:0]
		TRACE_LINK VALUE 0x2

PERIPHID0 ADDRESS 0x0FE0 R
PERIPHID0 RESET_VALUE 0x00000008
	PART_NUMBER_BITS7TO0 BIT[7:0]
		CORESIGHT_FUNNEL_PART_NUMBER_7_0 VALUE 0x08

PERIPHID1 ADDRESS 0x0FE4 R
PERIPHID1 RESET_VALUE 0x000000B9
	JEP106_BITS3TO0 BIT[7:4]
		ARM_JEP106_IDENTITY_CODE_7_0 VALUE 0xB
	PART_NUMBER_BITS11TO8 BIT[3:0]
		CORESIGHT_FUNNEL_PART_NUMBER_11_8 VALUE 0x9

PERIPHID2 ADDRESS 0x0FE8 R
PERIPHID2 RESET_VALUE 0x0000002B
	REVISION BIT[7:4]
		R2P0 VALUE 0x2
	JEDEC BIT[3]
		JEDEC_IDENTITY VALUE 0x1
	JEP106_BITS6TO4 BIT[2:0]
		ARM_JEP106_IDENTITY_CODE_6_4 VALUE 0x3

PERIPHID3 ADDRESS 0x0FEC R
PERIPHID3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
		NO_MODS VALUE 0x0
	CUSTOMER_MODIFIED BIT[3:0]
		NO_MODS VALUE 0x0

PERIPHID4 ADDRESS 0x0FD0 R
PERIPHID4 RESET_VALUE 0x00000004
	FOURKB_COUNT BIT[7:4]
		ENUM_4KB VALUE 0x0
	JEP106_CONT BIT[3:0]
		ARM_JEP106_CONTINUATION_CODE VALUE 0x4

PERIPHID5 ADDRESS 0x0FD4 RW
PERIPHID5 RESET_VALUE 0xXXXXXXXX
	PERIPHID5 BIT[31:0]

PERIPHID6 ADDRESS 0x0FD8 RW
PERIPHID6 RESET_VALUE 0xXXXXXXXX
	PERIPHID6 BIT[31:0]

PERIPHID7 ADDRESS 0x0FDC RW
PERIPHID7 RESET_VALUE 0xXXXXXXXX
	PERIPHID7 BIT[31:0]

COMPID0 ADDRESS 0x0FF0 R
COMPID0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0]
		ENUM_0D VALUE 0x0D

COMPID1 ADDRESS 0x0FF4 R
COMPID1 RESET_VALUE 0x00000090
	CLASS BIT[7:4]
		CORESIGHT_COMPONENT VALUE 0x9
	PREAMBLE BIT[3:0]
		ENUM_0 VALUE 0x0

COMPID2 ADDRESS 0x0FF8 R
COMPID2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0]
		ENUM_05 VALUE 0x05

COMPID3 ADDRESS 0x0FFC R
COMPID3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0]
		B1 VALUE 0xB1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_WRAPPER_TOP.QDSS_WRAPPER (level 2)
----------------------------------------------------------------------------------------
qdss_wrapper MODULE OFFSET=QDSS_WRAPPER_TOP+0x00004000 MAX=QDSS_WRAPPER_TOP+0x00004FFF APRE=QDSS_WRAPPER_ APOST= SPRE=QDSS_WRAPPER_ SPOST= BPRE=QDSS_WRAPPER_ BPOST= ABPRE=QDSS_WRAPPER_ ABPOST= FPRE=QDSS_WRAPPER_ FPOST=

HWEVENT_EXPD_COLn_OEN_REG(n):(0)-(15) ARRAY 0x00000000+0x4*n
HWEVENT_EXPD_COL0_OEN_REG ADDRESS 0x0000 RW
HWEVENT_EXPD_COL0_OEN_REG RESET_VALUE 0x00000000
	HWEVENT_COLUMN_ENB BIT[31:0]

HWEVENT_EXPD_COLn_MUX_SEL0_REG(n):(0)-(15) ARRAY 0x00000040+0x10*n
HWEVENT_EXPD_COL0_MUX_SEL0_REG ADDRESS 0x0040 RW
HWEVENT_EXPD_COL0_MUX_SEL0_REG RESET_VALUE 0x00000000
	EXPD_COL_MUX_EVENT7_SEL BIT[30:28]
	EXPD_COL_MUX_EVENT6_SEL BIT[26:24]
	EXPD_COL_MUX_EVENT5_SEL BIT[22:20]
	EXPD_COL_MUX_EVENT4_SEL BIT[18:16]
	EXPD_COL_MUX_EVENT3_SEL BIT[14:12]
	EXPD_COL_MUX_EVENT2_SEL BIT[10:8]
	EXPD_COL_MUX_EVENT1_SEL BIT[6:4]
	EXPD_COL_MUX_EVENT0_SEL BIT[2:0]

HWEVENT_EXPD_COLn_MUX_SEL1_REG(n):(0)-(15) ARRAY 0x00000044+0x10*n
HWEVENT_EXPD_COL0_MUX_SEL1_REG ADDRESS 0x0044 RW
HWEVENT_EXPD_COL0_MUX_SEL1_REG RESET_VALUE 0x00000000
	EXPD_COL_MUX_EVENT15_SEL BIT[30:28]
	EXPD_COL_MUX_EVENT14_SEL BIT[26:24]
	EXPD_COL_MUX_EVENT13_SEL BIT[22:20]
	EXPD_COL_MUX_EVENT12_SEL BIT[18:16]
	EXPD_COL_MUX_EVENT11_SEL BIT[14:12]
	EXPD_COL_MUX_EVENT10_SEL BIT[10:8]
	EXPD_COL_MUX_EVENT9_SEL BIT[6:4]
	EXPD_COL_MUX_EVENT8_SEL BIT[2:0]

HWEVENT_EXPD_COLn_MUX_SEL2_REG(n):(0)-(15) ARRAY 0x00000048+0x10*n
HWEVENT_EXPD_COL0_MUX_SEL2_REG ADDRESS 0x0048 RW
HWEVENT_EXPD_COL0_MUX_SEL2_REG RESET_VALUE 0x00000000
	EXPD_COL_MUX_EVENT23_SEL BIT[30:28]
	EXPD_COL_MUX_EVENT22_SEL BIT[26:24]
	EXPD_COL_MUX_EVENT21_SEL BIT[22:20]
	EXPD_COL_MUX_EVENT20_SEL BIT[18:16]
	EXPD_COL_MUX_EVENT19_SEL BIT[14:12]
	EXPD_COL_MUX_EVENT18_SEL BIT[10:8]
	EXPD_COL_MUX_EVENT17_SEL BIT[6:4]
	EXPD_COL_MUX_EVENT16_SEL BIT[2:0]

HWEVENT_EXPD_COLn_MUX_SEL3_REG(n):(0)-(15) ARRAY 0x0000004C+0x10*n
HWEVENT_EXPD_COL0_MUX_SEL3_REG ADDRESS 0x004C RW
HWEVENT_EXPD_COL0_MUX_SEL3_REG RESET_VALUE 0x00000000
	EXPD_COL_MUX_EVENT31_SEL BIT[30:28]
	EXPD_COL_MUX_EVENT30_SEL BIT[26:24]
	EXPD_COL_MUX_EVENT29_SEL BIT[22:20]
	EXPD_COL_MUX_EVENT28_SEL BIT[18:16]
	EXPD_COL_MUX_EVENT27_SEL BIT[14:12]
	EXPD_COL_MUX_EVENT26_SEL BIT[10:8]
	EXPD_COL_MUX_EVENT25_SEL BIT[6:4]
	EXPD_COL_MUX_EVENT24_SEL BIT[2:0]

IRQ_MUX_REG ADDRESS 0x0140 RW
IRQ_MUX_REG RESET_VALUE 0x00000000
	IRQ_SPI_MSB_MUX_OEN BIT[31]
	SPARE0 BIT[30:15]
	IRQ_SPI_MSB_MUX_SEL BIT[14:7]
	IRQ_PPI_SPI_MUX_SEL BIT[6:0]

HWE_SPDM_SPI_I2C_MUX_REG ADDRESS 0x0144 RW
HWE_SPDM_SPI_I2C_MUX_REG RESET_VALUE 0x00000000
	HWE_SPDM_MUX_OEN BIT[31]
	SPARE1 BIT[30:15]
	HWE_I2C_MUX_SEL BIT[14:12]
	HWE_SPI_MUX_SEL BIT[11:9]
	HWE_SPDM_MUX_SEL BIT[8:0]

CS_HWE_EXPD_ITCTL ADDRESS 0x0F00 R
CS_HWE_EXPD_ITCTL RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_HWE_EXPD_CLAIMSET ADDRESS 0x0FA0 R
CS_HWE_EXPD_CLAIMSET RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_HWE_EXPD_CLAIMCLR ADDRESS 0x0FA4 R
CS_HWE_EXPD_CLAIMCLR RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_HWE_EXPD_LOCKACCESS ADDRESS 0x0FB0 W
CS_HWE_EXPD_LOCKACCESS RESET_VALUE 0xXXXXXXXX
	LOCKACCESS BIT[31:0]

CS_HWE_EXPD_LOCKSTATUS ADDRESS 0x0FB4 R
CS_HWE_EXPD_LOCKSTATUS RESET_VALUE 0x00000003
	RFU BIT[31:3]
	FIELD_8_BIT_LOCK BIT[2]
	ACCESS BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	LOCK_CONTROL BIT[0]

CS_HWE_EXPD_AUTHSTATUS ADDRESS 0x0FB8 R
CS_HWE_EXPD_AUTHSTATUS RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_HWE_EXPD_DEVICEID ADDRESS 0x0FC8 R
CS_HWE_EXPD_DEVICEID RESET_VALUE 0x00000000
	RFU BIT[31:8]
	DEVID BIT[7:0]

CS_HWE_EXPD_DEVICETYPE ADDRESS 0x0FCC R
CS_HWE_EXPD_DEVICETYPE RESET_VALUE 0x00000004
	RFU BIT[31:8]
	SUBTYPE BIT[7:4]
	MAJTYPE BIT[3:0]

CS_HWE_EXPD_PERIPHID4 ADDRESS 0x0FD0 R
CS_HWE_EXPD_PERIPHID4 RESET_VALUE 0x0000000X
	RFU BIT[31:8]
	FIELD_4KB_COUNT BIT[7:4]
	JEP106_CONTINUATION BIT[3:0]

CS_HWE_EXPD_PERIPHID5 ADDRESS 0x0FD4 R
CS_HWE_EXPD_PERIPHID5 RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_HWE_EXPD_PERIPHID6 ADDRESS 0x0FD8 R
CS_HWE_EXPD_PERIPHID6 RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_HWE_EXPD_PERIPHID7 ADDRESS 0x0FDC R
CS_HWE_EXPD_PERIPHID7 RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_HWE_EXPD_PERIPHID0 ADDRESS 0x0FE0 R
CS_HWE_EXPD_PERIPHID0 RESET_VALUE 0x00000040
	RFU BIT[31:8]
	PARTNUM BIT[7:0]

CS_HWE_EXPD_PERIPHID1 ADDRESS 0x0FE4 R
CS_HWE_EXPD_PERIPHID1 RESET_VALUE 0x000000X4
	RFU BIT[31:8]
	JEP106_IDENTITY_3_0 BIT[7:4]
	PARTNUM BIT[3:0]

CS_HWE_EXPD_PERIPHID2 ADDRESS 0x0FE8 R
CS_HWE_EXPD_PERIPHID2 RESET_VALUE 0x0000001X
	RFU BIT[31:8]
	MAJREV BIT[7:4]
	JEDEC BIT[3]
	JEP106_IDENTITY_6_4 BIT[2:0]

CS_HWE_EXPD_PERIPHID3 ADDRESS 0x0FEC R
CS_HWE_EXPD_PERIPHID3 RESET_VALUE 0x00000000
	RFU BIT[31:8]
	REV_AND BIT[7:4]
	CUSTOMER_MODIFIED BIT[3:0]

CS_HWE_EXPD_COMPID0 ADDRESS 0x0FF0 R
CS_HWE_EXPD_COMPID0 RESET_VALUE 0x0000000D
	RFU BIT[31:8]
	PREAMBLE_7_0 BIT[7:0]

CS_HWE_EXPD_COMPID1 ADDRESS 0x0FF4 R
CS_HWE_EXPD_COMPID1 RESET_VALUE 0x00000090
	RFU BIT[31:8]
	PREAMBLE_15_12 BIT[7:4]
	PREAMBLE_11_8 BIT[3:0]

CS_HWE_EXPD_COMPID2 ADDRESS 0x0FF8 R
CS_HWE_EXPD_COMPID2 RESET_VALUE 0x00000005
	RFU BIT[31:8]
	PREAMBLE_23_16 BIT[7:0]

CS_HWE_EXPD_COMPID3 ADDRESS 0x0FFC R
CS_HWE_EXPD_COMPID3 RESET_VALUE 0x000000B1
	RFU BIT[31:8]
	PREAMBLE_31_24 BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QDSS_WRAPPER_TOP.DEBUG_UI (level 2)
----------------------------------------------------------------------------------------
debug_ui MODULE OFFSET=QDSS_WRAPPER_TOP+0x00005000 MAX=QDSS_WRAPPER_TOP+0x00005FFF APRE=QDSS_WRAPPER_ APOST= SPRE=QDSS_WRAPPER_ SPOST= BPRE=QDSS_WRAPPER_ BPOST= ABPRE=QDSS_WRAPPER_ ABPOST= FPRE=QDSS_WRAPPER_ FPOST=

DEBUG_UI_SECURE ADDRESS 0x0000 RW
DEBUG_UI_SECURE RESET_VALUE 0x00000001
	SEC_CTL BIT[0]
		SEC VALUE 0x0
		NSEC VALUE 0x1

DEBUG_UI_CTL ADDRESS 0x0004 RW
DEBUG_UI_CTL RESET_VALUE 0x00000000
	CLEAR_CTL BIT[0]

DEBUG_UI_CTL_MASK ADDRESS 0x0008 RW
DEBUG_UI_CTL_MASK RESET_VALUE 0x000F0001
	HW_TRIG_MASK BIT[19:16]
	SW_TRIG_MASK BIT[0]

DEBUG_UI_SWTRIG ADDRESS 0x000C RW
DEBUG_UI_SWTRIG RESET_VALUE 0x00000000
	SW_TRIG BIT[0]

DEBUG_UI_STATUS ADDRESS 0x0010 RW
DEBUG_UI_STATUS RESET_VALUE 0x00000000
	HW_COMP_STATUS BIT[15:12]
	SW_COMP_STATUS BIT[8]
	HW_PEND_STATUS BIT[7:4]
	SW_PEND_STATUS BIT[0]

DEBUG_UI_HWE_MASK ADDRESS 0x0014 RW
DEBUG_UI_HWE_MASK RESET_VALUE 0xFFFFFFFF
	HWE_TRIG_MASK BIT[31:0]

DEBUG_UI_CTR_VAL ADDRESS 0x0018 RW
DEBUG_UI_CTR_VAL RESET_VALUE 0x00000000
	TIMEOUT_CTR_VAL BIT[31:0]

DEBUG_UI_CTR_EN ADDRESS 0x001C RW
DEBUG_UI_CTR_EN RESET_VALUE 0x00000000
	TIMEOUT_CTR_OVRR_EN BIT[1]
	TIMEOUT_CTR_EN BIT[0]

DEBUG_UI_NUM_REGS_RD ADDRESS 0x0020 RW
DEBUG_UI_NUM_REGS_RD RESET_VALUE 0x00000003
	NUM_AHB_REGS_RD BIT[15:8]
	NUM_APB_REGS_RD BIT[7:0]

DEBUG_UI_ATB_REG ADDRESS 0x0024 RW
DEBUG_UI_ATB_REG RESET_VALUE 0x00000000
	TS_VALID BIT[15]
	APB_ID BIT[14:8]
	AHB_ID BIT[7:1]
	ATB_TRACE_EN BIT[0]

DEBUG_UI_ADDR_0 ADDRESS 0x0030 RW
DEBUG_UI_ADDR_0 RESET_VALUE 0x000400A0
	DEBUG_UI_ADDR BIT[19:0]

DEBUG_UI_ADDR_1 ADDRESS 0x0034 RW
DEBUG_UI_ADDR_1 RESET_VALUE 0x000400A4
	DEBUG_UI_ADDR BIT[19:0]

DEBUG_UI_ADDR_2 ADDRESS 0x0038 RW
DEBUG_UI_ADDR_2 RESET_VALUE 0x000400A8
	DEBUG_UI_ADDR BIT[19:0]

DEBUG_UI_ADDR_n(n):(3)-(31) ARRAY 0x00000030+0x4*n
DEBUG_UI_ADDR_3 ADDRESS 0x003C R
DEBUG_UI_ADDR_3 RESET_VALUE 0x00000000
	DEBUG_UI_ADDR BIT[31:0]

DEBUG_UI_DATA_n(n):(0)-(31) ARRAY 0x000000B0+0x4*n
DEBUG_UI_DATA_0 ADDRESS 0x00B0 R
DEBUG_UI_DATA_0 RESET_VALUE 0x00000000
	DEBUG_UI_DATA BIT[31:0]

CS_DEBUG_UI_ITCTL ADDRESS 0x0F00 R
CS_DEBUG_UI_ITCTL RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_DEBUG_UI_CLAIMSET ADDRESS 0x0FA0 R
CS_DEBUG_UI_CLAIMSET RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_DEBUG_UI_CLAIMCLR ADDRESS 0x0FA4 R
CS_DEBUG_UI_CLAIMCLR RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_DEBUG_UI_LOCKACCESS ADDRESS 0x0FB0 W
CS_DEBUG_UI_LOCKACCESS RESET_VALUE 0xXXXXXXXX
	LOCKACCESS BIT[31:0]

CS_DEBUG_UI_LOCKSTATUS ADDRESS 0x0FB4 R
CS_DEBUG_UI_LOCKSTATUS RESET_VALUE 0x00000003
	RFU BIT[31:3]
	FIELD_8_BIT_LOCK BIT[2]
	ACCESS BIT[1]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	LOCK_CONTROL BIT[0]

CS_DEBUG_UI_AUTHSTATUS ADDRESS 0x0FB8 R
CS_DEBUG_UI_AUTHSTATUS RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_DEBUG_UI_DEVICEID ADDRESS 0x0FC8 R
CS_DEBUG_UI_DEVICEID RESET_VALUE 0x00000000
	RFU BIT[31:8]
	DEVID BIT[7:0]

CS_DEBUG_UI_DEVICETYPE ADDRESS 0x0FCC R
CS_DEBUG_UI_DEVICETYPE RESET_VALUE 0x00000004
	RFU BIT[31:8]
	SUBTYPE BIT[7:4]
	MAJTYPE BIT[3:0]

CS_DEBUG_UI_PERIPHID4 ADDRESS 0x0FD0 R
CS_DEBUG_UI_PERIPHID4 RESET_VALUE 0x0000000X
	RFU BIT[31:8]
	FIELD_4KB_COUNT BIT[7:4]
	JEP106_CONTINUATION BIT[3:0]

CS_DEBUG_UI_PERIPHID5 ADDRESS 0x0FD4 R
CS_DEBUG_UI_PERIPHID5 RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_DEBUG_UI_PERIPHID6 ADDRESS 0x0FD8 R
CS_DEBUG_UI_PERIPHID6 RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_DEBUG_UI_PERIPHID7 ADDRESS 0x0FDC R
CS_DEBUG_UI_PERIPHID7 RESET_VALUE 0x00000000
	RFU BIT[31:0]

CS_DEBUG_UI_PERIPHID0 ADDRESS 0x0FE0 R
CS_DEBUG_UI_PERIPHID0 RESET_VALUE 0x00000040
	RFU BIT[31:8]
	PARTNUM BIT[7:0]

CS_DEBUG_UI_PERIPHID1 ADDRESS 0x0FE4 R
CS_DEBUG_UI_PERIPHID1 RESET_VALUE 0x000000X4
	RFU BIT[31:8]
	JEP106_IDENTITY_3_0 BIT[7:4]
	PARTNUM BIT[3:0]

CS_DEBUG_UI_PERIPHID2 ADDRESS 0x0FE8 R
CS_DEBUG_UI_PERIPHID2 RESET_VALUE 0x0000001X
	RFU BIT[31:8]
	MAJREV BIT[7:4]
	JEDEC BIT[3]
	JEP106_IDENTITY_6_4 BIT[2:0]

CS_DEBUG_UI_PERIPHID3 ADDRESS 0x0FEC R
CS_DEBUG_UI_PERIPHID3 RESET_VALUE 0x00000000
	RFU BIT[31:8]
	REV_AND BIT[7:4]
	CUSTOMER_MODIFIED BIT[3:0]

CS_DEBUG_UI_COMPID0 ADDRESS 0x0FF0 R
CS_DEBUG_UI_COMPID0 RESET_VALUE 0x0000000D
	RFU BIT[31:8]
	PREAMBLE_7_0 BIT[7:0]

CS_DEBUG_UI_COMPID1 ADDRESS 0x0FF4 R
CS_DEBUG_UI_COMPID1 RESET_VALUE 0x00000090
	RFU BIT[31:8]
	PREAMBLE_15_12 BIT[7:4]
	PREAMBLE_11_8 BIT[3:0]

CS_DEBUG_UI_COMPID2 ADDRESS 0x0FF8 R
CS_DEBUG_UI_COMPID2 RESET_VALUE 0x00000005
	RFU BIT[31:8]
	PREAMBLE_23_16 BIT[7:0]

CS_DEBUG_UI_COMPID3 ADDRESS 0x0FFC R
CS_DEBUG_UI_COMPID3 RESET_VALUE 0x000000B1
	RFU BIT[31:8]
	PREAMBLE_31_24 BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.RPM (level 1)
----------------------------------------------------------------------------------------
RPM BASE 0x00080000 SIZE=0x00009000 rpmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.RPM.RPM_DEC (level 2)
----------------------------------------------------------------------------------------
rpm_dec MODULE OFFSET=RPM+0x00000000 MAX=RPM+0x00001FFF APRE= SPRE= BPRE= ABPRE= FPRE=

RPM_HW_VERSION ADDRESS 0x0000 R
RPM_HW_VERSION RESET_VALUE 0x30000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

RPM_WFI_CONFIG ADDRESS 0x0004 RW
RPM_WFI_CONFIG RESET_VALUE 0x00000000
	CHIP_SLEEP_UPON_WFI BIT[2]
		NO_AFFECT VALUE 0x0
		SLEEP_EN VALUE 0x1
	BUS_CLK_HALT BIT[1]
		NO_AFFECT VALUE 0x0
		CLOCK_HALT VALUE 0x1
	PROC_CLK_HALT BIT[0]
		NO_AFFECT VALUE 0x0
		CLOCK_HALT VALUE 0x1

RPM_TIMERS_CLK_OFF_CTL ADDRESS 0x0008 RW
RPM_TIMERS_CLK_OFF_CTL RESET_VALUE 0x00000001
	WDOG_TIMER_CLK_OFF BIT[0]
		CLOCK_ON VALUE 0x0
		CLOCK_OFF VALUE 0x1

RPM_IPC ADDRESS 0x000C W
RPM_IPC RESET_VALUE 0x00000000
	RSRV_IPC BIT[31:28]
	APCS_TZ_IPC BIT[27:24]
	SPARE_IPC BIT[23:20]
	WCN_IPC BIT[19:16]
	MPSS_IPC BIT[15:12]
	ADSP_IPC BIT[11:8]
	APCS_HLOS_IPC BIT[7:4]
	RPM_RSRV BIT[3:0]

RPM_GPO_WDATA ADDRESS 0x0010 RW
RPM_GPO_WDATA RESET_VALUE 0xFFFF0000
	WDATA BIT[31:0]

RPM_GPO_WDSET ADDRESS 0x0014 W
RPM_GPO_WDSET RESET_VALUE 0xXXXXXXXX
	WDSET BIT[31:0]
		DON_T_SET VALUE 0x00000000
		SET VALUE 0x00000001

RPM_GPO_WDCLR ADDRESS 0x0018 W
RPM_GPO_WDCLR RESET_VALUE 0xXXXXXXXX
	WDCLR BIT[31:0]
		DON_T_CLEAR VALUE 0x00000000
		CLEAR VALUE 0x00000001

RPM_SLAVES_CLK_GATING ADDRESS 0x001C RW
RPM_SLAVES_CLK_GATING RESET_VALUE 0x0000000F
	INTR_CLK_GATING BIT[3]
		DYNAMIC_CLK_ON VALUE 0x0
		CLOCK_ON VALUE 0x1
	RAM_CLK_GATING BIT[2]
		DYNAMIC_CLK_ON VALUE 0x0
		CLOCK_ON VALUE 0x1
	PERIPH_CLK_GATING BIT[1]
		DYNAMIC_CLK_ON VALUE 0x0
		CLOCK_ON VALUE 0x1
	SLP_WKUP_FSM_CLK_GATING BIT[0]
		DYNAMIC_CLK_ON VALUE 0x0
		CLOCK_ON VALUE 0x1

RPM_INTR_POLARITY_0 ADDRESS 0x0030 RW
RPM_INTR_POLARITY_0 RESET_VALUE 0x00000000
	POLARITY BIT[31:0]
		NEG_OR_LOW VALUE 0x00000000
		POS_OR_HIGH VALUE 0x00000001

RPM_INTR_POLARITY_1 ADDRESS 0x0034 RW
RPM_INTR_POLARITY_1 RESET_VALUE 0x00000000
	POLARITY BIT[31:0]
		NEG_OR_LOW VALUE 0x00000000
		POS_OR_HIGH VALUE 0x00000001

RPM_INTR_EDG_LVL_0 ADDRESS 0x0038 RW
RPM_INTR_EDG_LVL_0 RESET_VALUE 0x00000000
	EDG_LVL BIT[31:0]
		LEVEL VALUE 0x00000000
		EDGE VALUE 0x00000001

RPM_INTR_EDG_LVL_1 ADDRESS 0x003C RW
RPM_INTR_EDG_LVL_1 RESET_VALUE 0x00000000
	EDG_LVL BIT[31:0]
		LEVEL VALUE 0x00000000
		EDGE VALUE 0x00000001

RPM_WDOG_RESET ADDRESS 0x0040 RW
RPM_WDOG_RESET RESET_VALUE 0x00000002
	SYNC_STATUS BIT[1]
	WDOG_RESET BIT[0]

RPM_WDOG_CTRL ADDRESS 0x0044 RC
RPM_WDOG_CTRL RESET_VALUE 0x00000000
	HW_WAKEUP_SLEEP_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

RPM_WDOG_STATUS ADDRESS 0x0048 R
RPM_WDOG_STATUS RESET_VALUE 0x00000004
	WDOG_COUNT BIT[22:3]
	WDOG_CNT_RESET_STATUS BIT[2]
	WDOG_FROZEN BIT[1]
		NOT_FROZEN VALUE 0x0
		FROZEN VALUE 0x1
	WDOG_EXPIRED_STATUS BIT[0]
		NOT_EXPIRED VALUE 0x0
		EXPIRED VALUE 0x1

RPM_WDOG_BARK_TIME ADDRESS 0x004C RW
RPM_WDOG_BARK_TIME RESET_VALUE 0x0017FFFF
	SYNC_STATUS BIT[20]
	WDOG_BARK_VAL BIT[19:0]

RPM_WDOG_BITE_TIME ADDRESS 0x0050 RW
RPM_WDOG_BITE_TIME RESET_VALUE 0x001FFFFF
	SYNC_STATUS BIT[20]
	WDOG_BITE_VAL BIT[19:0]

RPM_WDOG_TEST_LOAD ADDRESS 0x0054 RC
RPM_WDOG_TEST_LOAD RESET_VALUE 0x00000002
	SYNC_STATUS BIT[1]
	LOAD BIT[0]

RPM_WDOG_TEST ADDRESS 0x0058 RW
RPM_WDOG_TEST RESET_VALUE 0x00100000
	SYNC_STATUS BIT[20]
	LOAD_VALUE BIT[19:0]

RPM_TEST_BUS_SEL ADDRESS 0x005C RW
RPM_TEST_BUS_SEL RESET_VALUE 0x00000000
	VAL BIT[2:0]
		ALL_0 VALUE 0x0
		ALL_5 VALUE 0x1
		ALL_A VALUE 0x2
		RPM_QTMR_TEST_BUS VALUE 0x3
		RPM_CSR_TEST_BUS VALUE 0x4
		RPM_M3_TEST_BUS VALUE 0x5
		RPM_LPAE_TEST_BUS VALUE 0x6
		RESERVED_7 VALUE 0x7

RPM_SPARE_REG0 ADDRESS 0x0060 RW
RPM_SPARE_REG0 RESET_VALUE 0x00000000
	WDATA BIT[31:0]

RPM_SPARE_REG1 ADDRESS 0x0064 RW
RPM_SPARE_REG1 RESET_VALUE 0x00000000
	WDATA BIT[31:0]

RPM_SPARE_REG2 ADDRESS 0x0068 RW
RPM_SPARE_REG2 RESET_VALUE 0x00000000
	WDATA BIT[31:0]

RPM_SPARE_REG3 ADDRESS 0x006C RW
RPM_SPARE_REG3 RESET_VALUE 0x00000000
	WDATA BIT[31:0]

RPM_PAGE_SELECT ADDRESS 0x0070 RW
RPM_PAGE_SELECT RESET_VALUE 0x00000000
	PAGE_SELECT BIT[5:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.RPM.QTMR_AC (level 2)
----------------------------------------------------------------------------------------
qtmr_ac MODULE OFFSET=RPM+0x00002000 MAX=RPM+0x00002FFF APRE=RPM_ SPRE=RPM_ BPRE=RPM_ ABPRE=RPM_ FPRE=RPM_

QTMR_AC_CNTFRQ ADDRESS 0x0000 RW
QTMR_AC_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_AC_CNTSR ADDRESS 0x0004 RW
QTMR_AC_CNTSR RESET_VALUE 0x00000000
	NSN BIT[1:0]
		SECURE_ONLY VALUE 0x0
		SECURE_OR_NONSECURE VALUE 0x1

QTMR_AC_CNTTID ADDRESS 0x0008 R
QTMR_AC_CNTTID RESET_VALUE 0x00000000
	F7_CFG BIT[31:28]
	F6_CFG BIT[27:24]
	F5_CFG BIT[23:20]
	F4_CFG BIT[19:16]
	F3_CFG BIT[15:12]
	F2_CFG BIT[11:8]
	F1_CFG BIT[7:4]
	F0_CFG BIT[3:0]
		FI VALUE 0x0
		FVI VALUE 0x1
		FPLO VALUE 0x2
		RSVD VALUE 0x3

QTMR_AC_CNTACR_n(n):(0)-(1) ARRAY 0x00000040+0x4*n
QTMR_AC_CNTACR_0 ADDRESS 0x0040 RW
QTMR_AC_CNTACR_0 RESET_VALUE 0x00000000
	RWPT BIT[5]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RWVT BIT[4]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RVOFF BIT[3]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RFRQ BIT[2]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPVCT BIT[1]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1
	RPCT BIT[0]
		ACCESS_DENIED VALUE 0x0
		ACCESS_ALLOWED VALUE 0x1

QTMR_AC_CNTVOFF_LO_n(n):(0)-(1) ARRAY 0x00000080+0x8*n
QTMR_AC_CNTVOFF_LO_0 ADDRESS 0x0080 RW
QTMR_AC_CNTVOFF_LO_0 RESET_VALUE 0x00000000
	CNTVOFF_LO BIT[31:0]

QTMR_AC_CNTVOFF_HI_n(n):(0)-(1) ARRAY 0x00000084+0x8*n
QTMR_AC_CNTVOFF_HI_0 ADDRESS 0x0084 RW
QTMR_AC_CNTVOFF_HI_0 RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_AC_CFG ADDRESS 0x0FC0 RW
QTMR_AC_CFG RESET_VALUE 0x00000000
	TEST_BUS_EN BIT[0]

QTMR_AC_VERSION ADDRESS 0x0FD0 R
QTMR_AC_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.RPM.QTMR_V1_F0 (level 2)
----------------------------------------------------------------------------------------
qtmr_v1_f0 MODULE OFFSET=RPM+0x00003000 MAX=RPM+0x00003FFF APRE=RPM_F0_ SPRE=RPM_F0_ BPRE=RPM_F0_ ABPRE=RPM_F0_ FPRE=RPM_F0_

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.RPM.QTMR_V1_F1 (level 2)
----------------------------------------------------------------------------------------
qtmr_v1_f1 MODULE OFFSET=RPM+0x00004000 MAX=RPM+0x00004FFF APRE=RPM_F1_ SPRE=RPM_F1_ BPRE=RPM_F1_ ABPRE=RPM_F1_ FPRE=RPM_F1_

QTMR_V1_CNTPCT_LO ADDRESS 0x0000 R
QTMR_V1_CNTPCT_LO RESET_VALUE 0x00000000
	CNTPCT_LO BIT[31:0]

QTMR_V1_CNTPCT_HI ADDRESS 0x0004 R
QTMR_V1_CNTPCT_HI RESET_VALUE 0x00000000
	CNTPCT_HI BIT[23:0]

QTMR_V1_CNTVCT_LO ADDRESS 0x0008 R
QTMR_V1_CNTVCT_LO RESET_VALUE 0x00000000
	CNTVCT_LO BIT[31:0]

QTMR_V1_CNTVCT_HI ADDRESS 0x000C R
QTMR_V1_CNTVCT_HI RESET_VALUE 0x00000000
	CNTVCT_HI BIT[23:0]

QTMR_V1_CNTFRQ ADDRESS 0x0010 R
QTMR_V1_CNTFRQ RESET_VALUE 0x00000000
	CNTFRQ BIT[31:0]

QTMR_V1_CNTPL0ACR ADDRESS 0x0014 RW
QTMR_V1_CNTPL0ACR RESET_VALUE 0x00000000
	PL0CTEN BIT[9]
	PL0VTEN BIT[8]
	PL0VCTEN BIT[1]
	PL0PCTEN BIT[0]

QTMR_V1_CNTVOFF_LO ADDRESS 0x0018 R
QTMR_V1_CNTVOFF_LO RESET_VALUE 0x00000000
	CNTVOFF_L0 BIT[31:0]

QTMR_V1_CNTVOFF_HI ADDRESS 0x001C R
QTMR_V1_CNTVOFF_HI RESET_VALUE 0x00000000
	CNTVOFF_HI BIT[23:0]

QTMR_V1_CNTP_CVAL_LO ADDRESS 0x0020 RW
QTMR_V1_CNTP_CVAL_LO RESET_VALUE 0x00000000
	CNTP_CVAL_L0 BIT[31:0]

QTMR_V1_CNTP_CVAL_HI ADDRESS 0x0024 RW
QTMR_V1_CNTP_CVAL_HI RESET_VALUE 0x00000000
	CNTP_CVAL_HI BIT[23:0]

QTMR_V1_CNTP_TVAL ADDRESS 0x0028 RW
QTMR_V1_CNTP_TVAL RESET_VALUE 0x00000000
	CNTP_TVAL BIT[31:0]

QTMR_V1_CNTP_CTL ADDRESS 0x002C RW
QTMR_V1_CNTP_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_CNTV_CVAL_LO ADDRESS 0x0030 RW
QTMR_V1_CNTV_CVAL_LO RESET_VALUE 0x00000000
	CNTV_CVAL_L0 BIT[31:0]

QTMR_V1_CNTV_CVAL_HI ADDRESS 0x0034 RW
QTMR_V1_CNTV_CVAL_HI RESET_VALUE 0x00000000
	CNTV_CVAL_HI BIT[23:0]

QTMR_V1_CNTV_TVAL ADDRESS 0x0038 RW
QTMR_V1_CNTV_TVAL RESET_VALUE 0x00000000
	CNTV_TVAL BIT[31:0]

QTMR_V1_CNTV_CTL ADDRESS 0x003C RW
QTMR_V1_CNTV_CTL RESET_VALUE 0x00000000
	ISTAT BIT[2]
		INTERRUPT_NOT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	IMSK BIT[1]
		UNMASK_INTERRUPT VALUE 0x0
		MASK_INTERRUPT VALUE 0x1
	EN BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

QTMR_V1_VERSION ADDRESS 0x0FD0 R
QTMR_V1_VERSION RESET_VALUE 0x10010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.RPM.APU (level 2)
----------------------------------------------------------------------------------------
apu MODULE OFFSET=RPM+0x00007000 MAX=RPM+0x000072FF APRE=RPM_APU_ SPRE=RPM_APU_ BPRE=RPM_APU_ ABPRE=RPM_APU_ FPRE=RPM_APU_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001C01
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(1,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_RGn_WACRm(n,m):(0,0)-(1,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_RGn_SCR(n):(0)-(1) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_RGn_MCR(n):(0)-(1) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.RPM.VMIDMT (level 2)
----------------------------------------------------------------------------------------
vmidmt MODULE OFFSET=RPM+0x00008000 MAX=RPM+0x00008FFF APRE=RPM_ SPRE=RPM_ BPRE=RPM_ ABPRE=RPM_ FPRE=RPM_

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_SCR1 ADDRESS 0x0004 RW
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000100
	GASRAE BIT[24]
	NSNUMSMRGO BIT[8]

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x80000001
	SES BIT[31]
	SMS BIT[27]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00001000
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDX BIT[11:8]

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4]
	IAS BIT[3:0]

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0001021F
	NUMMSDRB BIT[23:16]
	MSAE BIT[9]
	QRIBE BIT[8]
	NVMID BIT[7:0]

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0]

VMIDMT_SGFSR ADDRESS 0x0048 RW
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	CAF BIT[5]
	USF BIT[1]

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	CAF BIT[5]
	USF BIT[1]

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[24]
	SSDINDEX BIT[16]
	STREAMINDEX BIT[0]

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x00000001
	SMS BIT[27]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00000000
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDX BIT[11:8]

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4]
	IAS BIT[3:0]

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0001021F
	NUMMSDRB BIT[23:16]
	MSAE BIT[9]
	QRIBE BIT[8]
	NVMID BIT[7:0]

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0]

VMIDMT_GFSR ADDRESS 0x0048 RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	USF BIT[1]

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	USF BIT[1]

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[24]
	SSDINDEX BIT[16]
	STREAMINDEX BIT[0]

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_VMIDMTACR ADDRESS 0x009C RW
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

VMIDMT_NSCR0 ADDRESS 0x0400 RW
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_NSCR2 ADDRESS 0x0408 RW
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_NSACR ADDRESS 0x0410 RW
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_NSGFAR0 ADDRESS 0x0440 R
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0]

VMIDMT_NSGFSR ADDRESS 0x0448 RW
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	USF BIT[1]

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	USF BIT[1]

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[24]
	SSDINDEX BIT[16]
	STREAMINDEX BIT[0]

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x00000001
	RWE BIT[0]

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[0]

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2]
	BPMSACFG BIT[1]
	BPSMSACFG BIT[0]

VMIDMT_S2VRn(n):(0)-(0) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR BIT[14:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	VMID BIT[4:0]

VMIDMT_AS2VRn(n):(0)-(0) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30]
	RCISH BIT[29]
	RCOSH BIT[28]
	REQPRIORITYCFG BIT[4]
	REQPRIORITY BIT[1:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.RPM_M3_CORTEXM3_T (level 1)
----------------------------------------------------------------------------------------
RPM_M3_CORTEXM3_T BASE 0xE0000000 SIZE=0x00100000 rpm_m3_cortexm3_taddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.RPM_M3_CORTEXM3_T.PPB_INT (level 2)
----------------------------------------------------------------------------------------
ppb_int MODULE OFFSET=RPM_M3_CORTEXM3_T+0x00000000 MAX=RPM_M3_CORTEXM3_T+0x0000EFFF APRE=RPM_M3_ SPRE=RPM_M3_ BPRE=RPM_M3_ ABPRE=RPM_M3_ FPRE=RPM_M3_

ITM_ITM_STIM0 ADDRESS 0x0000 RW
ITM_ITM_STIM0 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM0 BIT[31:0]

ITM_ITM_STIM1 ADDRESS 0x0004 RW
ITM_ITM_STIM1 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM1 BIT[31:0]

ITM_ITM_STIM2 ADDRESS 0x0008 RW
ITM_ITM_STIM2 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM2 BIT[31:0]

ITM_ITM_STIM3 ADDRESS 0x000C RW
ITM_ITM_STIM3 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM3 BIT[31:0]

ITM_ITM_STIM4 ADDRESS 0x0010 RW
ITM_ITM_STIM4 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM4 BIT[31:0]

ITM_ITM_STIM5 ADDRESS 0x0014 RW
ITM_ITM_STIM5 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM5 BIT[31:0]

ITM_ITM_STIM6 ADDRESS 0x0018 RW
ITM_ITM_STIM6 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM6 BIT[31:0]

ITM_ITM_STIM7 ADDRESS 0x001C RW
ITM_ITM_STIM7 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM7 BIT[31:0]

ITM_ITM_STIM8 ADDRESS 0x0020 RW
ITM_ITM_STIM8 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM8 BIT[31:0]

ITM_ITM_STIM9 ADDRESS 0x0024 RW
ITM_ITM_STIM9 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM9 BIT[31:0]

ITM_ITM_STIM10 ADDRESS 0x0028 RW
ITM_ITM_STIM10 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM10 BIT[31:0]

ITM_ITM_STIM11 ADDRESS 0x002C RW
ITM_ITM_STIM11 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM11 BIT[31:0]

ITM_ITM_STIM12 ADDRESS 0x0030 RW
ITM_ITM_STIM12 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM12 BIT[31:0]

ITM_ITM_STIM13 ADDRESS 0x0034 RW
ITM_ITM_STIM13 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM13 BIT[31:0]

ITM_ITM_STIM14 ADDRESS 0x0038 RW
ITM_ITM_STIM14 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM14 BIT[31:0]

ITM_ITM_STIM15 ADDRESS 0x003C RW
ITM_ITM_STIM15 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM15 BIT[31:0]

ITM_ITM_STIM16 ADDRESS 0x0040 RW
ITM_ITM_STIM16 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM16 BIT[31:0]

ITM_ITM_STIM17 ADDRESS 0x0044 RW
ITM_ITM_STIM17 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM17 BIT[31:0]

ITM_ITM_STIM18 ADDRESS 0x0048 RW
ITM_ITM_STIM18 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM18 BIT[31:0]

ITM_ITM_STIM19 ADDRESS 0x004C RW
ITM_ITM_STIM19 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM19 BIT[31:0]

ITM_ITM_STIM20 ADDRESS 0x0050 RW
ITM_ITM_STIM20 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM20 BIT[31:0]

ITM_ITM_STIM21 ADDRESS 0x0054 RW
ITM_ITM_STIM21 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM21 BIT[31:0]

ITM_ITM_STIM22 ADDRESS 0x0058 RW
ITM_ITM_STIM22 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM22 BIT[31:0]

ITM_ITM_STIM23 ADDRESS 0x005C RW
ITM_ITM_STIM23 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM23 BIT[31:0]

ITM_ITM_STIM24 ADDRESS 0x0060 RW
ITM_ITM_STIM24 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM24 BIT[31:0]

ITM_ITM_STIM25 ADDRESS 0x0064 RW
ITM_ITM_STIM25 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM25 BIT[31:0]

ITM_ITM_STIM26 ADDRESS 0x0068 RW
ITM_ITM_STIM26 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM26 BIT[31:0]

ITM_ITM_STIM27 ADDRESS 0x006C RW
ITM_ITM_STIM27 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM27 BIT[31:0]

ITM_ITM_STIM28 ADDRESS 0x0070 RW
ITM_ITM_STIM28 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM28 BIT[31:0]

ITM_ITM_STIM29 ADDRESS 0x0074 RW
ITM_ITM_STIM29 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM29 BIT[31:0]

ITM_ITM_STIM30 ADDRESS 0x0078 RW
ITM_ITM_STIM30 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM30 BIT[31:0]

ITM_ITM_STIM31 ADDRESS 0x007C RW
ITM_ITM_STIM31 RESET_VALUE 0xXXXXXXXX
	ITM_ITM_STIM31 BIT[31:0]

ITM_ITM_TER ADDRESS 0x0E00 RW
ITM_ITM_TER RESET_VALUE 0x00000000
	STIMENA BIT[31:0]

ITM_ITM_TPR ADDRESS 0x0E40 RW
ITM_ITM_TPR RESET_VALUE 0x00000000
	PRIVMASK BIT[3:0]

ITM_ITM_TCR ADDRESS 0x0E80 RW
ITM_ITM_TCR RESET_VALUE 0x00000000
	BUSY BIT[23]
	ATBID BIT[22:16]
	TSPRESCALE BIT[9:8]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	SWOENA BIT[4]
	DWTENA BIT[3]
	SYNCENA BIT[2]
	TSENA BIT[1]
	ITMENA BIT[0]

ITM_ITM_IWR ADDRESS 0x0EF8 W
ITM_ITM_IWR RESET_VALUE 0x00000000
	ATVALIDM BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

ITM_ITM_IMCR ADDRESS 0x0F00 RW
ITM_ITM_IMCR RESET_VALUE 0x00000000
	INTEGRATION BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

ITM_ITM_LAR ADDRESS 0x0FB0 W
ITM_ITM_LAR RESET_VALUE 0x00000000
	LOCK_ACCESS BIT[31:0]

ITM_ITM_LSR ADDRESS 0x0FB4 R
ITM_ITM_LSR RESET_VALUE 0x00000003
	BYTEACC BIT[2]
	ACCESS BIT[1]
	PRESENT BIT[0]

ITM_PID4 ADDRESS 0x0FD0 R
ITM_PID4 RESET_VALUE 0x00000004
	ITM_PID4 BIT[31:0]

ITM_PID5 ADDRESS 0x0FD4 R
ITM_PID5 RESET_VALUE 0x00000000
	ITM_PID5 BIT[31:0]

ITM_PID6 ADDRESS 0x0FD8 R
ITM_PID6 RESET_VALUE 0x00000000
	ITM_PID6 BIT[31:0]

ITM_PID7 ADDRESS 0x0FDC R
ITM_PID7 RESET_VALUE 0x00000000
	ITM_PID7 BIT[31:0]

ITM_PID0 ADDRESS 0x0FE0 R
ITM_PID0 RESET_VALUE 0x00000001
	ITM_PID0 BIT[31:0]

ITM_PID1 ADDRESS 0x0FE4 R
ITM_PID1 RESET_VALUE 0x000000B0
	ITM_PID1 BIT[31:0]

ITM_PID2 ADDRESS 0x0FE8 R
ITM_PID2 RESET_VALUE 0x0000003B
	ITM_PID2 BIT[31:0]

ITM_PID3 ADDRESS 0x0FEC R
ITM_PID3 RESET_VALUE 0x00000000
	ITM_PID3 BIT[31:0]

ITM_CID0 ADDRESS 0x0FF0 R
ITM_CID0 RESET_VALUE 0x0000000D
	ITM_CID0 BIT[31:0]

ITM_CID1 ADDRESS 0x0FF4 R
ITM_CID1 RESET_VALUE 0x000000E0
	ITM_CID1 BIT[31:0]

ITM_CID2 ADDRESS 0x0FF8 R
ITM_CID2 RESET_VALUE 0x00000005
	ITM_CID2 BIT[31:0]

ITM_CID3 ADDRESS 0x0FFC R
ITM_CID3 RESET_VALUE 0x000000B1
	ITM_CID3 BIT[31:0]

DWT_DWT_CTRL ADDRESS 0x1000 RW
DWT_DWT_CTRL RESET_VALUE 0x00000000
	NOCYCCNT BIT[25]
	NOPRFCNT BIT[24]
	CYCEVTENA BIT[22]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	FOLDEVTENA BIT[21]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	LSUEVTENA BIT[20]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	SLEEPEVTENA BIT[19]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	EXCEVTENA BIT[18]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	CPIEVTENA BIT[17]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	EXCTRCENA BIT[16]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	PCSAMPLEENA BIT[12]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	SYNCTAP BIT[11:10]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	CYCTAP BIT[9]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	POSTCNT BIT[8:5]
	POSTPRESET BIT[4:1]
	CYCCNTENA BIT[0]

DWT_DWT_CYCCNT ADDRESS 0x1004 RW
DWT_DWT_CYCCNT RESET_VALUE 0x00000000
	CYCCNT BIT[31:0]

DWT_DWT_CPICNT ADDRESS 0x1008 RW
DWT_DWT_CPICNT RESET_VALUE 0x000000XX
	CPICNT BIT[7:0]

DWT_DWT_EXCCNT ADDRESS 0x100C RW
DWT_DWT_EXCCNT RESET_VALUE 0x000000XX
	EXCCNT BIT[7:0]

DWT_DWT_SLEEPCNT ADDRESS 0x1010 RW
DWT_DWT_SLEEPCNT RESET_VALUE 0x000000XX
	SLEEPCNT BIT[7:0]

DWT_DWT_LSUCNT ADDRESS 0x1014 RW
DWT_DWT_LSUCNT RESET_VALUE 0x000000XX
	LSUCNT BIT[7:0]

DWT_DWT_FOLDCNT ADDRESS 0x1018 RW
DWT_DWT_FOLDCNT RESET_VALUE 0x000000XX
	FOLDCNT BIT[7:0]

DWT_DWT_PCSR ADDRESS 0x101C R
DWT_DWT_PCSR RESET_VALUE 0xXXXXXXXX
	EIASAMPLE BIT[31:0]

DWT_DWT_COMP0 ADDRESS 0x1020 RW
DWT_DWT_COMP0 RESET_VALUE 0xXXXXXXXX
	COMP BIT[31:0]

DWT_DWT_MASK0 ADDRESS 0x1024 RW
DWT_DWT_MASK0 RESET_VALUE 0x0000000X
	MASK BIT[3:0]

DWT_DWT_FUNCTION0 ADDRESS 0x1028 RW
DWT_DWT_FUNCTION0 RESET_VALUE 0x00000000
	MATCHED BIT[24]
	DATAVADDR1 BIT[19:16]
	DATAVADDR0 BIT[15:12]
	DATAVSIZE BIT[11:10]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	LNK1ENA BIT[9]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	DATAVMATCH BIT[8]
	EMITRANGE BIT[5]
	FUNCTION BIT[3:0]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
		ENUM_0B0011 VALUE 0x3
		ENUM_0B0100 VALUE 0x4
		ENUM_0B0101 VALUE 0x5
		ENUM_0B0110 VALUE 0x6
		ENUM_0B0111 VALUE 0x7
		ENUM_0B1000 VALUE 0x8
		ENUM_0B1001 VALUE 0x9
		ENUM_0B1010 VALUE 0xA
		ENUM_0B1011 VALUE 0xB
		ENUM_0B1100 VALUE 0xC
		ENUM_0B1101 VALUE 0xD
		ENUM_0B1110 VALUE 0xE
		ENUM_0B1111 VALUE 0xF

DWT_DWT_COMP1 ADDRESS 0x1030 RW
DWT_DWT_COMP1 RESET_VALUE 0xXXXXXXXX
	COMP BIT[31:0]

DWT_DWT_MASK1 ADDRESS 0x1034 RW
DWT_DWT_MASK1 RESET_VALUE 0x0000000X
	MASK BIT[3:0]

DWT_DWT_FUNCTION1 ADDRESS 0x1038 RW
DWT_DWT_FUNCTION1 RESET_VALUE 0x00000200
	MATCHED BIT[24]
	DATAVADDR1 BIT[19:16]
	DATAVADDR0 BIT[15:12]
	DATAVSIZE BIT[11:10]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	LNK1ENA BIT[9]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	DATAVMATCH BIT[8]
	CYCMATCH BIT[7]
	EMITRANGE BIT[5]
	FUNCTION BIT[3:0]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
		ENUM_0B0011 VALUE 0x3
		ENUM_0B0100 VALUE 0x4
		ENUM_0B0101 VALUE 0x5
		ENUM_0B0110 VALUE 0x6
		ENUM_0B0111 VALUE 0x7
		ENUM_0B1000 VALUE 0x8
		ENUM_0B1001 VALUE 0x9
		ENUM_0B1010 VALUE 0xA
		ENUM_0B1011 VALUE 0xB
		ENUM_0B1100 VALUE 0xC
		ENUM_0B1101 VALUE 0xD
		ENUM_0B1110 VALUE 0xE
		ENUM_0B1111 VALUE 0xF

DWT_DWT_COMP2 ADDRESS 0x1040 RW
DWT_DWT_COMP2 RESET_VALUE 0xXXXXXXXX
	COMP BIT[31:0]

DWT_DWT_MASK2 ADDRESS 0x1044 RW
DWT_DWT_MASK2 RESET_VALUE 0x0000000X
	MASK BIT[3:0]

DWT_DWT_FUNCTION2 ADDRESS 0x1048 RW
DWT_DWT_FUNCTION2 RESET_VALUE 0x00000000
	MATCHED BIT[24]
	DATAVADDR1 BIT[19:16]
	DATAVADDR0 BIT[15:12]
	DATAVSIZE BIT[11:10]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	LNK1ENA BIT[9]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	DATAVMATCH BIT[8]
	EMITRANGE BIT[5]
	FUNCTION BIT[3:0]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
		ENUM_0B0011 VALUE 0x3
		ENUM_0B0100 VALUE 0x4
		ENUM_0B0101 VALUE 0x5
		ENUM_0B0110 VALUE 0x6
		ENUM_0B0111 VALUE 0x7
		ENUM_0B1000 VALUE 0x8
		ENUM_0B1001 VALUE 0x9
		ENUM_0B1010 VALUE 0xA
		ENUM_0B1011 VALUE 0xB
		ENUM_0B1100 VALUE 0xC
		ENUM_0B1101 VALUE 0xD
		ENUM_0B1110 VALUE 0xE
		ENUM_0B1111 VALUE 0xF

DWT_DWT_COMP3 ADDRESS 0x1050 RW
DWT_DWT_COMP3 RESET_VALUE 0xXXXXXXXX
	COMP BIT[31:0]

DWT_DWT_MASK3 ADDRESS 0x1054 RW
DWT_DWT_MASK3 RESET_VALUE 0x0000000X
	MASK BIT[3:0]

DWT_DWT_FUNCTION3 ADDRESS 0x1058 RW
DWT_DWT_FUNCTION3 RESET_VALUE 0x00000000
	MATCHED BIT[24]
	DATAVADDR1 BIT[19:16]
	DATAVADDR0 BIT[15:12]
	DATAVSIZE BIT[11:10]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	LNK1ENA BIT[9]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	DATAVMATCH BIT[8]
	EMITRANGE BIT[5]
	FUNCTION BIT[3:0]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
		ENUM_0B0011 VALUE 0x3
		ENUM_0B0100 VALUE 0x4
		ENUM_0B0101 VALUE 0x5
		ENUM_0B0110 VALUE 0x6
		ENUM_0B0111 VALUE 0x7
		ENUM_0B1000 VALUE 0x8
		ENUM_0B1001 VALUE 0x9
		ENUM_0B1010 VALUE 0xA
		ENUM_0B1011 VALUE 0xB
		ENUM_0B1100 VALUE 0xC
		ENUM_0B1101 VALUE 0xD
		ENUM_0B1110 VALUE 0xE
		ENUM_0B1111 VALUE 0xF

DWT_PID4 ADDRESS 0x1FD0 R
DWT_PID4 RESET_VALUE 0x00000004
	DWT_PID4 BIT[31:0]

DWT_PID5 ADDRESS 0x1FD4 R
DWT_PID5 RESET_VALUE 0x00000000
	DWT_PID5 BIT[31:0]

DWT_PID6 ADDRESS 0x1FD8 R
DWT_PID6 RESET_VALUE 0x00000000
	DWT_PID6 BIT[31:0]

DWT_PID7 ADDRESS 0x1FDC R
DWT_PID7 RESET_VALUE 0x00000000
	DWT_PID7 BIT[31:0]

DWT_PID0 ADDRESS 0x1FE0 R
DWT_PID0 RESET_VALUE 0x00000002
	DWT_PID0 BIT[31:0]

DWT_PID1 ADDRESS 0x1FE4 R
DWT_PID1 RESET_VALUE 0x000000B0
	DWT_PID1 BIT[31:0]

DWT_PID2 ADDRESS 0x1FE8 R
DWT_PID2 RESET_VALUE 0x0000003B
	DWT_PID2 BIT[31:0]

DWT_PID3 ADDRESS 0x1FEC R
DWT_PID3 RESET_VALUE 0x00000000
	DWT_PID3 BIT[31:0]

DWT_CID0 ADDRESS 0x1FF0 R
DWT_CID0 RESET_VALUE 0x0000000D
	DWT_CID0 BIT[31:0]

DWT_CID1 ADDRESS 0x1FF4 R
DWT_CID1 RESET_VALUE 0x000000E0
	DWT_CID1 BIT[31:0]

DWT_CID2 ADDRESS 0x1FF8 R
DWT_CID2 RESET_VALUE 0x00000005
	DWT_CID2 BIT[31:0]

DWT_CID3 ADDRESS 0x1FFC R
DWT_CID3 RESET_VALUE 0x000000B1
	DWT_CID3 BIT[31:0]

FPB_FP_CTRL ADDRESS 0x2000 RW
FPB_FP_CTRL RESET_VALUE 0x00000260
	NUM_CODE2 BIT[13:12]
	NUM_LIT BIT[11:8]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0010 VALUE 0x2
	NUM_CODE1 BIT[7:4]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0010 VALUE 0x2
		ENUM_0B0110 VALUE 0x6
	KEY BIT[1]
	ENABLE BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

FPB_FP_REMAP ADDRESS 0x2004 RW
FPB_FP_REMAP RESET_VALUE 0xXXXXXXX0
	REMAP BIT[28:5]

FPB_FP_COMP0 ADDRESS 0x2008 RW
FPB_FP_COMP0 RESET_VALUE 0xXXXXXXXX
	REPLACE BIT[31:30]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	COMP BIT[28:2]
	ENABLE BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

FPB_FP_COMP1 ADDRESS 0x200C RW
FPB_FP_COMP1 RESET_VALUE 0xXXXXXXXX
	REPLACE BIT[31:30]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	COMP BIT[28:2]
	ENABLE BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

FPB_FP_COMP2 ADDRESS 0x2010 RW
FPB_FP_COMP2 RESET_VALUE 0xXXXXXXXX
	REPLACE BIT[31:30]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	COMP BIT[28:2]
	ENABLE BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

FPB_FP_COMP3 ADDRESS 0x2014 RW
FPB_FP_COMP3 RESET_VALUE 0xXXXXXXXX
	REPLACE BIT[31:30]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	COMP BIT[28:2]
	ENABLE BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

FPB_FP_COMP4 ADDRESS 0x2018 RW
FPB_FP_COMP4 RESET_VALUE 0xXXXXXXXX
	REPLACE BIT[31:30]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	COMP BIT[28:2]
	ENABLE BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

FPB_FP_COMP5 ADDRESS 0x201C RW
FPB_FP_COMP5 RESET_VALUE 0xXXXXXXXX
	REPLACE BIT[31:30]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	COMP BIT[28:2]
	ENABLE BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

FPB_FP_COMP6 ADDRESS 0x2020 RW
FPB_FP_COMP6 RESET_VALUE 0xXXXXXXXX
	REPLACE BIT[31:30]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	COMP BIT[28:2]
	ENABLE BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

FPB_FP_COMP7 ADDRESS 0x2024 RW
FPB_FP_COMP7 RESET_VALUE 0xXXXXXXXX
	REPLACE BIT[31:30]
		ENUM_0B00 VALUE 0x0
		ENUM_0B01 VALUE 0x1
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	COMP BIT[28:2]
	ENABLE BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

FPB_PID4 ADDRESS 0x2FD0 R
FPB_PID4 RESET_VALUE 0x00000004
	FPB_PID4 BIT[31:0]

FPB_PID5 ADDRESS 0x2FD4 R
FPB_PID5 RESET_VALUE 0x00000000
	FPB_PID5 BIT[31:0]

FPB_PID6 ADDRESS 0x2FD8 R
FPB_PID6 RESET_VALUE 0x00000000
	FPB_PID6 BIT[31:0]

FPB_PID7 ADDRESS 0x2FDC R
FPB_PID7 RESET_VALUE 0x00000000
	FPB_PID7 BIT[31:0]

FPB_PID0 ADDRESS 0x2FE0 R
FPB_PID0 RESET_VALUE 0x00000003
	FPB_PID0 BIT[31:0]

FPB_PID1 ADDRESS 0x2FE4 R
FPB_PID1 RESET_VALUE 0x000000B0
	FPB_PID1 BIT[31:0]

FPB_PID2 ADDRESS 0x2FE8 R
FPB_PID2 RESET_VALUE 0x0000002B
	FPB_PID2 BIT[31:0]

FPB_PID3 ADDRESS 0x2FEC R
FPB_PID3 RESET_VALUE 0x00000000
	FPB_PID3 BIT[31:0]

FPB_CID0 ADDRESS 0x2FF0 R
FPB_CID0 RESET_VALUE 0x0000000D
	FPB_CID0 BIT[31:0]

FPB_CID1 ADDRESS 0x2FF4 R
FPB_CID1 RESET_VALUE 0x000000E0
	FPB_CID1 BIT[31:0]

FPB_CID2 ADDRESS 0x2FF8 R
FPB_CID2 RESET_VALUE 0x00000005
	FPB_CID2 BIT[31:0]

FPB_CID3 ADDRESS 0x2FFC R
FPB_CID3 RESET_VALUE 0x000000B1
	FPB_CID3 BIT[31:0]

SCS_ICTR ADDRESS 0xE004 R
SCS_ICTR RESET_VALUE 0x00000000
	INTLINESNUM BIT[4:0]

SCS_ACTLR ADDRESS 0xE008 RW
SCS_ACTLR RESET_VALUE 0x00000000
	DISFOLD BIT[2]
	DISDEFWBUF BIT[1]
	DISMCYCINT BIT[0]

SCS_STCSR ADDRESS 0xE010 RW
SCS_STCSR RESET_VALUE 0x00000000
	COUNTFLAG BIT[16]
	CLKSOURCE BIT[2]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	TICKINT BIT[1]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	ENABLE BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

SCS_STRVR ADDRESS 0xE014 RW
SCS_STRVR RESET_VALUE 0x00XXXXXX
	RELOAD BIT[23:0]

SCS_STCVR ADDRESS 0xE018 RW
SCS_STCVR RESET_VALUE 0x00XXXXXX
	CURRENT BIT[23:0]

SCS_STCR ADDRESS 0xE01C R
SCS_STCR RESET_VALUE 0xX0XXXXXX
	NOREF BIT[31]
	SKEW BIT[30]
	TENMS BIT[23:0]

SCS_NVIC_ISER0 ADDRESS 0xE100 RW
SCS_NVIC_ISER0 RESET_VALUE 0x00000000
	SETENA BIT[31:0]

SCS_NVIC_ISER1 ADDRESS 0xE104 RW
SCS_NVIC_ISER1 RESET_VALUE 0x00000000
	SETENA BIT[31:0]

SCS_NVIC_ICER0 ADDRESS 0xE180 RW
SCS_NVIC_ICER0 RESET_VALUE 0x00000000
	CLRENA BIT[31:0]

SCS_NVIC_ICER1 ADDRESS 0xE184 RW
SCS_NVIC_ICER1 RESET_VALUE 0x00000000
	CLRENA BIT[31:0]

SCS_NVIC_ISPR0 ADDRESS 0xE200 RW
SCS_NVIC_ISPR0 RESET_VALUE 0x00000000
	SETPEND BIT[31:0]

SCS_NVIC_ISPR1 ADDRESS 0xE204 RW
SCS_NVIC_ISPR1 RESET_VALUE 0x00000000
	SETPEND BIT[31:0]

SCS_NVIC_ICPR0 ADDRESS 0xE280 RW
SCS_NVIC_ICPR0 RESET_VALUE 0x00000000
	CLRPEND BIT[31:0]

SCS_NVIC_ICPR1 ADDRESS 0xE284 RW
SCS_NVIC_ICPR1 RESET_VALUE 0x00000000
	CLRPEND BIT[31:0]

SCS_NVIC_IABR0 ADDRESS 0xE300 R
SCS_NVIC_IABR0 RESET_VALUE 0x00000000
	ACTIVE BIT[31:0]

SCS_NVIC_IABR1 ADDRESS 0xE304 R
SCS_NVIC_IABR1 RESET_VALUE 0x00000000
	ACTIVE BIT[31:0]

SCS_NVIC_IPR0 ADDRESS 0xE400 RW
SCS_NVIC_IPR0 RESET_VALUE 0x00000000
	PRI_3 BIT[31:24]
	PRI_2 BIT[23:16]
	PRI_1 BIT[15:8]
	PRI_0 BIT[7:0]

SCS_NVIC_IPR1 ADDRESS 0xE404 RW
SCS_NVIC_IPR1 RESET_VALUE 0x00000000
	PRI_7 BIT[31:24]
	PRI_6 BIT[23:16]
	PRI_5 BIT[15:8]
	PRI_4 BIT[7:0]

SCS_NVIC_IPR2 ADDRESS 0xE408 RW
SCS_NVIC_IPR2 RESET_VALUE 0x00000000
	PRI_11 BIT[31:24]
	PRI_10 BIT[23:16]
	PRI_9 BIT[15:8]
	PRI_8 BIT[7:0]

SCS_NVIC_IPR3 ADDRESS 0xE40C RW
SCS_NVIC_IPR3 RESET_VALUE 0x00000000
	PRI_15 BIT[31:24]
	PRI_14 BIT[23:16]
	PRI_13 BIT[15:8]
	PRI_12 BIT[7:0]

SCS_NVIC_IPR4 ADDRESS 0xE410 RW
SCS_NVIC_IPR4 RESET_VALUE 0x00000000
	PRI_19 BIT[31:24]
	PRI_18 BIT[23:16]
	PRI_17 BIT[15:8]
	PRI_16 BIT[7:0]

SCS_NVIC_IPR5 ADDRESS 0xE414 RW
SCS_NVIC_IPR5 RESET_VALUE 0x00000000
	PRI_23 BIT[31:24]
	PRI_22 BIT[23:16]
	PRI_21 BIT[15:8]
	PRI_20 BIT[7:0]

SCS_NVIC_IPR6 ADDRESS 0xE418 RW
SCS_NVIC_IPR6 RESET_VALUE 0x00000000
	PRI_27 BIT[31:24]
	PRI_26 BIT[23:16]
	PRI_25 BIT[15:8]
	PRI_24 BIT[7:0]

SCS_NVIC_IPR7 ADDRESS 0xE41C RW
SCS_NVIC_IPR7 RESET_VALUE 0x00000000
	PRI_31 BIT[31:24]
	PRI_30 BIT[23:16]
	PRI_29 BIT[15:8]
	PRI_28 BIT[7:0]

SCS_NVIC_IPR8 ADDRESS 0xE420 RW
SCS_NVIC_IPR8 RESET_VALUE 0x00000000
	PRI_35 BIT[31:24]
	PRI_34 BIT[23:16]
	PRI_33 BIT[15:8]
	PRI_32 BIT[7:0]

SCS_NVIC_IPR9 ADDRESS 0xE424 RW
SCS_NVIC_IPR9 RESET_VALUE 0x00000000
	PRI_39 BIT[31:24]
	PRI_38 BIT[23:16]
	PRI_37 BIT[15:8]
	PRI_36 BIT[7:0]

SCS_NVIC_IPR10 ADDRESS 0xE428 RW
SCS_NVIC_IPR10 RESET_VALUE 0x00000000
	PRI_43 BIT[31:24]
	PRI_42 BIT[23:16]
	PRI_41 BIT[15:8]
	PRI_40 BIT[7:0]

SCS_NVIC_IPR11 ADDRESS 0xE42C RW
SCS_NVIC_IPR11 RESET_VALUE 0x00000000
	PRI_47 BIT[31:24]
	PRI_46 BIT[23:16]
	PRI_45 BIT[15:8]
	PRI_44 BIT[7:0]

SCS_NVIC_IPR12 ADDRESS 0xE430 RW
SCS_NVIC_IPR12 RESET_VALUE 0x00000000
	PRI_51 BIT[31:24]
	PRI_50 BIT[23:16]
	PRI_49 BIT[15:8]
	PRI_48 BIT[7:0]

SCS_NVIC_IPR13 ADDRESS 0xE434 RW
SCS_NVIC_IPR13 RESET_VALUE 0x00000000
	PRI_55 BIT[31:24]
	PRI_54 BIT[23:16]
	PRI_53 BIT[15:8]
	PRI_52 BIT[7:0]

SCS_NVIC_IPR14 ADDRESS 0xE438 RW
SCS_NVIC_IPR14 RESET_VALUE 0x00000000
	PRI_59 BIT[31:24]
	PRI_58 BIT[23:16]
	PRI_57 BIT[15:8]
	PRI_56 BIT[7:0]

SCS_NVIC_IPR15 ADDRESS 0xE43C RW
SCS_NVIC_IPR15 RESET_VALUE 0x00000000
	PRI_63 BIT[31:24]
	PRI_62 BIT[23:16]
	PRI_61 BIT[15:8]
	PRI_60 BIT[7:0]

SCS_CPUID ADDRESS 0xED00 R
SCS_CPUID RESET_VALUE 0x412FC231
	IMPLEMENTER BIT[31:24]
	VARIANT BIT[23:20]
	CONSTANT BIT[19:16]
	PARTNO BIT[15:4]
	REVISION BIT[3:0]

SCS_ICSR ADDRESS 0xED04 RW
SCS_ICSR RESET_VALUE 0x00000000
	NMIPENDSET BIT[31]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	PENDSVSET BIT[28]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	PENDSVCLR BIT[27]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	PENDSTSET BIT[26]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	PENDSTCLR BIT[25]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	ISRPREEMPT BIT[23]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	ISRPENDING BIT[22]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	VECTPENDING BIT[17:12]
	RETTOBASE BIT[11]
	VECTACTIVE BIT[8:0]

SCS_VTOR ADDRESS 0xED08 RW
SCS_VTOR RESET_VALUE 0x00000000
	TBLBASE BIT[29]
	TBLOFF BIT[28:7]

SCS_AIRCR ADDRESS 0xED0C RW
SCS_AIRCR RESET_VALUE 0xFA05X000
	VECTKEY BIT[31:16]
	ENDIANESS BIT[15]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	PRIGROUP BIT[10:8]
	SYSRESETREQ BIT[2]
	VECTCLRACTIVE BIT[1]
	VECTRESET BIT[0]

SCS_SCR ADDRESS 0xED10 RW
SCS_SCR RESET_VALUE 0x00000000
	SEVONPEND BIT[4]
	SLEEPDEEP BIT[2]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	SLEEPONEXIT BIT[1]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

SCS_CCR ADDRESS 0xED14 RW
SCS_CCR RESET_VALUE 0x00000200
	STKALIGN BIT[9]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	BFHFNMIGN BIT[8]
	DIV_0_TRP BIT[4]
	UNALIGN_TRP BIT[3]
	USERSETMPEND BIT[1]
	NONBASETHREDENA BIT[0]

SCS_SHPR1 ADDRESS 0xED18 RW
SCS_SHPR1 RESET_VALUE 0x00000000
	PRI_7 BIT[31:24]
	PRI_6 BIT[23:16]
	PRI_5 BIT[15:8]
	PRI_4 BIT[7:0]

SCS_SHPR2 ADDRESS 0xED1C RW
SCS_SHPR2 RESET_VALUE 0x00000000
	PRI_11 BIT[31:24]
	PRI_10 BIT[23:16]
	PRI_9 BIT[15:8]
	PRI_8 BIT[7:0]

SCS_SHPR3 ADDRESS 0xED20 RW
SCS_SHPR3 RESET_VALUE 0x00000000
	PRI_15 BIT[31:24]
	PRI_14 BIT[23:16]
	PRI_13 BIT[15:8]
	PRI_12 BIT[7:0]

SCS_SHCSR ADDRESS 0xED24 RW
SCS_SHCSR RESET_VALUE 0x00000000
	USGFAULTENA BIT[18]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	BUSFAULTENA BIT[17]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	MEMFAULTENA BIT[16]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	SVCALLPENDED BIT[15]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	BUSFAULTPENDED BIT[14]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	MEMFAULTPENDED BIT[13]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	USGFAULTPENDED BIT[12]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	SYSTICKACT BIT[11]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	PENDSVACT BIT[10]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	MONITORACT BIT[8]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	SVCALLACT BIT[7]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	USGFAULTACT BIT[3]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	BUSFAULTACT BIT[1]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	MEMFAULTACT BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

SCS_CFSR ADDRESS 0xED28 RW
SCS_CFSR RESET_VALUE 0x00000000
	DIVBYZERO BIT[25]
	UNALIGNED BIT[24]
	NOCP BIT[19]
	INVPC BIT[18]
	INVSTATE BIT[17]
	UNDEFINSTR BIT[16]
	BFARVALID BIT[15]
	STKERR BIT[12]
	UNSTKERR BIT[11]
	IMPRECISERR BIT[10]
	PRECISERR BIT[9]
	IBUSERR BIT[8]
	MMARVALID BIT[7]
	MSTKERR BIT[4]
	MUNSTKERR BIT[3]
	DACCVIOL BIT[1]
	IACCVIOL BIT[0]

SCS_HFSR ADDRESS 0xED2C RW
SCS_HFSR RESET_VALUE 0x00000000
	DEBUGEVT BIT[31]
	FORCED BIT[30]
	VECTTBL BIT[1]

SCS_DFSR ADDRESS 0xED30 RW
SCS_DFSR RESET_VALUE 0x00000000
	EXTERNAL BIT[4]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	VCATCH BIT[3]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	DWTTRAP BIT[2]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	BKPT BIT[1]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	HALTED BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

SCS_MMFAR ADDRESS 0xED34 RW
SCS_MMFAR RESET_VALUE 0xXXXXXXXX
	ADDRESS BIT[31:0]

SCS_BFAR ADDRESS 0xED38 RW
SCS_BFAR RESET_VALUE 0xXXXXXXXX
	ADDRESS BIT[31:0]

SCS_AFSR ADDRESS 0xED3C RW
SCS_AFSR RESET_VALUE 0x00000000
	IMPDEF BIT[31:0]

SCS_ID_PFR0 ADDRESS 0xED40 R
SCS_ID_PFR0 RESET_VALUE 0x00000030
	STATE1 BIT[7:4]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
		ENUM_0B0011 VALUE 0x3
	STATE0 BIT[3:0]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1

SCS_ID_PFR1 ADDRESS 0xED44 R
SCS_ID_PFR1 RESET_VALUE 0x00000200
	MICROCONTROLLER_PROGRAMMERS_MODEL BIT[11:8]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0010 VALUE 0x2

SCS_ID_DFR0 ADDRESS 0xED48 R
SCS_ID_DFR0 RESET_VALUE 0x00100000
	MICROCONTROLLER_DEBUG_MODEL BIT[23:20]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1

SCS_ID_AFR0 ADDRESS 0xED4C R
SCS_ID_AFR0 RESET_VALUE 0x00000000
	SCS_ID_AFR0 BIT[31:0]

SCS_ID_MMFR0 ADDRESS 0xED50 R
SCS_ID_MMFR0 RESET_VALUE 0x00100030
	AUXILIARY_REGISTER_SUPPORT BIT[23:20]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	OUTER_NON_SHARABLE_SUPPORT BIT[15:12]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	CACHE_COHERENCE_SUPPORT BIT[11:8]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
		ENUM_0B0011 VALUE 0x3
	PMSA_SUPPORT BIT[7:4]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
		ENUM_0B0011 VALUE 0x3

SCS_ID_MMFR1 ADDRESS 0xED54 R
SCS_ID_MMFR1 RESET_VALUE 0x00000000
	SCS_ID_MMFR1 BIT[31:0]

SCS_ID_MMFR2 ADDRESS 0xED58 R
SCS_ID_MMFR2 RESET_VALUE 0x01000000
	WAIT_FOR_INTERRUPT_STALLING BIT[27:24]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1

SCS_ID_MMFR3 ADDRESS 0xED5C R
SCS_ID_MMFR3 RESET_VALUE 0x00000000
	SCS_ID_MMFR3 BIT[31:0]

SCS_ID_ISAR0 ADDRESS 0xED60 R
SCS_ID_ISAR0 RESET_VALUE 0x01101110
	DIVIDE_INSTRS BIT[27:24]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	DEBUG_INSTRS BIT[23:20]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	COPROC_INSTRS BIT[19:16]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
		ENUM_0B0011 VALUE 0x3
		ENUM_0B0100 VALUE 0x4
	CMPBRANCH_INSTRS BIT[15:12]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	BITFIELD_INSTRS BIT[11:8]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	BITCOUNT_INSTRS BIT[7:4]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1

SCS_ID_ISAR1 ADDRESS 0xED64 R
SCS_ID_ISAR1 RESET_VALUE 0x02111000
	INTERWORK_INSTRS BIT[27:24]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
		ENUM_0B0011 VALUE 0x3
	IMMEDIATE_INSTRS BIT[23:20]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	IFTHEN_INSTRS BIT[19:16]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	EXTEND_INSRS BIT[15:12]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2

SCS_ID_ISAR2 ADDRESS 0xED68 R
SCS_ID_ISAR2 RESET_VALUE 0x20112231
	REVERSAL_INSTRS BIT[31:28]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
	MULTU_INSTRS BIT[23:20]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
	MULTS_INSTRS BIT[19:16]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
		ENUM_0B0011 VALUE 0x3
	MULT_INSTRS BIT[15:12]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
	MULTIACCESSINT_INSTRS BIT[11:8]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
	MEMHINT_INSTRS BIT[7:4]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
		ENUM_0B0011 VALUE 0x3
	LOADSTORE_INSTRS BIT[3:0]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1

SCS_ID_ISAR3 ADDRESS 0xED6C R
SCS_ID_ISAR3 RESET_VALUE 0x01111110
	TRUENOP_INSTRS BIT[27:24]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	THUMBCOPY_INSTRS BIT[23:20]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	TABBRANCH_INSTRS BIT[19:16]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	SYNCPRIM_INSTRS BIT[15:12]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2
	SVC_INSTRS BIT[11:8]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	SIMD_INSTRS BIT[7:4]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0011 VALUE 0x3
	SATRUATE_INSTRS BIT[3:0]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1

SCS_ID_ISAR4 ADDRESS 0xED70 R
SCS_ID_ISAR4 RESET_VALUE 0x01310132
	PSR_M_INSTRS BIT[27:24]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	SYNCPRIM_INSTRS_FRAC BIT[23:20]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0011 VALUE 0x3
	BARRIER_INSTRS BIT[19:16]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	WRITEBACK_INSTRS BIT[11:8]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
	WITHSHIFTS_INSTRS BIT[7:4]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x3
		ENUM_0B0100 VALUE 0x4
	UNPRIV_INSTRS BIT[3:0]
		ENUM_0B0000 VALUE 0x0
		ENUM_0B0001 VALUE 0x1
		ENUM_0B0010 VALUE 0x2

SCS_CPACR ADDRESS 0xED88 RW
SCS_CPACR RESET_VALUE 0x00X00000
	CP11 BIT[23:22]
	CP10 BIT[21:20]

SCS_MPU_TYPE ADDRESS 0xED90 R
SCS_MPU_TYPE RESET_VALUE 0x00000800
	IREGION BIT[23:16]
	DREGION BIT[15:8]
	SEPARATE BIT[0]

SCS_MPU_CTRL ADDRESS 0xED94 RW
SCS_MPU_CTRL RESET_VALUE 0x00000000
	PRIVDEFENA BIT[2]
	HFNMIENA BIT[1]
	ENABLE BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

SCS_MPU_RNR ADDRESS 0xED98 RW
SCS_MPU_RNR RESET_VALUE 0x000000XX
	REGION BIT[7:0]

SCS_MPU_RBAR ADDRESS 0xED9C RW
SCS_MPU_RBAR RESET_VALUE 0x00000000
	ADDR BIT[31:5]
	VALID BIT[4]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	REGION BIT[3:0]

SCS_MPU_RASR ADDRESS 0xEDA0 RW
SCS_MPU_RASR RESET_VALUE 0x00000000
	XN BIT[28]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	AP BIT[26:24]
		ENUM_0B000 VALUE 0x0
		ENUM_0B001 VALUE 0x1
		ENUM_0B010 VALUE 0x2
		ENUM_0B011 VALUE 0x3
		ENUM_0B101 VALUE 0x5
		ENUM_0B110 VALUE 0x6
		ENUM_0B111 VALUE 0x7
	TEX BIT[21:19]
	S BIT[18]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	C BIT[17]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	B BIT[16]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	SRD BIT[15:8]
	SIZE BIT[5:1]
		ENUM_0B00100 VALUE 0x04
		ENUM_0B00101 VALUE 0x05
		ENUM_0B00110 VALUE 0x06
		ENUM_0B00111 VALUE 0x07
		ENUM_0B01000 VALUE 0x08
		ENUM_0B01001 VALUE 0x09
		ENUM_0B01010 VALUE 0x0A
		ENUM_0B01011 VALUE 0x0B
		ENUM_0B01100 VALUE 0x0C
		ENUM_0B01101 VALUE 0x0D
		ENUM_0B01110 VALUE 0x0E
		ENUM_0B01111 VALUE 0x0F
		ENUM_0B10000 VALUE 0x10
		ENUM_0B10001 VALUE 0x11
		ENUM_0B10010 VALUE 0x12
		ENUM_0B10011 VALUE 0x13
		ENUM_0B10100 VALUE 0x14
		ENUM_0B10101 VALUE 0x15
		ENUM_0B10110 VALUE 0x16
		ENUM_0B10111 VALUE 0x17
		ENUM_0B11000 VALUE 0x18
		ENUM_0B11001 VALUE 0x19
		ENUM_0B11010 VALUE 0x1A
		ENUM_0B11011 VALUE 0x1B
		ENUM_0B11100 VALUE 0x1C
		ENUM_0B11101 VALUE 0x1D
		ENUM_0B11110 VALUE 0x1E
		ENUM_0B11111 VALUE 0x1F
	ENABLE BIT[0]

SCS_MPU_RBAR_A1 ADDRESS 0xEDA4 RW
SCS_MPU_RBAR_A1 RESET_VALUE 0x00000000
	SCS_MPU_RBAR_A1 BIT[31:0]

SCS_MPU_RASR_A1 ADDRESS 0xEDA8 RW
SCS_MPU_RASR_A1 RESET_VALUE 0x00000000
	SCS_MPU_RASR_A1 BIT[31:0]

SCS_MPU_RBAR_A2 ADDRESS 0xEDAC RW
SCS_MPU_RBAR_A2 RESET_VALUE 0x00000000
	SCS_MPU_RBAR_A2 BIT[31:0]

SCS_MPU_RASR_A2 ADDRESS 0xEDB0 RW
SCS_MPU_RASR_A2 RESET_VALUE 0x00000000
	SCS_MPU_RASR_A2 BIT[31:0]

SCS_MPU_RBAR_A3 ADDRESS 0xEDB4 RW
SCS_MPU_RBAR_A3 RESET_VALUE 0xXXXXXXXX
	SCS_MPU_RBAR_A3 BIT[31:0]

SCS_MPU_RASR_A3 ADDRESS 0xEDB8 RW
SCS_MPU_RASR_A3 RESET_VALUE 0x00000000
	SCS_MPU_RASR_A3 BIT[31:0]

SCS_DHCSR ADDRESS 0xEDF0 RW
SCS_DHCSR RESET_VALUE 0x000X0000
	S_RESET_ST BIT[25]
	S_RETIRE_ST BIT[24]
	S_LOCKUP BIT[19]
	S_SLEEP BIT[18]
	S_HALT BIT[17]
	S_REGRDY BIT[16]
	C_SNAPSTALL BIT[5]
	C_MASKINTS BIT[3]
	C_STEP BIT[2]
	C_HALT BIT[1]
	C_DEBUGEN BIT[0]

SCS_DCRSR ADDRESS 0xEDF4 W
SCS_DCRSR RESET_VALUE 0x000X00XX
	REGWNR BIT[16]
	REGSEL BIT[4:0]
		ENUM_0B00000 VALUE 0x00
		ENUM_0B00001 VALUE 0x01
		ENUM_0B00010 VALUE 0x02
		ENUM_0B00011 VALUE 0x03
		ENUM_0B00100 VALUE 0x04
		ENUM_0B00101 VALUE 0x05
		ENUM_0B00110 VALUE 0x06
		ENUM_0B00111 VALUE 0x07
		ENUM_0B01000 VALUE 0x08
		ENUM_0B01001 VALUE 0x09
		ENUM_0B01010 VALUE 0x0A
		ENUM_0B01011 VALUE 0x0B
		ENUM_0B01100 VALUE 0x0C
		ENUM_0B01101 VALUE 0x0D
		ENUM_0B01110 VALUE 0x0E
		ENUM_0B01111 VALUE 0x0F
		ENUM_0B10000 VALUE 0x10
		ENUM_0B10001 VALUE 0x11
		ENUM_0B10010 VALUE 0x12
		ENUM_0B10100 VALUE 0x14

SCS_DCRDR ADDRESS 0xEDF8 RW
SCS_DCRDR RESET_VALUE 0xXXXXXXXX
	SCS_DCRDR BIT[31:0]

SCS_DEMCR ADDRESS 0xEDFC RW
SCS_DEMCR RESET_VALUE 0x00000000
	TRCENA BIT[24]
	MON_REQ BIT[19]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	MON_STEP BIT[18]
	MON_PEND BIT[17]
	MON_EN BIT[16]
	VC_HARDERR BIT[10]
	VC_INTERR BIT[9]
	VC_BUSERR BIT[8]
	VC_STATERR BIT[7]
	VC_CHKERR BIT[6]
	VC_NOCPERR BIT[5]
	VC_MMERR BIT[4]
	VC_CORERESET BIT[0]

SCS_STIR ADDRESS 0xEF00 W
SCS_STIR RESET_VALUE 0x00000000
	INTID BIT[8:0]

SCS_PID4 ADDRESS 0xEFD0 R
SCS_PID4 RESET_VALUE 0x00000004
	SCS_PID4 BIT[31:0]

SCS_PID5 ADDRESS 0xEFD4 R
SCS_PID5 RESET_VALUE 0x00000000
	SCS_PID5 BIT[31:0]

SCS_PID6 ADDRESS 0xEFD8 R
SCS_PID6 RESET_VALUE 0x00000000
	SCS_PID6 BIT[31:0]

SCS_PID7 ADDRESS 0xEFDC R
SCS_PID7 RESET_VALUE 0x00000000
	SCS_PID7 BIT[31:0]

SCS_PID0 ADDRESS 0xEFE0 R
SCS_PID0 RESET_VALUE 0x00000000
	SCS_PID0 BIT[31:0]

SCS_PID1 ADDRESS 0xEFE4 R
SCS_PID1 RESET_VALUE 0x000000B0
	SCS_PID1 BIT[31:0]

SCS_PID2 ADDRESS 0xEFE8 R
SCS_PID2 RESET_VALUE 0x0000000B
	SCS_PID2 BIT[31:0]

SCS_PID3 ADDRESS 0xEFEC R
SCS_PID3 RESET_VALUE 0x00000000
	SCS_PID3 BIT[31:0]

SCS_CID0 ADDRESS 0xEFF0 R
SCS_CID0 RESET_VALUE 0x0000000D
	SCS_CID0 BIT[31:0]

SCS_CID1 ADDRESS 0xEFF4 R
SCS_CID1 RESET_VALUE 0x000000E0
	SCS_CID1 BIT[31:0]

SCS_CID2 ADDRESS 0xEFF8 R
SCS_CID2 RESET_VALUE 0x00000005
	SCS_CID2 BIT[31:0]

SCS_CID3 ADDRESS 0xEFFC R
SCS_CID3 RESET_VALUE 0x000000B1
	SCS_CID3 BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.RPM_M3_CORTEXM3_T.PPB_EXT (level 2)
----------------------------------------------------------------------------------------
ppb_ext MODULE OFFSET=RPM_M3_CORTEXM3_T+0x00040000 MAX=RPM_M3_CORTEXM3_T+0x000FFFFF APRE=RPM_M3_ SPRE=RPM_M3_ BPRE=RPM_M3_ ABPRE=RPM_M3_ FPRE=RPM_M3_

ETM_ETMCR ADDRESS 0x1000 RW
ETM_ETMCR RESET_VALUE 0x00000411
	PORT_SIZE_BIT_3 BIT[21]
	PORT_MODE_BITS_1_0 BIT[17:16]
	PORT_MODE_BIT_2 BIT[13]
	ETMEN BIT[11]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1
	ETM_PROGRAMMING BIT[10]
	DEBUG_REQUEST_CONTROL BIT[9]
	BRANCH_OUTPUT BIT[8]
	STALL_PROCESSOR BIT[7]
	PORT_SIZE_BITS_2_0 BIT[6:4]
	ETM_POWER_DOWN BIT[0]

ETM_ETMCCR ADDRESS 0x1004 R
ETM_ETMCCR RESET_VALUE 0x8C802000
	ETM_ETMCCR BIT[31:0]

ETM_ETMTRIGGER ADDRESS 0x1008 RW
ETM_ETMTRIGGER RESET_VALUE 0x000XXXXX
	BOOLEAN_FUNCTION BIT[16:14]
		ENUM_0B000 VALUE 0x0
		ENUM_0B001 VALUE 0x1
		ENUM_0B010 VALUE 0x2
		ENUM_0B011 VALUE 0x3
		ENUM_0B100 VALUE 0x4
		ENUM_0B101 VALUE 0x5
		ENUM_0B110 VALUE 0x6
		ENUM_0B111 VALUE 0x7
	RESOURCE_A BIT[13:7]
		ENUM_0B0100000 VALUE 0x20
		ENUM_0B0100001 VALUE 0x21
		ENUM_0B0100010 VALUE 0x22
		ENUM_0B0100011 VALUE 0x23
		ENUM_0B1011111 VALUE 0x5F
		ENUM_0B1100000 VALUE 0x60
		ENUM_0B1100001 VALUE 0x61
		ENUM_0B1101111 VALUE 0x6F
	RESOURCE_B BIT[6:0]
		ENUM_0B0100000 VALUE 0x20
		ENUM_0B0100001 VALUE 0x21
		ENUM_0B0100010 VALUE 0x22
		ENUM_0B0100011 VALUE 0x23
		ENUM_0B1011111 VALUE 0x5F
		ENUM_0B1100000 VALUE 0x60
		ENUM_0B1100001 VALUE 0x61
		ENUM_0B1101111 VALUE 0x6F

ETM_ETMSR ADDRESS 0x1010 RW
ETM_ETMSR RESET_VALUE 0x0000000X
	TRIGGER_FLAG BIT[3]
	TRACE_START_STOP_RESOURCE_STATUS BIT[2]
	ETM_PROGRAMMING_BIT_VALUE BIT[1]
	UNTRACED_OVERFLOW_FLAG BIT[0]

ETM_ETMSCR ADDRESS 0x1014 R
ETM_ETMSCR RESET_VALUE 0x00020D01
	NO_FETCH_COMPARISON BIT[17]
	PORT_MODE_SUPPORTED BIT[11]
	PORT_SIZE_SUPPORTED BIT[10]
	MAXIMUM_PORT_SIZE_BIT_3 BIT[9]
	FIFOFULL_SUPPORTED BIT[8]
	MAXIMUM_PORT_SIZE_BITS_2_0 BIT[2:0]

ETM_ETMTEEVR ADDRESS 0x1020 W
ETM_ETMTEEVR RESET_VALUE 0x000XXXXX
	BOOLEAN_FUNCTION BIT[16:14]
		ENUM_0B000 VALUE 0x0
		ENUM_0B001 VALUE 0x1
		ENUM_0B010 VALUE 0x2
		ENUM_0B011 VALUE 0x3
		ENUM_0B100 VALUE 0x4
		ENUM_0B101 VALUE 0x5
		ENUM_0B110 VALUE 0x6
		ENUM_0B111 VALUE 0x7
	RESOURCE_A BIT[13:7]
		ENUM_0B0100000 VALUE 0x20
		ENUM_0B0100001 VALUE 0x21
		ENUM_0B0100010 VALUE 0x22
		ENUM_0B0100011 VALUE 0x23
		ENUM_0B1011111 VALUE 0x5F
		ENUM_0B1100000 VALUE 0x60
		ENUM_0B1100001 VALUE 0x61
		ENUM_0B1101111 VALUE 0x6F
	RESOURCE_B BIT[6:0]
		ENUM_0B0100000 VALUE 0x20
		ENUM_0B0100001 VALUE 0x21
		ENUM_0B0100010 VALUE 0x22
		ENUM_0B0100011 VALUE 0x23
		ENUM_0B1011111 VALUE 0x5F
		ENUM_0B1100000 VALUE 0x60
		ENUM_0B1100001 VALUE 0x61
		ENUM_0B1101111 VALUE 0x6F

ETM_ETMTECR1 ADDRESS 0x1024 W
ETM_ETMTECR1 RESET_VALUE 0x0X000000
	TRACE_CONTROL_ENABLE BIT[25]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

ETM_ETMFFLR ADDRESS 0x1028 RW
ETM_ETMFFLR RESET_VALUE 0x000000XX
	FIFO_FULL_LEVEL BIT[7:0]

ETM_ETMCNTRLDVR1 ADDRESS 0x1140 RW
ETM_ETMCNTRLDVR1 RESET_VALUE 0x000000XX
	FIFO_FULL_LEVEL BIT[7:0]

ETM_ETMSYNCFR ADDRESS 0x11E0 R
ETM_ETMSYNCFR RESET_VALUE 0x00000400
	SYNCHRONIZATION_FREQUENCY BIT[11:0]

ETM_ETMIDR ADDRESS 0x11E4 R
ETM_ETMIDR RESET_VALUE 0x4114F253
	ETM_ETMIDR BIT[31:0]

ETM_ETMCCER ADDRESS 0x11E8 R
ETM_ETMCCER RESET_VALUE 0x18541800
	ETM_ETMCCER BIT[31:0]

ETM_ETMTESSEICR ADDRESS 0x11F0 RW
ETM_ETMTESSEICR RESET_VALUE 0x000X000X
	STOP_RESOURCE_SELECT BIT[19:16]
	START_RESOURCE_SELECT BIT[3:0]

ETM_ETMTSEVR ADDRESS 0x11F8 R
ETM_ETMTSEVR RESET_VALUE 0xXXXXXXXX
	ETM_ETMTSEVR BIT[31:0]

ETM_ETMTRACEIDR ADDRESS 0x1200 RW
ETM_ETMTRACEIDR RESET_VALUE 0x00000000
	SIGNALS_TO_TRACE_BUS_BITS BIT[6:0]

ETM_ETMIDR2 ADDRESS 0x1208 R
ETM_ETMIDR2 RESET_VALUE 0x00000000
	SWP_TRANSFER_ORDER BIT[1]
	RFE_TRANSFER_ORDER BIT[0]

ETM_ETMPDSR ADDRESS 0x1314 R
ETM_ETMPDSR RESET_VALUE 0x00000001
	ETM_POWERED_UP BIT[0]
		ENUM_0B0 VALUE 0x0
		ENUM_0B1 VALUE 0x1

ETM_ITMISCIN ADDRESS 0x1EE0 R
ETM_ITMISCIN RESET_VALUE 0xXXXXXXXX
	ETM_ITMISCIN BIT[31:0]

ETM_ITTRIGOUT ADDRESS 0x1EE8 W
ETM_ITTRIGOUT RESET_VALUE 0xXXXXXXXX
	ETM_ITTRIGOUT BIT[31:0]

ETM_ETM_ITATBCTR2 ADDRESS 0x1EF0 R
ETM_ETM_ITATBCTR2 RESET_VALUE 0xXXXXXXXX
	ETM_ETM_ITATBCTR2 BIT[31:0]

ETM_ETM_ITATBCTR0 ADDRESS 0x1EF8 W
ETM_ETM_ITATBCTR0 RESET_VALUE 0xXXXXXXXX
	ETM_ETM_ITATBCTR0 BIT[31:0]

ETM_ETMITCTRL ADDRESS 0x1F00 RW
ETM_ETMITCTRL RESET_VALUE 0x00000000
	ENABLE_INTEGRATION_MODE BIT[0]

ETM_ETMCLAIMSET ADDRESS 0x1FA0 RW
ETM_ETMCLAIMSET RESET_VALUE 0x0000000X
	CLAIM_TAG BIT[3:0]

ETM_ETMCLAIMCLR ADDRESS 0x1FA4 RW
ETM_ETMCLAIMCLR RESET_VALUE 0x0000000X
	CLAIM_TAG BIT[3:0]

ETM_ETMLAR ADDRESS 0x1FB0 W
ETM_ETMLAR RESET_VALUE 0xXXXXXXXX
	ETM_ETMLAR BIT[31:0]

ETM_ETMLSR ADDRESS 0x1FB4 R
ETM_ETMLSR RESET_VALUE 0xXXXXXXXX
	ETM_ETMLSR BIT[31:0]

ETM_ETMAUTHSTATUS ADDRESS 0x1FB8 R
ETM_ETMAUTHSTATUS RESET_VALUE 0x000000XX
	SECURE_NON_INVASIVE_DEBUG BIT[7:6]
		ENUM_0B10 VALUE 0x2
		ENUM_0B11 VALUE 0x3
	SECURE_INVASIVE_DEBUG BIT[5:4]
	NONSECURE_NON_INVASIVE_DEBUG BIT[1:0]

ETM_ETMDEVTYPE ADDRESS 0x1FCC R
ETM_ETMDEVTYPE RESET_VALUE 0x00000013
	SUB_TYPE BIT[7:4]
		ENUM_0B0001 VALUE 0x1
	MAIN_TYPE BIT[3:0]
		ENUM_0B0011 VALUE 0x3

ETM_ETMPID4 ADDRESS 0x1FD0 R
ETM_ETMPID4 RESET_VALUE 0x00000004
	ETM_ETMPID4 BIT[31:0]

ETM_ETMPID5 ADDRESS 0x1FD4 R
ETM_ETMPID5 RESET_VALUE 0x00000000
	ETM_ETMPID5 BIT[31:0]

ETM_ETMPID6 ADDRESS 0x1FD8 R
ETM_ETMPID6 RESET_VALUE 0x00000000
	ETM_ETMPID6 BIT[31:0]

ETM_ETMPID7 ADDRESS 0x1FDC R
ETM_ETMPID7 RESET_VALUE 0x00000000
	ETM_ETMPID7 BIT[31:0]

ETM_ETMPID0 ADDRESS 0x1FE0 R
ETM_ETMPID0 RESET_VALUE 0x00000024
	ETM_ETMPID0 BIT[31:0]

ETM_ETMPID1 ADDRESS 0x1FE4 R
ETM_ETMPID1 RESET_VALUE 0x000000B9
	ETM_ETMPID1 BIT[31:0]

ETM_ETMPID2 ADDRESS 0x1FE8 R
ETM_ETMPID2 RESET_VALUE 0x0000002B
	ETM_ETMPID2 BIT[31:0]

ETM_ETMPID3 ADDRESS 0x1FEC R
ETM_ETMPID3 RESET_VALUE 0x00000000
	ETM_ETMPID3 BIT[31:0]

ETM_ETMCID0 ADDRESS 0x1FF0 R
ETM_ETMCID0 RESET_VALUE 0x0000000D
	ETM_ETMCID0 BIT[31:0]

ETM_ETMCID1 ADDRESS 0x1FF4 R
ETM_ETMCID1 RESET_VALUE 0x00000090
	ETM_ETMCID1 BIT[31:0]

ETM_ETMCID2 ADDRESS 0x1FF8 R
ETM_ETMCID2 RESET_VALUE 0x00000005
	ETM_ETMCID2 BIT[31:0]

ETM_ETMCID3 ADDRESS 0x1FFC R
ETM_ETMCID3 RESET_VALUE 0x000000B1
	ETM_ETMCID3 BIT[31:0]

ROM_TABLE_SCS ADDRESS 0xBF000 R
ROM_TABLE_SCS RESET_VALUE 0xFFF0F003
	ROM_TABLE_SCS BIT[31:0]

ROM_TABLE_DWT ADDRESS 0xBF004 R
ROM_TABLE_DWT RESET_VALUE 0xFFF02003
	ROM_TABLE_DWT BIT[31:0]

ROM_TABLE_FPB ADDRESS 0xBF008 R
ROM_TABLE_FPB RESET_VALUE 0xFFF03003
	ROM_TABLE_FPB BIT[31:0]

ROM_TABLE_ITM ADDRESS 0xBF00C R
ROM_TABLE_ITM RESET_VALUE 0xFFF01003
	ROM_TABLE_ITM BIT[31:0]

ROM_TABLE_TPIU ADDRESS 0xBF010 R
ROM_TABLE_TPIU RESET_VALUE 0xFFF41003
	ROM_TABLE_TPIU BIT[31:0]

ROM_TABLE_ETM ADDRESS 0xBF014 R
ROM_TABLE_ETM RESET_VALUE 0xFFF42002
	ROM_TABLE_ETM BIT[31:0]

ROM_TABLE_END ADDRESS 0xBF018 R
ROM_TABLE_END RESET_VALUE 0x00000000
	ROM_TABLE_END BIT[31:0]

ROM_TABLE_SYSTEM_ACCESS ADDRESS 0xBFFCC R
ROM_TABLE_SYSTEM_ACCESS RESET_VALUE 0x00000001
	ROM_TABLE_SYSTEM_ACCESS BIT[31:0]

ROM_TABLE_PID4 ADDRESS 0xBFFD0 R
ROM_TABLE_PID4 RESET_VALUE 0x00000004
	ROM_TABLE_PID4 BIT[31:0]

ROM_TABLE_PID5 ADDRESS 0xBFFD4 R
ROM_TABLE_PID5 RESET_VALUE 0x00000000
	ROM_TABLE_PID5 BIT[31:0]

ROM_TABLE_PID6 ADDRESS 0xBFFD8 R
ROM_TABLE_PID6 RESET_VALUE 0x00000000
	ROM_TABLE_PID6 BIT[31:0]

ROM_TABLE_PID7 ADDRESS 0xBFFDC R
ROM_TABLE_PID7 RESET_VALUE 0x00000000
	ROM_TABLE_PID7 BIT[31:0]

ROM_TABLE_PID0 ADDRESS 0xBFFE0 R
ROM_TABLE_PID0 RESET_VALUE 0x000000C3
	ROM_TABLE_PID0 BIT[31:0]

ROM_TABLE_PID1 ADDRESS 0xBFFE4 R
ROM_TABLE_PID1 RESET_VALUE 0x000000B4
	ROM_TABLE_PID1 BIT[31:0]

ROM_TABLE_PID2 ADDRESS 0xBFFE8 R
ROM_TABLE_PID2 RESET_VALUE 0x0000000B
	ROM_TABLE_PID2 BIT[31:0]

ROM_TABLE_PID3 ADDRESS 0xBFFEC R
ROM_TABLE_PID3 RESET_VALUE 0x00000000
	ROM_TABLE_PID3 BIT[31:0]

ROM_TABLE_CID0 ADDRESS 0xBFFF0 R
ROM_TABLE_CID0 RESET_VALUE 0x0000000D
	ROM_TABLE_CID0 BIT[31:0]

ROM_TABLE_CID1 ADDRESS 0xBFFF4 R
ROM_TABLE_CID1 RESET_VALUE 0x00000010
	ROM_TABLE_CID1 BIT[31:0]

ROM_TABLE_CID2 ADDRESS 0xBFFF8 R
ROM_TABLE_CID2 RESET_VALUE 0x00000005
	ROM_TABLE_CID2 BIT[31:0]

ROM_TABLE_CID3 ADDRESS 0xBFFFC R
ROM_TABLE_CID3 RESET_VALUE 0x000000B1
	ROM_TABLE_CID3 BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.SECURITY_CONTROL (level 1)
----------------------------------------------------------------------------------------
SECURITY_CONTROL BASE 0x60058000 SIZE=0x00008000 security_controladdr 14:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SECURITY_CONTROL.SECURITY_CONTROL_CORE (level 2)
----------------------------------------------------------------------------------------
security_control_core MODULE OFFSET=SECURITY_CONTROL+0x00000000 MAX=SECURITY_CONTROL+0x00006FFF APRE= SPRE= BPRE= ABPRE= FPRE=

QFPROM_RAW_JTAG_ID ADDRESS 0x0000 RW
QFPROM_RAW_JTAG_ID RESET_VALUE 0xXXXXXXXX
	IDDQ_CX_ON BIT[31:30]
	IDDQ_RC BIT[29]
	MACCHIATO_EN BIT[28]
	FEATURE_ID BIT[27:20]
	JTAG_ID BIT[19:0]

QFPROM_RAW_PTE1 ADDRESS 0x0004 RW
QFPROM_RAW_PTE1 RESET_VALUE 0xXXXXXXXX
	IDDQ_BIN BIT[31:29]
	IDDQ_MULTIPLIER BIT[28:26]
	PROCESS_NODE_ID BIT[25]
		TN1 VALUE 0x0
		TN3 VALUE 0x1
	IDDQ_MX_OFF BIT[24:19]
	IDDQ_CX_OFF BIT[18:12]
	IDDQ_MX_ON BIT[11:5]
	IDDQ_CX_ON BIT[4:0]

QFPROM_RAW_SERIAL_NUM ADDRESS 0x0008 RW
QFPROM_RAW_SERIAL_NUM RESET_VALUE 0xXXXXXXXX
	SERIAL_NUM BIT[31:0]

QFPROM_RAW_PTE2 ADDRESS 0x000C RW
QFPROM_RAW_PTE2 RESET_VALUE 0xXXXXXXXX
	PTE_IDDQ_SPARE BIT[31:26]
	IDDQ_MSS_OFF BIT[25:19]
	IDDQ_MSS_ON BIT[18:11]
	FOUNDRY_ID BIT[10:8]
		TSMC VALUE 0x0
		GLOBAL_FOUNDRY VALUE 0x1
		SAMSUNG VALUE 0x2
		IBM VALUE 0x3
		UMC VALUE 0x4
	LOGIC_RETENTION BIT[7:5]
	SPEED_BIN BIT[4:2]
	MX_RET_BIN BIT[1:0]

QFPROM_RAW_RD_WR_PERM_LSB ADDRESS 0x0010 RW
QFPROM_RAW_RD_WR_PERM_LSB RESET_VALUE 0xXXXXXXXX
	SPARE BIT[31:22]
	SPARE21 BIT[21]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SPARE20 BIT[20]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SPARE19 BIT[19]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SPARE18 BIT[18]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SPARE17 BIT[17]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SPARE16 BIT[16]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	FEC_EN BIT[15]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	BOOT_ROM_PATCH BIT[14]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	MEM_CONFIG BIT[13]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	CALIB BIT[12]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	PK_HASH BIT[11]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	QC_SEC_BOOT BIT[10]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_SEC_BOOT BIT[9]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SEC_KEY_DERIVATION_KEY BIT[8]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	PRI_KEY_DERIVATION_KEY BIT[7]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	FEAT_CONFIG BIT[6]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_CONFIG BIT[5]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_3 BIT[4]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_2 BIT[3]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_1 BIT[2]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	RD_WR_PERM BIT[1]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	PTE BIT[0]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1

QFPROM_RAW_RD_WR_PERM_MSB ADDRESS 0x0014 RW
QFPROM_RAW_RD_WR_PERM_MSB RESET_VALUE 0xXXXXXXXX
	SPARE BIT[31:22]
	SPARE21 BIT[21]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SPARE20 BIT[20]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SPARE19 BIT[19]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SPARE18 BIT[18]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SPARE17 BIT[17]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SPARE16 BIT[16]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	FEC_EN BIT[15]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	BOOT_ROM_PATCH BIT[14]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	MEM_CONFIG BIT[13]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	CALIB BIT[12]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	PK_HASH BIT[11]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	QC_SEC_BOOT BIT[10]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_SEC_BOOT BIT[9]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SEC_KEY_DERIVATION_KEY BIT[8]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	PRI_KEY_DERIVATION_KEY BIT[7]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	FEAT_CONFIG BIT[6]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_CONFIG BIT[5]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_3 BIT[4]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_2 BIT[3]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_1 BIT[2]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	RD_WR_PERM BIT[1]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	PTE BIT[0]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1

QFPROM_RAW_ANTI_ROLLBACK_1_LSB ADDRESS 0x0018 RW
QFPROM_RAW_ANTI_ROLLBACK_1_LSB RESET_VALUE 0xXXXXXXXX
	PIL_SUBSYSTEM0 BIT[31:26]
	TZ BIT[25:12]
	SBL1 BIT[11:1]
	RPMB_KEY_PROVISIONED BIT[0]
		RPMB_KEY_NOT_PROVISIONED VALUE 0x0
		RPMB_KEY_PROVISIONED VALUE 0x1

QFPROM_RAW_ANTI_ROLLBACK_1_MSB ADDRESS 0x001C RW
QFPROM_RAW_ANTI_ROLLBACK_1_MSB RESET_VALUE 0xXXXXXXXX
	APPSBL0 BIT[31:18]
	PIL_SUBSYSTEM1 BIT[17:0]

QFPROM_RAW_ANTI_ROLLBACK_2_LSB ADDRESS 0x0020 RW
QFPROM_RAW_ANTI_ROLLBACK_2_LSB RESET_VALUE 0xXXXXXXXX
	APPSBL1 BIT[31:0]

QFPROM_RAW_ANTI_ROLLBACK_2_MSB ADDRESS 0x0024 RW
QFPROM_RAW_ANTI_ROLLBACK_2_MSB RESET_VALUE 0xXXXXXXXX
	ROOT_CERT_PK_HASH_INDEX BIT[31:24]
		PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED VALUE 0x00
		DEVICE_FIXED_TO_CERTIFICATE_15 VALUE 0x0F
		DEVICE_FIXED_TO_CERTIFICATE_14 VALUE 0x1E
		DEVICE_FIXED_TO_CERTIFICATE_13 VALUE 0x2D
		DEVICE_FIXED_TO_CERTIFICATE_12 VALUE 0x3C
		DEVICE_FIXED_TO_CERTIFICATE_11 VALUE 0x4B
		DEVICE_FIXED_TO_CERTIFICATE_10 VALUE 0x5A
		DEVICE_FIXED_TO_CERTIFICATE_9 VALUE 0x69
		DEVICE_FIXED_TO_CERTIFICATE_8 VALUE 0x78
		DEVICE_FIXED_TO_CERTIFICATE_7 VALUE 0x87
		DEVICE_FIXED_TO_CERTIFICATE_6 VALUE 0x96
		DEVICE_FIXED_TO_CERTIFICATE_5 VALUE 0xA5
		DEVICE_FIXED_TO_CERTIFICATE_4 VALUE 0xB4
		DEVICE_FIXED_TO_CERTIFICATE_3 VALUE 0xC3
		DEVICE_FIXED_TO_CERTIFICATE_2 VALUE 0xD2
		DEVICE_FIXED_TO_CERTIFICATE_1 VALUE 0xE1
		PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0 VALUE 0xF0
	HYPERVISOR BIT[23:12]
	RPM BIT[11:4]
	APPSBL2 BIT[3:0]

QFPROM_RAW_ANTI_ROLLBACK_3_LSB ADDRESS 0x0028 RW
QFPROM_RAW_ANTI_ROLLBACK_3_LSB RESET_VALUE 0xXXXXXXXX
	MSS BIT[31:16]
	MBA BIT[15:0]

QFPROM_RAW_ANTI_ROLLBACK_3_MSB ADDRESS 0x002C RW
QFPROM_RAW_ANTI_ROLLBACK_3_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:8]
	MODEM_ROOT_CERT_PK_HASH_INDEX BIT[7:0]
		PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED VALUE 0x00
		DEVICE_FIXED_TO_CERTIFICATE_15 VALUE 0x0F
		DEVICE_FIXED_TO_CERTIFICATE_14 VALUE 0x1E
		DEVICE_FIXED_TO_CERTIFICATE_13 VALUE 0x2D
		DEVICE_FIXED_TO_CERTIFICATE_12 VALUE 0x3C
		DEVICE_FIXED_TO_CERTIFICATE_11 VALUE 0x4B
		DEVICE_FIXED_TO_CERTIFICATE_10 VALUE 0x5A
		DEVICE_FIXED_TO_CERTIFICATE_9 VALUE 0x69
		DEVICE_FIXED_TO_CERTIFICATE_8 VALUE 0x78
		DEVICE_FIXED_TO_CERTIFICATE_7 VALUE 0x87
		DEVICE_FIXED_TO_CERTIFICATE_6 VALUE 0x96
		DEVICE_FIXED_TO_CERTIFICATE_5 VALUE 0xA5
		DEVICE_FIXED_TO_CERTIFICATE_4 VALUE 0xB4
		DEVICE_FIXED_TO_CERTIFICATE_3 VALUE 0xC3
		DEVICE_FIXED_TO_CERTIFICATE_2 VALUE 0xD2
		DEVICE_FIXED_TO_CERTIFICATE_1 VALUE 0xE1
		PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0 VALUE 0xF0

QFPROM_RAW_OEM_CONFIG_ROW0_LSB ADDRESS 0x0030 RW
QFPROM_RAW_OEM_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:24]
	SPARE_REG21_SECURE BIT[23]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	PBL_LOG_DISABLE BIT[22]
	ROOT_CERT_TOTAL_NUM BIT[21:18]
	SPARE_REG20_SECURE BIT[17]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	SPARE_REG19_SECURE BIT[16]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	SPARE_REG18_SECURE BIT[15]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	SPARE_REG17_SECURE BIT[14]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	SPARE_REG16_SECURE BIT[13]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	WDOG_EN BIT[12]
		USE_GPIO VALUE 0x0
		IGNORE_GPIO_ENABLE_WDOG VALUE 0x1
	SPDM_SECURE_MODE BIT[11]
		NORMAL_MODE VALUE 0x0
		SECURE_MODE VALUE 0x1
	ALT_SD_PORT_FOR_BOOT BIT[10]
		BOOT_FROM_SD_CARD_CONNECTED_ON_SDC2_PORT VALUE 0x0
		BOOT_FROM_SD_CARD_CONNECTED_ON_SDC3_PORT VALUE 0x1
	SDC_EMMC_MODE1P2_GPIO_DISABLE BIT[9]
	SDC_EMMC_MODE1P2_EN BIT[8]
	FAST_BOOT BIT[7:5]
		DEFAULT VALUE 0x0
		PCIE VALUE 0x1
		USB VALUE 0x2
		EMMC_USB VALUE 0x3
	SDCC_MCLK_BOOT_FREQ BIT[4]
		ENUM_19_2_MHZ VALUE 0x0
		ENUM_25_MHZ VALUE 0x1
	FORCE_DLOAD_DISABLE BIT[3]
		USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB VALUE 0x0
		NOT_USE_FORCE_USB_BOOT_PIN VALUE 0x1
	SPARE BIT[2]
	ENUM_TIMEOUT BIT[1]
		TIMEOUT_DISABLED VALUE 0x0
		TIMEOUT_ENABLED_90S VALUE 0x1
	E_DLOAD_DISABLE BIT[0]
		DOWNLOADER_ENABLED VALUE 0x0
		DOWNLOADER_DISABLED VALUE 0x1

QFPROM_RAW_OEM_CONFIG_ROW0_MSB ADDRESS 0x0034 RW
QFPROM_RAW_OEM_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE1 BIT[31:23]
	ANTI_ROLLBACK_FEATURE_EN BIT[22:19]
	DAP_DEVICEEN_DISABLE BIT[18]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DAP_SPNIDEN_DISABLE BIT[17]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DAP_SPIDEN_DISABLE BIT[16]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DAP_NIDEN_DISABLE BIT[15]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DAP_DBGEN_DISABLE BIT[14]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_SPNIDEN_DISABLE BIT[13]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_SPIDEN_DISABLE BIT[12]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_NIDEN_DISABLE BIT[11]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_DBGEN_DISABLE BIT[10]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE1_DISABLE BIT[9]
	SPARE0_DISABLE BIT[8]
	VENUS_0_DBGEN_DISABLE BIT[7]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	RPM_DAPEN_DISABLE BIT[6]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	RPM_WCSS_NIDEN_DISABLE BIT[5]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	RPM_DBGEN_DISABLE BIT[4]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	WCSS_DBGEN_DISABLE BIT[3]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MSS_NIDEN_DISABLE BIT[2]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MSS_DBGEN_DISABLE BIT[1]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	ALL_DEBUG_DISABLE BIT[0]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_RAW_OEM_CONFIG_ROW1_LSB ADDRESS 0x0038 RW
QFPROM_RAW_OEM_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	OEM_PRODUCT_ID BIT[31:16]
	OEM_HW_ID BIT[15:0]

QFPROM_RAW_OEM_CONFIG_ROW1_MSB ADDRESS 0x003C RW
QFPROM_RAW_OEM_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	PERIPH_VID BIT[31:16]
	PERIPH_PID BIT[15:0]

QFPROM_RAW_FEAT_CONFIG_ROW0_LSB ADDRESS 0x0040 RW
QFPROM_RAW_FEAT_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	MSMC_MODEM_VU_EN BIT[31:26]
	MSMC_NAV_EN BIT[25]
	MSMC_LDO_EN BIT[24]
	MSMC_ECS_EN BIT[23]
	MSMC_MODEM_WCDMA_EN BIT[22:21]
	MSMC_MODEM_TDSCDMA_EN BIT[20:19]
	MSMC_MODEM_LTE_EN BIT[18:17]
	MSMC_MODEM_LTE_ABOVE_CAT2_EN BIT[16:15]
	MSMC_MODEM_LTE_ABOVE_CAT1_EN BIT[14:13]
	MSMC_MODEM_HSPA_MIMO_EN BIT[12:11]
	MSMC_MODEM_HSPA_EN BIT[10:9]
	MSMC_MODEM_HSPA_DC_EN BIT[8:7]
	MSMC_MODEM_GENRAN_EN BIT[6:5]
	MSMC_MODEM_EN BIT[4]
	MSMC_MODEM_DO_EN BIT[3:2]
	MSMC_MODEM_1X_EN BIT[1:0]

QFPROM_RAW_FEAT_CONFIG_ROW0_MSB ADDRESS 0x0044 RW
QFPROM_RAW_FEAT_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SDC_EMMC_MODE1P2_FORCE_GPIO BIT[31]
	SPARE BIT[30:20]
	MSMC_MDSP_FW_EN BIT[19:8]
	MSMC_SPARE BIT[7:6]
	MSMC_MODEM_VU_EN BIT[5:0]

QFPROM_RAW_FEAT_CONFIG_ROW1_LSB ADDRESS 0x0048 RW
QFPROM_RAW_FEAT_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	ACC_DISABLE BIT[31]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHADOW_READ_DISABLE BIT[30]
	SPARE1 BIT[29:28]
	FUSE_SMT_PERM_ENABLE BIT[27]
	FUSE_RCP_BYPASS_ENABLE BIT[26]
	MSMC_SMMU_BYPASS_DISABLE BIT[25]
	MSMC_GPIO_SLIMBUS_PD_DISABLE BIT[24]
	FUSE_PCIE20_RC_DISABLE BIT[23]
	MSMC_PCIE_DISABLE BIT[22]
	NDINT_DISABLE BIT[21]
	QC_DAP_DEVICEEN_DISABLE BIT[20]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_DAP_SPNIDEN_DISABLE BIT[19]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_DAP_SPIDEN_DISABLE BIT[18]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_DAP_NIDEN_DISABLE BIT[17]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_DAP_DBGEN_DISABLE BIT[16]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_SPNIDEN_DISABLE BIT[15]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_SPIDEN_DISABLE BIT[14]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_NIDEN_DISABLE BIT[13]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_DBGEN_DISABLE BIT[12]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SPARE1_DISABLE BIT[11]
	QC_SPARE0_DISABLE BIT[10]
	QC_VENUS_0_DBGEN_DISABLE BIT[9]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_RPM_DAPEN_DISABLE BIT[8]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_RPM_WCSS_NIDEN_DISABLE BIT[7]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_RPM_DBGEN_DISABLE BIT[6]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_WCSS_DBGEN_DISABLE BIT[5]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_MSS_NIDEN_DISABLE BIT[4]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_MSS_DBGEN_DISABLE BIT[3]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QDI_SPMI_DISABLE BIT[2]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SM_BIST_DISABLE BIT[1]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	TIC_DISABLE BIT[0]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_RAW_FEAT_CONFIG_ROW1_MSB ADDRESS 0x004C RW
QFPROM_RAW_FEAT_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	SEC_TAP_ACCESS_DISABLE BIT[31:27]
	TAP_CJI_CORE_SEL_DISABLE BIT[26]
	TAP_INSTR_DISABLE BIT[25:14]
	SPARE1 BIT[13:10]
	MODEM_PBL_PATCH_VERSION BIT[9:5]
	APPS_PBL_PATCH_VERSION BIT[4:0]

QFPROM_RAW_FEAT_CONFIG_ROW2_LSB ADDRESS 0x0050 RW
QFPROM_RAW_FEAT_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	TAP_GEN_SPARE_INSTR_DISABLE_31_0 BIT[31:0]

QFPROM_RAW_FEAT_CONFIG_ROW2_MSB ADDRESS 0x0054 RW
QFPROM_RAW_FEAT_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	STACKED_MEMORY_ID BIT[31:28]
	APSS_BOOT_TRIGGER_DISABLE BIT[27]
	MODEM_PBL_PLL_CTRL BIT[26:23]
	APPS_PBL_PLL_CTRL BIT[22:19]
	APPS_BOOT_FSM_CFG BIT[18]
	APPS_BOOT_FSM_DELAY BIT[17:16]
	BOOT_ROM_PATCH_SEL_EN_USB_PHY_TUNE BIT[15]
	USB_SS_ENABLE BIT[14]
	APPS_PBL_BOOT_SPEED BIT[13:12]
		XO VALUE 0x0
		ENUM_384_MHZ VALUE 0x1
		ENUM_614_4_MHZ VALUE 0x2
		ENUM_998_4_MHZ VALUE 0x3
	APPS_BOOT_FROM_ROM BIT[11]
	MSA_ENA BIT[10]
	FORCE_MSA_AUTH_EN BIT[9]
		MODEM_IMAGE_NOT_AUTHENTICATED VALUE 0x0
		FORCE_MODEM_IMAGE_AUTHENTICATION VALUE 0x1
	SPARE_8_7 BIT[8:7]
	MODEM_BOOT_FROM_ROM BIT[6]
	BOOT_ROM_PATCH_DISABLE BIT[5]
		ENABLE_PATCHING VALUE 0x0
		DISABLE_PATCHING VALUE 0x1
	TAP_GEN_SPARE_INSTR_DISABLE_36_32 BIT[4:0]

QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB(n):(0)-(3) ARRAY 0x00000058+0x8*n
QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW0_LSB ADDRESS 0x0058 RW
QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0]

QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB(n):(0)-(3) ARRAY 0x0000005C+0x8*n
QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW0_MSB ADDRESS 0x005C RW
QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA1 BIT[31:0]

QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB(n):(0)-(3) ARRAY 0x00000078+0x8*n
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW0_LSB ADDRESS 0x0078 RW
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0]

QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB(n):(0)-(3) ARRAY 0x0000007C+0x8*n
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW0_MSB ADDRESS 0x007C RW
QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA1 BIT[31:0]

QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB ADDRESS 0x0098 RW
QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	SEC_BOOT4 BIT[31:24]
	SEC_BOOT3 BIT[23:16]
	SEC_BOOT2 BIT[15:8]
	SEC_BOOT1 BIT[7:0]

QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB ADDRESS 0x009C RW
QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]
	SEC_BOOT7 BIT[23:16]
	SEC_BOOT6 BIT[15:8]
	SEC_BOOT5 BIT[7:0]

QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB ADDRESS 0x00A0 RW
QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	SEC_BOOT4 BIT[31:24]
	SEC_BOOT3 BIT[23:16]
	SEC_BOOT2 BIT[15:8]
	SEC_BOOT1 BIT[7:0]

QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB ADDRESS 0x00A4 RW
QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]
	SEC_BOOT7 BIT[23:16]
	SEC_BOOT6 BIT[15:8]
	SEC_BOOT5 BIT[7:0]

QFPROM_RAW_PK_HASH_ROWn_LSB(n):(0)-(3) ARRAY 0x000000A8+0x8*n
QFPROM_RAW_PK_HASH_ROW0_LSB ADDRESS 0x00A8 RW
QFPROM_RAW_PK_HASH_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0]

QFPROM_RAW_PK_HASH_ROWn_MSB(n):(0)-(3) ARRAY 0x000000AC+0x8*n
QFPROM_RAW_PK_HASH_ROW0_MSB ADDRESS 0x00AC RW
QFPROM_RAW_PK_HASH_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]
	HASH_DATA1 BIT[23:0]

QFPROM_RAW_PK_HASH_ROW4_LSB ADDRESS 0x00C8 RW
QFPROM_RAW_PK_HASH_ROW4_LSB RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0]

QFPROM_RAW_PK_HASH_ROW4_MSB ADDRESS 0x00CC RW
QFPROM_RAW_PK_HASH_ROW4_MSB RESET_VALUE 0xXX000000
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]

QFPROM_RAW_CALIB_ROW0_LSB ADDRESS 0x00D0 RW
QFPROM_RAW_CALIB_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	TSENS2_POINT1 BIT[31:28]
	TSENS1_POINT1 BIT[27:24]
	TSENS0_POINT1 BIT[23:20]
	TSENS_BASE1 BIT[19:10]
	TSENS_BASE0 BIT[9:0]

QFPROM_RAW_CALIB_ROW0_MSB ADDRESS 0x00D4 RW
QFPROM_RAW_CALIB_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	USB_PHY_TUNING BIT[23:20]
	SPARE BIT[19:11]
	TSENS_CAL_SEL BIT[10:8]
	TSENS4_POINT1 BIT[7:4]
	TSENS3_POINT1 BIT[3:0]

QFPROM_RAW_CALIB_ROW1_LSB ADDRESS 0x00D8 RW
QFPROM_RAW_CALIB_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	CPR0_TARG_VOLT_OFFSET_TUR_BIT_0 BIT[31]
	CPR0_TARG_VOLT_SVS2 BIT[30:26]
	CPR0_TARG_VOLT_OFFSET_TUR_BIT_1 BIT[25]
	CPR0_TARG_VOLT_SVS BIT[24:20]
	CPR0_TARG_VOLT_OFFSET_TUR_BIT_2 BIT[19]
	CPR0_TARG_VOLT_NOM BIT[18:14]
	CPR0_TARG_VOLT_OFFSET_TUR_BIT_3 BIT[13]
	CPR0_TARG_VOLT_TUR BIT[12:8]
	CPR1_TARG_VOLT_OFFSET_SVS2 BIT[7]
	CPR2_TARG_VOLT_OFFSET_NOM BIT[6:3]
	CPR2_TARG_VOLT_OFFSET_TUR BIT[2:0]

QFPROM_RAW_CALIB_ROW1_MSB ADDRESS 0x00DC RW
QFPROM_RAW_CALIB_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	CPR0_TARG_VOLT_OFFSET_NOM_BIT_0 BIT[23]
	CPR1_TARG_VOLT_SVS2 BIT[22:18]
	CPR0_TARG_VOLT_OFFSET_NOM_BIT_1 BIT[17]
	CPR1_TARG_VOLT_SVS BIT[16:12]
	CPR0_TARG_VOLT_OFFSET_NOM_BIT_2 BIT[11]
	CPR1_TARG_VOLT_NOM BIT[10:6]
	CPR0_TARG_VOLT_OFFSET_NOM_BIT_3 BIT[5]
	CPR1_TARG_VOLT_TUR BIT[4:0]

QFPROM_RAW_CALIB_ROW2_LSB ADDRESS 0x00E0 RW
QFPROM_RAW_CALIB_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	LDO_TARGET1 BIT[31:28]
	LDO_TARGET0 BIT[27:22]
	LDO_ENABLE BIT[21]
	CPR0_TARG_VOLT_OFFSET_SVS2 BIT[20:17]
	CPR0_TARG_VOLT_OFFSET_SVS BIT[16:14]
	CPR2_TARG_VOLT_NOM BIT[13:9]
	CPR0_TARG_VOLT_OFFSET_SVS_BIT_0 BIT[8]
	CPR2_TARG_VOLT_TUR BIT[7:3]
	CPR_REV BIT[2:0]

QFPROM_RAW_CALIB_ROW2_MSB ADDRESS 0x00E4 RW
QFPROM_RAW_CALIB_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	CPR1_TARG_VOLT_OFFSET_SVS2 BIT[23:22]
	CPR1_TARG_VOLT_OFFSET_SVS BIT[21:18]
	CPR1_TARG_VOLT_OFFSET_NOM BIT[17:14]
	CPR1_TARG_VOLT_OFFSET_TUR BIT[13:10]
	SPARE BIT[9:8]
	GNSS_ADC_CH0_VCM BIT[7:6]
	GNSS_ADC_CH0_LDO BIT[5:4]
	GNSS_ADC_CH0_VREF BIT[3:2]
	LDO_TARGET1 BIT[1:0]

QFPROM_RAW_CALIB_ROW3_LSB ADDRESS 0x00E8 RW
QFPROM_RAW_CALIB_ROW3_LSB RESET_VALUE 0xXXXXXXXX
	ECS_BHS_SLOPE BIT[31]
	ECS_BHS_INTERCEPT BIT[30:21]
	ECS_LDO_SLOPE BIT[20:11]
	ECS_LDO_INTERCEPT BIT[10:1]
	ECS_ENABLE BIT[0]

QFPROM_RAW_CALIB_ROW3_MSB ADDRESS 0x00EC RW
QFPROM_RAW_CALIB_ROW3_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	G_B1 BIT[23:21]
	SAR_LDO_ERR0 BIT[20:19]
	CPR2_TARG_VOLT_OFFSET_TUR_BIT_3 BIT[18]
	CPR1_TARG_VOLT_OFFSET_SVS2_BIT_3 BIT[17]
	ECS_MISC BIT[16:9]
	ECS_BHS_SLOPE BIT[8:0]

QFPROM_RAW_CALIB_ROW4_LSB ADDRESS 0x00F0 RW
QFPROM_RAW_CALIB_ROW4_LSB RESET_VALUE 0xXXXXXXXX
	PH_B1M2 BIT[31:30]
	PH_B1M1 BIT[29:27]
	PH_B1M0 BIT[26:24]
	Q6SS0_LDO_VREF_TRIM BIT[23:19]
	CLK_LDO_ERR0 BIT[18:17]
	VREF_ERR_B0 BIT[16:15]
	PH_B0M3 BIT[14:12]
	PH_B0M2 BIT[11:9]
	PH_B0M1 BIT[8:6]
	PH_B0M0 BIT[5:3]
	G_B0 BIT[2:0]

QFPROM_RAW_CALIB_ROW4_MSB ADDRESS 0x00F4 RW
QFPROM_RAW_CALIB_ROW4_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	PH_B2M3 BIT[23:22]
	PH_B2M2 BIT[21:19]
	PH_B2M1 BIT[18:16]
	PH_B2M0 BIT[15:13]
	G_B2 BIT[12:10]
	SAR_LDO_ERR1 BIT[9:8]
	CLK_LDO_ERR1 BIT[7:6]
	VREF_ERR_B1 BIT[5:4]
	PH_B1M3 BIT[3:1]
	PH_B1M2 BIT[0]

QFPROM_RAW_CALIB_ROW5_LSB ADDRESS 0x00F8 RW
QFPROM_RAW_CALIB_ROW5_LSB RESET_VALUE 0xXXXXXXXX
	PH_B4M0 BIT[31]
	G_B4 BIT[30:28]
	SAR_LDO_ERR3 BIT[27:26]
	CLK_LDO_ERR3 BIT[25:24]
	VREF_ERR_B3 BIT[23:22]
	PH_B3M3 BIT[21:19]
	PH_B3M2 BIT[18:16]
	PH_B3M1 BIT[15:13]
	PH_B3M0 BIT[12:10]
	G_B3 BIT[9:7]
	SAR_LDO_ERR2 BIT[6:5]
	CLK_LDO_ERR2 BIT[4:3]
	VREF_ERR_B2 BIT[2:1]
	PH_B2M3 BIT[0]

QFPROM_RAW_CALIB_ROW5_MSB ADDRESS 0x00FC RW
QFPROM_RAW_CALIB_ROW5_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	PH_B5M1 BIT[23]
	PH_B5M0 BIT[22:20]
	G_B5 BIT[19:17]
	SAR_LDO_ERR4 BIT[16:15]
	CLK_LDO_ERR4 BIT[14:13]
	VREF_ERR_B4 BIT[12:11]
	PH_B4M3 BIT[10:8]
	PH_B4M2 BIT[7:5]
	PH_B4M1 BIT[4:2]
	PH_B4M0 BIT[1:0]

QFPROM_RAW_CALIB_ROW6_LSB ADDRESS 0x0100 RW
QFPROM_RAW_CALIB_ROW6_LSB RESET_VALUE 0xXXXXXXXX
	CLK_LDO_ERR6 BIT[31]
	VREF_ERR_B6 BIT[30:29]
	PH_B6M3 BIT[28:26]
	PH_B6M2 BIT[25:23]
	PH_B6M1 BIT[22:20]
	PH_B6M0 BIT[19:17]
	G_B6 BIT[16:14]
	SAR_LDO_ERR5 BIT[13:12]
	CLK_LDO_ERR5 BIT[11:10]
	VREF_ERR_B5 BIT[9:8]
	PH_B5M3 BIT[7:5]
	PH_B5M2 BIT[4:2]
	PH_B5M1 BIT[1:0]

QFPROM_RAW_CALIB_ROW6_MSB ADDRESS 0x0104 RW
QFPROM_RAW_CALIB_ROW6_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	MODEM_TXDAC1_CALIB BIT[23:16]
	MODEM_TXDAC0_CALIB BIT[15:8]
	MODEM_TXDAC1_CALIB_AVG_ERROR BIT[7]
	MODEM_TXDAC0_CALIB_AVG_ERROR BIT[6]
	MODEM_TXDAC_0_1_FUSEFLAG BIT[5]
	MODEM_TXDAC1_CALIB_OVERFLOW BIT[4]
	MODEM_TXDAC0_CALIB_OVERFLOW BIT[3]
	SAR_LDO_ERR6 BIT[2:1]
	CLK_LDO_ERR6 BIT[0]

QFPROM_RAW_MEM_CONFIG_ROWn_LSB(n):(0)-(15) ARRAY 0x00000108+0x8*n
QFPROM_RAW_MEM_CONFIG_ROW0_LSB ADDRESS 0x0108 RW
QFPROM_RAW_MEM_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	REDUN_DATA BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROWn_MSB(n):(0)-(15) ARRAY 0x0000010C+0x8*n
QFPROM_RAW_MEM_CONFIG_ROW0_MSB ADDRESS 0x010C RW
QFPROM_RAW_MEM_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]
	REDUN_DATA BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW16_LSB ADDRESS 0x0188 RW
QFPROM_RAW_MEM_CONFIG_ROW16_LSB RESET_VALUE 0xXXXXXXXX
	MEM_ACCEL_COMPILER BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW16_MSB ADDRESS 0x018C RW
QFPROM_RAW_MEM_CONFIG_ROW16_MSB RESET_VALUE 0xXXXXXXXX
	FEC_VALUE BIT[30:24]
	SPARE0 BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW17_LSB ADDRESS 0x0190 RW
QFPROM_RAW_MEM_CONFIG_ROW17_LSB RESET_VALUE 0xXXXXXXXX
	MEM_ACCEL_CUSTOM BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW17_MSB ADDRESS 0x0194 RW
QFPROM_RAW_MEM_CONFIG_ROW17_MSB RESET_VALUE 0xXXXXXXXX
	FEC_VALUE BIT[30:24]
	SPARE0 BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW18_LSB ADDRESS 0x0198 RW
QFPROM_RAW_MEM_CONFIG_ROW18_LSB RESET_VALUE 0xXXXXXXXX
	MEM_ACCEL_CUSTOM BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW18_MSB ADDRESS 0x019C RW
QFPROM_RAW_MEM_CONFIG_ROW18_MSB RESET_VALUE 0xXXXXXXXX
	FEC_VALUE BIT[30:24]
	SPARE0 BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW19_LSB ADDRESS 0x01A0 RW
QFPROM_RAW_MEM_CONFIG_ROW19_LSB RESET_VALUE 0xXXXXXXXX
	MEM_ACCEL_COMPILER BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW19_MSB ADDRESS 0x01A4 RW
QFPROM_RAW_MEM_CONFIG_ROW19_MSB RESET_VALUE 0xXXXXXXXX
	FEC_VALUE BIT[30:24]
	SPARE0 BIT[23:0]

QFPROM_RAW_MEM_CONFIG_ROW20_LSB ADDRESS 0x01A8 RW
QFPROM_RAW_MEM_CONFIG_ROW20_LSB RESET_VALUE 0xXXXXXXXX
	MEM_ACCEL_CUSTOM BIT[31:0]

QFPROM_RAW_MEM_CONFIG_ROW20_MSB ADDRESS 0x01AC RW
QFPROM_RAW_MEM_CONFIG_ROW20_MSB RESET_VALUE 0xXXXXXXXX
	FEC_VALUE BIT[30:24]
	SPARE0 BIT[23:0]

QFPROM_RAW_ROM_PATCH_ROWn_LSB(n):(0)-(31) ARRAY 0x000001B0+0x8*n
QFPROM_RAW_ROM_PATCH_ROW0_LSB ADDRESS 0x01B0 RW
QFPROM_RAW_ROM_PATCH_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	PATCH_DATA BIT[31:0]

QFPROM_RAW_ROM_PATCH_ROWn_MSB(n):(0)-(31) ARRAY 0x000001B4+0x8*n
QFPROM_RAW_ROM_PATCH_ROW0_MSB ADDRESS 0x01B4 RW
QFPROM_RAW_ROM_PATCH_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]
	SPARE3 BIT[23:17]
	PATCH_ADDR BIT[16:1]
	PATCH_EN BIT[0]

QFPROM_RAW_FEC_EN_LSB ADDRESS 0x02B0 RW
QFPROM_RAW_FEC_EN_LSB RESET_VALUE 0xXXXXXXXX
	REGION31_FEC_EN BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION30_FEC_EN BIT[30]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION29_FEC_EN BIT[29]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION28_FEC_EN BIT[28]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION27_FEC_EN BIT[27]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION26_FEC_EN BIT[26]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION25_FEC_EN BIT[25]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION24_FEC_EN BIT[24]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION23_FEC_EN BIT[23]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION22_FEC_EN BIT[22]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION21_FEC_EN BIT[21]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION20_FEC_EN BIT[20]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION19_FEC_EN BIT[19]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION18_FEC_EN BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION17_FEC_EN BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION16_FEC_EN BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION15_FEC_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION14_FEC_EN BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION13_FEC_EN BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION12_FEC_EN BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION11_FEC_EN BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION10_FEC_EN BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION9_FEC_EN BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION8_FEC_EN BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION7_FEC_EN BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION6_FEC_EN BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION5_FEC_EN BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION4_FEC_EN BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION3_FEC_EN BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION2_FEC_EN BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION1_FEC_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION0_FEC_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QFPROM_RAW_FEC_EN_MSB ADDRESS 0x02B4 RW
QFPROM_RAW_FEC_EN_MSB RESET_VALUE 0xXXXXXXXX
	FEC_EN_REDUNDANCY BIT[31:0]

QFPROM_RAW_SPARE_REG16_LSB ADDRESS 0x02B8 RW
QFPROM_RAW_SPARE_REG16_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG16_MSB ADDRESS 0x02BC RW
QFPROM_RAW_SPARE_REG16_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]
	SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG17_LSB ADDRESS 0x02C0 RW
QFPROM_RAW_SPARE_REG17_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG17_MSB ADDRESS 0x02C4 RW
QFPROM_RAW_SPARE_REG17_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]
	SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG18_LSB ADDRESS 0x02C8 RW
QFPROM_RAW_SPARE_REG18_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG18_MSB ADDRESS 0x02CC RW
QFPROM_RAW_SPARE_REG18_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]
	SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG19_LSB ADDRESS 0x02D0 RW
QFPROM_RAW_SPARE_REG19_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG19_MSB ADDRESS 0x02D4 RW
QFPROM_RAW_SPARE_REG19_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]
	SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG20_LSB ADDRESS 0x02D8 RW
QFPROM_RAW_SPARE_REG20_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG20_MSB ADDRESS 0x02DC RW
QFPROM_RAW_SPARE_REG20_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]
	SPARE1 BIT[23:0]

QFPROM_RAW_SPARE_REG21_LSB ADDRESS 0x02E0 RW
QFPROM_RAW_SPARE_REG21_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0]

QFPROM_RAW_SPARE_REG21_MSB ADDRESS 0x02E4 RW
QFPROM_RAW_SPARE_REG21_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]
	SPARE1 BIT[23:0]

QFPROM_RAW_ACC_PRIVATEn(n):(0)-(39) ARRAY 0x00000400+0x4*n
QFPROM_RAW_ACC_PRIVATE0 ADDRESS 0x0400 R
QFPROM_RAW_ACC_PRIVATE0 RESET_VALUE 0xXXXXXXXX
	ACC_PRIVATE BIT[31:0]

ACC_IR ADDRESS 0x2000 W
ACC_IR RESET_VALUE 0x00000000
	INSTRUCTION BIT[4:0]
		CMDCODE_IDCODE VALUE 0x01
		CMDCODE_REQVERID VALUE 0x02
		CMDCODE_STARTACC VALUE 0x03
		CMDCODE_STOPACC VALUE 0x04
		CMDCODE_LOCKOUT VALUE 0x05
		CMDCODE_INITFCT VALUE 0x06
		CMDCODE_FCT VALUE 0x07
		CMDCODE_TESTMEM VALUE 0x08
		CMDCODE_TESTROM VALUE 0x09
		CMDCODE_TESTNVM VALUE 0x0A
		CMDCODE_TESTRNG VALUE 0x0B
		CMDCODE_SCAN VALUE 0x0C
		CMDCODE_SHARENVMWR VALUE 0x0D
		CMDCODE_SHARENVMRD VALUE 0x0E
		CMDCODE_EXITTEST VALUE 0x0F
		CMDCODE_REQRESP VALUE 0x10
		CMDCODE_BYPASS VALUE 0x1F

ACC_DR ADDRESS 0x2004 RW
ACC_DR RESET_VALUE 0x00000000
	DR BIT[31:0]

ACC_VERID ADDRESS 0x2008 R
ACC_VERID RESET_VALUE 0x00000202
	FWVERID BIT[15:8]
	HWVERID BIT[7:0]

ACC_FEATSETn(n):(0)-(7) ARRAY 0x00002010+0x4*n
ACC_FEATSET0 ADDRESS 0x2010 R
ACC_FEATSET0 RESET_VALUE 0x00000000
	FEAT BIT[31:0]

ACC_STATE ADDRESS 0x2038 R
ACC_STATE RESET_VALUE 0x00000000
	ACC_READY BIT[2]
		NOT_READY VALUE 0x0
		READY VALUE 0x1
	ACC_LOCKED BIT[1]
		UNLOCKED VALUE 0x0
		LOCKED VALUE 0x1
	ACC_STOP BIT[0]
		ACTIVE VALUE 0x0
		STOPPED VALUE 0x1

QFPROM_BLOW_TIMER ADDRESS 0x203C RW
QFPROM_BLOW_TIMER RESET_VALUE 0x00000000
	BLOW_TIMER BIT[11:0]

QFPROM_TEST_CTRL ADDRESS 0x2040 RW
QFPROM_TEST_CTRL RESET_VALUE 0x00000000
	SEL_TST_ROM BIT[3]
	SEL_TST_WL BIT[2]
	SEL_TST_BL BIT[1]
	EN_FUSE_RES_MEAS BIT[0]

QFPROM_ACCEL ADDRESS 0x2044 RW
QFPROM_ACCEL RESET_VALUE 0x00000B00
	QFPROM_GATELAST BIT[11]
	QFPROM_TRIPPT_SEL BIT[10:8]
	QFPROM_ACCEL BIT[7:0]

QFPROM_BLOW_STATUS ADDRESS 0x2048 R
QFPROM_BLOW_STATUS RESET_VALUE 0x00000000
	QFPROM_WR_ERR BIT[1]
		NO_ERROR VALUE 0x0
		ERROR VALUE 0x1
	QFPROM_BUSY BIT[0]

QFPROM_ROM_ERROR ADDRESS 0x204C R
QFPROM_ROM_ERROR RESET_VALUE 0x00000000
	ERROR BIT[0]
		NO_ERROR VALUE 0x0
		ERROR VALUE 0x1

QFPROM_BIST_CTRL ADDRESS 0x2050 RW
QFPROM_BIST_CTRL RESET_VALUE 0x00000000
	AUTH_REGION BIT[6:2]
	SHA_ENABLE BIT[1]
	START BIT[0]

QFPROM_BIST_ERROR ADDRESS 0x2054 R
QFPROM_BIST_ERROR RESET_VALUE 0x00000000
	ERROR BIT[31:0]
		NO_ERROR VALUE 0x00000000
		ERROR VALUE 0x00000001

QFPROM_HASH_SIGNATUREn(n):(0)-(7) ARRAY 0x00002060+0x4*n
QFPROM_HASH_SIGNATURE0 ADDRESS 0x2060 R
QFPROM_HASH_SIGNATURE0 RESET_VALUE 0x00000000
	HASH_VALUE BIT[31:0]

HW_KEY_STATUS ADDRESS 0x2080 R
HW_KEY_STATUS RESET_VALUE 0x000000XX
	KDF_DONE BIT[4]
		KDF_OPERATION_IS_PROGRESS VALUE 0x0
		KDF_OPERATION_HAS_COMPLETED VALUE 0x1
	MSA_KEYS_BLOCKED BIT[3]
		NOT_BLOCKED VALUE 0x0
		BLOCKED VALUE 0x1
	APPS_KEYS_BLOCKED BIT[2]
		NOT_BLOCKED VALUE 0x0
		BLOCKED VALUE 0x1
	SEC_KEY_DERIVATION_KEY_BLOWN BIT[1]
		NOT_BLOWN VALUE 0x0
		BLOWN VALUE 0x1
	PRI_KEY_DERIVATION_KEY_BLOWN BIT[0]
		NOT_BLOWN VALUE 0x0
		BLOWN VALUE 0x1

RESET_JDR_STATUS ADDRESS 0x2084 R
RESET_JDR_STATUS RESET_VALUE 0x00000000
	FORCE_RESET BIT[1]
	DISABLE_SYSTEM_RESET BIT[0]

FEC_ESR ADDRESS 0x2090 RW
FEC_ESR RESET_VALUE 0x00000000
	CORR_SW_ACC BIT[11]
	CORR_RESERVED BIT[10]
	CORR_BOOT_ROM BIT[9]
	CORR_FUSE_SENSE BIT[8]
	CORR_MULT BIT[7]
	CORR_SEEN BIT[6]
		NO_CORRECTION VALUE 0x0
		CORRECTION VALUE 0x1
	ERR_SW_ACC BIT[5]
	ERR_RESERVED BIT[4]
	ERR_BOOT_ROM BIT[3]
	ERR_FUSE_SENSE BIT[2]
	ERR_MULT BIT[1]
	ERR_SEEN BIT[0]
		NO_ERROR VALUE 0x0
		ERROR VALUE 0x1

FEC_EAR ADDRESS 0x2094 R
FEC_EAR RESET_VALUE 0x00000000
	CORR_ADDR BIT[31:16]
	ERR_ADDR BIT[15:0]

QFPROM0_MATCH_STATUS ADDRESS 0x2098 R
QFPROM0_MATCH_STATUS RESET_VALUE 0xXXXXXXXX
	FLAG BIT[31:0]

QFPROM1_MATCH_STATUS ADDRESS 0x209C R
QFPROM1_MATCH_STATUS RESET_VALUE 0xXXXXXXXX
	FLAG BIT[31:0]

QFPROM_CORR_JTAG_ID ADDRESS 0x4000 R
QFPROM_CORR_JTAG_ID RESET_VALUE 0xXXXXXXXX
	IDDQ_CX_ON BIT[31:30]
	IDDQ_RC BIT[29]
	MACCHIATO_EN BIT[28]
	FEATURE_ID BIT[27:20]
	JTAG_ID BIT[19:0]

QFPROM_CORR_PTE1 ADDRESS 0x4004 R
QFPROM_CORR_PTE1 RESET_VALUE 0xXXXXXXXX
	IDDQ_BIN BIT[31:29]
	IDDQ_MULTIPLIER BIT[28:26]
	PROCESS_NODE_ID BIT[25]
		TN1 VALUE 0x0
		TN3 VALUE 0x1
	IDDQ_MX_OFF BIT[24:19]
	IDDQ_CX_OFF BIT[18:12]
	IDDQ_MX_ON BIT[11:5]
	IDDQ_CX_ON BIT[4:0]

QFPROM_CORR_SERIAL_NUM ADDRESS 0x4008 R
QFPROM_CORR_SERIAL_NUM RESET_VALUE 0xXXXXXXXX
	SERIAL_NUM BIT[31:0]

QFPROM_CORR_PTE2 ADDRESS 0x400C R
QFPROM_CORR_PTE2 RESET_VALUE 0xXXXXXXXX
	PTE_IDDQ_SPARE BIT[31:26]
	IDDQ_MSS_OFF BIT[25:19]
	IDDQ_MSS_ON BIT[18:11]
	FOUNDRY_ID BIT[10:8]
		TSMC VALUE 0x0
		GLOBAL_FOUNDRY VALUE 0x1
		SAMSUNG VALUE 0x2
		IBM VALUE 0x3
		UMC VALUE 0x4
	LOGIC_RETENTION BIT[7:5]
	SPEED_BIN BIT[4:2]
	MX_RET_BIN BIT[1:0]

QFPROM_CORR_RD_WR_PERM_LSB ADDRESS 0x4010 R
QFPROM_CORR_RD_WR_PERM_LSB RESET_VALUE 0xXXXXXXXX
	SPARE BIT[31:22]
	SPARE21 BIT[21]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SPARE20 BIT[20]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SPARE19 BIT[19]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SPARE18 BIT[18]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SPARE17 BIT[17]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SPARE16 BIT[16]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	FEC_EN BIT[15]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	BOOT_ROM_PATCH BIT[14]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	MEM_CONFIG BIT[13]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	CALIB BIT[12]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	PK_HASH BIT[11]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	QC_SEC_BOOT BIT[10]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_SEC_BOOT BIT[9]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	SEC_KEY_DERIVATION_KEY BIT[8]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	PRI_KEY_DERIVATION_KEY BIT[7]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	FEAT_CONFIG BIT[6]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	OEM_CONFIG BIT[5]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_3 BIT[4]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_2 BIT[3]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	ANTI_ROLLBACK_1 BIT[2]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	RD_WR_PERM BIT[1]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1
	PTE BIT[0]
		ALLOW_READ VALUE 0x0
		DISABLE_READ VALUE 0x1

QFPROM_CORR_RD_WR_PERM_MSB ADDRESS 0x4014 R
QFPROM_CORR_RD_WR_PERM_MSB RESET_VALUE 0xXXXXXXXX
	SPARE BIT[31:22]
	SPARE21 BIT[21]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SPARE20 BIT[20]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SPARE19 BIT[19]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SPARE18 BIT[18]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SPARE17 BIT[17]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SPARE16 BIT[16]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	FEC_EN BIT[15]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	BOOT_ROM_PATCH BIT[14]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	MEM_CONFIG BIT[13]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	CALIB BIT[12]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	PK_HASH BIT[11]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	QC_SEC_BOOT BIT[10]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_SEC_BOOT BIT[9]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	SEC_KEY_DERIVATION_KEY BIT[8]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	PRI_KEY_DERIVATION_KEY BIT[7]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	FEAT_CONFIG BIT[6]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	OEM_CONFIG BIT[5]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_3 BIT[4]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_2 BIT[3]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	ANTI_ROLLBACK_1 BIT[2]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	RD_WR_PERM BIT[1]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1
	PTE BIT[0]
		ALLOW_WRITE VALUE 0x0
		DISABLE_WRITE VALUE 0x1

QFPROM_CORR_ANTI_ROLLBACK_1_LSB ADDRESS 0x4018 R
QFPROM_CORR_ANTI_ROLLBACK_1_LSB RESET_VALUE 0xXXXXXXXX
	PIL_SUBSYSTEM0 BIT[31:26]
	TZ BIT[25:12]
	SBL1 BIT[11:1]
	RPMB_KEY_PROVISIONED BIT[0]
		RPMB_KEY_NOT_PROVISIONED VALUE 0x0
		RPMB_KEY_PROVISIONED VALUE 0x1

QFPROM_CORR_ANTI_ROLLBACK_1_MSB ADDRESS 0x401C R
QFPROM_CORR_ANTI_ROLLBACK_1_MSB RESET_VALUE 0xXXXXXXXX
	APPSBL0 BIT[31:18]
	PIL_SUBSYSTEM1 BIT[17:0]

QFPROM_CORR_ANTI_ROLLBACK_2_LSB ADDRESS 0x4020 R
QFPROM_CORR_ANTI_ROLLBACK_2_LSB RESET_VALUE 0xXXXXXXXX
	APPSBL1 BIT[31:0]

QFPROM_CORR_ANTI_ROLLBACK_2_MSB ADDRESS 0x4024 R
QFPROM_CORR_ANTI_ROLLBACK_2_MSB RESET_VALUE 0xXXXXXXXX
	ROOT_CERT_PK_HASH_INDEX BIT[31:24]
		PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED VALUE 0x00
		DEVICE_FIXED_TO_CERTIFICATE_15 VALUE 0x0F
		DEVICE_FIXED_TO_CERTIFICATE_14 VALUE 0x1E
		DEVICE_FIXED_TO_CERTIFICATE_13 VALUE 0x2D
		DEVICE_FIXED_TO_CERTIFICATE_12 VALUE 0x3C
		DEVICE_FIXED_TO_CERTIFICATE_11 VALUE 0x4B
		DEVICE_FIXED_TO_CERTIFICATE_10 VALUE 0x5A
		DEVICE_FIXED_TO_CERTIFICATE_9 VALUE 0x69
		DEVICE_FIXED_TO_CERTIFICATE_8 VALUE 0x78
		DEVICE_FIXED_TO_CERTIFICATE_7 VALUE 0x87
		DEVICE_FIXED_TO_CERTIFICATE_6 VALUE 0x96
		DEVICE_FIXED_TO_CERTIFICATE_5 VALUE 0xA5
		DEVICE_FIXED_TO_CERTIFICATE_4 VALUE 0xB4
		DEVICE_FIXED_TO_CERTIFICATE_3 VALUE 0xC3
		DEVICE_FIXED_TO_CERTIFICATE_2 VALUE 0xD2
		DEVICE_FIXED_TO_CERTIFICATE_1 VALUE 0xE1
		PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0 VALUE 0xF0
	HYPERVISOR BIT[23:12]
	RPM BIT[11:4]
	APPSBL2 BIT[3:0]

QFPROM_CORR_ANTI_ROLLBACK_3_LSB ADDRESS 0x4028 R
QFPROM_CORR_ANTI_ROLLBACK_3_LSB RESET_VALUE 0xXXXXXXXX
	MSS BIT[31:16]
	MBA BIT[15:0]

QFPROM_CORR_ANTI_ROLLBACK_3_MSB ADDRESS 0x402C R
QFPROM_CORR_ANTI_ROLLBACK_3_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:8]
	MODEM_ROOT_CERT_PK_HASH_INDEX BIT[7:0]
		PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED VALUE 0x00
		DEVICE_FIXED_TO_CERTIFICATE_15 VALUE 0x0F
		DEVICE_FIXED_TO_CERTIFICATE_14 VALUE 0x1E
		DEVICE_FIXED_TO_CERTIFICATE_13 VALUE 0x2D
		DEVICE_FIXED_TO_CERTIFICATE_12 VALUE 0x3C
		DEVICE_FIXED_TO_CERTIFICATE_11 VALUE 0x4B
		DEVICE_FIXED_TO_CERTIFICATE_10 VALUE 0x5A
		DEVICE_FIXED_TO_CERTIFICATE_9 VALUE 0x69
		DEVICE_FIXED_TO_CERTIFICATE_8 VALUE 0x78
		DEVICE_FIXED_TO_CERTIFICATE_7 VALUE 0x87
		DEVICE_FIXED_TO_CERTIFICATE_6 VALUE 0x96
		DEVICE_FIXED_TO_CERTIFICATE_5 VALUE 0xA5
		DEVICE_FIXED_TO_CERTIFICATE_4 VALUE 0xB4
		DEVICE_FIXED_TO_CERTIFICATE_3 VALUE 0xC3
		DEVICE_FIXED_TO_CERTIFICATE_2 VALUE 0xD2
		DEVICE_FIXED_TO_CERTIFICATE_1 VALUE 0xE1
		PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0 VALUE 0xF0

QFPROM_CORR_OEM_CONFIG_ROW0_LSB ADDRESS 0x4030 R
QFPROM_CORR_OEM_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:24]
	SPARE_REG21_SECURE BIT[23]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	PBL_LOG_DISABLE BIT[22]
	ROOT_CERT_TOTAL_NUM BIT[21:18]
	SPARE_REG20_SECURE BIT[17]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	SPARE_REG19_SECURE BIT[16]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	SPARE_REG18_SECURE BIT[15]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	SPARE_REG17_SECURE BIT[14]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	SPARE_REG16_SECURE BIT[13]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	WDOG_EN BIT[12]
		USE_GPIO VALUE 0x0
		IGNORE_GPIO_ENABLE_WDOG VALUE 0x1
	SPDM_SECURE_MODE BIT[11]
		NORMAL_MODE VALUE 0x0
		SECURE_MODE VALUE 0x1
	ALT_SD_PORT_FOR_BOOT BIT[10]
		BOOT_FROM_SD_CARD_CONNECTED_ON_SDC2_PORT VALUE 0x0
		BOOT_FROM_SD_CARD_CONNECTED_ON_SDC3_PORT VALUE 0x1
	SDC_EMMC_MODE1P2_GPIO_DISABLE BIT[9]
	SDC_EMMC_MODE1P2_EN BIT[8]
	FAST_BOOT BIT[7:5]
		DEFAULT VALUE 0x0
		PCIE VALUE 0x1
		USB VALUE 0x2
		EMMC_USB VALUE 0x3
	SDCC_MCLK_BOOT_FREQ BIT[4]
		ENUM_19_2_MHZ VALUE 0x0
		ENUM_25_MHZ VALUE 0x1
	FORCE_DLOAD_DISABLE BIT[3]
		USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB VALUE 0x0
		NOT_USE_FORCE_USB_BOOT_PIN VALUE 0x1
	SPARE BIT[2]
	ENUM_TIMEOUT BIT[1]
		TIMEOUT_DISABLED VALUE 0x0
		TIMEOUT_ENABLED_90S VALUE 0x1
	E_DLOAD_DISABLE BIT[0]
		DOWNLOADER_ENABLED VALUE 0x0
		DOWNLOADER_DISABLED VALUE 0x1

QFPROM_CORR_OEM_CONFIG_ROW0_MSB ADDRESS 0x4034 R
QFPROM_CORR_OEM_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SPARE1 BIT[31:23]
	ANTI_ROLLBACK_FEATURE_EN BIT[22:19]
	DAP_DEVICEEN_DISABLE BIT[18]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DAP_SPNIDEN_DISABLE BIT[17]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DAP_SPIDEN_DISABLE BIT[16]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DAP_NIDEN_DISABLE BIT[15]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DAP_DBGEN_DISABLE BIT[14]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_SPNIDEN_DISABLE BIT[13]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_SPIDEN_DISABLE BIT[12]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_NIDEN_DISABLE BIT[11]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_DBGEN_DISABLE BIT[10]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE1_DISABLE BIT[9]
	SPARE0_DISABLE BIT[8]
	VENUS_0_DBGEN_DISABLE BIT[7]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	RPM_DAPEN_DISABLE BIT[6]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	RPM_WCSS_NIDEN_DISABLE BIT[5]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	RPM_DBGEN_DISABLE BIT[4]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	WCSS_DBGEN_DISABLE BIT[3]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MSS_NIDEN_DISABLE BIT[2]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MSS_DBGEN_DISABLE BIT[1]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	ALL_DEBUG_DISABLE BIT[0]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_CORR_OEM_CONFIG_ROW1_LSB ADDRESS 0x4038 R
QFPROM_CORR_OEM_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	OEM_PRODUCT_ID BIT[31:16]
	OEM_HW_ID BIT[15:0]

QFPROM_CORR_OEM_CONFIG_ROW1_MSB ADDRESS 0x403C R
QFPROM_CORR_OEM_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	PERIPH_VID BIT[31:16]
	PERIPH_PID BIT[15:0]

QFPROM_CORR_FEAT_CONFIG_ROW0_LSB ADDRESS 0x4040 R
QFPROM_CORR_FEAT_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	MSMC_MODEM_VU_EN BIT[31:26]
	MSMC_NAV_EN BIT[25]
	MSMC_LDO_EN BIT[24]
	MSMC_ECS_EN BIT[23]
	MSMC_MODEM_WCDMA_EN BIT[22:21]
	MSMC_MODEM_TDSCDMA_EN BIT[20:19]
	MSMC_MODEM_LTE_EN BIT[18:17]
	MSMC_MODEM_LTE_ABOVE_CAT2_EN BIT[16:15]
	MSMC_MODEM_LTE_ABOVE_CAT1_EN BIT[14:13]
	MSMC_MODEM_HSPA_MIMO_EN BIT[12:11]
	MSMC_MODEM_HSPA_EN BIT[10:9]
	MSMC_MODEM_HSPA_DC_EN BIT[8:7]
	MSMC_MODEM_GENRAN_EN BIT[6:5]
	MSMC_MODEM_EN BIT[4]
	MSMC_MODEM_DO_EN BIT[3:2]
	MSMC_MODEM_1X_EN BIT[1:0]

QFPROM_CORR_FEAT_CONFIG_ROW0_MSB ADDRESS 0x4044 R
QFPROM_CORR_FEAT_CONFIG_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	SDC_EMMC_MODE1P2_FORCE_GPIO BIT[31]
	SPARE BIT[30:20]
	MSMC_MDSP_FW_EN BIT[19:8]
	MSMC_SPARE BIT[7:6]
	MSMC_MODEM_VU_EN BIT[5:0]

QFPROM_CORR_FEAT_CONFIG_ROW1_LSB ADDRESS 0x4048 R
QFPROM_CORR_FEAT_CONFIG_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	ACC_DISABLE BIT[31]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHADOW_READ_DISABLE BIT[30]
	SPARE1 BIT[29:28]
	FUSE_SMT_PERM_ENABLE BIT[27]
	FUSE_RCP_BYPASS_ENABLE BIT[26]
	MSMC_SMMU_BYPASS_DISABLE BIT[25]
	MSMC_GPIO_SLIMBUS_PD_DISABLE BIT[24]
	FUSE_PCIE20_RC_DISABLE BIT[23]
	MSMC_PCIE_DISABLE BIT[22]
	NDINT_DISABLE BIT[21]
	QC_DAP_DEVICEEN_DISABLE BIT[20]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_DAP_SPNIDEN_DISABLE BIT[19]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_DAP_SPIDEN_DISABLE BIT[18]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_DAP_NIDEN_DISABLE BIT[17]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_DAP_DBGEN_DISABLE BIT[16]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_SPNIDEN_DISABLE BIT[15]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_SPIDEN_DISABLE BIT[14]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_NIDEN_DISABLE BIT[13]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_DBGEN_DISABLE BIT[12]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SPARE1_DISABLE BIT[11]
	QC_SPARE0_DISABLE BIT[10]
	QC_VENUS_0_DBGEN_DISABLE BIT[9]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_RPM_DAPEN_DISABLE BIT[8]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_RPM_WCSS_NIDEN_DISABLE BIT[7]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_RPM_DBGEN_DISABLE BIT[6]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_WCSS_DBGEN_DISABLE BIT[5]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_MSS_NIDEN_DISABLE BIT[4]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_MSS_DBGEN_DISABLE BIT[3]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QDI_SPMI_DISABLE BIT[2]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SM_BIST_DISABLE BIT[1]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	TIC_DISABLE BIT[0]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

QFPROM_CORR_FEAT_CONFIG_ROW1_MSB ADDRESS 0x404C R
QFPROM_CORR_FEAT_CONFIG_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	SEC_TAP_ACCESS_DISABLE BIT[31:27]
	TAP_CJI_CORE_SEL_DISABLE BIT[26]
	TAP_INSTR_DISABLE BIT[25:14]
	SPARE1 BIT[13:10]
	MODEM_PBL_PATCH_VERSION BIT[9:5]
	APPS_PBL_PATCH_VERSION BIT[4:0]

QFPROM_CORR_FEAT_CONFIG_ROW2_LSB ADDRESS 0x4050 R
QFPROM_CORR_FEAT_CONFIG_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	TAP_GEN_SPARE_INSTR_DISABLE_31_0 BIT[31:0]

QFPROM_CORR_FEAT_CONFIG_ROW2_MSB ADDRESS 0x4054 R
QFPROM_CORR_FEAT_CONFIG_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	STACKED_MEMORY_ID BIT[31:28]
	APSS_BOOT_TRIGGER_DISABLE BIT[27]
	MODEM_PBL_PLL_CTRL BIT[26:23]
	APPS_PBL_PLL_CTRL BIT[22:19]
	APPS_BOOT_FSM_CFG BIT[18]
	APPS_BOOT_FSM_DELAY BIT[17:16]
	BOOT_ROM_PATCH_SEL_EN_USB_PHY_TUNE BIT[15]
	USB_SS_ENABLE BIT[14]
	APPS_PBL_BOOT_SPEED BIT[13:12]
		XO VALUE 0x0
		ENUM_384_MHZ VALUE 0x1
		ENUM_614_4_MHZ VALUE 0x2
		ENUM_998_4_MHZ VALUE 0x3
	APPS_BOOT_FROM_ROM BIT[11]
	MSA_ENA BIT[10]
	FORCE_MSA_AUTH_EN BIT[9]
		MODEM_IMAGE_NOT_AUTHENTICATED VALUE 0x0
		FORCE_MODEM_IMAGE_AUTHENTICATION VALUE 0x1
	SPARE_8_7 BIT[8:7]
	MODEM_BOOT_FROM_ROM BIT[6]
	BOOT_ROM_PATCH_DISABLE BIT[5]
		ENABLE_PATCHING VALUE 0x0
		DISABLE_PATCHING VALUE 0x1
	TAP_GEN_SPARE_INSTR_DISABLE_36_32 BIT[4:0]

QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB(n):(0)-(3) ARRAY 0x00004058+0x8*n
QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW0_LSB ADDRESS 0x4058 R
QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0]

QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB(n):(0)-(3) ARRAY 0x0000405C+0x8*n
QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW0_MSB ADDRESS 0x405C R
QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA1 BIT[31:0]

QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB(n):(0)-(3) ARRAY 0x00004078+0x8*n
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW0_LSB ADDRESS 0x4078 R
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA0 BIT[31:0]

QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB(n):(0)-(3) ARRAY 0x0000407C+0x8*n
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW0_MSB ADDRESS 0x407C R
QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	KEY_DATA1 BIT[31:0]

QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB ADDRESS 0x4098 R
QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	SEC_BOOT4 BIT[31:24]
	SEC_BOOT3 BIT[23:16]
	SEC_BOOT2 BIT[15:8]
	SEC_BOOT1 BIT[7:0]

QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB ADDRESS 0x409C R
QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB RESET_VALUE 0x00XXXXXX
	SEC_BOOT7 BIT[23:16]
	SEC_BOOT6 BIT[15:8]
	SEC_BOOT5 BIT[7:0]

QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB ADDRESS 0x40A0 R
QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	SEC_BOOT4 BIT[31:24]
	SEC_BOOT3 BIT[23:16]
	SEC_BOOT2 BIT[15:8]
	SEC_BOOT1 BIT[7:0]

QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB ADDRESS 0x40A4 R
QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB RESET_VALUE 0x00XXXXXX
	SEC_BOOT7 BIT[23:16]
	SEC_BOOT6 BIT[15:8]
	SEC_BOOT5 BIT[7:0]

QFPROM_CORR_PK_HASH_ROWn_LSB(n):(0)-(3) ARRAY 0x000040A8+0x8*n
QFPROM_CORR_PK_HASH_ROW0_LSB ADDRESS 0x40A8 R
QFPROM_CORR_PK_HASH_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0]

QFPROM_CORR_PK_HASH_ROWn_MSB(n):(0)-(3) ARRAY 0x000040AC+0x8*n
QFPROM_CORR_PK_HASH_ROW0_MSB ADDRESS 0x40AC R
QFPROM_CORR_PK_HASH_ROW0_MSB RESET_VALUE 0x00XXXXXX
	HASH_DATA1 BIT[23:0]

QFPROM_CORR_PK_HASH_ROW4_LSB ADDRESS 0x40C8 R
QFPROM_CORR_PK_HASH_ROW4_LSB RESET_VALUE 0xXXXXXXXX
	HASH_DATA0 BIT[31:0]

QFPROM_CORR_PK_HASH_ROW4_MSB ADDRESS 0x40CC R
QFPROM_CORR_PK_HASH_ROW4_MSB RESET_VALUE 0x00XXXXXX
	QFPROM_CORR_PK_HASH_ROW4_MSB BIT[23:0]

QFPROM_CORR_CALIB_ROW0_LSB ADDRESS 0x40D0 R
QFPROM_CORR_CALIB_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	TSENS2_POINT1 BIT[31:28]
	TSENS1_POINT1 BIT[27:24]
	TSENS0_POINT1 BIT[23:20]
	TSENS_BASE1 BIT[19:10]
	TSENS_BASE0 BIT[9:0]

QFPROM_CORR_CALIB_ROW0_MSB ADDRESS 0x40D4 R
QFPROM_CORR_CALIB_ROW0_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	USB_PHY_TUNING BIT[23:20]
	SPARE BIT[19:11]
	TSENS_CAL_SEL BIT[10:8]
	TSENS4_POINT1 BIT[7:4]
	TSENS3_POINT1 BIT[3:0]

QFPROM_CORR_CALIB_ROW1_LSB ADDRESS 0x40D8 R
QFPROM_CORR_CALIB_ROW1_LSB RESET_VALUE 0xXXXXXXXX
	CPR0_TARG_VOLT_OFFSET_TUR_BIT_0 BIT[31]
	CPR0_TARG_VOLT_SVS2 BIT[30:26]
	CPR0_TARG_VOLT_OFFSET_TUR_BIT_1 BIT[25]
	CPR0_TARG_VOLT_SVS BIT[24:20]
	CPR0_TARG_VOLT_OFFSET_TUR_BIT_2 BIT[19]
	CPR0_TARG_VOLT_NOM BIT[18:14]
	CPR0_TARG_VOLT_OFFSET_TUR_BIT_3 BIT[13]
	CPR0_TARG_VOLT_TUR BIT[12:8]
	CPR1_TARG_VOLT_OFFSET_SVS2 BIT[7]
	CPR2_TARG_VOLT_OFFSET_NOM BIT[6:3]
	CPR2_TARG_VOLT_OFFSET_TUR BIT[2:0]

QFPROM_CORR_CALIB_ROW1_MSB ADDRESS 0x40DC R
QFPROM_CORR_CALIB_ROW1_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	CPR0_TARG_VOLT_OFFSET_NOM_BIT_0 BIT[23]
	CPR1_TARG_VOLT_SVS2 BIT[22:18]
	CPR0_TARG_VOLT_OFFSET_NOM_BIT_1 BIT[17]
	CPR1_TARG_VOLT_SVS BIT[16:12]
	CPR0_TARG_VOLT_OFFSET_NOM_BIT_2 BIT[11]
	CPR1_TARG_VOLT_NOM BIT[10:6]
	CPR0_TARG_VOLT_OFFSET_NOM_BIT_3 BIT[5]
	CPR1_TARG_VOLT_TUR BIT[4:0]

QFPROM_CORR_CALIB_ROW2_LSB ADDRESS 0x40E0 R
QFPROM_CORR_CALIB_ROW2_LSB RESET_VALUE 0xXXXXXXXX
	LDO_TARGET1 BIT[31:28]
	LDO_TARGET0 BIT[27:22]
	LDO_ENABLE BIT[21]
	CPR0_TARG_VOLT_OFFSET_SVS2 BIT[20:17]
	CPR0_TARG_VOLT_OFFSET_SVS BIT[16:14]
	CPR2_TARG_VOLT_NOM BIT[13:9]
	CPR0_TARG_VOLT_OFFSET_SVS_BIT_3 BIT[8]
	CPR2_TARG_VOLT_TUR BIT[7:3]
	CPR_REV BIT[2:0]

QFPROM_CORR_CALIB_ROW2_MSB ADDRESS 0x40E4 R
QFPROM_CORR_CALIB_ROW2_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	CPR1_TARG_VOLT_OFFSET_SVS2 BIT[23:22]
	CPR1_TARG_VOLT_OFFSET_SVS BIT[21:18]
	CPR1_TARG_VOLT_OFFSET_NOM BIT[17:14]
	CPR1_TARG_VOLT_OFFSET_TUR BIT[13:10]
	SPARE BIT[9:8]
	GNSS_ADC_CH0_VCM BIT[7:6]
	GNSS_ADC_CH0_LDO BIT[5:4]
	GNSS_ADC_CH0_VREF BIT[3:2]
	LDO_TARGET1 BIT[1:0]

QFPROM_CORR_CALIB_ROW3_LSB ADDRESS 0x40E8 R
QFPROM_CORR_CALIB_ROW3_LSB RESET_VALUE 0xXXXXXXXX
	ECS_BHS_SLOPE BIT[31]
	ECS_BHS_INTERCEPT BIT[30:21]
	ECS_LDO_SLOPE BIT[20:11]
	ECS_LDO_INTERCEPT BIT[10:1]
	ECS_ENABLE BIT[0]

QFPROM_CORR_CALIB_ROW3_MSB ADDRESS 0x40EC R
QFPROM_CORR_CALIB_ROW3_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	G_B1 BIT[23:21]
	SAR_LDO_ERR0 BIT[20:19]
	CPR2_TARG_VOLT_OFFSET_TUR_BIT_3 BIT[18]
	CPR1_TARG_VOLT_OFFSET_SVS2_BIT_3 BIT[17]
	ECS_MISC BIT[16:9]
	ECS_BHS_SLOPE BIT[8:0]

QFPROM_CORR_CALIB_ROW4_LSB ADDRESS 0x40F0 R
QFPROM_CORR_CALIB_ROW4_LSB RESET_VALUE 0xXXXXXXXX
	PH_B1M2 BIT[31:30]
	PH_B1M1 BIT[29:27]
	PH_B1M0 BIT[26:24]
	Q6SS0_LDO_VREF_TRIM BIT[23:19]
	CLK_LDO_ERR0 BIT[18:17]
	VREF_ERR_B0 BIT[16:15]
	PH_B0M3 BIT[14:12]
	PH_B0M2 BIT[11:9]
	PH_B0M1 BIT[8:6]
	PH_B0M0 BIT[5:3]
	G_B0 BIT[2:0]

QFPROM_CORR_CALIB_ROW4_MSB ADDRESS 0x40F4 R
QFPROM_CORR_CALIB_ROW4_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	PH_B2M3 BIT[23:22]
	PH_B2M2 BIT[21:19]
	PH_B2M1 BIT[18:16]
	PH_B2M0 BIT[15:13]
	G_B2 BIT[12:10]
	SAR_LDO_ERR1 BIT[9:8]
	CLK_LDO_ERR1 BIT[7:6]
	VREF_ERR_B1 BIT[5:4]
	PH_B1M3 BIT[3:1]
	PH_B1M2 BIT[0]

QFPROM_CORR_CALIB_ROW5_LSB ADDRESS 0x40F8 R
QFPROM_CORR_CALIB_ROW5_LSB RESET_VALUE 0xXXXXXXXX
	PH_B4M0 BIT[31]
	G_B4 BIT[30:28]
	SAR_LDO_ERR3 BIT[27:26]
	CLK_LDO_ERR3 BIT[25:24]
	VREF_ERR_B3 BIT[23:22]
	PH_B3M3 BIT[21:19]
	PH_B3M2 BIT[18:16]
	PH_B3M1 BIT[15:13]
	PH_B3M0 BIT[12:10]
	G_B3 BIT[9:7]
	SAR_LDO_ERR2 BIT[6:5]
	CLK_LDO_ERR2 BIT[4:3]
	VREF_ERR_B2 BIT[2:1]
	PH_B2M3 BIT[0]

QFPROM_CORR_CALIB_ROW5_MSB ADDRESS 0x40FC R
QFPROM_CORR_CALIB_ROW5_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	PH_B5M1 BIT[23]
	PH_B5M0 BIT[22:20]
	G_B5 BIT[19:17]
	SAR_LDO_ERR4 BIT[16:15]
	CLK_LDO_ERR4 BIT[14:13]
	VREF_ERR_B4 BIT[12:11]
	PH_B4M3 BIT[10:8]
	PH_B4M2 BIT[7:5]
	PH_B4M1 BIT[4:2]
	PH_B4M0 BIT[1:0]

QFPROM_CORR_CALIB_ROW6_LSB ADDRESS 0x4100 R
QFPROM_CORR_CALIB_ROW6_LSB RESET_VALUE 0xXXXXXXXX
	CLK_LDO_ERR6 BIT[31]
	VREF_ERR_B6 BIT[30:29]
	PH_B6M3 BIT[28:26]
	PH_B6M2 BIT[25:23]
	PH_B6M1 BIT[22:20]
	PH_B6M0 BIT[19:17]
	G_B6 BIT[16:14]
	SAR_LDO_ERR5 BIT[13:12]
	CLK_LDO_ERR5 BIT[11:10]
	VREF_ERR_B5 BIT[9:8]
	PH_B5M3 BIT[7:5]
	PH_B5M2 BIT[4:2]
	PH_B5M1 BIT[1:0]

QFPROM_CORR_CALIB_ROW6_MSB ADDRESS 0x4104 R
QFPROM_CORR_CALIB_ROW6_MSB RESET_VALUE 0xXXXXXXXX
	FEC BIT[31:24]
	MODEM_TXDAC1_CALIB BIT[23:16]
	MODEM_TXDAC0_CALIB BIT[15:8]
	MODEM_TXDAC1_CALIB_AVG_ERROR BIT[7]
	MODEM_TXDAC0_CALIB_AVG_ERROR BIT[6]
	MODEM_TXDAC_0_1_FUSEFLAG BIT[5]
	MODEM_TXDAC1_CALIB_OVERFLOW BIT[4]
	MODEM_TXDAC0_CALIB_OVERFLOW BIT[3]
	SAR_LDO_ERR6 BIT[2:1]
	CLK_LDO_ERR6 BIT[0]

QFPROM_CORR_MEM_CONFIG_ROWn_LSB(n):(0)-(15) ARRAY 0x00004108+0x8*n
QFPROM_CORR_MEM_CONFIG_ROW0_LSB ADDRESS 0x4108 R
QFPROM_CORR_MEM_CONFIG_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	REDUN_DATA BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROWn_MSB(n):(0)-(15) ARRAY 0x0000410C+0x8*n
QFPROM_CORR_MEM_CONFIG_ROW0_MSB ADDRESS 0x410C R
QFPROM_CORR_MEM_CONFIG_ROW0_MSB RESET_VALUE 0x00XXXXXX
	REDUN_DATA BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW16_LSB ADDRESS 0x4188 R
QFPROM_CORR_MEM_CONFIG_ROW16_LSB RESET_VALUE 0xXXXXXXXX
	MEM_ACCEL BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW16_MSB ADDRESS 0x418C R
QFPROM_CORR_MEM_CONFIG_ROW16_MSB RESET_VALUE 0x00XXXXXX
	MEM_ACCEL BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW17_LSB ADDRESS 0x4190 R
QFPROM_CORR_MEM_CONFIG_ROW17_LSB RESET_VALUE 0xXXXXXXXX
	MEM_ACCEL BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW17_MSB ADDRESS 0x4194 R
QFPROM_CORR_MEM_CONFIG_ROW17_MSB RESET_VALUE 0x00XXXXXX
	MEM_ACCEL BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW18_LSB ADDRESS 0x4198 R
QFPROM_CORR_MEM_CONFIG_ROW18_LSB RESET_VALUE 0xXXXXXXXX
	MEM_ACCEL BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW18_MSB ADDRESS 0x419C R
QFPROM_CORR_MEM_CONFIG_ROW18_MSB RESET_VALUE 0x00XXXXXX
	MEM_ACCEL BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW19_LSB ADDRESS 0x41A0 R
QFPROM_CORR_MEM_CONFIG_ROW19_LSB RESET_VALUE 0xXXXXXXXX
	MEM_ACCEL BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW19_MSB ADDRESS 0x41A4 R
QFPROM_CORR_MEM_CONFIG_ROW19_MSB RESET_VALUE 0x00XXXXXX
	MEM_ACCEL BIT[23:0]

QFPROM_CORR_MEM_CONFIG_ROW20_LSB ADDRESS 0x41A8 R
QFPROM_CORR_MEM_CONFIG_ROW20_LSB RESET_VALUE 0xXXXXXXXX
	MEM_ACCEL BIT[31:0]

QFPROM_CORR_MEM_CONFIG_ROW20_MSB ADDRESS 0x41AC R
QFPROM_CORR_MEM_CONFIG_ROW20_MSB RESET_VALUE 0x00XXXXXX
	MEM_ACCEL BIT[23:0]

QFPROM_CORR_ROM_PATCH_ROWn_LSB(n):(0)-(31) ARRAY 0x000041B0+0x8*n
QFPROM_CORR_ROM_PATCH_ROW0_LSB ADDRESS 0x41B0 R
QFPROM_CORR_ROM_PATCH_ROW0_LSB RESET_VALUE 0xXXXXXXXX
	PATCH_DATA BIT[31:0]

QFPROM_CORR_ROM_PATCH_ROWn_MSB(n):(0)-(31) ARRAY 0x000041B4+0x8*n
QFPROM_CORR_ROM_PATCH_ROW0_MSB ADDRESS 0x41B4 R
QFPROM_CORR_ROM_PATCH_ROW0_MSB RESET_VALUE 0x00XXXXXX
	SPARE3 BIT[23:17]
	PATCH_ADDR BIT[16:1]
	PATCH_EN BIT[0]

QFPROM_CORR_FEC_EN_LSB ADDRESS 0x42B0 RW
QFPROM_CORR_FEC_EN_LSB RESET_VALUE 0xXXXXXXXX
	REGION31_FEC_EN BIT[31]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION30_FEC_EN BIT[30]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION29_FEC_EN BIT[29]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION28_FEC_EN BIT[28]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION27_FEC_EN BIT[27]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION26_FEC_EN BIT[26]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION25_FEC_EN BIT[25]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION24_FEC_EN BIT[24]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION23_FEC_EN BIT[23]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION22_FEC_EN BIT[22]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION21_FEC_EN BIT[21]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION20_FEC_EN BIT[20]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION19_FEC_EN BIT[19]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION18_FEC_EN BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION17_FEC_EN BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION16_FEC_EN BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION15_FEC_EN BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION14_FEC_EN BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION13_FEC_EN BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION12_FEC_EN BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION11_FEC_EN BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION10_FEC_EN BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION9_FEC_EN BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION8_FEC_EN BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION7_FEC_EN BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION6_FEC_EN BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION5_FEC_EN BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION4_FEC_EN BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION3_FEC_EN BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION2_FEC_EN BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION1_FEC_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	REGION0_FEC_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QFPROM_CORR_FEC_EN_MSB ADDRESS 0x42B4 R
QFPROM_CORR_FEC_EN_MSB RESET_VALUE 0xXXXXXXXX
	FEC_EN_REDUNDANCY BIT[31:0]

QFPROM_CORR_SPARE_REG16_LSB ADDRESS 0x42B8 R
QFPROM_CORR_SPARE_REG16_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG16_MSB ADDRESS 0x42BC R
QFPROM_CORR_SPARE_REG16_MSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31]
	FEC_VALUE BIT[30:24]
	SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG17_LSB ADDRESS 0x42C0 R
QFPROM_CORR_SPARE_REG17_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG17_MSB ADDRESS 0x42C4 R
QFPROM_CORR_SPARE_REG17_MSB RESET_VALUE 0x00XXXXXX
	SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG18_LSB ADDRESS 0x42C8 R
QFPROM_CORR_SPARE_REG18_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG18_MSB ADDRESS 0x42CC R
QFPROM_CORR_SPARE_REG18_MSB RESET_VALUE 0x00XXXXXX
	SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG19_LSB ADDRESS 0x42D0 R
QFPROM_CORR_SPARE_REG19_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG19_MSB ADDRESS 0x42D4 RW
QFPROM_CORR_SPARE_REG19_MSB RESET_VALUE 0x00XXXXXX
	SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG20_LSB ADDRESS 0x42D8 RW
QFPROM_CORR_SPARE_REG20_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG20_MSB ADDRESS 0x42DC RW
QFPROM_CORR_SPARE_REG20_MSB RESET_VALUE 0x00XXXXXX
	SPARE1 BIT[23:0]

QFPROM_CORR_SPARE_REG21_LSB ADDRESS 0x42E0 RW
QFPROM_CORR_SPARE_REG21_LSB RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:0]

QFPROM_CORR_SPARE_REG21_MSB ADDRESS 0x42E4 RW
QFPROM_CORR_SPARE_REG21_MSB RESET_VALUE 0x00XXXXXX
	SPARE1 BIT[23:0]

QFPROM_CORR_ACC_PRIVATEn(n):(0)-(39) ARRAY 0x00004400+0x4*n
QFPROM_CORR_ACC_PRIVATE0 ADDRESS 0x4400 R
QFPROM_CORR_ACC_PRIVATE0 RESET_VALUE 0xXXXXXXXX
	ACC_PRIVATE BIT[31:0]

SEC_CTRL_HW_VERSION ADDRESS 0x6000 R
SEC_CTRL_HW_VERSION RESET_VALUE 0x40010000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

FEATURE_CONFIG0 ADDRESS 0x6004 R
FEATURE_CONFIG0 RESET_VALUE 0xXXXXXXXX
	MSMC_MODEM_VU_EN BIT[31:26]
	MSMC_NAV_EN BIT[25]
	MSMC_LDO_EN BIT[24]
	MSMC_ECS_EN BIT[23]
	MSMC_MODEM_WCDMA_EN BIT[22:21]
	MSMC_MODEM_TDSCDMA_EN BIT[20:19]
	MSMC_MODEM_LTE_EN BIT[18:17]
	MSMC_MODEM_LTE_ABOVE_CAT2_EN BIT[16:15]
	MSMC_MODEM_LTE_ABOVE_CAT1_EN BIT[14:13]
	MSMC_MODEM_HSPA_MIMO_EN BIT[12:11]
	MSMC_MODEM_HSPA_EN BIT[10:9]
	MSMC_MODEM_HSPA_DC_EN BIT[8:7]
	MSMC_MODEM_GENRAN_EN BIT[6:5]
	MSMC_MODEM_EN BIT[4]
	MSMC_MODEM_DO_EN BIT[3:2]
	MSMC_MODEM_1X_EN BIT[1:0]

FEATURE_CONFIG1 ADDRESS 0x6008 R
FEATURE_CONFIG1 RESET_VALUE 0xXXXXXXXX
	SDC_EMMC_MODE1P2_FORCE_GPIO BIT[31]
	SPARE BIT[30:20]
	MSMC_MDSP_FW_EN BIT[19:8]
	MSMC_SPARE BIT[7:6]
	MSMC_MODEM_VU_EN BIT[5:0]

FEATURE_CONFIG2 ADDRESS 0x600C R
FEATURE_CONFIG2 RESET_VALUE 0xXXXXXXXX
	ACC_DISABLE BIT[31]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SHADOW_READ_DISABLE BIT[30]
	SPARE1 BIT[29:28]
	FUSE_SMT_PERM_ENABLE BIT[27]
	FUSE_RCP_BYPASS_ENABLE BIT[26]
	MSMC_SMMU_BYPASS_DISABLE BIT[25]
	MSMC_GPIO_SLIMBUS_PD_DISABLE BIT[24]
	FUSE_PCIE20_RC_DISABLE BIT[23]
	MSMC_PCIE_DISABLE BIT[22]
	NDINT_DISABLE BIT[21]
	QC_DAP_DEVICEEN_DISABLE BIT[20]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_DAP_SPNIDEN_DISABLE BIT[19]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_DAP_SPIDEN_DISABLE BIT[18]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_DAP_NIDEN_DISABLE BIT[17]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_DAP_DBGEN_DISABLE BIT[16]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_SPNIDEN_DISABLE BIT[15]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_SPIDEN_DISABLE BIT[14]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_NIDEN_DISABLE BIT[13]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_APPS_DBGEN_DISABLE BIT[12]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_SPARE1_DISABLE BIT[11]
	QC_SPARE0_DISABLE BIT[10]
	QC_VENUS_0_DBGEN_DISABLE BIT[9]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_RPM_DAPEN_DISABLE BIT[8]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_RPM_WCSS_NIDEN_DISABLE BIT[7]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_RPM_DBGEN_DISABLE BIT[6]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_WCSS_DBGEN_DISABLE BIT[5]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_MSS_NIDEN_DISABLE BIT[4]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QC_MSS_DBGEN_DISABLE BIT[3]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	QDI_SPMI_DISABLE BIT[2]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SM_BIST_DISABLE BIT[1]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	TIC_DISABLE BIT[0]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

FEATURE_CONFIG3 ADDRESS 0x6010 R
FEATURE_CONFIG3 RESET_VALUE 0xXXXXXXXX
	SEC_TAP_ACCESS_DISABLE BIT[31:27]
	TAP_CJI_CORE_SEL_DISABLE BIT[26]
	TAP_INSTR_DISABLE BIT[25:14]
	SPARE1 BIT[13:10]
	MODEM_PBL_PATCH_VERSION BIT[9:5]
	APPS_PBL_PATCH_VERSION BIT[4:0]

FEATURE_CONFIG4 ADDRESS 0x6014 R
FEATURE_CONFIG4 RESET_VALUE 0xXXXXXXXX
	TAP_GEN_SPARE_INSTR_DISABLE_31_0 BIT[31:0]

FEATURE_CONFIG5 ADDRESS 0x6018 R
FEATURE_CONFIG5 RESET_VALUE 0xXXXXXXXX
	STACKED_MEMORY_ID BIT[31:28]
	APSS_BOOT_TRIGGER_DISABLE BIT[27]
	MODEM_PBL_PLL_CTRL BIT[26:23]
	APPS_PBL_PLL_CTRL BIT[22:19]
	APPS_BOOT_FSM_CFG BIT[18]
	APPS_BOOT_FSM_DELAY BIT[17:16]
	BOOT_ROM_PATCH_SEL_EN_USB_PHY_TUNE BIT[15]
	USB_SS_ENABLE BIT[14]
	APPS_PBL_BOOT_SPEED BIT[13:12]
		XO VALUE 0x0
		ENUM_384_MHZ VALUE 0x1
		ENUM_614_4_MHZ VALUE 0x2
		ENUM_998_4_MHZ VALUE 0x3
	APPS_BOOT_FROM_ROM BIT[11]
	MSA_ENA BIT[10]
	FORCE_MSA_AUTH_EN BIT[9]
		MODEM_IMAGE_NOT_AUTHENTICATED VALUE 0x0
		FORCE_MODEM_IMAGE_AUTHENTICATION VALUE 0x1
	SPARE_8_7 BIT[8:7]
	MODEM_BOOT_FROM_ROM BIT[6]
	BOOT_ROM_PATCH_DISABLE BIT[5]
		ENABLE_PATCHING VALUE 0x0
		DISABLE_PATCHING VALUE 0x1
	TAP_GEN_SPARE_INSTR_DISABLE_36_32 BIT[4:0]

OEM_CONFIG0 ADDRESS 0x601C R
OEM_CONFIG0 RESET_VALUE 0xXXXXXXXX
	SPARE0 BIT[31:24]
	SPARE_REG21_SECURE BIT[23]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	PBL_LOG_DISABLE BIT[22]
	ROOT_CERT_TOTAL_NUM BIT[21:18]
	SPARE_REG20_SECURE BIT[17]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	SPARE_REG19_SECURE BIT[16]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	SPARE_REG18_SECURE BIT[15]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	SPARE_REG17_SECURE BIT[14]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	SPARE_REG16_SECURE BIT[13]
		NOT_SECURE VALUE 0x0
		SECURE VALUE 0x1
	WDOG_EN BIT[12]
		USE_GPIO VALUE 0x0
		IGNORE_GPIO_ENABLE_WDOG VALUE 0x1
	SPDM_SECURE_MODE BIT[11]
		NORMAL_MODE VALUE 0x0
		SECURE_MODE VALUE 0x1
	ALT_SD_PORT_FOR_BOOT BIT[10]
		BOOT_FROM_SD_CARD_CONNECTED_ON_SDC2_PORT VALUE 0x0
		BOOT_FROM_SD_CARD_CONNECTED_ON_SDC3_PORT VALUE 0x1
	SDC_EMMC_MODE1P2_GPIO_DISABLE BIT[9]
	SDC_EMMC_MODE1P2_EN BIT[8]
	FAST_BOOT BIT[7:5]
		DEFAULT VALUE 0x0
		PCIE VALUE 0x1
		USB VALUE 0x2
		EMMC_USB VALUE 0x3
	SDCC_MCLK_BOOT_FREQ BIT[4]
		ENUM_19_2_MHZ VALUE 0x0
		ENUM_25_MHZ VALUE 0x1
	FORCE_DLOAD_DISABLE BIT[3]
		USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB VALUE 0x0
		NOT_USE_FORCE_USB_BOOT_PIN VALUE 0x1
	SPARE BIT[2]
	ENUM_TIMEOUT BIT[1]
		TIMEOUT_DISABLED VALUE 0x0
		TIMEOUT_ENABLED_90S VALUE 0x1
	E_DLOAD_DISABLE BIT[0]
		DOWNLOADER_ENABLED VALUE 0x0
		DOWNLOADER_DISABLED VALUE 0x1

OEM_CONFIG1 ADDRESS 0x6020 R
OEM_CONFIG1 RESET_VALUE 0xXXXXXXXX
	SPARE1 BIT[31:23]
	ANTI_ROLLBACK_FEATURE_EN BIT[22:19]
	DAP_DEVICEEN_DISABLE BIT[18]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DAP_SPNIDEN_DISABLE BIT[17]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DAP_SPIDEN_DISABLE BIT[16]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DAP_NIDEN_DISABLE BIT[15]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DAP_DBGEN_DISABLE BIT[14]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_SPNIDEN_DISABLE BIT[13]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_SPIDEN_DISABLE BIT[12]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_NIDEN_DISABLE BIT[11]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	APPS_DBGEN_DISABLE BIT[10]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	SPARE1_DISABLE BIT[9]
	SPARE0_DISABLE BIT[8]
	VENUS_0_DBGEN_DISABLE BIT[7]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	RPM_DAPEN_DISABLE BIT[6]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	RPM_WCSS_NIDEN_DISABLE BIT[5]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	RPM_DBGEN_DISABLE BIT[4]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	WCSS_DBGEN_DISABLE BIT[3]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MSS_NIDEN_DISABLE BIT[2]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	MSS_DBGEN_DISABLE BIT[1]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	ALL_DEBUG_DISABLE BIT[0]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

OEM_CONFIG2 ADDRESS 0x6024 R
OEM_CONFIG2 RESET_VALUE 0xXXXXXXXX
	OEM_PRODUCT_ID BIT[31:16]
	OEM_HW_ID BIT[15:0]

OEM_CONFIG3 ADDRESS 0x6028 R
OEM_CONFIG3 RESET_VALUE 0xXXXXXXXX
	PERIPH_VID BIT[31:16]
	PERIPH_PID BIT[15:0]

BOOT_CONFIG ADDRESS 0x602C R
BOOT_CONFIG RESET_VALUE 0x00000XXX
	USB_SS_ENABLE BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	FORCE_MSA_AUTH_EN BIT[8]
		DOES_NOT_FORCE_CODE_AUTHENTICATION_FOR_SECURE_BOOT VALUE 0x0
		FORCE_CODE_AUTHENTICATION_FOR_SECURE_BOOT VALUE 0x1
	APPS_PBL_BOOT_SPEED BIT[7:6]
		XO VALUE 0x0
		ENUM_384_MHZ VALUE 0x1
		ENUM_614_4_MHZ VALUE 0x2
		ENUM_998_4_MHZ VALUE 0x3
	APPS_BOOT_FROM_ROM BIT[5]
	FAST_BOOT BIT[4:1]
		DEFAULT VALUE 0x0
		PCIE VALUE 0x1
		USB VALUE 0x2
		EMMC_USB VALUE 0x3
	WDOG_EN BIT[0]
		GPIO_CONTROLLED VALUE 0x0
		ENABLE_WDOG VALUE 0x1

SECURE_BOOTn(n):(1)-(7) ARRAY 0x00006030+0x4*n
SECURE_BOOT1 ADDRESS 0x6034 R
SECURE_BOOT1 RESET_VALUE 0x00000XXX
	FUSE_SRC BIT[8]
		QUALCOMM VALUE 0x0
		OEM VALUE 0x1
	USE_SERIAL_NUM BIT[6]
		USE_OEM_ID VALUE 0x0
		USE_SERIAL_NUM VALUE 0x1
	AUTH_EN BIT[5]
	PK_HASH_IN_FUSE BIT[4]
		SHA_256_HASH_OF_ROOT_CERTIFICATE_IS_IN_ROM VALUE 0x0
		SHA_256_HASH_OF_ROOT_CERTIFICATE_IS_IN_PK_HASH VALUE 0x1
	ROM_PK_HASH_INDEX BIT[3:0]

OVERRIDE_0 ADDRESS 0x6058 RW
OVERRIDE_0 RESET_VALUE 0x00000000
	TX_DISABLE BIT[28]
		ENABLE_TX VALUE 0x0
		DISABLE_TX VALUE 0x1
	SDC_EMMC_MODE1P2_EN BIT[1]
		ENUM_1_8V_SELECTION VALUE 0x0
		ENUM_1_2V_SELECTION VALUE 0x1
	SDC_EMMC_MODE1P2_OVERRIDE BIT[0]
		DO_NOT_OVERRIDE VALUE 0x0
		OVERRIDE VALUE 0x1

OVERRIDE_1 ADDRESS 0x605C RW
OVERRIDE_1 RESET_VALUE 0x00000000
	OVERRIDE_1 BIT[31:0]

OVERRIDE_2 ADDRESS 0x6060 RW
OVERRIDE_2 RESET_VALUE 0x00000000
	OVRID_DAP_DEVICEEN_DISABLE BIT[21]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_DAP_NIDEN_DISABLE BIT[20]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_DAP_DBGEN_DISABLE BIT[19]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_APPS_NIDEN_DISABLE BIT[18]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_APPS_DBGEN_DISABLE BIT[17]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_SPARE1_DISABLE BIT[16]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_SPARE0_DISABLE BIT[15]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_VENUS_0_DBGEN_DISABLE BIT[14]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_RPM_DAPEN_DISABLE BIT[13]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_RPM_WCSS_NIDEN_DISABLE BIT[12]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_RPM_DBGEN_DISABLE BIT[11]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_WCSS_DBGEN_DISABLE BIT[10]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1

OVERRIDE_3 ADDRESS 0x6064 RW
OVERRIDE_3 RESET_VALUE 0x00000000
	OVRID_DAP_SPNIDEN_DISABLE BIT[4]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_DAP_SPIDEN_DISABLE BIT[3]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_APPS_SPNIDEN_DISABLE BIT[2]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_APPS_SPIDEN_DISABLE BIT[1]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_SPDM_SECURE_MODE BIT[0]
		FUSE_VALUE VALUE 0x0
		NORMAL_MODE VALUE 0x1

OVERRIDE_4 ADDRESS 0x6068 RW
OVERRIDE_4 RESET_VALUE 0x00000000
	OVRID_MSS_NIDEN_DISABLE BIT[1]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1
	OVRID_MSS_DBGEN_DISABLE BIT[0]
		FUSE_VALUE VALUE 0x0
		QC_FUSE_VALUE VALUE 0x1

CAPT_SEC_GPIO ADDRESS 0x606C RW
CAPT_SEC_GPIO RESET_VALUE 0x000XXXXX
	SDC_EMMC_MODE1P2_EN BIT[16]
	FORCE_USB_BOOT_GPIO BIT[15]
	BOOT_CONFIG_GPIO BIT[14:0]

APP_PROC_CFG ADDRESS 0x6070 RW
APP_PROC_CFG RESET_VALUE 0x00F0000C
	WCSS_DBG_NIDEN BIT[23]
	RPM_DBG_NIDEN BIT[22]
	DAP_DBG_NIDEN BIT[21]
	DAP_DBG_SPNIDEN BIT[20]
	APPS_CFG_MISC3 BIT[19:16]
	APPS_CFG_MISC2 BIT[15:12]
	APPS_CFG_MISC1 BIT[11:8]
	APPS_CFG_MISC0 BIT[7:4]
	APPS_DBG_NIDEN BIT[3]
	APPS_DBG_SPNIDEN BIT[2]
	APPS_CP15_DISABLE BIT[1]
	APPS_CFG_NMFI BIT[0]
		NORMAL VALUE 0x0
		DISABLE VALUE 0x1

MSS_PROC_CFG ADDRESS 0x6074 RW
MSS_PROC_CFG RESET_VALUE 0x00000001
	MSS_DBG_NIDEN BIT[0]

QFPROM_CLK_CTL ADDRESS 0x6078 RW
QFPROM_CLK_CTL RESET_VALUE 0x00000000
	CLK_HALT BIT[0]
		CLK_ENABLED VALUE 0x0
		CLK_DISABLED VALUE 0x1

JTAG_ID ADDRESS 0x607C R
JTAG_ID RESET_VALUE 0xXXXXXXXX
	JTAG_ID BIT[31:0]

OEM_ID ADDRESS 0x6080 R
OEM_ID RESET_VALUE 0xXXXXXXXX
	OEM_ID BIT[31:16]
	OEM_PRODUCT_ID BIT[15:0]

TEST_BUS_SEL ADDRESS 0x6084 RW
TEST_BUS_SEL RESET_VALUE 0x00000000
	TEST_EN BIT[3]
		DEBUG_DISABLED VALUE 0x0
		DEBUG_ENABLED VALUE 0x1
	TEST_SELECT BIT[2:0]
		FUSE_SENSE VALUE 0x0
		QFPROM_ARBITER VALUE 0x1
		SW VALUE 0x2
		ACC VALUE 0x3
		RESERVED4 VALUE 0x4
		AHB2AHB_SLAVE VALUE 0x5
		AHB2AHB_MASTER VALUE 0x6

SPDM_DYN_SECURE_MODE ADDRESS 0x6088 RW
SPDM_DYN_SECURE_MODE RESET_VALUE 0x00000000
	SECURE_MODE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SECURITY_CONTROL.APU1132_11 (level 2)
----------------------------------------------------------------------------------------
apu1132_11 MODULE OFFSET=SECURITY_CONTROL+0x00007000 MAX=SECURITY_CONTROL+0x0000777F APRE=SEC_CTRL_APU_ SPRE=SEC_CTRL_APU_ BPRE=SEC_CTRL_APU_ ABPRE=SEC_CTRL_APU_ FPRE=SEC_CTRL_APU_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001C0A
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A0A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(10,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_RGn_WACRm(n,m):(0,0)-(10,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_RGn_SCR(n):(0)-(10) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_RGn_MCR(n):(0)-(10) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.SPDM_WRAPPER_TOP (level 1)
----------------------------------------------------------------------------------------
SPDM_WRAPPER_TOP BASE 0x60040000 SIZE=0x00008000 spdm_wrapper_topaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SPDM_WRAPPER_TOP.SPDM_SPDM_CREG (level 2)
----------------------------------------------------------------------------------------
spdm_spdm_creg MODULE OFFSET=SPDM_WRAPPER_TOP+0x00000000 MAX=SPDM_WRAPPER_TOP+0x0000011F APRE=SPDM_ SPRE=SPDM_ BPRE=SPDM_ ABPRE=SPDM_ FPRE=SPDM_

CREG_CFG0 ADDRESS 0x0000 RW
CREG_CFG0 RESET_VALUE 0x00000000
	OFFLINE_CGC BIT[0]
		CLOCK_GATED VALUE 0x0
		CLOCK_ENABLED VALUE 0x1

CREG_HW_INFO ADDRESS 0x0004 R
CREG_HW_INFO RESET_VALUE 0x02000300
	MAJOR BIT[31:24]
	BRANCH BIT[23:16]
	MINOR BIT[15:8]
	ECO BIT[7:0]

CREG_HW_VERSION ADDRESS 0x0008 R
CREG_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

CREG_MUTEX_0 ADDRESS 0x0100 RW
CREG_MUTEX_0 RESET_VALUE 0x00000000
	OWNER_ID BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SPDM_WRAPPER_TOP.SPDM_SPDM_OLEM (level 2)
----------------------------------------------------------------------------------------
spdm_spdm_olem MODULE OFFSET=SPDM_WRAPPER_TOP+0x00001000 MAX=SPDM_WRAPPER_TOP+0x0000115B APRE=SPDM_ SPRE=SPDM_ BPRE=SPDM_ ABPRE=SPDM_ FPRE=SPDM_

OLEM_CFG0 ADDRESS 0x0000 RW
OLEM_CFG0 RESET_VALUE 0x00000000
	SW_HOLD_REQ BIT[28]
	DMA_ENA BIT[24]
	TIMED_RUN_ENA BIT[20]
	ITERATION_CNT BIT[15:0]

OLEM_CFG1 ADDRESS 0x0004 RW
OLEM_CFG1 RESET_VALUE 0x00000000
	INTERVAL_CNT BIT[31:0]

OLEM_CFG2 ADDRESS 0x0008 RW
OLEM_CFG2 RESET_VALUE 0x00000000
	START_ADDR BIT[31:0]

OLEM_CFG3 ADDRESS 0x000C RW
OLEM_CFG3 RESET_VALUE 0x00000000
	CYCLE_SW_RESET BIT[15:0]

OLEM_CFG4 ADDRESS 0x0010 RW
OLEM_CFG4 RESET_VALUE 0x00000000
	EVENT_SW_RESET BIT[31:0]

OLEM_CFG5 ADDRESS 0x0014 RW
OLEM_CFG5 RESET_VALUE 0x00000000
	MULTIBIT_SW_RESET BIT[7:0]

OLEM_CFG6 ADDRESS 0x0018 RW
OLEM_CFG6 RESET_VALUE 0x00000000
	EVENT_HOLD_MAX_ENA BIT[31:0]

OLEM_CYCLE_Cn_OUT(n):(0)-(15) ARRAY 0x00000020+0x4*n
OLEM_CYCLE_C0_OUT ADDRESS 0x0020 R
OLEM_CYCLE_C0_OUT RESET_VALUE 0x00000000
	RESULT BIT[31:0]

OLEM_EVENT_Cn_OUT(n):(0)-(31) ARRAY 0x000000A0+0x4*n
OLEM_EVENT_C0_OUT ADDRESS 0x00A0 R
OLEM_EVENT_C0_OUT RESET_VALUE 0x00000000
	RESULT BIT[31:0]

OLEM_MULTIBIT_Cn_OUT(n):(0)-(7) ARRAY 0x00000120+0x4*n
OLEM_MULTIBIT_C0_OUT ADDRESS 0x0120 R
OLEM_MULTIBIT_C0_OUT RESET_VALUE 0x00000000
	RESULT BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SPDM_WRAPPER_TOP.SPDM_SPDM_RTEM (level 2)
----------------------------------------------------------------------------------------
spdm_spdm_rtem MODULE OFFSET=SPDM_WRAPPER_TOP+0x00002000 MAX=SPDM_WRAPPER_TOP+0x00002317 APRE=SPDM_ SPRE=SPDM_ BPRE=SPDM_ ABPRE=SPDM_ FPRE=SPDM_

RT_LOW_THRESH_STATUS ADDRESS 0x0000 R
RT_LOW_THRESH_STATUS RESET_VALUE 0x00000000
	THRESH_CRSD BIT[31:0]

RT_HIGH_THRESH_STATUS ADDRESS 0x0004 R
RT_HIGH_THRESH_STATUS RESET_VALUE 0x00000000
	THRESH_CRSD BIT[31:0]

RT_LOW_IRQ_EN_n(n):(0)-(3) ARRAY 0x00000010+0x4*n
RT_LOW_IRQ_EN_0 ADDRESS 0x0010 RW
RT_LOW_IRQ_EN_0 RESET_VALUE 0x00000000
	LOW_IRQ_EN BIT[31:0]

RT_HIGH_IRQ_EN_n(n):(0)-(3) ARRAY 0x00000020+0x4*n
RT_HIGH_IRQ_EN_0 ADDRESS 0x0020 RW
RT_HIGH_IRQ_EN_0 RESET_VALUE 0x00000000
	HIGH_IRQ_EN BIT[31:0]

RT_IRQ_TIMER_n(n):(0)-(3) ARRAY 0x00000030+0x4*n
RT_IRQ_TIMER_0 ADDRESS 0x0030 R
RT_IRQ_TIMER_0 RESET_VALUE 0x00000000
	TIMER BIT[31:0]

RT_DIAG_MUX_SEL ADDRESS 0x0040 RW
RT_DIAG_MUX_SEL RESET_VALUE 0x00000000
	SEL_3 BIT[28:24]
	SEL_2 BIT[20:16]
	SEL_1 BIT[12:8]
	SEL_0 BIT[4:0]

RT_MON_EN ADDRESS 0x0050 RW
RT_MON_EN RESET_VALUE 0x00000000
	EN BIT[31:0]
		DISABLE VALUE 0x00000000
		ENABLE VALUE 0x00000001

RT_MON_EN_SET ADDRESS 0x0054 C
RT_MON_EN_SET RESET_VALUE 0x00000000
	SET BIT[31:0]
		NO_EFFECT VALUE 0x00000000
		ENABLE VALUE 0x00000001

RT_MON_EN_CLEAR ADDRESS 0x0058 C
RT_MON_EN_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[31:0]
		NO_EFFECT VALUE 0x00000000
		DISABLE VALUE 0x00000001

RT_MON_RST ADDRESS 0x0060 RW
RT_MON_RST RESET_VALUE 0x00000000
	RST BIT[31:0]
		NORMAL_OPERATION VALUE 0x00000000
		RESET VALUE 0x00000001

RT_MON_RST_SET ADDRESS 0x0064 C
RT_MON_RST_SET RESET_VALUE 0x00000000
	SET BIT[31:0]
		NO_EFFECT VALUE 0x00000000
		RESET VALUE 0x00000001

RT_MON_RST_CLEAR ADDRESS 0x0068 C
RT_MON_RST_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[31:0]
		NO_EFFECT VALUE 0x00000000
		BRING_OUT_OF_RESET VALUE 0x00000001

RT_MON_CFG_n(n):(0)-(31) ARRAY 0x00000100+0x10*n
RT_MON_CFG_0 ADDRESS 0x0100 RW
RT_MON_CFG_0 RESET_VALUE 0x00000000
	EDGE_DET_EN BIT[31]
	BUCKET_SIZE BIT[30:8]
	ALPHA_UP BIT[7:4]
		BUCKET_1 VALUE 0x0
		BUCKETS_2 VALUE 0x1
		BUCKETS_4 VALUE 0x2
		BUCKETS_32768 VALUE 0xF
	ALPHA_DOWN BIT[3:0]
		BUCKET_1 VALUE 0x0
		BUCKETS_2 VALUE 0x1
		BUCKETS_4 VALUE 0x2
		BUCKETS_32768 VALUE 0xF

RT_THRESH_CFG_n(n):(0)-(31) ARRAY 0x00000104+0x10*n
RT_THRESH_CFG_0 ADDRESS 0x0104 RW
RT_THRESH_CFG_0 RESET_VALUE 0x00000000
	HIGH_THRESH BIT[31:24]
	LOW_THRESH BIT[23:16]
	FILTER_START BIT[7:0]

RT_MON_STATUS_n(n):(0)-(31) ARRAY 0x00000108+0x10*n
RT_MON_STATUS_0 ADDRESS 0x0108 R
RT_MON_STATUS_0 RESET_VALUE 0x00000000
	HIGH_THRESH_CRSD BIT[31]
	LOW_THRESH_CRSD BIT[30]
	MON_INPUT BIT[25]
	BUCKET_ACCUM_OUTPUT BIT[24]
	MON_OUTPUT BIT[23:16]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SPDM_WRAPPER_TOP.SPDM_SPDM_SREG (level 2)
----------------------------------------------------------------------------------------
spdm_spdm_sreg MODULE OFFSET=SPDM_WRAPPER_TOP+0x00004000 MAX=SPDM_WRAPPER_TOP+0x0000411F APRE=SPDM_ SPRE=SPDM_ BPRE=SPDM_ ABPRE=SPDM_ FPRE=SPDM_

SREG_CFG0 ADDRESS 0x0000 RW
SREG_CFG0 RESET_VALUE 0x00000000
	RT_SECURITY_ENA BIT[0]

SREG_CFG1 ADDRESS 0x0004 RW
SREG_CFG1 RESET_VALUE 0x00000000
	RT_SECURITY_MASK BIT[31:0]

SREG_MUTEX_0 ADDRESS 0x0100 RW
SREG_MUTEX_0 RESET_VALUE 0x00000000
	OWNER_ID BIT[4:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.TLMM (level 1)
----------------------------------------------------------------------------------------
TLMM BASE 0x61000000 SIZE=0x00400000 tlmmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.TLMM.TLMM_MPU1132_16_M22L12_AHB (level 2)
----------------------------------------------------------------------------------------
tlmm_mpu1132_16_m22l12_ahb MODULE OFFSET=TLMM+0x00300000 MAX=TLMM+0x003009FF APRE=TLMM_ SPRE=TLMM_ BPRE=TLMM_ ABPRE=TLMM_ FPRE=TLMM_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[22:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[22:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[22:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[22:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x160C2C0F
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(15,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(15,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(15) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x007FF000
	ADDR BIT[22:12]

XPU_PRTn_END0(n):(0)-(15) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x007FF000
	ADDR BIT[22:12]

XPU_PRTn_SCR(n):(0)-(15) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(15) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(15) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(15) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.TLMM.TLMM_CSR (level 2)
----------------------------------------------------------------------------------------
tlmm_csr MODULE OFFSET=TLMM+0x00000000 MAX=TLMM+0x002FFFFF APRE= SPRE= BPRE= ABPRE= FPRE=

TLMM_GPIO_CFGn(n):(0)-(99) ARRAY 0x00000000+0x1000*n
TLMM_GPIO_CFG0 ADDRESS 0x0000 RW
TLMM_GPIO_CFG0 RESET_VALUE 0x00000001
	GPIO_HIHYS_EN BIT[10]
	GPIO_OE BIT[9]
	DRV_STRENGTH BIT[8:6]
		DRV_2_MA VALUE 0x0
		DRV_4_MA VALUE 0x1
		DRV_6_MA VALUE 0x2
		DRV_8_MA VALUE 0x3
		DRV_10_MA VALUE 0x4
		DRV_12_MA VALUE 0x5
		DRV_14_MA VALUE 0x6
		DRV_16_MA VALUE 0x7
	FUNC_SEL BIT[5:2]
	GPIO_PULL BIT[1:0]
		NO_PULL VALUE 0x0
		PULL_DOWN VALUE 0x1
		KEEPER VALUE 0x2
		PULL_UP VALUE 0x3

TLMM_GPIO_IN_OUTn(n):(0)-(99) ARRAY 0x00000004+0x1000*n
TLMM_GPIO_IN_OUT0 ADDRESS 0x0004 RW
TLMM_GPIO_IN_OUT0 RESET_VALUE 0x00000000
	GPIO_OUT BIT[1]
	GPIO_IN BIT[0]

TLMM_GPIO_INTR_CFGn(n):(0)-(99) ARRAY 0x00000008+0x1000*n
TLMM_GPIO_INTR_CFG0 ADDRESS 0x0008 RW
TLMM_GPIO_INTR_CFG0 RESET_VALUE 0x000000E2
	DIR_CONN_EN BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TARGET_PROC BIT[7:5]
		WCSS VALUE 0x0
		SENSORS VALUE 0x1
		LPA_DSP VALUE 0x2
		RPM VALUE 0x3
		APSS VALUE 0x4
		MSS VALUE 0x5
		TZ VALUE 0x6
		NONE VALUE 0x7
	INTR_RAW_STATUS_EN BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	INTR_DECT_CTL BIT[3:2]
		LEVEL VALUE 0x0
		POS_EDGE VALUE 0x1
		NEG_EDGE VALUE 0x2
		DUAL_EDGE VALUE 0x3
	INTR_POL_CTL BIT[1]
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	INTR_ENABLE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_GPIO_INTR_STATUSn(n):(0)-(99) ARRAY 0x0000000C+0x1000*n
TLMM_GPIO_INTR_STATUS0 ADDRESS 0x000C RW
TLMM_GPIO_INTR_STATUS0 RESET_VALUE 0x00000000
	INTR_STATUS BIT[0]

TLMM_CLK_GATE_EN ADDRESS 0x100000 RW
TLMM_CLK_GATE_EN RESET_VALUE 0x00000000
	AHB_HCLK_EN BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SUMMARY_INTR_EN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	CRIF_READ_EN BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_IE_CTRL_DISABLE ADDRESS 0x100004 RW
TLMM_IE_CTRL_DISABLE RESET_VALUE 0x00000001
	SLIMBUS_GPIO_CORE_IE_CTRL BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	IE_CTRL_DISABLE BIT[0]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

TLMM_MPM_WAKEUP_INT_EN_0 ADDRESS 0x100008 RW
TLMM_MPM_WAKEUP_INT_EN_0 RESET_VALUE 0x00000000
	GPIO_61 BIT[26]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_15 BIT[25]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_56 BIT[24]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_55 BIT[23]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_54 BIT[22]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_53 BIT[21]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_51 BIT[20]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_50 BIT[19]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_43 BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_25 BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_24 BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_22 BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_21 BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_19 BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_18 BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_17 BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_16 BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_14 BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_13 BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_12 BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_11 BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_10 BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_9 BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_6 BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_5 BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_2 BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_1 BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_MPM_WAKEUP_INT_EN_1 ADDRESS 0x10000C RW
TLMM_MPM_WAKEUP_INT_EN_1 RESET_VALUE 0x00000000
	SDC1_DATA_3 BIT[26]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SDC1_DATA_1 BIT[25]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SRST_N BIT[24]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_95 BIT[23]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_94 BIT[22]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_93 BIT[21]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_92 BIT[20]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_91 BIT[19]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_88 BIT[18]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_87 BIT[17]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_86 BIT[16]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_85 BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_84 BIT[14]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_83 BIT[13]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_82 BIT[12]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_77 BIT[11]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_70 BIT[10]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_68 BIT[9]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_67 BIT[8]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_66 BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_65 BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_64 BIT[5]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_63 BIT[4]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_62 BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_60 BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_81 BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	GPIO_58 BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_INT_JTAG_CTL ADDRESS 0x110000 RW
TLMM_INT_JTAG_CTL RESET_VALUE 0x00000007
	APSS_TAP_ENA BIT[3]
	QDSS_TAP_ENA BIT[2]
	ACC_TAP_ENA BIT[1]
	MSM_TAP_ENA BIT[0]

TLMM_ETM_MODE ADDRESS 0x110004 RW
TLMM_ETM_MODE RESET_VALUE 0x00000000
	TRACE_OVER_SDC1 BIT[1:0]
		MODE0 VALUE 0x0
		MODE1 VALUE 0x1
		MODE2 VALUE 0x2
		MODE3 VALUE 0x3

TLMM_DBG_BUS_OUT_SEL ADDRESS 0x110008 RW
TLMM_DBG_BUS_OUT_SEL RESET_VALUE 0x00000000
	QDSS_ETM_BYTE_SHIFT BIT[2]
	COPY_SEL BIT[1:0]
		COPY_A VALUE 0x0
		COPY_B VALUE 0x1
		COPY_C VALUE 0x2
		COPY_D VALUE 0x3

TLMM_CHIP_MODE ADDRESS 0x11000C R
TLMM_CHIP_MODE RESET_VALUE 0x0000000X
	MODE1_PIN BIT[1]
	MODE0_PIN BIT[0]

TLMM_SPARE ADDRESS 0x10E000 RW
TLMM_SPARE RESET_VALUE 0x00000000
	SPARE BIT[31:8]
	MISC BIT[7:0]

SPARE1 ADDRESS 0x11001C RW
SPARE1 RESET_VALUE 0x00000000
	MISC1 BIT[31:1]
	SDC1_CLK_ONTO_DEBUG_BUS BIT[0]

SPARE2 ADDRESS 0x110020 RW
SPARE2 RESET_VALUE 0x00000000
	MISC2 BIT[31:0]

TLMM_HW_REVISION_NUMBER ADDRESS 0x110010 R
TLMM_HW_REVISION_NUMBER RESET_VALUE 0xXXXXXXXX
	VERSION_ID BIT[31:28]
		FIRST_TAPE_OUT VALUE 0x0
	PARTNUM BIT[27:12]
	QUALCOMM_MFG_ID BIT[11:1]
	START_BIT BIT[0]

TLMM_PERIPH_CHAR_TEST_MODE ADDRESS 0x110014 RW
TLMM_PERIPH_CHAR_TEST_MODE RESET_VALUE 0x00000000
	CHAR_TEST_MODE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_EBI2_EMMC_GPIO_CFG ADDRESS 0x111000 RW
TLMM_EBI2_EMMC_GPIO_CFG RESET_VALUE 0x00000000
	EMMC_BOOT_SELECT BIT[2]
	EBI2_BOOT_SELECT BIT[1]
	PBL_DEBUG BIT[0]

TLMM_RFFE_CTL ADDRESS 0x108000 RW
TLMM_RFFE_CTL RESET_VALUE 0x00000000
	RFFE7_DATA_SR_CTL_EN BIT[27:26]
	RFFE7_CLK_SR_CTL_EN BIT[25:24]
	RFFE6_DATA_SR_CTL_EN BIT[23:22]
	RFFE6_CLK_SR_CTL_EN BIT[21:20]
	RFFE5_DATA_SR_CTL_EN BIT[19:18]
	RFFE5_CLK_SR_CTL_EN BIT[17:16]
	RFFE4_DATA_SR_CTL_EN BIT[15:14]
	RFFE4_CLK_SR_CTL_EN BIT[13:12]
	RFFE3_DATA_SR_CTL_EN BIT[11:10]
	RFFE3_CLK_SR_CTL_EN BIT[9:8]
	RFFE2_DATA_SR_CTL_EN BIT[7:6]
	RFFE2_CLK_SR_CTL_EN BIT[5:4]
	RFFE1_DATA_SR_CTL_EN BIT[3:2]
	RFFE1_CLK_SR_CTL_EN BIT[1:0]

TLMM_RESOUT_HDRV_CTL ADDRESS 0x10D000 RW
TLMM_RESOUT_HDRV_CTL RESET_VALUE 0x00000001
	RESOUT_N_HDRV BIT[2:0]

TLMM_JTAG_HDRV_CTL ADDRESS 0x10C000 RW
TLMM_JTAG_HDRV_CTL RESET_VALUE 0x000003DB
	TDI_PULL BIT[9:8]
	TMS_PULL BIT[7:6]
	TMS_HDRV BIT[5:3]
	TDO_HDRV BIT[2:0]

TLMM_PMIC_HDRV_PULL_CTL ADDRESS 0x10B000 RW
TLMM_PMIC_HDRV_PULL_CTL RESET_VALUE 0x00FC581B
	PMIC_SPMI_DATA_HYS_CTL BIT[23]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PMIC_SPMI_CLK_HYS_CTL BIT[22]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	PMIC_SPMI_DATA_SR_CTL_EN BIT[21:20]
	PMIC_SPMI_CLK_SR_CTL_EN BIT[19:18]
	PMIC_SPMI_DATA_SEN_EN BIT[17]
	PMIC_SPMI_CLK_SEN_EN BIT[16]
	PMIC_SPMI_DATA_PULL BIT[15:14]
	PMIC_SPMI_CLK_PULL BIT[13:12]
	PSHOLD_HDRV BIT[11:9]
	CXO_EN_HDRV BIT[8:6]
	PMIC_SPMI_DATA_HDRV BIT[5:3]
	PMIC_SPMI_CLK_HDRV BIT[2:0]

TLMM_SDC1_HDRV_PULL_CTL ADDRESS 0x10A000 RW
TLMM_SDC1_HDRV_PULL_CTL RESET_VALUE 0x00000BDB
	SDC1_HYS_CTL BIT[15]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	SDC1_CLK_PULL BIT[14:13]
	SDC1_CMD_PULL BIT[12:11]
	SDC1_DATA_PULL BIT[10:9]
	SDC1_CLK_HDRV BIT[8:6]
	SDC1_CMD_HDRV BIT[5:3]
	SDC1_DATA_HDRV BIT[2:0]

TLMM_SLIMBUS_CTL ADDRESS 0x109000 RW
TLMM_SLIMBUS_CTL RESET_VALUE 0x00000000
	SR_CTL_EN BIT[1:0]

TLMM_MODE_PULL_CTL ADDRESS 0x107000 RW
TLMM_MODE_PULL_CTL RESET_VALUE 0x00000005
	MODE_1_PULL BIT[3:2]
	MODE_0_PULL BIT[1:0]

RCP_SWITCH_CTL ADDRESS 0x112000 RW
RCP_SWITCH_CTL RESET_VALUE 0x00000000
	RCP_ATB_SEL_1 BIT[6:4]
	RCP_ATB_SEL_0 BIT[3:1]
	RCP_SWITCH_BYPASS BIT[0]

TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL ADDRESS 0x19C000 RW
TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL RESET_VALUE 0x00000000
	QDSD_HDRV_PULL_DEBUG_GPIO_REG BIT[31:0]

TLMM_QDSD_BOOT_CTL ADDRESS 0x19D000 RW
TLMM_QDSD_BOOT_CTL RESET_VALUE 0x00000000
	QDSD_BOOT_REG BIT[15:0]

TLMM_QDSD_CONFIG_CTL ADDRESS 0x19E000 RW
TLMM_QDSD_CONFIG_CTL RESET_VALUE 0x00000000
	QDSD_CONFIG_REG BIT[31:0]

TLMM_QDSD_STATUS_CTL ADDRESS 0x19F000 R
TLMM_QDSD_STATUS_CTL RESET_VALUE 0x28800081
	QDSD_STATUS_REG BIT[31:0]

TLMM_QDSD_DEBUG_HDRV_PULL_CTL ADDRESS 0x1A0000 R
TLMM_QDSD_DEBUG_HDRV_PULL_CTL RESET_VALUE 0x16B5AD6F
	QDSD_DEBUG_HDRV_PULL_REG BIT[29:0]

TLMM_QDSD_GPIO_CTL ADDRESS 0x1A1000 RW
TLMM_QDSD_GPIO_CTL RESET_VALUE 0x00000000
	QDSD_GPIO_REG BIT[15:0]

TLMM_QDSD_INTR_ENABLE_CTL ADDRESS 0x1A2000 RW
TLMM_QDSD_INTR_ENABLE_CTL RESET_VALUE 0x00000000
	QDSD_INTR_ENABLE_REG BIT[15:0]

TLMM_QDSD_INTR_CLEAR_CTL ADDRESS 0x1A3000 RW
TLMM_QDSD_INTR_CLEAR_CTL RESET_VALUE 0x00000000
	QDSD_INTR_CLEAR_REG BIT[15:0]

TLMM_QDSD_SPARE1_CTL ADDRESS 0x1A5000 RW
TLMM_QDSD_SPARE1_CTL RESET_VALUE 0x00000000
	QDSD_SPARE1_REG BIT[31:0]

TLMM_QDSD_SPARE2_CTL ADDRESS 0x1A6000 RW
TLMM_QDSD_SPARE2_CTL RESET_VALUE 0x00000000
	QDSD_SPARE2_REG BIT[31:0]

TLMM_QDSD_HYS_CTL ADDRESS 0x1A7000 RW
TLMM_QDSD_HYS_CTL RESET_VALUE 0x00000000
	QDSD_HYS_CTL BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

TLMM_QDSD_TIMEOUT_VALUE_CTL ADDRESS 0x1A4000 RW
TLMM_QDSD_TIMEOUT_VALUE_CTL RESET_VALUE 0x00000000
	QDSD_TIMEOUT_VALUE_REG BIT[31:0]

TLMM_GPIO_I2C_PAD_CTL ADDRESS 0x10F000 RW
TLMM_GPIO_I2C_PAD_CTL RESET_VALUE 0x00000000
	HS_I2C_MODE BIT[5:4]
		GPIO_MODE VALUE 0x0
		HS_I2C_MODE VALUE 0x1
		FS_I2C_MODE VALUE 0x2
		HS_I2C_HIGH_LOAD_MODE VALUE 0x3
	I2C_A_BLSP3_DATA_SR_CTL_EN BIT[3:2]
	I2C_A_BLSP3_CLK_SR_CTL_EN BIT[1:0]

TLMM_DIR_CONN_INTRn_CFG_SENSORS(n):(0)-(9) ARRAY 0x00105000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_SENSORS ADDRESS 0x105000 RW
TLMM_DIR_CONN_INTR0_CFG_SENSORS RESET_VALUE 0x00000100
	POLARITY BIT[8]
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	GPIO_SEL BIT[6:0]

TLMM_DIR_CONN_INTRn_CFG_LPA_DSP(n):(0)-(5) ARRAY 0x00104000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_LPA_DSP ADDRESS 0x104000 RW
TLMM_DIR_CONN_INTR0_CFG_LPA_DSP RESET_VALUE 0x00000100
	POLARITY BIT[8]
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	GPIO_SEL BIT[6:0]

TLMM_DIR_CONN_INTRn_CFG_RPM(n):(0)-(0) ARRAY 0x00103000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_RPM ADDRESS 0x103000 RW
TLMM_DIR_CONN_INTR0_CFG_RPM RESET_VALUE 0x00000100
	POLARITY BIT[8]
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	GPIO_SEL BIT[6:0]

TLMM_DIR_CONN_INTRn_CFG_APSS(n):(0)-(7) ARRAY 0x00102000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_APSS ADDRESS 0x102000 RW
TLMM_DIR_CONN_INTR0_CFG_APSS RESET_VALUE 0x00000100
	POLARITY BIT[8]
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	GPIO_SEL BIT[6:0]

TLMM_DIR_CONN_INTRn_CFG_MSS(n):(0)-(1) ARRAY 0x00101000+0x4*n
TLMM_DIR_CONN_INTR0_CFG_MSS ADDRESS 0x101000 RW
TLMM_DIR_CONN_INTR0_CFG_MSS RESET_VALUE 0x00000100
	POLARITY BIT[8]
		POLARITY_0 VALUE 0x0
		POLARITY_1 VALUE 0x1
	GPIO_SEL BIT[6:0]

TLMM_GPIO_OUT_0 ADDRESS 0x200000 RW
TLMM_GPIO_OUT_0 RESET_VALUE 0x00000000
	GPIO_OUT BIT[31:0]

TLMM_GPIO_OUT_1 ADDRESS 0x200004 RW
TLMM_GPIO_OUT_1 RESET_VALUE 0x00000000
	GPIO_OUT BIT[31:0]

TLMM_GPIO_OUT_2 ADDRESS 0x200008 RW
TLMM_GPIO_OUT_2 RESET_VALUE 0x00000000
	GPIO_OUT BIT[31:0]

TLMM_GPIO_OUT_3 ADDRESS 0x20000C RW
TLMM_GPIO_OUT_3 RESET_VALUE 0x00000000
	GPIO_OUT BIT[3:0]

TLMM_GPIO_OUT_CLR_0 ADDRESS 0x200020 W
TLMM_GPIO_OUT_CLR_0 RESET_VALUE 0x00000000
	GPIO_OUT_CLR BIT[31:0]

TLMM_GPIO_OUT_CLR_1 ADDRESS 0x200024 W
TLMM_GPIO_OUT_CLR_1 RESET_VALUE 0x00000000
	GPIO_OUT_CLR BIT[31:0]

TLMM_GPIO_OUT_CLR_2 ADDRESS 0x200028 W
TLMM_GPIO_OUT_CLR_2 RESET_VALUE 0x00000000
	GPIO_OUT_CLR BIT[31:0]

TLMM_GPIO_OUT_CLR_3 ADDRESS 0x20002C W
TLMM_GPIO_OUT_CLR_3 RESET_VALUE 0x00000000
	GPIO_OUT_CLR BIT[3:0]

TLMM_GPIO_OUT_SET_0 ADDRESS 0x200040 W
TLMM_GPIO_OUT_SET_0 RESET_VALUE 0x00000000
	GPIO_OUT_SET BIT[31:0]

TLMM_GPIO_OUT_SET_1 ADDRESS 0x200044 W
TLMM_GPIO_OUT_SET_1 RESET_VALUE 0x00000000
	GPIO_OUT_SET BIT[31:0]

TLMM_GPIO_OUT_SET_2 ADDRESS 0x200048 W
TLMM_GPIO_OUT_SET_2 RESET_VALUE 0x00000000
	GPIO_OUT_SET BIT[31:0]

TLMM_GPIO_OUT_SET_3 ADDRESS 0x20004C W
TLMM_GPIO_OUT_SET_3 RESET_VALUE 0x00000000
	GPIO_OUT_SET BIT[3:0]

TLMM_GPIO_IN_0 ADDRESS 0x200060 R
TLMM_GPIO_IN_0 RESET_VALUE 0x00000000
	GPIO_IN BIT[31:0]

TLMM_GPIO_IN_1 ADDRESS 0x200064 R
TLMM_GPIO_IN_1 RESET_VALUE 0x00000000
	GPIO_IN BIT[31:0]

TLMM_GPIO_IN_2 ADDRESS 0x200068 R
TLMM_GPIO_IN_2 RESET_VALUE 0x00000000
	GPIO_IN BIT[31:0]

TLMM_GPIO_IN_3 ADDRESS 0x20006C R
TLMM_GPIO_IN_3 RESET_VALUE 0x00000000
	GPIO_IN BIT[3:0]

TLMM_GPIO_OE_0 ADDRESS 0x200080 RW
TLMM_GPIO_OE_0 RESET_VALUE 0x00000000
	GPIO_OE BIT[31:0]

TLMM_GPIO_OE_1 ADDRESS 0x200084 RW
TLMM_GPIO_OE_1 RESET_VALUE 0x00000000
	GPIO_OE BIT[31:0]

TLMM_GPIO_OE_2 ADDRESS 0x200088 RW
TLMM_GPIO_OE_2 RESET_VALUE 0x00000000
	GPIO_OE BIT[31:0]

TLMM_GPIO_OE_3 ADDRESS 0x20008C RW
TLMM_GPIO_OE_3 RESET_VALUE 0x00000000
	GPIO_OE BIT[3:0]

TLMM_GPIO_OE_CLR_0 ADDRESS 0x2000A0 W
TLMM_GPIO_OE_CLR_0 RESET_VALUE 0x00000000
	GPIO_OE_CLR BIT[31:0]

TLMM_GPIO_OE_CLR_1 ADDRESS 0x2000A4 W
TLMM_GPIO_OE_CLR_1 RESET_VALUE 0x00000000
	GPIO_OE_CLR BIT[31:0]

TLMM_GPIO_OE_CLR_2 ADDRESS 0x2000A8 W
TLMM_GPIO_OE_CLR_2 RESET_VALUE 0x00000000
	GPIO_OE_CLR BIT[31:0]

TLMM_GPIO_OE_CLR_3 ADDRESS 0x2000AC W
TLMM_GPIO_OE_CLR_3 RESET_VALUE 0x00000000
	GPIO_OE_CLR BIT[3:0]

TLMM_GPIO_OE_SET_0 ADDRESS 0x2000C0 W
TLMM_GPIO_OE_SET_0 RESET_VALUE 0x00000000
	GPIO_OE_SET BIT[31:0]

TLMM_GPIO_OE_SET_1 ADDRESS 0x2000C4 W
TLMM_GPIO_OE_SET_1 RESET_VALUE 0x00000000
	GPIO_OE_SET BIT[31:0]

TLMM_GPIO_OE_SET_2 ADDRESS 0x2000C8 W
TLMM_GPIO_OE_SET_2 RESET_VALUE 0x00000000
	GPIO_OE_SET BIT[31:0]

TLMM_GPIO_OE_SET_3 ADDRESS 0x2000CC W
TLMM_GPIO_OE_SET_3 RESET_VALUE 0x00000000
	GPIO_OE_SET BIT[3:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.SDC1_SDCC5_TOP (level 1)
----------------------------------------------------------------------------------------
SDC1_SDCC5_TOP BASE 0x67800000 SIZE=0x00026800 sdc1_sdcc5_topaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SDC1_SDCC5_TOP.SDCC5 (level 2)
----------------------------------------------------------------------------------------
sdcc5 MODULE OFFSET=SDC1_SDCC5_TOP+0x00024000 MAX=SDC1_SDCC5_TOP+0x000247FF APRE=SDC1_SDCC_ APOST= SPRE=SDC1_SDCC_ SPOST= BPRE=SDC1_SDCC_ BPOST= ABPRE=SDC1_SDCC_ ABPOST= FPRE=SDC1_SDCC_ FPOST=

MCI_POWER ADDRESS 0x0000 RW
MCI_POWER RESET_VALUE 0x00000000
	DML_SW_RST_WAIT_IDLE_DIS BIT[11]
	SW_RST_WAIT_IDLE_DIS BIT[10]
	SW_RST_REQ BIT[9]
	SW_RST_CONFIG BIT[8]
	SW_RST BIT[7]
	OPEN_DRAIN BIT[6]
	CONTROL BIT[0]

MCI_CLK ADDRESS 0x0004 RW
MCI_CLK RESET_VALUE 0x01008000
	PWRSAVE_DLL BIT[31]
	SDIO_TRANS BIT[30]
	HCLK_IDLE_GATING BIT[29]
	MCLK_IDLE_GATING BIT[28]
	INT_MCLK_ON BIT[27]
	SDCC_CLK_EXT_EN BIT[26]
	RX_FLOW_TIMING BIT[25]
	SDC4_MCLK_SEL BIT[24:23]
	CLK_INV BIT[22]
	IO_PAD_PWR_SWITCH BIT[21]
	CLK_FB_DLY_SEL BIT[20]
	SD_DEV_SEL BIT[19:18]
	HCLKON_SW_EN BIT[17]
	SELECT_IN BIT[16:14]
	INVERT_OUT BIT[13]
	FLOW_ENA BIT[12]
	WIDEBUS BIT[11:10]
	PWRSAVE BIT[9]
	ENABLE BIT[8]

MCI_ARGUMENT ADDRESS 0x0008 RW
MCI_ARGUMENT RESET_VALUE 0x00000000
	CMD_ARG BIT[31:0]

MCI_CMD ADDRESS 0x000C RW
MCI_CMD RESET_VALUE 0x00000000
	AUTO_CMD21 BIT[17]
	AUTO_CMD19 BIT[16]
	CCS_DISABLE BIT[15]
	CCS_ENABLE BIT[14]
	MCIABORT BIT[13]
	DAT_CMD BIT[12]
	PROG_ENA BIT[11]
	ENABLE BIT[10]
	PENDING BIT[9]
	INTERRUPT BIT[8]
	LONGRSP BIT[7]
	RESPONSE BIT[6]
	CMD_INDEX BIT[5:0]

MCI_RESP_CMD ADDRESS 0x0010 R
MCI_RESP_CMD RESET_VALUE 0x00000000
	RESPCMD BIT[5:0]

MCI_RESPn(n):(0)-(3) ARRAY 0x00000014+0x4*n
MCI_RESP0 ADDRESS 0x0014 R
MCI_RESP0 RESET_VALUE 0x00000000
	STATUS BIT[31:0]

MCI_DATA_TIMER ADDRESS 0x0024 RW
MCI_DATA_TIMER RESET_VALUE 0x00000000
	DATA_TIME BIT[31:0]

MCI_DATA_LENGTH ADDRESS 0x0028 RW
MCI_DATA_LENGTH RESET_VALUE 0x00000000
	DATALENGTH BIT[24:0]

MCI_DATA_CTL ADDRESS 0x002C RW
MCI_DATA_CTL RESET_VALUE 0x00100000
	SW_SDC4_CMD19 BIT[21]
	RX_DATA_PEND BIT[20]
	AUTO_PROG_DONE BIT[19]
	INFINITE_TRANSFER BIT[18]
	DATA_PEND BIT[17]
	BLOCKSIZE BIT[16:4]
	DM_ENABLE BIT[3]
	MODE BIT[2]
	DIRECTION BIT[1]
	ENABLE BIT[0]

MCI_DATA_COUNT ADDRESS 0x0030 R
MCI_DATA_COUNT RESET_VALUE 0x00000000
	DATACOUNT BIT[24:0]

MCI_STATUS ADDRESS 0x0034 R
MCI_STATUS RESET_VALUE 0x000C0000
	STATUS2_INT BIT[31]
	AUTO_CMD19_TIMEOUT BIT[30]
	BOOT_TIMEOUT BIT[29]
	BOOT_ACK_ERR BIT[28]
	BOOT_ACK_REC BIT[27]
	CCS_TIMEOUT BIT[26]
	SDIO_INTR_OPER BIT[25]
	ATA_CMD_COMPL BIT[24]
	PROG_DONE BIT[23]
	SDIO_INTR BIT[22]
	RXDATA_AVLBL BIT[21]
	TXDATA_AVLBL BIT[20]
	RXFIFO_EMPTY BIT[19]
	TXFIFO_EMPTY BIT[18]
	RXFIFO_FULL BIT[17]
	TXFIFO_FULL BIT[16]
	RXFIFO_HALF_FULL BIT[15]
	TXFIFO_HALF_FULL BIT[14]
	RXACTIVE BIT[13]
	TXACTIVE BIT[12]
	CMD_ACTIVE BIT[11]
	DATA_BLK_END BIT[10]
	START_BIT_ERR BIT[9]
	DATAEND BIT[8]
	CMD_SENT BIT[7]
	CMD_RESPONSE_END BIT[6]
	RX_OVERRUN BIT[5]
	TX_UNDERRUN BIT[4]
	DATA_TIMEOUT BIT[3]
	CMD_TIMEOUT BIT[2]
	DATA_CRC_FAIL BIT[1]
	CMD_CRC_FAIL BIT[0]

MCI_CLEAR ADDRESS 0x0038 W
MCI_CLEAR RESET_VALUE 0x00000000
	AUTO_CMD19_TIMEOUT_CLR BIT[30]
	BOOT_TIMEOUT_CLR BIT[29]
	BOOT_ACK_ERR_CLR BIT[28]
	BOOT_ACK_REC_CLR BIT[27]
	CCS_TIMEOUT_CLR BIT[26]
	ATA_CMD_COMPL_CLR BIT[24]
	PROG_DONE_CLR BIT[23]
	SDIO_INTR_CLR BIT[22]
	DATA_BLK_END_CLR BIT[10]
	START_BIT_ERR_CLR BIT[9]
	DATA_END_CLR BIT[8]
	CMD_SENT_CLR BIT[7]
	CMD_RESP_END_CLT BIT[6]
	RX_OVERRUN_CLR BIT[5]
	TX_UNDERRUN_CLR BIT[4]
	DATA_TIMEOUT_CLR BIT[3]
	CMD_TIMOUT_CLR BIT[2]
	DATA_CRC_FAIL_CLR BIT[1]
	CMD_CRC_FAIL_CLR BIT[0]

MCI_INT_MASKn(n):(0)-(1) ARRAY 0x0000003C+0x4*n
MCI_INT_MASK0 ADDRESS 0x003C RW
MCI_INT_MASK0 RESET_VALUE 0x00000000
	MASK31 BIT[31]
	MASK30 BIT[30]
	MASK29 BIT[29]
	MASK28 BIT[28]
	MASK27 BIT[27]
	MASK26 BIT[26]
	MASK25 BIT[25]
	MASK24 BIT[24]
	MASK23 BIT[23]
	MASK22 BIT[22]
	MASK21 BIT[21]
	MASK20 BIT[20]
	MASK19 BIT[19]
	MASK18 BIT[18]
	MASK17 BIT[17]
	MASK16 BIT[16]
	MASK15 BIT[15]
	MASK14 BIT[14]
	MASK13 BIT[13]
	MASK12 BIT[12]
	MASK11 BIT[11]
	MASK10 BIT[10]
	MASK9 BIT[9]
	MASK8 BIT[8]
	MASK7 BIT[7]
	MASK6 BIT[6]
	MASK5 BIT[5]
	MASK4 BIT[4]
	MASK3 BIT[3]
	MASK2 BIT[2]
	MASK1 BIT[1]
	MASK0 BIT[0]

MCI_FIFO_COUNT ADDRESS 0x0044 R
MCI_FIFO_COUNT RESET_VALUE 0x00000000
	DATA_COUNT BIT[23:0]

MCI_BOOT ADDRESS 0x0048 RW
MCI_BOOT RESET_VALUE 0x00000000
	EARLY_ASSERT_CMD_LINE BIT[3]
	BOOT_ACK_EN BIT[2]
	BOOT_EN BIT[1]
	BOOT_MODE BIT[0]

MCI_BOOT_ACK_TIMER ADDRESS 0x004C RW
MCI_BOOT_ACK_TIMER RESET_VALUE 0x00000000
	BOOT_ACK_TIMER BIT[31:0]

MCI_VERSION ADDRESS 0x0050 R
MCI_VERSION RESET_VALUE 0x10000036
	MCI_VERSION BIT[31:0]

MCI_EMULATION_DLY_LINE ADDRESS 0x0054 RW
MCI_EMULATION_DLY_LINE RESET_VALUE 0x00000000
	DCM_DONE BIT[31]
	DCM_START BIT[30]
	DCM_LOCKED BIT[29]
	DCM_RESET BIT[28]
	SD_CLK_DLY_CTRL BIT[7:0]

MCI_CCS_TIMER ADDRESS 0x0058 RW
MCI_CCS_TIMER RESET_VALUE 0x00000000
	CCS_TIMER BIT[31:0]

MCI_RESPONSE_MASK ADDRESS 0x005C RW
MCI_RESPONSE_MASK RESET_VALUE 0x00000000
	RESPONSE_MASK BIT[31:0]

MCI_DLL_CONFIG ADDRESS 0x0060 RW
MCI_DLL_CONFIG RESET_VALUE 0x60006400
	SDC4_DIS_DOUT BIT[31]
	DLL_RST BIT[30]
	PDN BIT[29]
	CK_INTP_SEL BIT[28]
	CK_INTP_EN BIT[27]
	MCLK_FREQ BIT[26:24]
	CDR_SELEXT BIT[23:20]
	CDR_EXT_EN BIT[19]
	CK_OUT_EN BIT[18]
	CDR_EN BIT[17]
	DLL_EN BIT[16]
	CDR_UPD_RATE BIT[15:14]
	DLL_UPD_RATE BIT[13:12]
	DLL_PHASE_DET BIT[11:10]
	CDR_ALGORITHM_SEL BIT[9]
	DLY_LINE_SWITCH_CLK BIT[8]
	CMD_DAT_TRACK_SEL BIT[0]

MCI_DLL_TEST_CTL ADDRESS 0x0064 RW
MCI_DLL_TEST_CTL RESET_VALUE 0x00000000
	SDC4_DLL_TEST_CTL BIT[31:0]

MCI_DLL_STATUS ADDRESS 0x0068 R
MCI_DLL_STATUS RESET_VALUE 0x00000000
	SDC4_DTEST_MUXSEL BIT[12]
	DDR_DLL_LOCK_JDR BIT[11]
	SDC4_DLL_DTEST_OUT_ATPG BIT[10:9]
	SDC4_DLL_LOCK_ATPG BIT[8]
	DLL_LOCK BIT[7]
	CDR_PHASE BIT[6:3]
	DDLL_COARSE_CAL BIT[2]
	DDR_DLL_LOCK BIT[0]

MCI_STATUS2 ADDRESS 0x006C R
MCI_STATUS2 RESET_VALUE 0x00000000
	BAM_AXI_MASTER_ERR BIT[8]
	AUTO_CDC_SW_CALIB_ERR BIT[7]
	AUTO_CDC_SW_CALIB_TOUT BIT[6]
	DATA_AXI_MASTER_ERR BIT[5]
	DATA_END_BIT_ERROR BIT[4]
	CMD_END_BIT_ERROR BIT[3]
	FIFO_EMPTY_ERROR BIT[2]
	FIFO_FULL_ERROR BIT[1]
	MCLK_REG_WR_ACTIVE BIT[0]

MCI_GENERICS ADDRESS 0x0070 R
MCI_GENERICS RESET_VALUE 0x00000000
	SWITCHABLE_SIGNALING_VOLTAGE BIT[29]
	BUS_18V_SUPPORT BIT[28]
	BUS_30V_SUPPORT BIT[27]
	SD_DATA_WIDTH BIT[26:23]
	RAM_SIZE BIT[22:10]
	USE_SPS BIT[9]
	NUM_OF_DEV BIT[8:6]
	MAX_PIPES BIT[5:1]
	USE_DLL_SDC4 BIT[0]

MCI_FIFO_STATUS ADDRESS 0x0074 R
MCI_FIFO_STATUS RESET_VALUE 0x00007800
	RX_FIFO_512 BIT[18]
	RX_FIFO_256 BIT[17]
	RX_FIFO_128 BIT[16]
	RX_FIFO_64 BIT[15]
	TX_FIFO_512 BIT[14]
	TX_FIFO_256 BIT[13]
	TX_FIFO_128 BIT[12]
	TX_FIFO_64 BIT[11]
	FIFO_FILL_LEVEL BIT[10:0]

MCI_HC_MODE ADDRESS 0x0078 RW
MCI_HC_MODE RESET_VALUE 0x00000000
	PROGDONE_WO_CMD_RESP BIT[21]
	AUTO_CMD12_CLR_CMDACTIVE BIT[20]
	WRAP_ERROR BIT[19]
	BUSY_CHECK_VALID_PERIOD BIT[18:17]
	BUSY_CHECK_VALID_ALWAYS BIT[16]
	BAM_ERR_EN BIT[15]
	DIS_RST_AFTER_CRC_TOKEN_DDR200 BIT[14]
	FF_CLK_SW_RST_DIS BIT[13]
	IO_MACRO_SW_RST_PERIOD BIT[12]
	CLOCK_AFTER_EOB_DIS BIT[11]
	ADMA_INT_DATA BIT[10]
	BAM_CLK_EN_ACT BIT[9]
	ADMA_HPROT_DIS BIT[8]
	ADMA_NON_WRD_ALIGN_DIS BIT[7]
	DEASSERT_HREADY_DAT_DIS BIT[6]
	DEASSERT_HREADY_CMD_DIS BIT[5]
	IRQ_PCLK_DIS BIT[4]
	SINGLE_NON32_ERROR BIT[3]
	WAIT_DLL_LOCK BIT[2]
	CYCLES_AFTER_EOB_DIS BIT[1]
	HC_MODE_EN BIT[0]

MCI_FIFOn(n):(0)-(15) ARRAY 0x00000080+0x4*n
MCI_FIFO0 ADDRESS 0x0080 RW
MCI_FIFO0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

MCI_TESTBUS_CONFIG ADDRESS 0x00CC RW
MCI_TESTBUS_CONFIG RESET_VALUE 0x00000000
	CDC_DLL_TESTBUS_ATPG BIT[10]
	HW_EVENTS_EN BIT[9]
	SW_EVENTS_EN BIT[8]
	TESTBUS_SEL2 BIT[7:4]
	TESTBUS_ENA BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	TESTBUS_SEL BIT[2:0]

MCI_TEST_CTL ADDRESS 0x00D0 RW
MCI_TEST_CTL RESET_VALUE 0x00000000
	REGTEST BIT[3]
	ITEN BIT[0]

MCI_TEST_INPUT ADDRESS 0x00D4 R
MCI_TEST_INPUT RESET_VALUE 0x00000000
	MCIDATIN_7_4 BIT[9:6]
	MCICMDIN BIT[5]
	MCIDATIN_3_0 BIT[4:1]

MCI_TEST_OUT ADDRESS 0x00D8 RW
MCI_TEST_OUT RESET_VALUE 0x00000000
	MCIDATOUT_7_4 BIT[15:12]
	MCICMDOUT BIT[10]
	MCIDATOUT_3_0 BIT[9:6]
	MCIINTR1 BIT[1]
	MCIINTR0 BIT[0]

MCI_PWRCTL_STATUS_REG ADDRESS 0x00DC R
MCI_PWRCTL_STATUS_REG RESET_VALUE 0x00000000
	IO_HIGH_V BIT[3]
	IO_LOW_V BIT[2]
	BUS_ON BIT[1]
	BUS_OFF BIT[0]

MCI_PWRCTL_MASK_REG ADDRESS 0x00E0 RW
MCI_PWRCTL_MASK_REG RESET_VALUE 0x00000000
	IO_HIGH_V BIT[3]
	IO_LOW_V BIT[2]
	BUS_ON BIT[1]
	BUS_OFF BIT[0]

MCI_PWRCTL_CLEAR_REG ADDRESS 0x00E4 W
MCI_PWRCTL_CLEAR_REG RESET_VALUE 0x00000000
	IO_HIGH_V BIT[3]
	IO_LOW_V BIT[2]
	BUS_ON BIT[1]
	BUS_OFF BIT[0]

MCI_PWRCTL_CTL_REG ADDRESS 0x00E8 RW
MCI_PWRCTL_CTL_REG RESET_VALUE 0x00000000
	HC_CARD_STATE_STABLE BIT[9]
	RST_NOT_WAIT_PWRCTL_REG BIT[8]
	HC_WRITE_PROTECT_PAD BIT[7:6]
	CARD_DETECT_PIN_LEVEL BIT[5]
	HC_WRITE_PROTECT BIT[4]
	IO_SIG_SWITCH_FAIL BIT[3]
	IO_SIG_SWITCH_SUCCESS BIT[2]
	BUS_ON_OFF_FAIL BIT[1]
	BUS_ON_OFF_SUCCESS BIT[0]

MCI_CLEAR2 ADDRESS 0x00EC W
MCI_CLEAR2 RESET_VALUE 0x00000000
	BAM_AXI_MASTER_ERR_CLR BIT[8]
	AUTO_CDC_SW_CALIB_ERR_CLR BIT[7]
	AUTO_CDC_SW_CALIB_TOUT_CLR BIT[6]
	DATA_AXI_MASTER_ERR_CLR BIT[5]
	DATA_END_BIT_ERROR_CLR BIT[4]
	CMD_END_BIT_ERROR_CLR BIT[3]
	FIFO_EMPTY_ERROR_CLR BIT[2]
	FIFO_FULL_ERROR_CLR BIT[1]

MCI_INT_MASKINT2_n(n):(0)-(1) ARRAY 0x000000F0+0x4*n
MCI_INT_MASKINT2_0 ADDRESS 0x00F0 RW
MCI_INT_MASKINT2_0 RESET_VALUE 0x00000000
	MASK8 BIT[8]
	MASK7 BIT[7]
	MASK6 BIT[6]
	MASK5 BIT[5]
	MASK4 BIT[4]
	MASK3 BIT[3]
	MASK2 BIT[2]
	MASK1 BIT[1]

CHAR_CFG ADDRESS 0x00FC RW
CHAR_CFG RESET_VALUE 0x00000000
	CHAR_MODE BIT[15:12]
	CHAR_STATUS BIT[11:8]
	DIRECTION BIT[4]
	ENABLE BIT[0]

CHAR_CMD ADDRESS 0x0100 RW
CHAR_CMD RESET_VALUE 0x00000000
	CMDIN_ACTUAL BIT[15:8]
	CMDOUT_DATA_DIN_EXP BIT[7:0]

CHAR_DATA_n(n):(0)-(7) ARRAY 0x00000104+0x4*n
CHAR_DATA_0 ADDRESS 0x0104 RW
CHAR_DATA_0 RESET_VALUE 0x00000000
	DIN_ACTUAL BIT[15:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

DEBUG_REG ADDRESS 0x0124 R
DEBUG_REG RESET_VALUE 0x00000000
	TEST_BUS BIT[31:0]

IP_CATALOG ADDRESS 0x0128 R
IP_CATALOG RESET_VALUE 0x30040001
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

QSB_VALUES ADDRESS 0x012C R
QSB_VALUES RESET_VALUE 0x00007991
	NON_BUF_BAM_BLOCK_END BIT[15]
	NOALLOCATE_VALUE BIT[14]
	NOALLOCATE_VALUE_EN BIT[13]
	HPROT_VALUE_EN BIT[12]
	HPROT_FOR_RDATA BIT[11:8]
	HPROT_FOR_WDATA BIT[7:4]
	HPROT_FOR_LAST_WDATA BIT[3:0]

QSB_AXI_VALUES ADDRESS 0x0130 RW
QSB_AXI_VALUES RESET_VALUE 0x3E2218A8
	QSB_AXI_ABURST BIT[29]
	NUM_OUTSTANDING_DATA BIT[28:26]
	PROCEED_AXI_AFTER_ERR BIT[25]
	QSB_AXI_AFULL_CALC BIT[24]
	ONE_MID_SUPPORT BIT[23]
	QSB_AXI_READ_MEMTYPE BIT[22:20]
	SDCC5_HALT_REQ BIT[19]
	SDCC5_HALT_ACK BIT[18]
	SDCC5_M_IDLE BIT[17]
	SDCC5_HALT_ACK_SW_EN BIT[16]
	SDCC5_HALT_ACK_SW BIT[15]
	SDCC5_M_IDLE_DIS BIT[14]
	QSB_AXI_INTERLEAVING_EN BIT[13]
	QSB_AXI_TRANSIENT BIT[12]
	QSB_AXI_PROTNS BIT[11]
	QSB_AXI_REQPRIORITY BIT[10:9]
	QSB_AXI_MEMTYPE BIT[8:6]
	QSB_AXI_NOALLOCATE BIT[5]
	QSB_AXI_INNERSHARED BIT[4]
	QSB_AXI_SHARED BIT[3]
	QSB_AXI_OOOWR BIT[2]
	QSB_AXI_OOORD BIT[1]
	QSB_AXI_AFULL BIT[0]

AXI_DATA_ERR_DBUG ADDRESS 0x0134 R
AXI_DATA_ERR_DBUG RESET_VALUE 0x00000000
	RESP_ERR_WR BIT[31]
	RESP_ERR_TID BIT[30:28]
	DESC_ADDR_35_21 BIT[27:13]
	DESC_ADDR_12_0 BIT[12:0]

T4_DLY_CTRL ADDRESS 0x0138 RW
T4_DLY_CTRL RESET_VALUE 0x0000382B
	T4_DLY_SPARE_CTL BIT[15:14]
	T4_DLY_POWERDOWN_EN BIT[13]
	T4_DLY_TESTOUT_SEL BIT[12:11]
	T4_DLY_BYPASS_EN BIT[10]
	T4_DLY_CAL_START BIT[9]
	T4_DLY_CAL_OVERRIDE BIT[8]
	T4_DLY_TARGET_CODE BIT[7:0]

T4_DLY_STAT ADDRESS 0x013C R
T4_DLY_STAT RESET_VALUE 0x00000000
	T4_DLY_SPARE_OUT BIT[15:14]
	T4_DLY_CAL_DLY_CODE_FAST_RANGE BIT[13]
	T4_DLY_CAL_DLY_CODE_ISEL BIT[12:6]
	T4_DLY_CAL_DLY_CODE_RSEL BIT[5:4]
	T4_DLY_STATE_DESC BIT[3:0]

CSR_CDC_CTLR_CFG0 ADDRESS 0x0140 RW
CSR_CDC_CTLR_CFG0 RESET_VALUE 0x00000000
	STAGGER_CAL_ENA BIT[25]
	TRACKING_CAL_ENA BIT[24]
	OSC_COUNT_ERR_TOLERANCE BIT[23:20]
	TRACK_CALIB_MODE BIT[19]
	FULL_DELAY BIT[18]
	HW_AUTOCAL_ENA BIT[17]
	SW_TRIG_FULL_CALIB BIT[16]
	OSC_PRE_DIV BIT[13:12]
	TMUX_CHAR BIT[10:0]

CSR_CDC_CTLR_CFG1 ADDRESS 0x0144 RW
CSR_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
	OSC_COUNT_DELAY BIT[26:24]
	STANDBY_DELAY BIT[23:20]
	DEL_MODE_DELAY BIT[18:16]
	OSC_MODE_DELAY BIT[14:12]
	DECODER_DELAY BIT[10:8]
	DIVIDER_DELAY BIT[6:4]
	MULTIPLIER_DELAY BIT[2:0]

CSR_CDC_CAL_TIMER_CFG0 ADDRESS 0x0148 RW
CSR_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
	INVALID_TIMER_ENA BIT[24]
	INVALID_TIMER_VAL BIT[23:20]
	TIMER_ENA BIT[16]
	TIMER_VAL BIT[15:0]

CSR_CDC_CAL_TIMER_CFG1 ADDRESS 0x014C RW
CSR_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
	FF_TIMER_ENA BIT[12]
	FF_TIMER_VAL BIT[9:0]

CSR_CDC_REFCOUNT_CFG ADDRESS 0x0150 RW
CSR_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
	TREF BIT[31:16]
	CCAL_REF_COUNT BIT[13:8]
	FCAL_REF_COUNT BIT[5:0]

CSR_CDC_COARSE_CAL_CFG ADDRESS 0x0154 RW
CSR_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
	CCAL_SUBUNIT_CAPS BIT[12:8]
	CCAL_UNITSTEPS BIT[5:0]

CSR_CDC_RSVD_CFG ADDRESS 0x0158 RW
CSR_CDC_RSVD_CFG RESET_VALUE 0x00000000
	TEMP_FIELD BIT[15:0]

CSR_CDC_OFFSET_CFG ADDRESS 0x015C RW
CSR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20]
	SUBUNIT_OFFSET_SIGN BIT[19]
	SUBUNIT_OFFSET BIT[16:12]
	UNIT_OFFSET_MODE BIT[8]
	UNIT_OFFSET_SIGN BIT[7]
	UNIT_OFFSET BIT[5:0]

CSR_CDC_DELAY_CFG ADDRESS 0x0160 RW
CSR_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28]
	TARGET_COUNT BIT[27:16]
	DELAY_VAL BIT[11:0]

CSR_CDC_SW_MODE_CFG ADDRESS 0x0164 RW
CSR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3]
	SW_OSC_MODE BIT[2]
	SW_DA_SEL BIT[1]
	SW_LOAD BIT[0]

CSR_CDC_TEST_CFG ADDRESS 0x0168 RW
CSR_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3]
	CDC_OSC_TEST_EN BIT[2]
	CDC_TEST_EN BIT[1]
	CDC_OUT_ONTEST2 BIT[0]

CSR_CDC_SW_OVRD_CFG ADDRESS 0x016C RW
CSR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16]
	SW_OVRD_DA1_OSC_EN BIT[11]
	SW_OVRD_DA1_IN_EN BIT[10]
	SW_OVRD_DA0_OSC_EN BIT[9]
	SW_OVRD_DA0_IN_EN BIT[8]
	SW_OVRD_CDC_COUNTER_RST BIT[3]
	SW_OVRD_LOAD_DA_SEL BIT[2]
	SW_OVRD_ACTV_DA_SEL BIT[1]
	SW_OVRD_ENA BIT[0]

CSR_CDC_SLAVE_DDA_CFG ADDRESS 0x0170 RW
CSR_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
	SLAV_DDA_OFFSET_MODE BIT[17]
	SLAV_DDA_OFFSET_SIGN BIT[16]
	SLAVE_DDA_OFFSET BIT[15:12]
	SLAVE_DDA_DELAY BIT[10:0]

CSR_CDC_STATUS0 ADDRESS 0x0174 R
CSR_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24]
	SW_REF_GATE_COUNT BIT[23:16]
	OSC_COUNT BIT[15:4]
	CURR_SEL_DA BIT[3]
	CTLR_SM_IDLE BIT[2]
	OSC_DONE BIT[1]
	CALIBRATION_DONE BIT[0]

CSR_CDC_STATUS1 ADDRESS 0x0178 R
CSR_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16]
	CURR_TMUX_DELAY BIT[11:0]

CSR_CDC_STATUS2 ADDRESS 0x017C R
CSR_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24]
	DA1_UNITSTEPS BIT[21:16]
	DA0_SUBUNITS BIT[12:8]
	DA0_UNITSTEPS BIT[5:0]

CSR_CDC_STATUS3 ADDRESS 0x0180 R
CSR_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24]
	COUNT_ERROR BIT[23:12]
	CURR_TARGET_COUNT BIT[11:0]

CSR_CDC_STATUS4 ADDRESS 0x0184 R
CSR_CDC_STATUS4 RESET_VALUE 0x000000FF
	SLAVE_DDA_DA1_TAPS BIT[7:4]
	SLAVE_DDA_DA0_TAPS BIT[3:0]

CSR_CDC_GEN_CFG ADDRESS 0x0188 RW
CSR_CDC_GEN_CFG RESET_VALUE 0x00000000
	CDC_SDDA_EN BIT[2]
	CDC_SWITCH_RC_EN BIT[1]
	CDC_SWITCH_BYPASS_OFF BIT[0]

CDC_AUTO_SW_CAL_CFG ADDRESS 0x018C RW
CDC_AUTO_SW_CAL_CFG RESET_VALUE 0x00F08000
	CDC_CAL_TIMEOUT_ENABLE BIT[25]
	CDC_AUTO_SW_CAL_ENABLE BIT[24]
	CDC_CAL_TIMEOUT_THRESHOLD BIT[23:16]
	AUTO_TRIG_INTERVAL BIT[15:0]

DDR200_STAT ADDRESS 0x0190 R
DDR200_STAT RESET_VALUE 0x00000000
	CDC_CAL_VALID BIT[0]

DDR200_CFG ADDRESS 0x0194 RW
DDR200_CFG RESET_VALUE 0x00000000
	FF_CLK_DIS BIT[10]
	VOLTAGE_MUX_SEL BIT[9]
	CDC_TRAFFIC_SEL BIT[8:7]
	START_CDC_TRAFFIC BIT[6]
	CRC_TOKEN_SAMPL_FALL_EDGE BIT[5]
	DATIN_SAMPL_FALL_EDGE BIT[4]
	CDC_T4_TEST_OUT_SEL BIT[3]
	CMDIN_EDGE_SEL BIT[2]
	CMDIN_RCLK_EN BIT[1]
	CDC_T4_DLY_SEL BIT[0]

TIME_COUNT_CTRL ADDRESS 0x0198 RW
TIME_COUNT_CTRL RESET_VALUE 0x00000000
	CMD_PERIOD BIT[1]
	ENABLE BIT[0]

FLOW_CTRL_TIME_COUNT ADDRESS 0x019C R
FLOW_CTRL_TIME_COUNT RESET_VALUE 0x00000000
	FLOW_CTRL_TIME BIT[31:0]

BUSY_TIME_COUNT ADDRESS 0x01A0 R
BUSY_TIME_COUNT RESET_VALUE 0x00000000
	BUSY_TIME BIT[31:0]

DATA_TIME_COUNT ADDRESS 0x01A4 R
DATA_TIME_COUNT RESET_VALUE 0x00000000
	DATA_TIME_CNT BIT[31:0]

CMD_TIME_COUNT ADDRESS 0x01A8 R
CMD_TIME_COUNT RESET_VALUE 0x00000000
	CMD_TIME BIT[31:0]

MCI_DLL_CONFIG_2 ADDRESS 0x01AC RW
MCI_DLL_CONFIG_2 RESET_VALUE 0x00000000
	DDR_TRAFFIC_INIT_SEL BIT[3:2]
	DDR_TRAFFIC_INIT_SW BIT[1]
	DDR_CAL_EN BIT[0]

MCI_DDR_CONFIG ADDRESS 0x01B0 RW
MCI_DDR_CONFIG RESET_VALUE 0x80040853
	PRG_DLY_EN BIT[31]
	EXT_PRG_RCLK_DLY_EN BIT[30]
	EXT_PRG_RCLK_DLY_CODE BIT[29:27]
	EXT_PRG_RCLK_DLY BIT[26:21]
	TCXO_CYCLES_DLY_LINE BIT[20:12]
	TCXO_CYCLES_CNT BIT[11:9]
	PRG_RCLK_DLY BIT[8:0]

DML_SW_RESET ADDRESS 0x01B4 W
DML_SW_RESET RESET_VALUE 0x00000000
	DML_SW_RESET_WO BIT[31:0]

MCI_FIFO_ALTn(n):(0)-(255) ARRAY 0x00000400+0x4*n
MCI_FIFO_ALT0 ADDRESS 0x0400 RW
MCI_FIFO_ALT0 RESET_VALUE 0x00000000
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SDC1_SDCC5_TOP.SDCC5_HC (level 2)
----------------------------------------------------------------------------------------
sdcc5_hc MODULE OFFSET=SDC1_SDCC5_TOP+0x00024900 MAX=SDC1_SDCC5_TOP+0x00024FFF APRE=SDC1_SDCC_ APOST= SPRE=SDC1_SDCC_ SPOST= BPRE=SDC1_SDCC_ BPOST= ABPRE=SDC1_SDCC_ ABPOST= FPRE=SDC1_SDCC_ FPOST=

HC_REG_0_2 ADDRESS 0x0000 RW
HC_REG_0_2 RESET_VALUE 0x00000000
	ARG_2 BIT[31:0]

HC_REG_4_6 ADDRESS 0x0004 RW
HC_REG_4_6 RESET_VALUE 0x00000000
	BLK_CNT_FOR_CUR_TRANS BIT[31:16]
	BLK_SIZE_HST_SDMA_BUF BIT[14:12]
	BLK_SIZE_TRANS BIT[11:0]

HC_REG_8_A ADDRESS 0x0008 RW
HC_REG_8_A RESET_VALUE 0x00000000
	CMD_ARG_1 BIT[31:0]

HC_REG_C_E ADDRESS 0x000C RW
HC_REG_C_E RESET_VALUE 0x00000000
	CMD_INDX BIT[29:24]
	CMD_TYPE BIT[23:22]
	CMD_DATA_PRESENT_SEL BIT[21]
	CMD_INDX_CHECK_EN BIT[20]
	CMD_CRC_CHECK_EN BIT[19]
	CMD_RESP_TYPE_SEL BIT[17:16]
	TRANS_MODE_MULTI_SINGLE_BLK_SEL BIT[5]
	TRANS_MODE_DATA_DIRECTION_SEL BIT[4]
	TRANS_MODE_AUTO_CMD_EN BIT[3:2]
	TRANS_MODE_BLK_CNT_EN BIT[1]
	TRANS_MODE_DMA_EN BIT[0]

HC_REG_10_12 ADDRESS 0x0010 R
HC_REG_10_12 RESET_VALUE 0x00000000
	CMD_RESP BIT[31:0]

HC_REG_14_16 ADDRESS 0x0014 R
HC_REG_14_16 RESET_VALUE 0x00000000
	CMD_RESP BIT[31:0]

HC_REG_18_1A ADDRESS 0x0018 R
HC_REG_18_1A RESET_VALUE 0x00000000
	CMD_RESP BIT[31:0]

HC_REG_1C_1E ADDRESS 0x001C R
HC_REG_1C_1E RESET_VALUE 0x00000000
	CMD_RESP BIT[31:0]

HC_REG_20_22 ADDRESS 0x0020 RW
HC_REG_20_22 RESET_VALUE 0x00000000
	BUF_DATA_PORT_3 BIT[31:24]
	BUF_DATA_PORT_2 BIT[23:16]
	BUF_DATA_PORT_1 BIT[15:8]
	BUF_DATA_PORT_0 BIT[7:0]

HC_REG_24_26 ADDRESS 0x0024 R
HC_REG_24_26 RESET_VALUE 0x00080000
	SIGANLING_18_SWITCHING_STS BIT[25]
	PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL BIT[24]
	PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL BIT[23:20]
	PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL BIT[19]
	PRESENT_STATE_CARD_DETECT_PIN_LEVEL BIT[18]
	PRESENT_STATE_CARD_STATE_STABLE BIT[17]
	PRESENT_STATE_CARD_INSERTED BIT[16]
	PRESENT_STATE_BUF_RD_EN BIT[11]
	PRESENT_STATE_BUF_WR_EN BIT[10]
	PRESENT_STATE_RD_TRANS_ACT BIT[9]
	PRESENT_STATE_WR_TRANS_ACT BIT[8]
	PRESENT_STATE_RETUNING_REQ BIT[3]
	PRESENT_STATE_DAT_LINE_ACT BIT[2]
	PRESENT_STATE_CMD_INHIBIT_DAT BIT[1]
	PRESENT_STATE_CMD_INHIBIT_CMD BIT[0]

HC_REG_28_2A ADDRESS 0x0028 RW
HC_REG_28_2A RESET_VALUE 0x00000000
	WKUP_EVENT_EN_ON_SD_CARD_REMOVAL BIT[26]
	WKUP_EVENT_EN_ON_SD_CARD_INSERTION BIT[25]
	WKUP_EVENT_EN_ON_SD_CARD_INT BIT[24]
	BLK_GAP_CTL_INT BIT[19]
	BLK_GAP_CTL_RD_WAIT BIT[18]
	BLK_GAP_CTL_CONTINUE_REQ BIT[17]
	BLK_GAP_CTL_STOP_GAP_REQ BIT[16]
	PWR_CTL_SD_BUS_VOLTAGE_SEL BIT[11:9]
	PWR_CTL_SD_BUS_PWR BIT[8]
	HST_CTL1_CARD_DETECT_SIGNAL_SEL BIT[7]
	HST_CTL1_CARD_DETECT_TEST_LEVEL BIT[6]
	HST_CTL1_EXTENDED_DATA_TRANS_WIDTH BIT[5]
	HST_CTL1_DMA_SEL BIT[4:3]
	HST_CTL1_HS_EN BIT[2]
	HST_CTL1_DATA_TRANS_WIDTH BIT[1]
	HST_CTL1_LED_CTL BIT[0]

HC_REG_2C_2E ADDRESS 0x002C RW
HC_REG_2C_2E RESET_VALUE 0x00000001
	SW_RST_DAT_LINE BIT[26]
	SW_RST_CMD_LINE BIT[25]
	SW_RST_FOR_ALL BIT[24]
	DATA_TIMEOUT_COUNTER BIT[19:16]
	CLK_CTL_SDCLK_FREQ_SEL BIT[15:8]
	CLK_CTL_SDCLK_FREQ_SEL_MSB BIT[7:6]
	CLK_CTL_GEN_SEL BIT[5]
	CLK_CTL_SDCLK_EN BIT[2]
	CLK_CTL_INTERNAL_CLK_STABLE BIT[1]
	CLK_CTL_INTERNAL_CLK_EN BIT[0]

HC_REG_30_32 ADDRESS 0x0030 RW
HC_REG_30_32 RESET_VALUE 0x00000000
	ERR_INT_STS_VENDOR_SPECIFIC_ERR BIT[31]
	ERR_INT_STS_TUNING_ERR BIT[26]
	ERR_INT_STS_ADMA_ERR BIT[25]
	ERR_INT_STS_AUTO_CMD_ERR BIT[24]
	ERR_INT_STS_CURRENT_LIMIT_ERR BIT[23]
	ERR_INT_STS_DATA_END_BIT_ERR BIT[22]
	ERR_INT_STS_DATA_CRC_ERR BIT[21]
	ERR_INT_STS_DATA_TIMEOUT_ERR BIT[20]
	ERR_INT_STS_CMD_INDX_ERR BIT[19]
	ERR_INT_STS_CMD_END_BIT_ERR BIT[18]
	ERR_INT_STS_CMD_CRC_ERR BIT[17]
	ERR_INT_STS_CMD_TIMEOUT_ERR BIT[16]
	NORMAL_INT_STS_ERR_INT BIT[15]
	NORMAL_INT_STS_RETUNING_EVENT BIT[12]
	NORMAL_INT_STS_INT_C BIT[11]
	NORMAL_INT_STS_INT_B BIT[10]
	NORMAL_INT_STS_INT_A BIT[9]
	NORMAL_INT_STS_CARD_INT BIT[8]
	NORMAL_INT_STS_CARD_REMOVAL BIT[7]
	NORMAL_INT_STS_CARD_INSERTION BIT[6]
	NORMAL_INT_STS_BUF_RD_READY BIT[5]
	NORMAL_INT_STS_BUF_WR_READY BIT[4]
	NORMAL_INT_STS_DMA_INT BIT[3]
	NORMAL_INT_STS_BLK_GAP_EVENT BIT[2]
	NORMAL_INT_STS_TRANS_COMPLETE BIT[1]
	NORMAL_INT_STS_CMD_COMPLETE BIT[0]

HC_REG_34_36 ADDRESS 0x0034 RW
HC_REG_34_36 RESET_VALUE 0x00000000
	ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR BIT[31]
	ERR_INT_STS_EN_TUNING_ERR BIT[26]
	ERR_INT_STS_EN_ADMA_ERR BIT[25]
	ERR_INT_STS_EN_AUTO_CMD_ERR BIT[24]
	ERR_INT_STS_EN_CURRENT_LIMIT_ERR BIT[23]
	ERR_INT_STS_EN_DATA_END_BIT_ERR BIT[22]
	ERR_INT_STS_EN_DATA_CRC_ERR BIT[21]
	ERR_INT_STS_EN_DATA_TIMEOUT BIT[20]
	ERR_INT_STS_EN_CMD_INDX_ERR BIT[19]
	ERR_INT_STS_EN_CMD_END_BIT_ERR BIT[18]
	ERR_INT_STS_EN_CMD_CRC_ERR BIT[17]
	ERR_INT_STS_EN_CMD_TIMEOUT BIT[16]
	NORMAL_INT_STS_EN_RETUNING_EVENT BIT[12]
	NORMAL_INT_STS_EN_INT_C BIT[11]
	NORMAL_INT_STS_EN_INT_B BIT[10]
	NORMAL_INT_STS_EN_INT_A BIT[9]
	NORMAL_INT_STS_EN_CARD_INT BIT[8]
	NORMAL_INT_STS_EN_CARD_REMOVAL BIT[7]
	NORMAL_INT_STS_EN_CARD_INSERTION BIT[6]
	NORMAL_INT_STS_EN_BUF_RD_READY BIT[5]
	NORMAL_INT_STS_EN_BUF_WR_READY BIT[4]
	NORMAL_INT_STS_EN_DMA_INT BIT[3]
	NORMAL_INT_STS_EN_BLK_GAP_EVENT BIT[2]
	NORMAL_INT_STS_EN_TRANS_COMPLETE BIT[1]
	NORMAL_INT_STS_EN_CMD_COMPLETE BIT[0]

HC_REG_38_3A ADDRESS 0x0038 RW
HC_REG_38_3A RESET_VALUE 0x00000000
	ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR BIT[31]
	ERR_INT_SIGNAL_EN_TUNING_ERR BIT[26]
	ERR_INT_SIGNAL_EN_ADMA_ERR BIT[25]
	ERR_INT_SIGNAL_EN_AUTO_CMD_ERR BIT[24]
	ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR BIT[23]
	ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR BIT[22]
	ERR_INT_SIGNAL_EN_DATA_CRC_ERR BIT[21]
	ERR_INT_SIGNAL_EN_DATA_TIMEOUT BIT[20]
	ERR_INT_SIGNAL_EN_CMD_INDX_ERR BIT[19]
	ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR BIT[18]
	ERR_INT_SIGNAL_EN_CMD_CRC_ERR BIT[17]
	ERR_INT_SIGNAL_EN_CMD_TIMEOUT BIT[16]
	NORMAL_INT_SIGNAL_EN_ERR_INT BIT[15]
	NORMAL_INT_SIGNAL_EN_RETUNING_EVENT BIT[12]
	NORMAL_INT_SIGNAL_EN_INT_C BIT[11]
	NORMAL_INT_SIGNAL_EN_INT_B BIT[10]
	NORMAL_INT_SIGNAL_EN_INT_A BIT[9]
	NORMAL_INT_SIGNAL_EN_CARD_INT BIT[8]
	NORMAL_INT_SIGNAL_EN_CARD_REMOVAL BIT[7]
	NORMAL_INT_SIGNAL_EN_CARD_INSERTION BIT[6]
	NORMAL_INT_SIGNAL_EN_BUF_RD_READY BIT[5]
	NORMAL_INT_SIGNAL_EN_BUF_WR_READY BIT[4]
	NORMAL_INT_SIGNAL_EN_DMA_INT BIT[3]
	NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT BIT[2]
	NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE BIT[1]
	NORMAL_INT_SIGNAL_EN_CMD_COMPLETE BIT[0]

HC_REG_3C_3E ADDRESS 0x003C RW
HC_REG_3C_3E RESET_VALUE 0x00000000
	HST_CTL2_PRESET_VALUE_EN BIT[31]
	HST_CTL2_ASYNC_INT_EN BIT[30]
	HST_CTL2_SAMPL_CLK_SEL BIT[23]
	HST_CTL2_EXEC_TUNING BIT[22]
	HST_CTL2_DRIVER_STRENGTH_SEL BIT[21:20]
	HST_CTL2_SIGNALING_1_8_EN BIT[19]
	HST_CTL2_UHS_MODE_SEL BIT[18:16]
	AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12 BIT[7]
	AUTO_CMD_INDX_ERR BIT[4]
	AUTO_CMD_END_BIT_ERR BIT[3]
	AUTO_CMD_CRC_ERR BIT[2]
	AUTO_CMD_TIMEOUT BIT[1]
	AUTO_CMD12_NOT_EXEC BIT[0]

HC_REG_40_42 ADDRESS 0x0040 R
HC_REG_40_42 RESET_VALUE 0x3029C8B2
	CAPABILITIES_SLOT_TYPE BIT[31:30]
	CAPABILITIES_ASYNC_INT_SUPPORT BIT[29]
	CAPABILITIES_SYS_BUS_SUPPORT_64_BIT BIT[28]
	CAPABILITIES_VOLTAGE_SUPPORT_1_8V BIT[26]
	CAPABILITIES_VOLTAGE_SUPPORT_3_0V BIT[25]
	CAPABILITIES_VOLTAGE_SUPPORT_3_3V BIT[24]
	CAPABILITIES_SUSPEND_RESUME_SUPPORT BIT[23]
	CAPABILITIES_SDMA_SUPPORT BIT[22]
	CAPABILITIES_HS_SUPPORT BIT[21]
	CAPABILITIES_ADMA2_SUPPORT BIT[19]
	CAPABILITIES_SUPPORT_8_BIT BIT[18]
	CAPABILITIES_MAX_BLK_LENGTH BIT[17:16]
	CAPABILITIES_BASE_SDCLK_FREQ BIT[15:8]
	CAPABILITIES_TIMEOUT_CLK_UNIT BIT[7]
	CAPABILITIES_TIMEOUT_CLK_FREQ BIT[5:0]

HC_REG_44_46 ADDRESS 0x0044 R
HC_REG_44_46 RESET_VALUE 0x00008007
	CAPABILITIES_CLK_MULTIPLIER BIT[23:16]
	CAPABILITIES_RETUNING_MODE BIT[15:14]
	CAPABILITIES_USE_TUNING_FOR_SDR50 BIT[13]
	CAPABILITIES_TIMER_CNT_FOR_RETUNING BIT[11:8]
	CAPABILITIES_DRIVER_TYPE_D_SUPPORT BIT[6]
	CAPABILITIES_DRIVER_TYPE_C_SUPPORT BIT[5]
	CAPABILITIES_DRIVER_TYPE_A_SUPPORT BIT[4]
	CAPABILITIES_DDR_50_SUPPORT BIT[2]
	CAPABILITIES_SDR_104_SUPPORT BIT[1]
	CAPABILITIES_SDR_50_SUPPORT BIT[0]

HC_REG_48_4A ADDRESS 0x0048 R
HC_REG_48_4A RESET_VALUE 0x00000000
	MAX_CURRENT_1_8V BIT[23:16]
	MAX_CURRENT_3_0V BIT[15:8]
	MAX_CURRENT_3_3V BIT[7:0]

HC_REG_50_52 ADDRESS 0x0050 W
HC_REG_50_52 RESET_VALUE 0x00000000
	FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS BIT[31:28]
	FORCE_EVENT_FOR_ERR_ADMA BIT[25]
	FORCE_EVENT_FOR_ERR_AUTO_CMD BIT[24]
	FORCE_EVENT_FOR_ERR_CURRENT_LIMIT BIT[23]
	FORCE_EVENT_FOR_ERR_DATA_END_BIT BIT[22]
	FORCE_EVENT_FOR_ERR_DATA_CRC BIT[21]
	FORCE_EVENT_FOR_ERR_DATA_TIMEOUT BIT[20]
	FORCE_EVENT_FOR_ERR_CMD_INDX BIT[19]
	FORCE_EVENT_FOR_ERR_CMD_END_BIT BIT[18]
	FORCE_EVENT_FOR_ERR_CMD_CRC BIT[17]
	FORCE_EVENT_FOR_ERR_CMD_TIMEOUT BIT[16]
	FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12 BIT[7]
	FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR BIT[4]
	FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR BIT[3]
	FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR BIT[2]
	FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR BIT[1]
	FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC BIT[0]

HC_REG_54_56 ADDRESS 0x0054 R
HC_REG_54_56 RESET_VALUE 0x00000000
	ADMA_LENGTH_MISMATCH_ERR BIT[2]
	ADMA_ERR_STATE BIT[1:0]

HC_REG_58_5A ADDRESS 0x0058 RW
HC_REG_58_5A RESET_VALUE 0x00000000
	ADMA_SYS_ADDRESS BIT[31:0]

HC_REG_5C_5E ADDRESS 0x005C RW
HC_REG_5C_5E RESET_VALUE 0x00000000
	ADMA_SYS_ADDRESS_64 BIT[31:0]

HC_REG_60_62 ADDRESS 0x0060 R
HC_REG_60_62 RESET_VALUE 0x00040000
	DEFAULT_SPEED_DRIVER_STRENGTH_SEL BIT[31:30]
	DEFAULT_SPEED_CLK_GEN_SEL BIT[26]
	DEFAULT_SPEED_SDCLK_FREQ_SEL BIT[25:16]
	INIT_DRIVER_STRENGTH_SEL BIT[15:14]
	INIT_CLK_GEN_SEL BIT[10]
	INIT_SDCLK_FREQ_SEL BIT[9:0]

HC_REG_64_66 ADDRESS 0x0064 R
HC_REG_64_66 RESET_VALUE 0x00040002
	SDR12_DRIVER_STRENGTH_SEL BIT[31:30]
	SDR12_CLK_GEN_SEL BIT[26]
	SDR12_SDCLK_FREQ_SEL BIT[25:16]
	HS_DRIVER_STRENGTH_SEL BIT[15:14]
	HS_CLK_GEN_SEL BIT[10]
	HS_SDCLK_FREQ_SEL BIT[9:0]

HC_REG_68_6A ADDRESS 0x0068 R
HC_REG_68_6A RESET_VALUE 0x00010002
	SDR50_DRIVER_STRENGTH_SEL BIT[31:30]
	SDR50_CLK_GEN_SEL BIT[26]
	SDR50_SDCLK_FREQ_SEL BIT[25:16]
	SDR25_DRIVER_STRENGTH_SEL BIT[15:14]
	SDR25_CLK_GEN_SEL BIT[10]
	SDR25_SDCLK_FREQ_SEL BIT[9:0]

HC_REG_6C_6E ADDRESS 0x006C R
HC_REG_6C_6E RESET_VALUE 0x00020000
	DDR50_DRIVER_STRENGTH_SEL BIT[31:30]
	DDR50_CLK_GEN_SEL BIT[26]
	DDR50_SDCLK_FREQ_SEL BIT[25:16]
	SDR104_DRIVER_STRENGTH_SEL BIT[15:14]
	SDR104_CLK_GEN_SEL BIT[10]
	SDR104_SDCLK_FREQ_SEL BIT[9:0]

HC_REG_E0_E2 ADDRESS 0x00E0 RW
HC_REG_E0_E2 RESET_VALUE 0x00000000
	SHARED_BUS_CTL_BACK_END_PWR BIT[30:24]
	SHARED_BUS_INT_PIN_SEL BIT[22:20]
	SHARED_BUS_CTL_CLK_PIN_SEL BIT[18:16]
	SHARED_BUS_CTL_BUS_WIDTH_PRESET BIT[14:8]
	SHARED_BUS_CTL_NUM_INT_INPUT_PINS BIT[5:4]
	SHARED_BUS_CTL_NUM_CLK_PINS BIT[2:0]

HC_REG_FC_FE ADDRESS 0x00FC RW
HC_REG_FC_FE RESET_VALUE 0x00020000
	HC_VENDOR_VERSION_NUM BIT[31:24]
	HC_SPEC_VERSION_NUM BIT[23:16]
	INT_SIGNAL_FOR_EACH_SLOT BIT[7:0]

HC_REG_DLL_CONFIG ADDRESS 0x0100 RW
HC_REG_DLL_CONFIG RESET_VALUE 0x60006400
	SDC4_DIS_DOUT BIT[31]
	DLL_RST BIT[30]
	PDN BIT[29]
	CK_INTP_SEL BIT[28]
	CK_INTP_EN BIT[27]
	MCLK_FREQ BIT[26:24]
	CDR_SELEXT BIT[23:20]
	CDR_EXT_EN BIT[19]
	CK_OUT_EN BIT[18]
	CDR_EN BIT[17]
	DLL_EN BIT[16]
	CDR_UPD_RATE BIT[15:14]
	DLL_UPD_RATE BIT[13:12]
	DLL_PHASE_DET BIT[11:10]
	CDR_ALGORITHM_SEL BIT[9]
	DLY_LINE_SWITCH_CLK BIT[8]
	CMD_DAT_TRACK_SEL BIT[0]

HC_REG_DLL_TEST_CTL ADDRESS 0x0104 RW
HC_REG_DLL_TEST_CTL RESET_VALUE 0x00000000
	SDC4_DLL_TEST_CTL BIT[31:0]

HC_REG_DLL_STATUS ADDRESS 0x0108 R
HC_REG_DLL_STATUS RESET_VALUE 0x00000000
	SDC4_DTEST_MUXSEL BIT[12]
	DDR_DLL_LOCK_JDR BIT[11]
	SDC4_DLL_DTEST_OUT_ATPG BIT[10:9]
	SDC4_DLL_LOCK_ATPG BIT[8]
	DLL_LOCK BIT[7]
	CDR_PHASE BIT[6:3]
	DDLL_COARSE_CAL BIT[2]
	DDR_DLL_LOCK BIT[0]

HC_VENDOR_SPECIFIC_FUNC ADDRESS 0x010C RW
HC_VENDOR_SPECIFIC_FUNC RESET_VALUE 0x00000A1C
	HC_AUTO_CMD_COUNTER BIT[31:22]
	HC_SELECT_IN BIT[21:19]
	HC_SELECT_IN_EN BIT[18]
	ADMA_DESC_PRIORITY BIT[17]
	HC_IO_PAD_PWR_SWITCH BIT[16]
	HC_IO_PAD_PWR_SWITCH_EN BIT[15]
	HC_IGNORE_CTOUT BIT[14]
	HC_SW_SDC4_CMD19 BIT[13]
	HC_INVERT_OUT BIT[12]
	HC_INVERT_OUT_EN BIT[11]
	MODE BIT[10]
	SDC4_MCLK_SEL BIT[9:8]
	ADMA_ERR_SIZE_EN BIT[7]
	HC_AUTO_CMD21_EN BIT[6]
	HC_AUTO_CMD19_EN BIT[5]
	HC_HCLKON_SW_EN BIT[4]
	ADMA_BUSREQ_EN BIT[3]
	FLOW_EN BIT[2]
	PWRSAVE BIT[1]
	CLK_INV BIT[0]

HC_VENDOR_SPECIFIC_FUNC2 ADDRESS 0x0110 RW
HC_VENDOR_SPECIFIC_FUNC2 RESET_VALUE 0xF88218A8
	QSB_AXI_ABURST BIT[31]
	NUM_OUTSTANDING_DATA BIT[30:28]
	PROCEED_AXI_AFTER_ERR BIT[27]
	QSB_AXI_AFULL_CALC BIT[26]
	ONE_MID_SUPPORT BIT[25]
	QSB_AXI_READ_MEMTYPE BIT[24:22]
	HC_SW_RST_REQ BIT[21]
	HC_SW_RST_WAIT_IDLE_DIS BIT[20]
	SDCC5_HALT_REQ BIT[19]
	SDCC5_HALT_ACK BIT[18]
	SDCC5_M_IDLE BIT[17]
	SDCC5_HALT_ACK_SW_EN BIT[16]
	SDCC5_HALT_ACK_SW BIT[15]
	SDCC5_M_IDLE_DIS BIT[14]
	QSB_AXI_INTERLEAVING_EN BIT[13]
	QSB_AXI_TRANSIENT BIT[12]
	QSB_AXI_PROTNS BIT[11]
	QSB_AXI_REQPRIORITY BIT[10:9]
	QSB_AXI_MEMTYPE BIT[8:6]
	QSB_AXI_NOALLOCATE BIT[5]
	QSB_AXI_INNERSHARED BIT[4]
	QSB_AXI_SHARED BIT[3]
	QSB_AXI_OOOWR BIT[2]
	QSB_AXI_OOORD BIT[1]
	QSB_AXI_AFULL BIT[0]

HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0 ADDRESS 0x0114 R
HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0 RESET_VALUE 0x00000000
	ERROR_TYPE BIT[31:30]
	RESP_ERR_TID BIT[29:27]
	DESC_ADDR_35_22 BIT[26:13]
	DESC_ADDR_12_0 BIT[12:0]

HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1 ADDRESS 0x0118 R
HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1 RESET_VALUE 0x00000000
	AHB_MON_HTRANS BIT[21:20]
	AHB_MON_WO_REQ BIT[19]
	AHB_MON_HBURST BIT[18:16]
	AHB_MON_HWRITE BIT[15]
	AHB_MON_HSIZE BIT[14:12]
	AHB_MON_HPROT BIT[11:8]
	AHB_MON_CUR_MASTER BIT[7:0]

HC_VENDOR_SPECIFIC_CAPABILITIES0 ADDRESS 0x011C RW
HC_VENDOR_SPECIFIC_CAPABILITIES0 RESET_VALUE 0x00000000
	VS_CAPABILITIES_SLOT_TYPE BIT[31:30]
	VS_CAPABILITIES_ASYNC_INT_SUPPORT BIT[29]
	VS_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT BIT[28]
	VS_CAPABILITIES_VOLTAGE_SUPPORT_1_8V BIT[26]
	VS_CAPABILITIES_VOLTAGE_SUPPORT_3_0V BIT[25]
	VS_CAPABILITIES_VOLTAGE_SUPPORT_3_3V BIT[24]
	VS_CAPABILITIES_SUSPEND_RESUME_SUPPORT BIT[23]
	VS_CAPABILITIES_SDMA_SUPPORT BIT[22]
	VS_CAPABILITIES_HS_SUPPORT BIT[21]
	VS_CAPABILITIES_ADMA2_SUPPORT BIT[19]
	VS_CAPABILITIES_SUPPORT_8_BIT BIT[18]
	VS_CAPABILITIES_MAX_BLK_LENGTH BIT[17:16]
	VS_CAPABILITIES_BASE_SDCLK_FREQ BIT[15:8]
	VS_CAPABILITIES_TIMEOUT_CLK_UNIT BIT[7]
	VS_CAPABILITIES_TIMEOUT_CLK_FREQ BIT[5:0]

HC_VENDOR_SPECIFIC_CAPABILITIES1 ADDRESS 0x0120 RW
HC_VENDOR_SPECIFIC_CAPABILITIES1 RESET_VALUE 0x02008007
	SPEC_VERSION BIT[31:24]
	VS_CAPABILITIES_CLK_MULTIPLIER BIT[23:16]
	VS_CAPABILITIES_RETUNING_MODE BIT[15:14]
	VS_CAPABILITIES_USE_TUNING_FOR_SDR50 BIT[13]
	VS_CAPABILITIES_TIMER_CNT_FOR_RETUNING BIT[11:8]
	VS_CAPABILITIES_DRIVER_TYPE_D_SUPPORT BIT[6]
	VS_CAPABILITIES_DRIVER_TYPE_C_SUPPORT BIT[5]
	VS_CAPABILITIES_DRIVER_TYPE_A_SUPPORT BIT[4]
	VS_CAPABILITIES_DDR_50_SUPPORT BIT[2]
	VS_CAPABILITIES_SDR_104_SUPPORT BIT[1]
	VS_CAPABILITIES_SDR_50_SUPPORT BIT[0]

HC_VENDOR_SPECIFIC_T4_DLY_CTRL ADDRESS 0x0124 RW
HC_VENDOR_SPECIFIC_T4_DLY_CTRL RESET_VALUE 0x0000382B
	T4_DLY_SPARE_CTL BIT[15:14]
	T4_DLY_POWERDOWN_EN BIT[13]
	T4_DLY_TESTOUT_SEL BIT[12:11]
	T4_DLY_BYPASS_EN BIT[10]
	T4_DLY_CAL_START BIT[9]
	T4_DLY_CAL_OVERRIDE BIT[8]
	T4_DLY_TARGET_CODE BIT[7:0]

HC_VENDOR_SPECIFIC_T4_DLY_STAT ADDRESS 0x0128 R
HC_VENDOR_SPECIFIC_T4_DLY_STAT RESET_VALUE 0x00000000
	T4_DLY_SPARE_OUT BIT[15:14]
	T4_DLY_CAL_DLY_CODE_FAST_RANGE BIT[13]
	T4_DLY_CAL_DLY_CODE_ISEL BIT[12:6]
	T4_DLY_CAL_DLY_CODE_RSEL BIT[5:4]
	T4_DLY_STATE_DESC BIT[3:0]

HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0 ADDRESS 0x0130 RW
HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG0 RESET_VALUE 0x00000000
	STAGGER_CAL_ENA BIT[25]
	TRACKING_CAL_ENA BIT[24]
	OSC_COUNT_ERR_TOLERANCE BIT[23:20]
	TRACK_CALIB_MODE BIT[19]
	FULL_DELAY BIT[18]
	HW_AUTOCAL_ENA BIT[17]
	SW_TRIG_FULL_CALIB BIT[16]
	OSC_PRE_DIV BIT[13:12]
	TMUX_CHAR BIT[10:0]

HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1 ADDRESS 0x0134 RW
HC_VENDOR_SPECIFIC_CSR_CDC_CTLR_CFG1 RESET_VALUE 0x00000000
	OSC_COUNT_DELAY BIT[26:24]
	STANDBY_DELAY BIT[23:20]
	DEL_MODE_DELAY BIT[18:16]
	OSC_MODE_DELAY BIT[14:12]
	DECODER_DELAY BIT[10:8]
	DIVIDER_DELAY BIT[6:4]
	MULTIPLIER_DELAY BIT[2:0]

HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0 ADDRESS 0x0138 RW
HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG0 RESET_VALUE 0x00000000
	INVALID_TIMER_ENA BIT[24]
	INVALID_TIMER_VAL BIT[23:20]
	TIMER_ENA BIT[16]
	TIMER_VAL BIT[15:0]

HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1 ADDRESS 0x013C RW
HC_VENDOR_SPECIFIC_CSR_CDC_CAL_TIMER_CFG1 RESET_VALUE 0x00000000
	FF_TIMER_ENA BIT[12]
	FF_TIMER_VAL BIT[9:0]

HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG ADDRESS 0x0140 RW
HC_VENDOR_SPECIFIC_CSR_CDC_REFCOUNT_CFG RESET_VALUE 0x00000000
	TREF BIT[31:16]
	CCAL_REF_COUNT BIT[13:8]
	FCAL_REF_COUNT BIT[5:0]

HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG ADDRESS 0x0144 RW
HC_VENDOR_SPECIFIC_CSR_CDC_COARSE_CAL_CFG RESET_VALUE 0x00000000
	CCAL_SUBUNIT_CAPS BIT[12:8]
	CCAL_UNITSTEPS BIT[5:0]

HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG ADDRESS 0x0148 RW
HC_VENDOR_SPECIFIC_CSR_CDC_RSVD_CFG RESET_VALUE 0x00000000
	TEMP_FIELD BIT[15:0]

HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG ADDRESS 0x014C RW
HC_VENDOR_SPECIFIC_CSR_CDC_OFFSET_CFG RESET_VALUE 0x00000000
	SUBUNIT_OFFSET_MODE BIT[20]
	SUBUNIT_OFFSET_SIGN BIT[19]
	SUBUNIT_OFFSET BIT[16:12]
	UNIT_OFFSET_MODE BIT[8]
	UNIT_OFFSET_SIGN BIT[7]
	UNIT_OFFSET BIT[5:0]

HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG ADDRESS 0x0150 RW
HC_VENDOR_SPECIFIC_CSR_CDC_DELAY_CFG RESET_VALUE 0x00000000
	TARGET_COUNT_ENA BIT[28]
	TARGET_COUNT BIT[27:16]
	DELAY_VAL BIT[11:0]

HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG ADDRESS 0x0154 RW
HC_VENDOR_SPECIFIC_CSR_CDC_SW_MODE_CFG RESET_VALUE 0x00000000
	SW_DEL_MODE BIT[3]
	SW_OSC_MODE BIT[2]
	SW_DA_SEL BIT[1]
	SW_LOAD BIT[0]

HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG ADDRESS 0x0158 RW
HC_VENDOR_SPECIFIC_CSR_CDC_TEST_CFG RESET_VALUE 0x00000000
	CDC_SEL_DDA_TEST BIT[3]
	CDC_OSC_TEST_EN BIT[2]
	CDC_TEST_EN BIT[1]
	CDC_OUT_ONTEST2 BIT[0]

HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG ADDRESS 0x015C RW
HC_VENDOR_SPECIFIC_CSR_CDC_SW_OVRD_CFG RESET_VALUE 0x00000000
	SW_REF_GATE BIT[16]
	SW_OVRD_DA1_OSC_EN BIT[11]
	SW_OVRD_DA1_IN_EN BIT[10]
	SW_OVRD_DA0_OSC_EN BIT[9]
	SW_OVRD_DA0_IN_EN BIT[8]
	SW_OVRD_CDC_COUNTER_RST BIT[3]
	SW_OVRD_LOAD_DA_SEL BIT[2]
	SW_OVRD_ACTV_DA_SEL BIT[1]
	SW_OVRD_ENA BIT[0]

HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG ADDRESS 0x0160 RW
HC_VENDOR_SPECIFIC_CSR_CDC_SLAVE_DDA_CFG RESET_VALUE 0x00000000
	SLAV_DDA_OFFSET_MODE BIT[17]
	SLAV_DDA_OFFSET_SIGN BIT[16]
	SLAVE_DDA_OFFSET BIT[15:12]
	SLAVE_DDA_DELAY BIT[10:0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0 ADDRESS 0x0164 R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS0 RESET_VALUE 0x0000000C
	CDC_ERROR_CODE BIT[26:24]
	SW_REF_GATE_COUNT BIT[23:16]
	OSC_COUNT BIT[15:4]
	CURR_SEL_DA BIT[3]
	CTLR_SM_IDLE BIT[2]
	OSC_DONE BIT[1]
	CALIBRATION_DONE BIT[0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1 ADDRESS 0x0168 R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS1 RESET_VALUE 0x00000000
	CURR_DELAY_VALUE BIT[27:16]
	CURR_TMUX_DELAY BIT[11:0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2 ADDRESS 0x016C R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS2 RESET_VALUE 0x10331033
	DA1_SUBUNITS BIT[28:24]
	DA1_UNITSTEPS BIT[21:16]
	DA0_SUBUNITS BIT[12:8]
	DA0_UNITSTEPS BIT[5:0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3 ADDRESS 0x0170 R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS3 RESET_VALUE 0x00000000
	NUM_OF_OSC_ITER BIT[31:24]
	COUNT_ERROR BIT[23:12]
	CURR_TARGET_COUNT BIT[11:0]

HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4 ADDRESS 0x0174 R
HC_VENDOR_SPECIFIC_CSR_CDC_STATUS4 RESET_VALUE 0x000000FF
	SLAVE_DDA_DA1_TAPS BIT[7:4]
	SLAVE_DDA_DA0_TAPS BIT[3:0]

HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG ADDRESS 0x0178 RW
HC_VENDOR_SPECIFIC_CSR_CDC_GEN_CFG RESET_VALUE 0x00000000
	CDC_SDDA_EN BIT[2]
	CDC_SWITCH_RC_EN BIT[1]
	CDC_SWITCH_BYPASS_OFF BIT[0]

HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG ADDRESS 0x017C RW
HC_VENDOR_SPECIFIC_CDC_AUTO_SW_CAL_CFG RESET_VALUE 0x00F08000
	CDC_CAL_TIMEOUT_ENABLE BIT[25]
	CDC_AUTO_SW_CAL_ENABLE BIT[24]
	CDC_CAL_TIMEOUT_THRESHOLD BIT[23:16]
	AUTO_TRIG_INTERVAL BIT[15:0]

HC_VENDOR_SPECIFIC_DDR200_STAT ADDRESS 0x0180 R
HC_VENDOR_SPECIFIC_DDR200_STAT RESET_VALUE 0x00000000
	CDC_CAL_VALID BIT[0]

HC_VENDOR_SPECIFIC_DDR200_CFG ADDRESS 0x0184 RW
HC_VENDOR_SPECIFIC_DDR200_CFG RESET_VALUE 0x00000000
	FF_CLK_DIS BIT[10]
	VOLTAGE_MUX_SEL BIT[9]
	CDC_TRAFFIC_SEL BIT[8:7]
	START_CDC_TRAFFIC BIT[6]
	CRC_TOKEN_SAMPL_FALL_EDGE BIT[5]
	DATIN_SAMPL_FALL_EDGE BIT[4]
	CDC_T4_TEST_OUT_SEL BIT[3]
	CMDIN_EDGE_SEL BIT[2]
	CMDIN_RCLK_EN BIT[1]
	CDC_T4_DLY_SEL BIT[0]

HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL ADDRESS 0x0188 RW
HC_VENDOR_SPECIFIC_TIME_COUNT_CTRL RESET_VALUE 0x00000000
	CMD_PERIOD BIT[1]
	ENABLE BIT[0]

HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT ADDRESS 0x018C R
HC_VENDOR_SPECIFIC_FLOW_CTRL_TIME_COUNT RESET_VALUE 0x00000000
	FLOW_CTRL_TIME BIT[31:0]

HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT ADDRESS 0x0190 R
HC_VENDOR_SPECIFIC_BUSY_TIME_COUNT RESET_VALUE 0x00000000
	BUSY_TIME BIT[31:0]

HC_VENDOR_SPECIFIC_DATA_TIME_COUNT ADDRESS 0x0194 R
HC_VENDOR_SPECIFIC_DATA_TIME_COUNT RESET_VALUE 0x00000000
	DATA_TIME BIT[31:0]

HC_VENDOR_SPECIFIC_CMD_TIME_COUNT ADDRESS 0x0198 R
HC_VENDOR_SPECIFIC_CMD_TIME_COUNT RESET_VALUE 0x00000000
	CMD_TIME BIT[31:0]

HC_VENDOR_SPECIFIC_ERR_INT_STS ADDRESS 0x019C R
HC_VENDOR_SPECIFIC_ERR_INT_STS RESET_VALUE 0x00000000
	SCM_RD_ABORT BIT[3]
	SCM_WR_ABORT BIT[2]
	AUTO_CDC_SW_CALIB_ERR BIT[1]
	AUTO_CDC_SW_CALIB_TOUT BIT[0]

HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG ADDRESS 0x01A0 R
HC_VENDOR_SPECIFIC_PWRCTL_STATUS_REG RESET_VALUE 0x00000000
	IO_HIGH_V BIT[3]
	IO_LOW_V BIT[2]
	BUS_ON BIT[1]
	BUS_OFF BIT[0]

HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG ADDRESS 0x01A4 RW
HC_VENDOR_SPECIFIC_PWRCTL_MASK_REG RESET_VALUE 0x00000000
	IO_HIGH_V BIT[3]
	IO_LOW_V BIT[2]
	BUS_ON BIT[1]
	BUS_OFF BIT[0]

HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG ADDRESS 0x01A8 W
HC_VENDOR_SPECIFIC_PWRCTL_CLEAR_REG RESET_VALUE 0x00000000
	IO_HIGH_V BIT[3]
	IO_LOW_V BIT[2]
	BUS_ON BIT[1]
	BUS_OFF BIT[0]

HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG ADDRESS 0x01AC RW
HC_VENDOR_SPECIFIC_PWRCTL_CTL_REG RESET_VALUE 0x00000000
	HC_CARD_STATE_STABLE BIT[9]
	RST_NOT_WAIT_PWRCTL_REG BIT[8]
	HC_WRITE_PROTECT_PAD BIT[7:6]
	CARD_DETECT_PIN_LEVEL BIT[5]
	HC_WRITE_PROTECT BIT[4]
	IO_SIG_SWITCH_FAIL BIT[3]
	IO_SIG_SWITCH_SUCCESS BIT[2]
	BUS_ON_OFF_FAIL BIT[1]
	BUS_ON_OFF_SUCCESS BIT[0]

HC_VENDOR_SPECIFIC_FUNC3 ADDRESS 0x01B0 RW
HC_VENDOR_SPECIFIC_FUNC3 RESET_VALUE 0x00000040
	HS200_ASYNC_FIFO_WR_CLK_EN BIT[6]
	IGNORE_START_BIT_ERR BIT[5]
	LEGACY_ADMA_LEN_CALC BIT[4]
	PWRSAVE_DLL BIT[3]
	SDIO_TRANS BIT[2]
	HCLK_IDLE_GATING BIT[1]
	MCLK_IDLE_GATING BIT[0]

HC_REG_DLL_CONFIG_2 ADDRESS 0x01B4 RW
HC_REG_DLL_CONFIG_2 RESET_VALUE 0x00000000
	MCLK_FREQ_EXT BIT[20:5]
	MCLK_FREQ_SEL BIT[4]
	DDR_TRAFFIC_INIT_SEL BIT[3:2]
	DDR_TRAFFIC_INIT_SW BIT[1]
	DDR_CAL_EN BIT[0]

HC_REG_DDR_CONFIG ADDRESS 0x01B8 RW
HC_REG_DDR_CONFIG RESET_VALUE 0x80040853
	PRG_DLY_EN BIT[31]
	EXT_PRG_RCLK_DLY_EN BIT[30]
	EXT_PRG_RCLK_DLY_CODE BIT[29:27]
	EXT_PRG_RCLK_DLY BIT[26:21]
	TCXO_CYCLES_DLY_LINE BIT[20:12]
	TCXO_CYCLES_CNT BIT[11:9]
	PRG_RCLK_DLY BIT[8:0]

HC_VENDOR_SPECIFIC_FUNC4 ADDRESS 0x01BC RW
HC_VENDOR_SPECIFIC_FUNC4 RESET_VALUE 0x00000022
	HC_AXI_ARLOCK BIT[11:10]
	HC_AXI_AWLOCK BIT[9:8]
	HC_AXI_ARCACHE BIT[7:4]
	HC_AXI_AWCACHE BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SDC1_SDCC5_TOP.SDCC5_HC_SCM (level 2)
----------------------------------------------------------------------------------------
sdcc5_hc_scm MODULE OFFSET=SDC1_SDCC5_TOP+0x00025000 MAX=SDC1_SDCC5_TOP+0x000250FF APRE=SDC1_SDCC_ APOST= SPRE=SDC1_SDCC_ SPOST= BPRE=SDC1_SDCC_ BPOST= ABPRE=SDC1_SDCC_ ABPOST= FPRE=SDC1_SDCC_ FPOST=

HC_VENDOR_SPECIFIC_SCM_CFG ADDRESS 0x0000 RW
HC_VENDOR_SPECIFIC_SCM_CFG RESET_VALUE 0x00000000
	SCM_USE_UFSP_PROT BIT[6]
	SCM_SW_CLOCK_ENABLE BIT[5]
	SCM_NONBLOCKING_DISABLE BIT[4]
	SCM_ENCRYPTION_DISABLE BIT[3]
	SCM_DESC_PREFETCH_EN BIT[2]
	SCM_DESC_TYPE BIT[1]
	SCM_SW_ENABLE BIT[0]

HC_VENDOR_SPECIFIC_SCM_AXI_VALUES ADDRESS 0x0004 RW
HC_VENDOR_SPECIFIC_SCM_AXI_VALUES RESET_VALUE 0x0001D2FF
	SCM_AXI_PARTIAL_BURST_DIS BIT[18]
	SCM_AXI_ARBURST BIT[17:16]
	SCM_AXI_WR_NOALLOCATE BIT[15]
	SCM_AXI_RD_NOALLOCATE BIT[14]
	SCM_AXI_WR_MEMTYPE BIT[13:11]
	SCM_AXI_RD_MEMTYPE BIT[10:8]
	SCM_DMA_WR_BURST_LEN BIT[7:4]
	SCM_DMA_RD_BURST_LEN BIT[3:0]

HC_VENDOR_SPECIFIC_SCM_MASK ADDRESS 0x0008 RW
HC_VENDOR_SPECIFIC_SCM_MASK RESET_VALUE 0x00000000
	SCM_FAULT_IRQ_DISABLE BIT[0]

HC_VENDOR_SPECIFIC_SCM_STATUS ADDRESS 0x000C R
HC_VENDOR_SPECIFIC_SCM_STATUS RESET_VALUE 0x00000000
	SCM_FAULT_IRQ_STATUS BIT[0]

HC_VENDOR_SPECIFIC_SCM_SECURITY ADDRESS 0x0010 RW
HC_VENDOR_SPECIFIC_SCM_SECURITY RESET_VALUE 0x00000000
	NSUFSP BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.BLSP (level 1)
----------------------------------------------------------------------------------------
BLSP BASE 0x67880000 SIZE=0x00040000 blspaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BLSP.BAM (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.BLSP.BAM' does not directly contain any register.
----------------------------------------------------------------------------------------

bam MODULE OFFSET=BLSP+0x00000000 MAX=BLSP+0x0002EFFF APRE=BLSP_BAM_ APOST= SPRE=BLSP_BAM_ SPOST= BPRE=BLSP_BAM_ BPOST= ABPRE=BLSP_BAM_ ABPOST= FPRE=BLSP_BAM_ FPOST=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BLSP.BAM.BAM (level 3)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=BLSP+0x00004000 MAX=BLSP+0x00026FFF APRE=BLSP_BAM_ APOST= SPRE=BLSP_BAM_ SPOST= BPRE=BLSP_BAM_ BPOST= ABPRE=BLSP_BAM_ ABPOST= FPRE=BLSP_BAM_ FPOST=

BAM_CTRL ADDRESS 0x0000 RW
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20]
	CACHE_MISS_ERR_RESP_EN BIT[19]
	LOCAL_CLK_GATING BIT[18:17]
	IBC_DISABLE BIT[16]
	BAM_CACHED_DESC_STORE BIT[15]
	BAM_DESC_CACHE_SEL BIT[14:13]
	BAM_TESTBUS_SEL BIT[11:5]
	BAM_EN_ACCUM BIT[4]
	BAM_EN BIT[1]
	BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x0040 R
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x0044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31]
	TIMER_RUN BIT[30]
	TIMER_MODE BIT[29]
	TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x0014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4]
	BAM_EMPTY_IRQ BIT[3]
	BAM_ERROR_IRQ BIT[2]
	BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4]
	BAM_EMPTY_CLR BIT[3]
	BAM_ERROR_CLR BIT[2]
	BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4]
	BAM_EMPTY_EN BIT[3]
	BAM_ERROR_EN BIT[2]
	BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31]
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
	MULTIPLE_EVENTS_SIZE_EN BIT[29]
	BAM_ZLT_W_CD_SUPPORT BIT[28]
	BAM_CD_ENABLE BIT[27]
	BAM_AU_ACCUMED BIT[26]
	BAM_PSM_P_HD_DATA BIT[25]
	BAM_REG_P_EN BIT[24]
	BAM_WB_DSC_AVL_P_RST BIT[23]
	BAM_WB_RETR_SVPNT BIT[22]
	BAM_WB_CSW_ACK_IDL BIT[21]
	BAM_WB_BLK_CSW BIT[20]
	BAM_WB_P_RES BIT[19]
	BAM_SI_P_RES BIT[18]
	BAM_AU_P_RES BIT[17]
	BAM_PSM_P_RES BIT[16]
	BAM_PSM_CSW_REQ BIT[15]
	BAM_SB_CLK_REQ BIT[14]
	BAM_IBC_DISABLE BIT[13]
	BAM_NO_EXT_P_RST BIT[12]
	BAM_FULL_PIPE BIT[11]
	BAM_ADML_SYNC_BRIDGE BIT[3]
	BAM_PIPE_CNFG BIT[2]
	BAM_ADML_DEEP_CONS_FIFO BIT[1]
	BAM_ADML_INCR4_EN_N BIT[0]

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x00000003
	NO_SW_OFFSET_REVERT_BACK BIT[1]
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

BAM_REVISION ADDRESS 0x1000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24]
	CMD_DESC_EN BIT[23]
	DESC_CACHE_DEPTH BIT[22:21]
	NUM_INACTIV_TMRS BIT[20]
	INACTIV_TMRS_EXST BIT[19]
	HIGH_FREQUENCY_BAM BIT[18]
	BAM_HAS_NO_BYPASS BIT[17]
	SECURED BIT[16]
	USE_VMIDMT BIT[15]
	AXI_ACTIVE BIT[14]
	CE_BUFFER_SIZE BIT[13:12]
	NUM_EES BIT[11:8]
	REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x1008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24]
	PERIPH_NON_PIPE_GRP BIT[23:16]
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
	BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21]
	SW_EVENTS_SEL BIT[20:19]
	BAM_DATA_ERASE BIT[18]
	BAM_DATA_FLUSH BIT[17]
	BAM_CLK_ALWAYS_ON BIT[16]
	BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x1014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
	BAM_ERR_HVMID BIT[22:18]
	BAM_ERR_DIRECT_MODE BIT[17]
	BAM_ERR_HCID BIT[16:12]
	BAM_ERR_HPROT BIT[11:8]
	BAM_ERR_HBURST BIT[7:5]
	BAM_ERR_HSIZE BIT[4:3]
	BAM_ERR_HWRITE BIT[2]
	BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x2000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13]
	BAM_VMID BIT[12:8]
	BAM_RST_BLOCK BIT[7]
	BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(15) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8]
	BAM_P_SUP_GROUP BIT[7:3]
	BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31]
	P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(15) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16]
	P_WRITE_NWD BIT[11]
	P_PREFETCH_LIMIT BIT[10:9]
	P_AUTO_EOB_SEL BIT[8:7]
	P_AUTO_EOB BIT[6]
	P_SYS_MODE BIT[5]
	P_SYS_STRM BIT[4]
	P_DIRECTION BIT[3]
	P_EN BIT[1]

BAM_P_RSTn(n):(0)-(15) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(15) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4]
	P_PIPE_EMPTY BIT[3]
	P_LAST_DESC_ZLT BIT[2]
	P_PROD_HALTED BIT[1]
	P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(15) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7]
	P_PIPE_RST_ERROR_IRQ BIT[6]
	P_TRNSFR_END_IRQ BIT[5]
	P_ERR_IRQ BIT[4]
	P_OUT_OF_DESC_IRQ BIT[3]
	P_WAKE_IRQ BIT[2]
	P_TIMER_IRQ BIT[1]
	P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(15) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7]
	P_PIPE_RST_ERROR_CLR BIT[6]
	P_TRNSFR_END_CLR BIT[5]
	P_ERR_CLR BIT[4]
	P_OUT_OF_DESC_CLR BIT[3]
	P_WAKE_CLR BIT[2]
	P_TIMER_CLR BIT[1]
	P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(15) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7]
	P_PIPE_RST_ERROR_EN BIT[6]
	P_TRNSFR_END_EN BIT[5]
	P_ERR_EN BIT[4]
	P_OUT_OF_DESC_EN BIT[3]
	P_WAKE_EN BIT[2]
	P_TIMER_EN BIT[1]
	P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(15) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(15) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31]
	P_TIMER_RUN BIT[30]
	P_TIMER_MODE BIT[29]
	P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(15) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(15) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
	BAM_P_SB_UPDATED BIT[26]
	BAM_P_NWD_TOGGLE BIT[25]
	BAM_P_NWD_TOGGLE_R BIT[24]
	BAM_P_WAIT_4_ACK BIT[23]
	BAM_P_ACK_TOGGLE BIT[22]
	BAM_P_ACK_TOGGLE_R BIT[21]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(15) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16]
	SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(15) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16]
	AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(15) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31]
	PSM_DESC_IRQ BIT[30]
	PSM_DESC_IRQ_DONE BIT[29]
	PSM_GENERAL_BITS BIT[28:25]
	PSM_CONS_STATE BIT[24:22]
	PSM_PROD_SYS_STATE BIT[21:19]
	PSM_PROD_B2B_STATE BIT[18:16]
	PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(15) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(15) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16]
	PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(15) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16]
	PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(15) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16]
	P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(15) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(15) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16]
	P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(15) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(15) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(15) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(15) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16]
	DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(15) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16]
	RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(15) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(15) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(15) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(15) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(15) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(15) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(15) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(15) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(15) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BLSP.BAM.XPU2 (level 3)
----------------------------------------------------------------------------------------
xpu2 MODULE OFFSET=BLSP+0x00002000 MAX=BLSP+0x00003FFF APRE=BLSP_BAM_ APOST= SPRE=BLSP_BAM_ SPOST= BPRE=BLSP_BAM_ BPOST= ABPRE=BLSP_BAM_ ABPOST= FPRE=BLSP_BAM_ FPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x0000141E
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0C0A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(30,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RWE BIT[31:0]

XPU_RGn_SCR(n):(0)-(30) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_RGn_MCR(n):(0)-(30) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BLSP.BAM.VMIDMT (level 3)
----------------------------------------------------------------------------------------
vmidmt MODULE OFFSET=BLSP+0x00000000 MAX=BLSP+0x00000FFF APRE=BLSP_BAM_ APOST= SPRE=BLSP_BAM_ SPOST= BPRE=BLSP_BAM_ BPOST= ABPRE=BLSP_BAM_ ABPOST= FPRE=BLSP_BAM_ FPOST=

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_SCR1 ADDRESS 0x0004 RW
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00001F00
	GASRAE BIT[24]
	NSNUMSMRGO BIT[12:8]

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000A11
	SES BIT[31]
	SMS BIT[27]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009500
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDX BIT[11:8]

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4]
	IAS BIT[3:0]

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0011021F
	NUMMSDRB BIT[23:16]
	MSAE BIT[9]
	QRIBE BIT[8]
	NVMID BIT[7:0]

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0]

VMIDMT_SGFSR ADDRESS 0x0048 RW
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[28:24]
	SSDINDEX BIT[20:16]
	STREAMINDEX BIT[4:0]

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000A11
	SMS BIT[27]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDX BIT[11:8]

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4]
	IAS BIT[3:0]

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0011021F
	NUMMSDRB BIT[23:16]
	MSAE BIT[9]
	QRIBE BIT[8]
	NVMID BIT[7:0]

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0]

VMIDMT_GFSR ADDRESS 0x0048 RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[28:24]
	SSDINDEX BIT[20:16]
	STREAMINDEX BIT[4:0]

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_VMIDMTACR ADDRESS 0x009C RW
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

VMIDMT_NSCR0 ADDRESS 0x0400 RW
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_NSCR2 ADDRESS 0x0408 RW
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_NSACR ADDRESS 0x0410 RW
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_NSGFAR0 ADDRESS 0x0440 R
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0]

VMIDMT_NSGFSR ADDRESS 0x0448 RW
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[28:24]
	SSDINDEX BIT[20:16]
	STREAMINDEX BIT[4:0]

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[16:0]

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2]
	BPMSACFG BIT[1]
	BPSMSACFG BIT[0]

VMIDMT_S2VRn(n):(0)-(16) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR BIT[14:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	VMID BIT[4:0]

VMIDMT_AS2VRn(n):(0)-(16) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30]
	RCISH BIT[29]
	RCOSH BIT[28]
	REQPRIORITYCFG BIT[4]
	REQPRIORITY BIT[1:0]

VMIDMT_SMRn(n):(0)-(16) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31]
	MASK BIT[20:16]
	ID BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BLSP.UART0_DM (level 2)
----------------------------------------------------------------------------------------
uart0_dm MODULE OFFSET=BLSP+0x0002F000 MAX=BLSP+0x0002F1FF APRE=BLSP_UART0_ APOST= SPRE=BLSP_UART0_ SPOST= BPRE=BLSP_UART0_ BPOST= ABPRE=BLSP_UART0_ ABPOST= FPRE=BLSP_UART0_ FPOST=

UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8]
	RX_RDY_CTL BIT[7]
	CTS_CTL BIT[6]
	AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10]
	RX_ERROR_CHAR_OFF BIT[9]
	RX_BREAK_ZERO_CHAR_OFF BIT[8]
	LOOPBACK BIT[7]
	ERROR_MODE BIT[6]
	BITS_PER_CHAR BIT[5:4]
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2]
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0]
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7]
	SAMPLE_DATA BIT[6]
	STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5]
	TX_SC_ENABLE BIT[4]
	RX_BAM_ENABLE BIT[3]
	TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4]
	TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14]
	TX_ASYNC_FIFO_STATE BIT[13:10]
	TX_BUFFER_STATE BIT[9:7]
	TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14]
	RX_ASYNC_FIFO_STATE BIT[13:10]
	RX_BUFFER_STATE BIT[9:7]
	RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0]
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17]
	UIM_RX_MODE BIT[16]
	SIM_STOP_BIT_LEN BIT[15:8]
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7]
	SIM_CLK_TD8_SEL BIT[6]
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3]
	SWAP_D BIT[2]
	INV_D BIT[1]
	SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4]
	UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x00000XXX
	TRANS_END_TRIGGER BIT[11:10]
	TRANS_ACTIVE BIT[9]
	RX_BREAK_START_LAST BIT[8]
	HUNT_CHAR BIT[7]
	RX_BREAK BIT[6]
	PAR_FRAME_ERR BIT[5]
	UART_OVERRUN BIT[4]
	TXEMT BIT[3]
	TXRDY BIT[2]
	RXFULL BIT[1]
	RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11]
	GENERAL_COMMAND BIT[10:8]
	CHANNEL_COMMAND_LSB BIT[7:4]
	UART_TX_DISABLE BIT[3]
	UART_TX_EN BIT[2]
	UART_RX_DISABLE BIT[1]
	UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[16:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4]
	IRDA_LOOPBACK BIT[3]
	INVERT_IRDA_TX BIT[2]
	INVERT_IRDA_RX BIT[1]
	IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23]
	UART_SIM_CLK_CGC_OPEN BIT[22]
	UART_RX_CLK_CGC_OPEN BIT[21]
	UART_TX_CLK_CGC_OPEN BIT[20]
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
	AHB_RX_CLK_CGC_OPEN BIT[10]
	AHB_TX_CLK_CGC_OPEN BIT[9]
	AHB_WR_CLK_CGC_OPEN BIT[8]
	RX_ENABLE_CGC_OPT BIT[5]
	TX_ENABLE_CGC_OPT BIT[4]
	AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	RX_DMRX_1BYTE_RES_EN BIT[5]
	RX_STALE_IRQ_DMRX_EQUAL BIT[4]
	RX_DMRX_LOW_EN BIT[2]
	STALE_IRQ_EMPTY BIT[1]
	TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2]
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
	RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28]
	RX_PACK_FSM BIT[26:24]
	RX_TRANS_FSM BIT[21:20]
	TX_TRANS_FSM BIT[18:16]
	RX_PRO_TRANS_END_FSM BIT[14:12]
	RX_PRO_ACTIVE_FSM BIT[10:8]
	TX_CON_TRANS_END_FSM BIT[6:4]
	RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040001
	HW_VERSION_MAJOR BIT[31:28]
	HW_VERSION_MINOR BIT[27:16]
	HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7]
	GENERIC_DM_IFC BIT[6]
	GENERIC_IRDA_IFC BIT[5]
	GENERIC_SIM_GLUE BIT[4]
	GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15]
	TESTBUS_EN BIT[14]
	SW_RESET BIT[13]
	MODE18 BIT[12]
	PMIC_ALARM_EN BIT[10]
	BATT_ALARM_TRIGGER_EN BIT[9]
	UIM_RMV_TRIGGER_EN BIT[8]
	UIM_CARD_EVENTS_ENABLE BIT[6]
	UIM_PRESENT_POLARITY BIT[5]
	EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1]
	INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2]
	UIM_DEACTIVATION_STATUS BIT[1]
	CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BLSP.UART1_DM (level 2)
----------------------------------------------------------------------------------------
uart1_dm MODULE OFFSET=BLSP+0x00030000 MAX=BLSP+0x000301FF APRE=BLSP_UART1_ APOST= SPRE=BLSP_UART1_ SPOST= BPRE=BLSP_UART1_ BPOST= ABPRE=BLSP_UART1_ ABPOST= FPRE=BLSP_UART1_ FPOST=

UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8]
	RX_RDY_CTL BIT[7]
	CTS_CTL BIT[6]
	AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10]
	RX_ERROR_CHAR_OFF BIT[9]
	RX_BREAK_ZERO_CHAR_OFF BIT[8]
	LOOPBACK BIT[7]
	ERROR_MODE BIT[6]
	BITS_PER_CHAR BIT[5:4]
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2]
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0]
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7]
	SAMPLE_DATA BIT[6]
	STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5]
	TX_SC_ENABLE BIT[4]
	RX_BAM_ENABLE BIT[3]
	TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4]
	TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14]
	TX_ASYNC_FIFO_STATE BIT[13:10]
	TX_BUFFER_STATE BIT[9:7]
	TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14]
	RX_ASYNC_FIFO_STATE BIT[13:10]
	RX_BUFFER_STATE BIT[9:7]
	RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0]
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17]
	UIM_RX_MODE BIT[16]
	SIM_STOP_BIT_LEN BIT[15:8]
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7]
	SIM_CLK_TD8_SEL BIT[6]
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3]
	SWAP_D BIT[2]
	INV_D BIT[1]
	SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4]
	UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x00000XXX
	TRANS_END_TRIGGER BIT[11:10]
	TRANS_ACTIVE BIT[9]
	RX_BREAK_START_LAST BIT[8]
	HUNT_CHAR BIT[7]
	RX_BREAK BIT[6]
	PAR_FRAME_ERR BIT[5]
	UART_OVERRUN BIT[4]
	TXEMT BIT[3]
	TXRDY BIT[2]
	RXFULL BIT[1]
	RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11]
	GENERAL_COMMAND BIT[10:8]
	CHANNEL_COMMAND_LSB BIT[7:4]
	UART_TX_DISABLE BIT[3]
	UART_TX_EN BIT[2]
	UART_RX_DISABLE BIT[1]
	UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[16:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4]
	IRDA_LOOPBACK BIT[3]
	INVERT_IRDA_TX BIT[2]
	INVERT_IRDA_RX BIT[1]
	IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23]
	UART_SIM_CLK_CGC_OPEN BIT[22]
	UART_RX_CLK_CGC_OPEN BIT[21]
	UART_TX_CLK_CGC_OPEN BIT[20]
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
	AHB_RX_CLK_CGC_OPEN BIT[10]
	AHB_TX_CLK_CGC_OPEN BIT[9]
	AHB_WR_CLK_CGC_OPEN BIT[8]
	RX_ENABLE_CGC_OPT BIT[5]
	TX_ENABLE_CGC_OPT BIT[4]
	AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	RX_DMRX_1BYTE_RES_EN BIT[5]
	RX_STALE_IRQ_DMRX_EQUAL BIT[4]
	RX_DMRX_LOW_EN BIT[2]
	STALE_IRQ_EMPTY BIT[1]
	TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2]
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
	RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28]
	RX_PACK_FSM BIT[26:24]
	RX_TRANS_FSM BIT[21:20]
	TX_TRANS_FSM BIT[18:16]
	RX_PRO_TRANS_END_FSM BIT[14:12]
	RX_PRO_ACTIVE_FSM BIT[10:8]
	TX_CON_TRANS_END_FSM BIT[6:4]
	RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040001
	HW_VERSION_MAJOR BIT[31:28]
	HW_VERSION_MINOR BIT[27:16]
	HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7]
	GENERIC_DM_IFC BIT[6]
	GENERIC_IRDA_IFC BIT[5]
	GENERIC_SIM_GLUE BIT[4]
	GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15]
	TESTBUS_EN BIT[14]
	SW_RESET BIT[13]
	MODE18 BIT[12]
	PMIC_ALARM_EN BIT[10]
	BATT_ALARM_TRIGGER_EN BIT[9]
	UIM_RMV_TRIGGER_EN BIT[8]
	UIM_CARD_EVENTS_ENABLE BIT[6]
	UIM_PRESENT_POLARITY BIT[5]
	EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1]
	INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2]
	UIM_DEACTIVATION_STATUS BIT[1]
	CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BLSP.UART2_DM (level 2)
----------------------------------------------------------------------------------------
uart2_dm MODULE OFFSET=BLSP+0x00031000 MAX=BLSP+0x000311FF APRE=BLSP_UART2_ APOST= SPRE=BLSP_UART2_ SPOST= BPRE=BLSP_UART2_ BPOST= ABPRE=BLSP_UART2_ ABPOST= FPRE=BLSP_UART2_ FPOST=

UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8]
	RX_RDY_CTL BIT[7]
	CTS_CTL BIT[6]
	AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10]
	RX_ERROR_CHAR_OFF BIT[9]
	RX_BREAK_ZERO_CHAR_OFF BIT[8]
	LOOPBACK BIT[7]
	ERROR_MODE BIT[6]
	BITS_PER_CHAR BIT[5:4]
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2]
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0]
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7]
	SAMPLE_DATA BIT[6]
	STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5]
	TX_SC_ENABLE BIT[4]
	RX_BAM_ENABLE BIT[3]
	TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4]
	TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14]
	TX_ASYNC_FIFO_STATE BIT[13:10]
	TX_BUFFER_STATE BIT[9:7]
	TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14]
	RX_ASYNC_FIFO_STATE BIT[13:10]
	RX_BUFFER_STATE BIT[9:7]
	RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0]
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17]
	UIM_RX_MODE BIT[16]
	SIM_STOP_BIT_LEN BIT[15:8]
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7]
	SIM_CLK_TD8_SEL BIT[6]
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3]
	SWAP_D BIT[2]
	INV_D BIT[1]
	SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4]
	UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x00000XXX
	TRANS_END_TRIGGER BIT[11:10]
	TRANS_ACTIVE BIT[9]
	RX_BREAK_START_LAST BIT[8]
	HUNT_CHAR BIT[7]
	RX_BREAK BIT[6]
	PAR_FRAME_ERR BIT[5]
	UART_OVERRUN BIT[4]
	TXEMT BIT[3]
	TXRDY BIT[2]
	RXFULL BIT[1]
	RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11]
	GENERAL_COMMAND BIT[10:8]
	CHANNEL_COMMAND_LSB BIT[7:4]
	UART_TX_DISABLE BIT[3]
	UART_TX_EN BIT[2]
	UART_RX_DISABLE BIT[1]
	UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[16:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4]
	IRDA_LOOPBACK BIT[3]
	INVERT_IRDA_TX BIT[2]
	INVERT_IRDA_RX BIT[1]
	IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23]
	UART_SIM_CLK_CGC_OPEN BIT[22]
	UART_RX_CLK_CGC_OPEN BIT[21]
	UART_TX_CLK_CGC_OPEN BIT[20]
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
	AHB_RX_CLK_CGC_OPEN BIT[10]
	AHB_TX_CLK_CGC_OPEN BIT[9]
	AHB_WR_CLK_CGC_OPEN BIT[8]
	RX_ENABLE_CGC_OPT BIT[5]
	TX_ENABLE_CGC_OPT BIT[4]
	AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	RX_DMRX_1BYTE_RES_EN BIT[5]
	RX_STALE_IRQ_DMRX_EQUAL BIT[4]
	RX_DMRX_LOW_EN BIT[2]
	STALE_IRQ_EMPTY BIT[1]
	TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2]
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
	RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28]
	RX_PACK_FSM BIT[26:24]
	RX_TRANS_FSM BIT[21:20]
	TX_TRANS_FSM BIT[18:16]
	RX_PRO_TRANS_END_FSM BIT[14:12]
	RX_PRO_ACTIVE_FSM BIT[10:8]
	TX_CON_TRANS_END_FSM BIT[6:4]
	RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040001
	HW_VERSION_MAJOR BIT[31:28]
	HW_VERSION_MINOR BIT[27:16]
	HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7]
	GENERIC_DM_IFC BIT[6]
	GENERIC_IRDA_IFC BIT[5]
	GENERIC_SIM_GLUE BIT[4]
	GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15]
	TESTBUS_EN BIT[14]
	SW_RESET BIT[13]
	MODE18 BIT[12]
	PMIC_ALARM_EN BIT[10]
	BATT_ALARM_TRIGGER_EN BIT[9]
	UIM_RMV_TRIGGER_EN BIT[8]
	UIM_CARD_EVENTS_ENABLE BIT[6]
	UIM_PRESENT_POLARITY BIT[5]
	EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1]
	INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2]
	UIM_DEACTIVATION_STATUS BIT[1]
	CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BLSP.UART3_DM (level 2)
----------------------------------------------------------------------------------------
uart3_dm MODULE OFFSET=BLSP+0x00032000 MAX=BLSP+0x000321FF APRE=BLSP_UART3_ APOST= SPRE=BLSP_UART3_ SPOST= BPRE=BLSP_UART3_ BPOST= ABPRE=BLSP_UART3_ ABPOST= FPRE=BLSP_UART3_ FPOST=

UART_DM_MR1 ADDRESS 0x0000 RW
UART_DM_MR1 RESET_VALUE 0x00000000
	AUTO_RFR_LEVEL1 BIT[31:8]
	RX_RDY_CTL BIT[7]
	CTS_CTL BIT[6]
	AUTO_RFR_LEVEL0 BIT[5:0]

UART_DM_MR2 ADDRESS 0x0004 RW
UART_DM_MR2 RESET_VALUE 0x00000000
	RFR_CTS_LOOPBACK BIT[10]
	RX_ERROR_CHAR_OFF BIT[9]
	RX_BREAK_ZERO_CHAR_OFF BIT[8]
	LOOPBACK BIT[7]
	ERROR_MODE BIT[6]
	BITS_PER_CHAR BIT[5:4]
		ENUM_5_BITS VALUE 0x0
		ENUM_6_BITS VALUE 0x1
		ENUM_7_BITS VALUE 0x2
		ENUM_8_BITS VALUE 0x3
	STOP_BIT_LEN BIT[3:2]
		ENUM_0_563 VALUE 0x0
		ENUM_1_000_BIT_TIME VALUE 0x1
		ENUM_1_563 VALUE 0x2
		ENUM_2_000_BIT_TIMES VALUE 0x3
	PARITY_MODE BIT[1:0]
		NO_PARITY VALUE 0x0
		ODD_PARITY VALUE 0x1
		EVEN_PARITY VALUE 0x2
		SPACE_PARITY VALUE 0x3

UART_DM_CSR_SR_DEPRECATED ADDRESS 0x0008 RW
UART_DM_CSR_SR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CSR_SR_DEPRECATED BIT[31:0]

UART_DM_CR_MISR_DEPRECATED ADDRESS 0x0010 RW
UART_DM_CR_MISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_CR_MISR_DEPRECATED BIT[31:0]

UART_DM_IMR_ISR_DEPRECATED ADDRESS 0x0014 RW
UART_DM_IMR_ISR_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IMR_ISR_DEPRECATED BIT[31:0]

UART_DM_IPR ADDRESS 0x0018 RW
UART_DM_IPR RESET_VALUE 0xFFFFFF9F
	STALE_TIMEOUT_MSB BIT[31:7]
	SAMPLE_DATA BIT[6]
	STALE_TIMEOUT_LSB BIT[4:0]

UART_DM_TFWR ADDRESS 0x001C RW
UART_DM_TFWR RESET_VALUE 0x00000000
	TFW BIT[31:0]

UART_DM_RFWR ADDRESS 0x0020 RW
UART_DM_RFWR RESET_VALUE 0xXXXXXXXX
	RFW BIT[31:0]

UART_DM_HCR ADDRESS 0x0024 RW
UART_DM_HCR RESET_VALUE 0x00000000
	DATA BIT[7:0]

UART_DM_DMRX ADDRESS 0x0034 RW
UART_DM_DMRX RESET_VALUE 0x00000000
	RX_DM_CRCI_CHARS BIT[24:0]

UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED ADDRESS 0x0038 RW
UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_IRDA_RX_TOTAL_SNAP_DEPRECATED BIT[31:0]

UART_DM_DMEN ADDRESS 0x003C RW
UART_DM_DMEN RESET_VALUE 0x00000000
	RX_SC_ENABLE BIT[5]
	TX_SC_ENABLE BIT[4]
	RX_BAM_ENABLE BIT[3]
	TX_BAM_ENABLE BIT[2]

UART_DM_NO_CHARS_FOR_TX ADDRESS 0x0040 RW
UART_DM_NO_CHARS_FOR_TX RESET_VALUE 0x00000000
	TX_TOTAL_TRANS_LEN BIT[23:0]

UART_DM_BADR ADDRESS 0x0044 RW
UART_DM_BADR RESET_VALUE 0xXXXXXXXX
	RX_BASE_ADDR BIT[31:2]

UART_DM_TESTSL ADDRESS 0x0048 RW
UART_DM_TESTSL RESET_VALUE 0x00000000
	TEST_EN BIT[4]
	TEST_SEL BIT[3:0]

UART_DM_TXFS ADDRESS 0x004C R
UART_DM_TXFS RESET_VALUE 0xXXXXXXXX
	TX_FIFO_STATE_MSB BIT[31:14]
	TX_ASYNC_FIFO_STATE BIT[13:10]
	TX_BUFFER_STATE BIT[9:7]
	TX_FIFO_STATE_LSB BIT[6:0]

UART_DM_RXFS ADDRESS 0x0050 R
UART_DM_RXFS RESET_VALUE 0xXXXXXXXX
	RX_FIFO_STATE_MSB BIT[31:14]
	RX_ASYNC_FIFO_STATE BIT[13:10]
	RX_BUFFER_STATE BIT[9:7]
	RX_FIFO_STATE_LSB BIT[6:0]

UART_DM_MISR_MODE ADDRESS 0x0060 RW
UART_DM_MISR_MODE RESET_VALUE 0x0000000X
	MODE BIT[1:0]
		DISABLED VALUE 0x0
		ENABLED_TX_TEST VALUE 0x1
		ENABLED_RX_TEST VALUE 0x2

UART_DM_MISR_RESET ADDRESS 0x0064 W
UART_DM_MISR_RESET RESET_VALUE 0x0000000X
	RESET BIT[0]

UART_DM_MISR_EXPORT ADDRESS 0x0068 RW
UART_DM_MISR_EXPORT RESET_VALUE 0x0000000X
	EXPORT BIT[0]

UART_DM_MISR_VAL ADDRESS 0x006C R
UART_DM_MISR_VAL RESET_VALUE 0x00000XXX
	VAL BIT[9:0]

UART_DM_TF_RF_DEPRECATED ADDRESS 0x0070 RW
UART_DM_TF_RF_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_DEPRECATED BIT[31:0]

UART_DM_TF_RF_2_DEPRECATED ADDRESS 0x0074 RW
UART_DM_TF_RF_2_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_2_DEPRECATED BIT[31:0]

UART_DM_TF_RF_3_DEPRECATED ADDRESS 0x0078 RW
UART_DM_TF_RF_3_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_3_DEPRECATED BIT[31:0]

UART_DM_TF_RF_4_DEPRECATED ADDRESS 0x007C RW
UART_DM_TF_RF_4_DEPRECATED RESET_VALUE 0xXXXXXXXX
	UART_DM_TF_RF_4_DEPRECATED BIT[31:0]

UART_DM_SIM_CFG ADDRESS 0x0080 RW
UART_DM_SIM_CFG RESET_VALUE 0x00000000
	UIM_TX_MODE BIT[17]
	UIM_RX_MODE BIT[16]
	SIM_STOP_BIT_LEN BIT[15:8]
		ENUM_1_BIT_TIMES VALUE 0x01
		ENUM_2_BIT_TIMES VALUE 0x02
	SIM_CLK_ON BIT[7]
	SIM_CLK_TD8_SEL BIT[6]
		TD4 VALUE 0x0
		TD8 VALUE 0x1
	SIM_CLK_STOP_HIGH BIT[5]
		LOW VALUE 0x0
		HIGH VALUE 0x1
	MASK_RX BIT[3]
	SWAP_D BIT[2]
	INV_D BIT[1]
	SIM_SEL BIT[0]

UART_DM_TEST_WR_ADDR ADDRESS 0x0084 RW
UART_DM_TEST_WR_ADDR RESET_VALUE 0x00000000
	TEST_WR_ADDR BIT[31:0]

UART_DM_TEST_WR_DATA ADDRESS 0x0088 W
UART_DM_TEST_WR_DATA RESET_VALUE 0xXXXXXXXX
	TEST_WR_DATA BIT[31:0]

UART_DM_TEST_RD_ADDR ADDRESS 0x008C RW
UART_DM_TEST_RD_ADDR RESET_VALUE 0x00000000
	TEST_RD_ADDR BIT[31:0]

UART_DM_TEST_RD_DATA ADDRESS 0x0090 R
UART_DM_TEST_RD_DATA RESET_VALUE 0xXXXXXXXX
	TEST_RD_DATA BIT[31:0]

UART_DM_CSR ADDRESS 0x00A0 RW
UART_DM_CSR RESET_VALUE 0x00000000
	UART_RX_CLK_SEL BIT[7:4]
	UART_TX_CLK_SEL BIT[3:0]

UART_DM_SR ADDRESS 0x00A4 R
UART_DM_SR RESET_VALUE 0x00000XXX
	TRANS_END_TRIGGER BIT[11:10]
	TRANS_ACTIVE BIT[9]
	RX_BREAK_START_LAST BIT[8]
	HUNT_CHAR BIT[7]
	RX_BREAK BIT[6]
	PAR_FRAME_ERR BIT[5]
	UART_OVERRUN BIT[4]
	TXEMT BIT[3]
	TXRDY BIT[2]
	RXFULL BIT[1]
	RXRDY BIT[0]

UART_DM_CR ADDRESS 0x00A8 RW
UART_DM_CR RESET_VALUE 0x00000000
	CHANNEL_COMMAND_MSB BIT[11]
	GENERAL_COMMAND BIT[10:8]
	CHANNEL_COMMAND_LSB BIT[7:4]
	UART_TX_DISABLE BIT[3]
	UART_TX_EN BIT[2]
	UART_RX_DISABLE BIT[1]
	UART_RX_EN BIT[0]

UART_DM_MISR ADDRESS 0x00AC R
UART_DM_MISR RESET_VALUE 0x00000000
	UART_MISR BIT[16:0]

UART_DM_IMR ADDRESS 0x00B0 RW
UART_DM_IMR RESET_VALUE 0x00000000
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_ISR ADDRESS 0x00B4 R
UART_DM_ISR RESET_VALUE 0x000XXXXX
	WWT_IRQ BIT[16]
	TXCOMP_IRQ BIT[15]
	RX_RD_ERROR_IRQ BIT[14]
	TX_WR_ERROR_IRQ BIT[13]
	PAR_FRAME_ERR_IRQ BIT[12]
	RXBREAK_END BIT[11]
	RXBREAK_START BIT[10]
	TX_DONE BIT[9]
	TX_ERROR BIT[8]
	TX_READY BIT[7]
	CURRENT_CTS BIT[6]
	DELTA_CTS BIT[5]
	RXLEV BIT[4]
	RXSTALE BIT[3]
	RXBREAK_CHANGE BIT[2]
	RXHUNT BIT[1]
	TXLEV BIT[0]

UART_DM_IRDA ADDRESS 0x00B8 RW
UART_DM_IRDA RESET_VALUE 0x00000000
	MEDIUM_RATE_EN BIT[4]
	IRDA_LOOPBACK BIT[3]
	INVERT_IRDA_TX BIT[2]
	INVERT_IRDA_RX BIT[1]
	IRDA_EN BIT[0]

UART_DM_RX_TOTAL_SNAP ADDRESS 0x00BC R
UART_DM_RX_TOTAL_SNAP RESET_VALUE 0x00000000
	RX_TOTAL_BYTES BIT[23:0]

UART_DM_WWT_TIMEOUT ADDRESS 0x00C0 RW
UART_DM_WWT_TIMEOUT RESET_VALUE 0x00000000
	WWT_TIMEOUT BIT[24:0]

UART_DM_CLK_CTRL ADDRESS 0x00C4 RW
UART_DM_CLK_CTRL RESET_VALUE 0x00000000
	UART_IRDA_CLK_CGC_OPEN BIT[23]
	UART_SIM_CLK_CGC_OPEN BIT[22]
	UART_RX_CLK_CGC_OPEN BIT[21]
	UART_TX_CLK_CGC_OPEN BIT[20]
	AHB_RX_BAM_CLK_CGC_OPEN BIT[14]
	AHB_TX_BAM_CLK_CGC_OPEN BIT[13]
	AHB_RX_CLK_CGC_OPEN BIT[10]
	AHB_TX_CLK_CGC_OPEN BIT[9]
	AHB_WR_CLK_CGC_OPEN BIT[8]
	RX_ENABLE_CGC_OPT BIT[5]
	TX_ENABLE_CGC_OPT BIT[4]
	AHB_CLK_CGC_CLOSE BIT[0]

UART_DM_BCR ADDRESS 0x00C8 RW
UART_DM_BCR RESET_VALUE 0x00000000
	RX_DMRX_1BYTE_RES_EN BIT[5]
	RX_STALE_IRQ_DMRX_EQUAL BIT[4]
	RX_DMRX_LOW_EN BIT[2]
	STALE_IRQ_EMPTY BIT[1]
	TX_BREAK_DISABLE BIT[0]

UART_DM_RX_TRANS_CTRL ADDRESS 0x00CC RW
UART_DM_RX_TRANS_CTRL RESET_VALUE 0x00000000
	RX_DMRX_CYCLIC_EN BIT[2]
	RX_TRANS_AUTO_RE_ACTIVATE BIT[1]
	RX_STALE_AUTO_RE_EN BIT[0]

UART_DM_DMRX_DBG ADDRESS 0x00D0 R
UART_DM_DMRX_DBG RESET_VALUE 0x00000000
	UART_DM_DMRX_VAL BIT[24:0]

UART_DM_FSM_STATUS ADDRESS 0x00D4 R
UART_DM_FSM_STATUS RESET_VALUE 0x00000000
	TX_COMP_FSM BIT[29:28]
	RX_PACK_FSM BIT[26:24]
	RX_TRANS_FSM BIT[21:20]
	TX_TRANS_FSM BIT[18:16]
	RX_PRO_TRANS_END_FSM BIT[14:12]
	RX_PRO_ACTIVE_FSM BIT[10:8]
	TX_CON_TRANS_END_FSM BIT[6:4]
	RX_TRANSFER_ACTIVE BIT[0]

UART_DM_HW_VERSION ADDRESS 0x00D8 R
UART_DM_HW_VERSION RESET_VALUE 0x10040001
	HW_VERSION_MAJOR BIT[31:28]
	HW_VERSION_MINOR BIT[27:16]
	HW_VERSION_STEP BIT[15:0]

UART_DM_GENERICS ADDRESS 0x00DC R
UART_DM_GENERICS RESET_VALUE 0x00000000
	GENERIC_BAM_IFC BIT[7]
	GENERIC_DM_IFC BIT[6]
	GENERIC_IRDA_IFC BIT[5]
	GENERIC_SIM_GLUE BIT[4]
	GENERIC_RAM_ADDR_WIDTH BIT[3:0]

UART_DM_TF ADDRESS 0x0100 W
UART_DM_TF RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_2 ADDRESS 0x0104 W
UART_DM_TF_2 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_3 ADDRESS 0x0108 W
UART_DM_TF_3 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_4 ADDRESS 0x010C W
UART_DM_TF_4 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_5 ADDRESS 0x0110 W
UART_DM_TF_5 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_6 ADDRESS 0x0114 W
UART_DM_TF_6 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_7 ADDRESS 0x0118 W
UART_DM_TF_7 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_8 ADDRESS 0x011C W
UART_DM_TF_8 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_9 ADDRESS 0x0120 W
UART_DM_TF_9 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_10 ADDRESS 0x0124 W
UART_DM_TF_10 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_11 ADDRESS 0x0128 W
UART_DM_TF_11 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_12 ADDRESS 0x012C W
UART_DM_TF_12 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_13 ADDRESS 0x0130 W
UART_DM_TF_13 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_14 ADDRESS 0x0134 W
UART_DM_TF_14 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_15 ADDRESS 0x0138 W
UART_DM_TF_15 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_TF_16 ADDRESS 0x013C W
UART_DM_TF_16 RESET_VALUE 0xXXXXXXXX
	UART_TF BIT[31:0]

UART_DM_RF ADDRESS 0x0140 R
UART_DM_RF RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_2 ADDRESS 0x0144 R
UART_DM_RF_2 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_3 ADDRESS 0x0148 R
UART_DM_RF_3 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_4 ADDRESS 0x014C R
UART_DM_RF_4 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_5 ADDRESS 0x0150 R
UART_DM_RF_5 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_6 ADDRESS 0x0154 R
UART_DM_RF_6 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_7 ADDRESS 0x0158 R
UART_DM_RF_7 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_8 ADDRESS 0x015C R
UART_DM_RF_8 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_9 ADDRESS 0x0160 R
UART_DM_RF_9 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_10 ADDRESS 0x0164 R
UART_DM_RF_10 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_11 ADDRESS 0x0168 R
UART_DM_RF_11 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_12 ADDRESS 0x016C R
UART_DM_RF_12 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_13 ADDRESS 0x0170 R
UART_DM_RF_13 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_14 ADDRESS 0x0174 R
UART_DM_RF_14 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_15 ADDRESS 0x0178 R
UART_DM_RF_15 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_RF_16 ADDRESS 0x017C R
UART_DM_RF_16 RESET_VALUE 0xXXXXXXXX
	UART_RF BIT[31:0]

UART_DM_UIM_CFG ADDRESS 0x0180 RW
UART_DM_UIM_CFG RESET_VALUE 0x00001703
	BATT_ALARM_QUICK_DROP_EN BIT[15]
	TESTBUS_EN BIT[14]
	SW_RESET BIT[13]
	MODE18 BIT[12]
	PMIC_ALARM_EN BIT[10]
	BATT_ALARM_TRIGGER_EN BIT[9]
	UIM_RMV_TRIGGER_EN BIT[8]
	UIM_CARD_EVENTS_ENABLE BIT[6]
	UIM_PRESENT_POLARITY BIT[5]
	EVENT_DEBOUNCE_TIME BIT[4:0]

UART_DM_UIM_CMD ADDRESS 0x0184 W
UART_DM_UIM_CMD RESET_VALUE 0x0000000X
	RECOVER_FROM_HW_DEACTIVATION BIT[1]
	INITIATE_HW_DEACTIVATION BIT[0]

UART_DM_UIM_IO_STATUS ADDRESS 0x0188 R
UART_DM_UIM_IO_STATUS RESET_VALUE 0x00000002
	UIM_IO_WRITE_IN_PROGRESS BIT[2]
	UIM_DEACTIVATION_STATUS BIT[1]
	CARD_PRESENCE BIT[0]

UART_DM_UIM_IRQ_ISR ADDRESS 0x018C R
UART_DM_UIM_IRQ_ISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_MISR ADDRESS 0x0190 R
UART_DM_UIM_IRQ_MISR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_CLR ADDRESS 0x0194 W
UART_DM_UIM_IRQ_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR ADDRESS 0x0198 RW
UART_DM_UIM_IRQ_IMR RESET_VALUE 0x00000000
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_SET ADDRESS 0x019C W
UART_DM_UIM_IRQ_IMR_SET RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

UART_DM_UIM_IRQ_IMR_CLR ADDRESS 0x01A0 W
UART_DM_UIM_IRQ_IMR_CLR RESET_VALUE 0x000000XX
	UIM_IO_WRITE_DONE BIT[4]
	HW_SEQUENCE_FINISH BIT[3]
	BATT_ALARM BIT[2]
	UIM_CARD_INSERTION BIT[1]
	UIM_CARD_REMOVAL BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BLSP.QUP0 (level 2)
----------------------------------------------------------------------------------------
qup0 MODULE OFFSET=BLSP+0x00035000 MAX=BLSP+0x000355FF APRE=BLSP_QUP0_ APOST= SPRE=BLSP_QUP0_ SPOST= BPRE=BLSP_QUP0_ BPOST= ABPRE=BLSP_QUP0_ ABPOST= FPRE=BLSP_QUP0_ FPOST=

QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
	EN_EXT_OUT_FLAG BIT[16]
	CORE_EXTRA_CLK_ON_EN BIT[15]
	FIFO_CLK_GATE_EN BIT[14]
	CORE_CLK_ON_EN BIT[13]
	APP_CLK_ON_EN BIT[12]
	MINI_CORE BIT[11:8]
	NO_INPUT BIT[7]
	NO_OUTPUT BIT[6]
	QUP_HREADY_CTRL BIT[5]
	N BIT[4:0]

QUP_STATE ADDRESS 0x0004 RW
QUP_STATE RESET_VALUE 0x0000001C
	I2C_FLUSH BIT[6]
	WAIT_FOR_EOT BIT[5]
	I2C_MAST_GEN BIT[4]
	SPI_GEN BIT[3]
	STATE_VALID BIT[2]
	STATE BIT[1:0]

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
	OUTPUT_BIT_SHIFT_EN BIT[16]
	PACK_EN BIT[15]
	UNPACK_EN BIT[14]
	INPUT_MODE BIT[13:12]
	OUTPUT_MODE BIT[11:10]
	INPUT_FIFO_SIZE BIT[9:7]
	INPUT_BLOCK_SIZE BIT[6:5]
	OUTPUT_FIFO_SIZE BIT[4:2]
	OUTPUT_BLOCK_SIZE BIT[1:0]

QUP_SW_RESET ADDRESS 0x000C W
QUP_SW_RESET RESET_VALUE 0x00000000
	QUP_SW_RESET BIT[31:0]

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
	TRANSFER_CANCEL_ID BIT[15:8]
	TRANSFER_CANCEL BIT[7]

QUP_OPERATIONAL ADDRESS 0x0018 RW
QUP_OPERATIONAL RESET_VALUE 0x000000C0
	NWD BIT[15]
	DONE_TOGGLE BIT[14]
	IN_BLOCK_READ_REQ BIT[13]
	OUT_BLOCK_WRITE_REQ BIT[12]
	MAX_INPUT_DONE_FLAG BIT[11]
	MAX_OUTPUT_DONE_FLAG BIT[10]
	INPUT_SERVICE_FLAG BIT[9]
	OUTPUT_SERVICE_FLAG BIT[8]
	INPUT_FIFO_FULL BIT[7]
	OUTPUT_FIFO_FULL BIT[6]
	INPUT_FIFO_NOT_EMPTY BIT[5]
	OUTPUT_FIFO_NOT_EMPTY BIT[4]

QUP_ERROR_FLAGS ADDRESS 0x001C RW
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
	OUTPUT_OVER_RUN_ERR BIT[5]
	INPUT_UNDER_RUN_ERR BIT[4]
	OUTPUT_UNDER_RUN_ERR BIT[3]
	INPUT_OVER_RUN_ERR BIT[2]

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
	OUTPUT_OVER_RUN_ERR_EN BIT[5]
	INPUT_UNDER_RUN_ERR_EN BIT[4]
	OUTPUT_UNDER_RUN_ERR_EN BIT[3]
	INPUT_OVER_RUN_ERR_EN BIT[2]

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
	QUP_TEST_BUS_EN BIT[0]

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
	INPUT_SERVICE_MASK BIT[9]
	OUTPUT_SERVICE_MASK BIT[8]

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20040000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_OUTPUT_COUNT BIT[15:0]

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_OUTPUT_CNT_CURRENT BIT[15:0]

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
	OUTPUT_DEBUG_DATA BIT[31:0]

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	OUTPUT_FIFO_WORD_CNT BIT[8:0]

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
	OUTPUT BIT[31:0]

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_WRITE_COUNT BIT[15:0]

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
	MX_WRITE_CNT_CURRENT BIT[15:0]

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_INPUT_COUNT BIT[15:0]

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_INPUT_CNT_CURRENT BIT[15:0]

QUP_MX_READ_COUNT ADDRESS 0x0208 RW
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_READ_COUNT BIT[15:0]

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
	MX_READ_CNT_CURRENT BIT[15:0]

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
	INPUT_DEBUG_DATA BIT[31:0]

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	INPUT_FIFO_WORD_CNT BIT[8:0]

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
	INPUT BIT[31:0]

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
	HS_MODE BIT[10]
	INPUT_FIRST BIT[9]
	LOOP_BACK BIT[8]
	SLAVE_OPERATION BIT[5]

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
	FORCE_CS BIT[11]
	CLK_IDLE_HIGH BIT[10]
	CLK_ALWAYS_ON BIT[9]
	MX_CS_MODE BIT[8]
	CS_N_POLARITY BIT[7:4]
	CS_SELECT BIT[3:2]
	TRISTATE_CS BIT[1]
	NO_TRI_STATE BIT[0]

SPI_ERROR_FLAGS ADDRESS 0x0308 RW
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
	TRANSFER_CANCEL_DONE BIT[3]
	TRANSFER_CANCEL_ID_MATCH BIT[2]
	SPI_SLV_CLK_OVER_RUN_ERR BIT[1]
	SPI_SLV_CLK_UNDER_RUN_ERR BIT[0]

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
	TRANSFER_CANCEL_DONE_EN BIT[3]
	TRANSFER_CANCEL_ID_MATCH_EN BIT[2]
	SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1]
	SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0]

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
	DEASSERT_WAIT BIT[5:0]

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	EXTENDED_ID BIT[15:8]
	LOCAL_ID BIT[7:0]

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0]

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
	CANCEL_FSM_STATE BIT[2:0]

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_STATUS BIT[11:8]
	DIRECTION BIT[4]
	ENABLE BIT[0]

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
	CHAR_MODE BIT[10:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
	SCL_EXT_FORCE_LOW BIT[28]
	SDA_NOISE_REJECTION BIT[27:26]
	SCL_NOISE_REJECTION BIT[25:24]
	HIGH_TIME_DIVIDER_VALUE BIT[23:16]
	HS_DIVIDER_VALUE BIT[10:8]
	FS_DIVIDER_VALUE BIT[7:0]

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
	CANCEL_FSM_STATE BIT[30:28]
		IDLE_STATE VALUE 0x0
		CANCEL_PENDING_STATE VALUE 0x1
		PAUSE_STATE VALUE 0x2
		PAUSE_WAIT_STATE VALUE 0x3
		SEND_STOP_STATE VALUE 0x4
		FLUSH_STATE VALUE 0x5
		SEND_IRQ_STATE VALUE 0x6
	I2C_SCL BIT[27]
	I2C_SDA BIT[26]
	INVALID_READ_SEQ BIT[25]
	INVALID_READ_ADDR BIT[24]
	INVALID_TAG BIT[23]
	INPUT_FSM_STATE BIT[22:20]
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
		V1_V2_MI_REC_STATE VALUE 0x3
		V1_V2_DEC_STATE VALUE 0x4
		V1_V2_STORE_STATE VALUE 0x5
		V2_WR_TAG_STATE VALUE 0x6
		V2_WAIT_TAG_STATE VALUE 0x7
	OUTPUT_FSM_STATE BIT[19:16]
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_DECODE_STATE VALUE 0x2
		V1_V2_SEND_STATE VALUE 0x3
		V1_V2_MI_REC_STATE VALUE 0x4
		V1_V2_NOP_STATE VALUE 0x5
		V1_V2_INVALID_STATE VALUE 0x6
		V1_PEEK_STATE VALUE 0x7
		V1_SEND_R_STATE VALUE 0x8
		V2_GET_BYTE_STATE VALUE 0xB
		V2_GET_WRITE_BYTE_STATE VALUE 0xC
		V2_SPECIALITY_STATE VALUE 0xD
		V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
		V2_STOP_STATE VALUE 0xF
	CLK_STATE BIT[15:13]
		RESET_BUSIDLE_STATE VALUE 0x0
		NOT_MASTER_STATE VALUE 0x1
		HIGH_STATE VALUE 0x2
		LOW_STATE VALUE 0x3
		HIGH_WAIT_STATE VALUE 0x4
		FORCED_LOW_STATE VALUE 0x5
		HS_ADDR_LOW_STATE VALUE 0x6
		DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
	DATA_STATE BIT[12:10]
		RESET_WAIT_STATE VALUE 0x0
		TX_ADDR_STATE VALUE 0x1
		TX_DATA_STATE VALUE 0x2
		TX_HS_ADDR_STATE VALUE 0x3
		TX_10_BIT_ADDR_STATE VALUE 0x4
		TX_2ND_BYTE_STATE VALUE 0x5
		RX_DATA_STATE VALUE 0x6
		RX_NACK_HOLD_STATE VALUE 0x7
	BUS_MASTER BIT[9]
	BUS_ACTIVE BIT[8]
	FAILED BIT[7:6]
	INVALID_WRITE BIT[5]
	ARB_LOST BIT[4]
	PACKET_NACKED BIT[3]
	BUS_ERROR BIT[2]
	TRANSFER_CANCEL_DONE BIT[1]
	TRANSFER_CANCEL_ID_MATCH BIT[0]

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
	EN_VERSION_TWO_TAG BIT[0]

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0]

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	LOCAL_ID BIT[7:0]

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BLSP.QUP1 (level 2)
----------------------------------------------------------------------------------------
qup1 MODULE OFFSET=BLSP+0x00036000 MAX=BLSP+0x000365FF APRE=BLSP_QUP1_ APOST= SPRE=BLSP_QUP1_ SPOST= BPRE=BLSP_QUP1_ BPOST= ABPRE=BLSP_QUP1_ ABPOST= FPRE=BLSP_QUP1_ FPOST=

QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
	EN_EXT_OUT_FLAG BIT[16]
	CORE_EXTRA_CLK_ON_EN BIT[15]
	FIFO_CLK_GATE_EN BIT[14]
	CORE_CLK_ON_EN BIT[13]
	APP_CLK_ON_EN BIT[12]
	MINI_CORE BIT[11:8]
	NO_INPUT BIT[7]
	NO_OUTPUT BIT[6]
	QUP_HREADY_CTRL BIT[5]
	N BIT[4:0]

QUP_STATE ADDRESS 0x0004 RW
QUP_STATE RESET_VALUE 0x0000001C
	I2C_FLUSH BIT[6]
	WAIT_FOR_EOT BIT[5]
	I2C_MAST_GEN BIT[4]
	SPI_GEN BIT[3]
	STATE_VALID BIT[2]
	STATE BIT[1:0]

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
	OUTPUT_BIT_SHIFT_EN BIT[16]
	PACK_EN BIT[15]
	UNPACK_EN BIT[14]
	INPUT_MODE BIT[13:12]
	OUTPUT_MODE BIT[11:10]
	INPUT_FIFO_SIZE BIT[9:7]
	INPUT_BLOCK_SIZE BIT[6:5]
	OUTPUT_FIFO_SIZE BIT[4:2]
	OUTPUT_BLOCK_SIZE BIT[1:0]

QUP_SW_RESET ADDRESS 0x000C W
QUP_SW_RESET RESET_VALUE 0x00000000
	QUP_SW_RESET BIT[31:0]

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
	TRANSFER_CANCEL_ID BIT[15:8]
	TRANSFER_CANCEL BIT[7]

QUP_OPERATIONAL ADDRESS 0x0018 RW
QUP_OPERATIONAL RESET_VALUE 0x000000C0
	NWD BIT[15]
	DONE_TOGGLE BIT[14]
	IN_BLOCK_READ_REQ BIT[13]
	OUT_BLOCK_WRITE_REQ BIT[12]
	MAX_INPUT_DONE_FLAG BIT[11]
	MAX_OUTPUT_DONE_FLAG BIT[10]
	INPUT_SERVICE_FLAG BIT[9]
	OUTPUT_SERVICE_FLAG BIT[8]
	INPUT_FIFO_FULL BIT[7]
	OUTPUT_FIFO_FULL BIT[6]
	INPUT_FIFO_NOT_EMPTY BIT[5]
	OUTPUT_FIFO_NOT_EMPTY BIT[4]

QUP_ERROR_FLAGS ADDRESS 0x001C RW
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
	OUTPUT_OVER_RUN_ERR BIT[5]
	INPUT_UNDER_RUN_ERR BIT[4]
	OUTPUT_UNDER_RUN_ERR BIT[3]
	INPUT_OVER_RUN_ERR BIT[2]

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
	OUTPUT_OVER_RUN_ERR_EN BIT[5]
	INPUT_UNDER_RUN_ERR_EN BIT[4]
	OUTPUT_UNDER_RUN_ERR_EN BIT[3]
	INPUT_OVER_RUN_ERR_EN BIT[2]

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
	QUP_TEST_BUS_EN BIT[0]

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
	INPUT_SERVICE_MASK BIT[9]
	OUTPUT_SERVICE_MASK BIT[8]

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20040000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_OUTPUT_COUNT BIT[15:0]

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_OUTPUT_CNT_CURRENT BIT[15:0]

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
	OUTPUT_DEBUG_DATA BIT[31:0]

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	OUTPUT_FIFO_WORD_CNT BIT[8:0]

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
	OUTPUT BIT[31:0]

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_WRITE_COUNT BIT[15:0]

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
	MX_WRITE_CNT_CURRENT BIT[15:0]

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_INPUT_COUNT BIT[15:0]

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_INPUT_CNT_CURRENT BIT[15:0]

QUP_MX_READ_COUNT ADDRESS 0x0208 RW
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_READ_COUNT BIT[15:0]

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
	MX_READ_CNT_CURRENT BIT[15:0]

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
	INPUT_DEBUG_DATA BIT[31:0]

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	INPUT_FIFO_WORD_CNT BIT[8:0]

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
	INPUT BIT[31:0]

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
	HS_MODE BIT[10]
	INPUT_FIRST BIT[9]
	LOOP_BACK BIT[8]
	SLAVE_OPERATION BIT[5]

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
	FORCE_CS BIT[11]
	CLK_IDLE_HIGH BIT[10]
	CLK_ALWAYS_ON BIT[9]
	MX_CS_MODE BIT[8]
	CS_N_POLARITY BIT[7:4]
	CS_SELECT BIT[3:2]
	TRISTATE_CS BIT[1]
	NO_TRI_STATE BIT[0]

SPI_ERROR_FLAGS ADDRESS 0x0308 RW
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
	TRANSFER_CANCEL_DONE BIT[3]
	TRANSFER_CANCEL_ID_MATCH BIT[2]
	SPI_SLV_CLK_OVER_RUN_ERR BIT[1]
	SPI_SLV_CLK_UNDER_RUN_ERR BIT[0]

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
	TRANSFER_CANCEL_DONE_EN BIT[3]
	TRANSFER_CANCEL_ID_MATCH_EN BIT[2]
	SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1]
	SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0]

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
	DEASSERT_WAIT BIT[5:0]

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	EXTENDED_ID BIT[15:8]
	LOCAL_ID BIT[7:0]

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0]

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
	CANCEL_FSM_STATE BIT[2:0]

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_STATUS BIT[11:8]
	DIRECTION BIT[4]
	ENABLE BIT[0]

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
	CHAR_MODE BIT[10:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
	SCL_EXT_FORCE_LOW BIT[28]
	SDA_NOISE_REJECTION BIT[27:26]
	SCL_NOISE_REJECTION BIT[25:24]
	HIGH_TIME_DIVIDER_VALUE BIT[23:16]
	HS_DIVIDER_VALUE BIT[10:8]
	FS_DIVIDER_VALUE BIT[7:0]

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
	CANCEL_FSM_STATE BIT[30:28]
		IDLE_STATE VALUE 0x0
		CANCEL_PENDING_STATE VALUE 0x1
		PAUSE_STATE VALUE 0x2
		PAUSE_WAIT_STATE VALUE 0x3
		SEND_STOP_STATE VALUE 0x4
		FLUSH_STATE VALUE 0x5
		SEND_IRQ_STATE VALUE 0x6
	I2C_SCL BIT[27]
	I2C_SDA BIT[26]
	INVALID_READ_SEQ BIT[25]
	INVALID_READ_ADDR BIT[24]
	INVALID_TAG BIT[23]
	INPUT_FSM_STATE BIT[22:20]
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
		V1_V2_MI_REC_STATE VALUE 0x3
		V1_V2_DEC_STATE VALUE 0x4
		V1_V2_STORE_STATE VALUE 0x5
		V2_WR_TAG_STATE VALUE 0x6
		V2_WAIT_TAG_STATE VALUE 0x7
	OUTPUT_FSM_STATE BIT[19:16]
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_DECODE_STATE VALUE 0x2
		V1_V2_SEND_STATE VALUE 0x3
		V1_V2_MI_REC_STATE VALUE 0x4
		V1_V2_NOP_STATE VALUE 0x5
		V1_V2_INVALID_STATE VALUE 0x6
		V1_PEEK_STATE VALUE 0x7
		V1_SEND_R_STATE VALUE 0x8
		V2_GET_BYTE_STATE VALUE 0xB
		V2_GET_WRITE_BYTE_STATE VALUE 0xC
		V2_SPECIALITY_STATE VALUE 0xD
		V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
		V2_STOP_STATE VALUE 0xF
	CLK_STATE BIT[15:13]
		RESET_BUSIDLE_STATE VALUE 0x0
		NOT_MASTER_STATE VALUE 0x1
		HIGH_STATE VALUE 0x2
		LOW_STATE VALUE 0x3
		HIGH_WAIT_STATE VALUE 0x4
		FORCED_LOW_STATE VALUE 0x5
		HS_ADDR_LOW_STATE VALUE 0x6
		DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
	DATA_STATE BIT[12:10]
		RESET_WAIT_STATE VALUE 0x0
		TX_ADDR_STATE VALUE 0x1
		TX_DATA_STATE VALUE 0x2
		TX_HS_ADDR_STATE VALUE 0x3
		TX_10_BIT_ADDR_STATE VALUE 0x4
		TX_2ND_BYTE_STATE VALUE 0x5
		RX_DATA_STATE VALUE 0x6
		RX_NACK_HOLD_STATE VALUE 0x7
	BUS_MASTER BIT[9]
	BUS_ACTIVE BIT[8]
	FAILED BIT[7:6]
	INVALID_WRITE BIT[5]
	ARB_LOST BIT[4]
	PACKET_NACKED BIT[3]
	BUS_ERROR BIT[2]
	TRANSFER_CANCEL_DONE BIT[1]
	TRANSFER_CANCEL_ID_MATCH BIT[0]

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
	EN_VERSION_TWO_TAG BIT[0]

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0]

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	LOCAL_ID BIT[7:0]

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BLSP.QUP2 (level 2)
----------------------------------------------------------------------------------------
qup2 MODULE OFFSET=BLSP+0x00037000 MAX=BLSP+0x000375FF APRE=BLSP_QUP2_ APOST= SPRE=BLSP_QUP2_ SPOST= BPRE=BLSP_QUP2_ BPOST= ABPRE=BLSP_QUP2_ ABPOST= FPRE=BLSP_QUP2_ FPOST=

QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
	EN_EXT_OUT_FLAG BIT[16]
	CORE_EXTRA_CLK_ON_EN BIT[15]
	FIFO_CLK_GATE_EN BIT[14]
	CORE_CLK_ON_EN BIT[13]
	APP_CLK_ON_EN BIT[12]
	MINI_CORE BIT[11:8]
	NO_INPUT BIT[7]
	NO_OUTPUT BIT[6]
	QUP_HREADY_CTRL BIT[5]
	N BIT[4:0]

QUP_STATE ADDRESS 0x0004 RW
QUP_STATE RESET_VALUE 0x0000001C
	I2C_FLUSH BIT[6]
	WAIT_FOR_EOT BIT[5]
	I2C_MAST_GEN BIT[4]
	SPI_GEN BIT[3]
	STATE_VALID BIT[2]
	STATE BIT[1:0]

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
	OUTPUT_BIT_SHIFT_EN BIT[16]
	PACK_EN BIT[15]
	UNPACK_EN BIT[14]
	INPUT_MODE BIT[13:12]
	OUTPUT_MODE BIT[11:10]
	INPUT_FIFO_SIZE BIT[9:7]
	INPUT_BLOCK_SIZE BIT[6:5]
	OUTPUT_FIFO_SIZE BIT[4:2]
	OUTPUT_BLOCK_SIZE BIT[1:0]

QUP_SW_RESET ADDRESS 0x000C W
QUP_SW_RESET RESET_VALUE 0x00000000
	QUP_SW_RESET BIT[31:0]

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
	TRANSFER_CANCEL_ID BIT[15:8]
	TRANSFER_CANCEL BIT[7]

QUP_OPERATIONAL ADDRESS 0x0018 RW
QUP_OPERATIONAL RESET_VALUE 0x000000C0
	NWD BIT[15]
	DONE_TOGGLE BIT[14]
	IN_BLOCK_READ_REQ BIT[13]
	OUT_BLOCK_WRITE_REQ BIT[12]
	MAX_INPUT_DONE_FLAG BIT[11]
	MAX_OUTPUT_DONE_FLAG BIT[10]
	INPUT_SERVICE_FLAG BIT[9]
	OUTPUT_SERVICE_FLAG BIT[8]
	INPUT_FIFO_FULL BIT[7]
	OUTPUT_FIFO_FULL BIT[6]
	INPUT_FIFO_NOT_EMPTY BIT[5]
	OUTPUT_FIFO_NOT_EMPTY BIT[4]

QUP_ERROR_FLAGS ADDRESS 0x001C RW
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
	OUTPUT_OVER_RUN_ERR BIT[5]
	INPUT_UNDER_RUN_ERR BIT[4]
	OUTPUT_UNDER_RUN_ERR BIT[3]
	INPUT_OVER_RUN_ERR BIT[2]

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
	OUTPUT_OVER_RUN_ERR_EN BIT[5]
	INPUT_UNDER_RUN_ERR_EN BIT[4]
	OUTPUT_UNDER_RUN_ERR_EN BIT[3]
	INPUT_OVER_RUN_ERR_EN BIT[2]

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
	QUP_TEST_BUS_EN BIT[0]

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
	INPUT_SERVICE_MASK BIT[9]
	OUTPUT_SERVICE_MASK BIT[8]

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20040000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_OUTPUT_COUNT BIT[15:0]

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_OUTPUT_CNT_CURRENT BIT[15:0]

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
	OUTPUT_DEBUG_DATA BIT[31:0]

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	OUTPUT_FIFO_WORD_CNT BIT[8:0]

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
	OUTPUT BIT[31:0]

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_WRITE_COUNT BIT[15:0]

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
	MX_WRITE_CNT_CURRENT BIT[15:0]

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_INPUT_COUNT BIT[15:0]

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_INPUT_CNT_CURRENT BIT[15:0]

QUP_MX_READ_COUNT ADDRESS 0x0208 RW
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_READ_COUNT BIT[15:0]

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
	MX_READ_CNT_CURRENT BIT[15:0]

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
	INPUT_DEBUG_DATA BIT[31:0]

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	INPUT_FIFO_WORD_CNT BIT[8:0]

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
	INPUT BIT[31:0]

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
	HS_MODE BIT[10]
	INPUT_FIRST BIT[9]
	LOOP_BACK BIT[8]
	SLAVE_OPERATION BIT[5]

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
	FORCE_CS BIT[11]
	CLK_IDLE_HIGH BIT[10]
	CLK_ALWAYS_ON BIT[9]
	MX_CS_MODE BIT[8]
	CS_N_POLARITY BIT[7:4]
	CS_SELECT BIT[3:2]
	TRISTATE_CS BIT[1]
	NO_TRI_STATE BIT[0]

SPI_ERROR_FLAGS ADDRESS 0x0308 RW
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
	TRANSFER_CANCEL_DONE BIT[3]
	TRANSFER_CANCEL_ID_MATCH BIT[2]
	SPI_SLV_CLK_OVER_RUN_ERR BIT[1]
	SPI_SLV_CLK_UNDER_RUN_ERR BIT[0]

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
	TRANSFER_CANCEL_DONE_EN BIT[3]
	TRANSFER_CANCEL_ID_MATCH_EN BIT[2]
	SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1]
	SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0]

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
	DEASSERT_WAIT BIT[5:0]

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	EXTENDED_ID BIT[15:8]
	LOCAL_ID BIT[7:0]

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0]

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
	CANCEL_FSM_STATE BIT[2:0]

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_STATUS BIT[11:8]
	DIRECTION BIT[4]
	ENABLE BIT[0]

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
	CHAR_MODE BIT[10:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
	SCL_EXT_FORCE_LOW BIT[28]
	SDA_NOISE_REJECTION BIT[27:26]
	SCL_NOISE_REJECTION BIT[25:24]
	HIGH_TIME_DIVIDER_VALUE BIT[23:16]
	HS_DIVIDER_VALUE BIT[10:8]
	FS_DIVIDER_VALUE BIT[7:0]

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
	CANCEL_FSM_STATE BIT[30:28]
		IDLE_STATE VALUE 0x0
		CANCEL_PENDING_STATE VALUE 0x1
		PAUSE_STATE VALUE 0x2
		PAUSE_WAIT_STATE VALUE 0x3
		SEND_STOP_STATE VALUE 0x4
		FLUSH_STATE VALUE 0x5
		SEND_IRQ_STATE VALUE 0x6
	I2C_SCL BIT[27]
	I2C_SDA BIT[26]
	INVALID_READ_SEQ BIT[25]
	INVALID_READ_ADDR BIT[24]
	INVALID_TAG BIT[23]
	INPUT_FSM_STATE BIT[22:20]
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
		V1_V2_MI_REC_STATE VALUE 0x3
		V1_V2_DEC_STATE VALUE 0x4
		V1_V2_STORE_STATE VALUE 0x5
		V2_WR_TAG_STATE VALUE 0x6
		V2_WAIT_TAG_STATE VALUE 0x7
	OUTPUT_FSM_STATE BIT[19:16]
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_DECODE_STATE VALUE 0x2
		V1_V2_SEND_STATE VALUE 0x3
		V1_V2_MI_REC_STATE VALUE 0x4
		V1_V2_NOP_STATE VALUE 0x5
		V1_V2_INVALID_STATE VALUE 0x6
		V1_PEEK_STATE VALUE 0x7
		V1_SEND_R_STATE VALUE 0x8
		V2_GET_BYTE_STATE VALUE 0xB
		V2_GET_WRITE_BYTE_STATE VALUE 0xC
		V2_SPECIALITY_STATE VALUE 0xD
		V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
		V2_STOP_STATE VALUE 0xF
	CLK_STATE BIT[15:13]
		RESET_BUSIDLE_STATE VALUE 0x0
		NOT_MASTER_STATE VALUE 0x1
		HIGH_STATE VALUE 0x2
		LOW_STATE VALUE 0x3
		HIGH_WAIT_STATE VALUE 0x4
		FORCED_LOW_STATE VALUE 0x5
		HS_ADDR_LOW_STATE VALUE 0x6
		DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
	DATA_STATE BIT[12:10]
		RESET_WAIT_STATE VALUE 0x0
		TX_ADDR_STATE VALUE 0x1
		TX_DATA_STATE VALUE 0x2
		TX_HS_ADDR_STATE VALUE 0x3
		TX_10_BIT_ADDR_STATE VALUE 0x4
		TX_2ND_BYTE_STATE VALUE 0x5
		RX_DATA_STATE VALUE 0x6
		RX_NACK_HOLD_STATE VALUE 0x7
	BUS_MASTER BIT[9]
	BUS_ACTIVE BIT[8]
	FAILED BIT[7:6]
	INVALID_WRITE BIT[5]
	ARB_LOST BIT[4]
	PACKET_NACKED BIT[3]
	BUS_ERROR BIT[2]
	TRANSFER_CANCEL_DONE BIT[1]
	TRANSFER_CANCEL_ID_MATCH BIT[0]

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
	EN_VERSION_TWO_TAG BIT[0]

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0]

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	LOCAL_ID BIT[7:0]

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.BLSP.QUP3 (level 2)
----------------------------------------------------------------------------------------
qup3 MODULE OFFSET=BLSP+0x00038000 MAX=BLSP+0x000385FF APRE=BLSP_QUP3_ APOST= SPRE=BLSP_QUP3_ SPOST= BPRE=BLSP_QUP3_ BPOST= ABPRE=BLSP_QUP3_ ABPOST= FPRE=BLSP_QUP3_ FPOST=

QUP_CONFIG ADDRESS 0x0000 RW
QUP_CONFIG RESET_VALUE 0x00000000
	EN_EXT_OUT_FLAG BIT[16]
	CORE_EXTRA_CLK_ON_EN BIT[15]
	FIFO_CLK_GATE_EN BIT[14]
	CORE_CLK_ON_EN BIT[13]
	APP_CLK_ON_EN BIT[12]
	MINI_CORE BIT[11:8]
	NO_INPUT BIT[7]
	NO_OUTPUT BIT[6]
	QUP_HREADY_CTRL BIT[5]
	N BIT[4:0]

QUP_STATE ADDRESS 0x0004 RW
QUP_STATE RESET_VALUE 0x0000001C
	I2C_FLUSH BIT[6]
	WAIT_FOR_EOT BIT[5]
	I2C_MAST_GEN BIT[4]
	SPI_GEN BIT[3]
	STATE_VALID BIT[2]
	STATE BIT[1:0]

QUP_IO_MODES ADDRESS 0x0008 RW
QUP_IO_MODES RESET_VALUE 0x000000A5
	OUTPUT_BIT_SHIFT_EN BIT[16]
	PACK_EN BIT[15]
	UNPACK_EN BIT[14]
	INPUT_MODE BIT[13:12]
	OUTPUT_MODE BIT[11:10]
	INPUT_FIFO_SIZE BIT[9:7]
	INPUT_BLOCK_SIZE BIT[6:5]
	OUTPUT_FIFO_SIZE BIT[4:2]
	OUTPUT_BLOCK_SIZE BIT[1:0]

QUP_SW_RESET ADDRESS 0x000C W
QUP_SW_RESET RESET_VALUE 0x00000000
	QUP_SW_RESET BIT[31:0]

QUP_TRANSFER_CANCEL ADDRESS 0x0014 RW
QUP_TRANSFER_CANCEL RESET_VALUE 0x00000000
	TRANSFER_CANCEL_ID BIT[15:8]
	TRANSFER_CANCEL BIT[7]

QUP_OPERATIONAL ADDRESS 0x0018 RW
QUP_OPERATIONAL RESET_VALUE 0x000000C0
	NWD BIT[15]
	DONE_TOGGLE BIT[14]
	IN_BLOCK_READ_REQ BIT[13]
	OUT_BLOCK_WRITE_REQ BIT[12]
	MAX_INPUT_DONE_FLAG BIT[11]
	MAX_OUTPUT_DONE_FLAG BIT[10]
	INPUT_SERVICE_FLAG BIT[9]
	OUTPUT_SERVICE_FLAG BIT[8]
	INPUT_FIFO_FULL BIT[7]
	OUTPUT_FIFO_FULL BIT[6]
	INPUT_FIFO_NOT_EMPTY BIT[5]
	OUTPUT_FIFO_NOT_EMPTY BIT[4]

QUP_ERROR_FLAGS ADDRESS 0x001C RW
QUP_ERROR_FLAGS RESET_VALUE 0x00000000
	OUTPUT_OVER_RUN_ERR BIT[5]
	INPUT_UNDER_RUN_ERR BIT[4]
	OUTPUT_UNDER_RUN_ERR BIT[3]
	INPUT_OVER_RUN_ERR BIT[2]

QUP_ERROR_FLAGS_EN ADDRESS 0x0020 RW
QUP_ERROR_FLAGS_EN RESET_VALUE 0x0000003C
	OUTPUT_OVER_RUN_ERR_EN BIT[5]
	INPUT_UNDER_RUN_ERR_EN BIT[4]
	OUTPUT_UNDER_RUN_ERR_EN BIT[3]
	INPUT_OVER_RUN_ERR_EN BIT[2]

QUP_TEST_CTRL ADDRESS 0x0024 RW
QUP_TEST_CTRL RESET_VALUE 0x00000000
	QUP_TEST_BUS_EN BIT[0]

QUP_OPERATIONAL_MASK ADDRESS 0x0028 RW
QUP_OPERATIONAL_MASK RESET_VALUE 0x00000000
	INPUT_SERVICE_MASK BIT[9]
	OUTPUT_SERVICE_MASK BIT[8]

QUP_HW_VERSION ADDRESS 0x0030 R
QUP_HW_VERSION RESET_VALUE 0x20040000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

QUP_MX_OUTPUT_COUNT ADDRESS 0x0100 RW
QUP_MX_OUTPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_OUTPUT_COUNT BIT[15:0]

QUP_MX_OUTPUT_CNT_CURRENT ADDRESS 0x0104 R
QUP_MX_OUTPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_OUTPUT_CNT_CURRENT BIT[15:0]

QUP_OUTPUT_DEBUG ADDRESS 0x0108 R
QUP_OUTPUT_DEBUG RESET_VALUE 0xXXXXXXXX
	OUTPUT_DEBUG_DATA BIT[31:0]

QUP_OUTPUT_FIFO_WORD_CNT ADDRESS 0x010C R
QUP_OUTPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	OUTPUT_FIFO_WORD_CNT BIT[8:0]

QUP_OUTPUT_FIFOc(c):(0)-(15) ARRAY 0x00000110+0x4*c
QUP_OUTPUT_FIFO0 ADDRESS 0x0110 W
QUP_OUTPUT_FIFO0 RESET_VALUE 0x00000000
	OUTPUT BIT[31:0]

QUP_MX_WRITE_COUNT ADDRESS 0x0150 RW
QUP_MX_WRITE_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_WRITE_COUNT BIT[15:0]

QUP_MX_WRITE_CNT_CURRENT ADDRESS 0x0154 R
QUP_MX_WRITE_CNT_CURRENT RESET_VALUE 0x00000000
	MX_WRITE_CNT_CURRENT BIT[15:0]

QUP_MX_INPUT_COUNT ADDRESS 0x0200 RW
QUP_MX_INPUT_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_INPUT_COUNT BIT[15:0]

QUP_MX_INPUT_CNT_CURRENT ADDRESS 0x0204 R
QUP_MX_INPUT_CNT_CURRENT RESET_VALUE 0x00000000
	MX_INPUT_CNT_CURRENT BIT[15:0]

QUP_MX_READ_COUNT ADDRESS 0x0208 RW
QUP_MX_READ_COUNT RESET_VALUE 0x00000000
	MX_CONFIG_DURING_RUN BIT[31]
	MX_READ_COUNT BIT[15:0]

QUP_MX_READ_CNT_CURRENT ADDRESS 0x020C R
QUP_MX_READ_CNT_CURRENT RESET_VALUE 0x00000000
	MX_READ_CNT_CURRENT BIT[15:0]

QUP_INPUT_DEBUG ADDRESS 0x0210 R
QUP_INPUT_DEBUG RESET_VALUE 0x00000000
	INPUT_DEBUG_DATA BIT[31:0]

QUP_INPUT_FIFO_WORD_CNT ADDRESS 0x0214 R
QUP_INPUT_FIFO_WORD_CNT RESET_VALUE 0x00000000
	INPUT_FIFO_WORD_CNT BIT[8:0]

QUP_INPUT_FIFOc(c):(0)-(15) ARRAY 0x00000218+0x4*c
QUP_INPUT_FIFO0 ADDRESS 0x0218 R
QUP_INPUT_FIFO0 RESET_VALUE 0xXXXXXXXX
	INPUT BIT[31:0]

SPI_CONFIG ADDRESS 0x0300 RW
SPI_CONFIG RESET_VALUE 0x00000000
	HS_MODE BIT[10]
	INPUT_FIRST BIT[9]
	LOOP_BACK BIT[8]
	SLAVE_OPERATION BIT[5]

SPI_IO_CONTROL ADDRESS 0x0304 RW
SPI_IO_CONTROL RESET_VALUE 0x00000000
	FORCE_CS BIT[11]
	CLK_IDLE_HIGH BIT[10]
	CLK_ALWAYS_ON BIT[9]
	MX_CS_MODE BIT[8]
	CS_N_POLARITY BIT[7:4]
	CS_SELECT BIT[3:2]
	TRISTATE_CS BIT[1]
	NO_TRI_STATE BIT[0]

SPI_ERROR_FLAGS ADDRESS 0x0308 RW
SPI_ERROR_FLAGS RESET_VALUE 0x00000000
	TRANSFER_CANCEL_DONE BIT[3]
	TRANSFER_CANCEL_ID_MATCH BIT[2]
	SPI_SLV_CLK_OVER_RUN_ERR BIT[1]
	SPI_SLV_CLK_UNDER_RUN_ERR BIT[0]

SPI_ERROR_FLAGS_EN ADDRESS 0x030C RW
SPI_ERROR_FLAGS_EN RESET_VALUE 0x0000000C
	TRANSFER_CANCEL_DONE_EN BIT[3]
	TRANSFER_CANCEL_ID_MATCH_EN BIT[2]
	SPI_SLV_CLK_OVER_RUN_ERR_EN BIT[1]
	SPI_SLV_CLK_UNDER_RUN_ERR_EN BIT[0]

SPI_DEASSERT_WAIT ADDRESS 0x0310 RW
SPI_DEASSERT_WAIT RESET_VALUE 0x00000000
	DEASSERT_WAIT BIT[5:0]

SPI_MASTER_LOCAL_ID ADDRESS 0x0314 RW
SPI_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	EXTENDED_ID BIT[15:8]
	LOCAL_ID BIT[7:0]

SPI_MASTER_COMMAND ADDRESS 0x0318 W
SPI_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0]

SPI_MASTER_STATUS ADDRESS 0x031C R
SPI_MASTER_STATUS RESET_VALUE 0x00000000
	CANCEL_FSM_STATE BIT[2:0]

SPI_CHAR_CFG ADDRESS 0x0320 RW
SPI_CHAR_CFG RESET_VALUE 0x00000000
	CHAR_STATUS BIT[11:8]
	DIRECTION BIT[4]
	ENABLE BIT[0]

SPI_CHAR_DATA_SPI_CS ADDRESS 0x0324 RW
SPI_CHAR_DATA_SPI_CS RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MOSI ADDRESS 0x0328 RW
SPI_CHAR_DATA_SPI_MOSI RESET_VALUE 0x00000000
	CHAR_MODE BIT[9:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

SPI_CHAR_DATA_SPI_MISO ADDRESS 0x032C RW
SPI_CHAR_DATA_SPI_MISO RESET_VALUE 0x00000000
	CHAR_MODE BIT[10:8]
	DOUT_DATA_DIN_EXP BIT[7:0]

I2C_MASTER_CLK_CTL ADDRESS 0x0400 RW
I2C_MASTER_CLK_CTL RESET_VALUE 0x00000000
	SCL_EXT_FORCE_LOW BIT[28]
	SDA_NOISE_REJECTION BIT[27:26]
	SCL_NOISE_REJECTION BIT[25:24]
	HIGH_TIME_DIVIDER_VALUE BIT[23:16]
	HS_DIVIDER_VALUE BIT[10:8]
	FS_DIVIDER_VALUE BIT[7:0]

I2C_MASTER_STATUS ADDRESS 0x0404 RW
I2C_MASTER_STATUS RESET_VALUE 0x0C000000
	CANCEL_FSM_STATE BIT[30:28]
		IDLE_STATE VALUE 0x0
		CANCEL_PENDING_STATE VALUE 0x1
		PAUSE_STATE VALUE 0x2
		PAUSE_WAIT_STATE VALUE 0x3
		SEND_STOP_STATE VALUE 0x4
		FLUSH_STATE VALUE 0x5
		SEND_IRQ_STATE VALUE 0x6
	I2C_SCL BIT[27]
	I2C_SDA BIT[26]
	INVALID_READ_SEQ BIT[25]
	INVALID_READ_ADDR BIT[24]
	INVALID_TAG BIT[23]
	INPUT_FSM_STATE BIT[22:20]
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_READ_LAST_BYTE_STATE VALUE 0x2
		V1_V2_MI_REC_STATE VALUE 0x3
		V1_V2_DEC_STATE VALUE 0x4
		V1_V2_STORE_STATE VALUE 0x5
		V2_WR_TAG_STATE VALUE 0x6
		V2_WAIT_TAG_STATE VALUE 0x7
	OUTPUT_FSM_STATE BIT[19:16]
		V1_V2_RESET_STATE VALUE 0x0
		V1_V2_IDLE_STATE VALUE 0x1
		V1_V2_DECODE_STATE VALUE 0x2
		V1_V2_SEND_STATE VALUE 0x3
		V1_V2_MI_REC_STATE VALUE 0x4
		V1_V2_NOP_STATE VALUE 0x5
		V1_V2_INVALID_STATE VALUE 0x6
		V1_PEEK_STATE VALUE 0x7
		V1_SEND_R_STATE VALUE 0x8
		V2_GET_BYTE_STATE VALUE 0xB
		V2_GET_WRITE_BYTE_STATE VALUE 0xC
		V2_SPECIALITY_STATE VALUE 0xD
		V2_WAIT_FLUSH_STOP_STATE VALUE 0xE
		V2_STOP_STATE VALUE 0xF
	CLK_STATE BIT[15:13]
		RESET_BUSIDLE_STATE VALUE 0x0
		NOT_MASTER_STATE VALUE 0x1
		HIGH_STATE VALUE 0x2
		LOW_STATE VALUE 0x3
		HIGH_WAIT_STATE VALUE 0x4
		FORCED_LOW_STATE VALUE 0x5
		HS_ADDR_LOW_STATE VALUE 0x6
		DOUBLE_BUFFER_WAIT_STATE VALUE 0x7
	DATA_STATE BIT[12:10]
		RESET_WAIT_STATE VALUE 0x0
		TX_ADDR_STATE VALUE 0x1
		TX_DATA_STATE VALUE 0x2
		TX_HS_ADDR_STATE VALUE 0x3
		TX_10_BIT_ADDR_STATE VALUE 0x4
		TX_2ND_BYTE_STATE VALUE 0x5
		RX_DATA_STATE VALUE 0x6
		RX_NACK_HOLD_STATE VALUE 0x7
	BUS_MASTER BIT[9]
	BUS_ACTIVE BIT[8]
	FAILED BIT[7:6]
	INVALID_WRITE BIT[5]
	ARB_LOST BIT[4]
	PACKET_NACKED BIT[3]
	BUS_ERROR BIT[2]
	TRANSFER_CANCEL_DONE BIT[1]
	TRANSFER_CANCEL_ID_MATCH BIT[0]

I2C_MASTER_CONFIG ADDRESS 0x0408 RW
I2C_MASTER_CONFIG RESET_VALUE 0x00000000
	EN_VERSION_TWO_TAG BIT[0]

I2C_MASTER_BUS_CLEAR ADDRESS 0x040C RW
I2C_MASTER_BUS_CLEAR RESET_VALUE 0x00000000
	CLEAR BIT[0]

I2C_MASTER_LOCAL_ID ADDRESS 0x0410 R
I2C_MASTER_LOCAL_ID RESET_VALUE 0x00000000
	LOCAL_ID BIT[7:0]

I2C_MASTER_COMMAND ADDRESS 0x0414 RW
I2C_MASTER_COMMAND RESET_VALUE 0x00000000
	RESET_CANCEL_FSM BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PDM_PERPH_WEB (level 1)
----------------------------------------------------------------------------------------
PDM_PERPH_WEB BASE 0x60068000 SIZE=0x00004000 pdm_perph_webaddr 13:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PDM_PERPH_WEB.WEB_TCXO4 (level 2)
----------------------------------------------------------------------------------------
web_tcxo4 MODULE OFFSET=PDM_PERPH_WEB+0x00000000 MAX=PDM_PERPH_WEB+0x00003FFF APRE=PDM_ APOST= SPRE=PDM_ SPOST= BPRE=PDM_ BPOST= ABPRE=PDM_ ABPOST= FPRE=PDM_ FPOST=

TCXO_PDM0_TOP_CTL ADDRESS 0x0000 RW
TCXO_PDM0_TOP_CTL RESET_VALUE 0x00000000
	TCXO4_CLK_DISABLE BIT[2]
	PDM0_POLARITY BIT[1]
	PDM0_OE BIT[0]

PDM0_CTL ADDRESS 0x0004 RW
PDM0_CTL RESET_VALUE 0x00008000
	PDM0_DAT BIT[15:0]

WEB_TCXO4_TEST ADDRESS 0x0008 R
WEB_TCXO4_TEST RESET_VALUE 0x00000000
	PDM2_EDGE BIT[13]
	PDM2 BIT[12]
	GP_MN_EDGE BIT[9]
	GP_MN BIT[8]
	PDM1_EDGE BIT[5]
	PDM1 BIT[4]
	PDM0_EDGE BIT[1]
	PDM0 BIT[0]

TCXO_PDM1_TOP_CTL ADDRESS 0x1000 RW
TCXO_PDM1_TOP_CTL RESET_VALUE 0x00000000
	TCXO4_CLK_DISABLE1 BIT[2]
	PDM1_POLARITY BIT[1]
	PDM1_OE BIT[0]

PDM1_CTL ADDRESS 0x1004 RW
PDM1_CTL RESET_VALUE 0x00000080
	PDM1_DAT BIT[7:0]

TCXO_PDM2_TOP_CTL ADDRESS 0x2000 RW
TCXO_PDM2_TOP_CTL RESET_VALUE 0x00000000
	PDM2_CLK_DISABLE BIT[2]
	PDM2_POLARITY BIT[1]
	PDM2_OE BIT[0]

PDM2_CTL ADDRESS 0x2004 RW
PDM2_CTL RESET_VALUE 0x00008000
	PDM2_DAT BIT[15:0]

GP_MN_CLK_MDIV ADDRESS 0x3000 RW
GP_MN_CLK_MDIV RESET_VALUE 0x00000000
	GP_M_VALUE BIT[8:0]

GP_MN_CLK_NDIV ADDRESS 0x3004 RW
GP_MN_CLK_NDIV RESET_VALUE 0x00000000
	GP_N_VALUE BIT[12:0]

GP_MN_CLK_DUTY ADDRESS 0x3008 RW
GP_MN_CLK_DUTY RESET_VALUE 0x00000000
	GP_D_VALUE BIT[12:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.TCU_SMMU_500_REG_WRAPPER (level 1)
----------------------------------------------------------------------------------------
TCU_SMMU_500_REG_WRAPPER BASE 0x61E00000 SIZE=0x00100000 tcu_smmu_500_reg_wrapperaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.TCU_SMMU_500_REG_WRAPPER.MMU500_SMMU_APP (level 2)
----------------------------------------------------------------------------------------
mmu500_smmu_app MODULE OFFSET=TCU_SMMU_500_REG_WRAPPER+0x00000000 MAX=TCU_SMMU_500_REG_WRAPPER+0x0001FFFF APRE=TCU_APPS_ APOST= SPRE=TCU_APPS_ SPOST=_APPS BPRE=TCU_APPS_ BPOST= ABPRE=TCU_APPS_ ABPOST= FPRE=TCU_APPS_ FPOST=

SMMU_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
SMMU_SCR0 RESET_VALUE 0x002X0001
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	BSU BIT[15:14]
	FB BIT[13]
	PTM BIT[12]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGFRE BIT[4]
	GFIE BIT[2]
	GFRE BIT[1]
	CLIENTPD BIT[0]

SMMU_NSCR0 ADDRESS 0x0400 RW
SMMU_NSCR0 RESET_VALUE 0x002X0001
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	BSU BIT[15:14]
	FB BIT[13]
	PTM BIT[12]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGFRE BIT[4]
	GFIE BIT[2]
	GFRE BIT[1]
	CLIENTPD BIT[0]

SMMU_SCR1 ADDRESS 0x0004 RW
SMMU_SCR1 RESET_VALUE 0x02012010
	NSCAFRO BIT[28]
	SPMEN BIT[27]
	SIF BIT[26]
	GEFRO BIT[25]
	GASRAE BIT[24]
	NSNUMIRPTO BIT[23:16]
	NSNUMSMRGO BIT[13:8]
	NSNUMCBO BIT[4:0]

SMMU_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
SMMU_SACR RESET_VALUE 0x00000004
	PAGESIZE BIT[16]
	S2CRB_TLBEN BIT[10]
	MMUDISB_TLBEN BIT[9]
	SMTNMB_TLBEN BIT[8]
	S1WC2EN BIT[2]

SMMU_NSACR ADDRESS 0x0410 RW
SMMU_NSACR RESET_VALUE 0x0000001C
	DP4K_TBUDISB BIT[25]
	DP4K_TCUDISB BIT[24]
	S2CRB_TLBEN BIT[10]
	MMUDISB_TLBEN BIT[9]
	SMTNMB_TLBEN BIT[8]
	IPA2PA_CEN BIT[4]
	S2WC2EN BIT[3]
	S1WC2EN BIT[2]

SMMU_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
SMMU_SIDR0 RESET_VALUE 0xFC01XE20
	SES BIT[31]
	S1TS BIT[30]
	S2TS BIT[29]
	NTS BIT[28]
	SMS BIT[27]
	ATOSNS BIT[26]
	PTFS BIT[25:24]
	NUMIRPT BIT[23:16]
	CTTW BIT[14]
	BTM BIT[13]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

SMMU_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
SMMU_SIDR1 RESET_VALUE 0x30001F10
	PAGESIZE BIT[31]
	NUMPAGENDXB BIT[30:28]
	NUMS2CB BIT[23:16]
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDXB BIT[11:8]
	NUMCB BIT[7:0]

SMMU_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
SMMU_SIDR2 RESET_VALUE 0x00005555
	PTFSV8_64KB BIT[14]
	PTFSV8_16KB BIT[13]
	TFSV8_4KB BIT[12]
	UBS BIT[11:8]
	OAS BIT[7:4]
	IAS BIT[3:0]

SMMU_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
SMMU_SIDR7 RESET_VALUE 0x00000000
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

SMMU_SGFAR_LOW ADDRESS 0x0040 RW
--PRAGMA BANKED secure
SMMU_SGFAR_LOW RESET_VALUE 0xXXXXXXXX
	FADDR BIT[31:0]

SMMU_SGFAR_HIGH ADDRESS 0x0044 RW
--PRAGMA BANKED secure
SMMU_SGFAR_HIGH RESET_VALUE 0x000XXXXX
	FADDR BIT[16:0]

SMMU_NSGFAR_LOW ADDRESS 0x0440 RW
SMMU_NSGFAR_LOW RESET_VALUE 0xXXXXXXXX
	FADDR BIT[31:0]

SMMU_NSGFAR_HIGH ADDRESS 0x0444 RW
SMMU_NSGFAR_HIGH RESET_VALUE 0x000XXXXX
	FADDR BIT[16:0]

SMMU_SGFSR ADDRESS 0x0048 W
--PRAGMA BANKED secure
SMMU_SGFSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	UUT BIT[8]
	PF BIT[7]
	EF BIT[6]
	CAF BIT[5]
	UCIF BIT[4]
	UCBF BIT[3]
	SMCF BIT[2]
	USF BIT[1]
	ICF BIT[0]

SMMU_NSGFSR ADDRESS 0x0448 W
SMMU_NSGFSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	UUT BIT[8]
	EF BIT[6]
	CAF BIT[5]
	UCIF BIT[4]
	UCBF BIT[3]
	SMCF BIT[2]
	USF BIT[1]
	ICF BIT[0]

SMMU_SGFSRRESTORE ADDRESS 0x004C W
--PRAGMA BANKED secure
SMMU_SGFSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_NSGFSRRESTORE ADDRESS 0x044C W
SMMU_NSGFSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_SGFSYNR0 ADDRESS 0x0050 RW
--PRAGMA BANKED secure
SMMU_SGFSYNR0 RESET_VALUE 0x000000XX
	ATS BIT[6]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	IND BIT[3]
	PNU BIT[2]
	WNR BIT[1]

SMMU_NSGFSYNR0 ADDRESS 0x0450 RW
SMMU_NSGFSYNR0 RESET_VALUE 0x0000000X
	ATS BIT[6]
	IND BIT[3]
	PNU BIT[2]
	WNR BIT[1]
	NESTED BIT[0]

SMMU_SGFSYNR1 ADDRESS 0x0054 RW
--PRAGMA BANKED secure
SMMU_SGFSYNR1 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_NSGFSYNDR1 ADDRESS 0x0454 RW
SMMU_NSGFSYNDR1 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_STLBIALL ADDRESS 0x0060 W
SMMU_STLBIALL RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_TLBIVMID ADDRESS 0x0064 W
--PRAGMA BANKED secure
SMMU_TLBIVMID RESET_VALUE 0x000000XX
	VMID BIT[7:0]

SMMU_TLBIALLNSNH ADDRESS 0x0068 W
--PRAGMA BANKED secure
SMMU_TLBIALLNSNH RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_NSTLBGSYNC ADDRESS 0x0470 W
SMMU_NSTLBGSYNC RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_STLBGSYNC ADDRESS 0x0070 W
--PRAGMA BANKED secure
SMMU_STLBGSYNC RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_STLBGSTATUS ADDRESS 0x0074 R
--PRAGMA BANKED secure
SMMU_STLBGSTATUS RESET_VALUE 0x00000000
	GSACTIVE BIT[0]

SMMU_NSTLBGSTATUS ADDRESS 0x0474 R
SMMU_NSTLBGSTATUS RESET_VALUE 0x00000000
	GSACTIVE BIT[0]

SMMU_DBGRPTRTBU ADDRESS 0x0080 RW
SMMU_DBGRPTRTBU RESET_VALUE 0x00000000
	TBU_ID BIT[26:24]
	TLB_POINTER BIT[15:4]
	TLB_ENTRY_POINTER BIT[3:0]

SMMU_DBGRDATATBU ADDRESS 0x0084 R
SMMU_DBGRDATATBU RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_DBGRPTRTCU ADDRESS 0x0088 RW
SMMU_DBGRPTRTCU RESET_VALUE 0x00000000
	DATASRC BIT[27:26]
	WAY_RAM BIT[25:24]
	TLB_POINTER BIT[9:4]
	TLB_ENTRY_POINTER BIT[3:0]

SMMU_DBGRDATATCU ADDRESS 0x008C R
SMMU_DBGRDATATCU RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_STLBIVALM_LOW ADDRESS 0x00A0 W
SMMU_STLBIVALM_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_STLBIVALM_HIGH ADDRESS 0x00A4 W
SMMU_STLBIVALM_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[4:0]

SMMU_STLBIVAM_LOW ADDRESS 0x00A8 W
SMMU_STLBIVAM_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_STLBIVAM_HIGH ADDRESS 0x00AC W
SMMU_STLBIVAM_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[4:0]

SMMU_STLBIALLM ADDRESS 0x00BC W
SMMU_STLBIALLM RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_SMR0 ADDRESS 0x0800 RW
--PRAGMA BANKED secure
SMMU_SMR0 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR1 ADDRESS 0x0804 RW
--PRAGMA BANKED secure
SMMU_SMR1 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR2 ADDRESS 0x0808 RW
--PRAGMA BANKED secure
SMMU_SMR2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR3 ADDRESS 0x080C RW
--PRAGMA BANKED secure
SMMU_SMR3 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR4 ADDRESS 0x0810 RW
--PRAGMA BANKED secure
SMMU_SMR4 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR5 ADDRESS 0x0814 RW
--PRAGMA BANKED secure
SMMU_SMR5 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR6 ADDRESS 0x0818 RW
--PRAGMA BANKED secure
SMMU_SMR6 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR7 ADDRESS 0x081C RW
--PRAGMA BANKED secure
SMMU_SMR7 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR8 ADDRESS 0x0820 RW
--PRAGMA BANKED secure
SMMU_SMR8 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR9 ADDRESS 0x0824 RW
--PRAGMA BANKED secure
SMMU_SMR9 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR10 ADDRESS 0x0828 RW
--PRAGMA BANKED secure
SMMU_SMR10 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR11 ADDRESS 0x082C RW
--PRAGMA BANKED secure
SMMU_SMR11 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR12 ADDRESS 0x0830 RW
--PRAGMA BANKED secure
SMMU_SMR12 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR13 ADDRESS 0x0834 RW
--PRAGMA BANKED secure
SMMU_SMR13 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR14 ADDRESS 0x0838 RW
--PRAGMA BANKED secure
SMMU_SMR14 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR15 ADDRESS 0x083C RW
--PRAGMA BANKED secure
SMMU_SMR15 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR16 ADDRESS 0x0840 RW
--PRAGMA BANKED secure
SMMU_SMR16 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR17 ADDRESS 0x0844 RW
--PRAGMA BANKED secure
SMMU_SMR17 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR18 ADDRESS 0x0848 RW
--PRAGMA BANKED secure
SMMU_SMR18 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR19 ADDRESS 0x084C RW
--PRAGMA BANKED secure
SMMU_SMR19 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR20 ADDRESS 0x0850 RW
--PRAGMA BANKED secure
SMMU_SMR20 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR21 ADDRESS 0x0854 RW
--PRAGMA BANKED secure
SMMU_SMR21 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR22 ADDRESS 0x0858 RW
--PRAGMA BANKED secure
SMMU_SMR22 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR23 ADDRESS 0x085C RW
--PRAGMA BANKED secure
SMMU_SMR23 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR24 ADDRESS 0x0860 RW
--PRAGMA BANKED secure
SMMU_SMR24 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR25 ADDRESS 0x0864 RW
--PRAGMA BANKED secure
SMMU_SMR25 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR26 ADDRESS 0x0868 RW
--PRAGMA BANKED secure
SMMU_SMR26 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR27 ADDRESS 0x086C RW
--PRAGMA BANKED secure
SMMU_SMR27 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR28 ADDRESS 0x0870 RW
--PRAGMA BANKED secure
SMMU_SMR28 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR29 ADDRESS 0x0874 RW
--PRAGMA BANKED secure
SMMU_SMR29 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR30 ADDRESS 0x0878 RW
--PRAGMA BANKED secure
SMMU_SMR30 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR31 ADDRESS 0x087C RW
--PRAGMA BANKED secure
SMMU_SMR31 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_S2CR0 ADDRESS 0x0C00 RW
--PRAGMA BANKED secure
SMMU_S2CR0 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR1 ADDRESS 0x0C04 RW
--PRAGMA BANKED secure
SMMU_S2CR1 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR2 ADDRESS 0x0C08 RW
--PRAGMA BANKED secure
SMMU_S2CR2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR3 ADDRESS 0x0C0C RW
--PRAGMA BANKED secure
SMMU_S2CR3 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR4 ADDRESS 0x0C10 RW
--PRAGMA BANKED secure
SMMU_S2CR4 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR5 ADDRESS 0x0C14 RW
--PRAGMA BANKED secure
SMMU_S2CR5 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR6 ADDRESS 0x0C18 RW
--PRAGMA BANKED secure
SMMU_S2CR6 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR7 ADDRESS 0x0C1C RW
--PRAGMA BANKED secure
SMMU_S2CR7 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR8 ADDRESS 0x0C20 RW
--PRAGMA BANKED secure
SMMU_S2CR8 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR9 ADDRESS 0x0C24 RW
--PRAGMA BANKED secure
SMMU_S2CR9 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR10 ADDRESS 0x0C28 RW
--PRAGMA BANKED secure
SMMU_S2CR10 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR11 ADDRESS 0x0C2C RW
--PRAGMA BANKED secure
SMMU_S2CR11 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR12 ADDRESS 0x0C30 RW
--PRAGMA BANKED secure
SMMU_S2CR12 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR13 ADDRESS 0x0C34 RW
--PRAGMA BANKED secure
SMMU_S2CR13 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR14 ADDRESS 0x0C38 RW
--PRAGMA BANKED secure
SMMU_S2CR14 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR15 ADDRESS 0x0C3C RW
--PRAGMA BANKED secure
SMMU_S2CR15 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR16 ADDRESS 0x0C40 RW
--PRAGMA BANKED secure
SMMU_S2CR16 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR17 ADDRESS 0x0C44 RW
--PRAGMA BANKED secure
SMMU_S2CR17 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR18 ADDRESS 0x0C48 RW
--PRAGMA BANKED secure
SMMU_S2CR18 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR19 ADDRESS 0x0C4C RW
--PRAGMA BANKED secure
SMMU_S2CR19 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR20 ADDRESS 0x0C50 RW
--PRAGMA BANKED secure
SMMU_S2CR20 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR21 ADDRESS 0x0C54 RW
--PRAGMA BANKED secure
SMMU_S2CR21 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR22 ADDRESS 0x0C58 RW
--PRAGMA BANKED secure
SMMU_S2CR22 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR23 ADDRESS 0x0C5C RW
--PRAGMA BANKED secure
SMMU_S2CR23 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR24 ADDRESS 0x0C60 RW
--PRAGMA BANKED secure
SMMU_S2CR24 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR25 ADDRESS 0x0C64 RW
--PRAGMA BANKED secure
SMMU_S2CR25 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR26 ADDRESS 0x0C68 RW
--PRAGMA BANKED secure
SMMU_S2CR26 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR27 ADDRESS 0x0C6C RW
--PRAGMA BANKED secure
SMMU_S2CR27 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR28 ADDRESS 0x0C70 RW
--PRAGMA BANKED secure
SMMU_S2CR28 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR29 ADDRESS 0x0C74 RW
--PRAGMA BANKED secure
SMMU_S2CR29 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR30 ADDRESS 0x0C78 RW
--PRAGMA BANKED secure
SMMU_S2CR30 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR31 ADDRESS 0x0C7C RW
--PRAGMA BANKED secure
SMMU_S2CR31 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_PIDR0 ADDRESS 0x0FE0 R
--PRAGMA BANKED secure
SMMU_PIDR0 RESET_VALUE 0x00000081
	PART1 BIT[7:4]
	PART0 BIT[3:0]

SMMU_PIDR1 ADDRESS 0x0FE4 R
--PRAGMA BANKED secure
SMMU_PIDR1 RESET_VALUE 0x000000B4
	DES0 BIT[7:4]
	PART2 BIT[3:0]

SMMU_PIDR2 ADDRESS 0x0FE8 R
--PRAGMA BANKED secure
SMMU_PIDR2 RESET_VALUE 0x0000001B
	VER BIT[7:4]
	DES1 BIT[3:0]

SMMU_PIDR3 ADDRESS 0x0FEC R
--PRAGMA BANKED secure
SMMU_PIDR3 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
	CUSTOMER_MODIFIED BIT[3:0]

SMMU_PIDR4 ADDRESS 0x0FD0 R
--PRAGMA BANKED secure
SMMU_PIDR4 RESET_VALUE 0x00000004
	SMMU_PIDR4 BIT[31:0]

SMMU_PIDR5 ADDRESS 0x0FD4 R
--PRAGMA BANKED secure
SMMU_PIDR5 RESET_VALUE 0x00000000
	SMMU_PIDR5 BIT[31:0]

SMMU_PIDR6 ADDRESS 0x0FD8 R
--PRAGMA BANKED secure
SMMU_PIDR6 RESET_VALUE 0x00000000
	SMMU_PIDR6 BIT[31:0]

SMMU_PIDR7 ADDRESS 0x0FDC R
--PRAGMA BANKED secure
SMMU_PIDR7 RESET_VALUE 0x00000000
	SMMU_PIDR7 BIT[31:0]

SMMU_CIDR0 ADDRESS 0x0FF0 R
--PRAGMA BANKED secure
SMMU_CIDR0 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0]

SMMU_CIDR1 ADDRESS 0x0FF4 R
--PRAGMA BANKED secure
SMMU_CIDR1 RESET_VALUE 0x000000F0
	PREAMBLE BIT[7:0]

SMMU_CIDR2 ADDRESS 0x0FF8 R
--PRAGMA BANKED secure
SMMU_CIDR2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0]

SMMU_CIDR3 ADDRESS 0x0FFC R
--PRAGMA BANKED secure
SMMU_CIDR3 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0]

SMMU_CBAR0 ADDRESS 0x1000 RW
--PRAGMA BANKED secure
SMMU_CBAR0 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA0 ADDRESS 0x1400 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA0 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R0 ADDRESS 0x1800 RW
--PRAGMA BANKED secure
SMMU_CBA2R0 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR1 ADDRESS 0x1004 RW
--PRAGMA BANKED secure
SMMU_CBAR1 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA1 ADDRESS 0x1404 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA1 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R1 ADDRESS 0x1804 RW
--PRAGMA BANKED secure
SMMU_CBA2R1 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR2 ADDRESS 0x1008 RW
--PRAGMA BANKED secure
SMMU_CBAR2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA2 ADDRESS 0x1408 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R2 ADDRESS 0x1808 RW
--PRAGMA BANKED secure
SMMU_CBA2R2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR3 ADDRESS 0x100C RW
--PRAGMA BANKED secure
SMMU_CBAR3 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA3 ADDRESS 0x140C RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA3 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R3 ADDRESS 0x180C RW
--PRAGMA BANKED secure
SMMU_CBA2R3 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR4 ADDRESS 0x1010 RW
--PRAGMA BANKED secure
SMMU_CBAR4 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA4 ADDRESS 0x1410 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA4 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R4 ADDRESS 0x1810 RW
--PRAGMA BANKED secure
SMMU_CBA2R4 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR5 ADDRESS 0x1014 RW
--PRAGMA BANKED secure
SMMU_CBAR5 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA5 ADDRESS 0x1414 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA5 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R5 ADDRESS 0x1814 RW
--PRAGMA BANKED secure
SMMU_CBA2R5 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR6 ADDRESS 0x1018 RW
--PRAGMA BANKED secure
SMMU_CBAR6 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA6 ADDRESS 0x1418 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA6 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R6 ADDRESS 0x1818 RW
--PRAGMA BANKED secure
SMMU_CBA2R6 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR7 ADDRESS 0x101C RW
--PRAGMA BANKED secure
SMMU_CBAR7 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA7 ADDRESS 0x141C RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA7 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R7 ADDRESS 0x181C RW
--PRAGMA BANKED secure
SMMU_CBA2R7 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR8 ADDRESS 0x1020 RW
--PRAGMA BANKED secure
SMMU_CBAR8 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA8 ADDRESS 0x1420 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA8 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R8 ADDRESS 0x1820 RW
--PRAGMA BANKED secure
SMMU_CBA2R8 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR9 ADDRESS 0x1024 RW
--PRAGMA BANKED secure
SMMU_CBAR9 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA9 ADDRESS 0x1424 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA9 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R9 ADDRESS 0x1824 RW
--PRAGMA BANKED secure
SMMU_CBA2R9 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR10 ADDRESS 0x1028 RW
--PRAGMA BANKED secure
SMMU_CBAR10 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA10 ADDRESS 0x1428 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA10 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R10 ADDRESS 0x1828 RW
--PRAGMA BANKED secure
SMMU_CBA2R10 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR11 ADDRESS 0x102C RW
--PRAGMA BANKED secure
SMMU_CBAR11 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA11 ADDRESS 0x142C RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA11 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R11 ADDRESS 0x182C RW
--PRAGMA BANKED secure
SMMU_CBA2R11 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR12 ADDRESS 0x1030 RW
--PRAGMA BANKED secure
SMMU_CBAR12 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA12 ADDRESS 0x1430 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA12 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R12 ADDRESS 0x1830 RW
--PRAGMA BANKED secure
SMMU_CBA2R12 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR13 ADDRESS 0x1034 RW
--PRAGMA BANKED secure
SMMU_CBAR13 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA13 ADDRESS 0x1434 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA13 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R13 ADDRESS 0x1834 RW
--PRAGMA BANKED secure
SMMU_CBA2R13 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR14 ADDRESS 0x1038 RW
--PRAGMA BANKED secure
SMMU_CBAR14 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA14 ADDRESS 0x1438 RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA14 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R14 ADDRESS 0x1838 RW
--PRAGMA BANKED secure
SMMU_CBA2R14 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR15 ADDRESS 0x103C RW
--PRAGMA BANKED secure
SMMU_CBAR15 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA15 ADDRESS 0x143C RW
--PRAGMA BANKED secure
SMMU_CBFRSYNRA15 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R15 ADDRESS 0x183C RW
--PRAGMA BANKED secure
SMMU_CBA2R15 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_ITCTRL ADDRESS 0x2000 RW
SMMU_ITCTRL RESET_VALUE 0x00000000
	TBU_INDEX BIT[6:4]
	MODULE BIT[3]
	RAM_DATA BIT[2]
	RAM_MODE BIT[1]
	INTGMODE BIT[0]

SMMU_ITIP ADDRESS 0x2004 R
SMMU_ITIP RESET_VALUE 0x0000000X
	SPINDEN BIT[0]

SMMU_ITOP_GLBL ADDRESS 0x2008 RW
SMMU_ITOP_GLBL RESET_VALUE 0x000X0000
	TCU_RAM_DATA BIT[19:16]
	GLBLSF1 BIT[9]
	GLBLNSF1 BIT[1]

SMMU_ITOP_PERF_INDEX ADDRESS 0x200C W
SMMU_ITOP_PERF_INDEX RESET_VALUE 0xX0XXXXXX
	WAY_IPA2PA_PF BIT[31:30]
	IPA2PA_PF_INDEX BIT[22:16]
	WAY_MTLB_WC BIT[15:14]
	MTLB_WC_INDEX BIT[11:0]

SMMU_ITOP_CXT0TO31_RAM0 ADDRESS 0x2010 RW
SMMU_ITOP_CXT0TO31_RAM0 RESET_VALUE 0xXXXXXXXX
	RAM_DATA BIT[31:0]

SMMU_TBUQOS0 ADDRESS 0x2100 RW
SMMU_TBUQOS0 RESET_VALUE 0x00000000
	QOSTBU5 BIT[23:20]
	QOSTBU4 BIT[19:16]
	QOSTBU3 BIT[15:12]
	QOSTBU2 BIT[11:8]
	QOSTBU1 BIT[7:4]
	QOSTBU0 BIT[3:0]

SMMU_PER ADDRESS 0x2200 R
SMMU_PER RESET_VALUE 0x00000000
	PER_TCU BIT[15:8]
	PER_TBU BIT[7:0]

SMMU_TBU_PWR_STATUS ADDRESS 0x2204 R
SMMU_TBU_PWR_STATUS RESET_VALUE 0x00000000
	STATE BIT[31:0]

PMEVCNTR0 ADDRESS 0x3000 RW
--PRAGMA BANKED secure
PMEVCNTR0 RESET_VALUE 0xXXXXXXXX
	PMN0 BIT[31:0]

PMEVCNTR1 ADDRESS 0x3004 RW
--PRAGMA BANKED secure
PMEVCNTR1 RESET_VALUE 0xXXXXXXXX
	PMN1 BIT[31:0]

PMEVCNTR2 ADDRESS 0x3008 RW
--PRAGMA BANKED secure
PMEVCNTR2 RESET_VALUE 0xXXXXXXXX
	PMN2 BIT[31:0]

PMEVCNTR3 ADDRESS 0x300C RW
--PRAGMA BANKED secure
PMEVCNTR3 RESET_VALUE 0xXXXXXXXX
	PMN3 BIT[31:0]

PMEVTYPER0 ADDRESS 0x3400 RW
--PRAGMA BANKED secure
PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

PMEVTYPER1 ADDRESS 0x3404 RW
--PRAGMA BANKED secure
PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

PMEVTYPER2 ADDRESS 0x3408 RW
--PRAGMA BANKED secure
PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

PMEVTYPER3 ADDRESS 0x340C RW
--PRAGMA BANKED secure
PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

PMCGCR ADDRESS 0x3800 RW
--PRAGMA BANKED secure
PMCGCR RESET_VALUE 0x0400000X
	CGNC BIT[27:24]
	SIDG BIT[22:16]
	X BIT[12]
	E BIT[11]
	CBAEN BIT[10]
	TCEFCFG BIT[9:8]
	NDX BIT[3:0]

PMCGSMR ADDRESS 0x3A00 RW
--PRAGMA BANKED secure
PMCGSMR RESET_VALUE 0x0XXX0XXX
	MASK BIT[25:16]
	ID BIT[9:0]

PMCNTENSET ADDRESS 0x3C00 W
--PRAGMA BANKED secure
PMCNTENSET RESET_VALUE 0x00000000
	P23 BIT[23]
	P22 BIT[22]
	P21 BIT[21]
	P20 BIT[20]
	P19 BIT[19]
	P18 BIT[18]
	P17 BIT[17]
	P16 BIT[16]
	P15 BIT[15]
	P14 BIT[14]
	P13 BIT[13]
	P12 BIT[12]
	P11 BIT[11]
	P10 BIT[10]
	P9 BIT[9]
	P8 BIT[8]
	P7 BIT[7]
	P6 BIT[6]
	P5 BIT[5]
	P4 BIT[4]
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

PMCNTENCLR ADDRESS 0x3C20 W
--PRAGMA BANKED secure
PMCNTENCLR RESET_VALUE 0x00000000
	P23 BIT[23]
	P22 BIT[22]
	P21 BIT[21]
	P20 BIT[20]
	P19 BIT[19]
	P18 BIT[18]
	P17 BIT[17]
	P16 BIT[16]
	P15 BIT[15]
	P14 BIT[14]
	P13 BIT[13]
	P12 BIT[12]
	P11 BIT[11]
	P10 BIT[10]
	P9 BIT[9]
	P8 BIT[8]
	P7 BIT[7]
	P6 BIT[6]
	P5 BIT[5]
	P4 BIT[4]
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

PMINTENSET ADDRESS 0x3C40 W
--PRAGMA BANKED secure
PMINTENSET RESET_VALUE 0x00XXXXXX
	P23 BIT[23]
	P22 BIT[22]
	P21 BIT[21]
	P20 BIT[20]
	P19 BIT[19]
	P18 BIT[18]
	P17 BIT[17]
	P16 BIT[16]
	P15 BIT[15]
	P14 BIT[14]
	P13 BIT[13]
	P12 BIT[12]
	P11 BIT[11]
	P10 BIT[10]
	P9 BIT[9]
	P8 BIT[8]
	P7 BIT[7]
	P6 BIT[6]
	P5 BIT[5]
	P4 BIT[4]
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

PMINTENCLR ADDRESS 0x3C60 W
--PRAGMA BANKED secure
PMINTENCLR RESET_VALUE 0x00XXXXXX
	P23 BIT[23]
	P22 BIT[22]
	P21 BIT[21]
	P20 BIT[20]
	P19 BIT[19]
	P18 BIT[18]
	P17 BIT[17]
	P16 BIT[16]
	P15 BIT[15]
	P14 BIT[14]
	P13 BIT[13]
	P12 BIT[12]
	P11 BIT[11]
	P10 BIT[10]
	P9 BIT[9]
	P8 BIT[8]
	P7 BIT[7]
	P6 BIT[6]
	P5 BIT[5]
	P4 BIT[4]
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

PMOVSCLR ADDRESS 0x3C80 W
--PRAGMA BANKED secure
PMOVSCLR RESET_VALUE 0x00000000
	P23 BIT[23]
	P22 BIT[22]
	P21 BIT[21]
	P20 BIT[20]
	P19 BIT[19]
	P18 BIT[18]
	P17 BIT[17]
	P16 BIT[16]
	P15 BIT[15]
	P14 BIT[14]
	P13 BIT[13]
	P12 BIT[12]
	P11 BIT[11]
	P10 BIT[10]
	P9 BIT[9]
	P8 BIT[8]
	P7 BIT[7]
	P6 BIT[6]
	P5 BIT[5]
	P4 BIT[4]
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

PMOVSSET ADDRESS 0x3CC0 W
--PRAGMA BANKED secure
PMOVSSET RESET_VALUE 0x00000000
	P23 BIT[23]
	P22 BIT[22]
	P21 BIT[21]
	P20 BIT[20]
	P19 BIT[19]
	P18 BIT[18]
	P17 BIT[17]
	P16 BIT[16]
	P15 BIT[15]
	P14 BIT[14]
	P13 BIT[13]
	P12 BIT[12]
	P11 BIT[11]
	P10 BIT[10]
	P9 BIT[9]
	P8 BIT[8]
	P7 BIT[7]
	P6 BIT[6]
	P5 BIT[5]
	P4 BIT[4]
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

PMCFGR ADDRESS 0x3E00 R
--PRAGMA BANKED secure
PMCFGR RESET_VALUE 0x05011F17
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

PMCR ADDRESS 0x3E04 RW
--PRAGMA BANKED secure
PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_PMCEID0 ADDRESS 0x3E20 R
--PRAGMA BANKED secure
SMMU_PMCEID0 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_PMAUTHSTATUS ADDRESS 0x3FB8 R
--PRAGMA BANKED secure
SMMU_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_PMDEVTYPE ADDRESS 0x3FCC R
--PRAGMA BANKED secure
SMMU_PMDEVTYPE RESET_VALUE 0x00000056
	T BIT[7:4]
	C BIT[3:0]

SMMU_SSD_REG_0 ADDRESS 0x4000 RW
SMMU_SSD_REG_0 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31 BIT[31]
	SSD_INDEX_30 BIT[30]
	SSD_INDEX_29 BIT[29]
	SSD_INDEX_28 BIT[28]
	SSD_INDEX_27 BIT[27]
	SSD_INDEX_26 BIT[26]
	SSD_INDEX_25 BIT[25]
	SSD_INDEX_24 BIT[24]
	SSD_INDEX_23 BIT[23]
	SSD_INDEX_22 BIT[22]
	SSD_INDEX_21 BIT[21]
	SSD_INDEX_20 BIT[20]
	SSD_INDEX_19 BIT[19]
	SSD_INDEX_18 BIT[18]
	SSD_INDEX_17 BIT[17]
	SSD_INDEX_16 BIT[16]
	SSD_INDEX_15 BIT[15]
	SSD_INDEX_14 BIT[14]
	SSD_INDEX_13 BIT[13]
	SSD_INDEX_12 BIT[12]
	SSD_INDEX_11 BIT[11]
	SSD_INDEX_10 BIT[10]
	SSD_INDEX_9 BIT[9]
	SSD_INDEX_8 BIT[8]
	SSD_INDEX_7 BIT[7]
	SSD_INDEX_6 BIT[6]
	SSD_INDEX_5 BIT[5]
	SSD_INDEX_4 BIT[4]
	SSD_INDEX_3 BIT[3]
	SSD_INDEX_2 BIT[2]
	SSD_INDEX_1 BIT[1]
	SSD_INDEX_0 BIT[0]

SMMU_SSD_REG_1 ADDRESS 0x4004 RW
SMMU_SSD_REG_1 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_63 BIT[31]
	SSD_INDEX_62 BIT[30]
	SSD_INDEX_61 BIT[29]
	SSD_INDEX_60 BIT[28]
	SSD_INDEX_59 BIT[27]
	SSD_INDEX_58 BIT[26]
	SSD_INDEX_57 BIT[25]
	SSD_INDEX_56 BIT[24]
	SSD_INDEX_55 BIT[23]
	SSD_INDEX_54 BIT[22]
	SSD_INDEX_53 BIT[21]
	SSD_INDEX_52 BIT[20]
	SSD_INDEX_51 BIT[19]
	SSD_INDEX_50 BIT[18]
	SSD_INDEX_49 BIT[17]
	SSD_INDEX_48 BIT[16]
	SSD_INDEX_47 BIT[15]
	SSD_INDEX_46 BIT[14]
	SSD_INDEX_45 BIT[13]
	SSD_INDEX_44 BIT[12]
	SSD_INDEX_43 BIT[11]
	SSD_INDEX_42 BIT[10]
	SSD_INDEX_41 BIT[9]
	SSD_INDEX_40 BIT[8]
	SSD_INDEX_39 BIT[7]
	SSD_INDEX_38 BIT[6]
	SSD_INDEX_37 BIT[5]
	SSD_INDEX_36 BIT[4]
	SSD_INDEX_35 BIT[3]
	SSD_INDEX_34 BIT[2]
	SSD_INDEX_33 BIT[1]
	SSD_INDEX_32 BIT[0]

SMMU_SSD_REG_2 ADDRESS 0x4008 R
SMMU_SSD_REG_2 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_64_95 BIT[31:0]

SMMU_SSD_REG_3 ADDRESS 0x400C R
SMMU_SSD_REG_3 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_96_127 BIT[31:0]

SMMU_SSD_REG_4 ADDRESS 0x4010 R
SMMU_SSD_REG_4 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_128_159 BIT[31:0]

SMMU_SSD_REG_5 ADDRESS 0x4014 R
SMMU_SSD_REG_5 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_160_191 BIT[31:0]

SMMU_SSD_REG_6 ADDRESS 0x4018 R
SMMU_SSD_REG_6 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_192_223 BIT[31:0]

SMMU_SSD_REG_7 ADDRESS 0x401C R
SMMU_SSD_REG_7 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_224_255 BIT[31:0]

SMMU_SSD_REG_8 ADDRESS 0x4020 R
SMMU_SSD_REG_8 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_256_287 BIT[31:0]

SMMU_SSD_REG_9 ADDRESS 0x4024 R
SMMU_SSD_REG_9 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_288_319 BIT[31:0]

SMMU_SSD_REG_10 ADDRESS 0x4028 R
SMMU_SSD_REG_10 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_320_351 BIT[31:0]

SMMU_SSD_REG_11 ADDRESS 0x402C R
SMMU_SSD_REG_11 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_352_383 BIT[31:0]

SMMU_SSD_REG_12 ADDRESS 0x4030 R
SMMU_SSD_REG_12 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_384_415 BIT[31:0]

SMMU_SSD_REG_13 ADDRESS 0x4034 R
SMMU_SSD_REG_13 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_416_447 BIT[31:0]

SMMU_SSD_REG_14 ADDRESS 0x4038 R
SMMU_SSD_REG_14 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_448_479 BIT[31:0]

SMMU_SSD_REG_15 ADDRESS 0x403C R
SMMU_SSD_REG_15 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_480_511 BIT[31:0]

SMMU_SSD_REG_16 ADDRESS 0x4040 R
SMMU_SSD_REG_16 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_512_543 BIT[31:0]

SMMU_SSD_REG_17 ADDRESS 0x4044 R
SMMU_SSD_REG_17 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_544_575 BIT[31:0]

SMMU_SSD_REG_18 ADDRESS 0x4048 R
SMMU_SSD_REG_18 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_576_607 BIT[31:0]

SMMU_SSD_REG_19 ADDRESS 0x404C R
SMMU_SSD_REG_19 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_608_639 BIT[31:0]

SMMU_SSD_REG_20 ADDRESS 0x4050 R
SMMU_SSD_REG_20 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_640_671 BIT[31:0]

SMMU_SSD_REG_21 ADDRESS 0x4054 R
SMMU_SSD_REG_21 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_672_703 BIT[31:0]

SMMU_SSD_REG_22 ADDRESS 0x4058 R
SMMU_SSD_REG_22 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_704_735 BIT[31:0]

SMMU_SSD_REG_23 ADDRESS 0x405C R
SMMU_SSD_REG_23 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_736_767 BIT[31:0]

SMMU_SSD_REG_24 ADDRESS 0x4060 R
SMMU_SSD_REG_24 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_768_799 BIT[31:0]

SMMU_SSD_REG_25 ADDRESS 0x4064 R
SMMU_SSD_REG_25 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_800_831 BIT[31:0]

SMMU_SSD_REG_26 ADDRESS 0x4068 R
SMMU_SSD_REG_26 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_832_863 BIT[31:0]

SMMU_SSD_REG_27 ADDRESS 0x406C R
SMMU_SSD_REG_27 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_864_895 BIT[31:0]

SMMU_SSD_REG_28 ADDRESS 0x4070 R
SMMU_SSD_REG_28 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_896_927 BIT[31:0]

SMMU_SSD_REG_29 ADDRESS 0x4074 R
SMMU_SSD_REG_29 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_928_959 BIT[31:0]

SMMU_SSD_REG_30 ADDRESS 0x4078 R
SMMU_SSD_REG_30 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_960_991 BIT[31:0]

SMMU_SSD_REG_31 ADDRESS 0x407C R
SMMU_SSD_REG_31 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_992_1023 BIT[31:0]

SMMU_SSD_REG_32 ADDRESS 0x4080 R
SMMU_SSD_REG_32 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1024_1055 BIT[31:0]

SMMU_SSD_REG_33 ADDRESS 0x4084 R
SMMU_SSD_REG_33 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1056_1087 BIT[31:0]

SMMU_SSD_REG_34 ADDRESS 0x4088 R
SMMU_SSD_REG_34 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1088_1119 BIT[31:0]

SMMU_SSD_REG_35 ADDRESS 0x408C R
SMMU_SSD_REG_35 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1120_1151 BIT[31:0]

SMMU_SSD_REG_36 ADDRESS 0x4090 R
SMMU_SSD_REG_36 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1152_1183 BIT[31:0]

SMMU_SSD_REG_37 ADDRESS 0x4094 R
SMMU_SSD_REG_37 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1184_1215 BIT[31:0]

SMMU_SSD_REG_38 ADDRESS 0x4098 R
SMMU_SSD_REG_38 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1216_1247 BIT[31:0]

SMMU_SSD_REG_39 ADDRESS 0x409C R
SMMU_SSD_REG_39 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1248_1279 BIT[31:0]

SMMU_SSD_REG_40 ADDRESS 0x40A0 R
SMMU_SSD_REG_40 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1280_1311 BIT[31:0]

SMMU_SSD_REG_41 ADDRESS 0x40A4 R
SMMU_SSD_REG_41 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1312_1343 BIT[31:0]

SMMU_SSD_REG_42 ADDRESS 0x40A8 R
SMMU_SSD_REG_42 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1344_1375 BIT[31:0]

SMMU_SSD_REG_43 ADDRESS 0x40AC R
SMMU_SSD_REG_43 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1376_1407 BIT[31:0]

SMMU_SSD_REG_44 ADDRESS 0x40B0 R
SMMU_SSD_REG_44 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1408_1439 BIT[31:0]

SMMU_SSD_REG_45 ADDRESS 0x40B4 R
SMMU_SSD_REG_45 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1440_1471 BIT[31:0]

SMMU_SSD_REG_46 ADDRESS 0x40B8 R
SMMU_SSD_REG_46 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1472_1503 BIT[31:0]

SMMU_SSD_REG_47 ADDRESS 0x40BC R
SMMU_SSD_REG_47 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1504_1535 BIT[31:0]

SMMU_SSD_REG_48 ADDRESS 0x40C0 R
SMMU_SSD_REG_48 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1536_1567 BIT[31:0]

SMMU_SSD_REG_49 ADDRESS 0x40C4 R
SMMU_SSD_REG_49 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1568_1599 BIT[31:0]

SMMU_SSD_REG_50 ADDRESS 0x40C8 R
SMMU_SSD_REG_50 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1600_1631 BIT[31:0]

SMMU_SSD_REG_51 ADDRESS 0x40CC R
SMMU_SSD_REG_51 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1632_1663 BIT[31:0]

SMMU_SSD_REG_52 ADDRESS 0x40D0 R
SMMU_SSD_REG_52 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1664_1695 BIT[31:0]

SMMU_SSD_REG_53 ADDRESS 0x40D4 R
SMMU_SSD_REG_53 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1696_1727 BIT[31:0]

SMMU_SSD_REG_54 ADDRESS 0x40D8 R
SMMU_SSD_REG_54 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1728_1759 BIT[31:0]

SMMU_SSD_REG_55 ADDRESS 0x40DC R
SMMU_SSD_REG_55 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1760_1791 BIT[31:0]

SMMU_SSD_REG_56 ADDRESS 0x40E0 R
SMMU_SSD_REG_56 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1792_1823 BIT[31:0]

SMMU_SSD_REG_57 ADDRESS 0x40E4 R
SMMU_SSD_REG_57 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1824_1855 BIT[31:0]

SMMU_SSD_REG_58 ADDRESS 0x40E8 R
SMMU_SSD_REG_58 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1856_1887 BIT[31:0]

SMMU_SSD_REG_59 ADDRESS 0x40EC R
SMMU_SSD_REG_59 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1888_1919 BIT[31:0]

SMMU_SSD_REG_60 ADDRESS 0x40F0 R
SMMU_SSD_REG_60 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1920_1951 BIT[31:0]

SMMU_SSD_REG_61 ADDRESS 0x40F4 R
SMMU_SSD_REG_61 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1952_1983 BIT[31:0]

SMMU_SSD_REG_62 ADDRESS 0x40F8 R
SMMU_SSD_REG_62 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_1984_2015 BIT[31:0]

SMMU_SSD_REG_63 ADDRESS 0x40FC R
SMMU_SSD_REG_63 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2016_2047 BIT[31:0]

SMMU_SSD_REG_64 ADDRESS 0x4100 R
SMMU_SSD_REG_64 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2048_2079 BIT[31:0]

SMMU_SSD_REG_65 ADDRESS 0x4104 R
SMMU_SSD_REG_65 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2080_2111 BIT[31:0]

SMMU_SSD_REG_66 ADDRESS 0x4108 R
SMMU_SSD_REG_66 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2112_2143 BIT[31:0]

SMMU_SSD_REG_67 ADDRESS 0x410C R
SMMU_SSD_REG_67 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2144_2175 BIT[31:0]

SMMU_SSD_REG_68 ADDRESS 0x4110 R
SMMU_SSD_REG_68 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2176_2207 BIT[31:0]

SMMU_SSD_REG_69 ADDRESS 0x4114 R
SMMU_SSD_REG_69 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2208_2239 BIT[31:0]

SMMU_SSD_REG_70 ADDRESS 0x4118 R
SMMU_SSD_REG_70 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2240_2271 BIT[31:0]

SMMU_SSD_REG_71 ADDRESS 0x411C R
SMMU_SSD_REG_71 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2272_2303 BIT[31:0]

SMMU_SSD_REG_72 ADDRESS 0x4120 R
SMMU_SSD_REG_72 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2304_2335 BIT[31:0]

SMMU_SSD_REG_73 ADDRESS 0x4124 R
SMMU_SSD_REG_73 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2336_2367 BIT[31:0]

SMMU_SSD_REG_74 ADDRESS 0x4128 R
SMMU_SSD_REG_74 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2368_2399 BIT[31:0]

SMMU_SSD_REG_75 ADDRESS 0x412C R
SMMU_SSD_REG_75 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2400_2431 BIT[31:0]

SMMU_SSD_REG_76 ADDRESS 0x4130 R
SMMU_SSD_REG_76 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2432_2463 BIT[31:0]

SMMU_SSD_REG_77 ADDRESS 0x4134 R
SMMU_SSD_REG_77 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2464_2495 BIT[31:0]

SMMU_SSD_REG_78 ADDRESS 0x4138 R
SMMU_SSD_REG_78 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2496_2527 BIT[31:0]

SMMU_SSD_REG_79 ADDRESS 0x413C R
SMMU_SSD_REG_79 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2528_2559 BIT[31:0]

SMMU_SSD_REG_80 ADDRESS 0x4140 R
SMMU_SSD_REG_80 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2560_2591 BIT[31:0]

SMMU_SSD_REG_81 ADDRESS 0x4144 R
SMMU_SSD_REG_81 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2592_2623 BIT[31:0]

SMMU_SSD_REG_82 ADDRESS 0x4148 R
SMMU_SSD_REG_82 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2624_2655 BIT[31:0]

SMMU_SSD_REG_83 ADDRESS 0x414C R
SMMU_SSD_REG_83 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2656_2687 BIT[31:0]

SMMU_SSD_REG_84 ADDRESS 0x4150 R
SMMU_SSD_REG_84 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2688_2719 BIT[31:0]

SMMU_SSD_REG_85 ADDRESS 0x4154 R
SMMU_SSD_REG_85 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2720_2751 BIT[31:0]

SMMU_SSD_REG_86 ADDRESS 0x4158 R
SMMU_SSD_REG_86 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2752_2783 BIT[31:0]

SMMU_SSD_REG_87 ADDRESS 0x415C R
SMMU_SSD_REG_87 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2784_2815 BIT[31:0]

SMMU_SSD_REG_88 ADDRESS 0x4160 R
SMMU_SSD_REG_88 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2816_2847 BIT[31:0]

SMMU_SSD_REG_89 ADDRESS 0x4164 R
SMMU_SSD_REG_89 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2848_2879 BIT[31:0]

SMMU_SSD_REG_90 ADDRESS 0x4168 R
SMMU_SSD_REG_90 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2880_2911 BIT[31:0]

SMMU_SSD_REG_91 ADDRESS 0x416C R
SMMU_SSD_REG_91 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2912_2943 BIT[31:0]

SMMU_SSD_REG_92 ADDRESS 0x4170 R
SMMU_SSD_REG_92 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2944_2975 BIT[31:0]

SMMU_SSD_REG_93 ADDRESS 0x4174 R
SMMU_SSD_REG_93 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_2976_3007 BIT[31:0]

SMMU_SSD_REG_94 ADDRESS 0x4178 R
SMMU_SSD_REG_94 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3008_3039 BIT[31:0]

SMMU_SSD_REG_95 ADDRESS 0x417C R
SMMU_SSD_REG_95 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3040_3071 BIT[31:0]

SMMU_SSD_REG_96 ADDRESS 0x4180 R
SMMU_SSD_REG_96 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3072_3103 BIT[31:0]

SMMU_SSD_REG_97 ADDRESS 0x4184 R
SMMU_SSD_REG_97 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3104_3135 BIT[31:0]

SMMU_SSD_REG_98 ADDRESS 0x4188 R
SMMU_SSD_REG_98 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3136_3167 BIT[31:0]

SMMU_SSD_REG_99 ADDRESS 0x418C R
SMMU_SSD_REG_99 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3168_3199 BIT[31:0]

SMMU_SSD_REG_100 ADDRESS 0x4190 R
SMMU_SSD_REG_100 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3200_3231 BIT[31:0]

SMMU_SSD_REG_101 ADDRESS 0x4194 R
SMMU_SSD_REG_101 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3232_3263 BIT[31:0]

SMMU_SSD_REG_102 ADDRESS 0x4198 R
SMMU_SSD_REG_102 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3264_3295 BIT[31:0]

SMMU_SSD_REG_103 ADDRESS 0x419C R
SMMU_SSD_REG_103 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3296_3327 BIT[31:0]

SMMU_SSD_REG_104 ADDRESS 0x41A0 R
SMMU_SSD_REG_104 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3328_3359 BIT[31:0]

SMMU_SSD_REG_105 ADDRESS 0x41A4 R
SMMU_SSD_REG_105 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3360_3391 BIT[31:0]

SMMU_SSD_REG_106 ADDRESS 0x41A8 R
SMMU_SSD_REG_106 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3392_3423 BIT[31:0]

SMMU_SSD_REG_107 ADDRESS 0x41AC R
SMMU_SSD_REG_107 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3424_3455 BIT[31:0]

SMMU_SSD_REG_108 ADDRESS 0x41B0 R
SMMU_SSD_REG_108 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3456_3487 BIT[31:0]

SMMU_SSD_REG_109 ADDRESS 0x41B4 R
SMMU_SSD_REG_109 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3488_3519 BIT[31:0]

SMMU_SSD_REG_110 ADDRESS 0x41B8 R
SMMU_SSD_REG_110 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3520_3551 BIT[31:0]

SMMU_SSD_REG_111 ADDRESS 0x41BC R
SMMU_SSD_REG_111 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3552_3583 BIT[31:0]

SMMU_SSD_REG_112 ADDRESS 0x41C0 R
SMMU_SSD_REG_112 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3584_3615 BIT[31:0]

SMMU_SSD_REG_113 ADDRESS 0x41C4 R
SMMU_SSD_REG_113 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3616_3647 BIT[31:0]

SMMU_SSD_REG_114 ADDRESS 0x41C8 R
SMMU_SSD_REG_114 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3648_3679 BIT[31:0]

SMMU_SSD_REG_115 ADDRESS 0x41CC R
SMMU_SSD_REG_115 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3680_3711 BIT[31:0]

SMMU_SSD_REG_116 ADDRESS 0x41D0 R
SMMU_SSD_REG_116 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3712_3743 BIT[31:0]

SMMU_SSD_REG_117 ADDRESS 0x41D4 R
SMMU_SSD_REG_117 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3744_3775 BIT[31:0]

SMMU_SSD_REG_118 ADDRESS 0x41D8 R
SMMU_SSD_REG_118 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3776_3807 BIT[31:0]

SMMU_SSD_REG_119 ADDRESS 0x41DC R
SMMU_SSD_REG_119 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3808_3839 BIT[31:0]

SMMU_SSD_REG_120 ADDRESS 0x41E0 R
SMMU_SSD_REG_120 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3840_3871 BIT[31:0]

SMMU_SSD_REG_121 ADDRESS 0x41E4 R
SMMU_SSD_REG_121 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3872_3903 BIT[31:0]

SMMU_SSD_REG_122 ADDRESS 0x41E8 R
SMMU_SSD_REG_122 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3904_3935 BIT[31:0]

SMMU_SSD_REG_123 ADDRESS 0x41EC R
SMMU_SSD_REG_123 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3936_3967 BIT[31:0]

SMMU_SSD_REG_124 ADDRESS 0x41F0 R
SMMU_SSD_REG_124 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_3968_3999 BIT[31:0]

SMMU_SSD_REG_125 ADDRESS 0x41F4 R
SMMU_SSD_REG_125 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4000_4031 BIT[31:0]

SMMU_SSD_REG_126 ADDRESS 0x41F8 R
SMMU_SSD_REG_126 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4032_4063 BIT[31:0]

SMMU_SSD_REG_127 ADDRESS 0x41FC R
SMMU_SSD_REG_127 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4064_4095 BIT[31:0]

SMMU_SSD_REG_128 ADDRESS 0x4200 R
SMMU_SSD_REG_128 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4096_4127 BIT[31:0]

SMMU_SSD_REG_129 ADDRESS 0x4204 R
SMMU_SSD_REG_129 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4128_4159 BIT[31:0]

SMMU_SSD_REG_130 ADDRESS 0x4208 R
SMMU_SSD_REG_130 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4160_4191 BIT[31:0]

SMMU_SSD_REG_131 ADDRESS 0x420C R
SMMU_SSD_REG_131 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4192_4223 BIT[31:0]

SMMU_SSD_REG_132 ADDRESS 0x4210 R
SMMU_SSD_REG_132 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4224_4255 BIT[31:0]

SMMU_SSD_REG_133 ADDRESS 0x4214 R
SMMU_SSD_REG_133 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4256_4287 BIT[31:0]

SMMU_SSD_REG_134 ADDRESS 0x4218 R
SMMU_SSD_REG_134 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4288_4319 BIT[31:0]

SMMU_SSD_REG_135 ADDRESS 0x421C R
SMMU_SSD_REG_135 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4320_4351 BIT[31:0]

SMMU_SSD_REG_136 ADDRESS 0x4220 R
SMMU_SSD_REG_136 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4352_4383 BIT[31:0]

SMMU_SSD_REG_137 ADDRESS 0x4224 R
SMMU_SSD_REG_137 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4384_4415 BIT[31:0]

SMMU_SSD_REG_138 ADDRESS 0x4228 R
SMMU_SSD_REG_138 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4416_4447 BIT[31:0]

SMMU_SSD_REG_139 ADDRESS 0x422C R
SMMU_SSD_REG_139 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4448_4479 BIT[31:0]

SMMU_SSD_REG_140 ADDRESS 0x4230 R
SMMU_SSD_REG_140 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4480_4511 BIT[31:0]

SMMU_SSD_REG_141 ADDRESS 0x4234 R
SMMU_SSD_REG_141 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4512_4543 BIT[31:0]

SMMU_SSD_REG_142 ADDRESS 0x4238 R
SMMU_SSD_REG_142 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4544_4575 BIT[31:0]

SMMU_SSD_REG_143 ADDRESS 0x423C R
SMMU_SSD_REG_143 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4576_4607 BIT[31:0]

SMMU_SSD_REG_144 ADDRESS 0x4240 R
SMMU_SSD_REG_144 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4608_4639 BIT[31:0]

SMMU_SSD_REG_145 ADDRESS 0x4244 R
SMMU_SSD_REG_145 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4640_4671 BIT[31:0]

SMMU_SSD_REG_146 ADDRESS 0x4248 R
SMMU_SSD_REG_146 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4672_4703 BIT[31:0]

SMMU_SSD_REG_147 ADDRESS 0x424C R
SMMU_SSD_REG_147 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4704_4735 BIT[31:0]

SMMU_SSD_REG_148 ADDRESS 0x4250 R
SMMU_SSD_REG_148 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4736_4767 BIT[31:0]

SMMU_SSD_REG_149 ADDRESS 0x4254 R
SMMU_SSD_REG_149 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4768_4799 BIT[31:0]

SMMU_SSD_REG_150 ADDRESS 0x4258 R
SMMU_SSD_REG_150 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4800_4831 BIT[31:0]

SMMU_SSD_REG_151 ADDRESS 0x425C R
SMMU_SSD_REG_151 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4832_4863 BIT[31:0]

SMMU_SSD_REG_152 ADDRESS 0x4260 R
SMMU_SSD_REG_152 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4864_4895 BIT[31:0]

SMMU_SSD_REG_153 ADDRESS 0x4264 R
SMMU_SSD_REG_153 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4896_4927 BIT[31:0]

SMMU_SSD_REG_154 ADDRESS 0x4268 R
SMMU_SSD_REG_154 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4928_4959 BIT[31:0]

SMMU_SSD_REG_155 ADDRESS 0x426C R
SMMU_SSD_REG_155 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4960_4991 BIT[31:0]

SMMU_SSD_REG_156 ADDRESS 0x4270 R
SMMU_SSD_REG_156 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_4992_5023 BIT[31:0]

SMMU_SSD_REG_157 ADDRESS 0x4274 R
SMMU_SSD_REG_157 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5024_5055 BIT[31:0]

SMMU_SSD_REG_158 ADDRESS 0x4278 R
SMMU_SSD_REG_158 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5056_5087 BIT[31:0]

SMMU_SSD_REG_159 ADDRESS 0x427C R
SMMU_SSD_REG_159 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5088_5119 BIT[31:0]

SMMU_SSD_REG_160 ADDRESS 0x4280 R
SMMU_SSD_REG_160 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5120_5151 BIT[31:0]

SMMU_SSD_REG_161 ADDRESS 0x4284 R
SMMU_SSD_REG_161 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5152_5183 BIT[31:0]

SMMU_SSD_REG_162 ADDRESS 0x4288 R
SMMU_SSD_REG_162 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5184_5215 BIT[31:0]

SMMU_SSD_REG_163 ADDRESS 0x428C R
SMMU_SSD_REG_163 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5216_5247 BIT[31:0]

SMMU_SSD_REG_164 ADDRESS 0x4290 R
SMMU_SSD_REG_164 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5248_5279 BIT[31:0]

SMMU_SSD_REG_165 ADDRESS 0x4294 R
SMMU_SSD_REG_165 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5280_5311 BIT[31:0]

SMMU_SSD_REG_166 ADDRESS 0x4298 R
SMMU_SSD_REG_166 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5312_5343 BIT[31:0]

SMMU_SSD_REG_167 ADDRESS 0x429C R
SMMU_SSD_REG_167 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5344_5375 BIT[31:0]

SMMU_SSD_REG_168 ADDRESS 0x42A0 R
SMMU_SSD_REG_168 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5376_5407 BIT[31:0]

SMMU_SSD_REG_169 ADDRESS 0x42A4 R
SMMU_SSD_REG_169 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5408_5439 BIT[31:0]

SMMU_SSD_REG_170 ADDRESS 0x42A8 R
SMMU_SSD_REG_170 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5440_5471 BIT[31:0]

SMMU_SSD_REG_171 ADDRESS 0x42AC R
SMMU_SSD_REG_171 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5472_5503 BIT[31:0]

SMMU_SSD_REG_172 ADDRESS 0x42B0 R
SMMU_SSD_REG_172 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5504_5535 BIT[31:0]

SMMU_SSD_REG_173 ADDRESS 0x42B4 R
SMMU_SSD_REG_173 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5536_5567 BIT[31:0]

SMMU_SSD_REG_174 ADDRESS 0x42B8 R
SMMU_SSD_REG_174 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5568_5599 BIT[31:0]

SMMU_SSD_REG_175 ADDRESS 0x42BC R
SMMU_SSD_REG_175 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5600_5631 BIT[31:0]

SMMU_SSD_REG_176 ADDRESS 0x42C0 R
SMMU_SSD_REG_176 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5632_5663 BIT[31:0]

SMMU_SSD_REG_177 ADDRESS 0x42C4 R
SMMU_SSD_REG_177 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5664_5695 BIT[31:0]

SMMU_SSD_REG_178 ADDRESS 0x42C8 R
SMMU_SSD_REG_178 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5696_5727 BIT[31:0]

SMMU_SSD_REG_179 ADDRESS 0x42CC R
SMMU_SSD_REG_179 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5728_5759 BIT[31:0]

SMMU_SSD_REG_180 ADDRESS 0x42D0 R
SMMU_SSD_REG_180 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5760_5791 BIT[31:0]

SMMU_SSD_REG_181 ADDRESS 0x42D4 R
SMMU_SSD_REG_181 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5792_5823 BIT[31:0]

SMMU_SSD_REG_182 ADDRESS 0x42D8 R
SMMU_SSD_REG_182 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5824_5855 BIT[31:0]

SMMU_SSD_REG_183 ADDRESS 0x42DC R
SMMU_SSD_REG_183 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5856_5887 BIT[31:0]

SMMU_SSD_REG_184 ADDRESS 0x42E0 R
SMMU_SSD_REG_184 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5888_5919 BIT[31:0]

SMMU_SSD_REG_185 ADDRESS 0x42E4 R
SMMU_SSD_REG_185 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5920_5951 BIT[31:0]

SMMU_SSD_REG_186 ADDRESS 0x42E8 R
SMMU_SSD_REG_186 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5952_5983 BIT[31:0]

SMMU_SSD_REG_187 ADDRESS 0x42EC R
SMMU_SSD_REG_187 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_5984_6015 BIT[31:0]

SMMU_SSD_REG_188 ADDRESS 0x42F0 R
SMMU_SSD_REG_188 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6016_6047 BIT[31:0]

SMMU_SSD_REG_189 ADDRESS 0x42F4 R
SMMU_SSD_REG_189 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6048_6079 BIT[31:0]

SMMU_SSD_REG_190 ADDRESS 0x42F8 R
SMMU_SSD_REG_190 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6080_6111 BIT[31:0]

SMMU_SSD_REG_191 ADDRESS 0x42FC R
SMMU_SSD_REG_191 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6112_6143 BIT[31:0]

SMMU_SSD_REG_192 ADDRESS 0x4300 R
SMMU_SSD_REG_192 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6144_6175 BIT[31:0]

SMMU_SSD_REG_193 ADDRESS 0x4304 R
SMMU_SSD_REG_193 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6176_6207 BIT[31:0]

SMMU_SSD_REG_194 ADDRESS 0x4308 R
SMMU_SSD_REG_194 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6208_6239 BIT[31:0]

SMMU_SSD_REG_195 ADDRESS 0x430C R
SMMU_SSD_REG_195 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6240_6271 BIT[31:0]

SMMU_SSD_REG_196 ADDRESS 0x4310 R
SMMU_SSD_REG_196 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6272_6303 BIT[31:0]

SMMU_SSD_REG_197 ADDRESS 0x4314 R
SMMU_SSD_REG_197 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6304_6335 BIT[31:0]

SMMU_SSD_REG_198 ADDRESS 0x4318 R
SMMU_SSD_REG_198 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6336_6367 BIT[31:0]

SMMU_SSD_REG_199 ADDRESS 0x431C R
SMMU_SSD_REG_199 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6368_6399 BIT[31:0]

SMMU_SSD_REG_200 ADDRESS 0x4320 R
SMMU_SSD_REG_200 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6400_6431 BIT[31:0]

SMMU_SSD_REG_201 ADDRESS 0x4324 R
SMMU_SSD_REG_201 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6432_6463 BIT[31:0]

SMMU_SSD_REG_202 ADDRESS 0x4328 R
SMMU_SSD_REG_202 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6464_6495 BIT[31:0]

SMMU_SSD_REG_203 ADDRESS 0x432C R
SMMU_SSD_REG_203 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6496_6527 BIT[31:0]

SMMU_SSD_REG_204 ADDRESS 0x4330 R
SMMU_SSD_REG_204 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6528_6559 BIT[31:0]

SMMU_SSD_REG_205 ADDRESS 0x4334 R
SMMU_SSD_REG_205 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6560_6591 BIT[31:0]

SMMU_SSD_REG_206 ADDRESS 0x4338 R
SMMU_SSD_REG_206 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6592_6623 BIT[31:0]

SMMU_SSD_REG_207 ADDRESS 0x433C R
SMMU_SSD_REG_207 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6624_6655 BIT[31:0]

SMMU_SSD_REG_208 ADDRESS 0x4340 R
SMMU_SSD_REG_208 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6656_6687 BIT[31:0]

SMMU_SSD_REG_209 ADDRESS 0x4344 R
SMMU_SSD_REG_209 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6688_6719 BIT[31:0]

SMMU_SSD_REG_210 ADDRESS 0x4348 R
SMMU_SSD_REG_210 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6720_6751 BIT[31:0]

SMMU_SSD_REG_211 ADDRESS 0x434C R
SMMU_SSD_REG_211 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6752_6783 BIT[31:0]

SMMU_SSD_REG_212 ADDRESS 0x4350 R
SMMU_SSD_REG_212 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6784_6815 BIT[31:0]

SMMU_SSD_REG_213 ADDRESS 0x4354 R
SMMU_SSD_REG_213 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6816_6847 BIT[31:0]

SMMU_SSD_REG_214 ADDRESS 0x4358 R
SMMU_SSD_REG_214 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6848_6879 BIT[31:0]

SMMU_SSD_REG_215 ADDRESS 0x435C R
SMMU_SSD_REG_215 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6880_6911 BIT[31:0]

SMMU_SSD_REG_216 ADDRESS 0x4360 R
SMMU_SSD_REG_216 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6912_6943 BIT[31:0]

SMMU_SSD_REG_217 ADDRESS 0x4364 R
SMMU_SSD_REG_217 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6944_6975 BIT[31:0]

SMMU_SSD_REG_218 ADDRESS 0x4368 R
SMMU_SSD_REG_218 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_6976_7007 BIT[31:0]

SMMU_SSD_REG_219 ADDRESS 0x436C R
SMMU_SSD_REG_219 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7008_7039 BIT[31:0]

SMMU_SSD_REG_220 ADDRESS 0x4370 R
SMMU_SSD_REG_220 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7040_7071 BIT[31:0]

SMMU_SSD_REG_221 ADDRESS 0x4374 R
SMMU_SSD_REG_221 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7072_7103 BIT[31:0]

SMMU_SSD_REG_222 ADDRESS 0x4378 R
SMMU_SSD_REG_222 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7104_7135 BIT[31:0]

SMMU_SSD_REG_223 ADDRESS 0x437C R
SMMU_SSD_REG_223 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7136_7167 BIT[31:0]

SMMU_SSD_REG_224 ADDRESS 0x4380 R
SMMU_SSD_REG_224 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7168_7199 BIT[31:0]

SMMU_SSD_REG_225 ADDRESS 0x4384 R
SMMU_SSD_REG_225 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7200_7231 BIT[31:0]

SMMU_SSD_REG_226 ADDRESS 0x4388 R
SMMU_SSD_REG_226 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7232_7263 BIT[31:0]

SMMU_SSD_REG_227 ADDRESS 0x438C R
SMMU_SSD_REG_227 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7264_7295 BIT[31:0]

SMMU_SSD_REG_228 ADDRESS 0x4390 R
SMMU_SSD_REG_228 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7296_7327 BIT[31:0]

SMMU_SSD_REG_229 ADDRESS 0x4394 R
SMMU_SSD_REG_229 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7328_7359 BIT[31:0]

SMMU_SSD_REG_230 ADDRESS 0x4398 R
SMMU_SSD_REG_230 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7360_7391 BIT[31:0]

SMMU_SSD_REG_231 ADDRESS 0x439C R
SMMU_SSD_REG_231 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7392_7423 BIT[31:0]

SMMU_SSD_REG_232 ADDRESS 0x43A0 R
SMMU_SSD_REG_232 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7424_7455 BIT[31:0]

SMMU_SSD_REG_233 ADDRESS 0x43A4 R
SMMU_SSD_REG_233 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7456_7487 BIT[31:0]

SMMU_SSD_REG_234 ADDRESS 0x43A8 R
SMMU_SSD_REG_234 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7488_7519 BIT[31:0]

SMMU_SSD_REG_235 ADDRESS 0x43AC R
SMMU_SSD_REG_235 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7520_7551 BIT[31:0]

SMMU_SSD_REG_236 ADDRESS 0x43B0 R
SMMU_SSD_REG_236 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7552_7583 BIT[31:0]

SMMU_SSD_REG_237 ADDRESS 0x43B4 R
SMMU_SSD_REG_237 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7584_7615 BIT[31:0]

SMMU_SSD_REG_238 ADDRESS 0x43B8 R
SMMU_SSD_REG_238 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7616_7647 BIT[31:0]

SMMU_SSD_REG_239 ADDRESS 0x43BC R
SMMU_SSD_REG_239 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7648_7679 BIT[31:0]

SMMU_SSD_REG_240 ADDRESS 0x43C0 R
SMMU_SSD_REG_240 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7680_7711 BIT[31:0]

SMMU_SSD_REG_241 ADDRESS 0x43C4 R
SMMU_SSD_REG_241 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7712_7743 BIT[31:0]

SMMU_SSD_REG_242 ADDRESS 0x43C8 R
SMMU_SSD_REG_242 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7744_7775 BIT[31:0]

SMMU_SSD_REG_243 ADDRESS 0x43CC R
SMMU_SSD_REG_243 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7776_7807 BIT[31:0]

SMMU_SSD_REG_244 ADDRESS 0x43D0 R
SMMU_SSD_REG_244 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7808_7839 BIT[31:0]

SMMU_SSD_REG_245 ADDRESS 0x43D4 R
SMMU_SSD_REG_245 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7840_7871 BIT[31:0]

SMMU_SSD_REG_246 ADDRESS 0x43D8 R
SMMU_SSD_REG_246 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7872_7903 BIT[31:0]

SMMU_SSD_REG_247 ADDRESS 0x43DC R
SMMU_SSD_REG_247 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7904_7935 BIT[31:0]

SMMU_SSD_REG_248 ADDRESS 0x43E0 R
SMMU_SSD_REG_248 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7936_7967 BIT[31:0]

SMMU_SSD_REG_249 ADDRESS 0x43E4 R
SMMU_SSD_REG_249 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_7968_7999 BIT[31:0]

SMMU_SSD_REG_250 ADDRESS 0x43E8 R
SMMU_SSD_REG_250 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8000_8031 BIT[31:0]

SMMU_SSD_REG_251 ADDRESS 0x43EC R
SMMU_SSD_REG_251 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8032_8063 BIT[31:0]

SMMU_SSD_REG_252 ADDRESS 0x43F0 R
SMMU_SSD_REG_252 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8064_8095 BIT[31:0]

SMMU_SSD_REG_253 ADDRESS 0x43F4 R
SMMU_SSD_REG_253 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8096_8127 BIT[31:0]

SMMU_SSD_REG_254 ADDRESS 0x43F8 R
SMMU_SSD_REG_254 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8128_8159 BIT[31:0]

SMMU_SSD_REG_255 ADDRESS 0x43FC R
SMMU_SSD_REG_255 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8160_8191 BIT[31:0]

SMMU_SSD_REG_256 ADDRESS 0x4400 R
SMMU_SSD_REG_256 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8192_8223 BIT[31:0]

SMMU_SSD_REG_257 ADDRESS 0x4404 R
SMMU_SSD_REG_257 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8224_8255 BIT[31:0]

SMMU_SSD_REG_258 ADDRESS 0x4408 R
SMMU_SSD_REG_258 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8256_8287 BIT[31:0]

SMMU_SSD_REG_259 ADDRESS 0x440C R
SMMU_SSD_REG_259 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8288_8319 BIT[31:0]

SMMU_SSD_REG_260 ADDRESS 0x4410 R
SMMU_SSD_REG_260 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8320_8351 BIT[31:0]

SMMU_SSD_REG_261 ADDRESS 0x4414 R
SMMU_SSD_REG_261 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8352_8383 BIT[31:0]

SMMU_SSD_REG_262 ADDRESS 0x4418 R
SMMU_SSD_REG_262 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8384_8415 BIT[31:0]

SMMU_SSD_REG_263 ADDRESS 0x441C R
SMMU_SSD_REG_263 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8416_8447 BIT[31:0]

SMMU_SSD_REG_264 ADDRESS 0x4420 R
SMMU_SSD_REG_264 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8448_8479 BIT[31:0]

SMMU_SSD_REG_265 ADDRESS 0x4424 R
SMMU_SSD_REG_265 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8480_8511 BIT[31:0]

SMMU_SSD_REG_266 ADDRESS 0x4428 R
SMMU_SSD_REG_266 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8512_8543 BIT[31:0]

SMMU_SSD_REG_267 ADDRESS 0x442C R
SMMU_SSD_REG_267 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8544_8575 BIT[31:0]

SMMU_SSD_REG_268 ADDRESS 0x4430 R
SMMU_SSD_REG_268 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8576_8607 BIT[31:0]

SMMU_SSD_REG_269 ADDRESS 0x4434 R
SMMU_SSD_REG_269 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8608_8639 BIT[31:0]

SMMU_SSD_REG_270 ADDRESS 0x4438 R
SMMU_SSD_REG_270 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8640_8671 BIT[31:0]

SMMU_SSD_REG_271 ADDRESS 0x443C R
SMMU_SSD_REG_271 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8672_8703 BIT[31:0]

SMMU_SSD_REG_272 ADDRESS 0x4440 R
SMMU_SSD_REG_272 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8704_8735 BIT[31:0]

SMMU_SSD_REG_273 ADDRESS 0x4444 R
SMMU_SSD_REG_273 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8736_8767 BIT[31:0]

SMMU_SSD_REG_274 ADDRESS 0x4448 R
SMMU_SSD_REG_274 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8768_8799 BIT[31:0]

SMMU_SSD_REG_275 ADDRESS 0x444C R
SMMU_SSD_REG_275 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8800_8831 BIT[31:0]

SMMU_SSD_REG_276 ADDRESS 0x4450 R
SMMU_SSD_REG_276 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8832_8863 BIT[31:0]

SMMU_SSD_REG_277 ADDRESS 0x4454 R
SMMU_SSD_REG_277 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8864_8895 BIT[31:0]

SMMU_SSD_REG_278 ADDRESS 0x4458 R
SMMU_SSD_REG_278 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8896_8927 BIT[31:0]

SMMU_SSD_REG_279 ADDRESS 0x445C R
SMMU_SSD_REG_279 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8928_8959 BIT[31:0]

SMMU_SSD_REG_280 ADDRESS 0x4460 R
SMMU_SSD_REG_280 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8960_8991 BIT[31:0]

SMMU_SSD_REG_281 ADDRESS 0x4464 R
SMMU_SSD_REG_281 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_8992_9023 BIT[31:0]

SMMU_SSD_REG_282 ADDRESS 0x4468 R
SMMU_SSD_REG_282 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9024_9055 BIT[31:0]

SMMU_SSD_REG_283 ADDRESS 0x446C R
SMMU_SSD_REG_283 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9056_9087 BIT[31:0]

SMMU_SSD_REG_284 ADDRESS 0x4470 R
SMMU_SSD_REG_284 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9088_9119 BIT[31:0]

SMMU_SSD_REG_285 ADDRESS 0x4474 R
SMMU_SSD_REG_285 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9120_9151 BIT[31:0]

SMMU_SSD_REG_286 ADDRESS 0x4478 R
SMMU_SSD_REG_286 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9152_9183 BIT[31:0]

SMMU_SSD_REG_287 ADDRESS 0x447C R
SMMU_SSD_REG_287 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9184_9215 BIT[31:0]

SMMU_SSD_REG_288 ADDRESS 0x4480 R
SMMU_SSD_REG_288 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9216_9247 BIT[31:0]

SMMU_SSD_REG_289 ADDRESS 0x4484 R
SMMU_SSD_REG_289 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9248_9279 BIT[31:0]

SMMU_SSD_REG_290 ADDRESS 0x4488 R
SMMU_SSD_REG_290 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9280_9311 BIT[31:0]

SMMU_SSD_REG_291 ADDRESS 0x448C R
SMMU_SSD_REG_291 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9312_9343 BIT[31:0]

SMMU_SSD_REG_292 ADDRESS 0x4490 R
SMMU_SSD_REG_292 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9344_9375 BIT[31:0]

SMMU_SSD_REG_293 ADDRESS 0x4494 R
SMMU_SSD_REG_293 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9376_9407 BIT[31:0]

SMMU_SSD_REG_294 ADDRESS 0x4498 R
SMMU_SSD_REG_294 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9408_9439 BIT[31:0]

SMMU_SSD_REG_295 ADDRESS 0x449C R
SMMU_SSD_REG_295 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9440_9471 BIT[31:0]

SMMU_SSD_REG_296 ADDRESS 0x44A0 R
SMMU_SSD_REG_296 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9472_9503 BIT[31:0]

SMMU_SSD_REG_297 ADDRESS 0x44A4 R
SMMU_SSD_REG_297 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9504_9535 BIT[31:0]

SMMU_SSD_REG_298 ADDRESS 0x44A8 R
SMMU_SSD_REG_298 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9536_9567 BIT[31:0]

SMMU_SSD_REG_299 ADDRESS 0x44AC R
SMMU_SSD_REG_299 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9568_9599 BIT[31:0]

SMMU_SSD_REG_300 ADDRESS 0x44B0 R
SMMU_SSD_REG_300 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9600_9631 BIT[31:0]

SMMU_SSD_REG_301 ADDRESS 0x44B4 R
SMMU_SSD_REG_301 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9632_9663 BIT[31:0]

SMMU_SSD_REG_302 ADDRESS 0x44B8 R
SMMU_SSD_REG_302 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9664_9695 BIT[31:0]

SMMU_SSD_REG_303 ADDRESS 0x44BC R
SMMU_SSD_REG_303 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9696_9727 BIT[31:0]

SMMU_SSD_REG_304 ADDRESS 0x44C0 R
SMMU_SSD_REG_304 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9728_9759 BIT[31:0]

SMMU_SSD_REG_305 ADDRESS 0x44C4 R
SMMU_SSD_REG_305 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9760_9791 BIT[31:0]

SMMU_SSD_REG_306 ADDRESS 0x44C8 R
SMMU_SSD_REG_306 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9792_9823 BIT[31:0]

SMMU_SSD_REG_307 ADDRESS 0x44CC R
SMMU_SSD_REG_307 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9824_9855 BIT[31:0]

SMMU_SSD_REG_308 ADDRESS 0x44D0 R
SMMU_SSD_REG_308 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9856_9887 BIT[31:0]

SMMU_SSD_REG_309 ADDRESS 0x44D4 R
SMMU_SSD_REG_309 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9888_9919 BIT[31:0]

SMMU_SSD_REG_310 ADDRESS 0x44D8 R
SMMU_SSD_REG_310 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9920_9951 BIT[31:0]

SMMU_SSD_REG_311 ADDRESS 0x44DC R
SMMU_SSD_REG_311 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9952_9983 BIT[31:0]

SMMU_SSD_REG_312 ADDRESS 0x44E0 R
SMMU_SSD_REG_312 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_9984_10015 BIT[31:0]

SMMU_SSD_REG_313 ADDRESS 0x44E4 R
SMMU_SSD_REG_313 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10016_10047 BIT[31:0]

SMMU_SSD_REG_314 ADDRESS 0x44E8 R
SMMU_SSD_REG_314 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10048_10079 BIT[31:0]

SMMU_SSD_REG_315 ADDRESS 0x44EC R
SMMU_SSD_REG_315 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10080_10111 BIT[31:0]

SMMU_SSD_REG_316 ADDRESS 0x44F0 R
SMMU_SSD_REG_316 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10112_10143 BIT[31:0]

SMMU_SSD_REG_317 ADDRESS 0x44F4 R
SMMU_SSD_REG_317 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10144_10175 BIT[31:0]

SMMU_SSD_REG_318 ADDRESS 0x44F8 R
SMMU_SSD_REG_318 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10176_10207 BIT[31:0]

SMMU_SSD_REG_319 ADDRESS 0x44FC R
SMMU_SSD_REG_319 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10208_10239 BIT[31:0]

SMMU_SSD_REG_320 ADDRESS 0x4500 R
SMMU_SSD_REG_320 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10240_10271 BIT[31:0]

SMMU_SSD_REG_321 ADDRESS 0x4504 R
SMMU_SSD_REG_321 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10272_10303 BIT[31:0]

SMMU_SSD_REG_322 ADDRESS 0x4508 R
SMMU_SSD_REG_322 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10304_10335 BIT[31:0]

SMMU_SSD_REG_323 ADDRESS 0x450C R
SMMU_SSD_REG_323 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10336_10367 BIT[31:0]

SMMU_SSD_REG_324 ADDRESS 0x4510 R
SMMU_SSD_REG_324 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10368_10399 BIT[31:0]

SMMU_SSD_REG_325 ADDRESS 0x4514 R
SMMU_SSD_REG_325 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10400_10431 BIT[31:0]

SMMU_SSD_REG_326 ADDRESS 0x4518 R
SMMU_SSD_REG_326 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10432_10463 BIT[31:0]

SMMU_SSD_REG_327 ADDRESS 0x451C R
SMMU_SSD_REG_327 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10464_10495 BIT[31:0]

SMMU_SSD_REG_328 ADDRESS 0x4520 R
SMMU_SSD_REG_328 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10496_10527 BIT[31:0]

SMMU_SSD_REG_329 ADDRESS 0x4524 R
SMMU_SSD_REG_329 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10528_10559 BIT[31:0]

SMMU_SSD_REG_330 ADDRESS 0x4528 R
SMMU_SSD_REG_330 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10560_10591 BIT[31:0]

SMMU_SSD_REG_331 ADDRESS 0x452C R
SMMU_SSD_REG_331 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10592_10623 BIT[31:0]

SMMU_SSD_REG_332 ADDRESS 0x4530 R
SMMU_SSD_REG_332 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10624_10655 BIT[31:0]

SMMU_SSD_REG_333 ADDRESS 0x4534 R
SMMU_SSD_REG_333 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10656_10687 BIT[31:0]

SMMU_SSD_REG_334 ADDRESS 0x4538 R
SMMU_SSD_REG_334 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10688_10719 BIT[31:0]

SMMU_SSD_REG_335 ADDRESS 0x453C R
SMMU_SSD_REG_335 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10720_10751 BIT[31:0]

SMMU_SSD_REG_336 ADDRESS 0x4540 R
SMMU_SSD_REG_336 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10752_10783 BIT[31:0]

SMMU_SSD_REG_337 ADDRESS 0x4544 R
SMMU_SSD_REG_337 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10784_10815 BIT[31:0]

SMMU_SSD_REG_338 ADDRESS 0x4548 R
SMMU_SSD_REG_338 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10816_10847 BIT[31:0]

SMMU_SSD_REG_339 ADDRESS 0x454C R
SMMU_SSD_REG_339 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10848_10879 BIT[31:0]

SMMU_SSD_REG_340 ADDRESS 0x4550 R
SMMU_SSD_REG_340 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10880_10911 BIT[31:0]

SMMU_SSD_REG_341 ADDRESS 0x4554 R
SMMU_SSD_REG_341 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10912_10943 BIT[31:0]

SMMU_SSD_REG_342 ADDRESS 0x4558 R
SMMU_SSD_REG_342 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10944_10975 BIT[31:0]

SMMU_SSD_REG_343 ADDRESS 0x455C R
SMMU_SSD_REG_343 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_10976_11007 BIT[31:0]

SMMU_SSD_REG_344 ADDRESS 0x4560 R
SMMU_SSD_REG_344 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11008_11039 BIT[31:0]

SMMU_SSD_REG_345 ADDRESS 0x4564 R
SMMU_SSD_REG_345 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11040_11071 BIT[31:0]

SMMU_SSD_REG_346 ADDRESS 0x4568 R
SMMU_SSD_REG_346 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11072_11103 BIT[31:0]

SMMU_SSD_REG_347 ADDRESS 0x456C R
SMMU_SSD_REG_347 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11104_11135 BIT[31:0]

SMMU_SSD_REG_348 ADDRESS 0x4570 R
SMMU_SSD_REG_348 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11136_11167 BIT[31:0]

SMMU_SSD_REG_349 ADDRESS 0x4574 R
SMMU_SSD_REG_349 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11168_11199 BIT[31:0]

SMMU_SSD_REG_350 ADDRESS 0x4578 R
SMMU_SSD_REG_350 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11200_11231 BIT[31:0]

SMMU_SSD_REG_351 ADDRESS 0x457C R
SMMU_SSD_REG_351 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11232_11263 BIT[31:0]

SMMU_SSD_REG_352 ADDRESS 0x4580 R
SMMU_SSD_REG_352 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11264_11295 BIT[31:0]

SMMU_SSD_REG_353 ADDRESS 0x4584 R
SMMU_SSD_REG_353 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11296_11327 BIT[31:0]

SMMU_SSD_REG_354 ADDRESS 0x4588 R
SMMU_SSD_REG_354 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11328_11359 BIT[31:0]

SMMU_SSD_REG_355 ADDRESS 0x458C R
SMMU_SSD_REG_355 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11360_11391 BIT[31:0]

SMMU_SSD_REG_356 ADDRESS 0x4590 R
SMMU_SSD_REG_356 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11392_11423 BIT[31:0]

SMMU_SSD_REG_357 ADDRESS 0x4594 R
SMMU_SSD_REG_357 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11424_11455 BIT[31:0]

SMMU_SSD_REG_358 ADDRESS 0x4598 R
SMMU_SSD_REG_358 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11456_11487 BIT[31:0]

SMMU_SSD_REG_359 ADDRESS 0x459C R
SMMU_SSD_REG_359 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11488_11519 BIT[31:0]

SMMU_SSD_REG_360 ADDRESS 0x45A0 R
SMMU_SSD_REG_360 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11520_11551 BIT[31:0]

SMMU_SSD_REG_361 ADDRESS 0x45A4 R
SMMU_SSD_REG_361 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11552_11583 BIT[31:0]

SMMU_SSD_REG_362 ADDRESS 0x45A8 R
SMMU_SSD_REG_362 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11584_11615 BIT[31:0]

SMMU_SSD_REG_363 ADDRESS 0x45AC R
SMMU_SSD_REG_363 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11616_11647 BIT[31:0]

SMMU_SSD_REG_364 ADDRESS 0x45B0 R
SMMU_SSD_REG_364 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11648_11679 BIT[31:0]

SMMU_SSD_REG_365 ADDRESS 0x45B4 R
SMMU_SSD_REG_365 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11680_11711 BIT[31:0]

SMMU_SSD_REG_366 ADDRESS 0x45B8 R
SMMU_SSD_REG_366 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11712_11743 BIT[31:0]

SMMU_SSD_REG_367 ADDRESS 0x45BC R
SMMU_SSD_REG_367 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11744_11775 BIT[31:0]

SMMU_SSD_REG_368 ADDRESS 0x45C0 R
SMMU_SSD_REG_368 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11776_11807 BIT[31:0]

SMMU_SSD_REG_369 ADDRESS 0x45C4 R
SMMU_SSD_REG_369 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11808_11839 BIT[31:0]

SMMU_SSD_REG_370 ADDRESS 0x45C8 R
SMMU_SSD_REG_370 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11840_11871 BIT[31:0]

SMMU_SSD_REG_371 ADDRESS 0x45CC R
SMMU_SSD_REG_371 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11872_11903 BIT[31:0]

SMMU_SSD_REG_372 ADDRESS 0x45D0 R
SMMU_SSD_REG_372 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11904_11935 BIT[31:0]

SMMU_SSD_REG_373 ADDRESS 0x45D4 R
SMMU_SSD_REG_373 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11936_11967 BIT[31:0]

SMMU_SSD_REG_374 ADDRESS 0x45D8 R
SMMU_SSD_REG_374 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_11968_11999 BIT[31:0]

SMMU_SSD_REG_375 ADDRESS 0x45DC R
SMMU_SSD_REG_375 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12000_12031 BIT[31:0]

SMMU_SSD_REG_376 ADDRESS 0x45E0 R
SMMU_SSD_REG_376 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12032_12063 BIT[31:0]

SMMU_SSD_REG_377 ADDRESS 0x45E4 R
SMMU_SSD_REG_377 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12064_12095 BIT[31:0]

SMMU_SSD_REG_378 ADDRESS 0x45E8 R
SMMU_SSD_REG_378 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12096_12127 BIT[31:0]

SMMU_SSD_REG_379 ADDRESS 0x45EC R
SMMU_SSD_REG_379 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12128_12159 BIT[31:0]

SMMU_SSD_REG_380 ADDRESS 0x45F0 R
SMMU_SSD_REG_380 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12160_12191 BIT[31:0]

SMMU_SSD_REG_381 ADDRESS 0x45F4 R
SMMU_SSD_REG_381 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12192_12223 BIT[31:0]

SMMU_SSD_REG_382 ADDRESS 0x45F8 R
SMMU_SSD_REG_382 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12224_12255 BIT[31:0]

SMMU_SSD_REG_383 ADDRESS 0x45FC R
SMMU_SSD_REG_383 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12256_12287 BIT[31:0]

SMMU_SSD_REG_384 ADDRESS 0x4600 R
SMMU_SSD_REG_384 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12288_12319 BIT[31:0]

SMMU_SSD_REG_385 ADDRESS 0x4604 R
SMMU_SSD_REG_385 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12320_12351 BIT[31:0]

SMMU_SSD_REG_386 ADDRESS 0x4608 R
SMMU_SSD_REG_386 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12352_12383 BIT[31:0]

SMMU_SSD_REG_387 ADDRESS 0x460C R
SMMU_SSD_REG_387 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12384_12415 BIT[31:0]

SMMU_SSD_REG_388 ADDRESS 0x4610 R
SMMU_SSD_REG_388 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12416_12447 BIT[31:0]

SMMU_SSD_REG_389 ADDRESS 0x4614 R
SMMU_SSD_REG_389 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12448_12479 BIT[31:0]

SMMU_SSD_REG_390 ADDRESS 0x4618 R
SMMU_SSD_REG_390 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12480_12511 BIT[31:0]

SMMU_SSD_REG_391 ADDRESS 0x461C R
SMMU_SSD_REG_391 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12512_12543 BIT[31:0]

SMMU_SSD_REG_392 ADDRESS 0x4620 R
SMMU_SSD_REG_392 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12544_12575 BIT[31:0]

SMMU_SSD_REG_393 ADDRESS 0x4624 R
SMMU_SSD_REG_393 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12576_12607 BIT[31:0]

SMMU_SSD_REG_394 ADDRESS 0x4628 R
SMMU_SSD_REG_394 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12608_12639 BIT[31:0]

SMMU_SSD_REG_395 ADDRESS 0x462C R
SMMU_SSD_REG_395 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12640_12671 BIT[31:0]

SMMU_SSD_REG_396 ADDRESS 0x4630 R
SMMU_SSD_REG_396 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12672_12703 BIT[31:0]

SMMU_SSD_REG_397 ADDRESS 0x4634 R
SMMU_SSD_REG_397 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12704_12735 BIT[31:0]

SMMU_SSD_REG_398 ADDRESS 0x4638 R
SMMU_SSD_REG_398 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12736_12767 BIT[31:0]

SMMU_SSD_REG_399 ADDRESS 0x463C R
SMMU_SSD_REG_399 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12768_12799 BIT[31:0]

SMMU_SSD_REG_400 ADDRESS 0x4640 R
SMMU_SSD_REG_400 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12800_12831 BIT[31:0]

SMMU_SSD_REG_401 ADDRESS 0x4644 R
SMMU_SSD_REG_401 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12832_12863 BIT[31:0]

SMMU_SSD_REG_402 ADDRESS 0x4648 R
SMMU_SSD_REG_402 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12864_12895 BIT[31:0]

SMMU_SSD_REG_403 ADDRESS 0x464C R
SMMU_SSD_REG_403 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12896_12927 BIT[31:0]

SMMU_SSD_REG_404 ADDRESS 0x4650 R
SMMU_SSD_REG_404 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12928_12959 BIT[31:0]

SMMU_SSD_REG_405 ADDRESS 0x4654 R
SMMU_SSD_REG_405 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12960_12991 BIT[31:0]

SMMU_SSD_REG_406 ADDRESS 0x4658 R
SMMU_SSD_REG_406 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_12992_13023 BIT[31:0]

SMMU_SSD_REG_407 ADDRESS 0x465C R
SMMU_SSD_REG_407 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13024_13055 BIT[31:0]

SMMU_SSD_REG_408 ADDRESS 0x4660 R
SMMU_SSD_REG_408 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13056_13087 BIT[31:0]

SMMU_SSD_REG_409 ADDRESS 0x4664 R
SMMU_SSD_REG_409 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13088_13119 BIT[31:0]

SMMU_SSD_REG_410 ADDRESS 0x4668 R
SMMU_SSD_REG_410 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13120_13151 BIT[31:0]

SMMU_SSD_REG_411 ADDRESS 0x466C R
SMMU_SSD_REG_411 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13152_13183 BIT[31:0]

SMMU_SSD_REG_412 ADDRESS 0x4670 R
SMMU_SSD_REG_412 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13184_13215 BIT[31:0]

SMMU_SSD_REG_413 ADDRESS 0x4674 R
SMMU_SSD_REG_413 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13216_13247 BIT[31:0]

SMMU_SSD_REG_414 ADDRESS 0x4678 R
SMMU_SSD_REG_414 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13248_13279 BIT[31:0]

SMMU_SSD_REG_415 ADDRESS 0x467C R
SMMU_SSD_REG_415 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13280_13311 BIT[31:0]

SMMU_SSD_REG_416 ADDRESS 0x4680 R
SMMU_SSD_REG_416 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13312_13343 BIT[31:0]

SMMU_SSD_REG_417 ADDRESS 0x4684 R
SMMU_SSD_REG_417 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13344_13375 BIT[31:0]

SMMU_SSD_REG_418 ADDRESS 0x4688 R
SMMU_SSD_REG_418 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13376_13407 BIT[31:0]

SMMU_SSD_REG_419 ADDRESS 0x468C R
SMMU_SSD_REG_419 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13408_13439 BIT[31:0]

SMMU_SSD_REG_420 ADDRESS 0x4690 R
SMMU_SSD_REG_420 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13440_13471 BIT[31:0]

SMMU_SSD_REG_421 ADDRESS 0x4694 R
SMMU_SSD_REG_421 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13472_13503 BIT[31:0]

SMMU_SSD_REG_422 ADDRESS 0x4698 R
SMMU_SSD_REG_422 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13504_13535 BIT[31:0]

SMMU_SSD_REG_423 ADDRESS 0x469C R
SMMU_SSD_REG_423 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13536_13567 BIT[31:0]

SMMU_SSD_REG_424 ADDRESS 0x46A0 R
SMMU_SSD_REG_424 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13568_13599 BIT[31:0]

SMMU_SSD_REG_425 ADDRESS 0x46A4 R
SMMU_SSD_REG_425 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13600_13631 BIT[31:0]

SMMU_SSD_REG_426 ADDRESS 0x46A8 R
SMMU_SSD_REG_426 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13632_13663 BIT[31:0]

SMMU_SSD_REG_427 ADDRESS 0x46AC R
SMMU_SSD_REG_427 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13664_13695 BIT[31:0]

SMMU_SSD_REG_428 ADDRESS 0x46B0 R
SMMU_SSD_REG_428 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13696_13727 BIT[31:0]

SMMU_SSD_REG_429 ADDRESS 0x46B4 R
SMMU_SSD_REG_429 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13728_13759 BIT[31:0]

SMMU_SSD_REG_430 ADDRESS 0x46B8 R
SMMU_SSD_REG_430 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13760_13791 BIT[31:0]

SMMU_SSD_REG_431 ADDRESS 0x46BC R
SMMU_SSD_REG_431 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13792_13823 BIT[31:0]

SMMU_SSD_REG_432 ADDRESS 0x46C0 R
SMMU_SSD_REG_432 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13824_13855 BIT[31:0]

SMMU_SSD_REG_433 ADDRESS 0x46C4 R
SMMU_SSD_REG_433 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13856_13887 BIT[31:0]

SMMU_SSD_REG_434 ADDRESS 0x46C8 R
SMMU_SSD_REG_434 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13888_13919 BIT[31:0]

SMMU_SSD_REG_435 ADDRESS 0x46CC R
SMMU_SSD_REG_435 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13920_13951 BIT[31:0]

SMMU_SSD_REG_436 ADDRESS 0x46D0 R
SMMU_SSD_REG_436 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13952_13983 BIT[31:0]

SMMU_SSD_REG_437 ADDRESS 0x46D4 R
SMMU_SSD_REG_437 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_13984_14015 BIT[31:0]

SMMU_SSD_REG_438 ADDRESS 0x46D8 R
SMMU_SSD_REG_438 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14016_14047 BIT[31:0]

SMMU_SSD_REG_439 ADDRESS 0x46DC R
SMMU_SSD_REG_439 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14048_14079 BIT[31:0]

SMMU_SSD_REG_440 ADDRESS 0x46E0 R
SMMU_SSD_REG_440 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14080_14111 BIT[31:0]

SMMU_SSD_REG_441 ADDRESS 0x46E4 R
SMMU_SSD_REG_441 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14112_14143 BIT[31:0]

SMMU_SSD_REG_442 ADDRESS 0x46E8 R
SMMU_SSD_REG_442 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14144_14175 BIT[31:0]

SMMU_SSD_REG_443 ADDRESS 0x46EC R
SMMU_SSD_REG_443 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14176_14207 BIT[31:0]

SMMU_SSD_REG_444 ADDRESS 0x46F0 R
SMMU_SSD_REG_444 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14208_14239 BIT[31:0]

SMMU_SSD_REG_445 ADDRESS 0x46F4 R
SMMU_SSD_REG_445 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14240_14271 BIT[31:0]

SMMU_SSD_REG_446 ADDRESS 0x46F8 R
SMMU_SSD_REG_446 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14272_14303 BIT[31:0]

SMMU_SSD_REG_447 ADDRESS 0x46FC R
SMMU_SSD_REG_447 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14304_14335 BIT[31:0]

SMMU_SSD_REG_448 ADDRESS 0x4700 R
SMMU_SSD_REG_448 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14336_14367 BIT[31:0]

SMMU_SSD_REG_449 ADDRESS 0x4704 R
SMMU_SSD_REG_449 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14368_14399 BIT[31:0]

SMMU_SSD_REG_450 ADDRESS 0x4708 R
SMMU_SSD_REG_450 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14400_14431 BIT[31:0]

SMMU_SSD_REG_451 ADDRESS 0x470C R
SMMU_SSD_REG_451 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14432_14463 BIT[31:0]

SMMU_SSD_REG_452 ADDRESS 0x4710 R
SMMU_SSD_REG_452 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14464_14495 BIT[31:0]

SMMU_SSD_REG_453 ADDRESS 0x4714 R
SMMU_SSD_REG_453 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14496_14527 BIT[31:0]

SMMU_SSD_REG_454 ADDRESS 0x4718 R
SMMU_SSD_REG_454 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14528_14559 BIT[31:0]

SMMU_SSD_REG_455 ADDRESS 0x471C R
SMMU_SSD_REG_455 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14560_14591 BIT[31:0]

SMMU_SSD_REG_456 ADDRESS 0x4720 R
SMMU_SSD_REG_456 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14592_14623 BIT[31:0]

SMMU_SSD_REG_457 ADDRESS 0x4724 R
SMMU_SSD_REG_457 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14624_14655 BIT[31:0]

SMMU_SSD_REG_458 ADDRESS 0x4728 R
SMMU_SSD_REG_458 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14656_14687 BIT[31:0]

SMMU_SSD_REG_459 ADDRESS 0x472C R
SMMU_SSD_REG_459 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14688_14719 BIT[31:0]

SMMU_SSD_REG_460 ADDRESS 0x4730 R
SMMU_SSD_REG_460 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14720_14751 BIT[31:0]

SMMU_SSD_REG_461 ADDRESS 0x4734 R
SMMU_SSD_REG_461 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14752_14783 BIT[31:0]

SMMU_SSD_REG_462 ADDRESS 0x4738 R
SMMU_SSD_REG_462 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14784_14815 BIT[31:0]

SMMU_SSD_REG_463 ADDRESS 0x473C R
SMMU_SSD_REG_463 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14816_14847 BIT[31:0]

SMMU_SSD_REG_464 ADDRESS 0x4740 R
SMMU_SSD_REG_464 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14848_14879 BIT[31:0]

SMMU_SSD_REG_465 ADDRESS 0x4744 R
SMMU_SSD_REG_465 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14880_14911 BIT[31:0]

SMMU_SSD_REG_466 ADDRESS 0x4748 R
SMMU_SSD_REG_466 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14912_14943 BIT[31:0]

SMMU_SSD_REG_467 ADDRESS 0x474C R
SMMU_SSD_REG_467 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14944_14975 BIT[31:0]

SMMU_SSD_REG_468 ADDRESS 0x4750 R
SMMU_SSD_REG_468 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_14976_15007 BIT[31:0]

SMMU_SSD_REG_469 ADDRESS 0x4754 R
SMMU_SSD_REG_469 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15008_15039 BIT[31:0]

SMMU_SSD_REG_470 ADDRESS 0x4758 R
SMMU_SSD_REG_470 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15040_15071 BIT[31:0]

SMMU_SSD_REG_471 ADDRESS 0x475C R
SMMU_SSD_REG_471 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15072_15103 BIT[31:0]

SMMU_SSD_REG_472 ADDRESS 0x4760 R
SMMU_SSD_REG_472 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15104_15135 BIT[31:0]

SMMU_SSD_REG_473 ADDRESS 0x4764 R
SMMU_SSD_REG_473 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15136_15167 BIT[31:0]

SMMU_SSD_REG_474 ADDRESS 0x4768 R
SMMU_SSD_REG_474 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15168_15199 BIT[31:0]

SMMU_SSD_REG_475 ADDRESS 0x476C R
SMMU_SSD_REG_475 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15200_15231 BIT[31:0]

SMMU_SSD_REG_476 ADDRESS 0x4770 R
SMMU_SSD_REG_476 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15232_15263 BIT[31:0]

SMMU_SSD_REG_477 ADDRESS 0x4774 R
SMMU_SSD_REG_477 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15264_15295 BIT[31:0]

SMMU_SSD_REG_478 ADDRESS 0x4778 R
SMMU_SSD_REG_478 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15296_15327 BIT[31:0]

SMMU_SSD_REG_479 ADDRESS 0x477C R
SMMU_SSD_REG_479 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15328_15359 BIT[31:0]

SMMU_SSD_REG_480 ADDRESS 0x4780 R
SMMU_SSD_REG_480 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15360_15391 BIT[31:0]

SMMU_SSD_REG_481 ADDRESS 0x4784 R
SMMU_SSD_REG_481 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15392_15423 BIT[31:0]

SMMU_SSD_REG_482 ADDRESS 0x4788 R
SMMU_SSD_REG_482 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15424_15455 BIT[31:0]

SMMU_SSD_REG_483 ADDRESS 0x478C R
SMMU_SSD_REG_483 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15456_15487 BIT[31:0]

SMMU_SSD_REG_484 ADDRESS 0x4790 R
SMMU_SSD_REG_484 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15488_15519 BIT[31:0]

SMMU_SSD_REG_485 ADDRESS 0x4794 R
SMMU_SSD_REG_485 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15520_15551 BIT[31:0]

SMMU_SSD_REG_486 ADDRESS 0x4798 R
SMMU_SSD_REG_486 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15552_15583 BIT[31:0]

SMMU_SSD_REG_487 ADDRESS 0x479C R
SMMU_SSD_REG_487 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15584_15615 BIT[31:0]

SMMU_SSD_REG_488 ADDRESS 0x47A0 R
SMMU_SSD_REG_488 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15616_15647 BIT[31:0]

SMMU_SSD_REG_489 ADDRESS 0x47A4 R
SMMU_SSD_REG_489 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15648_15679 BIT[31:0]

SMMU_SSD_REG_490 ADDRESS 0x47A8 R
SMMU_SSD_REG_490 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15680_15711 BIT[31:0]

SMMU_SSD_REG_491 ADDRESS 0x47AC R
SMMU_SSD_REG_491 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15712_15743 BIT[31:0]

SMMU_SSD_REG_492 ADDRESS 0x47B0 R
SMMU_SSD_REG_492 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15744_15775 BIT[31:0]

SMMU_SSD_REG_493 ADDRESS 0x47B4 R
SMMU_SSD_REG_493 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15776_15807 BIT[31:0]

SMMU_SSD_REG_494 ADDRESS 0x47B8 R
SMMU_SSD_REG_494 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15808_15839 BIT[31:0]

SMMU_SSD_REG_495 ADDRESS 0x47BC R
SMMU_SSD_REG_495 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15840_15871 BIT[31:0]

SMMU_SSD_REG_496 ADDRESS 0x47C0 R
SMMU_SSD_REG_496 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15872_15903 BIT[31:0]

SMMU_SSD_REG_497 ADDRESS 0x47C4 R
SMMU_SSD_REG_497 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15904_15935 BIT[31:0]

SMMU_SSD_REG_498 ADDRESS 0x47C8 R
SMMU_SSD_REG_498 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15936_15967 BIT[31:0]

SMMU_SSD_REG_499 ADDRESS 0x47CC R
SMMU_SSD_REG_499 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_15968_15999 BIT[31:0]

SMMU_SSD_REG_500 ADDRESS 0x47D0 R
SMMU_SSD_REG_500 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16000_16031 BIT[31:0]

SMMU_SSD_REG_501 ADDRESS 0x47D4 R
SMMU_SSD_REG_501 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16032_16063 BIT[31:0]

SMMU_SSD_REG_502 ADDRESS 0x47D8 R
SMMU_SSD_REG_502 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16064_16095 BIT[31:0]

SMMU_SSD_REG_503 ADDRESS 0x47DC R
SMMU_SSD_REG_503 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16096_16127 BIT[31:0]

SMMU_SSD_REG_504 ADDRESS 0x47E0 R
SMMU_SSD_REG_504 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16128_16159 BIT[31:0]

SMMU_SSD_REG_505 ADDRESS 0x47E4 R
SMMU_SSD_REG_505 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16160_16191 BIT[31:0]

SMMU_SSD_REG_506 ADDRESS 0x47E8 R
SMMU_SSD_REG_506 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16192_16223 BIT[31:0]

SMMU_SSD_REG_507 ADDRESS 0x47EC R
SMMU_SSD_REG_507 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16224_16255 BIT[31:0]

SMMU_SSD_REG_508 ADDRESS 0x47F0 R
SMMU_SSD_REG_508 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16256_16287 BIT[31:0]

SMMU_SSD_REG_509 ADDRESS 0x47F4 R
SMMU_SSD_REG_509 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16288_16319 BIT[31:0]

SMMU_SSD_REG_510 ADDRESS 0x47F8 R
SMMU_SSD_REG_510 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16320_16351 BIT[31:0]

SMMU_SSD_REG_511 ADDRESS 0x47FC R
SMMU_SSD_REG_511 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16352_16383 BIT[31:0]

SMMU_SSD_REG_512 ADDRESS 0x4800 R
SMMU_SSD_REG_512 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16384_16415 BIT[31:0]

SMMU_SSD_REG_513 ADDRESS 0x4804 R
SMMU_SSD_REG_513 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16416_16447 BIT[31:0]

SMMU_SSD_REG_514 ADDRESS 0x4808 R
SMMU_SSD_REG_514 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16448_16479 BIT[31:0]

SMMU_SSD_REG_515 ADDRESS 0x480C R
SMMU_SSD_REG_515 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16480_16511 BIT[31:0]

SMMU_SSD_REG_516 ADDRESS 0x4810 R
SMMU_SSD_REG_516 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16512_16543 BIT[31:0]

SMMU_SSD_REG_517 ADDRESS 0x4814 R
SMMU_SSD_REG_517 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16544_16575 BIT[31:0]

SMMU_SSD_REG_518 ADDRESS 0x4818 R
SMMU_SSD_REG_518 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16576_16607 BIT[31:0]

SMMU_SSD_REG_519 ADDRESS 0x481C R
SMMU_SSD_REG_519 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16608_16639 BIT[31:0]

SMMU_SSD_REG_520 ADDRESS 0x4820 R
SMMU_SSD_REG_520 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16640_16671 BIT[31:0]

SMMU_SSD_REG_521 ADDRESS 0x4824 R
SMMU_SSD_REG_521 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16672_16703 BIT[31:0]

SMMU_SSD_REG_522 ADDRESS 0x4828 R
SMMU_SSD_REG_522 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16704_16735 BIT[31:0]

SMMU_SSD_REG_523 ADDRESS 0x482C R
SMMU_SSD_REG_523 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16736_16767 BIT[31:0]

SMMU_SSD_REG_524 ADDRESS 0x4830 R
SMMU_SSD_REG_524 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16768_16799 BIT[31:0]

SMMU_SSD_REG_525 ADDRESS 0x4834 R
SMMU_SSD_REG_525 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16800_16831 BIT[31:0]

SMMU_SSD_REG_526 ADDRESS 0x4838 R
SMMU_SSD_REG_526 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16832_16863 BIT[31:0]

SMMU_SSD_REG_527 ADDRESS 0x483C R
SMMU_SSD_REG_527 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16864_16895 BIT[31:0]

SMMU_SSD_REG_528 ADDRESS 0x4840 R
SMMU_SSD_REG_528 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16896_16927 BIT[31:0]

SMMU_SSD_REG_529 ADDRESS 0x4844 R
SMMU_SSD_REG_529 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16928_16959 BIT[31:0]

SMMU_SSD_REG_530 ADDRESS 0x4848 R
SMMU_SSD_REG_530 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16960_16991 BIT[31:0]

SMMU_SSD_REG_531 ADDRESS 0x484C R
SMMU_SSD_REG_531 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_16992_17023 BIT[31:0]

SMMU_SSD_REG_532 ADDRESS 0x4850 R
SMMU_SSD_REG_532 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17024_17055 BIT[31:0]

SMMU_SSD_REG_533 ADDRESS 0x4854 R
SMMU_SSD_REG_533 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17056_17087 BIT[31:0]

SMMU_SSD_REG_534 ADDRESS 0x4858 R
SMMU_SSD_REG_534 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17088_17119 BIT[31:0]

SMMU_SSD_REG_535 ADDRESS 0x485C R
SMMU_SSD_REG_535 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17120_17151 BIT[31:0]

SMMU_SSD_REG_536 ADDRESS 0x4860 R
SMMU_SSD_REG_536 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17152_17183 BIT[31:0]

SMMU_SSD_REG_537 ADDRESS 0x4864 R
SMMU_SSD_REG_537 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17184_17215 BIT[31:0]

SMMU_SSD_REG_538 ADDRESS 0x4868 R
SMMU_SSD_REG_538 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17216_17247 BIT[31:0]

SMMU_SSD_REG_539 ADDRESS 0x486C R
SMMU_SSD_REG_539 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17248_17279 BIT[31:0]

SMMU_SSD_REG_540 ADDRESS 0x4870 R
SMMU_SSD_REG_540 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17280_17311 BIT[31:0]

SMMU_SSD_REG_541 ADDRESS 0x4874 R
SMMU_SSD_REG_541 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17312_17343 BIT[31:0]

SMMU_SSD_REG_542 ADDRESS 0x4878 R
SMMU_SSD_REG_542 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17344_17375 BIT[31:0]

SMMU_SSD_REG_543 ADDRESS 0x487C R
SMMU_SSD_REG_543 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17376_17407 BIT[31:0]

SMMU_SSD_REG_544 ADDRESS 0x4880 R
SMMU_SSD_REG_544 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17408_17439 BIT[31:0]

SMMU_SSD_REG_545 ADDRESS 0x4884 R
SMMU_SSD_REG_545 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17440_17471 BIT[31:0]

SMMU_SSD_REG_546 ADDRESS 0x4888 R
SMMU_SSD_REG_546 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17472_17503 BIT[31:0]

SMMU_SSD_REG_547 ADDRESS 0x488C R
SMMU_SSD_REG_547 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17504_17535 BIT[31:0]

SMMU_SSD_REG_548 ADDRESS 0x4890 R
SMMU_SSD_REG_548 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17536_17567 BIT[31:0]

SMMU_SSD_REG_549 ADDRESS 0x4894 R
SMMU_SSD_REG_549 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17568_17599 BIT[31:0]

SMMU_SSD_REG_550 ADDRESS 0x4898 R
SMMU_SSD_REG_550 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17600_17631 BIT[31:0]

SMMU_SSD_REG_551 ADDRESS 0x489C R
SMMU_SSD_REG_551 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17632_17663 BIT[31:0]

SMMU_SSD_REG_552 ADDRESS 0x48A0 R
SMMU_SSD_REG_552 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17664_17695 BIT[31:0]

SMMU_SSD_REG_553 ADDRESS 0x48A4 R
SMMU_SSD_REG_553 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17696_17727 BIT[31:0]

SMMU_SSD_REG_554 ADDRESS 0x48A8 R
SMMU_SSD_REG_554 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17728_17759 BIT[31:0]

SMMU_SSD_REG_555 ADDRESS 0x48AC R
SMMU_SSD_REG_555 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17760_17791 BIT[31:0]

SMMU_SSD_REG_556 ADDRESS 0x48B0 R
SMMU_SSD_REG_556 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17792_17823 BIT[31:0]

SMMU_SSD_REG_557 ADDRESS 0x48B4 R
SMMU_SSD_REG_557 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17824_17855 BIT[31:0]

SMMU_SSD_REG_558 ADDRESS 0x48B8 R
SMMU_SSD_REG_558 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17856_17887 BIT[31:0]

SMMU_SSD_REG_559 ADDRESS 0x48BC R
SMMU_SSD_REG_559 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17888_17919 BIT[31:0]

SMMU_SSD_REG_560 ADDRESS 0x48C0 R
SMMU_SSD_REG_560 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17920_17951 BIT[31:0]

SMMU_SSD_REG_561 ADDRESS 0x48C4 R
SMMU_SSD_REG_561 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17952_17983 BIT[31:0]

SMMU_SSD_REG_562 ADDRESS 0x48C8 R
SMMU_SSD_REG_562 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_17984_18015 BIT[31:0]

SMMU_SSD_REG_563 ADDRESS 0x48CC R
SMMU_SSD_REG_563 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18016_18047 BIT[31:0]

SMMU_SSD_REG_564 ADDRESS 0x48D0 R
SMMU_SSD_REG_564 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18048_18079 BIT[31:0]

SMMU_SSD_REG_565 ADDRESS 0x48D4 R
SMMU_SSD_REG_565 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18080_18111 BIT[31:0]

SMMU_SSD_REG_566 ADDRESS 0x48D8 R
SMMU_SSD_REG_566 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18112_18143 BIT[31:0]

SMMU_SSD_REG_567 ADDRESS 0x48DC R
SMMU_SSD_REG_567 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18144_18175 BIT[31:0]

SMMU_SSD_REG_568 ADDRESS 0x48E0 R
SMMU_SSD_REG_568 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18176_18207 BIT[31:0]

SMMU_SSD_REG_569 ADDRESS 0x48E4 R
SMMU_SSD_REG_569 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18208_18239 BIT[31:0]

SMMU_SSD_REG_570 ADDRESS 0x48E8 R
SMMU_SSD_REG_570 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18240_18271 BIT[31:0]

SMMU_SSD_REG_571 ADDRESS 0x48EC R
SMMU_SSD_REG_571 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18272_18303 BIT[31:0]

SMMU_SSD_REG_572 ADDRESS 0x48F0 R
SMMU_SSD_REG_572 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18304_18335 BIT[31:0]

SMMU_SSD_REG_573 ADDRESS 0x48F4 R
SMMU_SSD_REG_573 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18336_18367 BIT[31:0]

SMMU_SSD_REG_574 ADDRESS 0x48F8 R
SMMU_SSD_REG_574 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18368_18399 BIT[31:0]

SMMU_SSD_REG_575 ADDRESS 0x48FC R
SMMU_SSD_REG_575 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18400_18431 BIT[31:0]

SMMU_SSD_REG_576 ADDRESS 0x4900 R
SMMU_SSD_REG_576 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18432_18463 BIT[31:0]

SMMU_SSD_REG_577 ADDRESS 0x4904 R
SMMU_SSD_REG_577 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18464_18495 BIT[31:0]

SMMU_SSD_REG_578 ADDRESS 0x4908 R
SMMU_SSD_REG_578 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18496_18527 BIT[31:0]

SMMU_SSD_REG_579 ADDRESS 0x490C R
SMMU_SSD_REG_579 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18528_18559 BIT[31:0]

SMMU_SSD_REG_580 ADDRESS 0x4910 R
SMMU_SSD_REG_580 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18560_18591 BIT[31:0]

SMMU_SSD_REG_581 ADDRESS 0x4914 R
SMMU_SSD_REG_581 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18592_18623 BIT[31:0]

SMMU_SSD_REG_582 ADDRESS 0x4918 R
SMMU_SSD_REG_582 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18624_18655 BIT[31:0]

SMMU_SSD_REG_583 ADDRESS 0x491C R
SMMU_SSD_REG_583 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18656_18687 BIT[31:0]

SMMU_SSD_REG_584 ADDRESS 0x4920 R
SMMU_SSD_REG_584 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18688_18719 BIT[31:0]

SMMU_SSD_REG_585 ADDRESS 0x4924 R
SMMU_SSD_REG_585 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18720_18751 BIT[31:0]

SMMU_SSD_REG_586 ADDRESS 0x4928 R
SMMU_SSD_REG_586 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18752_18783 BIT[31:0]

SMMU_SSD_REG_587 ADDRESS 0x492C R
SMMU_SSD_REG_587 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18784_18815 BIT[31:0]

SMMU_SSD_REG_588 ADDRESS 0x4930 R
SMMU_SSD_REG_588 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18816_18847 BIT[31:0]

SMMU_SSD_REG_589 ADDRESS 0x4934 R
SMMU_SSD_REG_589 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18848_18879 BIT[31:0]

SMMU_SSD_REG_590 ADDRESS 0x4938 R
SMMU_SSD_REG_590 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18880_18911 BIT[31:0]

SMMU_SSD_REG_591 ADDRESS 0x493C R
SMMU_SSD_REG_591 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18912_18943 BIT[31:0]

SMMU_SSD_REG_592 ADDRESS 0x4940 R
SMMU_SSD_REG_592 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18944_18975 BIT[31:0]

SMMU_SSD_REG_593 ADDRESS 0x4944 R
SMMU_SSD_REG_593 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_18976_19007 BIT[31:0]

SMMU_SSD_REG_594 ADDRESS 0x4948 R
SMMU_SSD_REG_594 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19008_19039 BIT[31:0]

SMMU_SSD_REG_595 ADDRESS 0x494C R
SMMU_SSD_REG_595 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19040_19071 BIT[31:0]

SMMU_SSD_REG_596 ADDRESS 0x4950 R
SMMU_SSD_REG_596 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19072_19103 BIT[31:0]

SMMU_SSD_REG_597 ADDRESS 0x4954 R
SMMU_SSD_REG_597 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19104_19135 BIT[31:0]

SMMU_SSD_REG_598 ADDRESS 0x4958 R
SMMU_SSD_REG_598 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19136_19167 BIT[31:0]

SMMU_SSD_REG_599 ADDRESS 0x495C R
SMMU_SSD_REG_599 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19168_19199 BIT[31:0]

SMMU_SSD_REG_600 ADDRESS 0x4960 R
SMMU_SSD_REG_600 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19200_19231 BIT[31:0]

SMMU_SSD_REG_601 ADDRESS 0x4964 R
SMMU_SSD_REG_601 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19232_19263 BIT[31:0]

SMMU_SSD_REG_602 ADDRESS 0x4968 R
SMMU_SSD_REG_602 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19264_19295 BIT[31:0]

SMMU_SSD_REG_603 ADDRESS 0x496C R
SMMU_SSD_REG_603 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19296_19327 BIT[31:0]

SMMU_SSD_REG_604 ADDRESS 0x4970 R
SMMU_SSD_REG_604 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19328_19359 BIT[31:0]

SMMU_SSD_REG_605 ADDRESS 0x4974 R
SMMU_SSD_REG_605 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19360_19391 BIT[31:0]

SMMU_SSD_REG_606 ADDRESS 0x4978 R
SMMU_SSD_REG_606 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19392_19423 BIT[31:0]

SMMU_SSD_REG_607 ADDRESS 0x497C R
SMMU_SSD_REG_607 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19424_19455 BIT[31:0]

SMMU_SSD_REG_608 ADDRESS 0x4980 R
SMMU_SSD_REG_608 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19456_19487 BIT[31:0]

SMMU_SSD_REG_609 ADDRESS 0x4984 R
SMMU_SSD_REG_609 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19488_19519 BIT[31:0]

SMMU_SSD_REG_610 ADDRESS 0x4988 R
SMMU_SSD_REG_610 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19520_19551 BIT[31:0]

SMMU_SSD_REG_611 ADDRESS 0x498C R
SMMU_SSD_REG_611 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19552_19583 BIT[31:0]

SMMU_SSD_REG_612 ADDRESS 0x4990 R
SMMU_SSD_REG_612 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19584_19615 BIT[31:0]

SMMU_SSD_REG_613 ADDRESS 0x4994 R
SMMU_SSD_REG_613 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19616_19647 BIT[31:0]

SMMU_SSD_REG_614 ADDRESS 0x4998 R
SMMU_SSD_REG_614 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19648_19679 BIT[31:0]

SMMU_SSD_REG_615 ADDRESS 0x499C R
SMMU_SSD_REG_615 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19680_19711 BIT[31:0]

SMMU_SSD_REG_616 ADDRESS 0x49A0 R
SMMU_SSD_REG_616 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19712_19743 BIT[31:0]

SMMU_SSD_REG_617 ADDRESS 0x49A4 R
SMMU_SSD_REG_617 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19744_19775 BIT[31:0]

SMMU_SSD_REG_618 ADDRESS 0x49A8 R
SMMU_SSD_REG_618 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19776_19807 BIT[31:0]

SMMU_SSD_REG_619 ADDRESS 0x49AC R
SMMU_SSD_REG_619 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19808_19839 BIT[31:0]

SMMU_SSD_REG_620 ADDRESS 0x49B0 R
SMMU_SSD_REG_620 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19840_19871 BIT[31:0]

SMMU_SSD_REG_621 ADDRESS 0x49B4 R
SMMU_SSD_REG_621 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19872_19903 BIT[31:0]

SMMU_SSD_REG_622 ADDRESS 0x49B8 R
SMMU_SSD_REG_622 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19904_19935 BIT[31:0]

SMMU_SSD_REG_623 ADDRESS 0x49BC R
SMMU_SSD_REG_623 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19936_19967 BIT[31:0]

SMMU_SSD_REG_624 ADDRESS 0x49C0 R
SMMU_SSD_REG_624 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_19968_19999 BIT[31:0]

SMMU_SSD_REG_625 ADDRESS 0x49C4 R
SMMU_SSD_REG_625 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20000_20031 BIT[31:0]

SMMU_SSD_REG_626 ADDRESS 0x49C8 R
SMMU_SSD_REG_626 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20032_20063 BIT[31:0]

SMMU_SSD_REG_627 ADDRESS 0x49CC R
SMMU_SSD_REG_627 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20064_20095 BIT[31:0]

SMMU_SSD_REG_628 ADDRESS 0x49D0 R
SMMU_SSD_REG_628 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20096_20127 BIT[31:0]

SMMU_SSD_REG_629 ADDRESS 0x49D4 R
SMMU_SSD_REG_629 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20128_20159 BIT[31:0]

SMMU_SSD_REG_630 ADDRESS 0x49D8 R
SMMU_SSD_REG_630 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20160_20191 BIT[31:0]

SMMU_SSD_REG_631 ADDRESS 0x49DC R
SMMU_SSD_REG_631 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20192_20223 BIT[31:0]

SMMU_SSD_REG_632 ADDRESS 0x49E0 R
SMMU_SSD_REG_632 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20224_20255 BIT[31:0]

SMMU_SSD_REG_633 ADDRESS 0x49E4 R
SMMU_SSD_REG_633 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20256_20287 BIT[31:0]

SMMU_SSD_REG_634 ADDRESS 0x49E8 R
SMMU_SSD_REG_634 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20288_20319 BIT[31:0]

SMMU_SSD_REG_635 ADDRESS 0x49EC R
SMMU_SSD_REG_635 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20320_20351 BIT[31:0]

SMMU_SSD_REG_636 ADDRESS 0x49F0 R
SMMU_SSD_REG_636 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20352_20383 BIT[31:0]

SMMU_SSD_REG_637 ADDRESS 0x49F4 R
SMMU_SSD_REG_637 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20384_20415 BIT[31:0]

SMMU_SSD_REG_638 ADDRESS 0x49F8 R
SMMU_SSD_REG_638 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20416_20447 BIT[31:0]

SMMU_SSD_REG_639 ADDRESS 0x49FC R
SMMU_SSD_REG_639 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20448_20479 BIT[31:0]

SMMU_SSD_REG_640 ADDRESS 0x4A00 R
SMMU_SSD_REG_640 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20480_20511 BIT[31:0]

SMMU_SSD_REG_641 ADDRESS 0x4A04 R
SMMU_SSD_REG_641 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20512_20543 BIT[31:0]

SMMU_SSD_REG_642 ADDRESS 0x4A08 R
SMMU_SSD_REG_642 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20544_20575 BIT[31:0]

SMMU_SSD_REG_643 ADDRESS 0x4A0C R
SMMU_SSD_REG_643 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20576_20607 BIT[31:0]

SMMU_SSD_REG_644 ADDRESS 0x4A10 R
SMMU_SSD_REG_644 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20608_20639 BIT[31:0]

SMMU_SSD_REG_645 ADDRESS 0x4A14 R
SMMU_SSD_REG_645 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20640_20671 BIT[31:0]

SMMU_SSD_REG_646 ADDRESS 0x4A18 R
SMMU_SSD_REG_646 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20672_20703 BIT[31:0]

SMMU_SSD_REG_647 ADDRESS 0x4A1C R
SMMU_SSD_REG_647 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20704_20735 BIT[31:0]

SMMU_SSD_REG_648 ADDRESS 0x4A20 R
SMMU_SSD_REG_648 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20736_20767 BIT[31:0]

SMMU_SSD_REG_649 ADDRESS 0x4A24 R
SMMU_SSD_REG_649 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20768_20799 BIT[31:0]

SMMU_SSD_REG_650 ADDRESS 0x4A28 R
SMMU_SSD_REG_650 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20800_20831 BIT[31:0]

SMMU_SSD_REG_651 ADDRESS 0x4A2C R
SMMU_SSD_REG_651 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20832_20863 BIT[31:0]

SMMU_SSD_REG_652 ADDRESS 0x4A30 R
SMMU_SSD_REG_652 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20864_20895 BIT[31:0]

SMMU_SSD_REG_653 ADDRESS 0x4A34 R
SMMU_SSD_REG_653 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20896_20927 BIT[31:0]

SMMU_SSD_REG_654 ADDRESS 0x4A38 R
SMMU_SSD_REG_654 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20928_20959 BIT[31:0]

SMMU_SSD_REG_655 ADDRESS 0x4A3C R
SMMU_SSD_REG_655 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20960_20991 BIT[31:0]

SMMU_SSD_REG_656 ADDRESS 0x4A40 R
SMMU_SSD_REG_656 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_20992_21023 BIT[31:0]

SMMU_SSD_REG_657 ADDRESS 0x4A44 R
SMMU_SSD_REG_657 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21024_21055 BIT[31:0]

SMMU_SSD_REG_658 ADDRESS 0x4A48 R
SMMU_SSD_REG_658 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21056_21087 BIT[31:0]

SMMU_SSD_REG_659 ADDRESS 0x4A4C R
SMMU_SSD_REG_659 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21088_21119 BIT[31:0]

SMMU_SSD_REG_660 ADDRESS 0x4A50 R
SMMU_SSD_REG_660 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21120_21151 BIT[31:0]

SMMU_SSD_REG_661 ADDRESS 0x4A54 R
SMMU_SSD_REG_661 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21152_21183 BIT[31:0]

SMMU_SSD_REG_662 ADDRESS 0x4A58 R
SMMU_SSD_REG_662 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21184_21215 BIT[31:0]

SMMU_SSD_REG_663 ADDRESS 0x4A5C R
SMMU_SSD_REG_663 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21216_21247 BIT[31:0]

SMMU_SSD_REG_664 ADDRESS 0x4A60 R
SMMU_SSD_REG_664 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21248_21279 BIT[31:0]

SMMU_SSD_REG_665 ADDRESS 0x4A64 R
SMMU_SSD_REG_665 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21280_21311 BIT[31:0]

SMMU_SSD_REG_666 ADDRESS 0x4A68 R
SMMU_SSD_REG_666 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21312_21343 BIT[31:0]

SMMU_SSD_REG_667 ADDRESS 0x4A6C R
SMMU_SSD_REG_667 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21344_21375 BIT[31:0]

SMMU_SSD_REG_668 ADDRESS 0x4A70 R
SMMU_SSD_REG_668 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21376_21407 BIT[31:0]

SMMU_SSD_REG_669 ADDRESS 0x4A74 R
SMMU_SSD_REG_669 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21408_21439 BIT[31:0]

SMMU_SSD_REG_670 ADDRESS 0x4A78 R
SMMU_SSD_REG_670 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21440_21471 BIT[31:0]

SMMU_SSD_REG_671 ADDRESS 0x4A7C R
SMMU_SSD_REG_671 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21472_21503 BIT[31:0]

SMMU_SSD_REG_672 ADDRESS 0x4A80 R
SMMU_SSD_REG_672 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21504_21535 BIT[31:0]

SMMU_SSD_REG_673 ADDRESS 0x4A84 R
SMMU_SSD_REG_673 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21536_21567 BIT[31:0]

SMMU_SSD_REG_674 ADDRESS 0x4A88 R
SMMU_SSD_REG_674 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21568_21599 BIT[31:0]

SMMU_SSD_REG_675 ADDRESS 0x4A8C R
SMMU_SSD_REG_675 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21600_21631 BIT[31:0]

SMMU_SSD_REG_676 ADDRESS 0x4A90 R
SMMU_SSD_REG_676 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21632_21663 BIT[31:0]

SMMU_SSD_REG_677 ADDRESS 0x4A94 R
SMMU_SSD_REG_677 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21664_21695 BIT[31:0]

SMMU_SSD_REG_678 ADDRESS 0x4A98 R
SMMU_SSD_REG_678 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21696_21727 BIT[31:0]

SMMU_SSD_REG_679 ADDRESS 0x4A9C R
SMMU_SSD_REG_679 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21728_21759 BIT[31:0]

SMMU_SSD_REG_680 ADDRESS 0x4AA0 R
SMMU_SSD_REG_680 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21760_21791 BIT[31:0]

SMMU_SSD_REG_681 ADDRESS 0x4AA4 R
SMMU_SSD_REG_681 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21792_21823 BIT[31:0]

SMMU_SSD_REG_682 ADDRESS 0x4AA8 R
SMMU_SSD_REG_682 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21824_21855 BIT[31:0]

SMMU_SSD_REG_683 ADDRESS 0x4AAC R
SMMU_SSD_REG_683 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21856_21887 BIT[31:0]

SMMU_SSD_REG_684 ADDRESS 0x4AB0 R
SMMU_SSD_REG_684 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21888_21919 BIT[31:0]

SMMU_SSD_REG_685 ADDRESS 0x4AB4 R
SMMU_SSD_REG_685 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21920_21951 BIT[31:0]

SMMU_SSD_REG_686 ADDRESS 0x4AB8 R
SMMU_SSD_REG_686 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21952_21983 BIT[31:0]

SMMU_SSD_REG_687 ADDRESS 0x4ABC R
SMMU_SSD_REG_687 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_21984_22015 BIT[31:0]

SMMU_SSD_REG_688 ADDRESS 0x4AC0 R
SMMU_SSD_REG_688 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22016_22047 BIT[31:0]

SMMU_SSD_REG_689 ADDRESS 0x4AC4 R
SMMU_SSD_REG_689 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22048_22079 BIT[31:0]

SMMU_SSD_REG_690 ADDRESS 0x4AC8 R
SMMU_SSD_REG_690 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22080_22111 BIT[31:0]

SMMU_SSD_REG_691 ADDRESS 0x4ACC R
SMMU_SSD_REG_691 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22112_22143 BIT[31:0]

SMMU_SSD_REG_692 ADDRESS 0x4AD0 R
SMMU_SSD_REG_692 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22144_22175 BIT[31:0]

SMMU_SSD_REG_693 ADDRESS 0x4AD4 R
SMMU_SSD_REG_693 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22176_22207 BIT[31:0]

SMMU_SSD_REG_694 ADDRESS 0x4AD8 R
SMMU_SSD_REG_694 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22208_22239 BIT[31:0]

SMMU_SSD_REG_695 ADDRESS 0x4ADC R
SMMU_SSD_REG_695 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22240_22271 BIT[31:0]

SMMU_SSD_REG_696 ADDRESS 0x4AE0 R
SMMU_SSD_REG_696 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22272_22303 BIT[31:0]

SMMU_SSD_REG_697 ADDRESS 0x4AE4 R
SMMU_SSD_REG_697 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22304_22335 BIT[31:0]

SMMU_SSD_REG_698 ADDRESS 0x4AE8 R
SMMU_SSD_REG_698 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22336_22367 BIT[31:0]

SMMU_SSD_REG_699 ADDRESS 0x4AEC R
SMMU_SSD_REG_699 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22368_22399 BIT[31:0]

SMMU_SSD_REG_700 ADDRESS 0x4AF0 R
SMMU_SSD_REG_700 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22400_22431 BIT[31:0]

SMMU_SSD_REG_701 ADDRESS 0x4AF4 R
SMMU_SSD_REG_701 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22432_22463 BIT[31:0]

SMMU_SSD_REG_702 ADDRESS 0x4AF8 R
SMMU_SSD_REG_702 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22464_22495 BIT[31:0]

SMMU_SSD_REG_703 ADDRESS 0x4AFC R
SMMU_SSD_REG_703 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22496_22527 BIT[31:0]

SMMU_SSD_REG_704 ADDRESS 0x4B00 R
SMMU_SSD_REG_704 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22528_22559 BIT[31:0]

SMMU_SSD_REG_705 ADDRESS 0x4B04 R
SMMU_SSD_REG_705 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22560_22591 BIT[31:0]

SMMU_SSD_REG_706 ADDRESS 0x4B08 R
SMMU_SSD_REG_706 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22592_22623 BIT[31:0]

SMMU_SSD_REG_707 ADDRESS 0x4B0C R
SMMU_SSD_REG_707 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22624_22655 BIT[31:0]

SMMU_SSD_REG_708 ADDRESS 0x4B10 R
SMMU_SSD_REG_708 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22656_22687 BIT[31:0]

SMMU_SSD_REG_709 ADDRESS 0x4B14 R
SMMU_SSD_REG_709 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22688_22719 BIT[31:0]

SMMU_SSD_REG_710 ADDRESS 0x4B18 R
SMMU_SSD_REG_710 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22720_22751 BIT[31:0]

SMMU_SSD_REG_711 ADDRESS 0x4B1C R
SMMU_SSD_REG_711 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22752_22783 BIT[31:0]

SMMU_SSD_REG_712 ADDRESS 0x4B20 R
SMMU_SSD_REG_712 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22784_22815 BIT[31:0]

SMMU_SSD_REG_713 ADDRESS 0x4B24 R
SMMU_SSD_REG_713 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22816_22847 BIT[31:0]

SMMU_SSD_REG_714 ADDRESS 0x4B28 R
SMMU_SSD_REG_714 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22848_22879 BIT[31:0]

SMMU_SSD_REG_715 ADDRESS 0x4B2C R
SMMU_SSD_REG_715 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22880_22911 BIT[31:0]

SMMU_SSD_REG_716 ADDRESS 0x4B30 R
SMMU_SSD_REG_716 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22912_22943 BIT[31:0]

SMMU_SSD_REG_717 ADDRESS 0x4B34 R
SMMU_SSD_REG_717 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22944_22975 BIT[31:0]

SMMU_SSD_REG_718 ADDRESS 0x4B38 R
SMMU_SSD_REG_718 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_22976_23007 BIT[31:0]

SMMU_SSD_REG_719 ADDRESS 0x4B3C R
SMMU_SSD_REG_719 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23008_23039 BIT[31:0]

SMMU_SSD_REG_720 ADDRESS 0x4B40 R
SMMU_SSD_REG_720 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23040_23071 BIT[31:0]

SMMU_SSD_REG_721 ADDRESS 0x4B44 R
SMMU_SSD_REG_721 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23072_23103 BIT[31:0]

SMMU_SSD_REG_722 ADDRESS 0x4B48 R
SMMU_SSD_REG_722 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23104_23135 BIT[31:0]

SMMU_SSD_REG_723 ADDRESS 0x4B4C R
SMMU_SSD_REG_723 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23136_23167 BIT[31:0]

SMMU_SSD_REG_724 ADDRESS 0x4B50 R
SMMU_SSD_REG_724 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23168_23199 BIT[31:0]

SMMU_SSD_REG_725 ADDRESS 0x4B54 R
SMMU_SSD_REG_725 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23200_23231 BIT[31:0]

SMMU_SSD_REG_726 ADDRESS 0x4B58 R
SMMU_SSD_REG_726 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23232_23263 BIT[31:0]

SMMU_SSD_REG_727 ADDRESS 0x4B5C R
SMMU_SSD_REG_727 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23264_23295 BIT[31:0]

SMMU_SSD_REG_728 ADDRESS 0x4B60 R
SMMU_SSD_REG_728 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23296_23327 BIT[31:0]

SMMU_SSD_REG_729 ADDRESS 0x4B64 R
SMMU_SSD_REG_729 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23328_23359 BIT[31:0]

SMMU_SSD_REG_730 ADDRESS 0x4B68 R
SMMU_SSD_REG_730 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23360_23391 BIT[31:0]

SMMU_SSD_REG_731 ADDRESS 0x4B6C R
SMMU_SSD_REG_731 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23392_23423 BIT[31:0]

SMMU_SSD_REG_732 ADDRESS 0x4B70 R
SMMU_SSD_REG_732 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23424_23455 BIT[31:0]

SMMU_SSD_REG_733 ADDRESS 0x4B74 R
SMMU_SSD_REG_733 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23456_23487 BIT[31:0]

SMMU_SSD_REG_734 ADDRESS 0x4B78 R
SMMU_SSD_REG_734 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23488_23519 BIT[31:0]

SMMU_SSD_REG_735 ADDRESS 0x4B7C R
SMMU_SSD_REG_735 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23520_23551 BIT[31:0]

SMMU_SSD_REG_736 ADDRESS 0x4B80 R
SMMU_SSD_REG_736 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23552_23583 BIT[31:0]

SMMU_SSD_REG_737 ADDRESS 0x4B84 R
SMMU_SSD_REG_737 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23584_23615 BIT[31:0]

SMMU_SSD_REG_738 ADDRESS 0x4B88 R
SMMU_SSD_REG_738 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23616_23647 BIT[31:0]

SMMU_SSD_REG_739 ADDRESS 0x4B8C R
SMMU_SSD_REG_739 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23648_23679 BIT[31:0]

SMMU_SSD_REG_740 ADDRESS 0x4B90 R
SMMU_SSD_REG_740 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23680_23711 BIT[31:0]

SMMU_SSD_REG_741 ADDRESS 0x4B94 R
SMMU_SSD_REG_741 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23712_23743 BIT[31:0]

SMMU_SSD_REG_742 ADDRESS 0x4B98 R
SMMU_SSD_REG_742 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23744_23775 BIT[31:0]

SMMU_SSD_REG_743 ADDRESS 0x4B9C R
SMMU_SSD_REG_743 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23776_23807 BIT[31:0]

SMMU_SSD_REG_744 ADDRESS 0x4BA0 R
SMMU_SSD_REG_744 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23808_23839 BIT[31:0]

SMMU_SSD_REG_745 ADDRESS 0x4BA4 R
SMMU_SSD_REG_745 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23840_23871 BIT[31:0]

SMMU_SSD_REG_746 ADDRESS 0x4BA8 R
SMMU_SSD_REG_746 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23872_23903 BIT[31:0]

SMMU_SSD_REG_747 ADDRESS 0x4BAC R
SMMU_SSD_REG_747 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23904_23935 BIT[31:0]

SMMU_SSD_REG_748 ADDRESS 0x4BB0 R
SMMU_SSD_REG_748 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23936_23967 BIT[31:0]

SMMU_SSD_REG_749 ADDRESS 0x4BB4 R
SMMU_SSD_REG_749 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_23968_23999 BIT[31:0]

SMMU_SSD_REG_750 ADDRESS 0x4BB8 R
SMMU_SSD_REG_750 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24000_24031 BIT[31:0]

SMMU_SSD_REG_751 ADDRESS 0x4BBC R
SMMU_SSD_REG_751 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24032_24063 BIT[31:0]

SMMU_SSD_REG_752 ADDRESS 0x4BC0 R
SMMU_SSD_REG_752 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24064_24095 BIT[31:0]

SMMU_SSD_REG_753 ADDRESS 0x4BC4 R
SMMU_SSD_REG_753 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24096_24127 BIT[31:0]

SMMU_SSD_REG_754 ADDRESS 0x4BC8 R
SMMU_SSD_REG_754 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24128_24159 BIT[31:0]

SMMU_SSD_REG_755 ADDRESS 0x4BCC R
SMMU_SSD_REG_755 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24160_24191 BIT[31:0]

SMMU_SSD_REG_756 ADDRESS 0x4BD0 R
SMMU_SSD_REG_756 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24192_24223 BIT[31:0]

SMMU_SSD_REG_757 ADDRESS 0x4BD4 R
SMMU_SSD_REG_757 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24224_24255 BIT[31:0]

SMMU_SSD_REG_758 ADDRESS 0x4BD8 R
SMMU_SSD_REG_758 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24256_24287 BIT[31:0]

SMMU_SSD_REG_759 ADDRESS 0x4BDC R
SMMU_SSD_REG_759 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24288_24319 BIT[31:0]

SMMU_SSD_REG_760 ADDRESS 0x4BE0 R
SMMU_SSD_REG_760 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24320_24351 BIT[31:0]

SMMU_SSD_REG_761 ADDRESS 0x4BE4 R
SMMU_SSD_REG_761 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24352_24383 BIT[31:0]

SMMU_SSD_REG_762 ADDRESS 0x4BE8 R
SMMU_SSD_REG_762 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24384_24415 BIT[31:0]

SMMU_SSD_REG_763 ADDRESS 0x4BEC R
SMMU_SSD_REG_763 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24416_24447 BIT[31:0]

SMMU_SSD_REG_764 ADDRESS 0x4BF0 R
SMMU_SSD_REG_764 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24448_24479 BIT[31:0]

SMMU_SSD_REG_765 ADDRESS 0x4BF4 R
SMMU_SSD_REG_765 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24480_24511 BIT[31:0]

SMMU_SSD_REG_766 ADDRESS 0x4BF8 R
SMMU_SSD_REG_766 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24512_24543 BIT[31:0]

SMMU_SSD_REG_767 ADDRESS 0x4BFC R
SMMU_SSD_REG_767 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24544_24575 BIT[31:0]

SMMU_SSD_REG_768 ADDRESS 0x4C00 R
SMMU_SSD_REG_768 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24576_24607 BIT[31:0]

SMMU_SSD_REG_769 ADDRESS 0x4C04 R
SMMU_SSD_REG_769 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24608_24639 BIT[31:0]

SMMU_SSD_REG_770 ADDRESS 0x4C08 R
SMMU_SSD_REG_770 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24640_24671 BIT[31:0]

SMMU_SSD_REG_771 ADDRESS 0x4C0C R
SMMU_SSD_REG_771 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24672_24703 BIT[31:0]

SMMU_SSD_REG_772 ADDRESS 0x4C10 R
SMMU_SSD_REG_772 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24704_24735 BIT[31:0]

SMMU_SSD_REG_773 ADDRESS 0x4C14 R
SMMU_SSD_REG_773 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24736_24767 BIT[31:0]

SMMU_SSD_REG_774 ADDRESS 0x4C18 R
SMMU_SSD_REG_774 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24768_24799 BIT[31:0]

SMMU_SSD_REG_775 ADDRESS 0x4C1C R
SMMU_SSD_REG_775 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24800_24831 BIT[31:0]

SMMU_SSD_REG_776 ADDRESS 0x4C20 R
SMMU_SSD_REG_776 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24832_24863 BIT[31:0]

SMMU_SSD_REG_777 ADDRESS 0x4C24 R
SMMU_SSD_REG_777 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24864_24895 BIT[31:0]

SMMU_SSD_REG_778 ADDRESS 0x4C28 R
SMMU_SSD_REG_778 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24896_24927 BIT[31:0]

SMMU_SSD_REG_779 ADDRESS 0x4C2C R
SMMU_SSD_REG_779 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24928_24959 BIT[31:0]

SMMU_SSD_REG_780 ADDRESS 0x4C30 R
SMMU_SSD_REG_780 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24960_24991 BIT[31:0]

SMMU_SSD_REG_781 ADDRESS 0x4C34 R
SMMU_SSD_REG_781 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_24992_25023 BIT[31:0]

SMMU_SSD_REG_782 ADDRESS 0x4C38 R
SMMU_SSD_REG_782 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25024_25055 BIT[31:0]

SMMU_SSD_REG_783 ADDRESS 0x4C3C R
SMMU_SSD_REG_783 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25056_25087 BIT[31:0]

SMMU_SSD_REG_784 ADDRESS 0x4C40 R
SMMU_SSD_REG_784 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25088_25119 BIT[31:0]

SMMU_SSD_REG_785 ADDRESS 0x4C44 R
SMMU_SSD_REG_785 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25120_25151 BIT[31:0]

SMMU_SSD_REG_786 ADDRESS 0x4C48 R
SMMU_SSD_REG_786 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25152_25183 BIT[31:0]

SMMU_SSD_REG_787 ADDRESS 0x4C4C R
SMMU_SSD_REG_787 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25184_25215 BIT[31:0]

SMMU_SSD_REG_788 ADDRESS 0x4C50 R
SMMU_SSD_REG_788 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25216_25247 BIT[31:0]

SMMU_SSD_REG_789 ADDRESS 0x4C54 R
SMMU_SSD_REG_789 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25248_25279 BIT[31:0]

SMMU_SSD_REG_790 ADDRESS 0x4C58 R
SMMU_SSD_REG_790 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25280_25311 BIT[31:0]

SMMU_SSD_REG_791 ADDRESS 0x4C5C R
SMMU_SSD_REG_791 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25312_25343 BIT[31:0]

SMMU_SSD_REG_792 ADDRESS 0x4C60 R
SMMU_SSD_REG_792 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25344_25375 BIT[31:0]

SMMU_SSD_REG_793 ADDRESS 0x4C64 R
SMMU_SSD_REG_793 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25376_25407 BIT[31:0]

SMMU_SSD_REG_794 ADDRESS 0x4C68 R
SMMU_SSD_REG_794 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25408_25439 BIT[31:0]

SMMU_SSD_REG_795 ADDRESS 0x4C6C R
SMMU_SSD_REG_795 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25440_25471 BIT[31:0]

SMMU_SSD_REG_796 ADDRESS 0x4C70 R
SMMU_SSD_REG_796 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25472_25503 BIT[31:0]

SMMU_SSD_REG_797 ADDRESS 0x4C74 R
SMMU_SSD_REG_797 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25504_25535 BIT[31:0]

SMMU_SSD_REG_798 ADDRESS 0x4C78 R
SMMU_SSD_REG_798 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25536_25567 BIT[31:0]

SMMU_SSD_REG_799 ADDRESS 0x4C7C R
SMMU_SSD_REG_799 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25568_25599 BIT[31:0]

SMMU_SSD_REG_800 ADDRESS 0x4C80 R
SMMU_SSD_REG_800 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25600_25631 BIT[31:0]

SMMU_SSD_REG_801 ADDRESS 0x4C84 R
SMMU_SSD_REG_801 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25632_25663 BIT[31:0]

SMMU_SSD_REG_802 ADDRESS 0x4C88 R
SMMU_SSD_REG_802 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25664_25695 BIT[31:0]

SMMU_SSD_REG_803 ADDRESS 0x4C8C R
SMMU_SSD_REG_803 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25696_25727 BIT[31:0]

SMMU_SSD_REG_804 ADDRESS 0x4C90 R
SMMU_SSD_REG_804 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25728_25759 BIT[31:0]

SMMU_SSD_REG_805 ADDRESS 0x4C94 R
SMMU_SSD_REG_805 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25760_25791 BIT[31:0]

SMMU_SSD_REG_806 ADDRESS 0x4C98 R
SMMU_SSD_REG_806 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25792_25823 BIT[31:0]

SMMU_SSD_REG_807 ADDRESS 0x4C9C R
SMMU_SSD_REG_807 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25824_25855 BIT[31:0]

SMMU_SSD_REG_808 ADDRESS 0x4CA0 R
SMMU_SSD_REG_808 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25856_25887 BIT[31:0]

SMMU_SSD_REG_809 ADDRESS 0x4CA4 R
SMMU_SSD_REG_809 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25888_25919 BIT[31:0]

SMMU_SSD_REG_810 ADDRESS 0x4CA8 R
SMMU_SSD_REG_810 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25920_25951 BIT[31:0]

SMMU_SSD_REG_811 ADDRESS 0x4CAC R
SMMU_SSD_REG_811 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25952_25983 BIT[31:0]

SMMU_SSD_REG_812 ADDRESS 0x4CB0 R
SMMU_SSD_REG_812 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_25984_26015 BIT[31:0]

SMMU_SSD_REG_813 ADDRESS 0x4CB4 R
SMMU_SSD_REG_813 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26016_26047 BIT[31:0]

SMMU_SSD_REG_814 ADDRESS 0x4CB8 R
SMMU_SSD_REG_814 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26048_26079 BIT[31:0]

SMMU_SSD_REG_815 ADDRESS 0x4CBC R
SMMU_SSD_REG_815 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26080_26111 BIT[31:0]

SMMU_SSD_REG_816 ADDRESS 0x4CC0 R
SMMU_SSD_REG_816 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26112_26143 BIT[31:0]

SMMU_SSD_REG_817 ADDRESS 0x4CC4 R
SMMU_SSD_REG_817 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26144_26175 BIT[31:0]

SMMU_SSD_REG_818 ADDRESS 0x4CC8 R
SMMU_SSD_REG_818 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26176_26207 BIT[31:0]

SMMU_SSD_REG_819 ADDRESS 0x4CCC R
SMMU_SSD_REG_819 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26208_26239 BIT[31:0]

SMMU_SSD_REG_820 ADDRESS 0x4CD0 R
SMMU_SSD_REG_820 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26240_26271 BIT[31:0]

SMMU_SSD_REG_821 ADDRESS 0x4CD4 R
SMMU_SSD_REG_821 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26272_26303 BIT[31:0]

SMMU_SSD_REG_822 ADDRESS 0x4CD8 R
SMMU_SSD_REG_822 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26304_26335 BIT[31:0]

SMMU_SSD_REG_823 ADDRESS 0x4CDC R
SMMU_SSD_REG_823 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26336_26367 BIT[31:0]

SMMU_SSD_REG_824 ADDRESS 0x4CE0 R
SMMU_SSD_REG_824 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26368_26399 BIT[31:0]

SMMU_SSD_REG_825 ADDRESS 0x4CE4 R
SMMU_SSD_REG_825 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26400_26431 BIT[31:0]

SMMU_SSD_REG_826 ADDRESS 0x4CE8 R
SMMU_SSD_REG_826 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26432_26463 BIT[31:0]

SMMU_SSD_REG_827 ADDRESS 0x4CEC R
SMMU_SSD_REG_827 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26464_26495 BIT[31:0]

SMMU_SSD_REG_828 ADDRESS 0x4CF0 R
SMMU_SSD_REG_828 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26496_26527 BIT[31:0]

SMMU_SSD_REG_829 ADDRESS 0x4CF4 R
SMMU_SSD_REG_829 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26528_26559 BIT[31:0]

SMMU_SSD_REG_830 ADDRESS 0x4CF8 R
SMMU_SSD_REG_830 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26560_26591 BIT[31:0]

SMMU_SSD_REG_831 ADDRESS 0x4CFC R
SMMU_SSD_REG_831 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26592_26623 BIT[31:0]

SMMU_SSD_REG_832 ADDRESS 0x4D00 R
SMMU_SSD_REG_832 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26624_26655 BIT[31:0]

SMMU_SSD_REG_833 ADDRESS 0x4D04 R
SMMU_SSD_REG_833 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26656_26687 BIT[31:0]

SMMU_SSD_REG_834 ADDRESS 0x4D08 R
SMMU_SSD_REG_834 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26688_26719 BIT[31:0]

SMMU_SSD_REG_835 ADDRESS 0x4D0C R
SMMU_SSD_REG_835 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26720_26751 BIT[31:0]

SMMU_SSD_REG_836 ADDRESS 0x4D10 R
SMMU_SSD_REG_836 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26752_26783 BIT[31:0]

SMMU_SSD_REG_837 ADDRESS 0x4D14 R
SMMU_SSD_REG_837 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26784_26815 BIT[31:0]

SMMU_SSD_REG_838 ADDRESS 0x4D18 R
SMMU_SSD_REG_838 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26816_26847 BIT[31:0]

SMMU_SSD_REG_839 ADDRESS 0x4D1C R
SMMU_SSD_REG_839 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26848_26879 BIT[31:0]

SMMU_SSD_REG_840 ADDRESS 0x4D20 R
SMMU_SSD_REG_840 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26880_26911 BIT[31:0]

SMMU_SSD_REG_841 ADDRESS 0x4D24 R
SMMU_SSD_REG_841 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26912_26943 BIT[31:0]

SMMU_SSD_REG_842 ADDRESS 0x4D28 R
SMMU_SSD_REG_842 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26944_26975 BIT[31:0]

SMMU_SSD_REG_843 ADDRESS 0x4D2C R
SMMU_SSD_REG_843 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_26976_27007 BIT[31:0]

SMMU_SSD_REG_844 ADDRESS 0x4D30 R
SMMU_SSD_REG_844 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27008_27039 BIT[31:0]

SMMU_SSD_REG_845 ADDRESS 0x4D34 R
SMMU_SSD_REG_845 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27040_27071 BIT[31:0]

SMMU_SSD_REG_846 ADDRESS 0x4D38 R
SMMU_SSD_REG_846 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27072_27103 BIT[31:0]

SMMU_SSD_REG_847 ADDRESS 0x4D3C R
SMMU_SSD_REG_847 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27104_27135 BIT[31:0]

SMMU_SSD_REG_848 ADDRESS 0x4D40 R
SMMU_SSD_REG_848 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27136_27167 BIT[31:0]

SMMU_SSD_REG_849 ADDRESS 0x4D44 R
SMMU_SSD_REG_849 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27168_27199 BIT[31:0]

SMMU_SSD_REG_850 ADDRESS 0x4D48 R
SMMU_SSD_REG_850 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27200_27231 BIT[31:0]

SMMU_SSD_REG_851 ADDRESS 0x4D4C R
SMMU_SSD_REG_851 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27232_27263 BIT[31:0]

SMMU_SSD_REG_852 ADDRESS 0x4D50 R
SMMU_SSD_REG_852 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27264_27295 BIT[31:0]

SMMU_SSD_REG_853 ADDRESS 0x4D54 R
SMMU_SSD_REG_853 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27296_27327 BIT[31:0]

SMMU_SSD_REG_854 ADDRESS 0x4D58 R
SMMU_SSD_REG_854 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27328_27359 BIT[31:0]

SMMU_SSD_REG_855 ADDRESS 0x4D5C R
SMMU_SSD_REG_855 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27360_27391 BIT[31:0]

SMMU_SSD_REG_856 ADDRESS 0x4D60 R
SMMU_SSD_REG_856 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27392_27423 BIT[31:0]

SMMU_SSD_REG_857 ADDRESS 0x4D64 R
SMMU_SSD_REG_857 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27424_27455 BIT[31:0]

SMMU_SSD_REG_858 ADDRESS 0x4D68 R
SMMU_SSD_REG_858 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27456_27487 BIT[31:0]

SMMU_SSD_REG_859 ADDRESS 0x4D6C R
SMMU_SSD_REG_859 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27488_27519 BIT[31:0]

SMMU_SSD_REG_860 ADDRESS 0x4D70 R
SMMU_SSD_REG_860 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27520_27551 BIT[31:0]

SMMU_SSD_REG_861 ADDRESS 0x4D74 R
SMMU_SSD_REG_861 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27552_27583 BIT[31:0]

SMMU_SSD_REG_862 ADDRESS 0x4D78 R
SMMU_SSD_REG_862 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27584_27615 BIT[31:0]

SMMU_SSD_REG_863 ADDRESS 0x4D7C R
SMMU_SSD_REG_863 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27616_27647 BIT[31:0]

SMMU_SSD_REG_864 ADDRESS 0x4D80 R
SMMU_SSD_REG_864 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27648_27679 BIT[31:0]

SMMU_SSD_REG_865 ADDRESS 0x4D84 R
SMMU_SSD_REG_865 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27680_27711 BIT[31:0]

SMMU_SSD_REG_866 ADDRESS 0x4D88 R
SMMU_SSD_REG_866 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27712_27743 BIT[31:0]

SMMU_SSD_REG_867 ADDRESS 0x4D8C R
SMMU_SSD_REG_867 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27744_27775 BIT[31:0]

SMMU_SSD_REG_868 ADDRESS 0x4D90 R
SMMU_SSD_REG_868 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27776_27807 BIT[31:0]

SMMU_SSD_REG_869 ADDRESS 0x4D94 R
SMMU_SSD_REG_869 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27808_27839 BIT[31:0]

SMMU_SSD_REG_870 ADDRESS 0x4D98 R
SMMU_SSD_REG_870 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27840_27871 BIT[31:0]

SMMU_SSD_REG_871 ADDRESS 0x4D9C R
SMMU_SSD_REG_871 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27872_27903 BIT[31:0]

SMMU_SSD_REG_872 ADDRESS 0x4DA0 R
SMMU_SSD_REG_872 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27904_27935 BIT[31:0]

SMMU_SSD_REG_873 ADDRESS 0x4DA4 R
SMMU_SSD_REG_873 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27936_27967 BIT[31:0]

SMMU_SSD_REG_874 ADDRESS 0x4DA8 R
SMMU_SSD_REG_874 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_27968_27999 BIT[31:0]

SMMU_SSD_REG_875 ADDRESS 0x4DAC R
SMMU_SSD_REG_875 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28000_28031 BIT[31:0]

SMMU_SSD_REG_876 ADDRESS 0x4DB0 R
SMMU_SSD_REG_876 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28032_28063 BIT[31:0]

SMMU_SSD_REG_877 ADDRESS 0x4DB4 R
SMMU_SSD_REG_877 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28064_28095 BIT[31:0]

SMMU_SSD_REG_878 ADDRESS 0x4DB8 R
SMMU_SSD_REG_878 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28096_28127 BIT[31:0]

SMMU_SSD_REG_879 ADDRESS 0x4DBC R
SMMU_SSD_REG_879 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28128_28159 BIT[31:0]

SMMU_SSD_REG_880 ADDRESS 0x4DC0 R
SMMU_SSD_REG_880 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28160_28191 BIT[31:0]

SMMU_SSD_REG_881 ADDRESS 0x4DC4 R
SMMU_SSD_REG_881 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28192_28223 BIT[31:0]

SMMU_SSD_REG_882 ADDRESS 0x4DC8 R
SMMU_SSD_REG_882 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28224_28255 BIT[31:0]

SMMU_SSD_REG_883 ADDRESS 0x4DCC R
SMMU_SSD_REG_883 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28256_28287 BIT[31:0]

SMMU_SSD_REG_884 ADDRESS 0x4DD0 R
SMMU_SSD_REG_884 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28288_28319 BIT[31:0]

SMMU_SSD_REG_885 ADDRESS 0x4DD4 R
SMMU_SSD_REG_885 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28320_28351 BIT[31:0]

SMMU_SSD_REG_886 ADDRESS 0x4DD8 R
SMMU_SSD_REG_886 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28352_28383 BIT[31:0]

SMMU_SSD_REG_887 ADDRESS 0x4DDC R
SMMU_SSD_REG_887 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28384_28415 BIT[31:0]

SMMU_SSD_REG_888 ADDRESS 0x4DE0 R
SMMU_SSD_REG_888 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28416_28447 BIT[31:0]

SMMU_SSD_REG_889 ADDRESS 0x4DE4 R
SMMU_SSD_REG_889 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28448_28479 BIT[31:0]

SMMU_SSD_REG_890 ADDRESS 0x4DE8 R
SMMU_SSD_REG_890 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28480_28511 BIT[31:0]

SMMU_SSD_REG_891 ADDRESS 0x4DEC R
SMMU_SSD_REG_891 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28512_28543 BIT[31:0]

SMMU_SSD_REG_892 ADDRESS 0x4DF0 R
SMMU_SSD_REG_892 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28544_28575 BIT[31:0]

SMMU_SSD_REG_893 ADDRESS 0x4DF4 R
SMMU_SSD_REG_893 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28576_28607 BIT[31:0]

SMMU_SSD_REG_894 ADDRESS 0x4DF8 R
SMMU_SSD_REG_894 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28608_28639 BIT[31:0]

SMMU_SSD_REG_895 ADDRESS 0x4DFC R
SMMU_SSD_REG_895 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28640_28671 BIT[31:0]

SMMU_SSD_REG_896 ADDRESS 0x4E00 R
SMMU_SSD_REG_896 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28672_28703 BIT[31:0]

SMMU_SSD_REG_897 ADDRESS 0x4E04 R
SMMU_SSD_REG_897 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28704_28735 BIT[31:0]

SMMU_SSD_REG_898 ADDRESS 0x4E08 R
SMMU_SSD_REG_898 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28736_28767 BIT[31:0]

SMMU_SSD_REG_899 ADDRESS 0x4E0C R
SMMU_SSD_REG_899 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28768_28799 BIT[31:0]

SMMU_SSD_REG_900 ADDRESS 0x4E10 R
SMMU_SSD_REG_900 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28800_28831 BIT[31:0]

SMMU_SSD_REG_901 ADDRESS 0x4E14 R
SMMU_SSD_REG_901 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28832_28863 BIT[31:0]

SMMU_SSD_REG_902 ADDRESS 0x4E18 R
SMMU_SSD_REG_902 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28864_28895 BIT[31:0]

SMMU_SSD_REG_903 ADDRESS 0x4E1C R
SMMU_SSD_REG_903 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28896_28927 BIT[31:0]

SMMU_SSD_REG_904 ADDRESS 0x4E20 R
SMMU_SSD_REG_904 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28928_28959 BIT[31:0]

SMMU_SSD_REG_905 ADDRESS 0x4E24 R
SMMU_SSD_REG_905 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28960_28991 BIT[31:0]

SMMU_SSD_REG_906 ADDRESS 0x4E28 R
SMMU_SSD_REG_906 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_28992_29023 BIT[31:0]

SMMU_SSD_REG_907 ADDRESS 0x4E2C R
SMMU_SSD_REG_907 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29024_29055 BIT[31:0]

SMMU_SSD_REG_908 ADDRESS 0x4E30 R
SMMU_SSD_REG_908 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29056_29087 BIT[31:0]

SMMU_SSD_REG_909 ADDRESS 0x4E34 R
SMMU_SSD_REG_909 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29088_29119 BIT[31:0]

SMMU_SSD_REG_910 ADDRESS 0x4E38 R
SMMU_SSD_REG_910 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29120_29151 BIT[31:0]

SMMU_SSD_REG_911 ADDRESS 0x4E3C R
SMMU_SSD_REG_911 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29152_29183 BIT[31:0]

SMMU_SSD_REG_912 ADDRESS 0x4E40 R
SMMU_SSD_REG_912 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29184_29215 BIT[31:0]

SMMU_SSD_REG_913 ADDRESS 0x4E44 R
SMMU_SSD_REG_913 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29216_29247 BIT[31:0]

SMMU_SSD_REG_914 ADDRESS 0x4E48 R
SMMU_SSD_REG_914 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29248_29279 BIT[31:0]

SMMU_SSD_REG_915 ADDRESS 0x4E4C R
SMMU_SSD_REG_915 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29280_29311 BIT[31:0]

SMMU_SSD_REG_916 ADDRESS 0x4E50 R
SMMU_SSD_REG_916 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29312_29343 BIT[31:0]

SMMU_SSD_REG_917 ADDRESS 0x4E54 R
SMMU_SSD_REG_917 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29344_29375 BIT[31:0]

SMMU_SSD_REG_918 ADDRESS 0x4E58 R
SMMU_SSD_REG_918 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29376_29407 BIT[31:0]

SMMU_SSD_REG_919 ADDRESS 0x4E5C R
SMMU_SSD_REG_919 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29408_29439 BIT[31:0]

SMMU_SSD_REG_920 ADDRESS 0x4E60 R
SMMU_SSD_REG_920 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29440_29471 BIT[31:0]

SMMU_SSD_REG_921 ADDRESS 0x4E64 R
SMMU_SSD_REG_921 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29472_29503 BIT[31:0]

SMMU_SSD_REG_922 ADDRESS 0x4E68 R
SMMU_SSD_REG_922 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29504_29535 BIT[31:0]

SMMU_SSD_REG_923 ADDRESS 0x4E6C R
SMMU_SSD_REG_923 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29536_29567 BIT[31:0]

SMMU_SSD_REG_924 ADDRESS 0x4E70 R
SMMU_SSD_REG_924 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29568_29599 BIT[31:0]

SMMU_SSD_REG_925 ADDRESS 0x4E74 R
SMMU_SSD_REG_925 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29600_29631 BIT[31:0]

SMMU_SSD_REG_926 ADDRESS 0x4E78 R
SMMU_SSD_REG_926 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29632_29663 BIT[31:0]

SMMU_SSD_REG_927 ADDRESS 0x4E7C R
SMMU_SSD_REG_927 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29664_29695 BIT[31:0]

SMMU_SSD_REG_928 ADDRESS 0x4E80 R
SMMU_SSD_REG_928 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29696_29727 BIT[31:0]

SMMU_SSD_REG_929 ADDRESS 0x4E84 R
SMMU_SSD_REG_929 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29728_29759 BIT[31:0]

SMMU_SSD_REG_930 ADDRESS 0x4E88 R
SMMU_SSD_REG_930 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29760_29791 BIT[31:0]

SMMU_SSD_REG_931 ADDRESS 0x4E8C R
SMMU_SSD_REG_931 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29792_29823 BIT[31:0]

SMMU_SSD_REG_932 ADDRESS 0x4E90 R
SMMU_SSD_REG_932 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29824_29855 BIT[31:0]

SMMU_SSD_REG_933 ADDRESS 0x4E94 R
SMMU_SSD_REG_933 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29856_29887 BIT[31:0]

SMMU_SSD_REG_934 ADDRESS 0x4E98 R
SMMU_SSD_REG_934 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29888_29919 BIT[31:0]

SMMU_SSD_REG_935 ADDRESS 0x4E9C R
SMMU_SSD_REG_935 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29920_29951 BIT[31:0]

SMMU_SSD_REG_936 ADDRESS 0x4EA0 R
SMMU_SSD_REG_936 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29952_29983 BIT[31:0]

SMMU_SSD_REG_937 ADDRESS 0x4EA4 R
SMMU_SSD_REG_937 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_29984_30015 BIT[31:0]

SMMU_SSD_REG_938 ADDRESS 0x4EA8 R
SMMU_SSD_REG_938 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30016_30047 BIT[31:0]

SMMU_SSD_REG_939 ADDRESS 0x4EAC R
SMMU_SSD_REG_939 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30048_30079 BIT[31:0]

SMMU_SSD_REG_940 ADDRESS 0x4EB0 R
SMMU_SSD_REG_940 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30080_30111 BIT[31:0]

SMMU_SSD_REG_941 ADDRESS 0x4EB4 R
SMMU_SSD_REG_941 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30112_30143 BIT[31:0]

SMMU_SSD_REG_942 ADDRESS 0x4EB8 R
SMMU_SSD_REG_942 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30144_30175 BIT[31:0]

SMMU_SSD_REG_943 ADDRESS 0x4EBC R
SMMU_SSD_REG_943 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30176_30207 BIT[31:0]

SMMU_SSD_REG_944 ADDRESS 0x4EC0 R
SMMU_SSD_REG_944 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30208_30239 BIT[31:0]

SMMU_SSD_REG_945 ADDRESS 0x4EC4 R
SMMU_SSD_REG_945 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30240_30271 BIT[31:0]

SMMU_SSD_REG_946 ADDRESS 0x4EC8 R
SMMU_SSD_REG_946 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30272_30303 BIT[31:0]

SMMU_SSD_REG_947 ADDRESS 0x4ECC R
SMMU_SSD_REG_947 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30304_30335 BIT[31:0]

SMMU_SSD_REG_948 ADDRESS 0x4ED0 R
SMMU_SSD_REG_948 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30336_30367 BIT[31:0]

SMMU_SSD_REG_949 ADDRESS 0x4ED4 R
SMMU_SSD_REG_949 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30368_30399 BIT[31:0]

SMMU_SSD_REG_950 ADDRESS 0x4ED8 R
SMMU_SSD_REG_950 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30400_30431 BIT[31:0]

SMMU_SSD_REG_951 ADDRESS 0x4EDC R
SMMU_SSD_REG_951 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30432_30463 BIT[31:0]

SMMU_SSD_REG_952 ADDRESS 0x4EE0 R
SMMU_SSD_REG_952 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30464_30495 BIT[31:0]

SMMU_SSD_REG_953 ADDRESS 0x4EE4 R
SMMU_SSD_REG_953 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30496_30527 BIT[31:0]

SMMU_SSD_REG_954 ADDRESS 0x4EE8 R
SMMU_SSD_REG_954 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30528_30559 BIT[31:0]

SMMU_SSD_REG_955 ADDRESS 0x4EEC R
SMMU_SSD_REG_955 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30560_30591 BIT[31:0]

SMMU_SSD_REG_956 ADDRESS 0x4EF0 R
SMMU_SSD_REG_956 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30592_30623 BIT[31:0]

SMMU_SSD_REG_957 ADDRESS 0x4EF4 R
SMMU_SSD_REG_957 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30624_30655 BIT[31:0]

SMMU_SSD_REG_958 ADDRESS 0x4EF8 R
SMMU_SSD_REG_958 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30656_30687 BIT[31:0]

SMMU_SSD_REG_959 ADDRESS 0x4EFC R
SMMU_SSD_REG_959 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30688_30719 BIT[31:0]

SMMU_SSD_REG_960 ADDRESS 0x4F00 R
SMMU_SSD_REG_960 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30720_30751 BIT[31:0]

SMMU_SSD_REG_961 ADDRESS 0x4F04 R
SMMU_SSD_REG_961 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30752_30783 BIT[31:0]

SMMU_SSD_REG_962 ADDRESS 0x4F08 R
SMMU_SSD_REG_962 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30784_30815 BIT[31:0]

SMMU_SSD_REG_963 ADDRESS 0x4F0C R
SMMU_SSD_REG_963 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30816_30847 BIT[31:0]

SMMU_SSD_REG_964 ADDRESS 0x4F10 R
SMMU_SSD_REG_964 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30848_30879 BIT[31:0]

SMMU_SSD_REG_965 ADDRESS 0x4F14 R
SMMU_SSD_REG_965 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30880_30911 BIT[31:0]

SMMU_SSD_REG_966 ADDRESS 0x4F18 R
SMMU_SSD_REG_966 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30912_30943 BIT[31:0]

SMMU_SSD_REG_967 ADDRESS 0x4F1C R
SMMU_SSD_REG_967 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30944_30975 BIT[31:0]

SMMU_SSD_REG_968 ADDRESS 0x4F20 R
SMMU_SSD_REG_968 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_30976_31007 BIT[31:0]

SMMU_SSD_REG_969 ADDRESS 0x4F24 R
SMMU_SSD_REG_969 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31008_31039 BIT[31:0]

SMMU_SSD_REG_970 ADDRESS 0x4F28 R
SMMU_SSD_REG_970 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31040_31071 BIT[31:0]

SMMU_SSD_REG_971 ADDRESS 0x4F2C R
SMMU_SSD_REG_971 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31072_31103 BIT[31:0]

SMMU_SSD_REG_972 ADDRESS 0x4F30 R
SMMU_SSD_REG_972 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31104_31135 BIT[31:0]

SMMU_SSD_REG_973 ADDRESS 0x4F34 R
SMMU_SSD_REG_973 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31136_31167 BIT[31:0]

SMMU_SSD_REG_974 ADDRESS 0x4F38 R
SMMU_SSD_REG_974 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31168_31199 BIT[31:0]

SMMU_SSD_REG_975 ADDRESS 0x4F3C R
SMMU_SSD_REG_975 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31200_31231 BIT[31:0]

SMMU_SSD_REG_976 ADDRESS 0x4F40 R
SMMU_SSD_REG_976 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31232_31263 BIT[31:0]

SMMU_SSD_REG_977 ADDRESS 0x4F44 R
SMMU_SSD_REG_977 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31264_31295 BIT[31:0]

SMMU_SSD_REG_978 ADDRESS 0x4F48 R
SMMU_SSD_REG_978 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31296_31327 BIT[31:0]

SMMU_SSD_REG_979 ADDRESS 0x4F4C R
SMMU_SSD_REG_979 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31328_31359 BIT[31:0]

SMMU_SSD_REG_980 ADDRESS 0x4F50 R
SMMU_SSD_REG_980 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31360_31391 BIT[31:0]

SMMU_SSD_REG_981 ADDRESS 0x4F54 R
SMMU_SSD_REG_981 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31392_31423 BIT[31:0]

SMMU_SSD_REG_982 ADDRESS 0x4F58 R
SMMU_SSD_REG_982 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31424_31455 BIT[31:0]

SMMU_SSD_REG_983 ADDRESS 0x4F5C R
SMMU_SSD_REG_983 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31456_31487 BIT[31:0]

SMMU_SSD_REG_984 ADDRESS 0x4F60 R
SMMU_SSD_REG_984 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31488_31519 BIT[31:0]

SMMU_SSD_REG_985 ADDRESS 0x4F64 R
SMMU_SSD_REG_985 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31520_31551 BIT[31:0]

SMMU_SSD_REG_986 ADDRESS 0x4F68 R
SMMU_SSD_REG_986 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31552_31583 BIT[31:0]

SMMU_SSD_REG_987 ADDRESS 0x4F6C R
SMMU_SSD_REG_987 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31584_31615 BIT[31:0]

SMMU_SSD_REG_988 ADDRESS 0x4F70 R
SMMU_SSD_REG_988 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31616_31647 BIT[31:0]

SMMU_SSD_REG_989 ADDRESS 0x4F74 R
SMMU_SSD_REG_989 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31648_31679 BIT[31:0]

SMMU_SSD_REG_990 ADDRESS 0x4F78 R
SMMU_SSD_REG_990 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31680_31711 BIT[31:0]

SMMU_SSD_REG_991 ADDRESS 0x4F7C R
SMMU_SSD_REG_991 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31712_31743 BIT[31:0]

SMMU_SSD_REG_992 ADDRESS 0x4F80 R
SMMU_SSD_REG_992 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31744_31775 BIT[31:0]

SMMU_SSD_REG_993 ADDRESS 0x4F84 R
SMMU_SSD_REG_993 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31776_31807 BIT[31:0]

SMMU_SSD_REG_994 ADDRESS 0x4F88 R
SMMU_SSD_REG_994 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31808_31839 BIT[31:0]

SMMU_SSD_REG_995 ADDRESS 0x4F8C R
SMMU_SSD_REG_995 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31840_31871 BIT[31:0]

SMMU_SSD_REG_996 ADDRESS 0x4F90 R
SMMU_SSD_REG_996 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31872_31903 BIT[31:0]

SMMU_SSD_REG_997 ADDRESS 0x4F94 R
SMMU_SSD_REG_997 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31904_31935 BIT[31:0]

SMMU_SSD_REG_998 ADDRESS 0x4F98 R
SMMU_SSD_REG_998 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31936_31967 BIT[31:0]

SMMU_SSD_REG_999 ADDRESS 0x4F9C R
SMMU_SSD_REG_999 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_31968_31999 BIT[31:0]

SMMU_SSD_REG_1000 ADDRESS 0x4FA0 R
SMMU_SSD_REG_1000 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32000_32031 BIT[31:0]

SMMU_SSD_REG_1001 ADDRESS 0x4FA4 R
SMMU_SSD_REG_1001 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32032_32063 BIT[31:0]

SMMU_SSD_REG_1002 ADDRESS 0x4FA8 R
SMMU_SSD_REG_1002 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32064_32095 BIT[31:0]

SMMU_SSD_REG_1003 ADDRESS 0x4FAC R
SMMU_SSD_REG_1003 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32096_32127 BIT[31:0]

SMMU_SSD_REG_1004 ADDRESS 0x4FB0 R
SMMU_SSD_REG_1004 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32128_32159 BIT[31:0]

SMMU_SSD_REG_1005 ADDRESS 0x4FB4 R
SMMU_SSD_REG_1005 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32160_32191 BIT[31:0]

SMMU_SSD_REG_1006 ADDRESS 0x4FB8 R
SMMU_SSD_REG_1006 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32192_32223 BIT[31:0]

SMMU_SSD_REG_1007 ADDRESS 0x4FBC R
SMMU_SSD_REG_1007 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32224_32255 BIT[31:0]

SMMU_SSD_REG_1008 ADDRESS 0x4FC0 R
SMMU_SSD_REG_1008 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32256_32287 BIT[31:0]

SMMU_SSD_REG_1009 ADDRESS 0x4FC4 R
SMMU_SSD_REG_1009 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32288_32319 BIT[31:0]

SMMU_SSD_REG_1010 ADDRESS 0x4FC8 R
SMMU_SSD_REG_1010 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32320_32351 BIT[31:0]

SMMU_SSD_REG_1011 ADDRESS 0x4FCC R
SMMU_SSD_REG_1011 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32352_32383 BIT[31:0]

SMMU_SSD_REG_1012 ADDRESS 0x4FD0 R
SMMU_SSD_REG_1012 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32384_32415 BIT[31:0]

SMMU_SSD_REG_1013 ADDRESS 0x4FD4 R
SMMU_SSD_REG_1013 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32416_32447 BIT[31:0]

SMMU_SSD_REG_1014 ADDRESS 0x4FD8 R
SMMU_SSD_REG_1014 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32448_32479 BIT[31:0]

SMMU_SSD_REG_1015 ADDRESS 0x4FDC R
SMMU_SSD_REG_1015 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32480_32511 BIT[31:0]

SMMU_SSD_REG_1016 ADDRESS 0x4FE0 R
SMMU_SSD_REG_1016 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32512_32543 BIT[31:0]

SMMU_SSD_REG_1017 ADDRESS 0x4FE4 R
SMMU_SSD_REG_1017 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32544_32575 BIT[31:0]

SMMU_SSD_REG_1018 ADDRESS 0x4FE8 R
SMMU_SSD_REG_1018 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32576_32607 BIT[31:0]

SMMU_SSD_REG_1019 ADDRESS 0x4FEC R
SMMU_SSD_REG_1019 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32608_32639 BIT[31:0]

SMMU_SSD_REG_1020 ADDRESS 0x4FF0 R
SMMU_SSD_REG_1020 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32640_32671 BIT[31:0]

SMMU_SSD_REG_1021 ADDRESS 0x4FF4 R
SMMU_SSD_REG_1021 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32672_32703 BIT[31:0]

SMMU_SSD_REG_1022 ADDRESS 0x4FF8 R
SMMU_SSD_REG_1022 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32704_32735 BIT[31:0]

SMMU_SSD_REG_1023 ADDRESS 0x4FFC R
SMMU_SSD_REG_1023 RESET_VALUE 0xFFFFFFFF
	SSD_INDEX_32736_32767 BIT[31:0]

SMMU_CB0_SCTLR ADDRESS 0x10000 RW
--PRAGMA BANKED secure
SMMU_CB0_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB1_SCTLR ADDRESS 0x11000 RW
--PRAGMA BANKED secure
SMMU_CB1_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB2_SCTLR ADDRESS 0x12000 RW
--PRAGMA BANKED secure
SMMU_CB2_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB3_SCTLR ADDRESS 0x13000 RW
--PRAGMA BANKED secure
SMMU_CB3_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB4_SCTLR ADDRESS 0x14000 RW
--PRAGMA BANKED secure
SMMU_CB4_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB5_SCTLR ADDRESS 0x15000 RW
--PRAGMA BANKED secure
SMMU_CB5_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB6_SCTLR ADDRESS 0x16000 RW
--PRAGMA BANKED secure
SMMU_CB6_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB7_SCTLR ADDRESS 0x17000 RW
--PRAGMA BANKED secure
SMMU_CB7_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB8_SCTLR ADDRESS 0x18000 RW
--PRAGMA BANKED secure
SMMU_CB8_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB9_SCTLR ADDRESS 0x19000 RW
--PRAGMA BANKED secure
SMMU_CB9_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB10_SCTLR ADDRESS 0x1A000 RW
--PRAGMA BANKED secure
SMMU_CB10_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB11_SCTLR ADDRESS 0x1B000 RW
--PRAGMA BANKED secure
SMMU_CB11_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB12_SCTLR ADDRESS 0x1C000 RW
--PRAGMA BANKED secure
SMMU_CB12_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB13_SCTLR ADDRESS 0x1D000 RW
--PRAGMA BANKED secure
SMMU_CB13_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB14_SCTLR ADDRESS 0x1E000 RW
--PRAGMA BANKED secure
SMMU_CB14_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB15_SCTLR ADDRESS 0x1F000 RW
--PRAGMA BANKED secure
SMMU_CB15_SCTLR RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB0_ACTLR ADDRESS 0x10004 RW
--PRAGMA BANKED secure
SMMU_CB0_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB1_ACTLR ADDRESS 0x11004 RW
--PRAGMA BANKED secure
SMMU_CB1_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB2_ACTLR ADDRESS 0x12004 RW
--PRAGMA BANKED secure
SMMU_CB2_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB3_ACTLR ADDRESS 0x13004 RW
--PRAGMA BANKED secure
SMMU_CB3_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB4_ACTLR ADDRESS 0x14004 RW
--PRAGMA BANKED secure
SMMU_CB4_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB5_ACTLR ADDRESS 0x15004 RW
--PRAGMA BANKED secure
SMMU_CB5_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB6_ACTLR ADDRESS 0x16004 RW
--PRAGMA BANKED secure
SMMU_CB6_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB7_ACTLR ADDRESS 0x17004 RW
--PRAGMA BANKED secure
SMMU_CB7_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB8_ACTLR ADDRESS 0x18004 RW
--PRAGMA BANKED secure
SMMU_CB8_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB9_ACTLR ADDRESS 0x19004 RW
--PRAGMA BANKED secure
SMMU_CB9_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB10_ACTLR ADDRESS 0x1A004 RW
--PRAGMA BANKED secure
SMMU_CB10_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB11_ACTLR ADDRESS 0x1B004 RW
--PRAGMA BANKED secure
SMMU_CB11_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB12_ACTLR ADDRESS 0x1C004 RW
--PRAGMA BANKED secure
SMMU_CB12_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB13_ACTLR ADDRESS 0x1D004 RW
--PRAGMA BANKED secure
SMMU_CB13_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB14_ACTLR ADDRESS 0x1E004 RW
--PRAGMA BANKED secure
SMMU_CB14_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB15_ACTLR ADDRESS 0x1F004 RW
--PRAGMA BANKED secure
SMMU_CB15_ACTLR RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB0_RESUME ADDRESS 0x10008 W
--PRAGMA BANKED secure
SMMU_CB0_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB1_RESUME ADDRESS 0x11008 W
--PRAGMA BANKED secure
SMMU_CB1_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB2_RESUME ADDRESS 0x12008 W
--PRAGMA BANKED secure
SMMU_CB2_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB3_RESUME ADDRESS 0x13008 W
--PRAGMA BANKED secure
SMMU_CB3_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB4_RESUME ADDRESS 0x14008 W
--PRAGMA BANKED secure
SMMU_CB4_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB5_RESUME ADDRESS 0x15008 W
--PRAGMA BANKED secure
SMMU_CB5_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB6_RESUME ADDRESS 0x16008 W
--PRAGMA BANKED secure
SMMU_CB6_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB7_RESUME ADDRESS 0x17008 W
--PRAGMA BANKED secure
SMMU_CB7_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB8_RESUME ADDRESS 0x18008 W
--PRAGMA BANKED secure
SMMU_CB8_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB9_RESUME ADDRESS 0x19008 W
--PRAGMA BANKED secure
SMMU_CB9_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB10_RESUME ADDRESS 0x1A008 W
--PRAGMA BANKED secure
SMMU_CB10_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB11_RESUME ADDRESS 0x1B008 W
--PRAGMA BANKED secure
SMMU_CB11_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB12_RESUME ADDRESS 0x1C008 W
--PRAGMA BANKED secure
SMMU_CB12_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB13_RESUME ADDRESS 0x1D008 W
--PRAGMA BANKED secure
SMMU_CB13_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB14_RESUME ADDRESS 0x1E008 W
--PRAGMA BANKED secure
SMMU_CB14_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB15_RESUME ADDRESS 0x1F008 W
--PRAGMA BANKED secure
SMMU_CB15_RESUME RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB0_TTBCR2 ADDRESS 0x10010 RW
--PRAGMA BANKED secure
SMMU_CB0_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB1_TTBCR2 ADDRESS 0x11010 RW
--PRAGMA BANKED secure
SMMU_CB1_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB2_TTBCR2 ADDRESS 0x12010 RW
--PRAGMA BANKED secure
SMMU_CB2_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB3_TTBCR2 ADDRESS 0x13010 RW
--PRAGMA BANKED secure
SMMU_CB3_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB4_TTBCR2 ADDRESS 0x14010 RW
--PRAGMA BANKED secure
SMMU_CB4_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB5_TTBCR2 ADDRESS 0x15010 RW
--PRAGMA BANKED secure
SMMU_CB5_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB6_TTBCR2 ADDRESS 0x16010 RW
--PRAGMA BANKED secure
SMMU_CB6_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB7_TTBCR2 ADDRESS 0x17010 RW
--PRAGMA BANKED secure
SMMU_CB7_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB8_TTBCR2 ADDRESS 0x18010 RW
--PRAGMA BANKED secure
SMMU_CB8_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB9_TTBCR2 ADDRESS 0x19010 RW
--PRAGMA BANKED secure
SMMU_CB9_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB10_TTBCR2 ADDRESS 0x1A010 RW
--PRAGMA BANKED secure
SMMU_CB10_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB11_TTBCR2 ADDRESS 0x1B010 RW
--PRAGMA BANKED secure
SMMU_CB11_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB12_TTBCR2 ADDRESS 0x1C010 RW
--PRAGMA BANKED secure
SMMU_CB12_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB13_TTBCR2 ADDRESS 0x1D010 RW
--PRAGMA BANKED secure
SMMU_CB13_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB14_TTBCR2 ADDRESS 0x1E010 RW
--PRAGMA BANKED secure
SMMU_CB14_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB15_TTBCR2 ADDRESS 0x1F010 RW
--PRAGMA BANKED secure
SMMU_CB15_TTBCR2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB0_TTBR0_LOW ADDRESS 0x10020 RW
--PRAGMA BANKED secure
SMMU_CB0_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB1_TTBR0_LOW ADDRESS 0x11020 RW
--PRAGMA BANKED secure
SMMU_CB1_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB2_TTBR0_LOW ADDRESS 0x12020 RW
--PRAGMA BANKED secure
SMMU_CB2_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB3_TTBR0_LOW ADDRESS 0x13020 RW
--PRAGMA BANKED secure
SMMU_CB3_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB4_TTBR0_LOW ADDRESS 0x14020 RW
--PRAGMA BANKED secure
SMMU_CB4_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB5_TTBR0_LOW ADDRESS 0x15020 RW
--PRAGMA BANKED secure
SMMU_CB5_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB6_TTBR0_LOW ADDRESS 0x16020 RW
--PRAGMA BANKED secure
SMMU_CB6_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB7_TTBR0_LOW ADDRESS 0x17020 RW
--PRAGMA BANKED secure
SMMU_CB7_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB8_TTBR0_LOW ADDRESS 0x18020 RW
--PRAGMA BANKED secure
SMMU_CB8_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB9_TTBR0_LOW ADDRESS 0x19020 RW
--PRAGMA BANKED secure
SMMU_CB9_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB10_TTBR0_LOW ADDRESS 0x1A020 RW
--PRAGMA BANKED secure
SMMU_CB10_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB11_TTBR0_LOW ADDRESS 0x1B020 RW
--PRAGMA BANKED secure
SMMU_CB11_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB12_TTBR0_LOW ADDRESS 0x1C020 RW
--PRAGMA BANKED secure
SMMU_CB12_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB13_TTBR0_LOW ADDRESS 0x1D020 RW
--PRAGMA BANKED secure
SMMU_CB13_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB14_TTBR0_LOW ADDRESS 0x1E020 RW
--PRAGMA BANKED secure
SMMU_CB14_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB15_TTBR0_LOW ADDRESS 0x1F020 RW
--PRAGMA BANKED secure
SMMU_CB15_TTBR0_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB0_TTBR0_HIGH ADDRESS 0x10024 RW
--PRAGMA BANKED secure
SMMU_CB0_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB1_TTBR0_HIGH ADDRESS 0x11024 RW
--PRAGMA BANKED secure
SMMU_CB1_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB2_TTBR0_HIGH ADDRESS 0x12024 RW
--PRAGMA BANKED secure
SMMU_CB2_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB3_TTBR0_HIGH ADDRESS 0x13024 RW
--PRAGMA BANKED secure
SMMU_CB3_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB4_TTBR0_HIGH ADDRESS 0x14024 RW
--PRAGMA BANKED secure
SMMU_CB4_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB5_TTBR0_HIGH ADDRESS 0x15024 RW
--PRAGMA BANKED secure
SMMU_CB5_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB6_TTBR0_HIGH ADDRESS 0x16024 RW
--PRAGMA BANKED secure
SMMU_CB6_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB7_TTBR0_HIGH ADDRESS 0x17024 RW
--PRAGMA BANKED secure
SMMU_CB7_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB8_TTBR0_HIGH ADDRESS 0x18024 RW
--PRAGMA BANKED secure
SMMU_CB8_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB9_TTBR0_HIGH ADDRESS 0x19024 RW
--PRAGMA BANKED secure
SMMU_CB9_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB10_TTBR0_HIGH ADDRESS 0x1A024 RW
--PRAGMA BANKED secure
SMMU_CB10_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB11_TTBR0_HIGH ADDRESS 0x1B024 RW
--PRAGMA BANKED secure
SMMU_CB11_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB12_TTBR0_HIGH ADDRESS 0x1C024 RW
--PRAGMA BANKED secure
SMMU_CB12_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB13_TTBR0_HIGH ADDRESS 0x1D024 RW
--PRAGMA BANKED secure
SMMU_CB13_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB14_TTBR0_HIGH ADDRESS 0x1E024 RW
--PRAGMA BANKED secure
SMMU_CB14_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB15_TTBR0_HIGH ADDRESS 0x1F024 RW
--PRAGMA BANKED secure
SMMU_CB15_TTBR0_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB0_TTBR1_LOW ADDRESS 0x10028 RW
--PRAGMA BANKED secure
SMMU_CB0_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB1_TTBR1_LOW ADDRESS 0x11028 RW
--PRAGMA BANKED secure
SMMU_CB1_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB2_TTBR1_LOW ADDRESS 0x12028 RW
--PRAGMA BANKED secure
SMMU_CB2_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB3_TTBR1_LOW ADDRESS 0x13028 RW
--PRAGMA BANKED secure
SMMU_CB3_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB4_TTBR1_LOW ADDRESS 0x14028 RW
--PRAGMA BANKED secure
SMMU_CB4_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB5_TTBR1_LOW ADDRESS 0x15028 RW
--PRAGMA BANKED secure
SMMU_CB5_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB6_TTBR1_LOW ADDRESS 0x16028 RW
--PRAGMA BANKED secure
SMMU_CB6_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB7_TTBR1_LOW ADDRESS 0x17028 RW
--PRAGMA BANKED secure
SMMU_CB7_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB8_TTBR1_LOW ADDRESS 0x18028 RW
--PRAGMA BANKED secure
SMMU_CB8_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB9_TTBR1_LOW ADDRESS 0x19028 RW
--PRAGMA BANKED secure
SMMU_CB9_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB10_TTBR1_LOW ADDRESS 0x1A028 RW
--PRAGMA BANKED secure
SMMU_CB10_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB11_TTBR1_LOW ADDRESS 0x1B028 RW
--PRAGMA BANKED secure
SMMU_CB11_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB12_TTBR1_LOW ADDRESS 0x1C028 RW
--PRAGMA BANKED secure
SMMU_CB12_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB13_TTBR1_LOW ADDRESS 0x1D028 RW
--PRAGMA BANKED secure
SMMU_CB13_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB14_TTBR1_LOW ADDRESS 0x1E028 RW
--PRAGMA BANKED secure
SMMU_CB14_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB15_TTBR1_LOW ADDRESS 0x1F028 RW
--PRAGMA BANKED secure
SMMU_CB15_TTBR1_LOW RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB0_TTBR1_HIGH ADDRESS 0x1002C RW
--PRAGMA BANKED secure
SMMU_CB0_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB1_TTBR1_HIGH ADDRESS 0x1102C RW
--PRAGMA BANKED secure
SMMU_CB1_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB2_TTBR1_HIGH ADDRESS 0x1202C RW
--PRAGMA BANKED secure
SMMU_CB2_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB3_TTBR1_HIGH ADDRESS 0x1302C RW
--PRAGMA BANKED secure
SMMU_CB3_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB4_TTBR1_HIGH ADDRESS 0x1402C RW
--PRAGMA BANKED secure
SMMU_CB4_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB5_TTBR1_HIGH ADDRESS 0x1502C RW
--PRAGMA BANKED secure
SMMU_CB5_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB6_TTBR1_HIGH ADDRESS 0x1602C RW
--PRAGMA BANKED secure
SMMU_CB6_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB7_TTBR1_HIGH ADDRESS 0x1702C RW
--PRAGMA BANKED secure
SMMU_CB7_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB8_TTBR1_HIGH ADDRESS 0x1802C RW
--PRAGMA BANKED secure
SMMU_CB8_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB9_TTBR1_HIGH ADDRESS 0x1902C RW
--PRAGMA BANKED secure
SMMU_CB9_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB10_TTBR1_HIGH ADDRESS 0x1A02C RW
--PRAGMA BANKED secure
SMMU_CB10_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB11_TTBR1_HIGH ADDRESS 0x1B02C RW
--PRAGMA BANKED secure
SMMU_CB11_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB12_TTBR1_HIGH ADDRESS 0x1C02C RW
--PRAGMA BANKED secure
SMMU_CB12_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB13_TTBR1_HIGH ADDRESS 0x1D02C RW
--PRAGMA BANKED secure
SMMU_CB13_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB14_TTBR1_HIGH ADDRESS 0x1E02C RW
--PRAGMA BANKED secure
SMMU_CB14_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB15_TTBR1_HIGH ADDRESS 0x1F02C RW
--PRAGMA BANKED secure
SMMU_CB15_TTBR1_HIGH RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB0_TTBCR_LPAE ADDRESS 0x10030 RW
--PRAGMA BANKED secure
SMMU_CB0_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB1_TTBCR_LPAE ADDRESS 0x11030 RW
--PRAGMA BANKED secure
SMMU_CB1_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB2_TTBCR_LPAE ADDRESS 0x12030 RW
--PRAGMA BANKED secure
SMMU_CB2_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB3_TTBCR_LPAE ADDRESS 0x13030 RW
--PRAGMA BANKED secure
SMMU_CB3_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB4_TTBCR_LPAE ADDRESS 0x14030 RW
--PRAGMA BANKED secure
SMMU_CB4_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB5_TTBCR_LPAE ADDRESS 0x15030 RW
--PRAGMA BANKED secure
SMMU_CB5_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB6_TTBCR_LPAE ADDRESS 0x16030 RW
--PRAGMA BANKED secure
SMMU_CB6_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB7_TTBCR_LPAE ADDRESS 0x17030 RW
--PRAGMA BANKED secure
SMMU_CB7_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB8_TTBCR_LPAE ADDRESS 0x18030 RW
--PRAGMA BANKED secure
SMMU_CB8_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB9_TTBCR_LPAE ADDRESS 0x19030 RW
--PRAGMA BANKED secure
SMMU_CB9_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB10_TTBCR_LPAE ADDRESS 0x1A030 RW
--PRAGMA BANKED secure
SMMU_CB10_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB11_TTBCR_LPAE ADDRESS 0x1B030 RW
--PRAGMA BANKED secure
SMMU_CB11_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB12_TTBCR_LPAE ADDRESS 0x1C030 RW
--PRAGMA BANKED secure
SMMU_CB12_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB13_TTBCR_LPAE ADDRESS 0x1D030 RW
--PRAGMA BANKED secure
SMMU_CB13_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB14_TTBCR_LPAE ADDRESS 0x1E030 RW
--PRAGMA BANKED secure
SMMU_CB14_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB15_TTBCR_LPAE ADDRESS 0x1F030 RW
--PRAGMA BANKED secure
SMMU_CB15_TTBCR_LPAE RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB0_CONTEXTIDR ADDRESS 0x10034 RW
--PRAGMA BANKED secure
SMMU_CB0_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB1_CONTEXTIDR ADDRESS 0x11034 RW
--PRAGMA BANKED secure
SMMU_CB1_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB2_CONTEXTIDR ADDRESS 0x12034 RW
--PRAGMA BANKED secure
SMMU_CB2_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB3_CONTEXTIDR ADDRESS 0x13034 RW
--PRAGMA BANKED secure
SMMU_CB3_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB4_CONTEXTIDR ADDRESS 0x14034 RW
--PRAGMA BANKED secure
SMMU_CB4_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB5_CONTEXTIDR ADDRESS 0x15034 RW
--PRAGMA BANKED secure
SMMU_CB5_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB6_CONTEXTIDR ADDRESS 0x16034 RW
--PRAGMA BANKED secure
SMMU_CB6_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB7_CONTEXTIDR ADDRESS 0x17034 RW
--PRAGMA BANKED secure
SMMU_CB7_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB8_CONTEXTIDR ADDRESS 0x18034 RW
--PRAGMA BANKED secure
SMMU_CB8_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB9_CONTEXTIDR ADDRESS 0x19034 RW
--PRAGMA BANKED secure
SMMU_CB9_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB10_CONTEXTIDR ADDRESS 0x1A034 RW
--PRAGMA BANKED secure
SMMU_CB10_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB11_CONTEXTIDR ADDRESS 0x1B034 RW
--PRAGMA BANKED secure
SMMU_CB11_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB12_CONTEXTIDR ADDRESS 0x1C034 RW
--PRAGMA BANKED secure
SMMU_CB12_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB13_CONTEXTIDR ADDRESS 0x1D034 RW
--PRAGMA BANKED secure
SMMU_CB13_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB14_CONTEXTIDR ADDRESS 0x1E034 RW
--PRAGMA BANKED secure
SMMU_CB14_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB15_CONTEXTIDR ADDRESS 0x1F034 RW
--PRAGMA BANKED secure
SMMU_CB15_CONTEXTIDR RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB0_PRRR_MAIR0 ADDRESS 0x10038 RW
--PRAGMA BANKED secure
SMMU_CB0_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB1_PRRR_MAIR0 ADDRESS 0x11038 RW
--PRAGMA BANKED secure
SMMU_CB1_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB2_PRRR_MAIR0 ADDRESS 0x12038 RW
--PRAGMA BANKED secure
SMMU_CB2_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB3_PRRR_MAIR0 ADDRESS 0x13038 RW
--PRAGMA BANKED secure
SMMU_CB3_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB4_PRRR_MAIR0 ADDRESS 0x14038 RW
--PRAGMA BANKED secure
SMMU_CB4_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB5_PRRR_MAIR0 ADDRESS 0x15038 RW
--PRAGMA BANKED secure
SMMU_CB5_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB6_PRRR_MAIR0 ADDRESS 0x16038 RW
--PRAGMA BANKED secure
SMMU_CB6_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB7_PRRR_MAIR0 ADDRESS 0x17038 RW
--PRAGMA BANKED secure
SMMU_CB7_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB8_PRRR_MAIR0 ADDRESS 0x18038 RW
--PRAGMA BANKED secure
SMMU_CB8_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB9_PRRR_MAIR0 ADDRESS 0x19038 RW
--PRAGMA BANKED secure
SMMU_CB9_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB10_PRRR_MAIR0 ADDRESS 0x1A038 RW
--PRAGMA BANKED secure
SMMU_CB10_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB11_PRRR_MAIR0 ADDRESS 0x1B038 RW
--PRAGMA BANKED secure
SMMU_CB11_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB12_PRRR_MAIR0 ADDRESS 0x1C038 RW
--PRAGMA BANKED secure
SMMU_CB12_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB13_PRRR_MAIR0 ADDRESS 0x1D038 RW
--PRAGMA BANKED secure
SMMU_CB13_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB14_PRRR_MAIR0 ADDRESS 0x1E038 RW
--PRAGMA BANKED secure
SMMU_CB14_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB15_PRRR_MAIR0 ADDRESS 0x1F038 RW
--PRAGMA BANKED secure
SMMU_CB15_PRRR_MAIR0 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB0_NMRR_MAIR1 ADDRESS 0x1003C RW
--PRAGMA BANKED secure
SMMU_CB0_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB1_NMRR_MAIR1 ADDRESS 0x1103C RW
--PRAGMA BANKED secure
SMMU_CB1_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB2_NMRR_MAIR1 ADDRESS 0x1203C RW
--PRAGMA BANKED secure
SMMU_CB2_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB3_NMRR_MAIR1 ADDRESS 0x1303C RW
--PRAGMA BANKED secure
SMMU_CB3_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB4_NMRR_MAIR1 ADDRESS 0x1403C RW
--PRAGMA BANKED secure
SMMU_CB4_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB5_NMRR_MAIR1 ADDRESS 0x1503C RW
--PRAGMA BANKED secure
SMMU_CB5_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB6_NMRR_MAIR1 ADDRESS 0x1603C RW
--PRAGMA BANKED secure
SMMU_CB6_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB7_NMRR_MAIR1 ADDRESS 0x1703C RW
--PRAGMA BANKED secure
SMMU_CB7_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB8_NMRR_MAIR1 ADDRESS 0x1803C RW
--PRAGMA BANKED secure
SMMU_CB8_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB9_NMRR_MAIR1 ADDRESS 0x1903C RW
--PRAGMA BANKED secure
SMMU_CB9_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB10_NMRR_MAIR1 ADDRESS 0x1A03C RW
--PRAGMA BANKED secure
SMMU_CB10_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB11_NMRR_MAIR1 ADDRESS 0x1B03C RW
--PRAGMA BANKED secure
SMMU_CB11_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB12_NMRR_MAIR1 ADDRESS 0x1C03C RW
--PRAGMA BANKED secure
SMMU_CB12_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB13_NMRR_MAIR1 ADDRESS 0x1D03C RW
--PRAGMA BANKED secure
SMMU_CB13_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB14_NMRR_MAIR1 ADDRESS 0x1E03C RW
--PRAGMA BANKED secure
SMMU_CB14_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB15_NMRR_MAIR1 ADDRESS 0x1F03C RW
--PRAGMA BANKED secure
SMMU_CB15_NMRR_MAIR1 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB0_FSR ADDRESS 0x10058 W
--PRAGMA BANKED secure
SMMU_CB0_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB1_FSR ADDRESS 0x11058 W
--PRAGMA BANKED secure
SMMU_CB1_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB2_FSR ADDRESS 0x12058 W
--PRAGMA BANKED secure
SMMU_CB2_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB3_FSR ADDRESS 0x13058 W
--PRAGMA BANKED secure
SMMU_CB3_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB4_FSR ADDRESS 0x14058 W
--PRAGMA BANKED secure
SMMU_CB4_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB5_FSR ADDRESS 0x15058 W
--PRAGMA BANKED secure
SMMU_CB5_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB6_FSR ADDRESS 0x16058 W
--PRAGMA BANKED secure
SMMU_CB6_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB7_FSR ADDRESS 0x17058 W
--PRAGMA BANKED secure
SMMU_CB7_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB8_FSR ADDRESS 0x18058 W
--PRAGMA BANKED secure
SMMU_CB8_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB9_FSR ADDRESS 0x19058 W
--PRAGMA BANKED secure
SMMU_CB9_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB10_FSR ADDRESS 0x1A058 W
--PRAGMA BANKED secure
SMMU_CB10_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB11_FSR ADDRESS 0x1B058 W
--PRAGMA BANKED secure
SMMU_CB11_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB12_FSR ADDRESS 0x1C058 W
--PRAGMA BANKED secure
SMMU_CB12_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB13_FSR ADDRESS 0x1D058 W
--PRAGMA BANKED secure
SMMU_CB13_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB14_FSR ADDRESS 0x1E058 W
--PRAGMA BANKED secure
SMMU_CB14_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB15_FSR ADDRESS 0x1F058 W
--PRAGMA BANKED secure
SMMU_CB15_FSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB0_FSRRESTORE ADDRESS 0x1005C W
--PRAGMA BANKED secure
SMMU_CB0_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB1_FSRRESTORE ADDRESS 0x1105C W
--PRAGMA BANKED secure
SMMU_CB1_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB2_FSRRESTORE ADDRESS 0x1205C W
--PRAGMA BANKED secure
SMMU_CB2_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB3_FSRRESTORE ADDRESS 0x1305C W
--PRAGMA BANKED secure
SMMU_CB3_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB4_FSRRESTORE ADDRESS 0x1405C W
--PRAGMA BANKED secure
SMMU_CB4_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB5_FSRRESTORE ADDRESS 0x1505C W
--PRAGMA BANKED secure
SMMU_CB5_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB6_FSRRESTORE ADDRESS 0x1605C W
--PRAGMA BANKED secure
SMMU_CB6_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB7_FSRRESTORE ADDRESS 0x1705C W
--PRAGMA BANKED secure
SMMU_CB7_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB8_FSRRESTORE ADDRESS 0x1805C W
--PRAGMA BANKED secure
SMMU_CB8_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB9_FSRRESTORE ADDRESS 0x1905C W
--PRAGMA BANKED secure
SMMU_CB9_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB10_FSRRESTORE ADDRESS 0x1A05C W
--PRAGMA BANKED secure
SMMU_CB10_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB11_FSRRESTORE ADDRESS 0x1B05C W
--PRAGMA BANKED secure
SMMU_CB11_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB12_FSRRESTORE ADDRESS 0x1C05C W
--PRAGMA BANKED secure
SMMU_CB12_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB13_FSRRESTORE ADDRESS 0x1D05C W
--PRAGMA BANKED secure
SMMU_CB13_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB14_FSRRESTORE ADDRESS 0x1E05C W
--PRAGMA BANKED secure
SMMU_CB14_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB15_FSRRESTORE ADDRESS 0x1F05C W
--PRAGMA BANKED secure
SMMU_CB15_FSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB0_FAR_LOW ADDRESS 0x10060 RW
--PRAGMA BANKED secure
SMMU_CB0_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB1_FAR_LOW ADDRESS 0x11060 RW
--PRAGMA BANKED secure
SMMU_CB1_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB2_FAR_LOW ADDRESS 0x12060 RW
--PRAGMA BANKED secure
SMMU_CB2_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB3_FAR_LOW ADDRESS 0x13060 RW
--PRAGMA BANKED secure
SMMU_CB3_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB4_FAR_LOW ADDRESS 0x14060 RW
--PRAGMA BANKED secure
SMMU_CB4_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB5_FAR_LOW ADDRESS 0x15060 RW
--PRAGMA BANKED secure
SMMU_CB5_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB6_FAR_LOW ADDRESS 0x16060 RW
--PRAGMA BANKED secure
SMMU_CB6_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB7_FAR_LOW ADDRESS 0x17060 RW
--PRAGMA BANKED secure
SMMU_CB7_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB8_FAR_LOW ADDRESS 0x18060 RW
--PRAGMA BANKED secure
SMMU_CB8_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB9_FAR_LOW ADDRESS 0x19060 RW
--PRAGMA BANKED secure
SMMU_CB9_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB10_FAR_LOW ADDRESS 0x1A060 RW
--PRAGMA BANKED secure
SMMU_CB10_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB11_FAR_LOW ADDRESS 0x1B060 RW
--PRAGMA BANKED secure
SMMU_CB11_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB12_FAR_LOW ADDRESS 0x1C060 RW
--PRAGMA BANKED secure
SMMU_CB12_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB13_FAR_LOW ADDRESS 0x1D060 RW
--PRAGMA BANKED secure
SMMU_CB13_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB14_FAR_LOW ADDRESS 0x1E060 RW
--PRAGMA BANKED secure
SMMU_CB14_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB15_FAR_LOW ADDRESS 0x1F060 RW
--PRAGMA BANKED secure
SMMU_CB15_FAR_LOW RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB0_FAR_HIGH ADDRESS 0x10064 RW
--PRAGMA BANKED secure
SMMU_CB0_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB1_FAR_HIGH ADDRESS 0x11064 RW
--PRAGMA BANKED secure
SMMU_CB1_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB2_FAR_HIGH ADDRESS 0x12064 RW
--PRAGMA BANKED secure
SMMU_CB2_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB3_FAR_HIGH ADDRESS 0x13064 RW
--PRAGMA BANKED secure
SMMU_CB3_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB4_FAR_HIGH ADDRESS 0x14064 RW
--PRAGMA BANKED secure
SMMU_CB4_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB5_FAR_HIGH ADDRESS 0x15064 RW
--PRAGMA BANKED secure
SMMU_CB5_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB6_FAR_HIGH ADDRESS 0x16064 RW
--PRAGMA BANKED secure
SMMU_CB6_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB7_FAR_HIGH ADDRESS 0x17064 RW
--PRAGMA BANKED secure
SMMU_CB7_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB8_FAR_HIGH ADDRESS 0x18064 RW
--PRAGMA BANKED secure
SMMU_CB8_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB9_FAR_HIGH ADDRESS 0x19064 RW
--PRAGMA BANKED secure
SMMU_CB9_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB10_FAR_HIGH ADDRESS 0x1A064 RW
--PRAGMA BANKED secure
SMMU_CB10_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB11_FAR_HIGH ADDRESS 0x1B064 RW
--PRAGMA BANKED secure
SMMU_CB11_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB12_FAR_HIGH ADDRESS 0x1C064 RW
--PRAGMA BANKED secure
SMMU_CB12_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB13_FAR_HIGH ADDRESS 0x1D064 RW
--PRAGMA BANKED secure
SMMU_CB13_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB14_FAR_HIGH ADDRESS 0x1E064 RW
--PRAGMA BANKED secure
SMMU_CB14_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB15_FAR_HIGH ADDRESS 0x1F064 RW
--PRAGMA BANKED secure
SMMU_CB15_FAR_HIGH RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB0_FSYNR0 ADDRESS 0x10068 RW
--PRAGMA BANKED secure
SMMU_CB0_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB1_FSYNR0 ADDRESS 0x11068 RW
--PRAGMA BANKED secure
SMMU_CB1_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB2_FSYNR0 ADDRESS 0x12068 RW
--PRAGMA BANKED secure
SMMU_CB2_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB3_FSYNR0 ADDRESS 0x13068 RW
--PRAGMA BANKED secure
SMMU_CB3_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB4_FSYNR0 ADDRESS 0x14068 RW
--PRAGMA BANKED secure
SMMU_CB4_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB5_FSYNR0 ADDRESS 0x15068 RW
--PRAGMA BANKED secure
SMMU_CB5_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB6_FSYNR0 ADDRESS 0x16068 RW
--PRAGMA BANKED secure
SMMU_CB6_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB7_FSYNR0 ADDRESS 0x17068 RW
--PRAGMA BANKED secure
SMMU_CB7_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB8_FSYNR0 ADDRESS 0x18068 RW
--PRAGMA BANKED secure
SMMU_CB8_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB9_FSYNR0 ADDRESS 0x19068 RW
--PRAGMA BANKED secure
SMMU_CB9_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB10_FSYNR0 ADDRESS 0x1A068 RW
--PRAGMA BANKED secure
SMMU_CB10_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB11_FSYNR0 ADDRESS 0x1B068 RW
--PRAGMA BANKED secure
SMMU_CB11_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB12_FSYNR0 ADDRESS 0x1C068 RW
--PRAGMA BANKED secure
SMMU_CB12_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB13_FSYNR0 ADDRESS 0x1D068 RW
--PRAGMA BANKED secure
SMMU_CB13_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB14_FSYNR0 ADDRESS 0x1E068 RW
--PRAGMA BANKED secure
SMMU_CB14_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB15_FSYNR0 ADDRESS 0x1F068 RW
--PRAGMA BANKED secure
SMMU_CB15_FSYNR0 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB0_IPAFAR_LOW ADDRESS 0x10070 RW
--PRAGMA BANKED secure
SMMU_CB0_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB1_IPAFAR_LOW ADDRESS 0x11070 RW
--PRAGMA BANKED secure
SMMU_CB1_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB2_IPAFAR_LOW ADDRESS 0x12070 RW
--PRAGMA BANKED secure
SMMU_CB2_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB3_IPAFAR_LOW ADDRESS 0x13070 RW
--PRAGMA BANKED secure
SMMU_CB3_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB4_IPAFAR_LOW ADDRESS 0x14070 RW
--PRAGMA BANKED secure
SMMU_CB4_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB5_IPAFAR_LOW ADDRESS 0x15070 RW
--PRAGMA BANKED secure
SMMU_CB5_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB6_IPAFAR_LOW ADDRESS 0x16070 RW
--PRAGMA BANKED secure
SMMU_CB6_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB7_IPAFAR_LOW ADDRESS 0x17070 RW
--PRAGMA BANKED secure
SMMU_CB7_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB8_IPAFAR_LOW ADDRESS 0x18070 RW
--PRAGMA BANKED secure
SMMU_CB8_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB9_IPAFAR_LOW ADDRESS 0x19070 RW
--PRAGMA BANKED secure
SMMU_CB9_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB10_IPAFAR_LOW ADDRESS 0x1A070 RW
--PRAGMA BANKED secure
SMMU_CB10_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB11_IPAFAR_LOW ADDRESS 0x1B070 RW
--PRAGMA BANKED secure
SMMU_CB11_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB12_IPAFAR_LOW ADDRESS 0x1C070 RW
--PRAGMA BANKED secure
SMMU_CB12_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB13_IPAFAR_LOW ADDRESS 0x1D070 RW
--PRAGMA BANKED secure
SMMU_CB13_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB14_IPAFAR_LOW ADDRESS 0x1E070 RW
--PRAGMA BANKED secure
SMMU_CB14_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB15_IPAFAR_LOW ADDRESS 0x1F070 RW
--PRAGMA BANKED secure
SMMU_CB15_IPAFAR_LOW RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB0_IPAFAR_HIGH ADDRESS 0x10074 RW
--PRAGMA BANKED secure
SMMU_CB0_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB1_IPAFAR_HIGH ADDRESS 0x11074 RW
--PRAGMA BANKED secure
SMMU_CB1_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB2_IPAFAR_HIGH ADDRESS 0x12074 RW
--PRAGMA BANKED secure
SMMU_CB2_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB3_IPAFAR_HIGH ADDRESS 0x13074 RW
--PRAGMA BANKED secure
SMMU_CB3_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB4_IPAFAR_HIGH ADDRESS 0x14074 RW
--PRAGMA BANKED secure
SMMU_CB4_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB5_IPAFAR_HIGH ADDRESS 0x15074 RW
--PRAGMA BANKED secure
SMMU_CB5_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB6_IPAFAR_HIGH ADDRESS 0x16074 RW
--PRAGMA BANKED secure
SMMU_CB6_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB7_IPAFAR_HIGH ADDRESS 0x17074 RW
--PRAGMA BANKED secure
SMMU_CB7_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB8_IPAFAR_HIGH ADDRESS 0x18074 RW
--PRAGMA BANKED secure
SMMU_CB8_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB9_IPAFAR_HIGH ADDRESS 0x19074 RW
--PRAGMA BANKED secure
SMMU_CB9_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB10_IPAFAR_HIGH ADDRESS 0x1A074 RW
--PRAGMA BANKED secure
SMMU_CB10_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB11_IPAFAR_HIGH ADDRESS 0x1B074 RW
--PRAGMA BANKED secure
SMMU_CB11_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB12_IPAFAR_HIGH ADDRESS 0x1C074 RW
--PRAGMA BANKED secure
SMMU_CB12_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB13_IPAFAR_HIGH ADDRESS 0x1D074 RW
--PRAGMA BANKED secure
SMMU_CB13_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB14_IPAFAR_HIGH ADDRESS 0x1E074 RW
--PRAGMA BANKED secure
SMMU_CB14_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB15_IPAFAR_HIGH ADDRESS 0x1F074 RW
--PRAGMA BANKED secure
SMMU_CB15_IPAFAR_HIGH RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB0_TLBIVA_LOW ADDRESS 0x10600 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB1_TLBIVA_LOW ADDRESS 0x11600 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB2_TLBIVA_LOW ADDRESS 0x12600 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB3_TLBIVA_LOW ADDRESS 0x13600 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB4_TLBIVA_LOW ADDRESS 0x14600 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB5_TLBIVA_LOW ADDRESS 0x15600 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB6_TLBIVA_LOW ADDRESS 0x16600 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB7_TLBIVA_LOW ADDRESS 0x17600 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB8_TLBIVA_LOW ADDRESS 0x18600 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB9_TLBIVA_LOW ADDRESS 0x19600 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB10_TLBIVA_LOW ADDRESS 0x1A600 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB11_TLBIVA_LOW ADDRESS 0x1B600 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB12_TLBIVA_LOW ADDRESS 0x1C600 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB13_TLBIVA_LOW ADDRESS 0x1D600 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB14_TLBIVA_LOW ADDRESS 0x1E600 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB15_TLBIVA_LOW ADDRESS 0x1F600 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB0_TLBIVA_HIGH ADDRESS 0x10604 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB1_TLBIVA_HIGH ADDRESS 0x11604 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB2_TLBIVA_HIGH ADDRESS 0x12604 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB3_TLBIVA_HIGH ADDRESS 0x13604 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB4_TLBIVA_HIGH ADDRESS 0x14604 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB5_TLBIVA_HIGH ADDRESS 0x15604 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB6_TLBIVA_HIGH ADDRESS 0x16604 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB7_TLBIVA_HIGH ADDRESS 0x17604 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB8_TLBIVA_HIGH ADDRESS 0x18604 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB9_TLBIVA_HIGH ADDRESS 0x19604 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB10_TLBIVA_HIGH ADDRESS 0x1A604 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB11_TLBIVA_HIGH ADDRESS 0x1B604 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB12_TLBIVA_HIGH ADDRESS 0x1C604 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB13_TLBIVA_HIGH ADDRESS 0x1D604 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB14_TLBIVA_HIGH ADDRESS 0x1E604 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB15_TLBIVA_HIGH ADDRESS 0x1F604 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB0_TLBIVAA_LOW ADDRESS 0x10608 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB1_TLBIVAA_LOW ADDRESS 0x11608 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB2_TLBIVAA_LOW ADDRESS 0x12608 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB3_TLBIVAA_LOW ADDRESS 0x13608 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB4_TLBIVAA_LOW ADDRESS 0x14608 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB5_TLBIVAA_LOW ADDRESS 0x15608 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB6_TLBIVAA_LOW ADDRESS 0x16608 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB7_TLBIVAA_LOW ADDRESS 0x17608 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB8_TLBIVAA_LOW ADDRESS 0x18608 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB9_TLBIVAA_LOW ADDRESS 0x19608 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB10_TLBIVAA_LOW ADDRESS 0x1A608 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB11_TLBIVAA_LOW ADDRESS 0x1B608 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB12_TLBIVAA_LOW ADDRESS 0x1C608 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB13_TLBIVAA_LOW ADDRESS 0x1D608 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB14_TLBIVAA_LOW ADDRESS 0x1E608 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB15_TLBIVAA_LOW ADDRESS 0x1F608 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVAA_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB0_TLBIVAA_HIGH ADDRESS 0x1060C W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB1_TLBIVAA_HIGH ADDRESS 0x1160C W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB2_TLBIVAA_HIGH ADDRESS 0x1260C W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB3_TLBIVAA_HIGH ADDRESS 0x1360C W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB4_TLBIVAA_HIGH ADDRESS 0x1460C W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB5_TLBIVAA_HIGH ADDRESS 0x1560C W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB6_TLBIVAA_HIGH ADDRESS 0x1660C W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB7_TLBIVAA_HIGH ADDRESS 0x1760C W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB8_TLBIVAA_HIGH ADDRESS 0x1860C W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB9_TLBIVAA_HIGH ADDRESS 0x1960C W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB10_TLBIVAA_HIGH ADDRESS 0x1A60C W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB11_TLBIVAA_HIGH ADDRESS 0x1B60C W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB12_TLBIVAA_HIGH ADDRESS 0x1C60C W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB13_TLBIVAA_HIGH ADDRESS 0x1D60C W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB14_TLBIVAA_HIGH ADDRESS 0x1E60C W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB15_TLBIVAA_HIGH ADDRESS 0x1F60C W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVAA_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB0_TLBIASID ADDRESS 0x10610 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB1_TLBIASID ADDRESS 0x11610 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB2_TLBIASID ADDRESS 0x12610 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB3_TLBIASID ADDRESS 0x13610 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB4_TLBIASID ADDRESS 0x14610 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB5_TLBIASID ADDRESS 0x15610 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB6_TLBIASID ADDRESS 0x16610 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB7_TLBIASID ADDRESS 0x17610 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB8_TLBIASID ADDRESS 0x18610 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB9_TLBIASID ADDRESS 0x19610 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB10_TLBIASID ADDRESS 0x1A610 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB11_TLBIASID ADDRESS 0x1B610 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB12_TLBIASID ADDRESS 0x1C610 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB13_TLBIASID ADDRESS 0x1D610 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB14_TLBIASID ADDRESS 0x1E610 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB15_TLBIASID ADDRESS 0x1F610 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIASID RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB0_TLBIALL ADDRESS 0x10618 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_TLBIALL ADDRESS 0x11618 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_TLBIALL ADDRESS 0x12618 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_TLBIALL ADDRESS 0x13618 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_TLBIALL ADDRESS 0x14618 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_TLBIALL ADDRESS 0x15618 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_TLBIALL ADDRESS 0x16618 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_TLBIALL ADDRESS 0x17618 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_TLBIALL ADDRESS 0x18618 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_TLBIALL ADDRESS 0x19618 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_TLBIALL ADDRESS 0x1A618 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_TLBIALL ADDRESS 0x1B618 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_TLBIALL ADDRESS 0x1C618 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_TLBIALL ADDRESS 0x1D618 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_TLBIALL ADDRESS 0x1E618 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_TLBIALL ADDRESS 0x1F618 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIALL RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_TLBIVAL_LOW ADDRESS 0x10620 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB1_TLBIVAL_LOW ADDRESS 0x11620 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB2_TLBIVAL_LOW ADDRESS 0x12620 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB3_TLBIVAL_LOW ADDRESS 0x13620 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB4_TLBIVAL_LOW ADDRESS 0x14620 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB5_TLBIVAL_LOW ADDRESS 0x15620 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB6_TLBIVAL_LOW ADDRESS 0x16620 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB7_TLBIVAL_LOW ADDRESS 0x17620 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB8_TLBIVAL_LOW ADDRESS 0x18620 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB9_TLBIVAL_LOW ADDRESS 0x19620 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB10_TLBIVAL_LOW ADDRESS 0x1A620 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB11_TLBIVAL_LOW ADDRESS 0x1B620 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB12_TLBIVAL_LOW ADDRESS 0x1C620 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB13_TLBIVAL_LOW ADDRESS 0x1D620 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB14_TLBIVAL_LOW ADDRESS 0x1E620 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB15_TLBIVAL_LOW ADDRESS 0x1F620 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB0_TLBIVAL_HIGH ADDRESS 0x10624 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB1_TLBIVAL_HIGH ADDRESS 0x11624 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB2_TLBIVAL_HIGH ADDRESS 0x12624 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB3_TLBIVAL_HIGH ADDRESS 0x13624 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB4_TLBIVAL_HIGH ADDRESS 0x14624 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB5_TLBIVAL_HIGH ADDRESS 0x15624 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB6_TLBIVAL_HIGH ADDRESS 0x16624 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB7_TLBIVAL_HIGH ADDRESS 0x17624 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB8_TLBIVAL_HIGH ADDRESS 0x18624 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB9_TLBIVAL_HIGH ADDRESS 0x19624 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB10_TLBIVAL_HIGH ADDRESS 0x1A624 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB11_TLBIVAL_HIGH ADDRESS 0x1B624 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB12_TLBIVAL_HIGH ADDRESS 0x1C624 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB13_TLBIVAL_HIGH ADDRESS 0x1D624 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB14_TLBIVAL_HIGH ADDRESS 0x1E624 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB15_TLBIVAL_HIGH ADDRESS 0x1F624 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB0_TLBIVAAL_LOW ADDRESS 0x10628 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB1_TLBIVAAL_LOW ADDRESS 0x11628 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB2_TLBIVAAL_LOW ADDRESS 0x12628 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB3_TLBIVAAL_LOW ADDRESS 0x13628 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB4_TLBIVAAL_LOW ADDRESS 0x14628 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB5_TLBIVAAL_LOW ADDRESS 0x15628 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB6_TLBIVAAL_LOW ADDRESS 0x16628 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB7_TLBIVAAL_LOW ADDRESS 0x17628 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB8_TLBIVAAL_LOW ADDRESS 0x18628 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB9_TLBIVAAL_LOW ADDRESS 0x19628 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB10_TLBIVAAL_LOW ADDRESS 0x1A628 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB11_TLBIVAAL_LOW ADDRESS 0x1B628 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB12_TLBIVAAL_LOW ADDRESS 0x1C628 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB13_TLBIVAAL_LOW ADDRESS 0x1D628 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB14_TLBIVAAL_LOW ADDRESS 0x1E628 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB15_TLBIVAAL_LOW ADDRESS 0x1F628 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVAAL_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB0_TLBIVAAL_HIGH ADDRESS 0x1062C W
--PRAGMA BANKED secure
SMMU_CB0_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB1_TLBIVAAL_HIGH ADDRESS 0x1162C W
--PRAGMA BANKED secure
SMMU_CB1_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB2_TLBIVAAL_HIGH ADDRESS 0x1262C W
--PRAGMA BANKED secure
SMMU_CB2_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB3_TLBIVAAL_HIGH ADDRESS 0x1362C W
--PRAGMA BANKED secure
SMMU_CB3_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB4_TLBIVAAL_HIGH ADDRESS 0x1462C W
--PRAGMA BANKED secure
SMMU_CB4_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB5_TLBIVAAL_HIGH ADDRESS 0x1562C W
--PRAGMA BANKED secure
SMMU_CB5_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB6_TLBIVAAL_HIGH ADDRESS 0x1662C W
--PRAGMA BANKED secure
SMMU_CB6_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB7_TLBIVAAL_HIGH ADDRESS 0x1762C W
--PRAGMA BANKED secure
SMMU_CB7_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB8_TLBIVAAL_HIGH ADDRESS 0x1862C W
--PRAGMA BANKED secure
SMMU_CB8_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB9_TLBIVAAL_HIGH ADDRESS 0x1962C W
--PRAGMA BANKED secure
SMMU_CB9_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB10_TLBIVAAL_HIGH ADDRESS 0x1A62C W
--PRAGMA BANKED secure
SMMU_CB10_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB11_TLBIVAAL_HIGH ADDRESS 0x1B62C W
--PRAGMA BANKED secure
SMMU_CB11_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB12_TLBIVAAL_HIGH ADDRESS 0x1C62C W
--PRAGMA BANKED secure
SMMU_CB12_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB13_TLBIVAAL_HIGH ADDRESS 0x1D62C W
--PRAGMA BANKED secure
SMMU_CB13_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB14_TLBIVAAL_HIGH ADDRESS 0x1E62C W
--PRAGMA BANKED secure
SMMU_CB14_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB15_TLBIVAAL_HIGH ADDRESS 0x1F62C W
--PRAGMA BANKED secure
SMMU_CB15_TLBIVAAL_HIGH RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB0_TLBIIPAS2_LOW ADDRESS 0x10630 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB1_TLBIIPAS2_LOW ADDRESS 0x11630 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB2_TLBIIPAS2_LOW ADDRESS 0x12630 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB3_TLBIIPAS2_LOW ADDRESS 0x13630 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB4_TLBIIPAS2_LOW ADDRESS 0x14630 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB5_TLBIIPAS2_LOW ADDRESS 0x15630 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB6_TLBIIPAS2_LOW ADDRESS 0x16630 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB7_TLBIIPAS2_LOW ADDRESS 0x17630 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB8_TLBIIPAS2_LOW ADDRESS 0x18630 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB9_TLBIIPAS2_LOW ADDRESS 0x19630 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB10_TLBIIPAS2_LOW ADDRESS 0x1A630 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB11_TLBIIPAS2_LOW ADDRESS 0x1B630 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB12_TLBIIPAS2_LOW ADDRESS 0x1C630 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB13_TLBIIPAS2_LOW ADDRESS 0x1D630 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB14_TLBIIPAS2_LOW ADDRESS 0x1E630 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB15_TLBIIPAS2_LOW ADDRESS 0x1F630 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIIPAS2_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB0_TLBIIPAS2_HIGH ADDRESS 0x10634 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB1_TLBIIPAS2_HIGH ADDRESS 0x11634 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB2_TLBIIPAS2_HIGH ADDRESS 0x12634 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB3_TLBIIPAS2_HIGH ADDRESS 0x13634 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB4_TLBIIPAS2_HIGH ADDRESS 0x14634 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB5_TLBIIPAS2_HIGH ADDRESS 0x15634 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB6_TLBIIPAS2_HIGH ADDRESS 0x16634 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB7_TLBIIPAS2_HIGH ADDRESS 0x17634 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB8_TLBIIPAS2_HIGH ADDRESS 0x18634 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB9_TLBIIPAS2_HIGH ADDRESS 0x19634 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB10_TLBIIPAS2_HIGH ADDRESS 0x1A634 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB11_TLBIIPAS2_HIGH ADDRESS 0x1B634 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB12_TLBIIPAS2_HIGH ADDRESS 0x1C634 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB13_TLBIIPAS2_HIGH ADDRESS 0x1D634 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB14_TLBIIPAS2_HIGH ADDRESS 0x1E634 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB15_TLBIIPAS2_HIGH ADDRESS 0x1F634 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIIPAS2_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB0_TLBIIPAS2L_LOW ADDRESS 0x10638 W
--PRAGMA BANKED secure
SMMU_CB0_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB1_TLBIIPAS2L_LOW ADDRESS 0x11638 W
--PRAGMA BANKED secure
SMMU_CB1_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB2_TLBIIPAS2L_LOW ADDRESS 0x12638 W
--PRAGMA BANKED secure
SMMU_CB2_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB3_TLBIIPAS2L_LOW ADDRESS 0x13638 W
--PRAGMA BANKED secure
SMMU_CB3_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB4_TLBIIPAS2L_LOW ADDRESS 0x14638 W
--PRAGMA BANKED secure
SMMU_CB4_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB5_TLBIIPAS2L_LOW ADDRESS 0x15638 W
--PRAGMA BANKED secure
SMMU_CB5_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB6_TLBIIPAS2L_LOW ADDRESS 0x16638 W
--PRAGMA BANKED secure
SMMU_CB6_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB7_TLBIIPAS2L_LOW ADDRESS 0x17638 W
--PRAGMA BANKED secure
SMMU_CB7_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB8_TLBIIPAS2L_LOW ADDRESS 0x18638 W
--PRAGMA BANKED secure
SMMU_CB8_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB9_TLBIIPAS2L_LOW ADDRESS 0x19638 W
--PRAGMA BANKED secure
SMMU_CB9_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB10_TLBIIPAS2L_LOW ADDRESS 0x1A638 W
--PRAGMA BANKED secure
SMMU_CB10_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB11_TLBIIPAS2L_LOW ADDRESS 0x1B638 W
--PRAGMA BANKED secure
SMMU_CB11_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB12_TLBIIPAS2L_LOW ADDRESS 0x1C638 W
--PRAGMA BANKED secure
SMMU_CB12_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB13_TLBIIPAS2L_LOW ADDRESS 0x1D638 W
--PRAGMA BANKED secure
SMMU_CB13_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB14_TLBIIPAS2L_LOW ADDRESS 0x1E638 W
--PRAGMA BANKED secure
SMMU_CB14_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB15_TLBIIPAS2L_LOW ADDRESS 0x1F638 W
--PRAGMA BANKED secure
SMMU_CB15_TLBIIPAS2L_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB0_TLBIIPAS2L_HIGH ADDRESS 0x1063C W
--PRAGMA BANKED secure
SMMU_CB0_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB1_TLBIIPAS2L_HIGH ADDRESS 0x1163C W
--PRAGMA BANKED secure
SMMU_CB1_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB2_TLBIIPAS2L_HIGH ADDRESS 0x1263C W
--PRAGMA BANKED secure
SMMU_CB2_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB3_TLBIIPAS2L_HIGH ADDRESS 0x1363C W
--PRAGMA BANKED secure
SMMU_CB3_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB4_TLBIIPAS2L_HIGH ADDRESS 0x1463C W
--PRAGMA BANKED secure
SMMU_CB4_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB5_TLBIIPAS2L_HIGH ADDRESS 0x1563C W
--PRAGMA BANKED secure
SMMU_CB5_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB6_TLBIIPAS2L_HIGH ADDRESS 0x1663C W
--PRAGMA BANKED secure
SMMU_CB6_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB7_TLBIIPAS2L_HIGH ADDRESS 0x1763C W
--PRAGMA BANKED secure
SMMU_CB7_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB8_TLBIIPAS2L_HIGH ADDRESS 0x1863C W
--PRAGMA BANKED secure
SMMU_CB8_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB9_TLBIIPAS2L_HIGH ADDRESS 0x1963C W
--PRAGMA BANKED secure
SMMU_CB9_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB10_TLBIIPAS2L_HIGH ADDRESS 0x1A63C W
--PRAGMA BANKED secure
SMMU_CB10_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB11_TLBIIPAS2L_HIGH ADDRESS 0x1B63C W
--PRAGMA BANKED secure
SMMU_CB11_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB12_TLBIIPAS2L_HIGH ADDRESS 0x1C63C W
--PRAGMA BANKED secure
SMMU_CB12_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB13_TLBIIPAS2L_HIGH ADDRESS 0x1D63C W
--PRAGMA BANKED secure
SMMU_CB13_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB14_TLBIIPAS2L_HIGH ADDRESS 0x1E63C W
--PRAGMA BANKED secure
SMMU_CB14_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB15_TLBIIPAS2L_HIGH ADDRESS 0x1F63C W
--PRAGMA BANKED secure
SMMU_CB15_TLBIIPAS2L_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB0_TLBSYNC ADDRESS 0x107F0 W
--PRAGMA BANKED secure
SMMU_CB0_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_TLBSYNC ADDRESS 0x117F0 W
--PRAGMA BANKED secure
SMMU_CB1_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_TLBSYNC ADDRESS 0x127F0 W
--PRAGMA BANKED secure
SMMU_CB2_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_TLBSYNC ADDRESS 0x137F0 W
--PRAGMA BANKED secure
SMMU_CB3_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_TLBSYNC ADDRESS 0x147F0 W
--PRAGMA BANKED secure
SMMU_CB4_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_TLBSYNC ADDRESS 0x157F0 W
--PRAGMA BANKED secure
SMMU_CB5_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_TLBSYNC ADDRESS 0x167F0 W
--PRAGMA BANKED secure
SMMU_CB6_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_TLBSYNC ADDRESS 0x177F0 W
--PRAGMA BANKED secure
SMMU_CB7_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_TLBSYNC ADDRESS 0x187F0 W
--PRAGMA BANKED secure
SMMU_CB8_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_TLBSYNC ADDRESS 0x197F0 W
--PRAGMA BANKED secure
SMMU_CB9_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_TLBSYNC ADDRESS 0x1A7F0 W
--PRAGMA BANKED secure
SMMU_CB10_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_TLBSYNC ADDRESS 0x1B7F0 W
--PRAGMA BANKED secure
SMMU_CB11_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_TLBSYNC ADDRESS 0x1C7F0 W
--PRAGMA BANKED secure
SMMU_CB12_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_TLBSYNC ADDRESS 0x1D7F0 W
--PRAGMA BANKED secure
SMMU_CB13_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_TLBSYNC ADDRESS 0x1E7F0 W
--PRAGMA BANKED secure
SMMU_CB14_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_TLBSYNC ADDRESS 0x1F7F0 W
--PRAGMA BANKED secure
SMMU_CB15_TLBSYNC RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_TLBSTATUS ADDRESS 0x107F4 R
--PRAGMA BANKED secure
SMMU_CB0_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_TLBSTATUS ADDRESS 0x117F4 R
--PRAGMA BANKED secure
SMMU_CB1_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_TLBSTATUS ADDRESS 0x127F4 R
--PRAGMA BANKED secure
SMMU_CB2_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_TLBSTATUS ADDRESS 0x137F4 R
--PRAGMA BANKED secure
SMMU_CB3_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_TLBSTATUS ADDRESS 0x147F4 R
--PRAGMA BANKED secure
SMMU_CB4_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_TLBSTATUS ADDRESS 0x157F4 R
--PRAGMA BANKED secure
SMMU_CB5_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_TLBSTATUS ADDRESS 0x167F4 R
--PRAGMA BANKED secure
SMMU_CB6_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_TLBSTATUS ADDRESS 0x177F4 R
--PRAGMA BANKED secure
SMMU_CB7_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_TLBSTATUS ADDRESS 0x187F4 R
--PRAGMA BANKED secure
SMMU_CB8_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_TLBSTATUS ADDRESS 0x197F4 R
--PRAGMA BANKED secure
SMMU_CB9_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_TLBSTATUS ADDRESS 0x1A7F4 R
--PRAGMA BANKED secure
SMMU_CB10_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_TLBSTATUS ADDRESS 0x1B7F4 R
--PRAGMA BANKED secure
SMMU_CB11_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_TLBSTATUS ADDRESS 0x1C7F4 R
--PRAGMA BANKED secure
SMMU_CB12_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_TLBSTATUS ADDRESS 0x1D7F4 R
--PRAGMA BANKED secure
SMMU_CB13_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_TLBSTATUS ADDRESS 0x1E7F4 R
--PRAGMA BANKED secure
SMMU_CB14_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_TLBSTATUS ADDRESS 0x1F7F4 R
--PRAGMA BANKED secure
SMMU_CB15_TLBSTATUS RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_PMEVCNTR0 ADDRESS 0x10E00 RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_PMEVCNTR0 ADDRESS 0x11E00 RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_PMEVCNTR0 ADDRESS 0x12E00 RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_PMEVCNTR0 ADDRESS 0x13E00 RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_PMEVCNTR0 ADDRESS 0x14E00 RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_PMEVCNTR0 ADDRESS 0x15E00 RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_PMEVCNTR0 ADDRESS 0x16E00 RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_PMEVCNTR0 ADDRESS 0x17E00 RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_PMEVCNTR0 ADDRESS 0x18E00 RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_PMEVCNTR0 ADDRESS 0x19E00 RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_PMEVCNTR0 ADDRESS 0x1AE00 RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_PMEVCNTR0 ADDRESS 0x1BE00 RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_PMEVCNTR0 ADDRESS 0x1CE00 RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_PMEVCNTR0 ADDRESS 0x1DE00 RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_PMEVCNTR0 ADDRESS 0x1EE00 RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_PMEVCNTR0 ADDRESS 0x1FE00 RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVCNTR0 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_PMEVCNTR1 ADDRESS 0x10E04 RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_PMEVCNTR1 ADDRESS 0x11E04 RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_PMEVCNTR1 ADDRESS 0x12E04 RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_PMEVCNTR1 ADDRESS 0x13E04 RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_PMEVCNTR1 ADDRESS 0x14E04 RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_PMEVCNTR1 ADDRESS 0x15E04 RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_PMEVCNTR1 ADDRESS 0x16E04 RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_PMEVCNTR1 ADDRESS 0x17E04 RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_PMEVCNTR1 ADDRESS 0x18E04 RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_PMEVCNTR1 ADDRESS 0x19E04 RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_PMEVCNTR1 ADDRESS 0x1AE04 RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_PMEVCNTR1 ADDRESS 0x1BE04 RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_PMEVCNTR1 ADDRESS 0x1CE04 RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_PMEVCNTR1 ADDRESS 0x1DE04 RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_PMEVCNTR1 ADDRESS 0x1EE04 RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_PMEVCNTR1 ADDRESS 0x1FE04 RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVCNTR1 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_PMEVCNTR2 ADDRESS 0x10E08 RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_PMEVCNTR2 ADDRESS 0x11E08 RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_PMEVCNTR2 ADDRESS 0x12E08 RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_PMEVCNTR2 ADDRESS 0x13E08 RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_PMEVCNTR2 ADDRESS 0x14E08 RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_PMEVCNTR2 ADDRESS 0x15E08 RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_PMEVCNTR2 ADDRESS 0x16E08 RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_PMEVCNTR2 ADDRESS 0x17E08 RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_PMEVCNTR2 ADDRESS 0x18E08 RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_PMEVCNTR2 ADDRESS 0x19E08 RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_PMEVCNTR2 ADDRESS 0x1AE08 RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_PMEVCNTR2 ADDRESS 0x1BE08 RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_PMEVCNTR2 ADDRESS 0x1CE08 RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_PMEVCNTR2 ADDRESS 0x1DE08 RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_PMEVCNTR2 ADDRESS 0x1EE08 RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_PMEVCNTR2 ADDRESS 0x1FE08 RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVCNTR2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_PMEVCNTR3 ADDRESS 0x10E0C RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_PMEVCNTR3 ADDRESS 0x11E0C RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_PMEVCNTR3 ADDRESS 0x12E0C RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_PMEVCNTR3 ADDRESS 0x13E0C RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_PMEVCNTR3 ADDRESS 0x14E0C RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_PMEVCNTR3 ADDRESS 0x15E0C RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_PMEVCNTR3 ADDRESS 0x16E0C RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_PMEVCNTR3 ADDRESS 0x17E0C RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_PMEVCNTR3 ADDRESS 0x18E0C RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_PMEVCNTR3 ADDRESS 0x19E0C RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_PMEVCNTR3 ADDRESS 0x1AE0C RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_PMEVCNTR3 ADDRESS 0x1BE0C RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_PMEVCNTR3 ADDRESS 0x1CE0C RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_PMEVCNTR3 ADDRESS 0x1DE0C RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_PMEVCNTR3 ADDRESS 0x1EE0C RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_PMEVCNTR3 ADDRESS 0x1FE0C RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVCNTR3 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_PMEVTYPER0 ADDRESS 0x10E80 RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER0 ADDRESS 0x11E80 RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER0 ADDRESS 0x12E80 RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER0 ADDRESS 0x13E80 RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER0 ADDRESS 0x14E80 RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER0 ADDRESS 0x15E80 RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER0 ADDRESS 0x16E80 RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER0 ADDRESS 0x17E80 RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER0 ADDRESS 0x18E80 RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER0 ADDRESS 0x19E80 RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER0 ADDRESS 0x1AE80 RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER0 ADDRESS 0x1BE80 RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER0 ADDRESS 0x1CE80 RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER0 ADDRESS 0x1DE80 RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER0 ADDRESS 0x1EE80 RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER0 ADDRESS 0x1FE80 RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVTYPER0 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB0_PMEVTYPER1 ADDRESS 0x10E84 RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER1 ADDRESS 0x11E84 RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER1 ADDRESS 0x12E84 RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER1 ADDRESS 0x13E84 RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER1 ADDRESS 0x14E84 RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER1 ADDRESS 0x15E84 RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER1 ADDRESS 0x16E84 RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER1 ADDRESS 0x17E84 RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER1 ADDRESS 0x18E84 RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER1 ADDRESS 0x19E84 RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER1 ADDRESS 0x1AE84 RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER1 ADDRESS 0x1BE84 RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER1 ADDRESS 0x1CE84 RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER1 ADDRESS 0x1DE84 RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER1 ADDRESS 0x1EE84 RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER1 ADDRESS 0x1FE84 RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVTYPER1 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB0_PMEVTYPER2 ADDRESS 0x10E88 RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER2 ADDRESS 0x11E88 RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER2 ADDRESS 0x12E88 RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER2 ADDRESS 0x13E88 RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER2 ADDRESS 0x14E88 RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER2 ADDRESS 0x15E88 RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER2 ADDRESS 0x16E88 RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER2 ADDRESS 0x17E88 RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER2 ADDRESS 0x18E88 RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER2 ADDRESS 0x19E88 RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER2 ADDRESS 0x1AE88 RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER2 ADDRESS 0x1BE88 RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER2 ADDRESS 0x1CE88 RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER2 ADDRESS 0x1DE88 RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER2 ADDRESS 0x1EE88 RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER2 ADDRESS 0x1FE88 RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVTYPER2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB0_PMEVTYPER3 ADDRESS 0x10E8C RW
--PRAGMA BANKED secure
SMMU_CB0_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER3 ADDRESS 0x11E8C RW
--PRAGMA BANKED secure
SMMU_CB1_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER3 ADDRESS 0x12E8C RW
--PRAGMA BANKED secure
SMMU_CB2_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER3 ADDRESS 0x13E8C RW
--PRAGMA BANKED secure
SMMU_CB3_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER3 ADDRESS 0x14E8C RW
--PRAGMA BANKED secure
SMMU_CB4_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER3 ADDRESS 0x15E8C RW
--PRAGMA BANKED secure
SMMU_CB5_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER3 ADDRESS 0x16E8C RW
--PRAGMA BANKED secure
SMMU_CB6_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER3 ADDRESS 0x17E8C RW
--PRAGMA BANKED secure
SMMU_CB7_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER3 ADDRESS 0x18E8C RW
--PRAGMA BANKED secure
SMMU_CB8_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER3 ADDRESS 0x19E8C RW
--PRAGMA BANKED secure
SMMU_CB9_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER3 ADDRESS 0x1AE8C RW
--PRAGMA BANKED secure
SMMU_CB10_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER3 ADDRESS 0x1BE8C RW
--PRAGMA BANKED secure
SMMU_CB11_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER3 ADDRESS 0x1CE8C RW
--PRAGMA BANKED secure
SMMU_CB12_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER3 ADDRESS 0x1DE8C RW
--PRAGMA BANKED secure
SMMU_CB13_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER3 ADDRESS 0x1EE8C RW
--PRAGMA BANKED secure
SMMU_CB14_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER3 ADDRESS 0x1FE8C RW
--PRAGMA BANKED secure
SMMU_CB15_PMEVTYPER3 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB0_PMCFGR ADDRESS 0x10F00 R
--PRAGMA BANKED secure
SMMU_CB0_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB1_PMCFGR ADDRESS 0x11F00 R
--PRAGMA BANKED secure
SMMU_CB1_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB2_PMCFGR ADDRESS 0x12F00 R
--PRAGMA BANKED secure
SMMU_CB2_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB3_PMCFGR ADDRESS 0x13F00 R
--PRAGMA BANKED secure
SMMU_CB3_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB4_PMCFGR ADDRESS 0x14F00 R
--PRAGMA BANKED secure
SMMU_CB4_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB5_PMCFGR ADDRESS 0x15F00 R
--PRAGMA BANKED secure
SMMU_CB5_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB6_PMCFGR ADDRESS 0x16F00 R
--PRAGMA BANKED secure
SMMU_CB6_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB7_PMCFGR ADDRESS 0x17F00 R
--PRAGMA BANKED secure
SMMU_CB7_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB8_PMCFGR ADDRESS 0x18F00 R
--PRAGMA BANKED secure
SMMU_CB8_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB9_PMCFGR ADDRESS 0x19F00 R
--PRAGMA BANKED secure
SMMU_CB9_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB10_PMCFGR ADDRESS 0x1AF00 R
--PRAGMA BANKED secure
SMMU_CB10_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB11_PMCFGR ADDRESS 0x1BF00 R
--PRAGMA BANKED secure
SMMU_CB11_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB12_PMCFGR ADDRESS 0x1CF00 R
--PRAGMA BANKED secure
SMMU_CB12_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB13_PMCFGR ADDRESS 0x1DF00 R
--PRAGMA BANKED secure
SMMU_CB13_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB14_PMCFGR ADDRESS 0x1EF00 R
--PRAGMA BANKED secure
SMMU_CB14_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB15_PMCFGR ADDRESS 0x1FF00 R
--PRAGMA BANKED secure
SMMU_CB15_PMCFGR RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB0_PMCR ADDRESS 0x10F04 RW
--PRAGMA BANKED secure
SMMU_CB0_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB1_PMCR ADDRESS 0x11F04 RW
--PRAGMA BANKED secure
SMMU_CB1_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB2_PMCR ADDRESS 0x12F04 RW
--PRAGMA BANKED secure
SMMU_CB2_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB3_PMCR ADDRESS 0x13F04 RW
--PRAGMA BANKED secure
SMMU_CB3_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB4_PMCR ADDRESS 0x14F04 RW
--PRAGMA BANKED secure
SMMU_CB4_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB5_PMCR ADDRESS 0x15F04 RW
--PRAGMA BANKED secure
SMMU_CB5_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB6_PMCR ADDRESS 0x16F04 RW
--PRAGMA BANKED secure
SMMU_CB6_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB7_PMCR ADDRESS 0x17F04 RW
--PRAGMA BANKED secure
SMMU_CB7_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB8_PMCR ADDRESS 0x18F04 RW
--PRAGMA BANKED secure
SMMU_CB8_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB9_PMCR ADDRESS 0x19F04 RW
--PRAGMA BANKED secure
SMMU_CB9_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB10_PMCR ADDRESS 0x1AF04 RW
--PRAGMA BANKED secure
SMMU_CB10_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB11_PMCR ADDRESS 0x1BF04 RW
--PRAGMA BANKED secure
SMMU_CB11_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB12_PMCR ADDRESS 0x1CF04 RW
--PRAGMA BANKED secure
SMMU_CB12_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB13_PMCR ADDRESS 0x1DF04 RW
--PRAGMA BANKED secure
SMMU_CB13_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB14_PMCR ADDRESS 0x1EF04 RW
--PRAGMA BANKED secure
SMMU_CB14_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB15_PMCR ADDRESS 0x1FF04 RW
--PRAGMA BANKED secure
SMMU_CB15_PMCR RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB0_PMCEID ADDRESS 0x10F20 R
--PRAGMA BANKED secure
SMMU_CB0_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB1_PMCEID ADDRESS 0x11F20 R
--PRAGMA BANKED secure
SMMU_CB1_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB2_PMCEID ADDRESS 0x12F20 R
--PRAGMA BANKED secure
SMMU_CB2_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB3_PMCEID ADDRESS 0x13F20 R
--PRAGMA BANKED secure
SMMU_CB3_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB4_PMCEID ADDRESS 0x14F20 R
--PRAGMA BANKED secure
SMMU_CB4_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB5_PMCEID ADDRESS 0x15F20 R
--PRAGMA BANKED secure
SMMU_CB5_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB6_PMCEID ADDRESS 0x16F20 R
--PRAGMA BANKED secure
SMMU_CB6_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB7_PMCEID ADDRESS 0x17F20 R
--PRAGMA BANKED secure
SMMU_CB7_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB8_PMCEID ADDRESS 0x18F20 R
--PRAGMA BANKED secure
SMMU_CB8_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB9_PMCEID ADDRESS 0x19F20 R
--PRAGMA BANKED secure
SMMU_CB9_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB10_PMCEID ADDRESS 0x1AF20 R
--PRAGMA BANKED secure
SMMU_CB10_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB11_PMCEID ADDRESS 0x1BF20 R
--PRAGMA BANKED secure
SMMU_CB11_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB12_PMCEID ADDRESS 0x1CF20 R
--PRAGMA BANKED secure
SMMU_CB12_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB13_PMCEID ADDRESS 0x1DF20 R
--PRAGMA BANKED secure
SMMU_CB13_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB14_PMCEID ADDRESS 0x1EF20 R
--PRAGMA BANKED secure
SMMU_CB14_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB15_PMCEID ADDRESS 0x1FF20 R
--PRAGMA BANKED secure
SMMU_CB15_PMCEID RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB0_PMCNTENSE ADDRESS 0x10F40 W
--PRAGMA BANKED secure
SMMU_CB0_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB1_PMCNTENSE ADDRESS 0x11F40 W
--PRAGMA BANKED secure
SMMU_CB1_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB2_PMCNTENSE ADDRESS 0x12F40 W
--PRAGMA BANKED secure
SMMU_CB2_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB3_PMCNTENSE ADDRESS 0x13F40 W
--PRAGMA BANKED secure
SMMU_CB3_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB4_PMCNTENSE ADDRESS 0x14F40 W
--PRAGMA BANKED secure
SMMU_CB4_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB5_PMCNTENSE ADDRESS 0x15F40 W
--PRAGMA BANKED secure
SMMU_CB5_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB6_PMCNTENSE ADDRESS 0x16F40 W
--PRAGMA BANKED secure
SMMU_CB6_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB7_PMCNTENSE ADDRESS 0x17F40 W
--PRAGMA BANKED secure
SMMU_CB7_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB8_PMCNTENSE ADDRESS 0x18F40 W
--PRAGMA BANKED secure
SMMU_CB8_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB9_PMCNTENSE ADDRESS 0x19F40 W
--PRAGMA BANKED secure
SMMU_CB9_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB10_PMCNTENSE ADDRESS 0x1AF40 W
--PRAGMA BANKED secure
SMMU_CB10_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB11_PMCNTENSE ADDRESS 0x1BF40 W
--PRAGMA BANKED secure
SMMU_CB11_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB12_PMCNTENSE ADDRESS 0x1CF40 W
--PRAGMA BANKED secure
SMMU_CB12_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB13_PMCNTENSE ADDRESS 0x1DF40 W
--PRAGMA BANKED secure
SMMU_CB13_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB14_PMCNTENSE ADDRESS 0x1EF40 W
--PRAGMA BANKED secure
SMMU_CB14_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB15_PMCNTENSE ADDRESS 0x1FF40 W
--PRAGMA BANKED secure
SMMU_CB15_PMCNTENSE RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB0_PMCNTENCLR ADDRESS 0x10F44 W
--PRAGMA BANKED secure
SMMU_CB0_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB1_PMCNTENCLR ADDRESS 0x11F44 W
--PRAGMA BANKED secure
SMMU_CB1_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB2_PMCNTENCLR ADDRESS 0x12F44 W
--PRAGMA BANKED secure
SMMU_CB2_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB3_PMCNTENCLR ADDRESS 0x13F44 W
--PRAGMA BANKED secure
SMMU_CB3_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB4_PMCNTENCLR ADDRESS 0x14F44 W
--PRAGMA BANKED secure
SMMU_CB4_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB5_PMCNTENCLR ADDRESS 0x15F44 W
--PRAGMA BANKED secure
SMMU_CB5_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB6_PMCNTENCLR ADDRESS 0x16F44 W
--PRAGMA BANKED secure
SMMU_CB6_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB7_PMCNTENCLR ADDRESS 0x17F44 W
--PRAGMA BANKED secure
SMMU_CB7_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB8_PMCNTENCLR ADDRESS 0x18F44 W
--PRAGMA BANKED secure
SMMU_CB8_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB9_PMCNTENCLR ADDRESS 0x19F44 W
--PRAGMA BANKED secure
SMMU_CB9_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB10_PMCNTENCLR ADDRESS 0x1AF44 W
--PRAGMA BANKED secure
SMMU_CB10_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB11_PMCNTENCLR ADDRESS 0x1BF44 W
--PRAGMA BANKED secure
SMMU_CB11_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB12_PMCNTENCLR ADDRESS 0x1CF44 W
--PRAGMA BANKED secure
SMMU_CB12_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB13_PMCNTENCLR ADDRESS 0x1DF44 W
--PRAGMA BANKED secure
SMMU_CB13_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB14_PMCNTENCLR ADDRESS 0x1EF44 W
--PRAGMA BANKED secure
SMMU_CB14_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB15_PMCNTENCLR ADDRESS 0x1FF44 W
--PRAGMA BANKED secure
SMMU_CB15_PMCNTENCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB0_PMCNTENSET ADDRESS 0x10F48 W
--PRAGMA BANKED secure
SMMU_CB0_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB1_PMCNTENSET ADDRESS 0x11F48 W
--PRAGMA BANKED secure
SMMU_CB1_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB2_PMCNTENSET ADDRESS 0x12F48 W
--PRAGMA BANKED secure
SMMU_CB2_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB3_PMCNTENSET ADDRESS 0x13F48 W
--PRAGMA BANKED secure
SMMU_CB3_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB4_PMCNTENSET ADDRESS 0x14F48 W
--PRAGMA BANKED secure
SMMU_CB4_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB5_PMCNTENSET ADDRESS 0x15F48 W
--PRAGMA BANKED secure
SMMU_CB5_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB6_PMCNTENSET ADDRESS 0x16F48 W
--PRAGMA BANKED secure
SMMU_CB6_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB7_PMCNTENSET ADDRESS 0x17F48 W
--PRAGMA BANKED secure
SMMU_CB7_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB8_PMCNTENSET ADDRESS 0x18F48 W
--PRAGMA BANKED secure
SMMU_CB8_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB9_PMCNTENSET ADDRESS 0x19F48 W
--PRAGMA BANKED secure
SMMU_CB9_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB10_PMCNTENSET ADDRESS 0x1AF48 W
--PRAGMA BANKED secure
SMMU_CB10_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB11_PMCNTENSET ADDRESS 0x1BF48 W
--PRAGMA BANKED secure
SMMU_CB11_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB12_PMCNTENSET ADDRESS 0x1CF48 W
--PRAGMA BANKED secure
SMMU_CB12_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB13_PMCNTENSET ADDRESS 0x1DF48 W
--PRAGMA BANKED secure
SMMU_CB13_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB14_PMCNTENSET ADDRESS 0x1EF48 W
--PRAGMA BANKED secure
SMMU_CB14_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB15_PMCNTENSET ADDRESS 0x1FF48 W
--PRAGMA BANKED secure
SMMU_CB15_PMCNTENSET RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB0_PMINTENCLR ADDRESS 0x10F4C W
--PRAGMA BANKED secure
SMMU_CB0_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB1_PMINTENCLR ADDRESS 0x11F4C W
--PRAGMA BANKED secure
SMMU_CB1_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB2_PMINTENCLR ADDRESS 0x12F4C W
--PRAGMA BANKED secure
SMMU_CB2_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB3_PMINTENCLR ADDRESS 0x13F4C W
--PRAGMA BANKED secure
SMMU_CB3_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB4_PMINTENCLR ADDRESS 0x14F4C W
--PRAGMA BANKED secure
SMMU_CB4_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB5_PMINTENCLR ADDRESS 0x15F4C W
--PRAGMA BANKED secure
SMMU_CB5_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB6_PMINTENCLR ADDRESS 0x16F4C W
--PRAGMA BANKED secure
SMMU_CB6_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB7_PMINTENCLR ADDRESS 0x17F4C W
--PRAGMA BANKED secure
SMMU_CB7_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB8_PMINTENCLR ADDRESS 0x18F4C W
--PRAGMA BANKED secure
SMMU_CB8_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB9_PMINTENCLR ADDRESS 0x19F4C W
--PRAGMA BANKED secure
SMMU_CB9_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB10_PMINTENCLR ADDRESS 0x1AF4C W
--PRAGMA BANKED secure
SMMU_CB10_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB11_PMINTENCLR ADDRESS 0x1BF4C W
--PRAGMA BANKED secure
SMMU_CB11_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB12_PMINTENCLR ADDRESS 0x1CF4C W
--PRAGMA BANKED secure
SMMU_CB12_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB13_PMINTENCLR ADDRESS 0x1DF4C W
--PRAGMA BANKED secure
SMMU_CB13_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB14_PMINTENCLR ADDRESS 0x1EF4C W
--PRAGMA BANKED secure
SMMU_CB14_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB15_PMINTENCLR ADDRESS 0x1FF4C W
--PRAGMA BANKED secure
SMMU_CB15_PMINTENCLR RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB0_PMOVSCLR ADDRESS 0x10F50 W
--PRAGMA BANKED secure
SMMU_CB0_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB1_PMOVSCLR ADDRESS 0x11F50 W
--PRAGMA BANKED secure
SMMU_CB1_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB2_PMOVSCLR ADDRESS 0x12F50 W
--PRAGMA BANKED secure
SMMU_CB2_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB3_PMOVSCLR ADDRESS 0x13F50 W
--PRAGMA BANKED secure
SMMU_CB3_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB4_PMOVSCLR ADDRESS 0x14F50 W
--PRAGMA BANKED secure
SMMU_CB4_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB5_PMOVSCLR ADDRESS 0x15F50 W
--PRAGMA BANKED secure
SMMU_CB5_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB6_PMOVSCLR ADDRESS 0x16F50 W
--PRAGMA BANKED secure
SMMU_CB6_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB7_PMOVSCLR ADDRESS 0x17F50 W
--PRAGMA BANKED secure
SMMU_CB7_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB8_PMOVSCLR ADDRESS 0x18F50 W
--PRAGMA BANKED secure
SMMU_CB8_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB9_PMOVSCLR ADDRESS 0x19F50 W
--PRAGMA BANKED secure
SMMU_CB9_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB10_PMOVSCLR ADDRESS 0x1AF50 W
--PRAGMA BANKED secure
SMMU_CB10_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB11_PMOVSCLR ADDRESS 0x1BF50 W
--PRAGMA BANKED secure
SMMU_CB11_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB12_PMOVSCLR ADDRESS 0x1CF50 W
--PRAGMA BANKED secure
SMMU_CB12_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB13_PMOVSCLR ADDRESS 0x1DF50 W
--PRAGMA BANKED secure
SMMU_CB13_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB14_PMOVSCLR ADDRESS 0x1EF50 W
--PRAGMA BANKED secure
SMMU_CB14_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB15_PMOVSCLR ADDRESS 0x1FF50 W
--PRAGMA BANKED secure
SMMU_CB15_PMOVSCLR RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB0_PMOVSSET ADDRESS 0x10F58 W
--PRAGMA BANKED secure
SMMU_CB0_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB1_PMOVSSET ADDRESS 0x11F58 W
--PRAGMA BANKED secure
SMMU_CB1_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB2_PMOVSSET ADDRESS 0x12F58 W
--PRAGMA BANKED secure
SMMU_CB2_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB3_PMOVSSET ADDRESS 0x13F58 W
--PRAGMA BANKED secure
SMMU_CB3_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB4_PMOVSSET ADDRESS 0x14F58 W
--PRAGMA BANKED secure
SMMU_CB4_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB5_PMOVSSET ADDRESS 0x15F58 W
--PRAGMA BANKED secure
SMMU_CB5_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB6_PMOVSSET ADDRESS 0x16F58 W
--PRAGMA BANKED secure
SMMU_CB6_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB7_PMOVSSET ADDRESS 0x17F58 W
--PRAGMA BANKED secure
SMMU_CB7_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB8_PMOVSSET ADDRESS 0x18F58 W
--PRAGMA BANKED secure
SMMU_CB8_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB9_PMOVSSET ADDRESS 0x19F58 W
--PRAGMA BANKED secure
SMMU_CB9_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB10_PMOVSSET ADDRESS 0x1AF58 W
--PRAGMA BANKED secure
SMMU_CB10_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB11_PMOVSSET ADDRESS 0x1BF58 W
--PRAGMA BANKED secure
SMMU_CB11_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB12_PMOVSSET ADDRESS 0x1CF58 W
--PRAGMA BANKED secure
SMMU_CB12_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB13_PMOVSSET ADDRESS 0x1DF58 W
--PRAGMA BANKED secure
SMMU_CB13_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB14_PMOVSSET ADDRESS 0x1EF58 W
--PRAGMA BANKED secure
SMMU_CB14_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB15_PMOVSSET ADDRESS 0x1FF58 W
--PRAGMA BANKED secure
SMMU_CB15_PMOVSSET RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB0_PMAUTHSTATUS ADDRESS 0x10FB8 R
--PRAGMA BANKED secure
SMMU_CB0_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB1_PMAUTHSTATUS ADDRESS 0x11FB8 R
--PRAGMA BANKED secure
SMMU_CB1_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB2_PMAUTHSTATUS ADDRESS 0x12FB8 R
--PRAGMA BANKED secure
SMMU_CB2_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB3_PMAUTHSTATUS ADDRESS 0x13FB8 R
--PRAGMA BANKED secure
SMMU_CB3_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB4_PMAUTHSTATUS ADDRESS 0x14FB8 R
--PRAGMA BANKED secure
SMMU_CB4_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB5_PMAUTHSTATUS ADDRESS 0x15FB8 R
--PRAGMA BANKED secure
SMMU_CB5_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB6_PMAUTHSTATUS ADDRESS 0x16FB8 R
--PRAGMA BANKED secure
SMMU_CB6_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB7_PMAUTHSTATUS ADDRESS 0x17FB8 R
--PRAGMA BANKED secure
SMMU_CB7_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB8_PMAUTHSTATUS ADDRESS 0x18FB8 R
--PRAGMA BANKED secure
SMMU_CB8_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB9_PMAUTHSTATUS ADDRESS 0x19FB8 R
--PRAGMA BANKED secure
SMMU_CB9_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB10_PMAUTHSTATUS ADDRESS 0x1AFB8 R
--PRAGMA BANKED secure
SMMU_CB10_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB11_PMAUTHSTATUS ADDRESS 0x1BFB8 R
--PRAGMA BANKED secure
SMMU_CB11_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB12_PMAUTHSTATUS ADDRESS 0x1CFB8 R
--PRAGMA BANKED secure
SMMU_CB12_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB13_PMAUTHSTATUS ADDRESS 0x1DFB8 R
--PRAGMA BANKED secure
SMMU_CB13_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB14_PMAUTHSTATUS ADDRESS 0x1EFB8 R
--PRAGMA BANKED secure
SMMU_CB14_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB15_PMAUTHSTATUS ADDRESS 0x1FFB8 R
--PRAGMA BANKED secure
SMMU_CB15_PMAUTHSTATUS RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED non_secure
SMMU_CR0 RESET_VALUE 0x002X0001
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	BSU BIT[15:14]
	FB BIT[13]
	PTM BIT[12]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGFRE BIT[4]
	GFIE BIT[2]
	GFRE BIT[1]
	CLIENTPD BIT[0]

SMMU_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED non_secure
SMMU_ACR RESET_VALUE 0x0000001C
	DP4K_TBUDISB BIT[25]
	DP4K_TCUDISB BIT[24]
	S2CRB_TLBEN BIT[10]
	MMUDISB_TLBEN BIT[9]
	SMTNMB_TLBEN BIT[8]
	IPA2PA_CEN BIT[4]
	S2WC2EN BIT[3]
	S1WC2EN BIT[2]

SMMU_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED non_secure
SMMU_IDR0 RESET_VALUE 0x7C01XE20
	SES BIT[31]
	S1TS BIT[30]
	S2TS BIT[29]
	NTS BIT[28]
	SMS BIT[27]
	ATOSNS BIT[26]
	PTFS BIT[25:24]
	NUMIRPT BIT[23:16]
	CTTW BIT[14]
	BTM BIT[13]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

SMMU_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED non_secure
SMMU_IDR1 RESET_VALUE 0x30000010
	PAGESIZE BIT[31]
	NUMPAGENDXB BIT[30:28]
	NUMS2CB BIT[23:16]
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDXB BIT[11:8]
	NUMCB BIT[7:0]

SMMU_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED non_secure
SMMU_IDR2 RESET_VALUE 0x00005555
	PTFSV8_64KB BIT[14]
	PTFSV8_16KB BIT[13]
	TFSV8_4KB BIT[12]
	UBS BIT[11:8]
	OAS BIT[7:4]
	IAS BIT[3:0]

SMMU_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED non_secure
SMMU_IDR7 RESET_VALUE 0x00000000
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

SMMU_GFAR_LOW ADDRESS 0x0040 RW
--PRAGMA BANKED non_secure
SMMU_GFAR_LOW RESET_VALUE 0xXXXXXXXX
	FADDR BIT[31:0]

SMMU_GFAR_HIGH ADDRESS 0x0044 RW
--PRAGMA BANKED non_secure
SMMU_GFAR_HIGH RESET_VALUE 0x000XXXXX
	FADDR BIT[16:0]

SMMU_GFSR ADDRESS 0x0048 W
--PRAGMA BANKED non_secure
SMMU_GFSR RESET_VALUE 0x00000000
	MULTI BIT[31]
	UUT BIT[8]
	EF BIT[6]
	CAF BIT[5]
	UCIF BIT[4]
	UCBF BIT[3]
	SMCF BIT[2]
	USF BIT[1]
	ICF BIT[0]

SMMU_GFSRRESTORE ADDRESS 0x004C W
--PRAGMA BANKED non_secure
SMMU_GFSRRESTORE RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_GFSYNR0 ADDRESS 0x0050 RW
--PRAGMA BANKED non_secure
SMMU_GFSYNR0 RESET_VALUE 0x0000000X
	ATS BIT[6]
	IND BIT[3]
	PNU BIT[2]
	WNR BIT[1]
	NESTED BIT[0]

SMMU_GFSYNR1 ADDRESS 0x0054 RW
--PRAGMA BANKED non_secure
SMMU_GFSYNR1 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_TLBIVMID_2 ADDRESS 0x0064 W
--PRAGMA BANKED non_secure
SMMU_TLBIVMID_2 RESET_VALUE 0x000000XX
	VMID BIT[7:0]

SMMU_TLBIALLNSNH_2 ADDRESS 0x0068 W
--PRAGMA BANKED non_secure
SMMU_TLBIALLNSNH_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_TLBIALLH ADDRESS 0x006C W
SMMU_TLBIALLH RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_TLBGSYNC ADDRESS 0x0070 W
--PRAGMA BANKED non_secure
SMMU_TLBGSYNC RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_TLBGSTATUS ADDRESS 0x0074 R
--PRAGMA BANKED non_secure
SMMU_TLBGSTATUS RESET_VALUE 0x00000000
	GSACTIVE BIT[0]

SMMU_TLBIVAH_LOW ADDRESS 0x0078 W
SMMU_TLBIVAH_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:12]

SMMU_TLBIVALH64_LOW ADDRESS 0x00B0 W
SMMU_TLBIVALH64_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_TLBIVALH64_HIGH ADDRESS 0x00B4 W
SMMU_TLBIVALH64_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[4:0]

SMMU_TLBIVMIDS1 ADDRESS 0x00B8 W
SMMU_TLBIVMIDS1 RESET_VALUE 0x00000000
	VMID BIT[7:0]

SMMU_TLBIVAH64_LOW ADDRESS 0x00C0 W
SMMU_TLBIVAH64_LOW RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_TLBIVAH64_HIGH ADDRESS 0x00C4 W
SMMU_TLBIVAH64_HIGH RESET_VALUE 0x00000000
	ADDRESS BIT[4:0]

SMMU_SMR0_2 ADDRESS 0x0800 RW
--PRAGMA BANKED non_secure
SMMU_SMR0_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR1_2 ADDRESS 0x0804 RW
--PRAGMA BANKED non_secure
SMMU_SMR1_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR2_2 ADDRESS 0x0808 RW
--PRAGMA BANKED non_secure
SMMU_SMR2_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR3_2 ADDRESS 0x080C RW
--PRAGMA BANKED non_secure
SMMU_SMR3_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR4_2 ADDRESS 0x0810 RW
--PRAGMA BANKED non_secure
SMMU_SMR4_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR5_2 ADDRESS 0x0814 RW
--PRAGMA BANKED non_secure
SMMU_SMR5_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR6_2 ADDRESS 0x0818 RW
--PRAGMA BANKED non_secure
SMMU_SMR6_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR7_2 ADDRESS 0x081C RW
--PRAGMA BANKED non_secure
SMMU_SMR7_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR8_2 ADDRESS 0x0820 RW
--PRAGMA BANKED non_secure
SMMU_SMR8_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR9_2 ADDRESS 0x0824 RW
--PRAGMA BANKED non_secure
SMMU_SMR9_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR10_2 ADDRESS 0x0828 RW
--PRAGMA BANKED non_secure
SMMU_SMR10_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR11_2 ADDRESS 0x082C RW
--PRAGMA BANKED non_secure
SMMU_SMR11_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR12_2 ADDRESS 0x0830 RW
--PRAGMA BANKED non_secure
SMMU_SMR12_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR13_2 ADDRESS 0x0834 RW
--PRAGMA BANKED non_secure
SMMU_SMR13_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR14_2 ADDRESS 0x0838 RW
--PRAGMA BANKED non_secure
SMMU_SMR14_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR15_2 ADDRESS 0x083C RW
--PRAGMA BANKED non_secure
SMMU_SMR15_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR16_2 ADDRESS 0x0840 RW
--PRAGMA BANKED non_secure
SMMU_SMR16_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR17_2 ADDRESS 0x0844 RW
--PRAGMA BANKED non_secure
SMMU_SMR17_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR18_2 ADDRESS 0x0848 RW
--PRAGMA BANKED non_secure
SMMU_SMR18_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR19_2 ADDRESS 0x084C RW
--PRAGMA BANKED non_secure
SMMU_SMR19_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR20_2 ADDRESS 0x0850 RW
--PRAGMA BANKED non_secure
SMMU_SMR20_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR21_2 ADDRESS 0x0854 RW
--PRAGMA BANKED non_secure
SMMU_SMR21_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR22_2 ADDRESS 0x0858 RW
--PRAGMA BANKED non_secure
SMMU_SMR22_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR23_2 ADDRESS 0x085C RW
--PRAGMA BANKED non_secure
SMMU_SMR23_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR24_2 ADDRESS 0x0860 RW
--PRAGMA BANKED non_secure
SMMU_SMR24_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR25_2 ADDRESS 0x0864 RW
--PRAGMA BANKED non_secure
SMMU_SMR25_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR26_2 ADDRESS 0x0868 RW
--PRAGMA BANKED non_secure
SMMU_SMR26_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR27_2 ADDRESS 0x086C RW
--PRAGMA BANKED non_secure
SMMU_SMR27_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR28_2 ADDRESS 0x0870 RW
--PRAGMA BANKED non_secure
SMMU_SMR28_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR29_2 ADDRESS 0x0874 RW
--PRAGMA BANKED non_secure
SMMU_SMR29_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR30_2 ADDRESS 0x0878 RW
--PRAGMA BANKED non_secure
SMMU_SMR30_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_SMR31_2 ADDRESS 0x087C RW
--PRAGMA BANKED non_secure
SMMU_SMR31_2 RESET_VALUE 0xXXXXXXXX
	VALID BIT[31]
	MASK BIT[30:16]
	ID BIT[14:0]

SMMU_S2CR0_2 ADDRESS 0x0C00 RW
--PRAGMA BANKED non_secure
SMMU_S2CR0_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR1_2 ADDRESS 0x0C04 RW
--PRAGMA BANKED non_secure
SMMU_S2CR1_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR2_2 ADDRESS 0x0C08 RW
--PRAGMA BANKED non_secure
SMMU_S2CR2_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR3_2 ADDRESS 0x0C0C RW
--PRAGMA BANKED non_secure
SMMU_S2CR3_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR4_2 ADDRESS 0x0C10 RW
--PRAGMA BANKED non_secure
SMMU_S2CR4_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR5_2 ADDRESS 0x0C14 RW
--PRAGMA BANKED non_secure
SMMU_S2CR5_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR6_2 ADDRESS 0x0C18 RW
--PRAGMA BANKED non_secure
SMMU_S2CR6_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR7_2 ADDRESS 0x0C1C RW
--PRAGMA BANKED non_secure
SMMU_S2CR7_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR8_2 ADDRESS 0x0C20 RW
--PRAGMA BANKED non_secure
SMMU_S2CR8_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR9_2 ADDRESS 0x0C24 RW
--PRAGMA BANKED non_secure
SMMU_S2CR9_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR10_2 ADDRESS 0x0C28 RW
--PRAGMA BANKED non_secure
SMMU_S2CR10_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR11_2 ADDRESS 0x0C2C RW
--PRAGMA BANKED non_secure
SMMU_S2CR11_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR12_2 ADDRESS 0x0C30 RW
--PRAGMA BANKED non_secure
SMMU_S2CR12_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR13_2 ADDRESS 0x0C34 RW
--PRAGMA BANKED non_secure
SMMU_S2CR13_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR14_2 ADDRESS 0x0C38 RW
--PRAGMA BANKED non_secure
SMMU_S2CR14_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR15_2 ADDRESS 0x0C3C RW
--PRAGMA BANKED non_secure
SMMU_S2CR15_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR16_2 ADDRESS 0x0C40 RW
--PRAGMA BANKED non_secure
SMMU_S2CR16_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR17_2 ADDRESS 0x0C44 RW
--PRAGMA BANKED non_secure
SMMU_S2CR17_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR18_2 ADDRESS 0x0C48 RW
--PRAGMA BANKED non_secure
SMMU_S2CR18_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR19_2 ADDRESS 0x0C4C RW
--PRAGMA BANKED non_secure
SMMU_S2CR19_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR20_2 ADDRESS 0x0C50 RW
--PRAGMA BANKED non_secure
SMMU_S2CR20_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR21_2 ADDRESS 0x0C54 RW
--PRAGMA BANKED non_secure
SMMU_S2CR21_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR22_2 ADDRESS 0x0C58 RW
--PRAGMA BANKED non_secure
SMMU_S2CR22_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR23_2 ADDRESS 0x0C5C RW
--PRAGMA BANKED non_secure
SMMU_S2CR23_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR24_2 ADDRESS 0x0C60 RW
--PRAGMA BANKED non_secure
SMMU_S2CR24_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR25_2 ADDRESS 0x0C64 RW
--PRAGMA BANKED non_secure
SMMU_S2CR25_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR26_2 ADDRESS 0x0C68 RW
--PRAGMA BANKED non_secure
SMMU_S2CR26_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR27_2 ADDRESS 0x0C6C RW
--PRAGMA BANKED non_secure
SMMU_S2CR27_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR28_2 ADDRESS 0x0C70 RW
--PRAGMA BANKED non_secure
SMMU_S2CR28_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR29_2 ADDRESS 0x0C74 RW
--PRAGMA BANKED non_secure
SMMU_S2CR29_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR30_2 ADDRESS 0x0C78 RW
--PRAGMA BANKED non_secure
SMMU_S2CR30_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_S2CR31_2 ADDRESS 0x0C7C RW
--PRAGMA BANKED non_secure
SMMU_S2CR31_2 RESET_VALUE 0xXXXXXXXX
	TRANSIENTCFG BIT[29:28]
	INSTCFG_1 BIT[27]
	INSTCFG_0_FB BIT[26]
	PRIVCFG_BSU BIT[25:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEM_ATTR BIT[15:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	CBNDX_VMID BIT[7:0]

SMMU_PIDR0_2 ADDRESS 0x0FE0 R
--PRAGMA BANKED non_secure
SMMU_PIDR0_2 RESET_VALUE 0x00000081
	PART1 BIT[7:4]
	PART0 BIT[3:0]

SMMU_PIDR1_2 ADDRESS 0x0FE4 R
--PRAGMA BANKED non_secure
SMMU_PIDR1_2 RESET_VALUE 0x000000B4
	DES0 BIT[7:4]
	PART2 BIT[3:0]

SMMU_PIDR2_2 ADDRESS 0x0FE8 R
--PRAGMA BANKED non_secure
SMMU_PIDR2_2 RESET_VALUE 0x0000001B
	VER BIT[7:4]
	DES1 BIT[3:0]

SMMU_PIDR3_2 ADDRESS 0x0FEC R
--PRAGMA BANKED non_secure
SMMU_PIDR3_2 RESET_VALUE 0x00000000
	REVAND BIT[7:4]
	CUSTOMER_MODIFIED BIT[3:0]

SMMU_PIDR4_2 ADDRESS 0x0FD0 R
--PRAGMA BANKED non_secure
SMMU_PIDR4_2 RESET_VALUE 0x00000004
	SMMU_PIDR4_2 BIT[31:0]

SMMU_PIDR5_2 ADDRESS 0x0FD4 R
--PRAGMA BANKED non_secure
SMMU_PIDR5_2 RESET_VALUE 0x00000000
	SMMU_PIDR5_2 BIT[31:0]

SMMU_PIDR6_2 ADDRESS 0x0FD8 R
--PRAGMA BANKED non_secure
SMMU_PIDR6_2 RESET_VALUE 0x00000000
	SMMU_PIDR6_2 BIT[31:0]

SMMU_PIDR7_2 ADDRESS 0x0FDC R
--PRAGMA BANKED non_secure
SMMU_PIDR7_2 RESET_VALUE 0x00000000
	SMMU_PIDR7_2 BIT[31:0]

SMMU_CIDR0_2 ADDRESS 0x0FF0 R
--PRAGMA BANKED non_secure
SMMU_CIDR0_2 RESET_VALUE 0x0000000D
	PREAMBLE BIT[7:0]

SMMU_CIDR1_2 ADDRESS 0x0FF4 R
--PRAGMA BANKED non_secure
SMMU_CIDR1_2 RESET_VALUE 0x000000F0
	PREAMBLE BIT[7:0]

SMMU_CIDR2_2 ADDRESS 0x0FF8 R
--PRAGMA BANKED non_secure
SMMU_CIDR2_2 RESET_VALUE 0x00000005
	PREAMBLE BIT[7:0]

SMMU_CIDR3_2 ADDRESS 0x0FFC R
--PRAGMA BANKED non_secure
SMMU_CIDR3_2 RESET_VALUE 0x000000B1
	PREAMBLE BIT[7:0]

SMMU_CBAR0_2 ADDRESS 0x1000 RW
--PRAGMA BANKED non_secure
SMMU_CBAR0_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA0_2 ADDRESS 0x1400 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA0_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R0_2 ADDRESS 0x1800 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R0_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR1_2 ADDRESS 0x1004 RW
--PRAGMA BANKED non_secure
SMMU_CBAR1_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA1_2 ADDRESS 0x1404 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA1_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R1_2 ADDRESS 0x1804 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R1_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR2_2 ADDRESS 0x1008 RW
--PRAGMA BANKED non_secure
SMMU_CBAR2_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA2_2 ADDRESS 0x1408 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA2_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R2_2 ADDRESS 0x1808 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R2_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR3_2 ADDRESS 0x100C RW
--PRAGMA BANKED non_secure
SMMU_CBAR3_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA3_2 ADDRESS 0x140C RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA3_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R3_2 ADDRESS 0x180C RW
--PRAGMA BANKED non_secure
SMMU_CBA2R3_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR4_2 ADDRESS 0x1010 RW
--PRAGMA BANKED non_secure
SMMU_CBAR4_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA4_2 ADDRESS 0x1410 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA4_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R4_2 ADDRESS 0x1810 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R4_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR5_2 ADDRESS 0x1014 RW
--PRAGMA BANKED non_secure
SMMU_CBAR5_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA5_2 ADDRESS 0x1414 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA5_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R5_2 ADDRESS 0x1814 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R5_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR6_2 ADDRESS 0x1018 RW
--PRAGMA BANKED non_secure
SMMU_CBAR6_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA6_2 ADDRESS 0x1418 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA6_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R6_2 ADDRESS 0x1818 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R6_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR7_2 ADDRESS 0x101C RW
--PRAGMA BANKED non_secure
SMMU_CBAR7_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA7_2 ADDRESS 0x141C RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA7_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R7_2 ADDRESS 0x181C RW
--PRAGMA BANKED non_secure
SMMU_CBA2R7_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR8_2 ADDRESS 0x1020 RW
--PRAGMA BANKED non_secure
SMMU_CBAR8_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA8_2 ADDRESS 0x1420 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA8_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R8_2 ADDRESS 0x1820 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R8_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR9_2 ADDRESS 0x1024 RW
--PRAGMA BANKED non_secure
SMMU_CBAR9_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA9_2 ADDRESS 0x1424 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA9_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R9_2 ADDRESS 0x1824 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R9_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR10_2 ADDRESS 0x1028 RW
--PRAGMA BANKED non_secure
SMMU_CBAR10_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA10_2 ADDRESS 0x1428 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA10_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R10_2 ADDRESS 0x1828 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R10_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR11_2 ADDRESS 0x102C RW
--PRAGMA BANKED non_secure
SMMU_CBAR11_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA11_2 ADDRESS 0x142C RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA11_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R11_2 ADDRESS 0x182C RW
--PRAGMA BANKED non_secure
SMMU_CBA2R11_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR12_2 ADDRESS 0x1030 RW
--PRAGMA BANKED non_secure
SMMU_CBAR12_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA12_2 ADDRESS 0x1430 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA12_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R12_2 ADDRESS 0x1830 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R12_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR13_2 ADDRESS 0x1034 RW
--PRAGMA BANKED non_secure
SMMU_CBAR13_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA13_2 ADDRESS 0x1434 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA13_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R13_2 ADDRESS 0x1834 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R13_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR14_2 ADDRESS 0x1038 RW
--PRAGMA BANKED non_secure
SMMU_CBAR14_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA14_2 ADDRESS 0x1438 RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA14_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R14_2 ADDRESS 0x1838 RW
--PRAGMA BANKED non_secure
SMMU_CBA2R14_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

SMMU_CBAR15_2 ADDRESS 0x103C RW
--PRAGMA BANKED non_secure
SMMU_CBAR15_2 RESET_VALUE 0x00XXXX00
	IRPTNDX BIT[31:24]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	BSU BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR_CBNDX_7_4 BIT[15:12]
	FB_CBNDX_3 BIT[11]
	HYPC_CBNDX_2 BIT[10]
	BPSHCFG_CBNDX_1_0 BIT[9:8]
	VMID BIT[7:0]

SMMU_CBFRSYNRA15_2 ADDRESS 0x143C RW
--PRAGMA BANKED non_secure
SMMU_CBFRSYNRA15_2 RESET_VALUE 0xXXXXXXXX
	SSD_INDEX BIT[30:16]
	STREAMID BIT[14:0]

SMMU_CBA2R15_2 ADDRESS 0x183C RW
--PRAGMA BANKED non_secure
SMMU_CBA2R15_2 RESET_VALUE 0x00000000
	MONC BIT[1]
	RW64 BIT[0]

PMEVCNTR0_2 ADDRESS 0x3000 RW
--PRAGMA BANKED non_secure
PMEVCNTR0_2 RESET_VALUE 0xXXXXXXXX
	PMN0 BIT[31:0]

PMEVCNTR1_2 ADDRESS 0x3004 RW
--PRAGMA BANKED non_secure
PMEVCNTR1_2 RESET_VALUE 0xXXXXXXXX
	PMN1 BIT[31:0]

PMEVCNTR2_2 ADDRESS 0x3008 RW
--PRAGMA BANKED non_secure
PMEVCNTR2_2 RESET_VALUE 0xXXXXXXXX
	PMN2 BIT[31:0]

PMEVCNTR3_2 ADDRESS 0x300C RW
--PRAGMA BANKED non_secure
PMEVCNTR3_2 RESET_VALUE 0xXXXXXXXX
	PMN3 BIT[31:0]

PMEVTYPER0_2 ADDRESS 0x3400 RW
--PRAGMA BANKED non_secure
PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

PMEVTYPER1_2 ADDRESS 0x3404 RW
--PRAGMA BANKED non_secure
PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

PMEVTYPER2_2 ADDRESS 0x3408 RW
--PRAGMA BANKED non_secure
PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

PMEVTYPER3_2 ADDRESS 0x340C RW
--PRAGMA BANKED non_secure
PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

PMCGCR_2 ADDRESS 0x3800 RW
--PRAGMA BANKED non_secure
PMCGCR_2 RESET_VALUE 0x0400000X
	CGNC BIT[27:24]
	SIDG BIT[22:16]
	X BIT[12]
	E BIT[11]
	CBAEN BIT[10]
	TCEFCFG BIT[9:8]
	NDX BIT[3:0]

PMCGSMR_2 ADDRESS 0x3A00 RW
--PRAGMA BANKED non_secure
PMCGSMR_2 RESET_VALUE 0x0XXX0XXX
	MASK BIT[25:16]
	ID BIT[9:0]

PMCNTENSET_2 ADDRESS 0x3C00 W
--PRAGMA BANKED non_secure
PMCNTENSET_2 RESET_VALUE 0x00000000
	P23 BIT[23]
	P22 BIT[22]
	P21 BIT[21]
	P20 BIT[20]
	P19 BIT[19]
	P18 BIT[18]
	P17 BIT[17]
	P16 BIT[16]
	P15 BIT[15]
	P14 BIT[14]
	P13 BIT[13]
	P12 BIT[12]
	P11 BIT[11]
	P10 BIT[10]
	P9 BIT[9]
	P8 BIT[8]
	P7 BIT[7]
	P6 BIT[6]
	P5 BIT[5]
	P4 BIT[4]
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

PMCNTENCLR_2 ADDRESS 0x3C20 W
--PRAGMA BANKED non_secure
PMCNTENCLR_2 RESET_VALUE 0x00000000
	P23 BIT[23]
	P22 BIT[22]
	P21 BIT[21]
	P20 BIT[20]
	P19 BIT[19]
	P18 BIT[18]
	P17 BIT[17]
	P16 BIT[16]
	P15 BIT[15]
	P14 BIT[14]
	P13 BIT[13]
	P12 BIT[12]
	P11 BIT[11]
	P10 BIT[10]
	P9 BIT[9]
	P8 BIT[8]
	P7 BIT[7]
	P6 BIT[6]
	P5 BIT[5]
	P4 BIT[4]
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

PMINTENSET_2 ADDRESS 0x3C40 W
--PRAGMA BANKED non_secure
PMINTENSET_2 RESET_VALUE 0x00XXXXXX
	P23 BIT[23]
	P22 BIT[22]
	P21 BIT[21]
	P20 BIT[20]
	P19 BIT[19]
	P18 BIT[18]
	P17 BIT[17]
	P16 BIT[16]
	P15 BIT[15]
	P14 BIT[14]
	P13 BIT[13]
	P12 BIT[12]
	P11 BIT[11]
	P10 BIT[10]
	P9 BIT[9]
	P8 BIT[8]
	P7 BIT[7]
	P6 BIT[6]
	P5 BIT[5]
	P4 BIT[4]
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

PMINTENCLR_2 ADDRESS 0x3C60 W
--PRAGMA BANKED non_secure
PMINTENCLR_2 RESET_VALUE 0x00XXXXXX
	P23 BIT[23]
	P22 BIT[22]
	P21 BIT[21]
	P20 BIT[20]
	P19 BIT[19]
	P18 BIT[18]
	P17 BIT[17]
	P16 BIT[16]
	P15 BIT[15]
	P14 BIT[14]
	P13 BIT[13]
	P12 BIT[12]
	P11 BIT[11]
	P10 BIT[10]
	P9 BIT[9]
	P8 BIT[8]
	P7 BIT[7]
	P6 BIT[6]
	P5 BIT[5]
	P4 BIT[4]
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

PMOVSCLR_2 ADDRESS 0x3C80 W
--PRAGMA BANKED non_secure
PMOVSCLR_2 RESET_VALUE 0x00000000
	P23 BIT[23]
	P22 BIT[22]
	P21 BIT[21]
	P20 BIT[20]
	P19 BIT[19]
	P18 BIT[18]
	P17 BIT[17]
	P16 BIT[16]
	P15 BIT[15]
	P14 BIT[14]
	P13 BIT[13]
	P12 BIT[12]
	P11 BIT[11]
	P10 BIT[10]
	P9 BIT[9]
	P8 BIT[8]
	P7 BIT[7]
	P6 BIT[6]
	P5 BIT[5]
	P4 BIT[4]
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

PMOVSSET_2 ADDRESS 0x3CC0 W
--PRAGMA BANKED non_secure
PMOVSSET_2 RESET_VALUE 0x00000000
	P23 BIT[23]
	P22 BIT[22]
	P21 BIT[21]
	P20 BIT[20]
	P19 BIT[19]
	P18 BIT[18]
	P17 BIT[17]
	P16 BIT[16]
	P15 BIT[15]
	P14 BIT[14]
	P13 BIT[13]
	P12 BIT[12]
	P11 BIT[11]
	P10 BIT[10]
	P9 BIT[9]
	P8 BIT[8]
	P7 BIT[7]
	P6 BIT[6]
	P5 BIT[5]
	P4 BIT[4]
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

PMCFGR_2 ADDRESS 0x3E00 R
--PRAGMA BANKED non_secure
PMCFGR_2 RESET_VALUE 0x05011F17
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

PMCR_2 ADDRESS 0x3E04 RW
--PRAGMA BANKED non_secure
PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_PMCEID0_2 ADDRESS 0x3E20 R
--PRAGMA BANKED non_secure
SMMU_PMCEID0_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_PMAUTHSTATUS_2 ADDRESS 0x3FB8 R
--PRAGMA BANKED non_secure
SMMU_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_PMDEVTYPE_2 ADDRESS 0x3FCC R
--PRAGMA BANKED non_secure
SMMU_PMDEVTYPE_2 RESET_VALUE 0x00000056
	T BIT[7:4]
	C BIT[3:0]

SMMU_CB0_SCTLR_2 ADDRESS 0x10000 RW
--PRAGMA BANKED non_secure
SMMU_CB0_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB1_SCTLR_2 ADDRESS 0x11000 RW
--PRAGMA BANKED non_secure
SMMU_CB1_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB2_SCTLR_2 ADDRESS 0x12000 RW
--PRAGMA BANKED non_secure
SMMU_CB2_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB3_SCTLR_2 ADDRESS 0x13000 RW
--PRAGMA BANKED non_secure
SMMU_CB3_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB4_SCTLR_2 ADDRESS 0x14000 RW
--PRAGMA BANKED non_secure
SMMU_CB4_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB5_SCTLR_2 ADDRESS 0x15000 RW
--PRAGMA BANKED non_secure
SMMU_CB5_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB6_SCTLR_2 ADDRESS 0x16000 RW
--PRAGMA BANKED non_secure
SMMU_CB6_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB7_SCTLR_2 ADDRESS 0x17000 RW
--PRAGMA BANKED non_secure
SMMU_CB7_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB8_SCTLR_2 ADDRESS 0x18000 RW
--PRAGMA BANKED non_secure
SMMU_CB8_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB9_SCTLR_2 ADDRESS 0x19000 RW
--PRAGMA BANKED non_secure
SMMU_CB9_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB10_SCTLR_2 ADDRESS 0x1A000 RW
--PRAGMA BANKED non_secure
SMMU_CB10_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB11_SCTLR_2 ADDRESS 0x1B000 RW
--PRAGMA BANKED non_secure
SMMU_CB11_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB12_SCTLR_2 ADDRESS 0x1C000 RW
--PRAGMA BANKED non_secure
SMMU_CB12_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB13_SCTLR_2 ADDRESS 0x1D000 RW
--PRAGMA BANKED non_secure
SMMU_CB13_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB14_SCTLR_2 ADDRESS 0x1E000 RW
--PRAGMA BANKED non_secure
SMMU_CB14_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB15_SCTLR_2 ADDRESS 0x1F000 RW
--PRAGMA BANKED non_secure
SMMU_CB15_SCTLR_2 RESET_VALUE 0xXXXXXXXX
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	FB BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[19:16]
	TRANSIENTCFG BIT[15:14]
	PTW BIT[13]
	ASIDPNE BIT[12]
	UWXN BIT[10]
	WXN BIT[9]
	HUPCF BIT[8]
	CFCFG BIT[7]
	CFIE BIT[6]
	CFRE BIT[5]
	E BIT[4]
	AFFD BIT[3]
	AFE BIT[2]
	TRE BIT[1]
	M BIT[0]

SMMU_CB0_ACTLR_2 ADDRESS 0x10004 RW
--PRAGMA BANKED non_secure
SMMU_CB0_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB1_ACTLR_2 ADDRESS 0x11004 RW
--PRAGMA BANKED non_secure
SMMU_CB1_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB2_ACTLR_2 ADDRESS 0x12004 RW
--PRAGMA BANKED non_secure
SMMU_CB2_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB3_ACTLR_2 ADDRESS 0x13004 RW
--PRAGMA BANKED non_secure
SMMU_CB3_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB4_ACTLR_2 ADDRESS 0x14004 RW
--PRAGMA BANKED non_secure
SMMU_CB4_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB5_ACTLR_2 ADDRESS 0x15004 RW
--PRAGMA BANKED non_secure
SMMU_CB5_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB6_ACTLR_2 ADDRESS 0x16004 RW
--PRAGMA BANKED non_secure
SMMU_CB6_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB7_ACTLR_2 ADDRESS 0x17004 RW
--PRAGMA BANKED non_secure
SMMU_CB7_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB8_ACTLR_2 ADDRESS 0x18004 RW
--PRAGMA BANKED non_secure
SMMU_CB8_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB9_ACTLR_2 ADDRESS 0x19004 RW
--PRAGMA BANKED non_secure
SMMU_CB9_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB10_ACTLR_2 ADDRESS 0x1A004 RW
--PRAGMA BANKED non_secure
SMMU_CB10_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB11_ACTLR_2 ADDRESS 0x1B004 RW
--PRAGMA BANKED non_secure
SMMU_CB11_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB12_ACTLR_2 ADDRESS 0x1C004 RW
--PRAGMA BANKED non_secure
SMMU_CB12_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB13_ACTLR_2 ADDRESS 0x1D004 RW
--PRAGMA BANKED non_secure
SMMU_CB13_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB14_ACTLR_2 ADDRESS 0x1E004 RW
--PRAGMA BANKED non_secure
SMMU_CB14_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB15_ACTLR_2 ADDRESS 0x1F004 RW
--PRAGMA BANKED non_secure
SMMU_CB15_ACTLR_2 RESET_VALUE 0x00000003
	CPRE BIT[1]
	CMTLB BIT[0]

SMMU_CB0_RESUME_2 ADDRESS 0x10008 W
--PRAGMA BANKED non_secure
SMMU_CB0_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB1_RESUME_2 ADDRESS 0x11008 W
--PRAGMA BANKED non_secure
SMMU_CB1_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB2_RESUME_2 ADDRESS 0x12008 W
--PRAGMA BANKED non_secure
SMMU_CB2_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB3_RESUME_2 ADDRESS 0x13008 W
--PRAGMA BANKED non_secure
SMMU_CB3_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB4_RESUME_2 ADDRESS 0x14008 W
--PRAGMA BANKED non_secure
SMMU_CB4_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB5_RESUME_2 ADDRESS 0x15008 W
--PRAGMA BANKED non_secure
SMMU_CB5_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB6_RESUME_2 ADDRESS 0x16008 W
--PRAGMA BANKED non_secure
SMMU_CB6_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB7_RESUME_2 ADDRESS 0x17008 W
--PRAGMA BANKED non_secure
SMMU_CB7_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB8_RESUME_2 ADDRESS 0x18008 W
--PRAGMA BANKED non_secure
SMMU_CB8_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB9_RESUME_2 ADDRESS 0x19008 W
--PRAGMA BANKED non_secure
SMMU_CB9_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB10_RESUME_2 ADDRESS 0x1A008 W
--PRAGMA BANKED non_secure
SMMU_CB10_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB11_RESUME_2 ADDRESS 0x1B008 W
--PRAGMA BANKED non_secure
SMMU_CB11_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB12_RESUME_2 ADDRESS 0x1C008 W
--PRAGMA BANKED non_secure
SMMU_CB12_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB13_RESUME_2 ADDRESS 0x1D008 W
--PRAGMA BANKED non_secure
SMMU_CB13_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB14_RESUME_2 ADDRESS 0x1E008 W
--PRAGMA BANKED non_secure
SMMU_CB14_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB15_RESUME_2 ADDRESS 0x1F008 W
--PRAGMA BANKED non_secure
SMMU_CB15_RESUME_2 RESET_VALUE 0x0000000X
	TNR BIT[0]

SMMU_CB0_TTBCR2_2 ADDRESS 0x10010 RW
--PRAGMA BANKED non_secure
SMMU_CB0_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB1_TTBCR2_2 ADDRESS 0x11010 RW
--PRAGMA BANKED non_secure
SMMU_CB1_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB2_TTBCR2_2 ADDRESS 0x12010 RW
--PRAGMA BANKED non_secure
SMMU_CB2_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB3_TTBCR2_2 ADDRESS 0x13010 RW
--PRAGMA BANKED non_secure
SMMU_CB3_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB4_TTBCR2_2 ADDRESS 0x14010 RW
--PRAGMA BANKED non_secure
SMMU_CB4_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB5_TTBCR2_2 ADDRESS 0x15010 RW
--PRAGMA BANKED non_secure
SMMU_CB5_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB6_TTBCR2_2 ADDRESS 0x16010 RW
--PRAGMA BANKED non_secure
SMMU_CB6_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB7_TTBCR2_2 ADDRESS 0x17010 RW
--PRAGMA BANKED non_secure
SMMU_CB7_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB8_TTBCR2_2 ADDRESS 0x18010 RW
--PRAGMA BANKED non_secure
SMMU_CB8_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB9_TTBCR2_2 ADDRESS 0x19010 RW
--PRAGMA BANKED non_secure
SMMU_CB9_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB10_TTBCR2_2 ADDRESS 0x1A010 RW
--PRAGMA BANKED non_secure
SMMU_CB10_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB11_TTBCR2_2 ADDRESS 0x1B010 RW
--PRAGMA BANKED non_secure
SMMU_CB11_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB12_TTBCR2_2 ADDRESS 0x1C010 RW
--PRAGMA BANKED non_secure
SMMU_CB12_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB13_TTBCR2_2 ADDRESS 0x1D010 RW
--PRAGMA BANKED non_secure
SMMU_CB13_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB14_TTBCR2_2 ADDRESS 0x1E010 RW
--PRAGMA BANKED non_secure
SMMU_CB14_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB15_TTBCR2_2 ADDRESS 0x1F010 RW
--PRAGMA BANKED non_secure
SMMU_CB15_TTBCR2_2 RESET_VALUE 0xX00XX0XX
	NSCFG1 BIT[30]
	SEP BIT[17:15]
	NSCFG0 BIT[14]
	TBI1 BIT[6]
	TBI0 BIT[5]
	AS BIT[4]
	PASIZE BIT[2:0]

SMMU_CB0_TTBR0_LOW_2 ADDRESS 0x10020 RW
--PRAGMA BANKED non_secure
SMMU_CB0_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB1_TTBR0_LOW_2 ADDRESS 0x11020 RW
--PRAGMA BANKED non_secure
SMMU_CB1_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB2_TTBR0_LOW_2 ADDRESS 0x12020 RW
--PRAGMA BANKED non_secure
SMMU_CB2_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB3_TTBR0_LOW_2 ADDRESS 0x13020 RW
--PRAGMA BANKED non_secure
SMMU_CB3_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB4_TTBR0_LOW_2 ADDRESS 0x14020 RW
--PRAGMA BANKED non_secure
SMMU_CB4_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB5_TTBR0_LOW_2 ADDRESS 0x15020 RW
--PRAGMA BANKED non_secure
SMMU_CB5_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB6_TTBR0_LOW_2 ADDRESS 0x16020 RW
--PRAGMA BANKED non_secure
SMMU_CB6_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB7_TTBR0_LOW_2 ADDRESS 0x17020 RW
--PRAGMA BANKED non_secure
SMMU_CB7_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB8_TTBR0_LOW_2 ADDRESS 0x18020 RW
--PRAGMA BANKED non_secure
SMMU_CB8_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB9_TTBR0_LOW_2 ADDRESS 0x19020 RW
--PRAGMA BANKED non_secure
SMMU_CB9_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB10_TTBR0_LOW_2 ADDRESS 0x1A020 RW
--PRAGMA BANKED non_secure
SMMU_CB10_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB11_TTBR0_LOW_2 ADDRESS 0x1B020 RW
--PRAGMA BANKED non_secure
SMMU_CB11_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB12_TTBR0_LOW_2 ADDRESS 0x1C020 RW
--PRAGMA BANKED non_secure
SMMU_CB12_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB13_TTBR0_LOW_2 ADDRESS 0x1D020 RW
--PRAGMA BANKED non_secure
SMMU_CB13_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB14_TTBR0_LOW_2 ADDRESS 0x1E020 RW
--PRAGMA BANKED non_secure
SMMU_CB14_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB15_TTBR0_LOW_2 ADDRESS 0x1F020 RW
--PRAGMA BANKED non_secure
SMMU_CB15_TTBR0_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB0_TTBR0_HIGH_2 ADDRESS 0x10024 RW
--PRAGMA BANKED non_secure
SMMU_CB0_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB1_TTBR0_HIGH_2 ADDRESS 0x11024 RW
--PRAGMA BANKED non_secure
SMMU_CB1_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB2_TTBR0_HIGH_2 ADDRESS 0x12024 RW
--PRAGMA BANKED non_secure
SMMU_CB2_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB3_TTBR0_HIGH_2 ADDRESS 0x13024 RW
--PRAGMA BANKED non_secure
SMMU_CB3_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB4_TTBR0_HIGH_2 ADDRESS 0x14024 RW
--PRAGMA BANKED non_secure
SMMU_CB4_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB5_TTBR0_HIGH_2 ADDRESS 0x15024 RW
--PRAGMA BANKED non_secure
SMMU_CB5_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB6_TTBR0_HIGH_2 ADDRESS 0x16024 RW
--PRAGMA BANKED non_secure
SMMU_CB6_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB7_TTBR0_HIGH_2 ADDRESS 0x17024 RW
--PRAGMA BANKED non_secure
SMMU_CB7_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB8_TTBR0_HIGH_2 ADDRESS 0x18024 RW
--PRAGMA BANKED non_secure
SMMU_CB8_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB9_TTBR0_HIGH_2 ADDRESS 0x19024 RW
--PRAGMA BANKED non_secure
SMMU_CB9_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB10_TTBR0_HIGH_2 ADDRESS 0x1A024 RW
--PRAGMA BANKED non_secure
SMMU_CB10_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB11_TTBR0_HIGH_2 ADDRESS 0x1B024 RW
--PRAGMA BANKED non_secure
SMMU_CB11_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB12_TTBR0_HIGH_2 ADDRESS 0x1C024 RW
--PRAGMA BANKED non_secure
SMMU_CB12_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB13_TTBR0_HIGH_2 ADDRESS 0x1D024 RW
--PRAGMA BANKED non_secure
SMMU_CB13_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB14_TTBR0_HIGH_2 ADDRESS 0x1E024 RW
--PRAGMA BANKED non_secure
SMMU_CB14_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB15_TTBR0_HIGH_2 ADDRESS 0x1F024 RW
--PRAGMA BANKED non_secure
SMMU_CB15_TTBR0_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB0_TTBR1_LOW_2 ADDRESS 0x10028 RW
--PRAGMA BANKED non_secure
SMMU_CB0_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB1_TTBR1_LOW_2 ADDRESS 0x11028 RW
--PRAGMA BANKED non_secure
SMMU_CB1_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB2_TTBR1_LOW_2 ADDRESS 0x12028 RW
--PRAGMA BANKED non_secure
SMMU_CB2_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB3_TTBR1_LOW_2 ADDRESS 0x13028 RW
--PRAGMA BANKED non_secure
SMMU_CB3_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB4_TTBR1_LOW_2 ADDRESS 0x14028 RW
--PRAGMA BANKED non_secure
SMMU_CB4_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB5_TTBR1_LOW_2 ADDRESS 0x15028 RW
--PRAGMA BANKED non_secure
SMMU_CB5_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB6_TTBR1_LOW_2 ADDRESS 0x16028 RW
--PRAGMA BANKED non_secure
SMMU_CB6_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB7_TTBR1_LOW_2 ADDRESS 0x17028 RW
--PRAGMA BANKED non_secure
SMMU_CB7_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB8_TTBR1_LOW_2 ADDRESS 0x18028 RW
--PRAGMA BANKED non_secure
SMMU_CB8_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB9_TTBR1_LOW_2 ADDRESS 0x19028 RW
--PRAGMA BANKED non_secure
SMMU_CB9_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB10_TTBR1_LOW_2 ADDRESS 0x1A028 RW
--PRAGMA BANKED non_secure
SMMU_CB10_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB11_TTBR1_LOW_2 ADDRESS 0x1B028 RW
--PRAGMA BANKED non_secure
SMMU_CB11_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB12_TTBR1_LOW_2 ADDRESS 0x1C028 RW
--PRAGMA BANKED non_secure
SMMU_CB12_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB13_TTBR1_LOW_2 ADDRESS 0x1D028 RW
--PRAGMA BANKED non_secure
SMMU_CB13_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB14_TTBR1_LOW_2 ADDRESS 0x1E028 RW
--PRAGMA BANKED non_secure
SMMU_CB14_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB15_TTBR1_LOW_2 ADDRESS 0x1F028 RW
--PRAGMA BANKED non_secure
SMMU_CB15_TTBR1_LOW_2 RESET_VALUE 0xXXXXXXXX
	ADDRESS_31_7 BIT[31:7]
	ADDRESS_6_IRGN0 BIT[6]
	ADDRESS_5_NOS BIT[5]
	ADDRESS_4_3_RGN BIT[4:3]
	ADDRESS_2 BIT[2]
	ADDRESS_1_S BIT[1]
	ADDRESS_0_IRGN1 BIT[0]

SMMU_CB0_TTBR1_HIGH_2 ADDRESS 0x1002C RW
--PRAGMA BANKED non_secure
SMMU_CB0_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB1_TTBR1_HIGH_2 ADDRESS 0x1102C RW
--PRAGMA BANKED non_secure
SMMU_CB1_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB2_TTBR1_HIGH_2 ADDRESS 0x1202C RW
--PRAGMA BANKED non_secure
SMMU_CB2_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB3_TTBR1_HIGH_2 ADDRESS 0x1302C RW
--PRAGMA BANKED non_secure
SMMU_CB3_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB4_TTBR1_HIGH_2 ADDRESS 0x1402C RW
--PRAGMA BANKED non_secure
SMMU_CB4_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB5_TTBR1_HIGH_2 ADDRESS 0x1502C RW
--PRAGMA BANKED non_secure
SMMU_CB5_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB6_TTBR1_HIGH_2 ADDRESS 0x1602C RW
--PRAGMA BANKED non_secure
SMMU_CB6_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB7_TTBR1_HIGH_2 ADDRESS 0x1702C RW
--PRAGMA BANKED non_secure
SMMU_CB7_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB8_TTBR1_HIGH_2 ADDRESS 0x1802C RW
--PRAGMA BANKED non_secure
SMMU_CB8_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB9_TTBR1_HIGH_2 ADDRESS 0x1902C RW
--PRAGMA BANKED non_secure
SMMU_CB9_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB10_TTBR1_HIGH_2 ADDRESS 0x1A02C RW
--PRAGMA BANKED non_secure
SMMU_CB10_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB11_TTBR1_HIGH_2 ADDRESS 0x1B02C RW
--PRAGMA BANKED non_secure
SMMU_CB11_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB12_TTBR1_HIGH_2 ADDRESS 0x1C02C RW
--PRAGMA BANKED non_secure
SMMU_CB12_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB13_TTBR1_HIGH_2 ADDRESS 0x1D02C RW
--PRAGMA BANKED non_secure
SMMU_CB13_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB14_TTBR1_HIGH_2 ADDRESS 0x1E02C RW
--PRAGMA BANKED non_secure
SMMU_CB14_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB15_TTBR1_HIGH_2 ADDRESS 0x1F02C RW
--PRAGMA BANKED non_secure
SMMU_CB15_TTBR1_HIGH_2 RESET_VALUE 0xXXXXXXXX
	ASID BIT[31:16]
	ADDRESS BIT[15:0]

SMMU_CB0_TTBCR_LPAE_2 ADDRESS 0x10030 RW
--PRAGMA BANKED non_secure
SMMU_CB0_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB1_TTBCR_LPAE_2 ADDRESS 0x11030 RW
--PRAGMA BANKED non_secure
SMMU_CB1_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB2_TTBCR_LPAE_2 ADDRESS 0x12030 RW
--PRAGMA BANKED non_secure
SMMU_CB2_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB3_TTBCR_LPAE_2 ADDRESS 0x13030 RW
--PRAGMA BANKED non_secure
SMMU_CB3_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB4_TTBCR_LPAE_2 ADDRESS 0x14030 RW
--PRAGMA BANKED non_secure
SMMU_CB4_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB5_TTBCR_LPAE_2 ADDRESS 0x15030 RW
--PRAGMA BANKED non_secure
SMMU_CB5_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB6_TTBCR_LPAE_2 ADDRESS 0x16030 RW
--PRAGMA BANKED non_secure
SMMU_CB6_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB7_TTBCR_LPAE_2 ADDRESS 0x17030 RW
--PRAGMA BANKED non_secure
SMMU_CB7_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB8_TTBCR_LPAE_2 ADDRESS 0x18030 RW
--PRAGMA BANKED non_secure
SMMU_CB8_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB9_TTBCR_LPAE_2 ADDRESS 0x19030 RW
--PRAGMA BANKED non_secure
SMMU_CB9_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB10_TTBCR_LPAE_2 ADDRESS 0x1A030 RW
--PRAGMA BANKED non_secure
SMMU_CB10_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB11_TTBCR_LPAE_2 ADDRESS 0x1B030 RW
--PRAGMA BANKED non_secure
SMMU_CB11_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB12_TTBCR_LPAE_2 ADDRESS 0x1C030 RW
--PRAGMA BANKED non_secure
SMMU_CB12_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB13_TTBCR_LPAE_2 ADDRESS 0x1D030 RW
--PRAGMA BANKED non_secure
SMMU_CB13_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB14_TTBCR_LPAE_2 ADDRESS 0x1E030 RW
--PRAGMA BANKED non_secure
SMMU_CB14_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB15_TTBCR_LPAE_2 ADDRESS 0x1F030 RW
--PRAGMA BANKED non_secure
SMMU_CB15_TTBCR_LPAE_2 RESET_VALUE 0xXXXXXXXX
	EAE BIT[31]
	NSCFG1_TG1 BIT[30]
	SH1 BIT[29:28]
	ORGN1 BIT[27:26]
	IRGN1 BIT[25:24]
	EPD1 BIT[23]
	A1 BIT[22]
	T1SZ_5_3 BIT[21:19]
	T1SZ_2_0_PASIZE BIT[18:16]
	NSCFG0_TG0 BIT[14]
	SH0 BIT[13:12]
	ORGN0 BIT[11:10]
	IRGN0 BIT[9:8]
	SL0_1_EPD0 BIT[7]
	SL0_0 BIT[6]
	PD1_T0SZ_5 BIT[5]
	S_PD0_T0SZ_4 BIT[4]
	T0SZ_3_0 BIT[3:0]

SMMU_CB0_CONTEXTIDR_2 ADDRESS 0x10034 RW
--PRAGMA BANKED non_secure
SMMU_CB0_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB1_CONTEXTIDR_2 ADDRESS 0x11034 RW
--PRAGMA BANKED non_secure
SMMU_CB1_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB2_CONTEXTIDR_2 ADDRESS 0x12034 RW
--PRAGMA BANKED non_secure
SMMU_CB2_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB3_CONTEXTIDR_2 ADDRESS 0x13034 RW
--PRAGMA BANKED non_secure
SMMU_CB3_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB4_CONTEXTIDR_2 ADDRESS 0x14034 RW
--PRAGMA BANKED non_secure
SMMU_CB4_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB5_CONTEXTIDR_2 ADDRESS 0x15034 RW
--PRAGMA BANKED non_secure
SMMU_CB5_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB6_CONTEXTIDR_2 ADDRESS 0x16034 RW
--PRAGMA BANKED non_secure
SMMU_CB6_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB7_CONTEXTIDR_2 ADDRESS 0x17034 RW
--PRAGMA BANKED non_secure
SMMU_CB7_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB8_CONTEXTIDR_2 ADDRESS 0x18034 RW
--PRAGMA BANKED non_secure
SMMU_CB8_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB9_CONTEXTIDR_2 ADDRESS 0x19034 RW
--PRAGMA BANKED non_secure
SMMU_CB9_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB10_CONTEXTIDR_2 ADDRESS 0x1A034 RW
--PRAGMA BANKED non_secure
SMMU_CB10_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB11_CONTEXTIDR_2 ADDRESS 0x1B034 RW
--PRAGMA BANKED non_secure
SMMU_CB11_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB12_CONTEXTIDR_2 ADDRESS 0x1C034 RW
--PRAGMA BANKED non_secure
SMMU_CB12_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB13_CONTEXTIDR_2 ADDRESS 0x1D034 RW
--PRAGMA BANKED non_secure
SMMU_CB13_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB14_CONTEXTIDR_2 ADDRESS 0x1E034 RW
--PRAGMA BANKED non_secure
SMMU_CB14_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB15_CONTEXTIDR_2 ADDRESS 0x1F034 RW
--PRAGMA BANKED non_secure
SMMU_CB15_CONTEXTIDR_2 RESET_VALUE 0xXXXXXXXX
	PROCID BIT[31:8]
	ASID BIT[7:0]

SMMU_CB0_PRRR_MAIR0_2 ADDRESS 0x10038 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB1_PRRR_MAIR0_2 ADDRESS 0x11038 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB2_PRRR_MAIR0_2 ADDRESS 0x12038 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB3_PRRR_MAIR0_2 ADDRESS 0x13038 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB4_PRRR_MAIR0_2 ADDRESS 0x14038 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB5_PRRR_MAIR0_2 ADDRESS 0x15038 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB6_PRRR_MAIR0_2 ADDRESS 0x16038 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB7_PRRR_MAIR0_2 ADDRESS 0x17038 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB8_PRRR_MAIR0_2 ADDRESS 0x18038 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB9_PRRR_MAIR0_2 ADDRESS 0x19038 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB10_PRRR_MAIR0_2 ADDRESS 0x1A038 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB11_PRRR_MAIR0_2 ADDRESS 0x1B038 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB12_PRRR_MAIR0_2 ADDRESS 0x1C038 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB13_PRRR_MAIR0_2 ADDRESS 0x1D038 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB14_PRRR_MAIR0_2 ADDRESS 0x1E038 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB15_PRRR_MAIR0_2 ADDRESS 0x1F038 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PRRR_MAIR0_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB0_NMRR_MAIR1_2 ADDRESS 0x1003C RW
--PRAGMA BANKED non_secure
SMMU_CB0_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB1_NMRR_MAIR1_2 ADDRESS 0x1103C RW
--PRAGMA BANKED non_secure
SMMU_CB1_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB2_NMRR_MAIR1_2 ADDRESS 0x1203C RW
--PRAGMA BANKED non_secure
SMMU_CB2_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB3_NMRR_MAIR1_2 ADDRESS 0x1303C RW
--PRAGMA BANKED non_secure
SMMU_CB3_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB4_NMRR_MAIR1_2 ADDRESS 0x1403C RW
--PRAGMA BANKED non_secure
SMMU_CB4_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB5_NMRR_MAIR1_2 ADDRESS 0x1503C RW
--PRAGMA BANKED non_secure
SMMU_CB5_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB6_NMRR_MAIR1_2 ADDRESS 0x1603C RW
--PRAGMA BANKED non_secure
SMMU_CB6_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB7_NMRR_MAIR1_2 ADDRESS 0x1703C RW
--PRAGMA BANKED non_secure
SMMU_CB7_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB8_NMRR_MAIR1_2 ADDRESS 0x1803C RW
--PRAGMA BANKED non_secure
SMMU_CB8_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB9_NMRR_MAIR1_2 ADDRESS 0x1903C RW
--PRAGMA BANKED non_secure
SMMU_CB9_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB10_NMRR_MAIR1_2 ADDRESS 0x1A03C RW
--PRAGMA BANKED non_secure
SMMU_CB10_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB11_NMRR_MAIR1_2 ADDRESS 0x1B03C RW
--PRAGMA BANKED non_secure
SMMU_CB11_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB12_NMRR_MAIR1_2 ADDRESS 0x1C03C RW
--PRAGMA BANKED non_secure
SMMU_CB12_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB13_NMRR_MAIR1_2 ADDRESS 0x1D03C RW
--PRAGMA BANKED non_secure
SMMU_CB13_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB14_NMRR_MAIR1_2 ADDRESS 0x1E03C RW
--PRAGMA BANKED non_secure
SMMU_CB14_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB15_NMRR_MAIR1_2 ADDRESS 0x1F03C RW
--PRAGMA BANKED non_secure
SMMU_CB15_NMRR_MAIR1_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB0_FSR_2 ADDRESS 0x10058 W
--PRAGMA BANKED non_secure
SMMU_CB0_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB1_FSR_2 ADDRESS 0x11058 W
--PRAGMA BANKED non_secure
SMMU_CB1_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB2_FSR_2 ADDRESS 0x12058 W
--PRAGMA BANKED non_secure
SMMU_CB2_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB3_FSR_2 ADDRESS 0x13058 W
--PRAGMA BANKED non_secure
SMMU_CB3_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB4_FSR_2 ADDRESS 0x14058 W
--PRAGMA BANKED non_secure
SMMU_CB4_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB5_FSR_2 ADDRESS 0x15058 W
--PRAGMA BANKED non_secure
SMMU_CB5_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB6_FSR_2 ADDRESS 0x16058 W
--PRAGMA BANKED non_secure
SMMU_CB6_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB7_FSR_2 ADDRESS 0x17058 W
--PRAGMA BANKED non_secure
SMMU_CB7_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB8_FSR_2 ADDRESS 0x18058 W
--PRAGMA BANKED non_secure
SMMU_CB8_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB9_FSR_2 ADDRESS 0x19058 W
--PRAGMA BANKED non_secure
SMMU_CB9_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB10_FSR_2 ADDRESS 0x1A058 W
--PRAGMA BANKED non_secure
SMMU_CB10_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB11_FSR_2 ADDRESS 0x1B058 W
--PRAGMA BANKED non_secure
SMMU_CB11_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB12_FSR_2 ADDRESS 0x1C058 W
--PRAGMA BANKED non_secure
SMMU_CB12_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB13_FSR_2 ADDRESS 0x1D058 W
--PRAGMA BANKED non_secure
SMMU_CB13_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB14_FSR_2 ADDRESS 0x1E058 W
--PRAGMA BANKED non_secure
SMMU_CB14_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB15_FSR_2 ADDRESS 0x1F058 W
--PRAGMA BANKED non_secure
SMMU_CB15_FSR_2 RESET_VALUE 0x00000000
	MULTI BIT[31]
	SS BIT[30]
	FORMAT BIT[10:9]
	UUT BIT[8]
	ASF BIT[7]
	TLBLKF BIT[6]
	TLBMCF BIT[5]
	EF BIT[4]
	PF BIT[3]
	AFF BIT[2]
	TF BIT[1]

SMMU_CB0_FSRRESTORE_2 ADDRESS 0x1005C W
--PRAGMA BANKED non_secure
SMMU_CB0_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB1_FSRRESTORE_2 ADDRESS 0x1105C W
--PRAGMA BANKED non_secure
SMMU_CB1_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB2_FSRRESTORE_2 ADDRESS 0x1205C W
--PRAGMA BANKED non_secure
SMMU_CB2_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB3_FSRRESTORE_2 ADDRESS 0x1305C W
--PRAGMA BANKED non_secure
SMMU_CB3_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB4_FSRRESTORE_2 ADDRESS 0x1405C W
--PRAGMA BANKED non_secure
SMMU_CB4_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB5_FSRRESTORE_2 ADDRESS 0x1505C W
--PRAGMA BANKED non_secure
SMMU_CB5_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB6_FSRRESTORE_2 ADDRESS 0x1605C W
--PRAGMA BANKED non_secure
SMMU_CB6_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB7_FSRRESTORE_2 ADDRESS 0x1705C W
--PRAGMA BANKED non_secure
SMMU_CB7_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB8_FSRRESTORE_2 ADDRESS 0x1805C W
--PRAGMA BANKED non_secure
SMMU_CB8_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB9_FSRRESTORE_2 ADDRESS 0x1905C W
--PRAGMA BANKED non_secure
SMMU_CB9_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB10_FSRRESTORE_2 ADDRESS 0x1A05C W
--PRAGMA BANKED non_secure
SMMU_CB10_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB11_FSRRESTORE_2 ADDRESS 0x1B05C W
--PRAGMA BANKED non_secure
SMMU_CB11_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB12_FSRRESTORE_2 ADDRESS 0x1C05C W
--PRAGMA BANKED non_secure
SMMU_CB12_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB13_FSRRESTORE_2 ADDRESS 0x1D05C W
--PRAGMA BANKED non_secure
SMMU_CB13_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB14_FSRRESTORE_2 ADDRESS 0x1E05C W
--PRAGMA BANKED non_secure
SMMU_CB14_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB15_FSRRESTORE_2 ADDRESS 0x1F05C W
--PRAGMA BANKED non_secure
SMMU_CB15_FSRRESTORE_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB0_FAR_LOW_2 ADDRESS 0x10060 RW
--PRAGMA BANKED non_secure
SMMU_CB0_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB1_FAR_LOW_2 ADDRESS 0x11060 RW
--PRAGMA BANKED non_secure
SMMU_CB1_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB2_FAR_LOW_2 ADDRESS 0x12060 RW
--PRAGMA BANKED non_secure
SMMU_CB2_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB3_FAR_LOW_2 ADDRESS 0x13060 RW
--PRAGMA BANKED non_secure
SMMU_CB3_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB4_FAR_LOW_2 ADDRESS 0x14060 RW
--PRAGMA BANKED non_secure
SMMU_CB4_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB5_FAR_LOW_2 ADDRESS 0x15060 RW
--PRAGMA BANKED non_secure
SMMU_CB5_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB6_FAR_LOW_2 ADDRESS 0x16060 RW
--PRAGMA BANKED non_secure
SMMU_CB6_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB7_FAR_LOW_2 ADDRESS 0x17060 RW
--PRAGMA BANKED non_secure
SMMU_CB7_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB8_FAR_LOW_2 ADDRESS 0x18060 RW
--PRAGMA BANKED non_secure
SMMU_CB8_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB9_FAR_LOW_2 ADDRESS 0x19060 RW
--PRAGMA BANKED non_secure
SMMU_CB9_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB10_FAR_LOW_2 ADDRESS 0x1A060 RW
--PRAGMA BANKED non_secure
SMMU_CB10_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB11_FAR_LOW_2 ADDRESS 0x1B060 RW
--PRAGMA BANKED non_secure
SMMU_CB11_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB12_FAR_LOW_2 ADDRESS 0x1C060 RW
--PRAGMA BANKED non_secure
SMMU_CB12_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB13_FAR_LOW_2 ADDRESS 0x1D060 RW
--PRAGMA BANKED non_secure
SMMU_CB13_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB14_FAR_LOW_2 ADDRESS 0x1E060 RW
--PRAGMA BANKED non_secure
SMMU_CB14_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB15_FAR_LOW_2 ADDRESS 0x1F060 RW
--PRAGMA BANKED non_secure
SMMU_CB15_FAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	BITS BIT[31:0]

SMMU_CB0_FAR_HIGH_2 ADDRESS 0x10064 RW
--PRAGMA BANKED non_secure
SMMU_CB0_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB1_FAR_HIGH_2 ADDRESS 0x11064 RW
--PRAGMA BANKED non_secure
SMMU_CB1_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB2_FAR_HIGH_2 ADDRESS 0x12064 RW
--PRAGMA BANKED non_secure
SMMU_CB2_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB3_FAR_HIGH_2 ADDRESS 0x13064 RW
--PRAGMA BANKED non_secure
SMMU_CB3_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB4_FAR_HIGH_2 ADDRESS 0x14064 RW
--PRAGMA BANKED non_secure
SMMU_CB4_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB5_FAR_HIGH_2 ADDRESS 0x15064 RW
--PRAGMA BANKED non_secure
SMMU_CB5_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB6_FAR_HIGH_2 ADDRESS 0x16064 RW
--PRAGMA BANKED non_secure
SMMU_CB6_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB7_FAR_HIGH_2 ADDRESS 0x17064 RW
--PRAGMA BANKED non_secure
SMMU_CB7_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB8_FAR_HIGH_2 ADDRESS 0x18064 RW
--PRAGMA BANKED non_secure
SMMU_CB8_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB9_FAR_HIGH_2 ADDRESS 0x19064 RW
--PRAGMA BANKED non_secure
SMMU_CB9_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB10_FAR_HIGH_2 ADDRESS 0x1A064 RW
--PRAGMA BANKED non_secure
SMMU_CB10_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB11_FAR_HIGH_2 ADDRESS 0x1B064 RW
--PRAGMA BANKED non_secure
SMMU_CB11_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB12_FAR_HIGH_2 ADDRESS 0x1C064 RW
--PRAGMA BANKED non_secure
SMMU_CB12_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB13_FAR_HIGH_2 ADDRESS 0x1D064 RW
--PRAGMA BANKED non_secure
SMMU_CB13_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB14_FAR_HIGH_2 ADDRESS 0x1E064 RW
--PRAGMA BANKED non_secure
SMMU_CB14_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB15_FAR_HIGH_2 ADDRESS 0x1F064 RW
--PRAGMA BANKED non_secure
SMMU_CB15_FAR_HIGH_2 RESET_VALUE 0x000XXXXX
	BITS BIT[16:0]

SMMU_CB0_FSYNR0_2 ADDRESS 0x10068 RW
--PRAGMA BANKED non_secure
SMMU_CB0_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB1_FSYNR0_2 ADDRESS 0x11068 RW
--PRAGMA BANKED non_secure
SMMU_CB1_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB2_FSYNR0_2 ADDRESS 0x12068 RW
--PRAGMA BANKED non_secure
SMMU_CB2_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB3_FSYNR0_2 ADDRESS 0x13068 RW
--PRAGMA BANKED non_secure
SMMU_CB3_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB4_FSYNR0_2 ADDRESS 0x14068 RW
--PRAGMA BANKED non_secure
SMMU_CB4_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB5_FSYNR0_2 ADDRESS 0x15068 RW
--PRAGMA BANKED non_secure
SMMU_CB5_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB6_FSYNR0_2 ADDRESS 0x16068 RW
--PRAGMA BANKED non_secure
SMMU_CB6_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB7_FSYNR0_2 ADDRESS 0x17068 RW
--PRAGMA BANKED non_secure
SMMU_CB7_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB8_FSYNR0_2 ADDRESS 0x18068 RW
--PRAGMA BANKED non_secure
SMMU_CB8_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB9_FSYNR0_2 ADDRESS 0x19068 RW
--PRAGMA BANKED non_secure
SMMU_CB9_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB10_FSYNR0_2 ADDRESS 0x1A068 RW
--PRAGMA BANKED non_secure
SMMU_CB10_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB11_FSYNR0_2 ADDRESS 0x1B068 RW
--PRAGMA BANKED non_secure
SMMU_CB11_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB12_FSYNR0_2 ADDRESS 0x1C068 RW
--PRAGMA BANKED non_secure
SMMU_CB12_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB13_FSYNR0_2 ADDRESS 0x1D068 RW
--PRAGMA BANKED non_secure
SMMU_CB13_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB14_FSYNR0_2 ADDRESS 0x1E068 RW
--PRAGMA BANKED non_secure
SMMU_CB14_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB15_FSYNR0_2 ADDRESS 0x1F068 RW
--PRAGMA BANKED non_secure
SMMU_CB15_FSYNR0_2 RESET_VALUE 0x000X0XXX
	S1CBNDX BIT[19:16]
	AFR BIT[11]
	PTWF BIT[10]
	ATOF BIT[9]
	NSATTR BIT[8]
	IND BIT[6]
	PNU BIT[5]
	WNR BIT[4]
	PLVL BIT[1:0]

SMMU_CB0_IPAFAR_LOW_2 ADDRESS 0x10070 RW
--PRAGMA BANKED non_secure
SMMU_CB0_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB1_IPAFAR_LOW_2 ADDRESS 0x11070 RW
--PRAGMA BANKED non_secure
SMMU_CB1_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB2_IPAFAR_LOW_2 ADDRESS 0x12070 RW
--PRAGMA BANKED non_secure
SMMU_CB2_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB3_IPAFAR_LOW_2 ADDRESS 0x13070 RW
--PRAGMA BANKED non_secure
SMMU_CB3_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB4_IPAFAR_LOW_2 ADDRESS 0x14070 RW
--PRAGMA BANKED non_secure
SMMU_CB4_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB5_IPAFAR_LOW_2 ADDRESS 0x15070 RW
--PRAGMA BANKED non_secure
SMMU_CB5_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB6_IPAFAR_LOW_2 ADDRESS 0x16070 RW
--PRAGMA BANKED non_secure
SMMU_CB6_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB7_IPAFAR_LOW_2 ADDRESS 0x17070 RW
--PRAGMA BANKED non_secure
SMMU_CB7_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB8_IPAFAR_LOW_2 ADDRESS 0x18070 RW
--PRAGMA BANKED non_secure
SMMU_CB8_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB9_IPAFAR_LOW_2 ADDRESS 0x19070 RW
--PRAGMA BANKED non_secure
SMMU_CB9_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB10_IPAFAR_LOW_2 ADDRESS 0x1A070 RW
--PRAGMA BANKED non_secure
SMMU_CB10_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB11_IPAFAR_LOW_2 ADDRESS 0x1B070 RW
--PRAGMA BANKED non_secure
SMMU_CB11_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB12_IPAFAR_LOW_2 ADDRESS 0x1C070 RW
--PRAGMA BANKED non_secure
SMMU_CB12_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB13_IPAFAR_LOW_2 ADDRESS 0x1D070 RW
--PRAGMA BANKED non_secure
SMMU_CB13_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB14_IPAFAR_LOW_2 ADDRESS 0x1E070 RW
--PRAGMA BANKED non_secure
SMMU_CB14_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB15_IPAFAR_LOW_2 ADDRESS 0x1F070 RW
--PRAGMA BANKED non_secure
SMMU_CB15_IPAFAR_LOW_2 RESET_VALUE 0xXXXXXXXX
	IPAFAR_L BIT[31:12]
	FAR_RO BIT[11:0]

SMMU_CB0_IPAFAR_HIGH_2 ADDRESS 0x10074 RW
--PRAGMA BANKED non_secure
SMMU_CB0_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB1_IPAFAR_HIGH_2 ADDRESS 0x11074 RW
--PRAGMA BANKED non_secure
SMMU_CB1_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB2_IPAFAR_HIGH_2 ADDRESS 0x12074 RW
--PRAGMA BANKED non_secure
SMMU_CB2_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB3_IPAFAR_HIGH_2 ADDRESS 0x13074 RW
--PRAGMA BANKED non_secure
SMMU_CB3_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB4_IPAFAR_HIGH_2 ADDRESS 0x14074 RW
--PRAGMA BANKED non_secure
SMMU_CB4_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB5_IPAFAR_HIGH_2 ADDRESS 0x15074 RW
--PRAGMA BANKED non_secure
SMMU_CB5_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB6_IPAFAR_HIGH_2 ADDRESS 0x16074 RW
--PRAGMA BANKED non_secure
SMMU_CB6_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB7_IPAFAR_HIGH_2 ADDRESS 0x17074 RW
--PRAGMA BANKED non_secure
SMMU_CB7_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB8_IPAFAR_HIGH_2 ADDRESS 0x18074 RW
--PRAGMA BANKED non_secure
SMMU_CB8_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB9_IPAFAR_HIGH_2 ADDRESS 0x19074 RW
--PRAGMA BANKED non_secure
SMMU_CB9_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB10_IPAFAR_HIGH_2 ADDRESS 0x1A074 RW
--PRAGMA BANKED non_secure
SMMU_CB10_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB11_IPAFAR_HIGH_2 ADDRESS 0x1B074 RW
--PRAGMA BANKED non_secure
SMMU_CB11_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB12_IPAFAR_HIGH_2 ADDRESS 0x1C074 RW
--PRAGMA BANKED non_secure
SMMU_CB12_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB13_IPAFAR_HIGH_2 ADDRESS 0x1D074 RW
--PRAGMA BANKED non_secure
SMMU_CB13_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB14_IPAFAR_HIGH_2 ADDRESS 0x1E074 RW
--PRAGMA BANKED non_secure
SMMU_CB14_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB15_IPAFAR_HIGH_2 ADDRESS 0x1F074 RW
--PRAGMA BANKED non_secure
SMMU_CB15_IPAFAR_HIGH_2 RESET_VALUE 0x0000XXXX
	BITS BIT[15:0]

SMMU_CB0_TLBIVA_LOW_2 ADDRESS 0x10600 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB1_TLBIVA_LOW_2 ADDRESS 0x11600 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB2_TLBIVA_LOW_2 ADDRESS 0x12600 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB3_TLBIVA_LOW_2 ADDRESS 0x13600 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB4_TLBIVA_LOW_2 ADDRESS 0x14600 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB5_TLBIVA_LOW_2 ADDRESS 0x15600 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB6_TLBIVA_LOW_2 ADDRESS 0x16600 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB7_TLBIVA_LOW_2 ADDRESS 0x17600 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB8_TLBIVA_LOW_2 ADDRESS 0x18600 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB9_TLBIVA_LOW_2 ADDRESS 0x19600 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB10_TLBIVA_LOW_2 ADDRESS 0x1A600 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB11_TLBIVA_LOW_2 ADDRESS 0x1B600 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB12_TLBIVA_LOW_2 ADDRESS 0x1C600 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB13_TLBIVA_LOW_2 ADDRESS 0x1D600 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB14_TLBIVA_LOW_2 ADDRESS 0x1E600 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB15_TLBIVA_LOW_2 ADDRESS 0x1F600 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB0_TLBIVA_HIGH_2 ADDRESS 0x10604 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB1_TLBIVA_HIGH_2 ADDRESS 0x11604 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB2_TLBIVA_HIGH_2 ADDRESS 0x12604 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB3_TLBIVA_HIGH_2 ADDRESS 0x13604 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB4_TLBIVA_HIGH_2 ADDRESS 0x14604 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB5_TLBIVA_HIGH_2 ADDRESS 0x15604 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB6_TLBIVA_HIGH_2 ADDRESS 0x16604 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB7_TLBIVA_HIGH_2 ADDRESS 0x17604 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB8_TLBIVA_HIGH_2 ADDRESS 0x18604 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB9_TLBIVA_HIGH_2 ADDRESS 0x19604 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB10_TLBIVA_HIGH_2 ADDRESS 0x1A604 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB11_TLBIVA_HIGH_2 ADDRESS 0x1B604 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB12_TLBIVA_HIGH_2 ADDRESS 0x1C604 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB13_TLBIVA_HIGH_2 ADDRESS 0x1D604 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB14_TLBIVA_HIGH_2 ADDRESS 0x1E604 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB15_TLBIVA_HIGH_2 ADDRESS 0x1F604 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB0_TLBIVAA_LOW_2 ADDRESS 0x10608 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB1_TLBIVAA_LOW_2 ADDRESS 0x11608 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB2_TLBIVAA_LOW_2 ADDRESS 0x12608 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB3_TLBIVAA_LOW_2 ADDRESS 0x13608 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB4_TLBIVAA_LOW_2 ADDRESS 0x14608 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB5_TLBIVAA_LOW_2 ADDRESS 0x15608 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB6_TLBIVAA_LOW_2 ADDRESS 0x16608 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB7_TLBIVAA_LOW_2 ADDRESS 0x17608 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB8_TLBIVAA_LOW_2 ADDRESS 0x18608 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB9_TLBIVAA_LOW_2 ADDRESS 0x19608 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB10_TLBIVAA_LOW_2 ADDRESS 0x1A608 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB11_TLBIVAA_LOW_2 ADDRESS 0x1B608 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB12_TLBIVAA_LOW_2 ADDRESS 0x1C608 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB13_TLBIVAA_LOW_2 ADDRESS 0x1D608 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB14_TLBIVAA_LOW_2 ADDRESS 0x1E608 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB15_TLBIVAA_LOW_2 ADDRESS 0x1F608 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVAA_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB0_TLBIVAA_HIGH_2 ADDRESS 0x1060C W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB1_TLBIVAA_HIGH_2 ADDRESS 0x1160C W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB2_TLBIVAA_HIGH_2 ADDRESS 0x1260C W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB3_TLBIVAA_HIGH_2 ADDRESS 0x1360C W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB4_TLBIVAA_HIGH_2 ADDRESS 0x1460C W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB5_TLBIVAA_HIGH_2 ADDRESS 0x1560C W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB6_TLBIVAA_HIGH_2 ADDRESS 0x1660C W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB7_TLBIVAA_HIGH_2 ADDRESS 0x1760C W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB8_TLBIVAA_HIGH_2 ADDRESS 0x1860C W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB9_TLBIVAA_HIGH_2 ADDRESS 0x1960C W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB10_TLBIVAA_HIGH_2 ADDRESS 0x1A60C W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB11_TLBIVAA_HIGH_2 ADDRESS 0x1B60C W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB12_TLBIVAA_HIGH_2 ADDRESS 0x1C60C W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB13_TLBIVAA_HIGH_2 ADDRESS 0x1D60C W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB14_TLBIVAA_HIGH_2 ADDRESS 0x1E60C W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB15_TLBIVAA_HIGH_2 ADDRESS 0x1F60C W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVAA_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB0_TLBIASID_2 ADDRESS 0x10610 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB1_TLBIASID_2 ADDRESS 0x11610 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB2_TLBIASID_2 ADDRESS 0x12610 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB3_TLBIASID_2 ADDRESS 0x13610 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB4_TLBIASID_2 ADDRESS 0x14610 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB5_TLBIASID_2 ADDRESS 0x15610 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB6_TLBIASID_2 ADDRESS 0x16610 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB7_TLBIASID_2 ADDRESS 0x17610 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB8_TLBIASID_2 ADDRESS 0x18610 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB9_TLBIASID_2 ADDRESS 0x19610 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB10_TLBIASID_2 ADDRESS 0x1A610 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB11_TLBIASID_2 ADDRESS 0x1B610 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB12_TLBIASID_2 ADDRESS 0x1C610 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB13_TLBIASID_2 ADDRESS 0x1D610 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB14_TLBIASID_2 ADDRESS 0x1E610 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB15_TLBIASID_2 ADDRESS 0x1F610 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIASID_2 RESET_VALUE 0x00000000
	ASID BIT[15:0]

SMMU_CB0_TLBIALL_2 ADDRESS 0x10618 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_TLBIALL_2 ADDRESS 0x11618 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_TLBIALL_2 ADDRESS 0x12618 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_TLBIALL_2 ADDRESS 0x13618 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_TLBIALL_2 ADDRESS 0x14618 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_TLBIALL_2 ADDRESS 0x15618 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_TLBIALL_2 ADDRESS 0x16618 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_TLBIALL_2 ADDRESS 0x17618 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_TLBIALL_2 ADDRESS 0x18618 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_TLBIALL_2 ADDRESS 0x19618 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_TLBIALL_2 ADDRESS 0x1A618 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_TLBIALL_2 ADDRESS 0x1B618 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_TLBIALL_2 ADDRESS 0x1C618 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_TLBIALL_2 ADDRESS 0x1D618 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_TLBIALL_2 ADDRESS 0x1E618 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_TLBIALL_2 ADDRESS 0x1F618 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIALL_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_TLBIVAL_LOW_2 ADDRESS 0x10620 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB1_TLBIVAL_LOW_2 ADDRESS 0x11620 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB2_TLBIVAL_LOW_2 ADDRESS 0x12620 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB3_TLBIVAL_LOW_2 ADDRESS 0x13620 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB4_TLBIVAL_LOW_2 ADDRESS 0x14620 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB5_TLBIVAL_LOW_2 ADDRESS 0x15620 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB6_TLBIVAL_LOW_2 ADDRESS 0x16620 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB7_TLBIVAL_LOW_2 ADDRESS 0x17620 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB8_TLBIVAL_LOW_2 ADDRESS 0x18620 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB9_TLBIVAL_LOW_2 ADDRESS 0x19620 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB10_TLBIVAL_LOW_2 ADDRESS 0x1A620 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB11_TLBIVAL_LOW_2 ADDRESS 0x1B620 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB12_TLBIVAL_LOW_2 ADDRESS 0x1C620 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB13_TLBIVAL_LOW_2 ADDRESS 0x1D620 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB14_TLBIVAL_LOW_2 ADDRESS 0x1E620 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB15_TLBIVAL_LOW_2 ADDRESS 0x1F620 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB0_TLBIVAL_HIGH_2 ADDRESS 0x10624 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB1_TLBIVAL_HIGH_2 ADDRESS 0x11624 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB2_TLBIVAL_HIGH_2 ADDRESS 0x12624 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB3_TLBIVAL_HIGH_2 ADDRESS 0x13624 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB4_TLBIVAL_HIGH_2 ADDRESS 0x14624 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB5_TLBIVAL_HIGH_2 ADDRESS 0x15624 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB6_TLBIVAL_HIGH_2 ADDRESS 0x16624 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB7_TLBIVAL_HIGH_2 ADDRESS 0x17624 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB8_TLBIVAL_HIGH_2 ADDRESS 0x18624 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB9_TLBIVAL_HIGH_2 ADDRESS 0x19624 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB10_TLBIVAL_HIGH_2 ADDRESS 0x1A624 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB11_TLBIVAL_HIGH_2 ADDRESS 0x1B624 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB12_TLBIVAL_HIGH_2 ADDRESS 0x1C624 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB13_TLBIVAL_HIGH_2 ADDRESS 0x1D624 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB14_TLBIVAL_HIGH_2 ADDRESS 0x1E624 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB15_TLBIVAL_HIGH_2 ADDRESS 0x1F624 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB0_TLBIVAAL_LOW_2 ADDRESS 0x10628 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB1_TLBIVAAL_LOW_2 ADDRESS 0x11628 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB2_TLBIVAAL_LOW_2 ADDRESS 0x12628 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB3_TLBIVAAL_LOW_2 ADDRESS 0x13628 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB4_TLBIVAAL_LOW_2 ADDRESS 0x14628 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB5_TLBIVAAL_LOW_2 ADDRESS 0x15628 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB6_TLBIVAAL_LOW_2 ADDRESS 0x16628 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB7_TLBIVAAL_LOW_2 ADDRESS 0x17628 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB8_TLBIVAAL_LOW_2 ADDRESS 0x18628 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB9_TLBIVAAL_LOW_2 ADDRESS 0x19628 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB10_TLBIVAAL_LOW_2 ADDRESS 0x1A628 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB11_TLBIVAAL_LOW_2 ADDRESS 0x1B628 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB12_TLBIVAAL_LOW_2 ADDRESS 0x1C628 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB13_TLBIVAAL_LOW_2 ADDRESS 0x1D628 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB14_TLBIVAAL_LOW_2 ADDRESS 0x1E628 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB15_TLBIVAAL_LOW_2 ADDRESS 0x1F628 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVAAL_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB0_TLBIVAAL_HIGH_2 ADDRESS 0x1062C W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB1_TLBIVAAL_HIGH_2 ADDRESS 0x1162C W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB2_TLBIVAAL_HIGH_2 ADDRESS 0x1262C W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB3_TLBIVAAL_HIGH_2 ADDRESS 0x1362C W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB4_TLBIVAAL_HIGH_2 ADDRESS 0x1462C W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB5_TLBIVAAL_HIGH_2 ADDRESS 0x1562C W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB6_TLBIVAAL_HIGH_2 ADDRESS 0x1662C W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB7_TLBIVAAL_HIGH_2 ADDRESS 0x1762C W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB8_TLBIVAAL_HIGH_2 ADDRESS 0x1862C W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB9_TLBIVAAL_HIGH_2 ADDRESS 0x1962C W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB10_TLBIVAAL_HIGH_2 ADDRESS 0x1A62C W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB11_TLBIVAAL_HIGH_2 ADDRESS 0x1B62C W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB12_TLBIVAAL_HIGH_2 ADDRESS 0x1C62C W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB13_TLBIVAAL_HIGH_2 ADDRESS 0x1D62C W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB14_TLBIVAAL_HIGH_2 ADDRESS 0x1E62C W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB15_TLBIVAAL_HIGH_2 ADDRESS 0x1F62C W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIVAAL_HIGH_2 RESET_VALUE 0x00000000
	ASID BIT[31:16]
	ADDRESS BIT[4:0]

SMMU_CB0_TLBIIPAS2_LOW_2 ADDRESS 0x10630 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB1_TLBIIPAS2_LOW_2 ADDRESS 0x11630 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB2_TLBIIPAS2_LOW_2 ADDRESS 0x12630 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB3_TLBIIPAS2_LOW_2 ADDRESS 0x13630 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB4_TLBIIPAS2_LOW_2 ADDRESS 0x14630 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB5_TLBIIPAS2_LOW_2 ADDRESS 0x15630 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB6_TLBIIPAS2_LOW_2 ADDRESS 0x16630 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB7_TLBIIPAS2_LOW_2 ADDRESS 0x17630 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB8_TLBIIPAS2_LOW_2 ADDRESS 0x18630 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB9_TLBIIPAS2_LOW_2 ADDRESS 0x19630 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB10_TLBIIPAS2_LOW_2 ADDRESS 0x1A630 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB11_TLBIIPAS2_LOW_2 ADDRESS 0x1B630 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB12_TLBIIPAS2_LOW_2 ADDRESS 0x1C630 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB13_TLBIIPAS2_LOW_2 ADDRESS 0x1D630 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB14_TLBIIPAS2_LOW_2 ADDRESS 0x1E630 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB15_TLBIIPAS2_LOW_2 ADDRESS 0x1F630 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIIPAS2_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB0_TLBIIPAS2_HIGH_2 ADDRESS 0x10634 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB1_TLBIIPAS2_HIGH_2 ADDRESS 0x11634 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB2_TLBIIPAS2_HIGH_2 ADDRESS 0x12634 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB3_TLBIIPAS2_HIGH_2 ADDRESS 0x13634 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB4_TLBIIPAS2_HIGH_2 ADDRESS 0x14634 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB5_TLBIIPAS2_HIGH_2 ADDRESS 0x15634 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB6_TLBIIPAS2_HIGH_2 ADDRESS 0x16634 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB7_TLBIIPAS2_HIGH_2 ADDRESS 0x17634 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB8_TLBIIPAS2_HIGH_2 ADDRESS 0x18634 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB9_TLBIIPAS2_HIGH_2 ADDRESS 0x19634 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB10_TLBIIPAS2_HIGH_2 ADDRESS 0x1A634 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB11_TLBIIPAS2_HIGH_2 ADDRESS 0x1B634 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB12_TLBIIPAS2_HIGH_2 ADDRESS 0x1C634 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB13_TLBIIPAS2_HIGH_2 ADDRESS 0x1D634 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB14_TLBIIPAS2_HIGH_2 ADDRESS 0x1E634 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB15_TLBIIPAS2_HIGH_2 ADDRESS 0x1F634 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIIPAS2_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB0_TLBIIPAS2L_LOW_2 ADDRESS 0x10638 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB1_TLBIIPAS2L_LOW_2 ADDRESS 0x11638 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB2_TLBIIPAS2L_LOW_2 ADDRESS 0x12638 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB3_TLBIIPAS2L_LOW_2 ADDRESS 0x13638 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB4_TLBIIPAS2L_LOW_2 ADDRESS 0x14638 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB5_TLBIIPAS2L_LOW_2 ADDRESS 0x15638 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB6_TLBIIPAS2L_LOW_2 ADDRESS 0x16638 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB7_TLBIIPAS2L_LOW_2 ADDRESS 0x17638 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB8_TLBIIPAS2L_LOW_2 ADDRESS 0x18638 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB9_TLBIIPAS2L_LOW_2 ADDRESS 0x19638 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB10_TLBIIPAS2L_LOW_2 ADDRESS 0x1A638 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB11_TLBIIPAS2L_LOW_2 ADDRESS 0x1B638 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB12_TLBIIPAS2L_LOW_2 ADDRESS 0x1C638 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB13_TLBIIPAS2L_LOW_2 ADDRESS 0x1D638 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB14_TLBIIPAS2L_LOW_2 ADDRESS 0x1E638 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB15_TLBIIPAS2L_LOW_2 ADDRESS 0x1F638 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIIPAS2L_LOW_2 RESET_VALUE 0x00000000
	ADDRESS BIT[31:0]

SMMU_CB0_TLBIIPAS2L_HIGH_2 ADDRESS 0x1063C W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB1_TLBIIPAS2L_HIGH_2 ADDRESS 0x1163C W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB2_TLBIIPAS2L_HIGH_2 ADDRESS 0x1263C W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB3_TLBIIPAS2L_HIGH_2 ADDRESS 0x1363C W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB4_TLBIIPAS2L_HIGH_2 ADDRESS 0x1463C W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB5_TLBIIPAS2L_HIGH_2 ADDRESS 0x1563C W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB6_TLBIIPAS2L_HIGH_2 ADDRESS 0x1663C W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB7_TLBIIPAS2L_HIGH_2 ADDRESS 0x1763C W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB8_TLBIIPAS2L_HIGH_2 ADDRESS 0x1863C W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB9_TLBIIPAS2L_HIGH_2 ADDRESS 0x1963C W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB10_TLBIIPAS2L_HIGH_2 ADDRESS 0x1A63C W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB11_TLBIIPAS2L_HIGH_2 ADDRESS 0x1B63C W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB12_TLBIIPAS2L_HIGH_2 ADDRESS 0x1C63C W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB13_TLBIIPAS2L_HIGH_2 ADDRESS 0x1D63C W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB14_TLBIIPAS2L_HIGH_2 ADDRESS 0x1E63C W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB15_TLBIIPAS2L_HIGH_2 ADDRESS 0x1F63C W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBIIPAS2L_HIGH_2 RESET_VALUE 0x00000000
	ADDRESS BIT[3:0]

SMMU_CB0_TLBSYNC_2 ADDRESS 0x107F0 W
--PRAGMA BANKED non_secure
SMMU_CB0_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_TLBSYNC_2 ADDRESS 0x117F0 W
--PRAGMA BANKED non_secure
SMMU_CB1_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_TLBSYNC_2 ADDRESS 0x127F0 W
--PRAGMA BANKED non_secure
SMMU_CB2_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_TLBSYNC_2 ADDRESS 0x137F0 W
--PRAGMA BANKED non_secure
SMMU_CB3_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_TLBSYNC_2 ADDRESS 0x147F0 W
--PRAGMA BANKED non_secure
SMMU_CB4_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_TLBSYNC_2 ADDRESS 0x157F0 W
--PRAGMA BANKED non_secure
SMMU_CB5_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_TLBSYNC_2 ADDRESS 0x167F0 W
--PRAGMA BANKED non_secure
SMMU_CB6_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_TLBSYNC_2 ADDRESS 0x177F0 W
--PRAGMA BANKED non_secure
SMMU_CB7_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_TLBSYNC_2 ADDRESS 0x187F0 W
--PRAGMA BANKED non_secure
SMMU_CB8_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_TLBSYNC_2 ADDRESS 0x197F0 W
--PRAGMA BANKED non_secure
SMMU_CB9_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_TLBSYNC_2 ADDRESS 0x1A7F0 W
--PRAGMA BANKED non_secure
SMMU_CB10_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_TLBSYNC_2 ADDRESS 0x1B7F0 W
--PRAGMA BANKED non_secure
SMMU_CB11_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_TLBSYNC_2 ADDRESS 0x1C7F0 W
--PRAGMA BANKED non_secure
SMMU_CB12_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_TLBSYNC_2 ADDRESS 0x1D7F0 W
--PRAGMA BANKED non_secure
SMMU_CB13_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_TLBSYNC_2 ADDRESS 0x1E7F0 W
--PRAGMA BANKED non_secure
SMMU_CB14_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_TLBSYNC_2 ADDRESS 0x1F7F0 W
--PRAGMA BANKED non_secure
SMMU_CB15_TLBSYNC_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_TLBSTATUS_2 ADDRESS 0x107F4 R
--PRAGMA BANKED non_secure
SMMU_CB0_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_TLBSTATUS_2 ADDRESS 0x117F4 R
--PRAGMA BANKED non_secure
SMMU_CB1_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_TLBSTATUS_2 ADDRESS 0x127F4 R
--PRAGMA BANKED non_secure
SMMU_CB2_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_TLBSTATUS_2 ADDRESS 0x137F4 R
--PRAGMA BANKED non_secure
SMMU_CB3_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_TLBSTATUS_2 ADDRESS 0x147F4 R
--PRAGMA BANKED non_secure
SMMU_CB4_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_TLBSTATUS_2 ADDRESS 0x157F4 R
--PRAGMA BANKED non_secure
SMMU_CB5_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_TLBSTATUS_2 ADDRESS 0x167F4 R
--PRAGMA BANKED non_secure
SMMU_CB6_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_TLBSTATUS_2 ADDRESS 0x177F4 R
--PRAGMA BANKED non_secure
SMMU_CB7_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_TLBSTATUS_2 ADDRESS 0x187F4 R
--PRAGMA BANKED non_secure
SMMU_CB8_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_TLBSTATUS_2 ADDRESS 0x197F4 R
--PRAGMA BANKED non_secure
SMMU_CB9_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_TLBSTATUS_2 ADDRESS 0x1A7F4 R
--PRAGMA BANKED non_secure
SMMU_CB10_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_TLBSTATUS_2 ADDRESS 0x1B7F4 R
--PRAGMA BANKED non_secure
SMMU_CB11_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_TLBSTATUS_2 ADDRESS 0x1C7F4 R
--PRAGMA BANKED non_secure
SMMU_CB12_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_TLBSTATUS_2 ADDRESS 0x1D7F4 R
--PRAGMA BANKED non_secure
SMMU_CB13_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_TLBSTATUS_2 ADDRESS 0x1E7F4 R
--PRAGMA BANKED non_secure
SMMU_CB14_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_TLBSTATUS_2 ADDRESS 0x1F7F4 R
--PRAGMA BANKED non_secure
SMMU_CB15_TLBSTATUS_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_PMEVCNTR0_2 ADDRESS 0x10E00 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_PMEVCNTR0_2 ADDRESS 0x11E00 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_PMEVCNTR0_2 ADDRESS 0x12E00 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_PMEVCNTR0_2 ADDRESS 0x13E00 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_PMEVCNTR0_2 ADDRESS 0x14E00 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_PMEVCNTR0_2 ADDRESS 0x15E00 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_PMEVCNTR0_2 ADDRESS 0x16E00 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_PMEVCNTR0_2 ADDRESS 0x17E00 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_PMEVCNTR0_2 ADDRESS 0x18E00 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_PMEVCNTR0_2 ADDRESS 0x19E00 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_PMEVCNTR0_2 ADDRESS 0x1AE00 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_PMEVCNTR0_2 ADDRESS 0x1BE00 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_PMEVCNTR0_2 ADDRESS 0x1CE00 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_PMEVCNTR0_2 ADDRESS 0x1DE00 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_PMEVCNTR0_2 ADDRESS 0x1EE00 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_PMEVCNTR0_2 ADDRESS 0x1FE00 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVCNTR0_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_PMEVCNTR1_2 ADDRESS 0x10E04 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_PMEVCNTR1_2 ADDRESS 0x11E04 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_PMEVCNTR1_2 ADDRESS 0x12E04 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_PMEVCNTR1_2 ADDRESS 0x13E04 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_PMEVCNTR1_2 ADDRESS 0x14E04 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_PMEVCNTR1_2 ADDRESS 0x15E04 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_PMEVCNTR1_2 ADDRESS 0x16E04 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_PMEVCNTR1_2 ADDRESS 0x17E04 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_PMEVCNTR1_2 ADDRESS 0x18E04 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_PMEVCNTR1_2 ADDRESS 0x19E04 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_PMEVCNTR1_2 ADDRESS 0x1AE04 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_PMEVCNTR1_2 ADDRESS 0x1BE04 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_PMEVCNTR1_2 ADDRESS 0x1CE04 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_PMEVCNTR1_2 ADDRESS 0x1DE04 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_PMEVCNTR1_2 ADDRESS 0x1EE04 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_PMEVCNTR1_2 ADDRESS 0x1FE04 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVCNTR1_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_PMEVCNTR2_2 ADDRESS 0x10E08 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_PMEVCNTR2_2 ADDRESS 0x11E08 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_PMEVCNTR2_2 ADDRESS 0x12E08 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_PMEVCNTR2_2 ADDRESS 0x13E08 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_PMEVCNTR2_2 ADDRESS 0x14E08 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_PMEVCNTR2_2 ADDRESS 0x15E08 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_PMEVCNTR2_2 ADDRESS 0x16E08 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_PMEVCNTR2_2 ADDRESS 0x17E08 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_PMEVCNTR2_2 ADDRESS 0x18E08 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_PMEVCNTR2_2 ADDRESS 0x19E08 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_PMEVCNTR2_2 ADDRESS 0x1AE08 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_PMEVCNTR2_2 ADDRESS 0x1BE08 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_PMEVCNTR2_2 ADDRESS 0x1CE08 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_PMEVCNTR2_2 ADDRESS 0x1DE08 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_PMEVCNTR2_2 ADDRESS 0x1EE08 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_PMEVCNTR2_2 ADDRESS 0x1FE08 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVCNTR2_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_PMEVCNTR3_2 ADDRESS 0x10E0C RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB1_PMEVCNTR3_2 ADDRESS 0x11E0C RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB2_PMEVCNTR3_2 ADDRESS 0x12E0C RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB3_PMEVCNTR3_2 ADDRESS 0x13E0C RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB4_PMEVCNTR3_2 ADDRESS 0x14E0C RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB5_PMEVCNTR3_2 ADDRESS 0x15E0C RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB6_PMEVCNTR3_2 ADDRESS 0x16E0C RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB7_PMEVCNTR3_2 ADDRESS 0x17E0C RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB8_PMEVCNTR3_2 ADDRESS 0x18E0C RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB9_PMEVCNTR3_2 ADDRESS 0x19E0C RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB10_PMEVCNTR3_2 ADDRESS 0x1AE0C RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB11_PMEVCNTR3_2 ADDRESS 0x1BE0C RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB12_PMEVCNTR3_2 ADDRESS 0x1CE0C RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB13_PMEVCNTR3_2 ADDRESS 0x1DE0C RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB14_PMEVCNTR3_2 ADDRESS 0x1EE0C RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB15_PMEVCNTR3_2 ADDRESS 0x1FE0C RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVCNTR3_2 RESET_VALUE 0x00000000
	BITS BIT[31:0]

SMMU_CB0_PMEVTYPER0_2 ADDRESS 0x10E80 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER0_2 ADDRESS 0x11E80 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER0_2 ADDRESS 0x12E80 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER0_2 ADDRESS 0x13E80 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER0_2 ADDRESS 0x14E80 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER0_2 ADDRESS 0x15E80 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER0_2 ADDRESS 0x16E80 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER0_2 ADDRESS 0x17E80 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER0_2 ADDRESS 0x18E80 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER0_2 ADDRESS 0x19E80 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER0_2 ADDRESS 0x1AE80 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER0_2 ADDRESS 0x1BE80 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER0_2 ADDRESS 0x1CE80 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER0_2 ADDRESS 0x1DE80 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER0_2 ADDRESS 0x1EE80 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER0_2 ADDRESS 0x1FE80 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVTYPER0_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB0_PMEVTYPER1_2 ADDRESS 0x10E84 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER1_2 ADDRESS 0x11E84 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER1_2 ADDRESS 0x12E84 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER1_2 ADDRESS 0x13E84 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER1_2 ADDRESS 0x14E84 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER1_2 ADDRESS 0x15E84 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER1_2 ADDRESS 0x16E84 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER1_2 ADDRESS 0x17E84 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER1_2 ADDRESS 0x18E84 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER1_2 ADDRESS 0x19E84 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER1_2 ADDRESS 0x1AE84 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER1_2 ADDRESS 0x1BE84 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER1_2 ADDRESS 0x1CE84 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER1_2 ADDRESS 0x1DE84 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER1_2 ADDRESS 0x1EE84 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER1_2 ADDRESS 0x1FE84 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVTYPER1_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB0_PMEVTYPER2_2 ADDRESS 0x10E88 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER2_2 ADDRESS 0x11E88 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER2_2 ADDRESS 0x12E88 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER2_2 ADDRESS 0x13E88 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER2_2 ADDRESS 0x14E88 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER2_2 ADDRESS 0x15E88 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER2_2 ADDRESS 0x16E88 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER2_2 ADDRESS 0x17E88 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER2_2 ADDRESS 0x18E88 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER2_2 ADDRESS 0x19E88 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER2_2 ADDRESS 0x1AE88 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER2_2 ADDRESS 0x1BE88 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER2_2 ADDRESS 0x1CE88 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER2_2 ADDRESS 0x1DE88 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER2_2 ADDRESS 0x1EE88 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER2_2 ADDRESS 0x1FE88 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVTYPER2_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB0_PMEVTYPER3_2 ADDRESS 0x10E8C RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB1_PMEVTYPER3_2 ADDRESS 0x11E8C RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB2_PMEVTYPER3_2 ADDRESS 0x12E8C RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB3_PMEVTYPER3_2 ADDRESS 0x13E8C RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB4_PMEVTYPER3_2 ADDRESS 0x14E8C RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB5_PMEVTYPER3_2 ADDRESS 0x15E8C RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB6_PMEVTYPER3_2 ADDRESS 0x16E8C RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB7_PMEVTYPER3_2 ADDRESS 0x17E8C RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB8_PMEVTYPER3_2 ADDRESS 0x18E8C RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB9_PMEVTYPER3_2 ADDRESS 0x19E8C RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB10_PMEVTYPER3_2 ADDRESS 0x1AE8C RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB11_PMEVTYPER3_2 ADDRESS 0x1BE8C RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB12_PMEVTYPER3_2 ADDRESS 0x1CE8C RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB13_PMEVTYPER3_2 ADDRESS 0x1DE8C RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB14_PMEVTYPER3_2 ADDRESS 0x1EE8C RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB15_PMEVTYPER3_2 ADDRESS 0x1FE8C RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMEVTYPER3_2 RESET_VALUE 0xX00000XX
	P BIT[31]
	U BIT[30]
	NSP BIT[29]
	NSU BIT[28]
	EVENT BIT[4:0]

SMMU_CB0_PMCFGR_2 ADDRESS 0x10F00 R
--PRAGMA BANKED non_secure
SMMU_CB0_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB1_PMCFGR_2 ADDRESS 0x11F00 R
--PRAGMA BANKED non_secure
SMMU_CB1_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB2_PMCFGR_2 ADDRESS 0x12F00 R
--PRAGMA BANKED non_secure
SMMU_CB2_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB3_PMCFGR_2 ADDRESS 0x13F00 R
--PRAGMA BANKED non_secure
SMMU_CB3_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB4_PMCFGR_2 ADDRESS 0x14F00 R
--PRAGMA BANKED non_secure
SMMU_CB4_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB5_PMCFGR_2 ADDRESS 0x15F00 R
--PRAGMA BANKED non_secure
SMMU_CB5_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB6_PMCFGR_2 ADDRESS 0x16F00 R
--PRAGMA BANKED non_secure
SMMU_CB6_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB7_PMCFGR_2 ADDRESS 0x17F00 R
--PRAGMA BANKED non_secure
SMMU_CB7_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB8_PMCFGR_2 ADDRESS 0x18F00 R
--PRAGMA BANKED non_secure
SMMU_CB8_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB9_PMCFGR_2 ADDRESS 0x19F00 R
--PRAGMA BANKED non_secure
SMMU_CB9_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB10_PMCFGR_2 ADDRESS 0x1AF00 R
--PRAGMA BANKED non_secure
SMMU_CB10_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB11_PMCFGR_2 ADDRESS 0x1BF00 R
--PRAGMA BANKED non_secure
SMMU_CB11_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB12_PMCFGR_2 ADDRESS 0x1CF00 R
--PRAGMA BANKED non_secure
SMMU_CB12_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB13_PMCFGR_2 ADDRESS 0x1DF00 R
--PRAGMA BANKED non_secure
SMMU_CB13_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB14_PMCFGR_2 ADDRESS 0x1EF00 R
--PRAGMA BANKED non_secure
SMMU_CB14_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB15_PMCFGR_2 ADDRESS 0x1FF00 R
--PRAGMA BANKED non_secure
SMMU_CB15_PMCFGR_2 RESET_VALUE 0x00011F03
	NCG BIT[31:24]
	UEN BIT[19]
	EX BIT[16]
	CCD BIT[15]
	CC BIT[14]
	SIZE BIT[13:8]
	N BIT[7:0]

SMMU_CB0_PMCR_2 ADDRESS 0x10F04 RW
--PRAGMA BANKED non_secure
SMMU_CB0_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB1_PMCR_2 ADDRESS 0x11F04 RW
--PRAGMA BANKED non_secure
SMMU_CB1_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB2_PMCR_2 ADDRESS 0x12F04 RW
--PRAGMA BANKED non_secure
SMMU_CB2_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB3_PMCR_2 ADDRESS 0x13F04 RW
--PRAGMA BANKED non_secure
SMMU_CB3_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB4_PMCR_2 ADDRESS 0x14F04 RW
--PRAGMA BANKED non_secure
SMMU_CB4_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB5_PMCR_2 ADDRESS 0x15F04 RW
--PRAGMA BANKED non_secure
SMMU_CB5_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB6_PMCR_2 ADDRESS 0x16F04 RW
--PRAGMA BANKED non_secure
SMMU_CB6_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB7_PMCR_2 ADDRESS 0x17F04 RW
--PRAGMA BANKED non_secure
SMMU_CB7_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB8_PMCR_2 ADDRESS 0x18F04 RW
--PRAGMA BANKED non_secure
SMMU_CB8_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB9_PMCR_2 ADDRESS 0x19F04 RW
--PRAGMA BANKED non_secure
SMMU_CB9_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB10_PMCR_2 ADDRESS 0x1AF04 RW
--PRAGMA BANKED non_secure
SMMU_CB10_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB11_PMCR_2 ADDRESS 0x1BF04 RW
--PRAGMA BANKED non_secure
SMMU_CB11_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB12_PMCR_2 ADDRESS 0x1CF04 RW
--PRAGMA BANKED non_secure
SMMU_CB12_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB13_PMCR_2 ADDRESS 0x1DF04 RW
--PRAGMA BANKED non_secure
SMMU_CB13_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB14_PMCR_2 ADDRESS 0x1EF04 RW
--PRAGMA BANKED non_secure
SMMU_CB14_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB15_PMCR_2 ADDRESS 0x1FF04 RW
--PRAGMA BANKED non_secure
SMMU_CB15_PMCR_2 RESET_VALUE 0x00000000
	IMP BIT[31:24]
	X BIT[4]
	P BIT[1]
	E BIT[0]

SMMU_CB0_PMCEID_2 ADDRESS 0x10F20 R
--PRAGMA BANKED non_secure
SMMU_CB0_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB1_PMCEID_2 ADDRESS 0x11F20 R
--PRAGMA BANKED non_secure
SMMU_CB1_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB2_PMCEID_2 ADDRESS 0x12F20 R
--PRAGMA BANKED non_secure
SMMU_CB2_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB3_PMCEID_2 ADDRESS 0x13F20 R
--PRAGMA BANKED non_secure
SMMU_CB3_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB4_PMCEID_2 ADDRESS 0x14F20 R
--PRAGMA BANKED non_secure
SMMU_CB4_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB5_PMCEID_2 ADDRESS 0x15F20 R
--PRAGMA BANKED non_secure
SMMU_CB5_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB6_PMCEID_2 ADDRESS 0x16F20 R
--PRAGMA BANKED non_secure
SMMU_CB6_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB7_PMCEID_2 ADDRESS 0x17F20 R
--PRAGMA BANKED non_secure
SMMU_CB7_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB8_PMCEID_2 ADDRESS 0x18F20 R
--PRAGMA BANKED non_secure
SMMU_CB8_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB9_PMCEID_2 ADDRESS 0x19F20 R
--PRAGMA BANKED non_secure
SMMU_CB9_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB10_PMCEID_2 ADDRESS 0x1AF20 R
--PRAGMA BANKED non_secure
SMMU_CB10_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB11_PMCEID_2 ADDRESS 0x1BF20 R
--PRAGMA BANKED non_secure
SMMU_CB11_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB12_PMCEID_2 ADDRESS 0x1CF20 R
--PRAGMA BANKED non_secure
SMMU_CB12_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB13_PMCEID_2 ADDRESS 0x1DF20 R
--PRAGMA BANKED non_secure
SMMU_CB13_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB14_PMCEID_2 ADDRESS 0x1EF20 R
--PRAGMA BANKED non_secure
SMMU_CB14_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB15_PMCEID_2 ADDRESS 0x1FF20 R
--PRAGMA BANKED non_secure
SMMU_CB15_PMCEID_2 RESET_VALUE 0x00030303
	EVENT0X12 BIT[17]
	EVENT0X11 BIT[16]
	EVENT0X10 BIT[15]
	EVENT0X0A BIT[9]
	EVENT0X09 BIT[8]
	EVENT0X08 BIT[7]
	EVENT0X01 BIT[1]
	EVENT0X00 BIT[0]

SMMU_CB0_PMCNTENSE_2 ADDRESS 0x10F40 W
--PRAGMA BANKED non_secure
SMMU_CB0_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB1_PMCNTENSE_2 ADDRESS 0x11F40 W
--PRAGMA BANKED non_secure
SMMU_CB1_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB2_PMCNTENSE_2 ADDRESS 0x12F40 W
--PRAGMA BANKED non_secure
SMMU_CB2_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB3_PMCNTENSE_2 ADDRESS 0x13F40 W
--PRAGMA BANKED non_secure
SMMU_CB3_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB4_PMCNTENSE_2 ADDRESS 0x14F40 W
--PRAGMA BANKED non_secure
SMMU_CB4_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB5_PMCNTENSE_2 ADDRESS 0x15F40 W
--PRAGMA BANKED non_secure
SMMU_CB5_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB6_PMCNTENSE_2 ADDRESS 0x16F40 W
--PRAGMA BANKED non_secure
SMMU_CB6_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB7_PMCNTENSE_2 ADDRESS 0x17F40 W
--PRAGMA BANKED non_secure
SMMU_CB7_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB8_PMCNTENSE_2 ADDRESS 0x18F40 W
--PRAGMA BANKED non_secure
SMMU_CB8_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB9_PMCNTENSE_2 ADDRESS 0x19F40 W
--PRAGMA BANKED non_secure
SMMU_CB9_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB10_PMCNTENSE_2 ADDRESS 0x1AF40 W
--PRAGMA BANKED non_secure
SMMU_CB10_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB11_PMCNTENSE_2 ADDRESS 0x1BF40 W
--PRAGMA BANKED non_secure
SMMU_CB11_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB12_PMCNTENSE_2 ADDRESS 0x1CF40 W
--PRAGMA BANKED non_secure
SMMU_CB12_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB13_PMCNTENSE_2 ADDRESS 0x1DF40 W
--PRAGMA BANKED non_secure
SMMU_CB13_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB14_PMCNTENSE_2 ADDRESS 0x1EF40 W
--PRAGMA BANKED non_secure
SMMU_CB14_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB15_PMCNTENSE_2 ADDRESS 0x1FF40 W
--PRAGMA BANKED non_secure
SMMU_CB15_PMCNTENSE_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB0_PMCNTENCLR_2 ADDRESS 0x10F44 W
--PRAGMA BANKED non_secure
SMMU_CB0_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB1_PMCNTENCLR_2 ADDRESS 0x11F44 W
--PRAGMA BANKED non_secure
SMMU_CB1_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB2_PMCNTENCLR_2 ADDRESS 0x12F44 W
--PRAGMA BANKED non_secure
SMMU_CB2_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB3_PMCNTENCLR_2 ADDRESS 0x13F44 W
--PRAGMA BANKED non_secure
SMMU_CB3_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB4_PMCNTENCLR_2 ADDRESS 0x14F44 W
--PRAGMA BANKED non_secure
SMMU_CB4_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB5_PMCNTENCLR_2 ADDRESS 0x15F44 W
--PRAGMA BANKED non_secure
SMMU_CB5_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB6_PMCNTENCLR_2 ADDRESS 0x16F44 W
--PRAGMA BANKED non_secure
SMMU_CB6_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB7_PMCNTENCLR_2 ADDRESS 0x17F44 W
--PRAGMA BANKED non_secure
SMMU_CB7_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB8_PMCNTENCLR_2 ADDRESS 0x18F44 W
--PRAGMA BANKED non_secure
SMMU_CB8_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB9_PMCNTENCLR_2 ADDRESS 0x19F44 W
--PRAGMA BANKED non_secure
SMMU_CB9_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB10_PMCNTENCLR_2 ADDRESS 0x1AF44 W
--PRAGMA BANKED non_secure
SMMU_CB10_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB11_PMCNTENCLR_2 ADDRESS 0x1BF44 W
--PRAGMA BANKED non_secure
SMMU_CB11_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB12_PMCNTENCLR_2 ADDRESS 0x1CF44 W
--PRAGMA BANKED non_secure
SMMU_CB12_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB13_PMCNTENCLR_2 ADDRESS 0x1DF44 W
--PRAGMA BANKED non_secure
SMMU_CB13_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB14_PMCNTENCLR_2 ADDRESS 0x1EF44 W
--PRAGMA BANKED non_secure
SMMU_CB14_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB15_PMCNTENCLR_2 ADDRESS 0x1FF44 W
--PRAGMA BANKED non_secure
SMMU_CB15_PMCNTENCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB0_PMCNTENSET_2 ADDRESS 0x10F48 W
--PRAGMA BANKED non_secure
SMMU_CB0_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB1_PMCNTENSET_2 ADDRESS 0x11F48 W
--PRAGMA BANKED non_secure
SMMU_CB1_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB2_PMCNTENSET_2 ADDRESS 0x12F48 W
--PRAGMA BANKED non_secure
SMMU_CB2_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB3_PMCNTENSET_2 ADDRESS 0x13F48 W
--PRAGMA BANKED non_secure
SMMU_CB3_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB4_PMCNTENSET_2 ADDRESS 0x14F48 W
--PRAGMA BANKED non_secure
SMMU_CB4_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB5_PMCNTENSET_2 ADDRESS 0x15F48 W
--PRAGMA BANKED non_secure
SMMU_CB5_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB6_PMCNTENSET_2 ADDRESS 0x16F48 W
--PRAGMA BANKED non_secure
SMMU_CB6_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB7_PMCNTENSET_2 ADDRESS 0x17F48 W
--PRAGMA BANKED non_secure
SMMU_CB7_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB8_PMCNTENSET_2 ADDRESS 0x18F48 W
--PRAGMA BANKED non_secure
SMMU_CB8_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB9_PMCNTENSET_2 ADDRESS 0x19F48 W
--PRAGMA BANKED non_secure
SMMU_CB9_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB10_PMCNTENSET_2 ADDRESS 0x1AF48 W
--PRAGMA BANKED non_secure
SMMU_CB10_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB11_PMCNTENSET_2 ADDRESS 0x1BF48 W
--PRAGMA BANKED non_secure
SMMU_CB11_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB12_PMCNTENSET_2 ADDRESS 0x1CF48 W
--PRAGMA BANKED non_secure
SMMU_CB12_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB13_PMCNTENSET_2 ADDRESS 0x1DF48 W
--PRAGMA BANKED non_secure
SMMU_CB13_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB14_PMCNTENSET_2 ADDRESS 0x1EF48 W
--PRAGMA BANKED non_secure
SMMU_CB14_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB15_PMCNTENSET_2 ADDRESS 0x1FF48 W
--PRAGMA BANKED non_secure
SMMU_CB15_PMCNTENSET_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB0_PMINTENCLR_2 ADDRESS 0x10F4C W
--PRAGMA BANKED non_secure
SMMU_CB0_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB1_PMINTENCLR_2 ADDRESS 0x11F4C W
--PRAGMA BANKED non_secure
SMMU_CB1_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB2_PMINTENCLR_2 ADDRESS 0x12F4C W
--PRAGMA BANKED non_secure
SMMU_CB2_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB3_PMINTENCLR_2 ADDRESS 0x13F4C W
--PRAGMA BANKED non_secure
SMMU_CB3_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB4_PMINTENCLR_2 ADDRESS 0x14F4C W
--PRAGMA BANKED non_secure
SMMU_CB4_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB5_PMINTENCLR_2 ADDRESS 0x15F4C W
--PRAGMA BANKED non_secure
SMMU_CB5_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB6_PMINTENCLR_2 ADDRESS 0x16F4C W
--PRAGMA BANKED non_secure
SMMU_CB6_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB7_PMINTENCLR_2 ADDRESS 0x17F4C W
--PRAGMA BANKED non_secure
SMMU_CB7_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB8_PMINTENCLR_2 ADDRESS 0x18F4C W
--PRAGMA BANKED non_secure
SMMU_CB8_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB9_PMINTENCLR_2 ADDRESS 0x19F4C W
--PRAGMA BANKED non_secure
SMMU_CB9_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB10_PMINTENCLR_2 ADDRESS 0x1AF4C W
--PRAGMA BANKED non_secure
SMMU_CB10_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB11_PMINTENCLR_2 ADDRESS 0x1BF4C W
--PRAGMA BANKED non_secure
SMMU_CB11_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB12_PMINTENCLR_2 ADDRESS 0x1CF4C W
--PRAGMA BANKED non_secure
SMMU_CB12_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB13_PMINTENCLR_2 ADDRESS 0x1DF4C W
--PRAGMA BANKED non_secure
SMMU_CB13_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB14_PMINTENCLR_2 ADDRESS 0x1EF4C W
--PRAGMA BANKED non_secure
SMMU_CB14_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB15_PMINTENCLR_2 ADDRESS 0x1FF4C W
--PRAGMA BANKED non_secure
SMMU_CB15_PMINTENCLR_2 RESET_VALUE 0x0000000X
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB0_PMOVSCLR_2 ADDRESS 0x10F50 W
--PRAGMA BANKED non_secure
SMMU_CB0_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB1_PMOVSCLR_2 ADDRESS 0x11F50 W
--PRAGMA BANKED non_secure
SMMU_CB1_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB2_PMOVSCLR_2 ADDRESS 0x12F50 W
--PRAGMA BANKED non_secure
SMMU_CB2_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB3_PMOVSCLR_2 ADDRESS 0x13F50 W
--PRAGMA BANKED non_secure
SMMU_CB3_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB4_PMOVSCLR_2 ADDRESS 0x14F50 W
--PRAGMA BANKED non_secure
SMMU_CB4_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB5_PMOVSCLR_2 ADDRESS 0x15F50 W
--PRAGMA BANKED non_secure
SMMU_CB5_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB6_PMOVSCLR_2 ADDRESS 0x16F50 W
--PRAGMA BANKED non_secure
SMMU_CB6_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB7_PMOVSCLR_2 ADDRESS 0x17F50 W
--PRAGMA BANKED non_secure
SMMU_CB7_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB8_PMOVSCLR_2 ADDRESS 0x18F50 W
--PRAGMA BANKED non_secure
SMMU_CB8_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB9_PMOVSCLR_2 ADDRESS 0x19F50 W
--PRAGMA BANKED non_secure
SMMU_CB9_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB10_PMOVSCLR_2 ADDRESS 0x1AF50 W
--PRAGMA BANKED non_secure
SMMU_CB10_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB11_PMOVSCLR_2 ADDRESS 0x1BF50 W
--PRAGMA BANKED non_secure
SMMU_CB11_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB12_PMOVSCLR_2 ADDRESS 0x1CF50 W
--PRAGMA BANKED non_secure
SMMU_CB12_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB13_PMOVSCLR_2 ADDRESS 0x1DF50 W
--PRAGMA BANKED non_secure
SMMU_CB13_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB14_PMOVSCLR_2 ADDRESS 0x1EF50 W
--PRAGMA BANKED non_secure
SMMU_CB14_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB15_PMOVSCLR_2 ADDRESS 0x1FF50 W
--PRAGMA BANKED non_secure
SMMU_CB15_PMOVSCLR_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB0_PMOVSSET_2 ADDRESS 0x10F58 W
--PRAGMA BANKED non_secure
SMMU_CB0_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB1_PMOVSSET_2 ADDRESS 0x11F58 W
--PRAGMA BANKED non_secure
SMMU_CB1_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB2_PMOVSSET_2 ADDRESS 0x12F58 W
--PRAGMA BANKED non_secure
SMMU_CB2_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB3_PMOVSSET_2 ADDRESS 0x13F58 W
--PRAGMA BANKED non_secure
SMMU_CB3_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB4_PMOVSSET_2 ADDRESS 0x14F58 W
--PRAGMA BANKED non_secure
SMMU_CB4_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB5_PMOVSSET_2 ADDRESS 0x15F58 W
--PRAGMA BANKED non_secure
SMMU_CB5_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB6_PMOVSSET_2 ADDRESS 0x16F58 W
--PRAGMA BANKED non_secure
SMMU_CB6_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB7_PMOVSSET_2 ADDRESS 0x17F58 W
--PRAGMA BANKED non_secure
SMMU_CB7_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB8_PMOVSSET_2 ADDRESS 0x18F58 W
--PRAGMA BANKED non_secure
SMMU_CB8_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB9_PMOVSSET_2 ADDRESS 0x19F58 W
--PRAGMA BANKED non_secure
SMMU_CB9_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB10_PMOVSSET_2 ADDRESS 0x1AF58 W
--PRAGMA BANKED non_secure
SMMU_CB10_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB11_PMOVSSET_2 ADDRESS 0x1BF58 W
--PRAGMA BANKED non_secure
SMMU_CB11_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB12_PMOVSSET_2 ADDRESS 0x1CF58 W
--PRAGMA BANKED non_secure
SMMU_CB12_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB13_PMOVSSET_2 ADDRESS 0x1DF58 W
--PRAGMA BANKED non_secure
SMMU_CB13_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB14_PMOVSSET_2 ADDRESS 0x1EF58 W
--PRAGMA BANKED non_secure
SMMU_CB14_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB15_PMOVSSET_2 ADDRESS 0x1FF58 W
--PRAGMA BANKED non_secure
SMMU_CB15_PMOVSSET_2 RESET_VALUE 0x00000000
	P3 BIT[3]
	P2 BIT[2]
	P1 BIT[1]
	P0 BIT[0]

SMMU_CB0_PMAUTHSTATUS_2 ADDRESS 0x10FB8 R
--PRAGMA BANKED non_secure
SMMU_CB0_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB1_PMAUTHSTATUS_2 ADDRESS 0x11FB8 R
--PRAGMA BANKED non_secure
SMMU_CB1_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB2_PMAUTHSTATUS_2 ADDRESS 0x12FB8 R
--PRAGMA BANKED non_secure
SMMU_CB2_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB3_PMAUTHSTATUS_2 ADDRESS 0x13FB8 R
--PRAGMA BANKED non_secure
SMMU_CB3_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB4_PMAUTHSTATUS_2 ADDRESS 0x14FB8 R
--PRAGMA BANKED non_secure
SMMU_CB4_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB5_PMAUTHSTATUS_2 ADDRESS 0x15FB8 R
--PRAGMA BANKED non_secure
SMMU_CB5_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB6_PMAUTHSTATUS_2 ADDRESS 0x16FB8 R
--PRAGMA BANKED non_secure
SMMU_CB6_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB7_PMAUTHSTATUS_2 ADDRESS 0x17FB8 R
--PRAGMA BANKED non_secure
SMMU_CB7_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB8_PMAUTHSTATUS_2 ADDRESS 0x18FB8 R
--PRAGMA BANKED non_secure
SMMU_CB8_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB9_PMAUTHSTATUS_2 ADDRESS 0x19FB8 R
--PRAGMA BANKED non_secure
SMMU_CB9_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB10_PMAUTHSTATUS_2 ADDRESS 0x1AFB8 R
--PRAGMA BANKED non_secure
SMMU_CB10_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB11_PMAUTHSTATUS_2 ADDRESS 0x1BFB8 R
--PRAGMA BANKED non_secure
SMMU_CB11_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB12_PMAUTHSTATUS_2 ADDRESS 0x1CFB8 R
--PRAGMA BANKED non_secure
SMMU_CB12_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB13_PMAUTHSTATUS_2 ADDRESS 0x1DFB8 R
--PRAGMA BANKED non_secure
SMMU_CB13_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB14_PMAUTHSTATUS_2 ADDRESS 0x1EFB8 R
--PRAGMA BANKED non_secure
SMMU_CB14_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

SMMU_CB15_PMAUTHSTATUS_2 ADDRESS 0x1FFB8 R
--PRAGMA BANKED non_secure
SMMU_CB15_PMAUTHSTATUS_2 RESET_VALUE 0x000000X0
	SNI BIT[7]
	SNE BIT[6]
	SI BIT[5]
	SE BIT[4]
	NSNI BIT[3]
	NSNE BIT[2]
	NSI BIT[1]
	NSE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.TCU_SMMU_500_REG_WRAPPER.SMMU_SS_LOCAL (level 2)
----------------------------------------------------------------------------------------
smmu_ss_local MODULE OFFSET=TCU_SMMU_500_REG_WRAPPER+0x000F0000 MAX=TCU_SMMU_500_REG_WRAPPER+0x000FFFFF APRE=TCU_ APOST= SPRE=TCU_ SPOST= BPRE=TCU_ BPOST= ABPRE=TCU_ ABPOST= FPRE=TCU_ FPOST=

SMMU_INTR_SEL_SEC ADDRESS 0x0000 RW
SMMU_INTR_SEL_SEC RESET_VALUE 0x00000000
	INT_APP_CXT_EN BIT[31:0]

SMMU_MISC_TIE_OFF_SEC ADDRESS 0x0008 RW
SMMU_MISC_TIE_OFF_SEC RESET_VALUE 0x00000000
	APP_INTEG_SEC_OVRRIDE BIT[1]
	APP_SPNIDEN BIT[0]

SMMU_CATS_64_BIT_CTL_SEC ADDRESS 0x0010 RW
SMMU_CATS_64_BIT_CTL_SEC RESET_VALUE 0x00000000
	CATS_SID BIT[18:9]
	CATS_SID_EN BIT[8]
	CATS_512M_REMAP BIT[7:5]
	CATS_TBU_NUM BIT[4:1]
	CATS_EN BIT[0]

SMMU_APP_TCU_PTW_VMID_SEC ADDRESS 0x0018 RW
SMMU_APP_TCU_PTW_VMID_SEC RESET_VALUE 0x00000000
	VMID BIT[4:0]

SMMU_SPARE_REG_1_SEC ADDRESS 0x0020 RW
SMMU_SPARE_REG_1_SEC RESET_VALUE 0x00000000
	GENERAL_CONFIG BIT[31:0]

SMMU_INTR_SEL_NSHYP ADDRESS 0x1000 RW
SMMU_INTR_SEL_NSHYP RESET_VALUE 0x00000000
	INT_APP_CXT_EN BIT[31:0]

SMMU_MSA_BYPASS_ERR_ADDR_NSHYP ADDRESS 0x1008 RW
SMMU_MSA_BYPASS_ERR_ADDR_NSHYP RESET_VALUE 0x00000000
	MSA_BYPASS_ERR_ADDR BIT[31:0]

SMMU_MSA_BYPASS_INTR_EN_NSHYP ADDRESS 0x1010 RW
SMMU_MSA_BYPASS_INTR_EN_NSHYP RESET_VALUE 0x00000000
	QDSP_MSA_VA_MISMATCH_IRQ_EN BIT[2]
	CE_MSA_VA_MISMATCH_IRQ_EN BIT[1]
	IPA_MSA_VA_MISMATCH_IRQ_EN BIT[0]

SMMU_MSA_BYPASS_INTR_STTS_NSHYP ADDRESS 0x1018 R
SMMU_MSA_BYPASS_INTR_STTS_NSHYP RESET_VALUE 0x00000000
	QDSP_MSA_VA_MISMATCH_IRQ_STTS BIT[2]
	CE_MSA_VA_MISMATCH_IRQ_STTS BIT[1]
	IPA_MSA_VA_MISMATCH_IRQ_STTS BIT[0]

SMMU_MSA_BYPASS_INTR_CLR_NSHYP ADDRESS 0x1020 W
SMMU_MSA_BYPASS_INTR_CLR_NSHYP RESET_VALUE 0x00000000
	QDSP_MSA_VA_MISMATCH_IRQ_CLR BIT[2]
	CE_MSA_VA_MISMATCH_IRQ_CLR BIT[1]
	IPA_MSA_VA_MISMATCH_IRQ_CLR BIT[0]

SMMU_INTR_SEL_NS ADDRESS 0x2000 RW
SMMU_INTR_SEL_NS RESET_VALUE 0x00000000
	INT_APP_CXT_EN BIT[31:0]

SMMU_TESTBUS_SEL_NS ADDRESS 0x2008 RW
SMMU_TESTBUS_SEL_NS RESET_VALUE 0x00000000
	TESTBUS_SEL_INTERNAL BIT[7:0]

SMMU_HW_INFO_NS ADDRESS 0x2010 R
SMMU_HW_INFO_NS RESET_VALUE 0x01000000
	MAJOR BIT[31:24]
	BRANCH BIT[23:16]
	MINOR BIT[15:8]
	ECO BIT[7:0]

SMMU_HW_VERSION_NS ADDRESS 0x2018 R
SMMU_HW_VERSION_NS RESET_VALUE 0x01000000
	MAJOR BIT[31:24]
	BRANCH BIT[23:16]
	MINOR BIT[15:8]
	ECO BIT[7:0]

SMMU_MODEM_TBU_VA_PA_MATCH_MSA ADDRESS 0x3000 RW
SMMU_MODEM_TBU_VA_PA_MATCH_MSA RESET_VALUE 0x00000000
	QDSP_TBU_VA_PA_MATCH_DIS BIT[2]
	CE_TBU_VA_PA_MATCH_DIS BIT[1]
	IPA_TBU_VA_PA_MATCH_DIS BIT[0]

SMMU_SID2VMID_SMR_IPA_n(n):(0)-(1) ARRAY 0x00004000+0x8*n
SMMU_SID2VMID_SMR_IPA_0 ADDRESS 0x4000 RW
SMMU_SID2VMID_SMR_IPA_0 RESET_VALUE 0x00000000
	VALID BIT[6]
	VMID BIT[5:2]
	SID_MASK BIT[1]
	SID_MATCH BIT[0]

SMMU_SID2VMID_FAULT_VMID_IPA ADDRESS 0x4010 RW
SMMU_SID2VMID_FAULT_VMID_IPA RESET_VALUE 0x00000000
	VMID BIT[3:0]

SMMU_SID2VMID_FAULT_INTR_EN_IPA ADDRESS 0x4018 RW
SMMU_SID2VMID_FAULT_INTR_EN_IPA RESET_VALUE 0x00000000
	FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_IPA ADDRESS 0x4020 R
SMMU_SID2VMID_FAULT_INTR_STTS_IPA RESET_VALUE 0x00000000
	FAULT_SID BIT[2]
	FAULT_NO_MATCH BIT[1]
	FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_IPA ADDRESS 0x4028 W
SMMU_SID2VMID_FAULT_INTR_CLR_IPA RESET_VALUE 0x00000000
	FAULT_INTR_CLR BIT[0]

SMMU_PWR_CTRL_IPA_REQ ADDRESS 0x4030 RW
SMMU_PWR_CTRL_IPA_REQ RESET_VALUE 0x00000000
	PWR_DOWN_REQ BIT[0]

SMMU_PWR_CTRL_IPA_ACK ADDRESS 0x4038 R
SMMU_PWR_CTRL_IPA_ACK RESET_VALUE 0x00000000
	PWR_REQ_ACK BIT[0]

SMMU_SID2VMID_SMR_CE_n(n):(0)-(1) ARRAY 0x00005000+0x8*n
SMMU_SID2VMID_SMR_CE_0 ADDRESS 0x5000 RW
SMMU_SID2VMID_SMR_CE_0 RESET_VALUE 0x00000000
	VALID BIT[6]
	VMID BIT[5:2]
	SID_MASK BIT[1]
	SID_MATCH BIT[0]

SMMU_SID2VMID_FAULT_VMID_CE ADDRESS 0x5010 RW
SMMU_SID2VMID_FAULT_VMID_CE RESET_VALUE 0x00000000
	VMID BIT[3:0]

SMMU_SID2VMID_FAULT_INTR_EN_CE ADDRESS 0x5018 RW
SMMU_SID2VMID_FAULT_INTR_EN_CE RESET_VALUE 0x00000000
	FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_CE ADDRESS 0x5020 R
SMMU_SID2VMID_FAULT_INTR_STTS_CE RESET_VALUE 0x00000000
	FAULT_SID BIT[2]
	FAULT_NO_MATCH BIT[1]
	FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_CE ADDRESS 0x5028 W
SMMU_SID2VMID_FAULT_INTR_CLR_CE RESET_VALUE 0x00000000
	FAULT_INTR_CLR BIT[0]

SMMU_PWR_CTRL_CE_REQ ADDRESS 0x5030 RW
SMMU_PWR_CTRL_CE_REQ RESET_VALUE 0x00000000
	PWR_DOWN_REQ BIT[0]

SMMU_PWR_CTRL_CE_ACK ADDRESS 0x5038 R
SMMU_PWR_CTRL_CE_ACK RESET_VALUE 0x00000000
	PWR_REQ_ACK BIT[0]

SMMU_SID2VMID_SMR_PERIPH_n(n):(0)-(46) ARRAY 0x00006000+0x8*n
SMMU_SID2VMID_SMR_PERIPH_0 ADDRESS 0x6000 RW
SMMU_SID2VMID_SMR_PERIPH_0 RESET_VALUE 0x00000000
	VALID BIT[24]
	VMID BIT[23:20]
	SID_MASK BIT[19:10]
	SID_MATCH BIT[9:0]

SMMU_SID2VMID_FAULT_VMID_PERIPH ADDRESS 0x6178 RW
SMMU_SID2VMID_FAULT_VMID_PERIPH RESET_VALUE 0x00000000
	VMID BIT[3:0]

SMMU_SID2VMID_FAULT_INTR_EN_PERIPH ADDRESS 0x6180 RW
SMMU_SID2VMID_FAULT_INTR_EN_PERIPH RESET_VALUE 0x00000000
	FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_PERIPH ADDRESS 0x6188 R
SMMU_SID2VMID_FAULT_INTR_STTS_PERIPH RESET_VALUE 0x00000000
	FAULT_SID BIT[11:2]
	FAULT_NO_MATCH BIT[1]
	FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_PERIPH ADDRESS 0x6190 W
SMMU_SID2VMID_FAULT_INTR_CLR_PERIPH RESET_VALUE 0x00000000
	FAULT_INTR_CLR BIT[0]

SMMU_PWR_CTRL_PERIPH_REQ ADDRESS 0x6198 RW
SMMU_PWR_CTRL_PERIPH_REQ RESET_VALUE 0x00000000
	PWR_DOWN_REQ BIT[0]

SMMU_PWR_CTRL_PERIPH_ACK ADDRESS 0x61A0 R
SMMU_PWR_CTRL_PERIPH_ACK RESET_VALUE 0x00000000
	PWR_REQ_ACK BIT[0]

SMMU_SID2VMID_SMR_DIME_n(n):(0)-(0) ARRAY 0x00007000+0x8*n
SMMU_SID2VMID_SMR_DIME_0 ADDRESS 0x7000 RW
SMMU_SID2VMID_SMR_DIME_0 RESET_VALUE 0x00000000
	VALID BIT[7]
	VMID BIT[6:2]
	SID_MASK BIT[1]
	SID_MATCH BIT[0]

SMMU_SID2VMID_FAULT_VMID_DIME ADDRESS 0x7008 RW
SMMU_SID2VMID_FAULT_VMID_DIME RESET_VALUE 0x00000000
	VMID BIT[4:0]

SMMU_SID2VMID_FAULT_INTR_EN_DIME ADDRESS 0x7010 RW
SMMU_SID2VMID_FAULT_INTR_EN_DIME RESET_VALUE 0x00000000
	FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_DIME ADDRESS 0x7018 R
SMMU_SID2VMID_FAULT_INTR_STTS_DIME RESET_VALUE 0x00000000
	FAULT_SID BIT[2]
	FAULT_NO_MATCH BIT[1]
	FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_DIME ADDRESS 0x7020 W
SMMU_SID2VMID_FAULT_INTR_CLR_DIME RESET_VALUE 0x00000000
	FAULT_INTR_CLR BIT[0]

SMMU_SID2VMID_SMR_QDSP_n(n):(0)-(1) ARRAY 0x00009000+0x8*n
SMMU_SID2VMID_SMR_QDSP_0 ADDRESS 0x9000 RW
SMMU_SID2VMID_SMR_QDSP_0 RESET_VALUE 0x00000000
	VALID BIT[7]
	VMID BIT[6:2]
	SID_MASK BIT[1]
	SID_MATCH BIT[0]

SMMU_SID2VMID_FAULT_VMID_QDSP ADDRESS 0x9010 RW
SMMU_SID2VMID_FAULT_VMID_QDSP RESET_VALUE 0x00000000
	VMID BIT[4:0]

SMMU_SID2VMID_FAULT_INTR_EN_QDSP ADDRESS 0x9018 RW
SMMU_SID2VMID_FAULT_INTR_EN_QDSP RESET_VALUE 0x00000000
	FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_QDSP ADDRESS 0x9020 R
SMMU_SID2VMID_FAULT_INTR_STTS_QDSP RESET_VALUE 0x00000000
	FAULT_SID BIT[2]
	FAULT_NO_MATCH BIT[1]
	FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_QDSP ADDRESS 0x9028 W
SMMU_SID2VMID_FAULT_INTR_CLR_QDSP RESET_VALUE 0x00000000
	FAULT_INTR_CLR BIT[0]

SMMU_PWR_CTRL_QDSP_REQ ADDRESS 0x9030 RW
SMMU_PWR_CTRL_QDSP_REQ RESET_VALUE 0x00000000
	PWR_DOWN_REQ BIT[0]

SMMU_PWR_CTRL_QDSP_ACK ADDRESS 0x9038 R
SMMU_PWR_CTRL_QDSP_ACK RESET_VALUE 0x00000000
	PWR_REQ_ACK BIT[0]

SMMU_SID2VMID_SMR_PCIE_AW_n(n):(0)-(1) ARRAY 0x0000A000+0x8*n
SMMU_SID2VMID_SMR_PCIE_AW_0 ADDRESS 0xA000 RW
SMMU_SID2VMID_SMR_PCIE_AW_0 RESET_VALUE 0x00000000
	VALID BIT[18]
	VMID BIT[17:14]
	SID_MASK BIT[13:7]
	SID_MATCH BIT[6:0]

SMMU_SID2VMID_FAULT_VMID_PCIE_AW ADDRESS 0xA010 RW
SMMU_SID2VMID_FAULT_VMID_PCIE_AW RESET_VALUE 0x00000000
	VMID BIT[3:0]

SMMU_SID2VMID_FAULT_INTR_EN_PCIE_AW ADDRESS 0xA018 RW
SMMU_SID2VMID_FAULT_INTR_EN_PCIE_AW RESET_VALUE 0x00000000
	FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_PCIE_AW ADDRESS 0xA020 R
SMMU_SID2VMID_FAULT_INTR_STTS_PCIE_AW RESET_VALUE 0x00000000
	FAULT_SID BIT[8:2]
	FAULT_NO_MATCH BIT[1]
	FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_PCIE_AW ADDRESS 0xA028 W
SMMU_SID2VMID_FAULT_INTR_CLR_PCIE_AW RESET_VALUE 0x00000000
	FAULT_INTR_CLR BIT[0]

SMMU_PWR_CTRL_PCIE_REQ ADDRESS 0xA030 RW
SMMU_PWR_CTRL_PCIE_REQ RESET_VALUE 0x00000000
	PWR_DOWN_REQ BIT[0]

SMMU_PWR_CTRL_PCIE_ACK ADDRESS 0xA038 R
SMMU_PWR_CTRL_PCIE_ACK RESET_VALUE 0x00000000
	PWR_REQ_ACK BIT[0]

SMMU_SID2VMID_SMR_USB3_AW_n(n):(0)-(0) ARRAY 0x0000B000+0x8*n
SMMU_SID2VMID_SMR_USB3_AW_0 ADDRESS 0xB000 RW
SMMU_SID2VMID_SMR_USB3_AW_0 RESET_VALUE 0x00000000
	VALID BIT[6]
	VMID BIT[5:2]
	SID_MASK BIT[1]
	SID_MATCH BIT[0]

SMMU_SID2VMID_FAULT_VMID_USB3_AW ADDRESS 0xB008 RW
SMMU_SID2VMID_FAULT_VMID_USB3_AW RESET_VALUE 0x00000000
	VMID BIT[3:0]

SMMU_SID2VMID_FAULT_INTR_EN_USB3_AW ADDRESS 0xB010 RW
SMMU_SID2VMID_FAULT_INTR_EN_USB3_AW RESET_VALUE 0x00000000
	FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_USB3_AW ADDRESS 0xB018 R
SMMU_SID2VMID_FAULT_INTR_STTS_USB3_AW RESET_VALUE 0x00000000
	FAULT_SID BIT[6:2]
	FAULT_NO_MATCH BIT[1]
	FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_USB3_AW ADDRESS 0xB020 W
SMMU_SID2VMID_FAULT_INTR_CLR_USB3_AW RESET_VALUE 0x00000000
	FAULT_INTR_CLR BIT[0]

SMMU_PWR_CTRL_USB3_REQ ADDRESS 0xB028 RW
SMMU_PWR_CTRL_USB3_REQ RESET_VALUE 0x00000000
	PWR_DOWN_REQ BIT[0]

SMMU_PWR_CTRL_USB3_ACK ADDRESS 0xB030 R
SMMU_PWR_CTRL_USB3_ACK RESET_VALUE 0x00000000
	PWR_REQ_ACK BIT[0]

SMMU_SID2VMID_SMR_PCIE_AR_n(n):(0)-(1) ARRAY 0x0000C000+0x8*n
SMMU_SID2VMID_SMR_PCIE_AR_0 ADDRESS 0xC000 RW
SMMU_SID2VMID_SMR_PCIE_AR_0 RESET_VALUE 0x00000000
	VALID BIT[18]
	VMID BIT[17:14]
	SID_MASK BIT[13:7]
	SID_MATCH BIT[6:0]

SMMU_SID2VMID_FAULT_VMID_PCIE_AR ADDRESS 0xC010 RW
SMMU_SID2VMID_FAULT_VMID_PCIE_AR RESET_VALUE 0x00000000
	VMID BIT[3:0]

SMMU_SID2VMID_FAULT_INTR_EN_PCIE_AR ADDRESS 0xC018 RW
SMMU_SID2VMID_FAULT_INTR_EN_PCIE_AR RESET_VALUE 0x00000000
	FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_PCIE_AR ADDRESS 0xC020 R
SMMU_SID2VMID_FAULT_INTR_STTS_PCIE_AR RESET_VALUE 0x00000000
	FAULT_SID BIT[8:2]
	FAULT_NO_MATCH BIT[1]
	FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_PCIE_AR ADDRESS 0xC028 W
SMMU_SID2VMID_FAULT_INTR_CLR_PCIE_AR RESET_VALUE 0x00000000
	FAULT_INTR_CLR BIT[0]

SMMU_SID2VMID_SMR_USB3_AR_n(n):(0)-(0) ARRAY 0x0000D000+0x8*n
SMMU_SID2VMID_SMR_USB3_AR_0 ADDRESS 0xD000 RW
SMMU_SID2VMID_SMR_USB3_AR_0 RESET_VALUE 0x00000000
	VALID BIT[6]
	VMID BIT[5:2]
	SID_MASK BIT[1]
	SID_MATCH BIT[0]

SMMU_SID2VMID_FAULT_VMID_USB3_AR ADDRESS 0xD008 RW
SMMU_SID2VMID_FAULT_VMID_USB3_AR RESET_VALUE 0x00000000
	VMID BIT[3:0]

SMMU_SID2VMID_FAULT_INTR_EN_USB3_AR ADDRESS 0xD010 RW
SMMU_SID2VMID_FAULT_INTR_EN_USB3_AR RESET_VALUE 0x00000000
	FAULT_INTR_EN BIT[0]

SMMU_SID2VMID_FAULT_INTR_STTS_USB3_AR ADDRESS 0xD018 R
SMMU_SID2VMID_FAULT_INTR_STTS_USB3_AR RESET_VALUE 0x00000000
	FAULT_SID BIT[6:2]
	FAULT_NO_MATCH BIT[1]
	FAULT_MULTI_MATCH BIT[0]

SMMU_SID2VMID_FAULT_INTR_CLR_USB3_AR ADDRESS 0xD020 W
SMMU_SID2VMID_FAULT_INTR_CLR_USB3_AR RESET_VALUE 0x00000000
	FAULT_INTR_CLR BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.SMMU_500_MPU_WRAPPER (level 1)
----------------------------------------------------------------------------------------
SMMU_500_MPU_WRAPPER BASE 0x60034000 SIZE=0x00006000 smmu_500_mpu_wrapperaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SMMU_500_MPU_WRAPPER.SMMU_SS_TCU_MPU (level 2)
----------------------------------------------------------------------------------------
smmu_ss_tcu_mpu MODULE OFFSET=SMMU_500_MPU_WRAPPER+0x00000000 MAX=SMMU_500_MPU_WRAPPER+0x00000FFF APRE=TCU_ APOST= SPRE=TCU_ SPOST=_TCU BPRE=TCU_ BPOST= ABPRE=TCU_ ABPOST= FPRE=TCU_ FPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[20:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x140CAC0F
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B4A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(15,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(15,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(15) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x001FF000
	ADDR BIT[20:12]

XPU_PRTn_END0(n):(0)-(15) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x001FF000
	ADDR BIT[20:12]

XPU_PRTn_SCR(n):(0)-(15) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(15) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(15) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(15) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SMMU_500_MPU_WRAPPER.SMMU_SS_DIME_MPU (level 2)
----------------------------------------------------------------------------------------
smmu_ss_dime_mpu MODULE OFFSET=SMMU_500_MPU_WRAPPER+0x00001000 MAX=SMMU_500_MPU_WRAPPER+0x00001FFF APRE=DIME_ APOST= SPRE=DIME_ SPOST=_DIME BPRE=DIME_ BPOST= ABPRE=DIME_ ABPOST= FPRE=DIME_ FPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0CA809
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A4A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(9,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTn_START0(n):(0)-(9) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12]

XPU_PRTn_END0(n):(0)-(9) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12]

XPU_PRTn_SCR(n):(0)-(9) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(9) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(9) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(9) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SMMU_500_MPU_WRAPPER.SMMU_SS_QDSP_MPU (level 2)
----------------------------------------------------------------------------------------
smmu_ss_qdsp_mpu MODULE OFFSET=SMMU_500_MPU_WRAPPER+0x00002000 MAX=SMMU_500_MPU_WRAPPER+0x00002FFF APRE=QDSP_ APOST= SPRE=QDSP_ SPOST=_QDSP BPRE=QDSP_ BPOST= ABPRE=QDSP_ ABPOST= FPRE=QDSP_ FPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0CA809
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A4A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(9,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTn_START0(n):(0)-(9) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12]

XPU_PRTn_END0(n):(0)-(9) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12]

XPU_PRTn_SCR(n):(0)-(9) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(9) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(9) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(9) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SMMU_500_MPU_WRAPPER.SMMU_SS_IPA_MPU (level 2)
----------------------------------------------------------------------------------------
smmu_ss_ipa_mpu MODULE OFFSET=SMMU_500_MPU_WRAPPER+0x00003000 MAX=SMMU_500_MPU_WRAPPER+0x00003FFF APRE=IPA_SMMU_ APOST= SPRE=IPA_SMMU_ SPOST=_IPA_SMMU BPRE=IPA_SMMU_ BPOST= ABPRE=IPA_SMMU_ ABPOST= FPRE=IPA_SMMU_ FPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0CA809
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A4A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(9,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTn_START0(n):(0)-(9) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12]

XPU_PRTn_END0(n):(0)-(9) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12]

XPU_PRTn_SCR(n):(0)-(9) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(9) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(9) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(9) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SMMU_500_MPU_WRAPPER.SMMU_SS_CE_MPU (level 2)
----------------------------------------------------------------------------------------
smmu_ss_ce_mpu MODULE OFFSET=SMMU_500_MPU_WRAPPER+0x00004000 MAX=SMMU_500_MPU_WRAPPER+0x00004FFF APRE=CE_ APOST= SPRE=CE_ SPOST=_CE BPRE=CE_ BPOST= ABPRE=CE_ ABPOST= FPRE=CE_ FPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x1F0CA809
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0A4A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(9,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	ROGE BIT[25]
	ROE BIT[24]
	ROVMID BIT[23:16]
	RWGE BIT[9]
	RWE BIT[8]
	RWVMID BIT[7:0]

XPU_PRTn_START0(n):(0)-(9) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12]

XPU_PRTn_END0(n):(0)-(9) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFFF000
	ADDR BIT[31:12]

XPU_PRTn_SCR(n):(0)-(9) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(9) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(9) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(9) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.QPIC_QPIC (level 1)
----------------------------------------------------------------------------------------
QPIC_QPIC BASE 0x67980000 SIZE=0x00040000 qpic_qpicaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QPIC_QPIC.BAM_LITE_TOP_QPIC (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.QPIC_QPIC.BAM_LITE_TOP_QPIC' does not directly contain any register.
----------------------------------------------------------------------------------------

bam_lite_top_qpic MODULE OFFSET=QPIC_QPIC+0x00000000 MAX=QPIC_QPIC+0x0001E000 APRE=QPIC_QPIC_ APOST= SPRE=QPIC_QPIC_ SPOST= BPRE=QPIC_QPIC_ BPOST= ABPRE=QPIC_QPIC_ ABPOST= FPRE=QPIC_QPIC_ FPOST=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QPIC_QPIC.BAM_LITE_TOP_QPIC.BAM (level 3)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=QPIC_QPIC+0x00004000 MAX=QPIC_QPIC+0x0001DFFF APRE=QPIC_QPIC_ APOST= SPRE=QPIC_QPIC_ SPOST= BPRE=QPIC_QPIC_ BPOST= ABPRE=QPIC_QPIC_ ABPOST= FPRE=QPIC_QPIC_ FPOST=

BAM_CTRL ADDRESS 0x0000 RW
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20]
	CACHE_MISS_ERR_RESP_EN BIT[19]
	LOCAL_CLK_GATING BIT[18:17]
	IBC_DISABLE BIT[16]
	BAM_CACHED_DESC_STORE BIT[15]
	BAM_DESC_CACHE_SEL BIT[14:13]
	BAM_TESTBUS_SEL BIT[11:5]
	BAM_EN_ACCUM BIT[4]
	BAM_EN BIT[1]
	BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x0040 R
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x0044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31]
	TIMER_RUN BIT[30]
	TIMER_MODE BIT[29]
	TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x0014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4]
	BAM_EMPTY_IRQ BIT[3]
	BAM_ERROR_IRQ BIT[2]
	BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4]
	BAM_EMPTY_CLR BIT[3]
	BAM_ERROR_CLR BIT[2]
	BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4]
	BAM_EMPTY_EN BIT[3]
	BAM_ERROR_EN BIT[2]
	BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31]
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
	MULTIPLE_EVENTS_SIZE_EN BIT[29]
	BAM_ZLT_W_CD_SUPPORT BIT[28]
	BAM_CD_ENABLE BIT[27]
	BAM_AU_ACCUMED BIT[26]
	BAM_PSM_P_HD_DATA BIT[25]
	BAM_REG_P_EN BIT[24]
	BAM_WB_DSC_AVL_P_RST BIT[23]
	BAM_WB_RETR_SVPNT BIT[22]
	BAM_WB_CSW_ACK_IDL BIT[21]
	BAM_WB_BLK_CSW BIT[20]
	BAM_WB_P_RES BIT[19]
	BAM_SI_P_RES BIT[18]
	BAM_AU_P_RES BIT[17]
	BAM_PSM_P_RES BIT[16]
	BAM_PSM_CSW_REQ BIT[15]
	BAM_SB_CLK_REQ BIT[14]
	BAM_IBC_DISABLE BIT[13]
	BAM_NO_EXT_P_RST BIT[12]
	BAM_FULL_PIPE BIT[11]
	BAM_ADML_SYNC_BRIDGE BIT[3]
	BAM_PIPE_CNFG BIT[2]
	BAM_ADML_DEEP_CONS_FIFO BIT[1]
	BAM_ADML_INCR4_EN_N BIT[0]

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x00000003
	NO_SW_OFFSET_REVERT_BACK BIT[1]
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

BAM_REVISION ADDRESS 0x1000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24]
	CMD_DESC_EN BIT[23]
	DESC_CACHE_DEPTH BIT[22:21]
	NUM_INACTIV_TMRS BIT[20]
	INACTIV_TMRS_EXST BIT[19]
	HIGH_FREQUENCY_BAM BIT[18]
	BAM_HAS_NO_BYPASS BIT[17]
	SECURED BIT[16]
	USE_VMIDMT BIT[15]
	AXI_ACTIVE BIT[14]
	CE_BUFFER_SIZE BIT[13:12]
	NUM_EES BIT[11:8]
	REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x1008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24]
	PERIPH_NON_PIPE_GRP BIT[23:16]
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
	BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21]
	SW_EVENTS_SEL BIT[20:19]
	BAM_DATA_ERASE BIT[18]
	BAM_DATA_FLUSH BIT[17]
	BAM_CLK_ALWAYS_ON BIT[16]
	BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x1014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
	BAM_ERR_HVMID BIT[22:18]
	BAM_ERR_DIRECT_MODE BIT[17]
	BAM_ERR_HCID BIT[16:12]
	BAM_ERR_HPROT BIT[11:8]
	BAM_ERR_HBURST BIT[7:5]
	BAM_ERR_HSIZE BIT[4:3]
	BAM_ERR_HWRITE BIT[2]
	BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x2000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13]
	BAM_VMID BIT[12:8]
	BAM_RST_BLOCK BIT[7]
	BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(6) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8]
	BAM_P_SUP_GROUP BIT[7:3]
	BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31]
	P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(6) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16]
	P_WRITE_NWD BIT[11]
	P_PREFETCH_LIMIT BIT[10:9]
	P_AUTO_EOB_SEL BIT[8:7]
	P_AUTO_EOB BIT[6]
	P_SYS_MODE BIT[5]
	P_SYS_STRM BIT[4]
	P_DIRECTION BIT[3]
	P_EN BIT[1]

BAM_P_RSTn(n):(0)-(6) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(6) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4]
	P_PIPE_EMPTY BIT[3]
	P_LAST_DESC_ZLT BIT[2]
	P_PROD_HALTED BIT[1]
	P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(6) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7]
	P_PIPE_RST_ERROR_IRQ BIT[6]
	P_TRNSFR_END_IRQ BIT[5]
	P_ERR_IRQ BIT[4]
	P_OUT_OF_DESC_IRQ BIT[3]
	P_WAKE_IRQ BIT[2]
	P_TIMER_IRQ BIT[1]
	P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(6) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7]
	P_PIPE_RST_ERROR_CLR BIT[6]
	P_TRNSFR_END_CLR BIT[5]
	P_ERR_CLR BIT[4]
	P_OUT_OF_DESC_CLR BIT[3]
	P_WAKE_CLR BIT[2]
	P_TIMER_CLR BIT[1]
	P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(6) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7]
	P_PIPE_RST_ERROR_EN BIT[6]
	P_TRNSFR_END_EN BIT[5]
	P_ERR_EN BIT[4]
	P_OUT_OF_DESC_EN BIT[3]
	P_WAKE_EN BIT[2]
	P_TIMER_EN BIT[1]
	P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(6) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(6) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31]
	P_TIMER_RUN BIT[30]
	P_TIMER_MODE BIT[29]
	P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(6) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(6) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
	BAM_P_SB_UPDATED BIT[26]
	BAM_P_NWD_TOGGLE BIT[25]
	BAM_P_NWD_TOGGLE_R BIT[24]
	BAM_P_WAIT_4_ACK BIT[23]
	BAM_P_ACK_TOGGLE BIT[22]
	BAM_P_ACK_TOGGLE_R BIT[21]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(6) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16]
	SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(6) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16]
	AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(6) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31]
	PSM_DESC_IRQ BIT[30]
	PSM_DESC_IRQ_DONE BIT[29]
	PSM_GENERAL_BITS BIT[28:25]
	PSM_CONS_STATE BIT[24:22]
	PSM_PROD_SYS_STATE BIT[21:19]
	PSM_PROD_B2B_STATE BIT[18:16]
	PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(6) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(6) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16]
	PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(6) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16]
	PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(6) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16]
	P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(6) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(6) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16]
	P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(6) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(6) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(6) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(6) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16]
	DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(6) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16]
	RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(6) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(6) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(6) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(6) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(6) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(6) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(6) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(6) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(6) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QPIC_QPIC.BAM_LITE_TOP_QPIC.XPU2 (level 3)
----------------------------------------------------------------------------------------
xpu2 MODULE OFFSET=QPIC_QPIC+0x00002000 MAX=QPIC_QPIC+0x00003FFF APRE=QPIC_QPIC_ APOST= SPRE=QPIC_QPIC_ SPOST= BPRE=QPIC_QPIC_ BPOST= ABPRE=QPIC_QPIC_ ABPOST= FPRE=QPIC_QPIC_ FPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001414
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0B0A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(20,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RWE BIT[31:0]

XPU_RGn_SCR(n):(0)-(20) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_RGn_MCR(n):(0)-(20) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QPIC_QPIC.BAM_LITE_TOP_QPIC.VMIDMT (level 3)
----------------------------------------------------------------------------------------
vmidmt MODULE OFFSET=QPIC_QPIC+0x00000000 MAX=QPIC_QPIC+0x00000FFF APRE=QPIC_QPIC_ APOST= SPRE=QPIC_QPIC_ SPOST= BPRE=QPIC_QPIC_ BPOST= ABPRE=QPIC_QPIC_ ABPOST= FPRE=QPIC_QPIC_ FPOST=

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_SCR1 ADDRESS 0x0004 RW
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00000F00
	GASRAE BIT[24]
	NSNUMSMRGO BIT[11:8]

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000608
	SES BIT[31]
	SMS BIT[27]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009300
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDX BIT[11:8]

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4]
	IAS BIT[3:0]

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0008021F
	NUMMSDRB BIT[23:16]
	MSAE BIT[9]
	QRIBE BIT[8]
	NVMID BIT[7:0]

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0]

VMIDMT_SGFSR ADDRESS 0x0048 RW
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[26:24]
	SSDINDEX BIT[18:16]
	STREAMINDEX BIT[2:0]

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000608
	SMS BIT[27]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDX BIT[11:8]

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4]
	IAS BIT[3:0]

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0008021F
	NUMMSDRB BIT[23:16]
	MSAE BIT[9]
	QRIBE BIT[8]
	NVMID BIT[7:0]

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0]

VMIDMT_GFSR ADDRESS 0x0048 RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[26:24]
	SSDINDEX BIT[18:16]
	STREAMINDEX BIT[2:0]

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_VMIDMTACR ADDRESS 0x009C RW
VMIDMT_VMIDMTACR RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

VMIDMT_NSCR0 ADDRESS 0x0400 RW
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_NSCR2 ADDRESS 0x0408 RW
VMIDMT_NSCR2 RESET_VALUE 0x00000000
	BPVMID BIT[4:0]

VMIDMT_NSACR ADDRESS 0x0410 RW
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_NSGFAR0 ADDRESS 0x0440 R
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0]

VMIDMT_NSGFSR ADDRESS 0x0448 RW
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[26:24]
	SSDINDEX BIT[18:16]
	STREAMINDEX BIT[2:0]

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[29:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0x000000FF
	RWE BIT[7:0]

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[7:0]

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2]
	BPMSACFG BIT[1]
	BPSMSACFG BIT[0]

VMIDMT_S2VRn(n):(0)-(7) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR BIT[14:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	VMID BIT[4:0]

VMIDMT_AS2VRn(n):(0)-(7) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30]
	RCISH BIT[29]
	RCOSH BIT[28]
	REQPRIORITYCFG BIT[4]
	REQPRIORITY BIT[1:0]

VMIDMT_SMRn(n):(0)-(7) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31]
	MASK BIT[18:16]
	ID BIT[2:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QPIC_QPIC.EBI2CR (level 2)
----------------------------------------------------------------------------------------
ebi2cr MODULE OFFSET=QPIC_QPIC+0x00020000 MAX=QPIC_QPIC+0x00027FFF APRE=QPIC_ APOST= SPRE=QPIC_ SPOST= BPRE=QPIC_ BPOST= ABPRE=QPIC_ ABPOST= FPRE=QPIC_ FPOST=

EBI2_CHIP_SELECT_CFG0 ADDRESS 0x0000 RW
EBI2_CHIP_SELECT_CFG0 RESET_VALUE 0x00000801
	LCD_EN_CFG BIT[15]
		DISABLE VALUE 0x0
		LCD_EN VALUE 0x1
	LCD_CS_CFG BIT[14]
		DISABLE VALUE 0x0
		LCD_CS VALUE 0x1
	NAND_CS_CFG BIT[13]
		DISABLE VALUE 0x0
		NAND_CS VALUE 0x1
	CS7_CFG BIT[12]
		DISABLE VALUE 0x0
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
	CS6_CFG BIT[11]
		DISABLE VALUE 0x0
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
	ETM_CS_CFG BIT[10]
		DISABLE VALUE 0x0
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
	CS5_CFG BIT[9:8]
		DISABLE VALUE 0x0
		LCD_DEVICE_CONNECTED VALUE 0x1
		LCD_DEVICE_CHIP_ENABLE VALUE 0x2
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x3
	CS4_CFG BIT[7:6]
		DISABLE VALUE 0x0
		LCD_DEVICE_CONNECTED VALUE 0x1
		RESERVED VALUE 0x2
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x3
	CS3_CFG BIT[5]
		DISABLE VALUE 0x0
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
	CS2_CFG BIT[4]
		DISABLE VALUE 0x0
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x1
	CS1_CFG BIT[3:2]
		DISABLE VALUE 0x0
		SERIAL_FLASH_DEVICE VALUE 0x1
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x2
		RESERVED VALUE 0x3
	CS0_CFG BIT[1:0]
		DISABLE VALUE 0x0
		SERIAL_FLASH_DEVICE VALUE 0x1
		GENERAL_SRAM_MEMORY_INTERFACE VALUE 0x2
		RESERVED VALUE 0x3

EBI2_CFG ADDRESS 0x0004 RW
EBI2_CFG RESET_VALUE 0x04014000
	DISABLE_SECOND_NAND_CONTROLER BIT[27]
	DRIVE_OE_EN BIT[26]
		OUTPUT_ENABLE_ASSERTED_ONLY_DURING_WRITES VALUE 0x0
		OUTPUT_ENABLE_ASSERTED_ALL_THE_TIME_EXCEPT_DURING_READ_DATA_TRANSFER VALUE 0x1
	WAIT_N_PGM_DLY_ENA BIT[23]
	WAIT_N_PGM_DLY_SEL BIT[22:18]
	EBI2_XMEMC_RECOVERY BIT[17:16]
	FORCE_IE_HIGH BIT[15]
	FBCLK_PAD_FB_ENA BIT[14]
	FBCLK_PGM_DLY_ENA BIT[13]
	FBCLK_PGM_DLY_SEL BIT[12:8]
	BUSY_01_SEL BIT[7]
	PGM_DLY_ENA BIT[5]
	PGM_DLY_SEL BIT[4:0]

EBI2_ARBITER_CFG ADDRESS 0x0030 RW
EBI2_ARBITER_CFG RESET_VALUE 0x00000039
	NANDC_CFG_PRIORITY BIT[7:6]
		LOWEST_PRIORITY VALUE 0x0
		HIGHEST_PRIORITY VALUE 0x1
		SECOND_HIGHEST_PRIORITY VALUE 0x2
		THIRD_HIGHEST_PRIORITY VALUE 0x3
	XMEMC_PRIORITY BIT[5:4]
		LOWEST_PRIORITY VALUE 0x0
		HIGHEST_PRIORITY VALUE 0x1
		SECOND_HIGHEST_PRIORITY VALUE 0x2
		THIRD_HIGHEST_PRIORITY VALUE 0x3
	NANDC_PRIORITY BIT[3:2]
		LOWEST_PRIORITY VALUE 0x0
		HIGHEST_PRIORITY VALUE 0x1
		SECOND_HIGHEST_PRIORITY VALUE 0x2
		THIRD_HIGHEST_PRIORITY VALUE 0x3
	LCDC_PRIORITY BIT[1:0]
		LOWEST_PRIORITY VALUE 0x0
		HIGHEST_PRIORITY VALUE 0x1
		SECOND_HIGHEST_PRIORITY VALUE 0x2
		THIRD_HIGHEST_PRIORITY VALUE 0x3

EBI2_DEBUG_REG_LSB ADDRESS 0x0048 R
EBI2_DEBUG_REG_LSB RESET_VALUE 0x00000000
	DEBUG_REG BIT[31:0]

EBI2_DEBUG_REG_MSB ADDRESS 0x004C R
EBI2_DEBUG_REG_MSB RESET_VALUE 0x00000000
	DEBUG_REG BIT[31:0]

EBI2_DEBUG_SEL ADDRESS 0x0050 RW
EBI2_DEBUG_SEL RESET_VALUE 0x00000000
	QPIC_TEST_BUS_SUB_CORES_SEL BIT[12:10]
		QPIC_TEST_BUS VALUE 0x0
		CFG_BRDG_SLV VALUE 0x1
		CFG_BRDG_MST VALUE 0x2
		DAT_BRDG_SLV VALUE 0x5
		DAT_BRDG_MST VALUE 0x6
		BAM_TEST_BUS VALUE 0x7
	DEBUG_BUS_EN BIT[9]
		DEBUG_BUS_DISABLED VALUE 0x0
		DEBUG_BUS_ENABLED VALUE 0x1
	DEBUG_BUS_UPPER_SEL BIT[8]
		SELECT_EBI2_DEBUG_BUS_LOWER_32_BIT_31_0 VALUE 0x0
		SELECT_EBI2_DEBUG_BUS_UPPER_32_BIT_63_32 VALUE 0x1
	QPIC_TEST_BUS_SEL BIT[3:0]
		NONE VALUE 0x0
		ARBITER VALUE 0x1
		REG_IF VALUE 0x2
		XMEMC VALUE 0x3
		AHB_IF VALUE 0x4
		LCDC VALUE 0x5
		DECODER VALUE 0x6
		NANDC VALUE 0x7

EBI2_CRC_CFG ADDRESS 0x0054 RW
EBI2_CRC_CFG RESET_VALUE 0x00000000
	EBI2_CRC_MODE BIT[17]
	EBI2_LD_SEED BIT[16]
	EBI2_RANDM_SEED BIT[15:0]

EBI2_CRC_REMINDER_CFG ADDRESS 0x0058 R
EBI2_CRC_REMINDER_CFG RESET_VALUE 0x00000000
	EBI2_CRC_REMINDER BIT[15:0]

EBI2_NAND_ADM_MUX ADDRESS 0x005C RW
EBI2_NAND_ADM_MUX RESET_VALUE 0x00000FC0
	CH1_CMD_ACK_MASK BIT[11]
	CH1_DATA_ACK_MASK BIT[10]
	CH1_CMD_REQ_MASK BIT[9]
	CH1_DATA_REQ_MASK BIT[8]
	CH1_OP_DONE_IRQ_MASK BIT[7]
	CH1_WR_ER_DONE_IRQ_MASK BIT[6]
	CH0_CMD_ACK_MASK BIT[5]
	CH0_DATA_ACK_MASK BIT[4]
	CH0_CMD_REQ_MASK BIT[3]
	CH0_DATA_REQ_MASK BIT[2]
	CH0_OP_DONE_IRQ_MASK BIT[1]
	CH0_WR_ER_DONE_IRQ_MASK BIT[0]

EBI2_CLKON_CFG ADDRESS 0x0068 RW
EBI2_CLKON_CFG RESET_VALUE 0x00000000
	GATE_ENA BIT[31]
	GATED_CLK_SEL BIT[30]
	PIPE_AHB_ACC BIT[29]
	IGN_AHB_HRDYIN BIT[28]
	UNUSED_27_24 BIT[27:24]
	CD_IVAL BIT[23:16]
	CH_IVAL BIT[15:0]

EBI2_CORE_CLKON_CFG ADDRESS 0x006C RW
EBI2_CORE_CLKON_CFG RESET_VALUE 0x00000000
	GATE_NAND_ENA BIT[31]
	GATE_XMEM_ENA BIT[30]
	GATE_LCD_ENA BIT[29]
	UNUSED_28_12 BIT[28:12]
	NAND_CH_IVAL BIT[11:8]
	XMEM_CH_IVAL BIT[7:4]
	LCD_CH_IVAL BIT[3:0]

QPIC_LCDC_CTRL ADDRESS 0x2000 RW
QPIC_LCDC_CTRL RESET_VALUE 0xC0FA3C44
	BACKPRESSURE_N_POLARITY BIT[31]
	EOF_ACTIVE_EDGE BIT[30]
	SEND_RAW_VSYNC BIT[29]
	DEVICE_RESET_POLARITY BIT[28]
	DIRECT_SW_DEVICE_RESET BIT[27]
	MDP_EN BIT[26]
	LCD_DEVICE_RESET_NUM_OF_CYCLES BIT[25:14]
	LCD_VSYNC_HIGH_NUM_OF_CYCLES BIT[13:9]
	LCD_EN BIT[8]
	LCD_FIFO_RDY_IRQ_THRESH BIT[7:3]
	LCD_VSYNC_ACTIVE_HIGH BIT[2]
	LCD_BAM_MODE BIT[1]
	LCD_WAIT_FOR_VSYNC BIT[0]

LCDC_VERSION ADDRESS 0x2004 R
LCDC_VERSION RESET_VALUE 0x10010014
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

QPIC_LCDC_IRQ_EN ADDRESS 0x2008 RW
QPIC_LCDC_IRQ_EN RESET_VALUE 0x00000000
	FIFO_EMPTY_IRQ_EN BIT[4]
	FIFO_FULL_IRQ_EN BIT[3]
	DATA_EOF_IRQ_EN BIT[2]
	FIFO_RDY_IRQ_EN BIT[1]
	VSYNC_IRQ_EN BIT[0]

QPIC_LCDC_IRQ_STTS ADDRESS 0x200C R
QPIC_LCDC_IRQ_STTS RESET_VALUE 0x0000001A
	FIFO_EMPTY_IRQ_STTS BIT[4]
	FIFO_FULL_IRQ_STTS BIT[3]
	DATA_EOF_IRQ_STTS BIT[2]
	FIFO_RDY_IRQ_STTS BIT[1]
	VSYNC_IRQ_STTS BIT[0]

QPIC_LCDC_IRQ_CLR ADDRESS 0x2010 W
QPIC_LCDC_IRQ_CLR RESET_VALUE 0x00000000
	FIFO_EMPTY_IRQ_CLR BIT[4]
	FIFO_FULL_IRQ_CLR BIT[3]
	DATA_EOF_IRQ_CLR BIT[2]
	FIFO_RDY_IRQ_CLR BIT[1]
	VSYNC_IRQ_CLR BIT[0]

QPIC_LCDC_STTS ADDRESS 0x2014 R
QPIC_LCDC_STTS RESET_VALUE 0x00000140
	LCDC_PRESENT_STATE BIT[16:13]
	LCDC_AHBM_PRESENT_STATE BIT[12:9]
	SW_RESET_DONE_SYNC BIT[8]
	LCD_FIFO_FULL BIT[7]
	LCD_FIFO_EMPTY BIT[6]
	LCD_FIFO_FULLNESS BIT[5:0]

QPIC_LCDC_CMD_DATA_CYCLE_CNT ADDRESS 0x2018 RW
QPIC_LCDC_CMD_DATA_CYCLE_CNT RESET_VALUE 0x00000000
	DATA_CYCLE_CNT BIT[2:0]

QPIC_LCDC_CFG0 ADDRESS 0x2020 RW
QPIC_LCDC_CFG0 RESET_VALUE 0x08821104
	CMD_BUS_ALIGNMENT BIT[31:30]
		PADS_7_TO_0 VALUE 0x0
		PADS_8_TO_1 VALUE 0x1
		PADS_17_TO_10 VALUE 0x2
	ADDR_CS_SETUP BIT[29:25]
	WR_ACTIVE BIT[24:20]
	WR_CS_HOLD BIT[19:15]
	CS_WR_RD_SETUP BIT[14:10]
	RD_ACTIVE BIT[9:5]
	RD_CS_HOLD BIT[4:0]

QPIC_LCDC_CFG1 ADDRESS 0x2024 RW
QPIC_LCDC_CFG1 RESET_VALUE 0x40000000
	LCD_RECOV_CYCLES BIT[31:27]

QPIC_LCDC_CFG2 ADDRESS 0x2028 RW
QPIC_LCDC_CFG2 RESET_VALUE 0x005E102C
	TRANSPARENT_MODE BIT[24]
	SUB_OPTION_FOR_BPP BIT[23:22]
		NON_COMBINED_PIXELS VALUE 0x0
		COMBINED_PIXELS VALUE 0x1
	OUTPUT_NUM_OF_BIT_PER_PIXEL BIT[21:19]
		OUTPUT_8_BPP VALUE 0x0
		OUTPUT_12_BPP VALUE 0x1
		OUTPUT_16_BPP VALUE 0x2
		OUTPUT_18_BPP VALUE 0x3
		OUTPUT_24_BPP VALUE 0x4
	WRX_POLARITY BIT[18]
	RDX_POLARITY BIT[17]
	DATA_IF_WIDTH BIT[15:12]
		IF_8_PINS VALUE 0x0
		IF_9_PINS VALUE 0x1
		IF_16_PINS VALUE 0x2
		IF_18_PINS VALUE 0x3
	INPUT_PIXEL_ENC_MODE BIT[11:8]
		RGB565 VALUE 0x0
		BGRX VALUE 0x1
		XRGB VALUE 0x2
	FRAME_BUFFER_ADDRESS BIT[7:0]

QPIC_LCDC_RESET ADDRESS 0x202C W
QPIC_LCDC_RESET RESET_VALUE 0x00000000
	LCD_RESET BIT[0]

QPIC_LCD_DEVICE_RESET ADDRESS 0x2030 W
QPIC_LCD_DEVICE_RESET RESET_VALUE 0x00000000
	LCD_DEVICE_RESET BIT[0]

QPIC_LCDC_FIFO_SOF ADDRESS 0x2100 W
QPIC_LCDC_FIFO_SOF RESET_VALUE 0x00000000
	LCD_FIFO_SOF BIT[0]

QPIC_LCDC_FIFO_DATA_PORTn(n):(0)-(15) ARRAY 0x00002140+0x4*n
QPIC_LCDC_FIFO_DATA_PORT0 ADDRESS 0x2140 W
QPIC_LCDC_FIFO_DATA_PORT0 RESET_VALUE 0x00000000
	LCD_FIFO_WRITE_PORT BIT[31:0]

QPIC_LCDC_FIFO_EOF ADDRESS 0x2180 W
QPIC_LCDC_FIFO_EOF RESET_VALUE 0x00000000
	LCD_FIFO_EOF BIT[0]

LCD_DEVICE_CMDn(n):(0)-(255) ARRAY 0x00003000+0x4*n
LCD_DEVICE_CMD0 ADDRESS 0x3000 RW
LCD_DEVICE_CMD0 RESET_VALUE 0x00000000
	CMD_ARGUMENT BIT[31:0]

QPIC_VERSION ADDRESS 0x0100 R
QPIC_VERSION RESET_VALUE 0x10010014
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

QPIC_CTRL ADDRESS 0x0104 W
QPIC_CTRL RESET_VALUE 0x00000000
	QPIC_SW_RESET BIT[0]
		NO_RESET VALUE 0x0
		RESET VALUE 0x1

QPIC_HW_INFO ADDRESS 0x0108 R
QPIC_HW_INFO RESET_VALUE 0xC0000652
	QPIC_LCD_PRESENT BIT[31]
	QPIC_NAND_PRESENT BIT[30]
	QPIC_LCD_PIPE BIT[11:8]
	QPIC_NAND_CPU2_PIPE BIT[7:4]
	QPIC_NAND_CPU1_PIPE BIT[3:0]

QPIC_REG_PERMISSION ADDRESS 0x010C RW
QPIC_REG_PERMISSION RESET_VALUE 0x000003F7
	QPICREG_GROUP_5_WRITE BIT[9]
	QPICREG_GROUP_5_READ BIT[8]
	QPICREG_GROUP_4_WRITE BIT[7]
	QPICREG_GROUP_4_READ BIT[6]
	QPICREG_GROUP_3_WRITE BIT[5]
	QPICREG_GROUP_3_READ BIT[4]
	QPICREG_GROUP_2_WRITE BIT[3]
	QPICREG_GROUP_2_READ BIT[2]
	QPICREG_GROUP_1_WRITE BIT[1]
	QPICREG_GROUP_1_READ BIT[0]

QPIC_DEBUG ADDRESS 0x0110 W
QPIC_DEBUG RESET_VALUE 0x00000000
	BAM_LITE_HREADY_CHICKEN BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	QPIC_HREADY_CHICKEN BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_MASK BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

QPIC_HW_GENERICS ADDRESS 0x0114 R
QPIC_HW_GENERICS RESET_VALUE 0x00000000
	USE_NANDC BIT[7]
	USE_LCDC BIT[6]
	USE_XMEMC BIT[5]
	LCDC_TX_PIPE_NUM BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QPIC_QPIC.EBI2ND (level 2)
----------------------------------------------------------------------------------------
ebi2nd MODULE OFFSET=QPIC_QPIC+0x00030000 MAX=QPIC_QPIC+0x00030FFF APRE=QPIC_ APOST= SPRE=QPIC_ SPOST= BPRE=QPIC_ BPOST= ABPRE=QPIC_ ABPOST= FPRE=QPIC_ FPOST=

NAND_FLASH_CMD ADDRESS 0x0000 RW
NAND_FLASH_CMD RESET_VALUE 0x00080000
	EXTENDED_FETCH_ID BIT[19]
	ONE_NAND_INTR_STATUS BIT[18]
	ONE_NAND_HOST_CFG BIT[17]
	AUTO_DETECT_DATA_XFR_SIZE BIT[16:7]
	AUTO_DETECT BIT[6]
	LAST_PAGE BIT[5]
	PAGE_ACC BIT[4]
		NON_PAGE_ACCESS_COMMAND VALUE 0x0
		PAGE_ACCESS_COMMAND VALUE 0x1
	OP_CMD BIT[3:0]
		RESERVED_0 VALUE 0x0
		ABORT_TRANSACTION VALUE 0x1
		PAGE_READ VALUE 0x2
		PAGE_READ_WITH_ECC VALUE 0x3
		PAGE_READ_WITH_ECC_SPARE VALUE 0x4
		RESERVED_5 VALUE 0x5
		PROGRAM_PAGE VALUE 0x6
		PAGE_PROGRAM_WITH_ECC VALUE 0x7
		RESERVED_8 VALUE 0x8
		PROGRAM_PAGE_WITH_SPARE VALUE 0x9
		BLOCK_ERASE VALUE 0xA
		FETCH_ID VALUE 0xB
		CHECK_STATUS VALUE 0xC
		RESET_NAND_FLASH_DEVICE_OR_ONENAND_REGISTER_WRITE VALUE 0xD
		RESERVED_E VALUE 0xE
		RESERVED_F VALUE 0xF

NAND_ADDR0 ADDRESS 0x0004 RW
NAND_ADDR0 RESET_VALUE 0x00000000
	DEV_ADDR0 BIT[31:0]

NAND_ADDR1 ADDRESS 0x0008 RW
NAND_ADDR1 RESET_VALUE 0x00000000
	DEV_ADDR1 BIT[31:0]

NAND_FLASH_CHIP_SELECT ADDRESS 0x000C RW
NAND_FLASH_CHIP_SELECT RESET_VALUE 0x00000000
	RESET_XFR_STEP_LOAD_DONE_STATUS BIT[6]
	XFR_STEP2_SAFE_REG_EN BIT[5]
		DYNAMICALLY_CHANGING_THE_XFR_STEP2_IS_ENABLED VALUE 0x1
	ONE_NAND_EN BIT[3]
	DM_EN BIT[2]
	PARTIAL_XFR BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	NAND_DEV_SEL BIT[0]
		NAND_CS0_IS_SELECTED VALUE 0x0
		NAND_CS1_IS_SELECTED VALUE 0x1

NANDC_EXEC_CMD ADDRESS 0x0010 RW
NANDC_EXEC_CMD RESET_VALUE 0x00000000
	EXEC_CMD BIT[0]
		EXECUTE_THE_COMMAND VALUE 0x1

NAND_FLASH_STATUS ADDRESS 0x0014 RW
NAND_FLASH_STATUS RESET_VALUE 0x00000020
	DEV_STATUS BIT[31:16]
	CODEWORD_CNTR BIT[15:12]
	FIELD_2KBYTE_DEVICE BIT[11]
		NOT_A_2K_BYTE_PAGE_DEVICE VALUE 0x0
		ENUM_2K_BYTE_PAGE_DEVICE VALUE 0x1
	FIELD_512BYTE_DEVICE BIT[10]
		NOT_A_512_BYTE_PAGE_DEVICE VALUE 0x0
		ENUM_512_BYTE_PAGE_DEVICE VALUE 0x1
	AUTO_DETECT_DONE BIT[9]
	MPU_ERROR BIT[8]
		NO_ERROR VALUE 0x0
		MPU_ERROR_FOR_THE_ACCESS VALUE 0x1
	PROG_ERASE_OP_RESULT BIT[7]
	NANDC_TIMEOUT_ERR BIT[6]
		NO_ERROR VALUE 0x0
		ERROR VALUE 0x1
	READY_BSY_N BIT[5]
		EXTERNAL_FLASH_IS_BUSY VALUE 0x0
		EXTERNAL_FLASH_IS_READY VALUE 0x1
	OP_ERR BIT[4]
	OPER_STATUS BIT[3:0]
		IDLE_STATE VALUE 0x0
		ABORT_TRANSACTION VALUE 0x1
		PAGE_READ VALUE 0x2
		PAGE_READ_WITH_ECC VALUE 0x3
		PAGE_READ_WITH_ECC_AND_SPARE_DATA VALUE 0x4
		SEQUENTIAL_PAGE_READ VALUE 0x5
		PROGRAM_PAGE VALUE 0x6
		PROGRAM_PAGE_WITH_ECC VALUE 0x7
		RESERVED_PROGRAMMING VALUE 0x8
		PROGRAM_PAGE_WITH_SPARE VALUE 0x9
		BLOCK_ERASE VALUE 0xA
		FETCH_ID VALUE 0xB
		CHECK_STATUS VALUE 0xC
		RESET_FLASH_DEVICE VALUE 0xD

NANDC_BUFFER_STATUS ADDRESS 0x0018 RW
NANDC_BUFFER_STATUS RESET_VALUE 0x00000000
	BAD_BLOCK_STATUS BIT[31:16]
	XFR_STEP2_REG_UPDATE_DONE BIT[9]
	UNCORRECTABLE BIT[8]
	NUM_ERRORS BIT[4:0]

NAND_DEV0_CFG0 ADDRESS 0x0020 RW
NAND_DEV0_CFG0 RESET_VALUE 0x2AD40000
	SET_RD_MODE_AFTER_STATUS BIT[31]
	STATUS_BFR_READ BIT[30]
	NUM_ADDR_CYCLES BIT[29:27]
		NO_ADDRESS_CYCLES VALUE 0x0
	SPARE_SIZE_BYTES BIT[26:23]
	ECC_PARITY_SIZE_BYTES BIT[22:19]
	UD_SIZE_BYTES BIT[18:9]
	CW_PER_PAGE BIT[8:6]
		ENUM_1_CODEWORD_PER_PAGE VALUE 0x0
		ENUM_2_CODEWORDS_PER_PAGE VALUE 0x1
		ENUM_3_CODEWORDS_PER_PAGE VALUE 0x2
		ENUM_4_CODEWORDS_PER_PAGE VALUE 0x3
		ENUM_5_CODEWORDS_PER_PAGE VALUE 0x4
		ENUM_6_CODEWORDS_PER_PAGE VALUE 0x5
		ENUM_7_CODEWORDS_PER_PAGE VALUE 0x6
		ENUM_8_CODEWORDS_PER_PAGE VALUE 0x7
	MSB_CW_PER_PAGE BIT[5]
	DISABLE_STATUS_AFTER_WRITE BIT[4]
	BUSY_TIMEOUT_ERROR_SELECT BIT[3:0]
		ENUM_16_MS VALUE 0x0
		ENUM_32_MS VALUE 0x1
		ENUM_64_MS VALUE 0x2
		ENUM_128_MS VALUE 0x3
		ENUM_256_MS VALUE 0x4
		ENUM_512_MS VALUE 0x5
		ENUM_1_SEC VALUE 0x6
		ENUM_2_SEC VALUE 0x7
		ENUM_1_MS VALUE 0x8

NAND_DEV1_CFG0 ADDRESS 0x0030 RW
NAND_DEV1_CFG0 RESET_VALUE 0x2AD40000
	SET_RD_MODE_AFTER_STATUS BIT[31]
	STATUS_BFR_READ BIT[30]
	NUM_ADDR_CYCLES BIT[29:27]
		NO_ADDRESS_CYCLES VALUE 0x0
	SPARE_SIZE_BYTES BIT[26:23]
	ECC_PARITY_SIZE_BYTES BIT[22:19]
	UD_SIZE_BYTES BIT[18:9]
	CW_PER_PAGE BIT[8:6]
		ENUM_1_CODEWORD_PER_PAGE VALUE 0x0
		ENUM_2_CODEWORDS_PER_PAGE VALUE 0x1
		ENUM_3_CODEWORDS_PER_PAGE VALUE 0x2
		ENUM_4_CODEWORDS_PER_PAGE VALUE 0x3
		ENUM_5_CODEWORDS_PER_PAGE VALUE 0x4
		ENUM_6_CODEWORDS_PER_PAGE VALUE 0x5
		ENUM_7_CODEWORDS_PER_PAGE VALUE 0x6
		ENUM_8_CODEWORDS_PER_PAGE VALUE 0x7
	MSB_CW_PER_PAGE BIT[5]
	DISABLE_STATUS_AFTER_WRITE BIT[4]
	BUSY_TIMEOUT_ERROR_SELECT BIT[3:0]
		ENUM_16_MS VALUE 0x0
		ENUM_32_MS VALUE 0x1
		ENUM_64_MS VALUE 0x2
		ENUM_128_MS VALUE 0x3
		ENUM_256_MS VALUE 0x4
		ENUM_512_MS VALUE 0x5
		ENUM_1_SEC VALUE 0x6
		ENUM_2_SEC VALUE 0x7
		ENUM_1_MS VALUE 0x8

NAND_DEVn_CFG1(n):(0)-(1) ARRAY 0x00000024+0x10*n
NAND_DEV0_CFG1 ADDRESS 0x0024 RW
NAND_DEV0_CFG1 RESET_VALUE 0x0821019D
	ECC_MODE BIT[29:28]
	ENABLE_BCH_ECC BIT[27]
	DISABLE_ECC_RESET_AFTER_OPDONE BIT[25]
	ECC_DECODER_CGC_EN BIT[24]
	ECC_ENCODER_CGC_EN BIT[23]
	WR_RD_BSY_GAP BIT[22:17]
		ENUM_2_CLOCK_CYCLE_GAP VALUE 0x00
		ENUM_4_CLOCK_CYCLES_GAP VALUE 0x01
		ENUM_6_CLOCK_CYCLES_GAP VALUE 0x02
		ENUM_8_CLOCK_CYCLES_GAP VALUE 0x03
		ENUM_10_CLOCK_CYCLES_GAP VALUE 0x04
		ENUM_128_CLOCK_CYCLES_GAP VALUE 0x3F
	BAD_BLOCK_IN_SPARE_AREA BIT[16]
		IN_USER_DATA_AREA VALUE 0x0
		IN_SPARE_AREA VALUE 0x1
	BAD_BLOCK_BYTE_NUM BIT[15:6]
	CS_ACTIVE_BSY BIT[5]
		ALLOW_CS_DE_ASSERTION VALUE 0x0
		ASSERT_CS_DURING_BUSY VALUE 0x1
	NAND_RECOVERY_CYCLES BIT[4:2]
		ENUM_1_RECOVERY_CYCLE VALUE 0x0
		ENUM_2_RECOVERY_CYCLES VALUE 0x1
		ENUM_3_RECOVERY_CYCLES VALUE 0x2
		ENUM_8_RECOVERY_CYCLES VALUE 0x7
	WIDE_FLASH BIT[1]
		ENUM_8_BIT_DATA_BUS VALUE 0x0
		ENUM_16_BIT_DATA_BUS VALUE 0x1
	ECC_DISABLE BIT[0]

NAND_DEV0_ECC_CFG ADDRESS 0x0028 RW
NAND_DEV0_ECC_CFG RESET_VALUE 0x02000701
	ECC_FORCE_CLK_OPEN BIT[30]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ECC_DEC_CLK_SHUTDOWN BIT[29]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ECC_ENC_CLK_SHUTDOWN BIT[28]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ECC_NUM_DATA_BYTES BIT[25:16]
		ENUM_512_BYTES VALUE 0x200
		ENUM_516_BYTES VALUE 0x204
		ENUM_517_BYTES VALUE 0x205
	ECC_PARITY_SIZE_BYTES BIT[12:8]
		ENUM_7_BYTES VALUE 0x07
		ENUM_8_BYTES VALUE 0x08
		ENUM_13_BYTES VALUE 0x0D
		ENUM_14_BYTES VALUE 0x0E
		ENUM_20_BYTES VALUE 0x14
		ENUM_26_BYTES VALUE 0x1A
	ECC_MODE BIT[5:4]
		ENUM_7_BIT_ECC VALUE 0x0
		ENUM_8_BIT_ECC VALUE 0x1
		ENUM_12_BIT_ECC VALUE 0x2
		ENUM_16_BIT_ECC VALUE 0x3
	ECC_SW_RESET BIT[1]
		OP_MODE VALUE 0x0
		RESET VALUE 0x1
	ECC_DISABLE BIT[0]
		ECC_ENABLED VALUE 0x0
		ECC_DISABLED VALUE 0x1

NAND_DEV1_ECC_CFG ADDRESS 0x002C RW
NAND_DEV1_ECC_CFG RESET_VALUE 0x02000701
	ECC_FORCE_CLK_OPEN BIT[30]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ECC_DEC_CLK_SHUTDOWN BIT[29]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ECC_ENC_CLK_SHUTDOWN BIT[28]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	ECC_NUM_DATA_BYTES BIT[25:16]
		ENUM_512_BYTES VALUE 0x200
		ENUM_516_BYTES VALUE 0x204
		ENUM_517_BYTES VALUE 0x205
	ECC_PARITY_SIZE_BYTES BIT[12:8]
		ENUM_7_BYTES VALUE 0x07
		ENUM_8_BYTES VALUE 0x08
		ENUM_13_BYTES VALUE 0x0D
		ENUM_14_BYTES VALUE 0x0E
		ENUM_20_BYTES VALUE 0x14
		ENUM_26_BYTES VALUE 0x1A
	ECC_MODE BIT[5:4]
		ENUM_7_BIT_ECC VALUE 0x0
		ENUM_8_BIT_ECC VALUE 0x1
		ENUM_12_BIT_ECC VALUE 0x2
		ENUM_16_BIT_ECC VALUE 0x3
	ECC_SW_RESET BIT[1]
		OP_MODE VALUE 0x0
		RESET VALUE 0x1
	ECC_DISABLE BIT[0]
		ECC_ENABLED VALUE 0x0
		ECC_DISABLED VALUE 0x1

NAND_FLASH_READ_ID ADDRESS 0x0040 RW
NAND_FLASH_READ_ID RESET_VALUE 0x00000000
	READ_ID BIT[31:0]

NAND_FLASH_READ_ID2 ADDRESS 0x0048 RW
NAND_FLASH_READ_ID2 RESET_VALUE 0x00000000
	READ_ID BIT[31:0]

NAND_FLASH_READ_STATUS ADDRESS 0x0044 RW
NAND_FLASH_READ_STATUS RESET_VALUE 0x00000000
	ECC_STATUS BIT[31:16]
	DEV_STATUS BIT[15:0]

NAND_FLASH_CONFIG_DATA ADDRESS 0x0050 RW
NAND_FLASH_CONFIG_DATA RESET_VALUE 0x00000000
	DATA_IN BIT[31:0]

NAND_FLASH_CONFIG ADDRESS 0x0054 RW
NAND_FLASH_CONFIG RESET_VALUE 0x00000000
	DATA_OUT BIT[31:16]
	DATA_OUT_EN BIT[13]
	DATA_IN_EN BIT[12:10]
		DONT_READ VALUE 0x0
		WRITE_NAND_FLASH_CONFIG_DATA_15_0 VALUE 0x1
		WRITE_NAND_FLASH_CONFIG_DATA_31_16 VALUE 0x2
		WRITE_NAND_FLASH_READ_STATUS_15_0 VALUE 0x3
	CS5_N BIT[9]
	CS4_N BIT[8]
	CS3_N BIT[7]
	CS2_N BIT[6]
	CS1_N BIT[5]
	CS0_N BIT[4]
	ALE BIT[3]
	CLE BIT[2]
	WE_N BIT[1]
	RE_N BIT[0]

NAND_FLASH_CONFIG_MODE ADDRESS 0x0058 RW
NAND_FLASH_CONFIG_MODE RESET_VALUE 0x00000000
	CONFIG_ACC BIT[0]

NAND_FLASH_CONFIG_STATUS ADDRESS 0x0060 RW
NAND_FLASH_CONFIG_STATUS RESET_VALUE 0x00000000
	CONFIG_MODE BIT[0]

FLASH_MACRO1_REG ADDRESS 0x0064 RW
FLASH_MACRO1_REG RESET_VALUE 0x00000000
	ADDR_BUS_HOLD_CYCLE BIT[19]
	DATA_START_ADDR BIT[15:0]

HSDDR_NAND_CFG ADDRESS 0x0068 RW
HSDDR_NAND_CFG RESET_VALUE 0x00000000
	NAND_CDC_SLAVE_OFFSET_VAL BIT[31:24]
	NAND_CDC_SLAVE_BYPASS_N BIT[23]
		BYPASS_ENABLE VALUE 0x0
		BYPASS_DISABLE VALUE 0x1
	NAND_CDC_LOAD_SLAVE BIT[22]
	NAND_CDC_SLAVE_OFFSET_SEL BIT[21]
	NANDC_CDC_GATE_LOAD_SLAVE BIT[20]
		DO_NOT_GATE_THE_AUTO_CAL_LOAD_SIGNAL_AND_LOAD_A_VALUE_WHENEVER_THE_AUTO_CAL_LOAD_IS_GENERATED_BY_THE_SDRAM_CONTROLLER VALUE 0x0
		GATE_THE_AUTO_CAL_LOAD_SIGNAL VALUE 0x1
	NANDC_CAL_VALO_DOUBLE BIT[19]
		CAL_VALO_IS_SENT_TO_SLAVE_WITHOUT_DOUBLING VALUE 0x0
		CAL_VALO_IS_DOUBLED_AND_SENT_TO_SLAVE VALUE 0x1
	FIFO_READ_LATENCY BIT[18:17]
		DEFAULT VALUE 0x0
		ENUM_6_CYCLE_LATENCY VALUE 0x1
		ENUM_7_CYCLE_LATENCY VALUE 0x2
		ENUM_8_CYCLE_LATENCY VALUE 0x3
	SEL_FDCDC BIT[16]
		FREQUENCY_INDEPENDENT_CDC VALUE 0x0
		FREQUENCY_DEPENDENT_CDC VALUE 0x1
	SEL_FICDC_MASTER BIT[15]
	SW_LOAD_SLAVE BIT[14]
	SW_CAL_VALO BIT[13:6]
	DISABLE_CLOCK_DURING_BUSY BIT[1]
		DO_NOT_DISABLE_CLOCK_DURING_BUSY VALUE 0x0
		DISABLE_CLOCK_DURING_BUSY VALUE 0x1
	HS_DDR_IF_ENABLE BIT[0]

FLASH_XFR_STEP1 ADDRESS 0x0070 RW
FLASH_XFR_STEP1 RESET_VALUE 0x20002180
	CMD_SEQ_STEP_NUMBER BIT[31:30]
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26]
	CMD_AOUT_EN BIT[25]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22]
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21]
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20]
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19]
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18]
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14]
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10]
	DATA_AOUT_EN BIT[9]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7]
		DE_ASSERT_BOTH_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2]
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0]

FLASH_XFR_STEP2 ADDRESS 0x0074 RW
FLASH_XFR_STEP2 RESET_VALUE 0x21806198
	CMD_SEQ_STEP_NUMBER BIT[31:30]
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26]
	CMD_AOUT_EN BIT[25]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18]
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14]
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10]
	DATA_AOUT_EN BIT[9]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6]
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2]
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0]

FLASH_XFR_STEP3 ADDRESS 0x0078 RW
FLASH_XFR_STEP3 RESET_VALUE 0x21E0A180
	CMD_SEQ_STEP_NUMBER BIT[31:30]
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26]
	CMD_AOUT_EN BIT[25]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18]
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14]
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10]
	DATA_AOUT_EN BIT[9]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2]
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0]

FLASH_XFR_STEP4 ADDRESS 0x007C RW
FLASH_XFR_STEP4 RESET_VALUE 0x61F0E000
	CMD_SEQ_STEP_NUMBER BIT[31:30]
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26]
	CMD_AOUT_EN BIT[25]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20]
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19]
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18]
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14]
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10]
	DATA_AOUT_EN BIT[9]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2]
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0]

FLASH_XFR_STEP5 ADDRESS 0x0080 RW
FLASH_XFR_STEP5 RESET_VALUE 0xA1E00000
	CMD_SEQ_STEP_NUMBER BIT[31:30]
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26]
	CMD_AOUT_EN BIT[25]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18]
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14]
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10]
	DATA_AOUT_EN BIT[9]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2]
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0]

FLASH_XFR_STEP6 ADDRESS 0x0084 RW
FLASH_XFR_STEP6 RESET_VALUE 0x21800000
	CMD_SEQ_STEP_NUMBER BIT[31:30]
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26]
	CMD_AOUT_EN BIT[25]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18]
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14]
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10]
	DATA_AOUT_EN BIT[9]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2]
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0]

FLASH_XFR_STEP7 ADDRESS 0x0088 RW
FLASH_XFR_STEP7 RESET_VALUE 0xE000C000
	CMD_SEQ_STEP_NUMBER BIT[31:30]
		SIMPLE_STEP VALUE 0x0
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	CMD_STEP1_WAIT BIT[29:26]
	CMD_AOUT_EN BIT[25]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	CMD_DATA_EN BIT[24]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	CMD_CE_EN BIT[23]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	CMD_CLE_EN BIT[22]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_ALE_PIN BIT[21]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WE_EN BIT[20]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_RE_EN BIT[19]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	CMD_WIDE BIT[18]
		SEND_CMD_ON_8_BIT_BUS VALUE 0x0
		SEND_CMD_ON_16_BIT_BUS VALUE 0x1
	DATA_SEQ_STEP_NUMBER BIT[15:14]
		LOOP_START VALUE 0x1
		LOOP_END VALUE 0x2
		LAST_STEP VALUE 0x3
	DATA_STEP1_WAIT BIT[13:10]
	DATA_AOUT_EN BIT[9]
		ADDRESS_LOGIC_DISABLED VALUE 0x0
		DRIVE_ADDRESS VALUE 0x1
	DATA_DATA_EN BIT[8]
		DISABLE_DATA_BUS VALUE 0x0
		DRIVE_DATA VALUE 0x1
	DATA_CE_EN BIT[7]
		DE_ASSERT_CHIP_SELECTS VALUE 0x0
		ASSERT_CHIP_SELECT VALUE 0x1
	DATA_CLE_EN BIT[6]
		THE_LOGIC_DE_ASSERTS VALUE 0x0
		THE_LOGIC_ASSERTS VALUE 0x1
	DATA_ALE_PIN BIT[5]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WE_EN BIT[4]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_RE_EN BIT[3]
		LOGIC_DE_ASSERTS VALUE 0x0
		LOGIC_ASSERTS VALUE 0x1
	DATA_WIDE BIT[2]
		USE_8_BIT_DATA_BUS_FOR_DATA VALUE 0x0
		USE16_BIT_DATA_BUS_FOR_DATA VALUE 0x1
	EXTA_READ_WAIT BIT[1:0]

NAND_GENP_REG0 ADDRESS 0x0090 RW
NAND_GENP_REG0 RESET_VALUE 0x00000000
	NAND_GENP_REG0 BIT[31:0]

NAND_GENP_REG1 ADDRESS 0x0094 RW
NAND_GENP_REG1 RESET_VALUE 0x00000000
	NAND_GENP_REG1 BIT[31:0]

NAND_GENP_REG2 ADDRESS 0x0098 RW
NAND_GENP_REG2 RESET_VALUE 0x00000000
	NAND_GENP_REG2 BIT[31:0]

NAND_GENP_REG3 ADDRESS 0x009C RW
NAND_GENP_REG3 RESET_VALUE 0x00000000
	NAND_GENP_REG3 BIT[31:0]

FLASH_DEV_CMD0 ADDRESS 0x00A0 RW
FLASH_DEV_CMD0 RESET_VALUE 0x1080D060
	WRITE_START BIT[31:24]
	WRITE_ADDR BIT[23:16]
	ERASE_START BIT[15:8]
	ERASE_ADDR BIT[7:0]

FLASH_DEV_CMD1 ADDRESS 0x00A4 RW
FLASH_DEV_CMD1 RESET_VALUE 0xF00F3000
	SEQ_READ_MODE_START BIT[31:24]
	SEQ_READ_MODE_ADDR BIT[23:16]
	READ_START BIT[15:8]
	READ_ADDR BIT[7:0]

FLASH_DEV_CMD2 ADDRESS 0x00A8 RW
FLASH_DEV_CMD2 RESET_VALUE 0xF0FF7090
	READ_STOP_CMD BIT[31:24]
	RESET_CMD BIT[23:16]
	READ_STATUS BIT[15:8]
	READ_ID BIT[7:0]

FLASH_DEV_CMD_VLD ADDRESS 0x00AC RW
FLASH_DEV_CMD_VLD RESET_VALUE 0xEC00000E
	READ_PARAMETER_PAGE_CODE BIT[31:24]
	SEQ_READ_START_VLD BIT[4]
	ERASE_START_VLD BIT[3]
	WRITE_START_VLD BIT[2]
	READ_STOP_VLD BIT[1]
	READ_START_VLD BIT[0]

NAND_ADDR2 ADDRESS 0x00C0 RW
NAND_ADDR2 RESET_VALUE 0x00000000
	DEV_ADDR2 BIT[31:0]

NAND_ADDR3 ADDRESS 0x00C4 RW
NAND_ADDR3 RESET_VALUE 0x00000000
	DEV_ADDR3 BIT[31:0]

NAND_ADDR4 ADDRESS 0x00C8 RW
NAND_ADDR4 RESET_VALUE 0x00000000
	DEV_ADDR4 BIT[31:0]

NAND_ADDR5 ADDRESS 0x00CC RW
NAND_ADDR5 RESET_VALUE 0x00000000
	DEV_ADDR5 BIT[31:0]

FLASH_DEV_CMD3 ADDRESS 0x00D0 RW
FLASH_DEV_CMD3 RESET_VALUE 0xF0FF7090
	GP_CMD2 BIT[31:16]
	GP_CMD1 BIT[15:0]

FLASH_DEV_CMD4 ADDRESS 0x00D4 RW
FLASH_DEV_CMD4 RESET_VALUE 0x00800000
	GP_CMD4 BIT[31:16]
	GP_CMD3 BIT[15:0]

FLASH_DEV_CMD5 ADDRESS 0x00D8 RW
FLASH_DEV_CMD5 RESET_VALUE 0x00F30094
	GP_CMD6 BIT[31:16]
	GP_CMD5 BIT[15:0]

FLASH_DEV_CMD6 ADDRESS 0x00DC RW
FLASH_DEV_CMD6 RESET_VALUE 0x000040E0
	GP_CMD8 BIT[31:16]
	GP_CMD7 BIT[15:0]

NAND_ADDR6 ADDRESS 0x00E4 RW
NAND_ADDR6 RESET_VALUE 0x00000000
	DEV_ADDR6 BIT[31:0]

NAND_ERASED_CW_DETECT_CFG ADDRESS 0x00E8 RW
NAND_ERASED_CW_DETECT_CFG RESET_VALUE 0x00000003
	ERASED_CW_ECC_MASK BIT[1]
		NOT_MASKED VALUE 0x0
		MASKED VALUE 0x1
	AUTO_DETECT_RES BIT[0]
		ACTIVE VALUE 0x0
		RESET VALUE 0x1

NAND_ERASED_CW_DETECT_STATUS ADDRESS 0x00EC R
NAND_ERASED_CW_DETECT_STATUS RESET_VALUE 0x000000F3
	PAGE_ALL_ERASED BIT[7]
	CODEWORD_ALL_ERASED BIT[6]
	PAGE_ERASED BIT[5]
	CODEWORD_ERASED BIT[4]
	ERASED_CW_ECC_MASK BIT[1]
	AUTO_DETECT_RES BIT[0]

EBI2_ECC_BUF_CFG ADDRESS 0x00F0 RW
EBI2_ECC_BUF_CFG RESET_VALUE 0x000001FF
	NUM_STEPS BIT[9:0]

NANDC_DBG_CFG ADDRESS 0x00F4 RW
NANDC_DBG_CFG RESET_VALUE 0x00000000
	DEBUG_BUS_SELECT_EXT BIT[19:16]
		NANDC_TX0_LOW VALUE 0x0
		NANDC_TX0_HIGH VALUE 0x1
		NANDC_TX1_LOW VALUE 0x2
		NANDC_TX1_HIGH VALUE 0x3
		NANDC_RX_LOW VALUE 0x4
		NANDC_RX_HIGH VALUE 0x5
		NANDC_RAMB_LOW VALUE 0x6
		NANDC_RAMB_HIGH VALUE 0x7
	BCH_ECC_DBG_BUS_SEL BIT[10:8]
	NAND_CTRL_DBG_BUS_D31_D16_EN BIT[7]
	NAND_CTRL_DBG_BUS_D15_D0_EN BIT[6]
	NAND_CTRL_DEBUG_SWAP BIT[5]
		SWAP_DISABLED VALUE 0x0
		SWAP_ENABLED VALUE 0x1
	UPPER_WORD_SELECT BIT[4]
		LOWER_WORD_IS_SELECTED_31_0 VALUE 0x0
		UPPER_WORD_IS_SELECTED_63_32 VALUE 0x1
	DEBUG_BUS_SELECT BIT[3:0]
		NANDC_IF0 VALUE 0x0
		NANDC_IF1 VALUE 0x1
		NANDC_IF2 VALUE 0x2
		NANDC_IF3 VALUE 0x3
		NANDC_FSM0 VALUE 0x4
		NANDC_FSM1 VALUE 0x5
		NANDC_SMD_DEC VALUE 0x6
		NANDC_DM VALUE 0x7
		SFLASHC_IF0 VALUE 0x8
		SFLASHC_IF1 VALUE 0x9
		NANDC_HSDDR_DATAPATH VALUE 0xA
		BCH_ECC VALUE 0xB
		NANDC_AHBIF VALUE 0xC
		NANDC_AHB_DEC VALUE 0xD
		NANDC_REG_IF VALUE 0xE
		DEBUG_BUS_EXTENSION VALUE 0xF

NANDC_HW_PROFILE_CFG ADDRESS 0x00F8 RW
NANDC_HW_PROFILE_CFG RESET_VALUE 0x00000000
	HW_COUNTER_SELECT_4N BIT[15:12]
		TOTAL_TIME_NAND_FSM_IS_ACTIVE VALUE 0x1
		TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_READ VALUE 0x2
		TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_WRITE VALUE 0x3
		TOTAL_NUMBER_OF_READ_CODEWORDS VALUE 0x4
		TOTAL_NUMBER_OF_WRITE_CODEWORDS VALUE 0x5
		TOTAL_NUMBER_OF_ERASE_CODEWORDS VALUE 0x6
		READ_BUSY_TIME VALUE 0x7
		WRITE_BUSY_TIME VALUE 0x8
		TOTAL_BUSY_TIME VALUE 0x9
		TOTAL_ECC_TRANSFER_TIME VALUE 0xA
		TOTAL_ECC_TRASFER_TIME_FOR_A_READ VALUE 0xB
		TOTAL_ECC_TRANSFER_TIME_FOR_A_WRITE VALUE 0xC
		TOTAL_TIME_SPENT_IN_ACCESSING_THE_AHB_IF_BUT_NOT_THE_NAND_HARDWARE VALUE 0xD
		NOTING_IS_PROFILED VALUE 0xE
		NOTHING_IS_PROFILED VALUE 0xF
	HW_COUNTER_SELECT_3N BIT[11:8]
		DEFAULT VALUE 0x0
		FSM_ACT_TIME VALUE 0x1
		HW_RD_ACT_TIME VALUE 0x2
		HW_WR_ACT_TIME_TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_WRITE VALUE 0x3
		NUM_OF_RD VALUE 0x4
		NUM_OF_WR VALUE 0x5
		NUM_OF_ERASE VALUE 0x6
		RD_BUSY_TIME VALUE 0x7
		WR_BUSY_TIME VALUE 0x8
		TOT_BUSY_TIME VALUE 0x9
		TOT_ECC_TX_TIME VALUE 0xA
		TOT_ECC_TX_RD_TIME VALUE 0xB
		TOT_ECC_TX_WR_TIME VALUE 0xC
		TOT_AHB_ACC_TIME VALUE 0xD
		NOTHING0 VALUE 0xE
		NOTHING1 VALUE 0xF
	HW_COUNTER_SELECT_2N BIT[7:4]
		DEFAULT VALUE 0x0
		FSM_ACT_TIME VALUE 0x1
		HW_RD_ACT_TIME VALUE 0x2
		HW_WR_ACT_TIME VALUE 0x3
		NUM_OF_RD VALUE 0x4
		NUM_OF_WR VALUE 0x5
		NUM_OF_ERASE VALUE 0x6
		RD_BUSY_TIME VALUE 0x7
		WR_BUSY_TIME VALUE 0x8
		TOT_BUSY_TIME VALUE 0x9
		TOT_ECC_TX_TIME VALUE 0xA
		TOT_ECC_TX_RD_TIME VALUE 0xB
		TOT_ECC_TX_WR_TIME VALUE 0xC
		TOT_AHB_ACC_TIME VALUE 0xD
		NOTHING0 VALUE 0xE
		NOTHING1 VALUE 0xF
	HW_COUNTER_SELECT_1N BIT[3:0]
		TOTAL_TIME_NAND_FSM_IS_ACTIVE VALUE 0x1
		TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_READ VALUE 0x2
		TOTAL_TIME_NAND_HW_IS_ACTIVE_FOR_A_WRITE VALUE 0x3
		TOTAL_NUMBER_OF_READ_CODEWORDS VALUE 0x4
		TOTAL_NUMBER_OF_WRITE_CODEWORDS VALUE 0x5
		TOTAL_NUMBER_OF_ERASE_CODEWORDS VALUE 0x6
		READ_BUSY_TIME VALUE 0x7
		WRITE_BUSY_TIME VALUE 0x8
		TOTAL_BUSY_TIME VALUE 0x9
		TOTAL_ECC_TRANSFER_TIME VALUE 0xA
		TOTAL_ECC_TRASFER_TIME_FOR_A_READ VALUE 0xB
		TOTAL_ECC_TRANSFER_TIME_FOR_A_WRITE VALUE 0xC
		TOTAL_TIME_SPENT_IN_ACCESSING_THE_AHB_IF_BUT_NOT_THE_NAND_HARDWARE VALUE 0xD
		NOTING_IS_PROFILED VALUE 0xE
		NOTHING_IS_PROFILED VALUE 0xF

FLASH_BUFFn_ACC(n):(0)-(143) ARRAY 0x00000100+0x4*n
FLASH_BUFF0_ACC ADDRESS 0x0100 RW
FLASH_BUFF0_ACC RESET_VALUE 0x00000000
	BUFF_DATA BIT[31:0]

NAND_CTRL ADDRESS 0x0F00 RW
NAND_CTRL RESET_VALUE 0x00000000
	BAM_MODE_EN BIT[0]
		CPU_MODE VALUE 0x0
		BAM_MODE VALUE 0x1

NAND_STATUS ADDRESS 0x0F04 R
NAND_STATUS RESET_VALUE 0x00000000
	RX_BUF_IN_USE BIT[5:4]
		NONE VALUE 0x0
		BUFFER_0 VALUE 0x1
		BUFFER_1 VALUE 0x2
	TX_BUF_IN_USE BIT[1:0]
		NONE VALUE 0x0
		BUFFER_0 VALUE 0x1
		BUFFER_1 VALUE 0x2

NAND_VERSION ADDRESS 0x0F08 R
NAND_VERSION RESET_VALUE 0x10030014
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

NAND_MPU_BYPASS ADDRESS 0x0F44 RW
NAND_MPU_BYPASS RESET_VALUE 0x00000000
	MPU_BYPASS BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

NAND_DEBUG ADDRESS 0x0F0C RW
NAND_DEBUG RESET_VALUE 0x10000000
	BAM_MODE_BIT_RESET BIT[31]
		NO_RESET VALUE 0x0
		RESET VALUE 0x1
	COMMAND_ELEMENT_REG_SECURITY BIT[29]
		SECURITY_ENABLED VALUE 0x0
		SECURITY_DISABLED VALUE 0x1
	RX_CPU_DIS_BUFFER_SECURITY BIT[28]
		SECURITY_ENABLED VALUE 0x0
		SECURITY_DISABLED VALUE 0x1
	RX_BAM_DIS_BUFFER_SECURITY BIT[27]
		SECURITY_ENABLED VALUE 0x0
		SECURITY_DISABLED VALUE 0x1
	DIS_RPP_MPU_BYPASS BIT[26]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DIS_RID_MPU_BYPASS BIT[25]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DIS_STTS_MPU_BYPASS BIT[24]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	DIS_RSTD_MPU_BYPASS BIT[23]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	BAM_MOD_SW_EXEC_EN BIT[22]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	BAM_MOD_PIPE_NUMBER BIT[21:17]
	RX_BAM_MOD_BYTES_FREE BIT[16:14]
		FREE_32_BYTES VALUE 0x0
		FREE_64_BYTES VALUE 0x1
		FREE_128_BYTES VALUE 0x2
		FREE_256_BYTES VALUE 0x3
		FREE_512_BYTES VALUE 0x4
		FREE_PIPE VALUE 0x5
	RX_BAM_MOD_SNGL_BUF BIT[13]
		USE_2_BUFFERS VALUE 0x0
		USE_1_BUFFER VALUE 0x1
	TX_BAM_MOD_PREF_FREE BIT[12:10]
		FREE_32_BYTES VALUE 0x0
		FREE_64_BYTES VALUE 0x1
		FREE_128_BYTES VALUE 0x2
		FREE_256_BYTES VALUE 0x3
		FREE_512_BYTES VALUE 0x4
		FREE_BUFFER VALUE 0x5
	TX_BAM_MOD_PREF_AVAIL BIT[9:7]
		AVAIL_32_BYTES VALUE 0x0
		AVAIL_64_BYTES VALUE 0x1
		AVAIL_128_BYTES VALUE 0x2
		AVAIL_256_BYTES VALUE 0x3
		AVAIL_512_BYTES VALUE 0x4
		AVAIL_CODEWORD VALUE 0x5
	EN_BAM_MOD_ACTV_FRST BIT[6]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	DIS_BAM_MOD_BAM_CONC BIT[5]
		ENABLED VALUE 0x0
		DISABLED VALUE 0x1
	DIS_BAM_MOD_TX_CONC BIT[4]
		ENABLED VALUE 0x0
		DISABLED VALUE 0x1
	EN_BAM_MOD_BUF_ACC BIT[3]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_CPU_MOD_BUF_ACC BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_BAM_MOD_REG_ACC BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	EN_CPU_MOD_REG_ACC BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

NAND_IRQ_STTS ADDRESS 0x0F10 R
NAND_IRQ_STTS RESET_VALUE 0x00000000
	ERROR BIT[2]
	WRITE_ERASE_DONE BIT[1]
	OPERATION_DONE BIT[0]

NAND_IRQ_CLR ADDRESS 0x0F14 W
NAND_IRQ_CLR RESET_VALUE 0x00000000
	ERROR BIT[2]
		NO_CHANGE VALUE 0x0
		CLEAR VALUE 0x1
	WRITE_ERASE_DONE BIT[1]
		NO_CHANGE VALUE 0x0
		CLEAR VALUE 0x1
	OPERATION_DONE BIT[0]
		NO_CHANGE VALUE 0x0
		CLEAR VALUE 0x1

NAND_IRQ_EN ADDRESS 0x0F18 RW
NAND_IRQ_EN RESET_VALUE 0x00000003
	ERROR BIT[2]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	WRITE_ERASE_DONE BIT[1]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1
	OPERATION_DONE BIT[0]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

NAND_MUTEX ADDRESS 0x0F1C RW
NAND_MUTEX RESET_VALUE 0x00000000
	MUTEX_LOCK BIT[0]
		UNLOCKED VALUE 0x0
		LOCKED VALUE 0x1

NAND_CONFIG_BITS ADDRESS 0x0F40 RW
NAND_CONFIG_BITS RESET_VALUE 0xFFFF0000
	BITS_1 BIT[31:16]
	FF_USED_FOR_ECO BIT[15]
	BITS_0 BIT[14:4]
	BIT BIT[3]
	NANDC_FSM_DIS_READ_0_LOOP_FIX BIT[2]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	NANDC_AHB_IF_HRDY_FIX2 BIT[1]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1
	NANDC_AHB_IF_HRDY_FIX1 BIT[0]
		ENABLE VALUE 0x0
		DISABLE VALUE 0x1

NAND_READ_LOCATION_n(n):(0)-(4) ARRAY 0x00000F20+0x4*n
NAND_READ_LOCATION_0 ADDRESS 0x0F20 RW
NAND_READ_LOCATION_0 RESET_VALUE 0x82000000
	LAST BIT[31]
	SIZE BIT[25:16]
	OFFSET BIT[9:0]

NAND_TEST_BUS_LSB ADDRESS 0x0F48 R
NAND_TEST_BUS_LSB RESET_VALUE 0x00000000
	TEST_BUS BIT[31:0]

NAND_TEST_BUS_MSB ADDRESS 0x0F4C R
NAND_TEST_BUS_MSB RESET_VALUE 0x00000000
	TEST_BUS BIT[31:0]

NAND_OP_DONE_CNT ADDRESS 0x0F50 RW
NAND_OP_DONE_CNT RESET_VALUE 0x00000008
	OP_DONE_DELAY BIT[15:0]

NAND_ERR_RESP_TIME_OUT ADDRESS 0x0F54 RW
NAND_ERR_RESP_TIME_OUT RESET_VALUE 0x0000FFFF
	ERR_RESP_TIME_OUT_VAL BIT[15:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.QPIC_QPIC.MPU1132_8_M39L16_AHB_40 (level 2)
----------------------------------------------------------------------------------------
mpu1132_8_m39l16_ahb_40 MODULE OFFSET=QPIC_QPIC+0x00031000 MAX=QPIC_QPIC+0x000315FF APRE=QPIC_QPIC_MPU_ APOST= SPRE=QPIC_QPIC_MPU_ SPOST= BPRE=QPIC_QPIC_MPU_ BPOST= ABPRE=QPIC_QPIC_MPU_ ABPOST= FPRE=QPIC_QPIC_MPU_ FPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:16]

XPU_PRTN_START_SSHADOW1 ADDRESS 0x0014 RW
XPU_PRTN_START_SSHADOW1 RESET_VALUE 0x00000000
	ADDR BIT[7:0]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:16]

XPU_PRTN_END_SSHADOW1 ADDRESS 0x001C RW
XPU_PRTN_END_SSHADOW1 RESET_VALUE 0x00000000
	ADDR BIT[7:0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SEAR1 ADDRESS 0x0044 R
XPU_SEAR1 RESET_VALUE 0x00000000
	PA BIT[7:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MEAR1 ADDRESS 0x0144 R
XPU_MEAR1 RESET_VALUE 0x00000000
	PA BIT[7:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:16]

XPU_PRTN_START_SHADOW1 ADDRESS 0x0094 RW
XPU_PRTN_START_SHADOW1 RESET_VALUE 0x00000000
	ADDR BIT[7:0]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[31:16]

XPU_PRTN_END_SHADOW1 ADDRESS 0x009C RW
XPU_PRTN_END_SHADOW1 RESET_VALUE 0x00000000
	ADDR BIT[7:0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_EAR1 ADDRESS 0x00C4 R
XPU_EAR1 RESET_VALUE 0x00000000
	PA BIT[7:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x27102C07
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x270B0A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(7,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(7,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(7) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0xFFFF0000
	ADDR BIT[31:16]

XPU_PRTn_START1(n):(0)-(7) ARRAY 0x00000244+0x80*n
XPU_PRT0_START1 ADDRESS 0x0244 RW
XPU_PRT0_START1 RESET_VALUE 0x000000FF
	ADDR BIT[7:0]

XPU_PRTn_END0(n):(0)-(7) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0xFFFF0000
	ADDR BIT[31:16]

XPU_PRTn_END1(n):(0)-(7) ARRAY 0x0000024C+0x80*n
XPU_PRT0_END1 ADDRESS 0x024C RW
XPU_PRT0_END1 RESET_VALUE 0x000000FF
	ADDR BIT[7:0]

XPU_PRTn_SCR(n):(0)-(7) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(7) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(7) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(7) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.IPA_IPA_WRAPPER_BASE (level 1)
----------------------------------------------------------------------------------------
IPA_IPA_WRAPPER_BASE BASE 0x67900000 SIZE=0x00080000 ipa_ipa_wrapper_baseaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.IPA_IPA_WRAPPER_BASE.BAM_NDP (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.IPA_IPA_WRAPPER_BASE.BAM_NDP' does not directly contain any register.
----------------------------------------------------------------------------------------

bam_ndp MODULE OFFSET=IPA_IPA_WRAPPER_BASE+0x00000000 MAX=IPA_IPA_WRAPPER_BASE+0x0002AFFF APRE=IPA_ APOST= SPRE=IPA_ SPOST= BPRE=IPA_ BPOST= ABPRE=IPA_ ABPOST= FPRE=IPA_ FPOST=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.IPA_IPA_WRAPPER_BASE.BAM_NDP.BAM (level 3)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=IPA_IPA_WRAPPER_BASE+0x00004000 MAX=IPA_IPA_WRAPPER_BASE+0x0002AFFF APRE=IPA_ APOST= SPRE=IPA_ SPOST= BPRE=IPA_ BPOST= ABPRE=IPA_ ABPOST= FPRE=IPA_ FPOST=

BAM_CTRL ADDRESS 0x0000 RW
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20]
	CACHE_MISS_ERR_RESP_EN BIT[19]
	LOCAL_CLK_GATING BIT[18:17]
	IBC_DISABLE BIT[16]
	BAM_CACHED_DESC_STORE BIT[15]
	BAM_DESC_CACHE_SEL BIT[14:13]
	BAM_TESTBUS_SEL BIT[11:5]
	BAM_EN_ACCUM BIT[4]
	BAM_EN BIT[1]
	BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x0040 R
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x0044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31]
	TIMER_RUN BIT[30]
	TIMER_MODE BIT[29]
	TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x0014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4]
	BAM_EMPTY_IRQ BIT[3]
	BAM_ERROR_IRQ BIT[2]
	BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4]
	BAM_EMPTY_CLR BIT[3]
	BAM_ERROR_CLR BIT[2]
	BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4]
	BAM_EMPTY_EN BIT[3]
	BAM_ERROR_EN BIT[2]
	BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31]
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
	MULTIPLE_EVENTS_SIZE_EN BIT[29]
	BAM_ZLT_W_CD_SUPPORT BIT[28]
	BAM_CD_ENABLE BIT[27]
	BAM_AU_ACCUMED BIT[26]
	BAM_PSM_P_HD_DATA BIT[25]
	BAM_REG_P_EN BIT[24]
	BAM_WB_DSC_AVL_P_RST BIT[23]
	BAM_WB_RETR_SVPNT BIT[22]
	BAM_WB_CSW_ACK_IDL BIT[21]
	BAM_WB_BLK_CSW BIT[20]
	BAM_WB_P_RES BIT[19]
	BAM_SI_P_RES BIT[18]
	BAM_AU_P_RES BIT[17]
	BAM_PSM_P_RES BIT[16]
	BAM_PSM_CSW_REQ BIT[15]
	BAM_SB_CLK_REQ BIT[14]
	BAM_IBC_DISABLE BIT[13]
	BAM_NO_EXT_P_RST BIT[12]
	BAM_FULL_PIPE BIT[11]
	BAM_ADML_SYNC_BRIDGE BIT[3]
	BAM_PIPE_CNFG BIT[2]
	BAM_ADML_DEEP_CONS_FIFO BIT[1]
	BAM_ADML_INCR4_EN_N BIT[0]

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x00000003
	NO_SW_OFFSET_REVERT_BACK BIT[1]
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

BAM_REVISION ADDRESS 0x1000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24]
	CMD_DESC_EN BIT[23]
	DESC_CACHE_DEPTH BIT[22:21]
	NUM_INACTIV_TMRS BIT[20]
	INACTIV_TMRS_EXST BIT[19]
	HIGH_FREQUENCY_BAM BIT[18]
	BAM_HAS_NO_BYPASS BIT[17]
	SECURED BIT[16]
	USE_VMIDMT BIT[15]
	AXI_ACTIVE BIT[14]
	CE_BUFFER_SIZE BIT[13:12]
	NUM_EES BIT[11:8]
	REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x1008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24]
	PERIPH_NON_PIPE_GRP BIT[23:16]
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
	BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21]
	SW_EVENTS_SEL BIT[20:19]
	BAM_DATA_ERASE BIT[18]
	BAM_DATA_FLUSH BIT[17]
	BAM_CLK_ALWAYS_ON BIT[16]
	BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x1014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
	BAM_ERR_HVMID BIT[22:18]
	BAM_ERR_DIRECT_MODE BIT[17]
	BAM_ERR_HCID BIT[16:12]
	BAM_ERR_HPROT BIT[11:8]
	BAM_ERR_HBURST BIT[7:5]
	BAM_ERR_HSIZE BIT[4:3]
	BAM_ERR_HWRITE BIT[2]
	BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x2000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13]
	BAM_VMID BIT[12:8]
	BAM_RST_BLOCK BIT[7]
	BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(19) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8]
	BAM_P_SUP_GROUP BIT[7:3]
	BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31]
	P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(19) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16]
	P_WRITE_NWD BIT[11]
	P_PREFETCH_LIMIT BIT[10:9]
	P_AUTO_EOB_SEL BIT[8:7]
	P_AUTO_EOB BIT[6]
	P_SYS_MODE BIT[5]
	P_SYS_STRM BIT[4]
	P_DIRECTION BIT[3]
	P_EN BIT[1]

BAM_P_RSTn(n):(0)-(19) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(19) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4]
	P_PIPE_EMPTY BIT[3]
	P_LAST_DESC_ZLT BIT[2]
	P_PROD_HALTED BIT[1]
	P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(19) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7]
	P_PIPE_RST_ERROR_IRQ BIT[6]
	P_TRNSFR_END_IRQ BIT[5]
	P_ERR_IRQ BIT[4]
	P_OUT_OF_DESC_IRQ BIT[3]
	P_WAKE_IRQ BIT[2]
	P_TIMER_IRQ BIT[1]
	P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(19) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7]
	P_PIPE_RST_ERROR_CLR BIT[6]
	P_TRNSFR_END_CLR BIT[5]
	P_ERR_CLR BIT[4]
	P_OUT_OF_DESC_CLR BIT[3]
	P_WAKE_CLR BIT[2]
	P_TIMER_CLR BIT[1]
	P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(19) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7]
	P_PIPE_RST_ERROR_EN BIT[6]
	P_TRNSFR_END_EN BIT[5]
	P_ERR_EN BIT[4]
	P_OUT_OF_DESC_EN BIT[3]
	P_WAKE_EN BIT[2]
	P_TIMER_EN BIT[1]
	P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(19) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(19) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31]
	P_TIMER_RUN BIT[30]
	P_TIMER_MODE BIT[29]
	P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(19) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(19) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
	BAM_P_SB_UPDATED BIT[26]
	BAM_P_NWD_TOGGLE BIT[25]
	BAM_P_NWD_TOGGLE_R BIT[24]
	BAM_P_WAIT_4_ACK BIT[23]
	BAM_P_ACK_TOGGLE BIT[22]
	BAM_P_ACK_TOGGLE_R BIT[21]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(19) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16]
	SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(19) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16]
	AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(19) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31]
	PSM_DESC_IRQ BIT[30]
	PSM_DESC_IRQ_DONE BIT[29]
	PSM_GENERAL_BITS BIT[28:25]
	PSM_CONS_STATE BIT[24:22]
	PSM_PROD_SYS_STATE BIT[21:19]
	PSM_PROD_B2B_STATE BIT[18:16]
	PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(19) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(19) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16]
	PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(19) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16]
	PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(19) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16]
	P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(19) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(19) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16]
	P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(19) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(19) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(19) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(19) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16]
	DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(19) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16]
	RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(19) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(19) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(19) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(19) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(19) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(19) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(19) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(19) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(19) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.IPA_IPA_WRAPPER_BASE.BAM_NDP.XPU2 (level 3)
----------------------------------------------------------------------------------------
xpu2 MODULE OFFSET=IPA_IPA_WRAPPER_BASE+0x00002000 MAX=IPA_IPA_WRAPPER_BASE+0x00003FFF APRE=IPA_ APOST= SPRE=IPA_ SPOST= BPRE=IPA_ BPOST= ABPRE=IPA_ ABPOST= FPRE=IPA_ FPOST=

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001425
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F0C8A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(37,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RWE BIT[31:0]

XPU_RGn_SCR(n):(0)-(37) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_RGn_MCR(n):(0)-(37) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.IPA_IPA_WRAPPER_BASE.VMIDMT (level 2)
----------------------------------------------------------------------------------------
vmidmt MODULE OFFSET=IPA_IPA_WRAPPER_BASE+0x00030000 MAX=IPA_IPA_WRAPPER_BASE+0x00030FFF APRE=IPA_IPA_ APOST= SPRE=IPA_IPA_ SPOST= BPRE=IPA_IPA_ BPOST= ABPRE=IPA_IPA_ ABPOST= FPRE=IPA_IPA_ FPOST=

VMIDMT_SCR0 ADDRESS 0x0000 RW
--PRAGMA BANKED secure
VMIDMT_SCR0 RESET_VALUE 0x00000111
	NSCFG BIT[29:28]
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_SCR1 ADDRESS 0x0004 RW
--PRAGMA BANKED secure
VMIDMT_SCR1 RESET_VALUE 0x00003F00
	GASRAE BIT[24]
	NSNUMSMRGO BIT[13:8]

VMIDMT_SCR2 ADDRESS 0x0008 RW
--PRAGMA BANKED secure
VMIDMT_SCR2 RESET_VALUE 0x000000XX
	BPVMID BIT[4:0]

VMIDMT_SACR ADDRESS 0x0010 RW
--PRAGMA BANKED secure
VMIDMT_SACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_SIDR0 ADDRESS 0x0020 R
--PRAGMA BANKED secure
VMIDMT_SIDR0 RESET_VALUE 0x88000A20
	SES BIT[31]
	SMS BIT[27]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

VMIDMT_SIDR1 ADDRESS 0x0024 R
--PRAGMA BANKED secure
VMIDMT_SIDR1 RESET_VALUE 0x00009500
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDX BIT[11:8]

VMIDMT_SIDR2 ADDRESS 0x0028 R
--PRAGMA BANKED secure
VMIDMT_SIDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4]
	IAS BIT[3:0]

VMIDMT_SIDR4 ADDRESS 0x0030 R
--PRAGMA BANKED secure
VMIDMT_SIDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

VMIDMT_SIDR5 ADDRESS 0x0034 R
--PRAGMA BANKED secure
VMIDMT_SIDR5 RESET_VALUE 0x0020031F
	NUMMSDRB BIT[23:16]
	MSAE BIT[9]
	QRIBE BIT[8]
	NVMID BIT[7:0]

VMIDMT_SIDR7 ADDRESS 0x003C R
--PRAGMA BANKED secure
VMIDMT_SIDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

VMIDMT_SGFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED secure
VMIDMT_SGFAR0 RESET_VALUE 0x00000000
	SGFEA0 BIT[31:0]

VMIDMT_SGFSR ADDRESS 0x0048 RW
--PRAGMA BANKED secure
VMIDMT_SGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_SGFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED secure
VMIDMT_SGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_SGFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_SGFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[28:24]
	SSDINDEX BIT[20:16]
	STREAMINDEX BIT[4:0]

VMIDMT_SGFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED secure
VMIDMT_SGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[26:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_VMIDMTSCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED secure
VMIDMT_VMIDMTSCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_CR0 ADDRESS 0x0000 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_CR2 ADDRESS 0x0008 RW
--PRAGMA BANKED nonsecure
VMIDMT_CR2 RESET_VALUE 0x000000XX
	BPVMID BIT[4:0]

VMIDMT_ACR ADDRESS 0x0010 RW
--PRAGMA BANKED nonsecure
VMIDMT_ACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_IDR0 ADDRESS 0x0020 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR0 RESET_VALUE 0x08000A20
	SMS BIT[27]
	NUMSIDB BIT[12:9]
	NUMSMRG BIT[7:0]

VMIDMT_IDR1 ADDRESS 0x0024 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR1 RESET_VALUE 0x00008000
	SMCD BIT[15]
	SSDTP BIT[12]
	NUMSSDNDX BIT[11:8]

VMIDMT_IDR2 ADDRESS 0x0028 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR2 RESET_VALUE 0x00000000
	OAS BIT[7:4]
	IAS BIT[3:0]

VMIDMT_IDR4 ADDRESS 0x0030 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR4 RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

VMIDMT_IDR5 ADDRESS 0x0034 R
--PRAGMA BANKED nonsecure
VMIDMT_IDR5 RESET_VALUE 0x0020031F
	NUMMSDRB BIT[23:16]
	MSAE BIT[9]
	QRIBE BIT[8]
	NVMID BIT[7:0]

VMIDMT_IDR7 ADDRESS 0x003C R
--PRAGMA BANKED nonsecure
VMIDMT_IDR7 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR BIT[3:0]

VMIDMT_GFAR0 ADDRESS 0x0040 R
--PRAGMA BANKED nonsecure
VMIDMT_GFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0]

VMIDMT_GFSR ADDRESS 0x0048 RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_GFSRRESTORE ADDRESS 0x004C RW
--PRAGMA BANKED nonsecure
VMIDMT_GFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_GFSYNDR0 ADDRESS 0x0050 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_GFSYNDR1 ADDRESS 0x0054 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[28:24]
	SSDINDEX BIT[20:16]
	STREAMINDEX BIT[4:0]

VMIDMT_GFSYNDR2 ADDRESS 0x0058 R
--PRAGMA BANKED nonsecure
VMIDMT_GFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[26:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_VMIDMTCR0 ADDRESS 0x0090 RW
--PRAGMA BANKED nonsecure
VMIDMT_VMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_VMIDMTACR ADDRESS 0x009C RW
VMIDMT_VMIDMTACR RESET_VALUE 0xXXXXXXXX
	RWE BIT[31:0]

VMIDMT_NSCR0 ADDRESS 0x0400 RW
VMIDMT_NSCR0 RESET_VALUE 0x00000111
	WACFG BIT[27:26]
	RACFG BIT[25:24]
	SHCFG BIT[23:22]
	SMCFCFG BIT[21]
	MTCFG BIT[20]
	MEMATTR BIT[18:16]
	VMIDPNE BIT[11]
	USFCFG BIT[10]
	GSE BIT[9]
	STALLD BIT[8]
	TRANSIENTCFG BIT[7:6]
	GCFGFIE BIT[5]
	GCFGERE BIT[4]
	GFIE BIT[2]
	CLIENTPD BIT[0]

VMIDMT_NSCR2 ADDRESS 0x0408 RW
VMIDMT_NSCR2 RESET_VALUE 0x000000XX
	BPVMID BIT[4:0]

VMIDMT_NSACR ADDRESS 0x0410 RW
VMIDMT_NSACR RESET_VALUE 0x00000000
	BPRCNSH BIT[30]
	BPRCISH BIT[29]
	BPRCOSH BIT[28]
	BPREQPRIORITYCFG BIT[4]
	BPREQPRIORITY BIT[1:0]

VMIDMT_NSGFAR0 ADDRESS 0x0440 R
VMIDMT_NSGFAR0 RESET_VALUE 0x00000000
	GFEA0 BIT[31:0]

VMIDMT_NSGFSR ADDRESS 0x0448 RW
VMIDMT_NSGFSR RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_NSGFSRRESTORE ADDRESS 0x044C RW
VMIDMT_NSGFSRRESTORE RESET_VALUE 0x00000000
	MULTI_CLIENT BIT[31]
	MULTI_CFG BIT[30]
	PF BIT[7]
	CAF BIT[5]
	SMCF BIT[2]
	USF BIT[1]

VMIDMT_NSGFSYNDR0 ADDRESS 0x0450 R
VMIDMT_NSGFSYNDR0 RESET_VALUE 0x00000000
	MSSSELFAUTH BIT[8]
	NSATTR BIT[5]
	NSSTATE BIT[4]
	WNR BIT[1]

VMIDMT_NSGFSYNDR1 ADDRESS 0x0454 R
VMIDMT_NSGFSYNDR1 RESET_VALUE 0x00000000
	MSDINDEX BIT[28:24]
	SSDINDEX BIT[20:16]
	STREAMINDEX BIT[4:0]

VMIDMT_NSGFSYNDR2 ADDRESS 0x0458 R
VMIDMT_NSGFSYNDR2 RESET_VALUE 0x00000000
	ATID BIT[26:24]
	AVMID BIT[20:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

VMIDMT_NSVMIDMTCR0 ADDRESS 0x0490 RW
VMIDMT_NSVMIDMTCR0 RESET_VALUE 0x00000001
	CLKONOFFE BIT[0]

VMIDMT_SSDR0 ADDRESS 0x0080 RW
VMIDMT_SSDR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

VMIDMT_MSDR0 ADDRESS 0x0480 RW
VMIDMT_MSDR0 RESET_VALUE 0x00000000
	RWE BIT[31:0]

VMIDMT_MCR ADDRESS 0x0494 RW
VMIDMT_MCR RESET_VALUE 0x00000004
	CLKONOFFE BIT[2]
	BPMSACFG BIT[1]
	BPSMSACFG BIT[0]

VMIDMT_S2VRn(n):(0)-(31) ARRAY 0x00000C00+0x4*n
VMIDMT_S2VR0 ADDRESS 0x0C00 RW
VMIDMT_S2VR0 RESET_VALUE 0x00010000
	TRANSIENTCFG BIT[29:28]
	WACFG BIT[23:22]
	RACFG BIT[21:20]
	NSCFG BIT[19:18]
	TYPE BIT[17:16]
	MEMATTR BIT[14:12]
	MTCFG BIT[11]
	SHCFG BIT[9:8]
	VMID BIT[4:0]

VMIDMT_AS2VRn(n):(0)-(31) ARRAY 0x00000E00+0x4*n
VMIDMT_AS2VR0 ADDRESS 0x0E00 RW
VMIDMT_AS2VR0 RESET_VALUE 0x00000000
	RCNSH BIT[30]
	RCISH BIT[29]
	RCOSH BIT[28]
	REQPRIORITYCFG BIT[4]
	REQPRIORITY BIT[1:0]

VMIDMT_SMRn(n):(0)-(31) ARRAY 0x00000800+0x4*n
VMIDMT_SMR0 ADDRESS 0x0800 RW
VMIDMT_SMR0 RESET_VALUE 0x00000000
	VALID BIT[31]
	MASK BIT[20:16]
	ID BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.IPA_IPA_WRAPPER_BASE.IPA (level 2)
----------------------------------------------------------------------------------------
ipa MODULE OFFSET=IPA_IPA_WRAPPER_BASE+0x00040000 MAX=IPA_IPA_WRAPPER_BASE+0x0004FFFF APRE=IPA_ APOST= SPRE=IPA_ SPOST= BPRE=IPA_ BPOST= ABPRE=IPA_ ABPOST= FPRE=IPA_ FPOST=

IPA_IRQ_SRCS_EE_n(n):(0)-(3) ARRAY 0x00001000+0x1000*n
IPA_IRQ_SRCS_EE_0 ADDRESS 0x1000 R
IPA_IRQ_SRCS_EE_0 RESET_VALUE 0x00000000
	IPA_IRQ_SRCS BIT[19:0]

IPA_IRQ_SRCS_MSK_EE_n(n):(0)-(3) ARRAY 0x00001004+0x1000*n
IPA_IRQ_SRCS_MSK_EE_0 ADDRESS 0x1004 RW
IPA_IRQ_SRCS_MSK_EE_0 RESET_VALUE 0x00000000
	IPA_IRQ_SRCS_MSK BIT[19:0]

IPA_IRQ_STTS_EE_n(n):(0)-(3) ARRAY 0x00001008+0x1000*n
IPA_IRQ_STTS_EE_0 ADDRESS 0x1008 R
IPA_IRQ_STTS_EE_0 RESET_VALUE 0x00000380
	UCP_IRQ BIT[23]
	PIPE_RED_MARKER_ABOVE_IRQ BIT[22]
	PIPE_YELLOW_MARKER_ABOVE_IRQ BIT[21]
	PIPE_RED_MARKER_BELOW_IRQ BIT[20]
	PIPE_YELLOW_MARKER_BELOW_IRQ BIT[19]
	BAM_IDLE_IRQ BIT[18]
	TX_HOLB_DROP_IRQ BIT[17]
	TX_SUSPEND_IRQ BIT[16]
	PROC_ERR_IRQ BIT[15]
	STEP_MODE_IRQ BIT[14]
	TX_ERR_IRQ BIT[13]
	DEAGGR_ERR_IRQ BIT[12]
	RX_ERR_IRQ BIT[11]
	PROC_TO_UC_ACK_Q_NOT_EMPTY_IRQ BIT[10]
	UC_TO_PROC_ACK_Q_NOT_FULL_IRQ BIT[9]
	UC_TX_CMD_Q_NOT_FULL_IRQ BIT[8]
	UC_RX_CMD_Q_NOT_FULL_IRQ BIT[7]
	UC_IN_Q_NOT_EMPTY_IRQ BIT[6]
	UC_IRQ_3 BIT[5]
	UC_IRQ_2 BIT[4]
	UC_IRQ_1 BIT[3]
	UC_IRQ_0 BIT[2]
	EOT_COAL_IRQ BIT[1]
	BAD_SNOC_ACCESS_IRQ BIT[0]

IPA_IRQ_EN_EE_n(n):(0)-(3) ARRAY 0x0000100C+0x1000*n
IPA_IRQ_EN_EE_0 ADDRESS 0x100C RW
IPA_IRQ_EN_EE_0 RESET_VALUE 0x00000000
	UCP_IRQ_EN BIT[23]
	PIPE_RED_MARKER_ABOVE_IRQ_EN BIT[22]
	PIPE_YELLOW_MARKER_ABOVE_IRQ_EN BIT[21]
	PIPE_RED_MARKER_BELOW_IRQ_EN BIT[20]
	PIPE_YELLOW_MARKER_BELOW_IRQ_EN BIT[19]
	BAM_IDLE_IRQ_EN BIT[18]
	TX_HOLB_DROP_IRQ_EN BIT[17]
	TX_SUSPEND_IRQ_EN BIT[16]
	PROC_ERR_IRQ_EN BIT[15]
	STEP_MODE_IRQ_EN BIT[14]
	TX_ERR_IRQ_EN BIT[13]
	DEAGGR_ERR_IRQ_EN BIT[12]
	RX_ERR_IRQ_EN BIT[11]
	PROC_TO_UC_ACK_Q_NOT_EMPTY_IRQ_EN BIT[10]
	UC_TO_PROC_ACK_Q_NOT_FULL_IRQ_EN BIT[9]
	UC_TX_CMD_Q_NOT_FULL_IRQ_EN BIT[8]
	UC_RX_CMD_Q_NOT_FULL_IRQ_EN BIT[7]
	UC_IN_Q_NOT_EMPTY_IRQ_EN BIT[6]
	UC_IRQ_3_IRQ_EN BIT[5]
	UC_IRQ_2_IRQ_EN BIT[4]
	UC_IRQ_1_IRQ_EN BIT[3]
	UC_IRQ_0_IRQ_EN BIT[2]
	EOT_COAL_IRQ_EN BIT[1]
	BAD_SNOC_ACCESS_IRQ_EN BIT[0]

IPA_IRQ_CLR_EE_n(n):(0)-(3) ARRAY 0x00001010+0x1000*n
IPA_IRQ_CLR_EE_0 ADDRESS 0x1010 W
IPA_IRQ_CLR_EE_0 RESET_VALUE 0x00000000
	UCP_IRQ_CLR BIT[23]
	PIPE_RED_MARKER_ABOVE_IRQ_CLR BIT[22]
	PIPE_YELLOW_MARKER_ABOVE_IRQ_CLR BIT[21]
	PIPE_RED_MARKER_BELOW_IRQ_CLR BIT[20]
	PIPE_YELLOW_MARKER_BELOW_IRQ_CLR BIT[19]
	BAM_IDLE_IRQ_CLR BIT[18]
	TX_HOLB_DROP_IRQ_CLR BIT[17]
	TX_SUSPEND_IRQ_CLR BIT[16]
	PROC_ERR_IRQ_CLR BIT[15]
	STEP_MODE_IRQ_CLR BIT[14]
	TX_ERR_IRQ_CLR BIT[13]
	DEAGGR_ERR_IRQ_CLR BIT[12]
	RX_ERR_IRQ_CLR BIT[11]
	PROC_TO_UC_ACK_Q_NOT_EMPTY_IRQ_CLR BIT[10]
	UC_TO_PROC_ACK_Q_NOT_FULL_IRQ_CLR BIT[9]
	UC_TX_CMD_Q_NOT_FULL_IRQ_CLR BIT[8]
	UC_RX_CMD_Q_NOT_FULL_IRQ_CLR BIT[7]
	UC_IN_Q_NOT_EMPTY_IRQ_CLR BIT[6]
	UC_IRQ_3_CLR BIT[5]
	UC_IRQ_2_CLR BIT[4]
	UC_IRQ_1_CLR BIT[3]
	UC_IRQ_0_CLR BIT[2]
	EOT_COAL_IRQ_CLR BIT[1]
	BAD_SNOC_ACCESS_IRQ_CLR BIT[0]

IPA_IRQ_EOT_COAL_CFG_EE_n(n):(0)-(3) ARRAY 0x00001014+0x1000*n
IPA_IRQ_EOT_COAL_CFG_EE_0 ADDRESS 0x1014 RW
IPA_IRQ_EOT_COAL_CFG_EE_0 RESET_VALUE 0x00000000
	COUNTER_THRSH BIT[15:8]
	TIMER_THRSH BIT[7:0]

IPA_SNOC_FEC_EE_n(n):(0)-(3) ARRAY 0x00001018+0x1000*n
IPA_SNOC_FEC_EE_0 ADDRESS 0x1018 R
IPA_SNOC_FEC_EE_0 RESET_VALUE 0x00000000
	READ_NOT_WRITE BIT[31]
	ADDR BIT[30:0]

IPA_SET_UC_IRQ_EE_n(n):(0)-(3) ARRAY 0x00004028+0x4*n
IPA_SET_UC_IRQ_EE_0 ADDRESS 0x4028 W
IPA_SET_UC_IRQ_EE_0 RESET_VALUE 0x00000000
	SET_UC_IRQ_3 BIT[3]
	SET_UC_IRQ_2 BIT[2]
	SET_UC_IRQ_1 BIT[1]
	SET_UC_IRQ_0 BIT[0]

IPA_SET_UC_IRQ_ALL_EES ADDRESS 0x4038 W
IPA_SET_UC_IRQ_ALL_EES RESET_VALUE 0x00000000
	SET_UC_IRQ_3 BIT[3]
	SET_UC_IRQ_2 BIT[2]
	SET_UC_IRQ_1 BIT[1]
	SET_UC_IRQ_0 BIT[0]

IPA_IRQ_EE_UC_n(n):(0)-(3) ARRAY 0x0000101C+0x1000*n
IPA_IRQ_EE_UC_0 ADDRESS 0x101C W
IPA_IRQ_EE_UC_0 RESET_VALUE 0x00000000
	INT BIT[0]

IPA_FEC_ADDR_EE_n(n):(0)-(3) ARRAY 0x00001020+0x1000*n
IPA_FEC_ADDR_EE_0 ADDRESS 0x1020 R
IPA_FEC_ADDR_EE_0 RESET_VALUE 0x00000000
	ADDR BIT[31:0]

IPA_FEC_ATTR_EE_n(n):(0)-(3) ARRAY 0x00001024+0x1000*n
IPA_FEC_ATTR_EE_0 ADDRESS 0x1024 R
--PRAGMA OVERLAP
IPA_FEC_ATTR_EE_0 RESET_VALUE 0x00000000
	MISC2 BIT[31:13]
	PIPE_NUM BIT[12:8]
	MISC1 BIT[7:6]
	OPCODE BIT[5:0]

IPA_SUSPEND_IRQ_INFO_EE_n(n):(0)-(3) ARRAY 0x00001098+0x1000*n
IPA_SUSPEND_IRQ_INFO_EE_0 ADDRESS 0x1098 R
IPA_SUSPEND_IRQ_INFO_EE_0 RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_HOLB_DROP_IRQ_INFO_EE_n(n):(0)-(3) ARRAY 0x0000109C+0x1000*n
IPA_HOLB_DROP_IRQ_INFO_EE_0 ADDRESS 0x109C R
IPA_HOLB_DROP_IRQ_INFO_EE_0 RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_COMP_HW_VERSION ADDRESS 0x0030 R
IPA_COMP_HW_VERSION RESET_VALUE 0xXXXXXXXX
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

IPA_VERSION ADDRESS 0x0034 R
IPA_VERSION RESET_VALUE 0xXXXXXXXX
	IPA_R_REV BIT[31:24]
	IPA_Q_REV BIT[23:16]
	IPA_P_REV BIT[15:8]
	IPA_ECO_REV BIT[7:0]

IPA_COMP_CFG ADDRESS 0x0038 RW
IPA_COMP_CFG RESET_VALUE 0x00000000
	IPH_FRST_QMB_SNOC_BYPASS_DIS BIT[3]
	GEN_QMB_SNOC_BYPASS_DIS BIT[2]
	BAM_SNOC_BYPASS_DIS BIT[1]
	ENABLE BIT[0]

IPA_COMP_SW_RESET ADDRESS 0x003C W
IPA_COMP_SW_RESET RESET_VALUE 0x00000000
	SW_RESET BIT[0]

IPA_CLKON_CFG ADDRESS 0x0040 RW
IPA_CLKON_CFG RESET_VALUE 0x00000000
	CGC_OPEN_RAM_ARB BIT[4]
	CGC_OPEN_MISC BIT[3]
	CGC_OPEN_TX BIT[2]
	CGC_OPEN_PROC BIT[1]
	CGC_OPEN_RX BIT[0]

IPA_ROUTE ADDRESS 0x0044 RW
IPA_ROUTE RESET_VALUE 0x00000000
	ROUTE_FRAG_DEF_PIPE BIT[21:17]
	ROUTE_DEF_HDR_OFST BIT[16:7]
	ROUTE_DEF_HDR_TABLE BIT[6]
	ROUTE_DEF_PIPE BIT[5:1]
	ROUTE_DIS BIT[0]

IPA_FILTER ADDRESS 0x0048 RW
IPA_FILTER RESET_VALUE 0x00000000
	FILTER_DIS BIT[0]

IPA_MASTER_PRIORITY ADDRESS 0x004C RW
IPA_MASTER_PRIORITY RESET_VALUE 0x00000000
	MASTER_7_WR BIT[31:30]
	MASTER_7_RD BIT[29:28]
	MASTER_6_WR BIT[27:26]
	MASTER_6_RD BIT[25:24]
	MASTER_5_WR BIT[23:22]
	MASTER_5_RD BIT[21:20]
	MASTER_4_WR BIT[19:18]
	MASTER_4_RD BIT[17:16]
	MASTER_3_WR BIT[15:14]
	MASTER_3_RD BIT[13:12]
	MASTER_2_WR BIT[11:10]
	MASTER_2_RD BIT[9:8]
	MASTER_1_WR BIT[7:6]
	MASTER_1_RD BIT[5:4]
	MASTER_0_WR BIT[3:2]
	MASTER_0_RD BIT[1:0]

IPA_SHARED_MEM_SIZE ADDRESS 0x0050 R
IPA_SHARED_MEM_SIZE RESET_VALUE 0xXXXXXXXX
	SHARED_MEM_BADDR BIT[31:16]
	SHARED_MEM_SIZE BIT[15:0]

IPA_NAT_TIMER ADDRESS 0x0054 R
IPA_NAT_TIMER RESET_VALUE 0x00000001
	NAT_TIMER BIT[23:0]

IPA_NAT_TIMER_RESET ADDRESS 0x0058 W
IPA_NAT_TIMER_RESET RESET_VALUE 0x00000001
	NAT_TIMER_RESET BIT[0]

IPA_TAG_TIMER ADDRESS 0x005C RW
IPA_TAG_TIMER RESET_VALUE 0x00000001
	TAG_TIMER BIT[31:0]

IPA_QCNCM ADDRESS 0x0060 RW
IPA_QCNCM RESET_VALUE 0x00000000
	QCNCM_MODE_VAL BIT[27:4]
	QCNCM_MODE_EN BIT[0]

IPA_SINGLE_NDP_MODE ADDRESS 0x0064 RW
IPA_SINGLE_NDP_MODE RESET_VALUE 0x00000000
	SINGLE_NDP_EN BIT[0]

IPA_FRAG_RULES_CLR ADDRESS 0x0068 W
IPA_FRAG_RULES_CLR RESET_VALUE 0x00000000
	CLR BIT[0]

IPA_PROC_IPH_CFG ADDRESS 0x006C RW
IPA_PROC_IPH_CFG RESET_VALUE 0x00000000
	IPH_PKT_PARSER_PROTOCOL_STOP_VALUE BIT[23:16]
	IPH_PKT_PARSER_IHL_TO_2ND_FRAG_EN BIT[11]
	IPH_PKT_PARSER_PROTOCOL_STOP_DEST BIT[10]
	IPH_PKT_PARSER_PROTOCOL_STOP_HOP BIT[9]
	IPH_PKT_PARSER_PROTOCOL_STOP_ENABLE BIT[8]
	FTCH_DCPH_OVERLAP_ENABLE BIT[7]
	PIPESTAGE_OVERLAP_DISABLE BIT[6]
	IPH_NAT_BLIND_INVALIDATE_TPORT_OFFSET_DISABLE BIT[5]
	STATUS_FROM_IPH_FRST_ALWAYS BIT[4]
	IPH_TIME_CNT_CLK_SRC BIT[3]
	IPH_PIPELINING_DISABLE BIT[2]
	IPH_THRESHOLD BIT[1:0]

IPA_QSB_MAX_WRITES ADDRESS 0x0520 RW
IPA_QSB_MAX_WRITES RESET_VALUE 0x00000000
	MASTER_5 BIT[23:20]
	MASTER_4 BIT[19:16]
	MASTER_3 BIT[15:12]
	MASTER_2 BIT[11:8]
	MASTER_1 BIT[7:4]
	MASTER_0 BIT[3:0]

IPA_QSB_MAX_READS ADDRESS 0x0524 RW
IPA_QSB_MAX_READS RESET_VALUE 0x00000000
	MASTER_5 BIT[23:20]
	MASTER_4 BIT[19:16]
	MASTER_3 BIT[15:12]
	MASTER_2 BIT[11:8]
	MASTER_1 BIT[7:4]
	MASTER_0 BIT[3:0]

IPA_QSB_READ_CFG ADDRESS 0x0528 RW
IPA_QSB_READ_CFG RESET_VALUE 0x00000000
	MASTER_5_SWAP BIT[5]
	MASTER_3_SWAP BIT[3]
	MASTER_2_SWAP BIT[2]
	MASTER_1_SWAP BIT[1]
	MASTER_0_SWAP BIT[0]

IPA_STATE ADDRESS 0x052C R
IPA_STATE RESET_VALUE 0x0007FF3F
	IPA_NOC_IDLE BIT[18]
	IPA_STATUS_SNIFFER_IDLE BIT[17]
	IPA_RX_PROC_CMDQ_EMPTY BIT[16]
	IPA_PROC_TX_CMDQ_EMPTY BIT[15]
	IPA_PROC_RX_ACKQ_EMPTY BIT[14]
	IPA_TX_PROC_ACKQ_EMPTY BIT[13]
	IPA_UC_PROC_RX_CMDQ_EMPTY BIT[12]
	IPA_UC_PROC_TX_CMDQ_EMPTY BIT[11]
	IPA_PROC_UC_CMDQ_EMPTY BIT[10]
	IPA_UC_PROC_ACKQ_EMPTY BIT[9]
	IPA_PROC_UC_ACKQ_EMPTY BIT[8]
	BAM_IDLE BIT[7]
	TX_WAIT BIT[6]
	TX_IDLE BIT[5]
	PROC_BUFFERS_IDLE BIT[4]
	PROC_AGGR_IDLE BIT[3]
	PROC_IDLE BIT[2]
	RX_IDLE BIT[1]
	RX_WAIT BIT[0]

IPA_STATE_RX_ACTIVE ADDRESS 0x0530 R
IPA_STATE_RX_ACTIVE RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_STATE_TX_ACTIVE ADDRESS 0x0534 R
IPA_STATE_TX_ACTIVE RESET_VALUE 0x00000000
	TX_WAIT_PIPE BIT[4:0]

IPA_STATE_AGGR_ACTIVE ADDRESS 0x0538 R
IPA_STATE_AGGR_ACTIVE RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_YELLOW_MARKER_BELOW ADDRESS 0x053C R
IPA_YELLOW_MARKER_BELOW RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_YELLOW_MARKER_BELOW_EN ADDRESS 0x0540 RW
IPA_YELLOW_MARKER_BELOW_EN RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_YELLOW_MARKER_BELOW_CLR ADDRESS 0x0544 W
IPA_YELLOW_MARKER_BELOW_CLR RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_RED_MARKER_BELOW ADDRESS 0x0548 R
IPA_RED_MARKER_BELOW RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_RED_MARKER_BELOW_EN ADDRESS 0x054C RW
IPA_RED_MARKER_BELOW_EN RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_RED_MARKER_BELOW_CLR ADDRESS 0x0550 W
IPA_RED_MARKER_BELOW_CLR RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_YELLOW_MARKER_CFG ADDRESS 0x0554 RW
IPA_YELLOW_MARKER_CFG RESET_VALUE 0x00000000
	SIZE BIT[15:0]

IPA_RED_MARKER_CFG ADDRESS 0x0558 RW
IPA_RED_MARKER_CFG RESET_VALUE 0x00000000
	SIZE BIT[15:0]

IPA_YELLOW_MARKER_SHADOW ADDRESS 0x055C R
IPA_YELLOW_MARKER_SHADOW RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_RED_MARKER_SHADOW ADDRESS 0x0560 R
IPA_RED_MARKER_SHADOW RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_IPV4_FILTER_INIT_VALUES_0 ADDRESS 0x0564 R
IPA_IPV4_FILTER_INIT_VALUES_0 RESET_VALUE 0x00000000
	IP_V4_FILTER_INIT_RULES_ADDR BIT[31:0]

IPA_IPV4_FILTER_INIT_VALUES_1 ADDRESS 0x0568 R
IPA_IPV4_FILTER_INIT_VALUES_1 RESET_VALUE 0x00000000
	IP_V4_FILTER_INIT_ADDR BIT[27:12]
	IP_V4_FILTER_INIT_RULES_SIZE BIT[11:0]

IPA_IPV6_FILTER_INIT_VALUES_0 ADDRESS 0x056C R
IPA_IPV6_FILTER_INIT_VALUES_0 RESET_VALUE 0x00000000
	IP_V6_FILTER_INIT_RULES_ADDR BIT[31:0]

IPA_IPV6_FILTER_INIT_VALUES_1 ADDRESS 0x0570 R
IPA_IPV6_FILTER_INIT_VALUES_1 RESET_VALUE 0x00000000
	IP_V6_FILTER_INIT_ADDR BIT[31:16]
	IP_V6_FILTER_INIT_RULES_SIZE BIT[15:0]

IPA_IPV4_NAT_INIT_VALUES_0 ADDRESS 0x0574 R
IPA_IPV4_NAT_INIT_VALUES_0 RESET_VALUE 0x00000000
	IP_V4_NAT_INIT_RULES_ADDR BIT[31:0]

IPA_IPV4_NAT_INIT_VALUES_1 ADDRESS 0x0578 R
IPA_IPV4_NAT_INIT_VALUES_1 RESET_VALUE 0x00000000
	IP_V4_NAT_INIT_EXP_RULES_ADDR BIT[31:0]

IPA_IPV4_NAT_INIT_VALUES_2 ADDRESS 0x057C R
IPA_IPV4_NAT_INIT_VALUES_2 RESET_VALUE 0x00000000
	IP_V4_NAT_INIT_INDEX_TABLE_ADDR BIT[31:0]

IPA_IPV4_NAT_INIT_VALUES_3 ADDRESS 0x0580 R
IPA_IPV4_NAT_INIT_VALUES_3 RESET_VALUE 0x00000000
	IP_V4_NAT_INIT_INDEX_TABLE_EXP_ADDR BIT[31:0]

IPA_IPV4_NAT_INIT_VALUES_4 ADDRESS 0x0584 R
IPA_IPV4_NAT_INIT_VALUES_4 RESET_VALUE 0x00000000
	IP_V4_NAT_INIT_SIZE_EXP_TABLES BIT[29:20]
	IP_V4_NAT_INIT_SIZE_BASE_TABLES BIT[19:8]
	IP_V4_NAT_INIT_INDEX_TABLE_EXP_ADDR_TYPE BIT[7]
	IP_V4_NAT_INIT_INDEX_TABLE_ADDR_TYPE BIT[6]
	IP_V4_NAT_INIT_EXP_RULES_ADDR_TYPE BIT[5]
	IP_V4_NAT_INIT_RULES_ADDR_TYPE BIT[4]
	IP_V4_NAT_INIT_TABLE_INDEX BIT[2:0]

IPA_IPV4_NAT_INIT_VALUES_5 ADDRESS 0x0588 R
IPA_IPV4_NAT_INIT_VALUES_5 RESET_VALUE 0x00000000
	IP_V4_NAT_INIT_PUBLIC_IP_ADDR BIT[31:0]

IPA_IPV4_ROUTE_INIT_VALUES_0 ADDRESS 0x058C R
IPA_IPV4_ROUTE_INIT_VALUES_0 RESET_VALUE 0x00000000
	IP_V4_ROUTE_INIT_RULES_ADDR BIT[31:0]

IPA_IPV4_ROUTE_INIT_VALUES_1 ADDRESS 0x0590 R
IPA_IPV4_ROUTE_INIT_VALUES_1 RESET_VALUE 0x00000000
	IP_V4_ROUTE_INIT_ADDR BIT[27:12]
	IP_V4_ROUTE_INIT_RULES_SIZE BIT[11:0]

IPA_IPV6_ROUTE_INIT_VALUES_0 ADDRESS 0x0594 R
IPA_IPV6_ROUTE_INIT_VALUES_0 RESET_VALUE 0x00000000
	IP_V6_ROUTE_INIT_RULES_ADDR BIT[31:0]

IPA_IPV6_ROUTE_INIT_VALUES_1 ADDRESS 0x0598 R
IPA_IPV6_ROUTE_INIT_VALUES_1 RESET_VALUE 0x00000000
	IP_V6_ROUTE_INIT_ADDR BIT[31:16]
	IP_V6_ROUTE_INIT_RULES_SIZE BIT[15:0]

IPA_HDR_INIT_LOCAL_VALUES_0 ADDRESS 0x059C R
IPA_HDR_INIT_LOCAL_VALUES_0 RESET_VALUE 0x00000000
	HDR_INIT_LOCAL_HDR_TABLE_ADDR BIT[31:0]

IPA_HDR_INIT_LOCAL_VALUES_1 ADDRESS 0x05A4 R
IPA_HDR_INIT_LOCAL_VALUES_1 RESET_VALUE 0x00000000
	HDR_INIT_LOCAL_HDR_ADDR BIT[27:12]
	HDR_INIT_LOCAL_HDR_TABLE_SIZE BIT[11:0]

IPA_HDR_INIT_SYSTEM_VALUES ADDRESS 0x05A8 R
IPA_HDR_INIT_SYSTEM_VALUES RESET_VALUE 0x00000000
	HDR_INIT_SYSTEM_HDR_TABLE_ADDR BIT[31:0]

IPA_IMM_CMD_ACCESS_PIPE_VALUES ADDRESS 0x05AC R
IPA_IMM_CMD_ACCESS_PIPE_VALUES RESET_VALUE 0x00000000
	IMM_CMD_GEN_PIPE BIT[28:24]
	IMM_CMD_HDRI_PIPE BIT[20:16]
	IMM_CMD_NAT_PIPE BIT[12:8]
	IMM_CMD_FILTER_ROUTER_PIPE BIT[4:0]

IPA_BCR ADDRESS 0x05B0 RW
IPA_BCR RESET_VALUE 0x00000000
	BCR_PKT_STTS_WITH_FRAG_RULE_INDEX BIT[20]
	BCR_PACKET_INIT_STREAM_ID_STTS_EN BIT[19]
	BCR_RX_OVERFLOW_ENABLE BIT[18]
	BCR_IPH_PKT_PARSER_EXCEPTIONS_IPH_BYPASS_EN BIT[17]
	BCR_TX_USING_BRESP BIT[15]
	BCR_BLIND_CHECKSUM_NAT_FIX_EN BIT[14]
	BCR_PKT_SYNC_NO_SECTOR_ASSIGN_ON_LAST BIT[13]
	BCR_PKT_SYNC_NEW_STAGES_EN BIT[12]
	BCR_IPA_STATUS_FILTER_RULE_IDX_EXT_FIELD BIT[11]
	BCR_IPA_PROC_IPH_FILTER_INPUTS_FROM_PKT_PARSER BIT[10]
	BCR_IPH_PKT_PARSER_EXCEPTIONS BIT[9]
	BCR_ENABLE_PKT_PROC_CNTXT BIT[8]
	BCR_IPA_UC_IRQ_COAL_QMB_PENDING_TRANS BIT[7]
	BCR_IPA_A5_MUX_WITH_TIMESTAMP BIT[6]
	BCR_IPA_PROC_IPH_FILTER_SIGNED_OFFSET BIT[5]
	BCR_TX_DROP_PRIORITY_ON_TRANS_PKT BIT[4]
	BCR_PIPE_EMPTY_WHEN_PTX_IDLE_EN BIT[3]
	BCR_PTX_WAIT_EMPTY_STTS_BUFFER_EN BIT[2]
	BCR_PIPE_EMPTY_WHEN_UNOCCUPIED_EN BIT[1]
	BCR_DISABLE_IP_CHECKS_PKT_INIT_EX BIT[0]

IPA_MVS ADDRESS 0x05B4 RW
IPA_MVS RESET_VALUE 0x00000000
	IPA_GCC_COLLAPSE_EN BIT[0]

IPA_YELLOW_MARKER_ABOVE ADDRESS 0x05B8 R
IPA_YELLOW_MARKER_ABOVE RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_YELLOW_MARKER_ABOVE_EN ADDRESS 0x05BC RW
IPA_YELLOW_MARKER_ABOVE_EN RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_YELLOW_MARKER_ABOVE_CLR ADDRESS 0x05C0 W
IPA_YELLOW_MARKER_ABOVE_CLR RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_RED_MARKER_ABOVE ADDRESS 0x05C4 R
IPA_RED_MARKER_ABOVE RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_RED_MARKER_ABOVE_EN ADDRESS 0x05C8 RW
IPA_RED_MARKER_ABOVE_EN RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_RED_MARKER_ABOVE_CLR ADDRESS 0x05CC W
IPA_RED_MARKER_ABOVE_CLR RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_FRAG_VALUES ADDRESS 0x05D0 RW
IPA_FRAG_VALUES RESET_VALUE 0x000008E0
	IPA_FRAG_FAIRNESS_ODD BIT[24]
	IPA_FRAG_FAIRNESS_CNT BIT[23:20]
	IPA_FRAG_FAIRNESS_REG BIT[17:12]
	IPA_FRAG_RAM_LAST_ADDR BIT[11:0]

IPA_BAM_ACTIVATED_PORTS ADDRESS 0x05D4 R
IPA_BAM_ACTIVATED_PORTS RESET_VALUE 0x00000000
	ENDPOINTS BIT[19:0]

IPA_SYS_PKT_PROC_CNTXT_BASE ADDRESS 0x05D8 RW
IPA_SYS_PKT_PROC_CNTXT_BASE RESET_VALUE 0x00000000
	ADDR BIT[31:3]
	ZERO BIT[2:0]

IPA_LOCAL_PKT_PROC_CNTXT_BASE ADDRESS 0x05E0 RW
IPA_LOCAL_PKT_PROC_CNTXT_BASE RESET_VALUE 0x00000000
	ADDR BIT[14:3]
	ZERO BIT[2:0]

IPA_SCND_FRAG_VALUES ADDRESS 0x05E4 RW
IPA_SCND_FRAG_VALUES RESET_VALUE 0x00000908
	IPA_SCND_FRAG_FAIRNESS_ODD BIT[24]
	IPA_SCND_FRAG_FAIRNESS_CNT BIT[23:20]
	IPA_SCND_FRAG_FAIRNESS_REG BIT[17:12]
	IPA_SCND_FRAG_RAM_LAST_ADDR BIT[11:0]

IPA_COUNTER_CFG ADDRESS 0x05E8 RW
IPA_COUNTER_CFG RESET_VALUE 0x000001FF
	AGGR_GRANULARITY BIT[8:4]
	EOT_COAL_GRANULARITY BIT[3:0]

IPA_UCP_RESUME ADDRESS 0x05EC W
IPA_UCP_RESUME RESET_VALUE 0x00000000
	IPA_UCP_RESUME_DEST_PIPE_VALUE BIT[12:8]
	IPA_UCP_RESUME_BLIND_CHECKSUM_INVALIDATE BIT[7]
	IPA_UCP_RESUME_BLIND_CHECKSUM_FIX_EN BIT[6]
	IPA_UCP_RESUME_TPORT_CHECKSUM_FIX_EN BIT[5]
	IPA_UCP_RESUME_IP_CHECKSUM_FIX_EN BIT[4]
	IPA_UCP_RESUME_DEST_PIPE_OVERRIDE BIT[2]
	IPA_UCP_RESUME_IPH_SCND_EN BIT[1]

IPA_PROC_UCP_CFG ADDRESS 0x05F0 RW
IPA_PROC_UCP_CFG RESET_VALUE 0x00000000
	IPA_UCP_BLIND_INVALIDATE_TPORT_OFFSET_DISABLE BIT[1]
	IPA_UCP_IRQ_SW_EVENTS_UC_MUX_EN BIT[0]

IPA_UC_PKT_PROCESS_BASE_ADDR_0 ADDRESS 0x05F4 RW
IPA_UC_PKT_PROCESS_BASE_ADDR_0 RESET_VALUE 0x00000000
	IPA_UC_PKT_PROCESS_PKT_BASE BIT[31:16]
	IPA_UC_PKT_PROCESS_CONTEXT_BASE BIT[15:0]

IPA_UC_PKT_PROCESS_BASE_ADDR_1 ADDRESS 0x05F8 RW
IPA_UC_PKT_PROCESS_BASE_ADDR_1 RESET_VALUE 0x00000000
	IPA_UC_PKT_PROCESS_HDR_BASE BIT[15:0]

IPA_PROC_PKT_SYNC_PARAMS_0_SLOT_n(n):(0)-(4) ARRAY 0x00000800+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_0_SLOT_0 ADDRESS 0x0800 R
IPA_PROC_PKT_SYNC_PARAMS_0_SLOT_0 RESET_VALUE 0x00000000
	OPCODE BIT[31:24]
	DEST_PIPE BIT[21:16]
	SRC_PIPE BIT[12:8]
	IPH_SCND_ON BIT[7]
	UCP_ON BIT[6]
	MOVE_TO_UC BIT[5]
	EXCEPTION BIT[4]
	FRAG BIT[3]
	FIRST_FRAG BIT[2]
	ACTIVE_IMM_DATA_ONLY BIT[1]
	ACTIVE BIT[0]

IPA_PROC_PKT_SYNC_PARAMS_1_SLOT_n(n):(0)-(4) ARRAY 0x00000804+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_1_SLOT_0 ADDRESS 0x0804 R
IPA_PROC_PKT_SYNC_PARAMS_1_SLOT_0 RESET_VALUE 0x00000000
	REPLICATE BIT[27]
	TAG_VALID BIT[26]
	DCPH_VALID BIT[25]
	CS_DISABLE BIT[24]
	PROTOCOL BIT[23:16]
	FLAGS BIT[13:8]
	METADATA BIT[7:0]

IPA_PROC_PKT_SYNC_PARAMS_2_SLOT_n(n):(0)-(4) ARRAY 0x00000808+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_2_SLOT_0 ADDRESS 0x0808 R
IPA_PROC_PKT_SYNC_PARAMS_2_SLOT_0 RESET_VALUE 0x00000000
	HDR_ADD_LEN BIT[27:20]
	HDR_ADD_OFST BIT[18:16]
	HDR_RMV_OFST BIT[13:4]
	HDR_ADD BIT[1]
	HDR_RMV BIT[0]

IPA_PROC_PKT_SYNC_PARAMS_3_SLOT_n(n):(0)-(4) ARRAY 0x0000080C+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_3_SLOT_0 ADDRESS 0x080C R
IPA_PROC_PKT_SYNC_PARAMS_3_SLOT_0 RESET_VALUE 0x00000000
	HDR_SCND_ADD_LEN BIT[27:20]
	HDR_SCND_RMV_OFST BIT[13:4]
	HDR_SCND_ADD BIT[1]
	HDR_SCND_RMV BIT[0]

IPA_PROC_PKT_SYNC_PARAMS_4_SLOT_n(n):(0)-(4) ARRAY 0x00000810+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_4_SLOT_0 ADDRESS 0x0810 R
IPA_PROC_PKT_SYNC_PARAMS_4_SLOT_0 RESET_VALUE 0x00000000
	PKT_LEN_REVISED BIT[31:16]
	PKT_LEN BIT[15:0]

IPA_PROC_PKT_SYNC_PARAMS_5_SLOT_n(n):(0)-(4) ARRAY 0x00000814+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_5_SLOT_0 ADDRESS 0x0814 R
IPA_PROC_PKT_SYNC_PARAMS_5_SLOT_0 RESET_VALUE 0x00000000
	VALID_DCPH_LEN BIT[31:16]
	VALID_FTCH_LEN BIT[15:0]

IPA_PROC_PKT_SYNC_PARAMS_6_SLOT_n(n):(0)-(4) ARRAY 0x00000818+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_6_SLOT_0 ADDRESS 0x0818 R
IPA_PROC_PKT_SYNC_PARAMS_6_SLOT_0 RESET_VALUE 0x00000000
	UCP_CMD_ID BIT[15:0]

IPA_PROC_PKT_SYNC_PARAMS_7_SLOT_n(n):(0)-(4) ARRAY 0x0000081C+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_7_SLOT_0 ADDRESS 0x081C R
IPA_PROC_PKT_SYNC_PARAMS_7_SLOT_0 RESET_VALUE 0x00000000
	UCP_CMD_PARAMS BIT[31:0]

IPA_PROC_PKT_SYNC_PARAMS_8_SLOT_n(n):(0)-(4) ARRAY 0x00000820+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_8_SLOT_0 ADDRESS 0x0820 R
IPA_PROC_PKT_SYNC_PARAMS_8_SLOT_0 RESET_VALUE 0x00000000
	IPH_FRAG_OFFSET BIT[26:18]
	IPH_PAYLOAD_OFFSET BIT[17:9]
	IPH_HDR_OFFSET BIT[8:0]

IPA_PROC_PKT_SYNC_PARAMS_9_SLOT_n(n):(0)-(4) ARRAY 0x00000824+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_9_SLOT_0 ADDRESS 0x0824 R
IPA_PROC_PKT_SYNC_PARAMS_9_SLOT_0 RESET_VALUE 0x00077777
	CS_BUFFER BIT[18:16]
	FRAG_STTS_BUFFER BIT[14:12]
	STTS_BUFFER BIT[10:8]
	HDRI_SCND_BUFFER BIT[6:4]
	HDRI_FRST_BUFFER BIT[2:0]

IPA_PROC_PKT_SYNC_PARAMS_10_SLOT_n(n):(0)-(4) ARRAY 0x00000828+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_10_SLOT_0 ADDRESS 0x0828 R
IPA_PROC_PKT_SYNC_PARAMS_10_SLOT_0 RESET_VALUE 0x000FFFFF
	PIPE_STAGE_STATE BIT[27:20]
	CURR_DCPH_RD_SECTOR BIT[19:16]
	CURR_DCPH_WR_SECTOR BIT[15:12]
	CURR_RD_SECTOR BIT[11:8]
	CURR_WR_SECTOR BIT[7:4]
	FIRST_SECTOR BIT[3:0]

IPA_PROC_PKT_SYNC_PARAMS_11_SLOT_n(n):(0)-(4) ARRAY 0x0000082C+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_11_SLOT_0 ADDRESS 0x082C R
IPA_PROC_PKT_SYNC_PARAMS_11_SLOT_0 RESET_VALUE 0x00000000
	RD_SECTOR_RESAMPLE BIT[24]
	RD_ADDR_LSBS BIT[20:12]
	WR_ADDR_LSBS BIT[8:0]

IPA_PROC_PKT_SYNC_PARAMS_12_SLOT_n(n):(0)-(4) ARRAY 0x00000830+0x40*n
IPA_PROC_PKT_SYNC_PARAMS_12_SLOT_0 ADDRESS 0x0830 R
IPA_PROC_PKT_SYNC_PARAMS_12_SLOT_0 RESET_VALUE 0x00000000
	DCPH_WR_SECTOR_RESAMPLE BIT[25]
	DCPH_RD_SECTOR_RESAMPLE BIT[24]
	DCPH_RD_ADDR_LSBS BIT[20:12]
	DCPH_WR_ADDR_LSBS BIT[8:0]

IPA_PROC_PKT_SYNC_PARAMS_GLOB_0 ADDRESS 0x3940 R
IPA_PROC_PKT_SYNC_PARAMS_GLOB_0 RESET_VALUE 0xFFFFFFFF
	SECTOR_NEXT_7 BIT[31:28]
	SECTOR_NEXT_6 BIT[27:24]
	SECTOR_NEXT_5 BIT[23:20]
	SECTOR_NEXT_4 BIT[19:16]
	SECTOR_NEXT_3 BIT[15:12]
	SECTOR_NEXT_2 BIT[11:8]
	SECTOR_NEXT_1 BIT[7:4]
	SECTOR_NEXT_0 BIT[3:0]

IPA_PROC_PKT_SYNC_PARAMS_GLOB_1 ADDRESS 0x3944 R
IPA_PROC_PKT_SYNC_PARAMS_GLOB_1 RESET_VALUE 0x0000F000
	LAST_SECTOR_ASSIGNED BIT[15:12]
	SECTOR_ASSIGN_INC_PEND BIT[9]
	SECTOR_ASSIGN_FIRST_PEND BIT[8]
	SECTOR_OCCUPIED BIT[7:0]

IPA_PROC_PKT_SYNC_PARAMS_GLOB_2 ADDRESS 0x3948 R
IPA_PROC_PKT_SYNC_PARAMS_GLOB_2 RESET_VALUE 0x00000000
	AGGR_STTS_BUFFER_OCCUPIED BIT[21]
	HDRI_REP_BUFFER_OCCUPIED BIT[20]
	CS_BUFFER_OCCUPIED BIT[19:16]
	FRAG_STTS_BUFFER_OCCUPIED BIT[15:12]
	STTS_BUFFER_OCCUPIED BIT[11:8]
	HDRI_SCND_BUFFER_OCCUPIED BIT[7:4]
	HDRI_FRST_BUFFER_OCCUPIED BIT[3:0]

IPA_PROC_PKT_SYNC_PARAMS_GLOB_3 ADDRESS 0x394C R
IPA_PROC_PKT_SYNC_PARAMS_GLOB_3 RESET_VALUE 0x00000000
	PTX_CURR_ID BIT[21:20]
	IPH_SCND_CURR_ID BIT[17:16]
	UCP_CURR_ID BIT[13:12]
	IPH_FRST_CURR_ID BIT[9:8]
	DCPH_CURR_ID BIT[5:4]
	FTCH_CURR_ID BIT[1:0]

IPA_ENDP_INIT_CTRL_n(n):(0)-(19) ARRAY 0x00000070+0x4*n
IPA_ENDP_INIT_CTRL_0 ADDRESS 0x0070 RW
IPA_ENDP_INIT_CTRL_0 RESET_VALUE 0x00000000
	ENDP_DELAY BIT[1]
	ENDP_SUSPEND BIT[0]

IPA_ENDP_INIT_CTRL_SCND_n(n):(0)-(19) ARRAY 0x00000690+0x4*n
IPA_ENDP_INIT_CTRL_SCND_0 ADDRESS 0x0690 RW
IPA_ENDP_INIT_CTRL_SCND_0 RESET_VALUE 0x00000000
	ENDP_DELAY BIT[1]

IPA_ENDP_INIT_CFG_n(n):(0)-(19) ARRAY 0x000000C0+0x4*n
IPA_ENDP_INIT_CFG_0 ADDRESS 0x00C0 RW
IPA_ENDP_INIT_CFG_0 RESET_VALUE 0x00000000
	CS_METADATA_HDR_OFFSET BIT[6:3]
	CS_OFFLOAD_EN BIT[2:1]
	FRAG_OFFLOAD_EN BIT[0]

IPA_ENDP_INIT_NAT_n(n):(0)-(19) ARRAY 0x00000120+0x4*n
IPA_ENDP_INIT_NAT_0 ADDRESS 0x0120 RW
IPA_ENDP_INIT_NAT_0 RESET_VALUE 0x00000000
	NAT_EN BIT[1:0]

IPA_ENDP_INIT_HDR_n(n):(0)-(19) ARRAY 0x00000170+0x4*n
IPA_ENDP_INIT_HDR_0 ADDRESS 0x0170 RW
IPA_ENDP_INIT_HDR_0 RESET_VALUE 0x00000000
	HDR_METADATA_REG_VALID BIT[28]
	HDR_LEN_INC_DEAGG_HDR BIT[27]
	HDR_A5_MUX BIT[26]
	HDR_OFST_PKT_SIZE BIT[25:20]
	HDR_OFST_PKT_SIZE_VALID BIT[19]
	HDR_ADDITIONAL_CONST_LEN BIT[18:13]
	HDR_OFST_METADATA BIT[12:7]
	HDR_OFST_METADATA_VALID BIT[6]
	HDR_LEN BIT[5:0]

IPA_ENDP_INIT_HDR_EXT_n(n):(0)-(19) ARRAY 0x000001C0+0x4*n
IPA_ENDP_INIT_HDR_EXT_0 ADDRESS 0x01C0 RW
IPA_ENDP_INIT_HDR_EXT_0 RESET_VALUE 0x00000001
	HDR_PAD_TO_ALIGNMENT BIT[13:10]
	HDR_TOTAL_LEN_OR_PAD_OFFSET BIT[9:4]
	HDR_PAYLOAD_LEN_INC_PADDING BIT[3]
	HDR_TOTAL_LEN_OR_PAD BIT[2]
	HDR_TOTAL_LEN_OR_PAD_VALID BIT[1]
	HDR_ENDIANESS BIT[0]

IPA_ENDP_INIT_HDR_METADATA_MASK_n(n):(0)-(19) ARRAY 0x00000220+0x4*n
IPA_ENDP_INIT_HDR_METADATA_MASK_0 ADDRESS 0x0220 RW
IPA_ENDP_INIT_HDR_METADATA_MASK_0 RESET_VALUE 0xFFFFFFFF
	METADATA_MASK BIT[31:0]

IPA_ENDP_INIT_HDR_METADATA_n(n):(0)-(19) ARRAY 0x00000270+0x4*n
IPA_ENDP_INIT_HDR_METADATA_0 ADDRESS 0x0270 RW
IPA_ENDP_INIT_HDR_METADATA_0 RESET_VALUE 0x00000000
	METADATA BIT[31:0]

IPA_ENDP_INIT_MODE_n(n):(0)-(19) ARRAY 0x000002C0+0x4*n
IPA_ENDP_INIT_MODE_0 ADDRESS 0x02C0 RW
IPA_ENDP_INIT_MODE_0 RESET_VALUE 0x00000000
	PIPE_REPLICATE_EN BIT[28]
	BYTE_THRESHOLD BIT[27:12]
	DEST_PIPE_INDEX BIT[8:4]
	MODE BIT[1:0]

IPA_ENDP_INIT_AGGR_n(n):(0)-(19) ARRAY 0x00000320+0x4*n
IPA_ENDP_INIT_AGGR_0 ADDRESS 0x0320 RW
IPA_ENDP_INIT_AGGR_0 RESET_VALUE 0x00000000
	AGGR_HARD_BYTE_LIMIT_ENABLE BIT[24]
	AGGR_FORCE_CLOSE BIT[22]
	AGGR_SW_EOF_ACTIVE BIT[21]
	AGGR_PKT_LIMIT BIT[20:15]
	AGGR_TIME_LIMIT BIT[14:10]
	AGGR_BYTE_LIMIT BIT[9:5]
	AGGR_TYPE BIT[4:2]
	AGGR_EN BIT[1:0]

IPA_ENDP_INIT_ROUTE_n(n):(0)-(19) ARRAY 0x00000370+0x4*n
IPA_ENDP_INIT_ROUTE_0 ADDRESS 0x0370 RW
IPA_ENDP_INIT_ROUTE_0 RESET_VALUE 0x00000000
	ROUTE_TABLE_INDEX BIT[4:0]

IPA_ENDP_INIT_HOL_BLOCK_EN_n(n):(0)-(19) ARRAY 0x000003C0+0x4*n
IPA_ENDP_INIT_HOL_BLOCK_EN_0 ADDRESS 0x03C0 RW
IPA_ENDP_INIT_HOL_BLOCK_EN_0 RESET_VALUE 0x00000000
	EN BIT[0]

IPA_ENDP_INIT_HOL_BLOCK_TIMER_n(n):(0)-(19) ARRAY 0x00000420+0x4*n
IPA_ENDP_INIT_HOL_BLOCK_TIMER_0 ADDRESS 0x0420 RW
IPA_ENDP_INIT_HOL_BLOCK_TIMER_0 RESET_VALUE 0x00000000
	TIMER BIT[31:0]

IPA_ENDP_INIT_DEAGGR_n(n):(0)-(19) ARRAY 0x00000470+0x4*n
IPA_ENDP_INIT_DEAGGR_0 ADDRESS 0x0470 RW
IPA_ENDP_INIT_DEAGGR_0 RESET_VALUE 0x00000000
	MAX_PACKET_LEN BIT[31:16]
	PACKET_OFFSET_LOCATION BIT[13:8]
	PACKET_OFFSET_VALID BIT[6]
	DEAGGR_HDR_LEN BIT[5:0]

IPA_ENDP_STATUS_n(n):(0)-(19) ARRAY 0x000004C0+0x4*n
IPA_ENDP_STATUS_0 ADDRESS 0x04C0 RW
IPA_ENDP_STATUS_0 RESET_VALUE 0x00000000
	STATUS_ENDP BIT[5:1]
	STATUS_EN BIT[0]

IPA_AGGR_FORCE_CLOSE ADDRESS 0x05A0 W
IPA_AGGR_FORCE_CLOSE RESET_VALUE 0x00000000
	AGGR_FORCE_CLOSE_PIPE_BITMAP BIT[19:0]

IPA_DEBUG_CNT_REG_n(n):(0)-(15) ARRAY 0x00000600+0x4*n
IPA_DEBUG_CNT_REG_0 ADDRESS 0x0600 R
IPA_DEBUG_CNT_REG_0 RESET_VALUE 0x00000000
	DBG_CNT_REG BIT[31:0]

IPA_DEBUG_CNT_CTRL_n(n):(0)-(15) ARRAY 0x00000640+0x4*n
IPA_DEBUG_CNT_CTRL_0 ADDRESS 0x0640 RW
IPA_DEBUG_CNT_CTRL_0 RESET_VALUE 0x00000000
	DBG_CNT_RULE_INDEX BIT[28:20]
	DBG_CNT_SOURCE_PIPE BIT[16:12]
	DBG_CNT_PRODUCT BIT[8]
	DBG_CNT_TYPE BIT[6:4]
		IPV4_FLTR VALUE 0x0
		IPV4_ROUT VALUE 0x1
		GENERAL VALUE 0x2
		IPV6_FLTR VALUE 0x4
		IPV6_ROUT VALUE 0x5
	DBG_CNT_EN BIT[0]

IPA_DEBUG_DATA_SEL ADDRESS 0x3028 RW
IPA_DEBUG_DATA_SEL RESET_VALUE 0x00000000
	UC_DAP_EN BIT[24]
	PIPE_SELECT BIT[20:16]
	INTERNAL_BLOCK_SELECT BIT[15:8]
	EXTERNAL_BLOCK_SELECT BIT[7:0]
		IPA_RX_DEBUGBUS VALUE 0x00
		IPA_TX_DEBUGBUS VALUE 0x01
		IPA_PROC_IPH_FRST_FR_RT_DEBUGBUS VALUE 0x02
		IPA_PROC_IPH_FRST_HDRI_DEBUGBUS VALUE 0x03
		IPA_PROC_IPH_FRST_NAT_DEBUGBUS VALUE 0x04
		IPA_PROC_DEBUGBUS VALUE 0x05
		IPA_PROC_IPH_FRST_DEBUGBUS VALUE 0x06
		IPA_PROC_IPH_FRST_FRAG_DEBUGBUS VALUE 0x07
		IPA_MISC_DEBUGBUS VALUE 0x08
		IPA_AHB2AHB_DEBUGBUS VALUE 0x09
		IPA_MAXI2AXI_DEBUGBUS VALUE 0x0A
		IPA_PROC_DCPH_DEBUGBUS VALUE 0x0B
		IPA_CMDQ_ACKQ_DEBUGBUS VALUE 0x0C
		IPA_PROC_AGGR_DEBUGBUS VALUE 0x0D
		IPA_PROC_PKT_SYNC_DEBUGBUS VALUE 0x0E
		DEADBEAF VALUE 0x0F
		IPA_STTS_SNIFFER_DEBUGBUS VALUE 0x10
		IPA_PROC_IPH_SCND_FR_RT_DEBUGBUS VALUE 0x11
		IPA_PROC_IPH_SCND_HDRI_DEBUGBUS VALUE 0x12
		IPA_PROC_IPH_SCND_NAT_DEBUGBUS VALUE 0x13
		IPA_PROC_IPH_SCND_DEBUGBUS VALUE 0x14
		IPA_PROC_IPH_SCND_FRAG_DEBUGBUS VALUE 0x15
		IPA_PROC_UCP_DEBUGBUS VALUE 0x16

IPA_DEBUG_DATA ADDRESS 0x302C R
IPA_DEBUG_DATA RESET_VALUE 0x00000000
	DEBUG_DATA BIT[31:0]

IPA_TESTBUS_SEL ADDRESS 0x3030 RW
IPA_TESTBUS_SEL RESET_VALUE 0x00000000
	PIPE_SELECT BIT[24:20]
	INTERNAL_BLOCK_SELECT BIT[19:12]
	EXTERNAL_BLOCK_SELECT BIT[11:4]
		IPA_RX_TESTBUS VALUE 0x00
		IPA_TX_TESTBUS VALUE 0x01
		IPA_PROC_IPH_FRST_FR_RT_TESTBUS VALUE 0x02
		IPA_PROC_IPH_FRST_HDRI_TESTBUS VALUE 0x03
		IPA_PROC_IPH_FRST_NAT_TESTBUS VALUE 0x04
		IPA_PROC_TESTBUS VALUE 0x05
		IPA_PROC_IPH_FRST_TESTBUS VALUE 0x06
		IPA_PROC_IPH_FRST_FRAG_TESTBUS VALUE 0x07
		IPA_MISC_TESTBUS VALUE 0x08
		IPA_AHB2AHB_TESTBUS VALUE 0x09
		IPA_MAXI2AXI_TESTBUS VALUE 0x0A
		IPA_PROC_DCPH_TESTBUS VALUE 0x0B
		IPA_CMDQ_ACKQ_TESTBUS VALUE 0x0C
		IPA_PROC_AGGR_TESTBUS VALUE 0x0D
		IPA_PROC_PKT_SYNC_TESTBUS VALUE 0x0E
		DEADBEAF VALUE 0x0F
		IPA_STTS_SNIFFER_TESTBUS VALUE 0x10
		IPA_PROC_IPH_SCND_FR_RT_TESTBUS VALUE 0x11
		IPA_PROC_IPH_SCND_HDRI_TESTBUS VALUE 0x12
		IPA_PROC_IPH_SCND_NAT_TESTBUS VALUE 0x13
		IPA_PROC_IPH_SCND_TESTBUS VALUE 0x14
		IPA_PROC_IPH_SCND_FRAG_TESTBUS VALUE 0x15
		IPA_PROC_UCP_TESTBUS VALUE 0x16
	TESTBUS_EN BIT[0]

IPA_RX_PROC_CMDQ_CMD ADDRESS 0x3034 W
IPA_RX_PROC_CMDQ_CMD RESET_VALUE 0x00000000
	RELEASE_WR_PKT BIT[5]
	RELEASE_RD_PKT BIT[4]
	RELEASE_WR_CMD BIT[3]
	RELEASE_RD_CMD BIT[2]
	POP_CMD BIT[1]
	WRITE_CMD BIT[0]

IPA_RX_PROC_CMDQ_CFG ADDRESS 0x3038 RW
IPA_RX_PROC_CMDQ_CFG RESET_VALUE 0x00000000
	BLOCK_WR BIT[1]
	BLOCK_RD BIT[0]

IPA_RX_PROC_CMDQ_DATA_WR_0 ADDRESS 0x303C RW
IPA_RX_PROC_CMDQ_DATA_WR_0 RESET_VALUE 0x00000000
	RX_SRC_LEN_F BIT[31:16]
	RX_PACKET_LEN_F BIT[15:0]

IPA_RX_PROC_CMDQ_DATA_WR_1 ADDRESS 0x3040 RW
IPA_RX_PROC_CMDQ_DATA_WR_1 RESET_VALUE 0x00000000
	RX_SRC_ADDR_F_LSB BIT[31:16]
	RX_FLAGS_F BIT[15:10]
	RX_ORDER_F BIT[9:8]
	RX_SRC_PIPE_F BIT[7:0]

IPA_RX_PROC_CMDQ_DATA_WR_2 ADDRESS 0x3044 RW
IPA_RX_PROC_CMDQ_DATA_WR_2 RESET_VALUE 0x00000000
	RX_MBIM_METADATA_F BIT[31:24]
	RX_OPCODE_F BIT[23:16]
	RX_SRC_ADDR_F_MSB BIT[15:0]

IPA_RX_PROC_CMDQ_DATA_RD_0 ADDRESS 0x3048 R
IPA_RX_PROC_CMDQ_DATA_RD_0 RESET_VALUE 0xXXXXXXXX
	RX_SRC_LEN_F BIT[31:16]
	RX_PACKET_LEN_F BIT[15:0]

IPA_RX_PROC_CMDQ_DATA_RD_1 ADDRESS 0x304C R
IPA_RX_PROC_CMDQ_DATA_RD_1 RESET_VALUE 0xXXXXXXXX
	RX_SRC_ADDR_F_LSB BIT[31:16]
	RX_FLAGS_F BIT[15:10]
	RX_ORDER_F BIT[9:8]
	RX_SRC_PIPE_F BIT[7:0]

IPA_RX_PROC_CMDQ_DATA_RD_2 ADDRESS 0x3050 R
IPA_RX_PROC_CMDQ_DATA_RD_2 RESET_VALUE 0xXXXXXXXX
	RX_MBIM_METADATA_F BIT[31:24]
	RX_OPCODE_F BIT[23:16]
	RX_SRC_ADDR_F_MSB BIT[15:0]

IPA_RX_PROC_CMDQ_STATUS ADDRESS 0x3054 R
IPA_RX_PROC_CMDQ_STATUS RESET_VALUE 0x00000803
	CMDQ_DEPTH BIT[11:8]
	CMDQ_COUNT BIT[7:4]
	CMDQ_FULL BIT[2]
	CMDQ_EMPTY BIT[1]
	STATUS BIT[0]

IPA_PROC_TX_CMDQ_CMD ADDRESS 0x3058 W
IPA_PROC_TX_CMDQ_CMD RESET_VALUE 0x00000000
	RELEASE_WR_PKT BIT[5]
	RELEASE_RD_PKT BIT[4]
	RELEASE_WR_CMD BIT[3]
	RELEASE_RD_CMD BIT[2]
	POP_CMD BIT[1]
	WRITE_CMD BIT[0]

IPA_PROC_TX_CMDQ_CFG ADDRESS 0x305C RW
IPA_PROC_TX_CMDQ_CFG RESET_VALUE 0x00000000
	BLOCK_WR BIT[1]
	BLOCK_RD BIT[0]

IPA_PROC_TX_CMDQ_DATA_WR_0 ADDRESS 0x3060 RW
IPA_PROC_TX_CMDQ_DATA_WR_0 RESET_VALUE 0x00000000
	TX_DEST_LEN_F BIT[31:16]
	TX_PACKET_LEN_F BIT[15:0]

IPA_PROC_TX_CMDQ_DATA_WR_1 ADDRESS 0x3064 RW
IPA_PROC_TX_CMDQ_DATA_WR_1 RESET_VALUE 0x00000000
	TX_DEST_ADDR_F BIT[31:16]
	TX_FLAGS_F BIT[15:10]
	TX_ORDER_F BIT[9:8]
	TX_DEST_PIPE_F BIT[7:0]

IPA_PROC_TX_CMDQ_DATA_RD_0 ADDRESS 0x3068 R
IPA_PROC_TX_CMDQ_DATA_RD_0 RESET_VALUE 0xXXXXXXXX
	TX_DEST_LEN_F BIT[31:16]
	TX_PACKET_LEN_F BIT[15:0]

IPA_PROC_TX_CMDQ_DATA_RD_1 ADDRESS 0x306C R
IPA_PROC_TX_CMDQ_DATA_RD_1 RESET_VALUE 0xXXXXXXXX
	TX_DEST_ADDR_F BIT[31:16]
	TX_FLAGS_F BIT[15:10]
	TX_ORDER_F BIT[9:8]
	TX_DEST_PIPE_F BIT[7:0]

IPA_PROC_TX_CMDQ_STATUS ADDRESS 0x3070 R
IPA_PROC_TX_CMDQ_STATUS RESET_VALUE 0x00000803
	CMDQ_DEPTH BIT[11:8]
	CMDQ_COUNT BIT[7:4]
	CMDQ_FULL BIT[2]
	CMDQ_EMPTY BIT[1]
	STATUS BIT[0]

IPA_PROC_RX_ACKQ_CMD ADDRESS 0x3100 W
IPA_PROC_RX_ACKQ_CMD RESET_VALUE 0x00000000
	RELEASE_WR_CMD BIT[3]
	RELEASE_RD_CMD BIT[2]
	POP_CMD BIT[1]
	WRITE_CMD BIT[0]

IPA_PROC_RX_ACKQ_CFG ADDRESS 0x3104 RW
IPA_PROC_RX_ACKQ_CFG RESET_VALUE 0x00000000
	BLOCK_WR BIT[1]
	BLOCK_RD BIT[0]

IPA_PROC_RX_ACKQ_DATA_WR_0 ADDRESS 0x3108 RW
IPA_PROC_RX_ACKQ_DATA_WR_0 RESET_VALUE 0x00000000
	ACK_VALUE2_TYPE BIT[31:28]
	ACK_VALUE1_TYPE BIT[27:24]
	ACK_VALUE2 BIT[23:16]
	ACK_VALUE1 BIT[15:0]

IPA_PROC_RX_ACKQ_DATA_RD_0 ADDRESS 0x310C R
IPA_PROC_RX_ACKQ_DATA_RD_0 RESET_VALUE 0x00000000
	ACK_VALUE2_TYPE BIT[31:28]
	ACK_VALUE1_TYPE BIT[27:24]
	ACK_VALUE2 BIT[23:16]
	ACK_VALUE1 BIT[15:0]

IPA_PROC_RX_ACKQ_STATUS ADDRESS 0x3110 R
IPA_PROC_RX_ACKQ_STATUS RESET_VALUE 0x00000803
	ACKQ_DEPTH BIT[11:8]
	ACKQ_COUNT BIT[7:4]
	ACKQ_FULL BIT[2]
	ACKQ_EMPTY BIT[1]
	STATUS BIT[0]

IPA_TX_PROC_ACKQ_CMD ADDRESS 0x3114 W
IPA_TX_PROC_ACKQ_CMD RESET_VALUE 0x00000000
	RELEASE_WR_CMD BIT[3]
	RELEASE_RD_CMD BIT[2]
	POP_CMD BIT[1]
	WRITE_CMD BIT[0]

IPA_TX_PROC_ACKQ_CFG ADDRESS 0x3118 RW
IPA_TX_PROC_ACKQ_CFG RESET_VALUE 0x00000000
	BLOCK_WR BIT[1]
	BLOCK_RD BIT[0]

IPA_TX_PROC_ACKQ_DATA_WR_0 ADDRESS 0x311C RW
IPA_TX_PROC_ACKQ_DATA_WR_0 RESET_VALUE 0x00000000
	ACK_VALUE2_TYPE BIT[31:28]
	ACK_VALUE1_TYPE BIT[27:24]
	ACK_VALUE2 BIT[23:16]
	ACK_VALUE1 BIT[15:0]

IPA_TX_PROC_ACKQ_DATA_RD_0 ADDRESS 0x3120 R
IPA_TX_PROC_ACKQ_DATA_RD_0 RESET_VALUE 0x00000000
	ACK_VALUE2_TYPE BIT[31:28]
	ACK_VALUE1_TYPE BIT[27:24]
	ACK_VALUE2 BIT[23:16]
	ACK_VALUE1 BIT[15:0]

IPA_TX_PROC_ACKQ_STATUS ADDRESS 0x3124 R
IPA_TX_PROC_ACKQ_STATUS RESET_VALUE 0x00000803
	ACKQ_DEPTH BIT[11:8]
	ACKQ_COUNT BIT[7:4]
	ACKQ_FULL BIT[2]
	ACKQ_EMPTY BIT[1]
	STATUS BIT[0]

IPA_UC_PROC_RX_CMDQ_CMD ADDRESS 0x3128 W
IPA_UC_PROC_RX_CMDQ_CMD RESET_VALUE 0x00000000
	RELEASE_WR_PKT BIT[5]
	RELEASE_RD_PKT BIT[4]
	RELEASE_WR_CMD BIT[3]
	RELEASE_RD_CMD BIT[2]
	POP_CMD BIT[1]
	WRITE_CMD BIT[0]

IPA_UC_PROC_RX_CMDQ_CFG ADDRESS 0x312C RW
IPA_UC_PROC_RX_CMDQ_CFG RESET_VALUE 0x00000000
	BLOCK_WR BIT[1]
	BLOCK_RD BIT[0]

IPA_UC_PROC_RX_CMDQ_DATA_WR_0 ADDRESS 0x3130 RW
IPA_UC_PROC_RX_CMDQ_DATA_WR_0 RESET_VALUE 0x00000000
	RX_SRC_LEN_F BIT[31:16]
	RX_PACKET_LEN_F BIT[15:0]

IPA_UC_PROC_RX_CMDQ_DATA_WR_1 ADDRESS 0x3134 RW
IPA_UC_PROC_RX_CMDQ_DATA_WR_1 RESET_VALUE 0x00000000
	RX_SRC_ADDR_F_LSB BIT[31:16]
	RX_FLAGS_F BIT[15:10]
	RX_ORDER_F BIT[9:8]
	RX_SRC_PIPE_F BIT[7:0]

IPA_UC_PROC_RX_CMDQ_DATA_WR_2 ADDRESS 0x3138 RW
IPA_UC_PROC_RX_CMDQ_DATA_WR_2 RESET_VALUE 0x00000000
	RX_MBIM_METADATA_F BIT[31:24]
	RX_OPCODE_F BIT[23:16]
	RX_SRC_ADDR_F_MSB BIT[15:0]

IPA_UC_PROC_RX_CMDQ_DATA_RD_0 ADDRESS 0x313C R
IPA_UC_PROC_RX_CMDQ_DATA_RD_0 RESET_VALUE 0xXXXXXXXX
	RX_SRC_LEN_F BIT[31:16]
	RX_PACKET_LEN_F BIT[15:0]

IPA_UC_PROC_RX_CMDQ_DATA_RD_1 ADDRESS 0x3140 R
IPA_UC_PROC_RX_CMDQ_DATA_RD_1 RESET_VALUE 0xXXXXXXXX
	RX_SRC_ADDR_F_LSB BIT[31:16]
	RX_FLAGS_F BIT[15:10]
	RX_ORDER_F BIT[9:8]
	RX_SRC_PIPE_F BIT[7:0]

IPA_UC_PROC_RX_CMDQ_DATA_RD_2 ADDRESS 0x3144 R
IPA_UC_PROC_RX_CMDQ_DATA_RD_2 RESET_VALUE 0xXXXXXXXX
	RX_MBIM_METADATA_F BIT[31:24]
	RX_OPCODE_F BIT[23:16]
	RX_SRC_ADDR_F_MSB BIT[15:0]

IPA_UC_PROC_RX_CMDQ_STATUS ADDRESS 0x3148 R
IPA_UC_PROC_RX_CMDQ_STATUS RESET_VALUE 0x00000803
	CMDQ_DEPTH BIT[11:8]
	CMDQ_COUNT BIT[7:4]
	CMDQ_FULL BIT[2]
	CMDQ_EMPTY BIT[1]
	STATUS BIT[0]

IPA_UC_PROC_TX_CMDQ_CMD ADDRESS 0x314C W
IPA_UC_PROC_TX_CMDQ_CMD RESET_VALUE 0x00000000
	RELEASE_WR_PKT BIT[5]
	RELEASE_RD_PKT BIT[4]
	RELEASE_WR_CMD BIT[3]
	RELEASE_RD_CMD BIT[2]
	POP_CMD BIT[1]
	WRITE_CMD BIT[0]

IPA_UC_PROC_TX_CMDQ_CFG ADDRESS 0x3150 RW
IPA_UC_PROC_TX_CMDQ_CFG RESET_VALUE 0x00000000
	BLOCK_WR BIT[1]
	BLOCK_RD BIT[0]

IPA_UC_PROC_TX_CMDQ_DATA_WR_0 ADDRESS 0x3154 RW
IPA_UC_PROC_TX_CMDQ_DATA_WR_0 RESET_VALUE 0x00000000
	TX_DEST_LEN_F BIT[31:16]
	TX_PACKET_LEN_F BIT[15:0]

IPA_UC_PROC_TX_CMDQ_DATA_WR_1 ADDRESS 0x3158 RW
IPA_UC_PROC_TX_CMDQ_DATA_WR_1 RESET_VALUE 0x00000000
	TX_DEST_ADDR_F BIT[31:16]
	TX_FLAGS_F BIT[15:10]
	TX_ORDER_F BIT[9:8]
	TX_DEST_PIPE_F BIT[7:0]

IPA_UC_PROC_TX_CMDQ_DATA_RD_0 ADDRESS 0x315C R
IPA_UC_PROC_TX_CMDQ_DATA_RD_0 RESET_VALUE 0xXXXXXXXX
	TX_DEST_LEN_F BIT[31:16]
	TX_PACKET_LEN_F BIT[15:0]

IPA_UC_PROC_TX_CMDQ_DATA_RD_1 ADDRESS 0x3160 R
IPA_UC_PROC_TX_CMDQ_DATA_RD_1 RESET_VALUE 0xXXXXXXXX
	TX_DEST_ADDR_F BIT[31:16]
	TX_FLAGS_F BIT[15:10]
	TX_ORDER_F BIT[9:8]
	TX_DEST_PIPE_F BIT[7:0]

IPA_UC_PROC_TX_CMDQ_STATUS ADDRESS 0x3164 R
IPA_UC_PROC_TX_CMDQ_STATUS RESET_VALUE 0x00000803
	CMDQ_DEPTH BIT[11:8]
	CMDQ_COUNT BIT[7:4]
	CMDQ_FULL BIT[2]
	CMDQ_EMPTY BIT[1]
	STATUS BIT[0]

IPA_PROC_UC_CMDQ_CMD ADDRESS 0x3168 W
IPA_PROC_UC_CMDQ_CMD RESET_VALUE 0x00000000
	RELEASE_WR_PKT BIT[5]
	RELEASE_RD_PKT BIT[4]
	RELEASE_WR_CMD BIT[3]
	RELEASE_RD_CMD BIT[2]
	POP_CMD BIT[1]
	WRITE_CMD BIT[0]

IPA_PROC_UC_CMDQ_CFG ADDRESS 0x316C RW
IPA_PROC_UC_CMDQ_CFG RESET_VALUE 0x00000000
	BLOCK_WR BIT[1]
	BLOCK_RD BIT[0]

IPA_PROC_UC_CMDQ_DATA_WR_0 ADDRESS 0x3170 RW
IPA_PROC_UC_CMDQ_DATA_WR_0 RESET_VALUE 0x00000000
	TX_DEST_LEN_F BIT[31:16]
	TX_PACKET_LEN_F BIT[15:0]

IPA_PROC_UC_CMDQ_DATA_WR_1 ADDRESS 0x3174 RW
IPA_PROC_UC_CMDQ_DATA_WR_1 RESET_VALUE 0x00000000
	TX_DEST_ADDR_F BIT[31:16]
	TX_FLAGS_F BIT[15:10]
	TX_ORDER_F BIT[9:8]
	TX_DEST_PIPE_F BIT[7:0]

IPA_PROC_UC_CMDQ_DATA_RD_0 ADDRESS 0x3178 R
IPA_PROC_UC_CMDQ_DATA_RD_0 RESET_VALUE 0xXXXXXXXX
	TX_DEST_LEN_F BIT[31:16]
	TX_PACKET_LEN_F BIT[15:0]

IPA_PROC_UC_CMDQ_DATA_RD_1 ADDRESS 0x317C R
IPA_PROC_UC_CMDQ_DATA_RD_1 RESET_VALUE 0xXXXXXXXX
	TX_DEST_ADDR_F BIT[31:16]
	TX_FLAGS_F BIT[15:10]
	TX_ORDER_F BIT[9:8]
	TX_DEST_PIPE_F BIT[7:0]

IPA_PROC_UC_CMDQ_STATUS ADDRESS 0x3180 R
IPA_PROC_UC_CMDQ_STATUS RESET_VALUE 0x00000803
	CMDQ_DEPTH BIT[11:8]
	CMDQ_COUNT BIT[7:4]
	CMDQ_FULL BIT[2]
	CMDQ_EMPTY BIT[1]
	STATUS BIT[0]

IPA_UC_PROC_ACKQ_CMD ADDRESS 0x3184 W
IPA_UC_PROC_ACKQ_CMD RESET_VALUE 0x00000000
	RELEASE_WR_CMD BIT[3]
	RELEASE_RD_CMD BIT[2]
	POP_CMD BIT[1]
	WRITE_CMD BIT[0]

IPA_UC_PROC_ACKQ_CFG ADDRESS 0x3188 RW
IPA_UC_PROC_ACKQ_CFG RESET_VALUE 0x00000000
	BLOCK_WR BIT[1]
	BLOCK_RD BIT[0]

IPA_UC_PROC_ACKQ_DATA_WR_0 ADDRESS 0x318C RW
IPA_UC_PROC_ACKQ_DATA_WR_0 RESET_VALUE 0x00000000
	ACK_VALUE2_TYPE BIT[31:28]
	ACK_VALUE1_TYPE BIT[27:24]
	ACK_VALUE2 BIT[23:16]
	ACK_VALUE1 BIT[15:0]

IPA_UC_PROC_ACKQ_DATA_RD_0 ADDRESS 0x3190 R
IPA_UC_PROC_ACKQ_DATA_RD_0 RESET_VALUE 0x00000000
	ACK_VALUE2_TYPE BIT[31:28]
	ACK_VALUE1_TYPE BIT[27:24]
	ACK_VALUE2 BIT[23:16]
	ACK_VALUE1 BIT[15:0]

IPA_UC_PROC_ACKQ_STATUS ADDRESS 0x3194 R
IPA_UC_PROC_ACKQ_STATUS RESET_VALUE 0x00000803
	ACKQ_DEPTH BIT[11:8]
	ACKQ_COUNT BIT[7:4]
	ACKQ_FULL BIT[2]
	ACKQ_EMPTY BIT[1]
	STATUS BIT[0]

IPA_PROC_UC_ACKQ_CMD ADDRESS 0x3198 W
IPA_PROC_UC_ACKQ_CMD RESET_VALUE 0x00000000
	RELEASE_WR_CMD BIT[3]
	RELEASE_RD_CMD BIT[2]
	POP_CMD BIT[1]
	WRITE_CMD BIT[0]

IPA_PROC_UC_ACKQ_CFG ADDRESS 0x319C RW
IPA_PROC_UC_ACKQ_CFG RESET_VALUE 0x00000000
	BLOCK_WR BIT[1]
	BLOCK_RD BIT[0]

IPA_PROC_UC_ACKQ_DATA_WR_0 ADDRESS 0x31A0 RW
IPA_PROC_UC_ACKQ_DATA_WR_0 RESET_VALUE 0x00000000
	ACK_VALUE2_TYPE BIT[31:28]
	ACK_VALUE1_TYPE BIT[27:24]
	ACK_VALUE2 BIT[23:16]
	ACK_VALUE1 BIT[15:0]

IPA_PROC_UC_ACKQ_DATA_RD_0 ADDRESS 0x31A4 R
IPA_PROC_UC_ACKQ_DATA_RD_0 RESET_VALUE 0x00000000
	ACK_VALUE2_TYPE BIT[31:28]
	ACK_VALUE1_TYPE BIT[27:24]
	ACK_VALUE2 BIT[23:16]
	ACK_VALUE1 BIT[15:0]

IPA_PROC_UC_ACKQ_STATUS ADDRESS 0x31A8 R
IPA_PROC_UC_ACKQ_STATUS RESET_VALUE 0x00000803
	ACKQ_DEPTH BIT[11:8]
	ACKQ_COUNT BIT[7:4]
	ACKQ_FULL BIT[2]
	ACKQ_EMPTY BIT[1]
	STATUS BIT[0]

IPA_STEP_MODE_BREAKPOINTS ADDRESS 0x3074 RW
IPA_STEP_MODE_BREAKPOINTS RESET_VALUE 0x00000000
	HW_EN BIT[31:0]

IPA_STEP_MODE_STATUS ADDRESS 0x3078 R
IPA_STEP_MODE_STATUS RESET_VALUE 0x00000000
	HW_EN BIT[31:0]

IPA_STEP_MODE_GO ADDRESS 0x307C W
IPA_STEP_MODE_GO RESET_VALUE 0x00000000
	HW_EN BIT[31:0]

IPA_HW_EVENTS_CFG ADDRESS 0x3084 RW
IPA_HW_EVENTS_CFG RESET_VALUE 0x000001F0
	HW_EVENTS_IPH_SELECT BIT[12]
	RX_EVENTS_PIPE_SELECT BIT[8:4]
	HW_EVENTS_SELECT BIT[3:0]

IPA_REPLICATE ADDRESS 0x3088 RW
IPA_REPLICATE RESET_VALUE 0x00000000
	DATA_PATH_LOG_EN BIT[12]
	REPLICATE_PIPE BIT[6:2]
	REPLICATE_LENGTH BIT[1]
	REPLICATE_EN BIT[0]

IPA_LOG_BUF_STATUS_ADDR ADDRESS 0x20A0 RW
IPA_LOG_BUF_STATUS_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[31:0]

IPA_LOG_BUF_STATUS_WRITE_PTR ADDRESS 0x20A4 R
IPA_LOG_BUF_STATUS_WRITE_PTR RESET_VALUE 0x00000000
	WRITE_ADDR BIT[31:0]

IPA_LOG_BUF_STATUS_CFG ADDRESS 0x20A8 RW
IPA_LOG_BUF_STATUS_CFG RESET_VALUE 0x00000000
	ENABLE BIT[16]
	SIZE BIT[15:0]

IPA_LOG_BUF_STATUS_RAM_PTR ADDRESS 0x20AC R
IPA_LOG_BUF_STATUS_RAM_PTR RESET_VALUE 0x0XXX0XXX
	WRITE_PTR BIT[27:16]
	READ_PTR BIT[11:0]

IPA_LOG_BUF_HW_CMD_ADDR ADDRESS 0x30AC RW
IPA_LOG_BUF_HW_CMD_ADDR RESET_VALUE 0x00000000
	START_ADDR BIT[31:0]

IPA_LOG_BUF_HW_CMD_WRITE_PTR ADDRESS 0x30B0 R
IPA_LOG_BUF_HW_CMD_WRITE_PTR RESET_VALUE 0x00000000
	WRITR_ADDR BIT[31:0]

IPA_LOG_BUF_HW_CMD_CFG ADDRESS 0x30B4 RW
IPA_LOG_BUF_HW_CMD_CFG RESET_VALUE 0x00000000
	DIS_RX BIT[18]
	DIS_TX BIT[17]
	ENABLE BIT[16]
	SIZE BIT[15:0]

IPA_LOG_BUF_HW_CMD_RAM_PTR ADDRESS 0x30B8 R
IPA_LOG_BUF_HW_CMD_RAM_PTR RESET_VALUE 0x0XXX0XXX
	WRITE_PTR BIT[27:16]
	READ_PTR BIT[11:0]

IPA_LTE_DECIPH_INIT_VALUES_0 ADDRESS 0x20C0 R
IPA_LTE_DECIPH_INIT_VALUES_0 RESET_VALUE 0x00000000
	LTE_DECIPH_INIT_BEARER BIT[31:24]
	LTE_DECIPH_INIT_KEY_INDX BIT[23:19]
	LTE_DECIPH_INIT_ALGORITHM BIT[18:16]

IPA_LTE_DECIPH_INIT_VALUES_1 ADDRESS 0x20C4 R
IPA_LTE_DECIPH_INIT_VALUES_1 RESET_VALUE 0x00000000
	LTE_DECIPH_INIT_BEARER_SEL_F BIT[31]
	LTE_DECIPH_INIT_DIRECTION_F BIT[30]
	LTE_DECIPH_INIT_OFST_START_F BIT[29:16]
	LTE_DECIPH_INIT_OFST_KEYSTRM_F BIT[15:0]

IPA_SPARE_REG_1 ADDRESS 0x3090 RW
IPA_SPARE_REG_1 RESET_VALUE 0x00000000
	GENERAL_CONFIG BIT[31:0]

IPA_SPARE_REG_2 ADDRESS 0x3094 RW
IPA_SPARE_REG_2 RESET_VALUE 0x00000000
	GENERAL_CONFIG BIT[31:0]

IPA_SRAM_DIRECT_ACCESS_n(n):(0)-(10239) ARRAY 0x00005000+0x4*n
IPA_SRAM_DIRECT_ACCESS_0 ADDRESS 0x5000 RW
--PRAGMA OVERLAP
IPA_SRAM_DIRECT_ACCESS_0 RESET_VALUE 0xXXXXXXXX
	DATA_WORD BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.IPA_IPA_WRAPPER_BASE.IPA_UC (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.IPA_IPA_WRAPPER_BASE.IPA_UC' does not directly contain any register.
----------------------------------------------------------------------------------------

ipa_uc MODULE OFFSET=IPA_IPA_WRAPPER_BASE+0x00050000 MAX=IPA_IPA_WRAPPER_BASE+0x00063FFF APRE=IPA_IPA_UC_ APOST= SPRE=IPA_IPA_UC_ SPOST= BPRE=IPA_IPA_UC_ BPOST= ABPRE=IPA_IPA_UC_ ABPOST= FPRE=IPA_IPA_UC_ FPOST=

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.IPA_IPA_WRAPPER_BASE.IPA_UC.IPA_UC_RAM (level 3)
----------------------------------------------------------------------------------------
ipa_uc_ram MODULE OFFSET=IPA_IPA_WRAPPER_BASE+0x00050000 MAX=IPA_IPA_WRAPPER_BASE+0x00057FFF APRE=IPA_IPA_UC_ APOST= SPRE=IPA_IPA_UC_ SPOST= BPRE=IPA_IPA_UC_ BPOST= ABPRE=IPA_IPA_UC_ ABPOST= FPRE=IPA_IPA_UC_ FPOST=

IRAM_START ADDRESS 0x0000 RW
IRAM_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

DRAM_START ADDRESS 0x4000 RW
DRAM_START RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.IPA_IPA_WRAPPER_BASE.IPA_UC.IPA_UC_PER (level 3)
----------------------------------------------------------------------------------------
ipa_uc_per MODULE OFFSET=IPA_IPA_WRAPPER_BASE+0x00060000 MAX=IPA_IPA_WRAPPER_BASE+0x00061FFF APRE=IPA_IPA_UC_ APOST= SPRE=IPA_IPA_UC_ SPOST= BPRE=IPA_IPA_UC_ BPOST= ABPRE=IPA_IPA_UC_ ABPOST= FPRE=IPA_IPA_UC_ FPOST=

STATUS ADDRESS 0x0000 R
STATUS RESET_VALUE 0x00000000
	UC_ENABLE BIT[3]
	LOCKUP BIT[2]
	SLEEP BIT[1]
	SLEEPDEEP BIT[0]

CONTROL ADDRESS 0x0004 RW
CONTROL RESET_VALUE 0x00000F00
	UC_RAM_RD_CLI_CACHE_DIS BIT[27]
	IRAM_INTERLEAVING_MSB BIT[26]
	DRAM_INTERLEAVING_MSB BIT[25]
	WARMBOOT_DIS BIT[24]
	MBOX_DIS BIT[11:4]
	QMB_SNOC_BYPASS_DIS BIT[2]
	UC_DSMODE BIT[1]
	UC_ENABLE BIT[0]

BASE_ADDR ADDRESS 0x0008 RW
BASE_ADDR RESET_VALUE 0x07900000
	BASE BIT[31:19]
	ZERO BIT[18:0]

SYS_BUS_ATTRIB ADDRESS 0x000C RW
SYS_BUS_ATTRIB RESET_VALUE 0x00001002
	SHARED BIT[12]
	INNERSHARED BIT[8]
	NOALLOCATE BIT[4]
	MEMTYPE BIT[2:0]
		STRONGLY_ORDERED VALUE 0x0
		DEVICE VALUE 0x1
		NON_CACHEABLE VALUE 0x2
		COPYBACK_WRITEALLOCATE VALUE 0x3
		WRITETHROUGH_NOALLOCATE VALUE 0x6
		COPYBACK_NOALLOCATE VALUE 0x7

QMB_SYS_ADDR ADDRESS 0x0100 RW
QMB_SYS_ADDR RESET_VALUE 0x00000000
	ADDR BIT[31:0]

QMB_LOCAL_ADDR ADDRESS 0x0104 RW
QMB_LOCAL_ADDR RESET_VALUE 0x00000000
	IPA_ADDR BIT[16]
	ADDR BIT[14:0]

QMB_LENGTH ADDRESS 0x0108 RW
QMB_LENGTH RESET_VALUE 0x00000000
	LENGTH BIT[6:0]

QMB_TRIGGER ADDRESS 0x010C RW
QMB_TRIGGER RESET_VALUE 0x00000000
	POSTING BIT[5:4]
		DATA_POSTED VALUE 0x0
		RESP_POSTED VALUE 0x1
		DATA_COMPLETE VALUE 0x2
		RESP_COMPLETE VALUE 0x3
	DIRECTION BIT[0]
		READ VALUE 0x0
		WRITE VALUE 0x1

QMB_PENDING_TID ADDRESS 0x0110 R
QMB_PENDING_TID RESET_VALUE 0x00000000
	ERROR_SECURITY BIT[16]
	ERROR_MAX_COMP BIT[12]
	ERROR_MAX_OS BIT[8]
	ERROR_BUS BIT[4]
	TID BIT[2:0]

QMB_COMPLETED_RD_FIFO ADDRESS 0x0114 R
QMB_COMPLETED_RD_FIFO RESET_VALUE 0x00000000
	VALID BIT[8]
	ERROR BIT[4]
	TID BIT[2:0]

QMB_COMPLETED_RD_FIFO_PEEK ADDRESS 0x0118 R
QMB_COMPLETED_RD_FIFO_PEEK RESET_VALUE 0x00000000
	VALID BIT[8]
	ERROR BIT[4]
	TID BIT[2:0]

QMB_COMPLETED_WR_FIFO ADDRESS 0x011C R
QMB_COMPLETED_WR_FIFO RESET_VALUE 0x00000000
	VALID BIT[8]
	ERROR BIT[4]
	TID BIT[2:0]

QMB_COMPLETED_WR_FIFO_PEEK ADDRESS 0x0120 R
QMB_COMPLETED_WR_FIFO_PEEK RESET_VALUE 0x00000000
	VALID BIT[8]
	ERROR BIT[4]
	TID BIT[2:0]

QMB_MISC ADDRESS 0x0124 RW
QMB_MISC RESET_VALUE 0x01100000
	SWAP BIT[28]
	OOOWR BIT[24]
	OOORD BIT[20]
	WR_PRIORITY BIT[17:16]
	RD_PRIORITY BIT[13:12]
	USER BIT[9:0]

QMB_STATUS ADDRESS 0x0128 R
QMB_STATUS RESET_VALUE 0x00040008
	COMPLETED_WR_FIFO_FULL BIT[28]
	COMPLETED_WR_CNT BIT[27:24]
	OUTSTANDING_WR_CNT BIT[23:20]
	MAX_OUTSTANDING_WR BIT[19:16]
	COMPLETED_RD_FIFO_FULL BIT[12]
	COMPLETED_RD_CNT BIT[11:8]
	OUTSTANDING_RD_CNT BIT[7:4]
	MAX_OUTSTANDING_RD BIT[3:0]

QMB_BUS_ATTRIB ADDRESS 0x012C RW
QMB_BUS_ATTRIB RESET_VALUE 0x00001002
	SHARED BIT[12]
	INNERSHARED BIT[8]
	NOALLOCATE BIT[4]
	MEMTYPE BIT[2:0]
		STRONGLY_ORDERED VALUE 0x0
		DEVICE VALUE 0x1
		NON_CACHEABLE VALUE 0x2
		COPYBACK_WRITEALLOCATE VALUE 0x3
		WRITETHROUGH_NOALLOCATE VALUE 0x6
		COPYBACK_NOALLOCATE VALUE 0x7

MBOX_INT_STTS_n(n):(0)-(7) ARRAY 0x00000200+0x10*n
MBOX_INT_STTS_0 ADDRESS 0x0200 R
MBOX_INT_STTS_0 RESET_VALUE 0x00000000
	IRQ_STATUS BIT[15:0]

MBOX_INT_EN_n(n):(0)-(7) ARRAY 0x00000204+0x10*n
MBOX_INT_EN_0 ADDRESS 0x0204 RW
MBOX_INT_EN_0 RESET_VALUE 0x00000000
	IRQ_EN BIT[15:0]

MBOX_INT_CLR_n(n):(0)-(7) ARRAY 0x00000208+0x10*n
MBOX_INT_CLR_0 ADDRESS 0x0208 C
MBOX_INT_CLR_0 RESET_VALUE 0x00000000
	IRQ_CLR BIT[15:0]

IPA_INT_STTS_n(n):(0)-(3) ARRAY 0x00000300+0x10*n
IPA_INT_STTS_0 ADDRESS 0x0300 R
IPA_INT_STTS_0 RESET_VALUE 0x00000000
	IRQ_STATUS BIT[3:0]

IPA_INT_EN_n(n):(0)-(3) ARRAY 0x00000304+0x10*n
IPA_INT_EN_0 ADDRESS 0x0304 RW
IPA_INT_EN_0 RESET_VALUE 0x00000000
	IRQ_EN BIT[3:0]

IPA_INT_CLR_n(n):(0)-(3) ARRAY 0x00000308+0x10*n
IPA_INT_CLR_0 ADDRESS 0x0308 C
IPA_INT_CLR_0 RESET_VALUE 0x00000000
	IRQ_CLR BIT[3:0]

HWEV_INT_STTS ADDRESS 0x0400 R
HWEV_INT_STTS RESET_VALUE 0xXXXXXXXX
	IRQ_STATUS BIT[31:0]

HWEV_INT_EN ADDRESS 0x0404 RW
HWEV_INT_EN RESET_VALUE 0x00000000
	IRQ_EN BIT[31:0]

HWEV_INT_CLR ADDRESS 0x0408 C
HWEV_INT_CLR RESET_VALUE 0x00000000
	IRQ_CLR BIT[31:0]

SWEV_INT_STTS ADDRESS 0x0410 R
SWEV_INT_STTS RESET_VALUE 0xXXXXXXXX
	IRQ_STATUS BIT[31:0]

SWEV_INT_EN ADDRESS 0x0414 RW
SWEV_INT_EN RESET_VALUE 0x00000000
	IRQ_EN BIT[31:0]

SWEV_INT_CLR ADDRESS 0x0418 C
SWEV_INT_CLR RESET_VALUE 0x00000000
	IRQ_CLR BIT[31:0]

TIMER_CTRL_n(n):(0)-(3) ARRAY 0x00000500+0x10*n
TIMER_CTRL_0 ADDRESS 0x0500 RW
TIMER_CTRL_0 RESET_VALUE 0x00000000
	RETRIG BIT[24]
		ONE_SHOT VALUE 0x0
		RETRIG VALUE 0x1
	EVENT_SEL BIT[22:16]
	COUNT BIT[15:0]

TIMER_CTRL_R_n(n):(0)-(3) ARRAY 0x00000504+0x10*n
TIMER_CTRL_R_0 ADDRESS 0x0504 R
TIMER_CTRL_R_0 RESET_VALUE 0x00000000
	EVENT_UNSTABLE BIT[29]
	COUNT_UNSTABLE BIT[28]
	RETRIG BIT[24]
		ONE_SHOT VALUE 0x0
		RETRIG VALUE 0x1
	EVENT_SEL BIT[22:16]
	COUNT BIT[15:0]

TIMER_STATUS_n(n):(0)-(3) ARRAY 0x00000508+0x10*n
TIMER_STATUS_0 ADDRESS 0x0508 R
TIMER_STATUS_0 RESET_VALUE 0x00000000
	ACTIVE BIT[24]
	COUNT BIT[15:0]

EVENTS ADDRESS 0x0600 W
EVENTS RESET_VALUE 0x00000000
	EVENTS BIT[31:0]

SPARE ADDRESS 0x1FFC RW
SPARE RESET_VALUE 0x00000000
	SPARE BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.IPA_IPA_WRAPPER_BASE.IPA_UC.IPA_UC_MBOX (level 3)
----------------------------------------------------------------------------------------
ipa_uc_mbox MODULE OFFSET=IPA_IPA_WRAPPER_BASE+0x00062000 MAX=IPA_IPA_WRAPPER_BASE+0x00063FFF APRE=IPA_IPA_UC_ APOST= SPRE=IPA_IPA_UC_ SPOST= BPRE=IPA_IPA_UC_ BPOST= ABPRE=IPA_IPA_UC_ ABPOST= FPRE=IPA_IPA_UC_ FPOST=

MAILBOX_m_n(m,n):(0,0)-(3,31) ARRAY 0x00000000+0x80*m+0x4*n
MAILBOX_0_0 ADDRESS 0x0000 RW
MAILBOX_0_0 RESET_VALUE 0xXXXXXXXX
	DATA BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.USB30_USB30_PRIM (level 1)
----------------------------------------------------------------------------------------
USB30_USB30_PRIM BASE 0x68A00000 SIZE=0x00200000 usb30_usb30_primaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB30_USB30_PRIM.DWC_USB3 (level 2)
----------------------------------------------------------------------------------------
dwc_usb3 MODULE OFFSET=USB30_USB30_PRIM+0x00000000 MAX=USB30_USB30_PRIM+0x0000CCFF APRE=USB30_ SPRE=USB30_ BPRE=USB30_ ABPRE=USB30_ FPRE=USB30_

GUSB2PHYCFG_REGS_p_GUSB2PHYCFG(p):(0)-(0) ARRAY 0x0000C200+0x4*p
GUSB2PHYCFG_REGS_0_GUSB2PHYCFG ADDRESS 0xC200 RW
GUSB2PHYCFG_REGS_0_GUSB2PHYCFG RESET_VALUE 0x00002500
	PHYSOFTRST BIT[31]
	U2_FREECLK_EXISTS BIT[30]
	ULPI_LPM_WITH_OPMODE_CHK BIT[29]
	HSIC_CON_WIDTH_ADJ BIT[28:27]
	INV_SEL_HSIC BIT[26]
	LSTRD BIT[24:22]
	LSIPD BIT[21:19]
	ULPIEXTVBUSINDIACTOR BIT[18]
	ULPIEXTVBUSDRV BIT[17]
	ULPICLKSUSM BIT[16]
	ULPIAUTORES BIT[15]
	USBTRDTIM BIT[13:10]
	XCVRDLY BIT[9]
	ENBLSLPM BIT[8]
	PHYSEL BIT[7]
	SUSPENDUSB20 BIT[6]
	FSINTF BIT[5]
	ULPI_UTMI_SEL BIT[4]
	PHYIF BIT[3]
	B1L BIT[2:0]

GUSB2I2CCTL_REGS_p_GUSB2I2CCTL(p):(0)-(0) ARRAY 0x0000C240+0x4*p
GUSB2I2CCTL_REGS_0_GUSB2I2CCTL ADDRESS 0xC240 R
GUSB2I2CCTL_REGS_0_GUSB2I2CCTL RESET_VALUE 0x00000000
	RSVD32_0 BIT[31:0]

GUSB2PHYACC_REGS_p_GUSB2PHYACC_ULPI(p):(0)-(0) ARRAY 0x0000C280+0x4*p
GUSB2PHYACC_REGS_0_GUSB2PHYACC_ULPI ADDRESS 0xC280 R
GUSB2PHYACC_REGS_0_GUSB2PHYACC_ULPI RESET_VALUE 0x00000000
	DISUIPIDRVR BIT[26]
	NEWREGREQ BIT[25]
	VSTSDONE BIT[24]
	VSTSBSY BIT[23]
	REGWR BIT[22]
	REGADDR BIT[21:16]
	EXTREGADDR BIT[15:8]
	REGDATA BIT[7:0]

GUSB3PIPECTL_REGS_p_GUSB3PIPECTL(p):(0)-(0) ARRAY 0x0000C2C0+0x4*p
GUSB3PIPECTL_REGS_0_GUSB3PIPECTL ADDRESS 0xC2C0 RW
GUSB3PIPECTL_REGS_0_GUSB3PIPECTL RESET_VALUE 0x030C0002
	PHYSOFTRST BIT[31]
	HSTPRTCMPL BIT[30]
	U2SSINACTP3OK BIT[29]
	DISRXDETP3 BIT[28]
	UX_EXIT_IN_PX BIT[27]
	PING_ENHANCEMENT_EN BIT[26]
	U1U2EXITFAIL_TO_RECOV BIT[25]
	REQUEST_P1P2P3 BIT[24]
	STARTRXDETU3RXDET BIT[23]
	DISRXDETU3RXDET BIT[22]
	DELAYP1P2P3 BIT[21:19]
	DELAYP1TRANS BIT[18]
	SUSPENDENABLE BIT[17]
	DATWIDTH BIT[16:15]
	ABORTRXDETINU2 BIT[14]
	SKIPRXDET BIT[13]
	LFPSP0ALGN BIT[12]
	P3P2TRANOK BIT[11]
	P3EXSIGP2 BIT[10]
	LFPSFILTER BIT[9]
	RX_DETECT_TO_POLLING_LFPS_CONTROL BIT[8]
	SSICEN BIT[7]
	TX_SWING BIT[6]
	TX_MARGIN BIT[5:3]
	TX_DE_EPPHASIS BIT[2:1]
	ELASTIC_BUFFER_MODE BIT[0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ0(p):(0)-(0) ARRAY 0x0000C300+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ0 ADDRESS 0xC300 RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ0 RESET_VALUE 0x00000042
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ1(p):(0)-(0) ARRAY 0x0000C304+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ1 ADDRESS 0xC304 RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ1 RESET_VALUE 0x00420184
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ2(p):(0)-(0) ARRAY 0x0000C308+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ2 ADDRESS 0xC308 RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ2 RESET_VALUE 0x01C60082
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ3(p):(0)-(0) ARRAY 0x0000C30C+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ3 ADDRESS 0xC30C RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ3 RESET_VALUE 0x02480184
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ4(p):(0)-(0) ARRAY 0x0000C310+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ4 ADDRESS 0xC310 RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ4 RESET_VALUE 0x03CC0082
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ5(p):(0)-(0) ARRAY 0x0000C314+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ5 ADDRESS 0xC314 RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ5 RESET_VALUE 0x044E0103
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ6(p):(0)-(0) ARRAY 0x0000C318+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ6 ADDRESS 0xC318 RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ6 RESET_VALUE 0x05510082
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ7(p):(0)-(0) ARRAY 0x0000C31C+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ7 ADDRESS 0xC31C RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ7 RESET_VALUE 0x05D30082
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ8(p):(0)-(0) ARRAY 0x0000C320+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ8 ADDRESS 0xC320 RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ8 RESET_VALUE 0x06550082
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ9(p):(0)-(0) ARRAY 0x0000C324+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ9 ADDRESS 0xC324 RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ9 RESET_VALUE 0x06D70082
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ10(p):(0)-(0) ARRAY 0x0000C328+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ10 ADDRESS 0xC328 RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ10 RESET_VALUE 0x07590082
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ11(p):(0)-(0) ARRAY 0x0000C32C+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ11 ADDRESS 0xC32C RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ11 RESET_VALUE 0x07DB0082
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ12(p):(0)-(0) ARRAY 0x0000C330+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ12 ADDRESS 0xC330 RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ12 RESET_VALUE 0x085D0082
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ13(p):(0)-(0) ARRAY 0x0000C334+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ13 ADDRESS 0xC334 RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ13 RESET_VALUE 0x08DF0082
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ14(p):(0)-(0) ARRAY 0x0000C338+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ14 ADDRESS 0xC338 RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ14 RESET_VALUE 0x09610082
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GTXFIFOSIZ_REGS_p_GTXFIFOSIZ15(p):(0)-(0) ARRAY 0x0000C33C+0x40*p
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ15 ADDRESS 0xC33C RW
GTXFIFOSIZ_REGS_0_GTXFIFOSIZ15 RESET_VALUE 0x09E30082
	TXFSTADDR_N BIT[31:16]
	TXFDEP_N BIT[15:0]

GRXFIFOSIZ_REGS_p_GRXFIFOSIZ0(p):(0)-(0) ARRAY 0x0000C380+0x40*p
GRXFIFOSIZ_REGS_0_GRXFIFOSIZ0 ADDRESS 0xC380 RW
GRXFIFOSIZ_REGS_0_GRXFIFOSIZ0 RESET_VALUE 0x00000305
	RXFSTADDR_N BIT[31:16]
	RXFDEP_N BIT[15:0]

GRXFIFOSIZ_REGS_p_GRXFIFOSIZ1(p):(0)-(0) ARRAY 0x0000C384+0x40*p
GRXFIFOSIZ_REGS_0_GRXFIFOSIZ1 ADDRESS 0xC384 RW
GRXFIFOSIZ_REGS_0_GRXFIFOSIZ1 RESET_VALUE 0x03050000
	RXFSTADDR_N BIT[31:16]
	RXFDEP_N BIT[15:0]

GRXFIFOSIZ_REGS_p_GRXFIFOSIZ2(p):(0)-(0) ARRAY 0x0000C388+0x40*p
GRXFIFOSIZ_REGS_0_GRXFIFOSIZ2 ADDRESS 0xC388 RW
GRXFIFOSIZ_REGS_0_GRXFIFOSIZ2 RESET_VALUE 0x03050000
	RXFSTADDR_N BIT[31:16]
	RXFDEP_N BIT[15:0]

GEVNTADRLO_REGS_p_GEVNTADRLO(p):(0)-(1) ARRAY 0x0000C400+0x10*p
GEVNTADRLO_REGS_0_GEVNTADRLO ADDRESS 0xC400 RW
GEVNTADRLO_REGS_0_GEVNTADRLO RESET_VALUE 0x00000000
	EVNTADRLO BIT[31:0]

GEVNTADRLO_REGS_p_GEVNTADRHI(p):(0)-(1) ARRAY 0x0000C404+0x10*p
GEVNTADRLO_REGS_0_GEVNTADRHI ADDRESS 0xC404 RW
GEVNTADRLO_REGS_0_GEVNTADRHI RESET_VALUE 0x00000000
	EVNTADRHI BIT[31:0]

GEVNTADRLO_REGS_p_GEVNTSIZ(p):(0)-(1) ARRAY 0x0000C408+0x10*p
GEVNTADRLO_REGS_0_GEVNTSIZ ADDRESS 0xC408 RW
GEVNTADRLO_REGS_0_GEVNTSIZ RESET_VALUE 0x00000000
	EVNTINTRPTMASK BIT[31]
	EVENTSIZ BIT[15:0]

GEVNTADRLO_REGS_p_GEVNTCOUNT(p):(0)-(1) ARRAY 0x0000C40C+0x10*p
GEVNTADRLO_REGS_0_GEVNTCOUNT ADDRESS 0xC40C RW
GEVNTADRLO_REGS_0_GEVNTCOUNT RESET_VALUE 0x00000000
	EVNTCOUNT BIT[15:0]

GSBUSCFG0 ADDRESS 0xC100 RW
GSBUSCFG0 RESET_VALUE 0x0000000E
	DATBIGEND BIT[11]
	DESBIGEND BIT[10]
	INCR256BRSTENA BIT[7]
	INCR128BRSTENA BIT[6]
	INCR64BRSTENA BIT[5]
	INCR32BRSTENA BIT[4]
	INCR16BRSTENA BIT[3]
	INCR8BRSTENA BIT[2]
	INCR4BRSTENA BIT[1]
	INCRBRSTENA BIT[0]

GSBUSCFG1 ADDRESS 0xC104 RW
GSBUSCFG1 RESET_VALUE 0x00001700
	EN1KPAGE BIT[12]
	PIPETRANSLIMIT BIT[11:8]
	DATADRSPC BIT[7:4]
	DESADRSPC BIT[3:0]

GTXTHRCFG ADDRESS 0xC108 RW
GTXTHRCFG RESET_VALUE 0x00000000
	USBISOTHREN BIT[31]
	USBTXPKTCNTSEL BIT[29]
	USBTXPKTCNT BIT[27:24]
	USBMAXTXBURSTSIZE BIT[23:16]

GRXTHRCFG ADDRESS 0xC10C RW
GRXTHRCFG RESET_VALUE 0x00000000
	USBRXPKTCNTSEL BIT[29]
	USBRXPKTCNT BIT[27:24]
	USBMAXRXBURSTSIZE BIT[23:19]

GCTL ADDRESS 0xC110 RW
GCTL RESET_VALUE 0x00102000
	PWRDNSCALE BIT[31:19]
	MASTERFILTBYPASS BIT[18]
	BYPSSETADDR BIT[17]
	U2RSTECN BIT[16]
	FRMSCLDWN BIT[15:14]
	PRTCAPDIR BIT[13:12]
	CORESOFTRESET BIT[11]
	SOFITPSYNC BIT[10]
	U1U2TIMERSCALE BIT[9]
	DEBUGATTACH BIT[8]
	RAMCLKSEL BIT[7:6]
	SCALEDOWN BIT[5:4]
	DISSCRAMBLE BIT[3]
	U2EXIT_LFPS BIT[2]
	GBLHIBERNATIONEN BIT[1]
	DSBLCLKGTNG BIT[0]

GPMSTS ADDRESS 0xC114 RW
GPMSTS RESET_VALUE 0x00000000
	PORTSEL BIT[31:28]
	U3WAKEUP BIT[16:12]
	U2WAKEUP BIT[8:0]

GSTS ADDRESS 0xC118 R
GSTS RESET_VALUE 0x3E800000
	CBELT BIT[31:20]
	SSIC_IP BIT[11]
	OTG_IP BIT[10]
	BC_IP BIT[9]
	ADP_IP BIT[8]
	HOST_IP BIT[7]
	DEVICE_IP BIT[6]
	CSRTIMEOUT BIT[5]
	BUSERRADDRVLD BIT[4]
	CURMOD BIT[1:0]

GUCTL1 ADDRESS 0xC11C RW
GUCTL1 RESET_VALUE 0x000C0002
	DEV_LSP_TAIL_LOCK_DIS BIT[20]
	NAK_PER_ENH_FS BIT[19]
	NAK_PER_ENH_HS BIT[18]
	PARKMODE_DISABLE_SS BIT[17]
	PARKMODE_DISABLE_HS BIT[16]
	PARKMODE_DISABLE_FSLS BIT[15]
	L1_SUSP_THRLD_EN_FOR_HOST BIT[8]
	L1_SUSP_THRLD_FOR_HOST BIT[7:4]
	HC_ERRATA_ENABLE BIT[3]
	HC_PARCHK_DISABLE BIT[2]
	OVRLD_L1_SUSP_COM BIT[1]
	LOA_FILTER_EN BIT[0]

GSNPSID ADDRESS 0xC120 R
GSNPSID RESET_VALUE 0x5533270A
	SYNOPSYSID BIT[31:0]

GGPIO ADDRESS 0xC124 RW
GGPIO RESET_VALUE 0x00000000
	GPO BIT[31:16]
	GPI BIT[15:0]

GUID ADDRESS 0xC128 RW
GUID RESET_VALUE 0x27013322
	USERID BIT[31:0]

GUCTL ADDRESS 0xC12C RW
GUCTL RESET_VALUE 0x0D00C010
	REFCLKPER BIT[31:22]
	NOEXTRDL BIT[21]
	SPRSCTRLTRANSEN BIT[17]
	RESBWHSEPS BIT[16]
	CMDEVADDR BIT[15]
	USBHSTINAUTORETRYEN BIT[14]
	ENOVERLAPCHK BIT[13]
	EXTCAPSUPPTEN BIT[12]
	INSRTEXTRFSBODI BIT[11]
	DTCT BIT[10:9]
	DTFT BIT[8:0]

GBUSERRADDRLO ADDRESS 0xC130 R
GBUSERRADDRLO RESET_VALUE 0x00000000
	BUSERRADDR BIT[31:0]

GBUSERRADDRHI ADDRESS 0xC134 R
GBUSERRADDRHI RESET_VALUE 0x00000000
	BUSERRADDR BIT[31:0]

GPRTBIMAPLO ADDRESS 0xC138 RW
GPRTBIMAPLO RESET_VALUE 0x00000000
	BINUM8 BIT[31:28]
	BINUM7 BIT[27:24]
	BINUM6 BIT[23:20]
	BINUM5 BIT[19:16]
	BINUM4 BIT[15:12]
	BINUM3 BIT[11:8]
	BINUM2 BIT[7:4]
	BINUM1 BIT[3:0]

GPRTBIMAPHI ADDRESS 0xC13C R
GPRTBIMAPHI RESET_VALUE 0x00000000
	BINUM15 BIT[27:24]
	BINUM14 BIT[23:20]
	BINUM13 BIT[19:16]
	BINUM12 BIT[15:12]
	BINUM11 BIT[11:8]
	BINUM10 BIT[7:4]
	BINUM9 BIT[3:0]

GHWPARAMS0 ADDRESS 0xC140 R
GHWPARAMS0 RESET_VALUE 0x4020400A
	GHWPARAMS0_31_24 BIT[31:24]
	GHWPARAMS0_23_16 BIT[23:16]
	GHWPARAMS0_15_8 BIT[15:8]
	GHWPARAMS0_7_6 BIT[7:6]
	GHWPARAMS0_5_3 BIT[5:3]
	GHWPARAMS0_2_0 BIT[2:0]

GHWPARAMS1 ADDRESS 0xC144 R
GHWPARAMS1 RESET_VALUE 0x0161493B
	GHWPARAMS1_31 BIT[31]
	GHWPARAMS1_30 BIT[30]
	GHWPARAMS1_29 BIT[29]
	GHWPARAMS1_28 BIT[28]
	GHWPARAMS1_27 BIT[27]
	GHWPARAMS1_26 BIT[26]
	GHWPARAMS1_25_24 BIT[25:24]
	GHWPARAMS1_23 BIT[23]
	GHWPARAMS1_22_21 BIT[22:21]
	GHWPARAMS1_20_15 BIT[20:15]
	GHWPARAMS1_14_12 BIT[14:12]
	GHWPARAMS1_11_9 BIT[11:9]
	GHWPARAMS1_8_6 BIT[8:6]
	GHWPARAMS1_5_3 BIT[5:3]
	GHWPARAMS1_2_0 BIT[2:0]

GHWPARAMS2 ADDRESS 0xC148 R
GHWPARAMS2 RESET_VALUE 0x27013322
	GHWPARAMS2_31_0 BIT[31:0]

GHWPARAMS3 ADDRESS 0xC14C R
GHWPARAMS3 RESET_VALUE 0x10420085
	GHWPARAMS3_31 BIT[31]
	GHWPARAMS3_30_23 BIT[30:23]
	GHWPARAMS3_22_18 BIT[22:18]
	GHWPARAMS3_17_12 BIT[17:12]
	GHWPARAMS3_11 BIT[11]
	GHWPARAMS3_10 BIT[10]
	GHWPARAMS3_9_8 BIT[9:8]
	GHWPARAMS3_7_6 BIT[7:6]
	GHWPARAMS3_5_4 BIT[5:4]
	GHWPARAMS3_3_2 BIT[3:2]
	GHWPARAMS3_1_0 BIT[1:0]

GHWPARAMS4 ADDRESS 0xC150 R
GHWPARAMS4 RESET_VALUE 0x4782200C
	GHWPARAMS4_31_28 BIT[31:28]
	GHWPARAMS4_27_24 BIT[27:24]
	GHWPARAMS4_23 BIT[23]
	GHWPARAMS4_22 BIT[22]
	GHWPARAMS4_21 BIT[21]
	GHWPARAMS4_20_17 BIT[20:17]
	GHWPARAMS4_16_13 BIT[16:13]
	GHWPARAMS4_12 BIT[12]
	GHWPARAMS4_11 BIT[11]
	GHWPARAMS4_10_9 BIT[10:9]
	GHWPARAMS4_8_7 BIT[8:7]
	GHWPARAMS4_6 BIT[6]
	GHWPARAMS4_5_0 BIT[5:0]

GHWPARAMS5 ADDRESS 0xC154 R
GHWPARAMS5 RESET_VALUE 0x04202088
	GHWPARAMS5_31_28 BIT[31:28]
	GHWPARAMS5_27_22 BIT[27:22]
	GHWPARAMS5_21_16 BIT[21:16]
	GHWPARAMS5_15_10 BIT[15:10]
	GHWPARAMS5_9_4 BIT[9:4]
	GHWPARAMS5_3_0 BIT[3:0]

GHWPARAMS6 ADDRESS 0xC158 R
GHWPARAMS6 RESET_VALUE 0x07D80020
	GHWPARAMS6_31_16 BIT[31:16]
	BUSFLTRSSUPPORT BIT[15]
	BCSUPPORT BIT[14]
	OTG_SS_SUPPORT BIT[13]
	ADPSUPPORT BIT[12]
	HNPSUPPORT BIT[11]
	SRPSUPPORT BIT[10]
	GHWPARAMS6_9_8 BIT[9:8]
	GHWPARAMS6_7 BIT[7]
	GHWPARAMS6_6 BIT[6]
	GHWPARAMS6_5_0 BIT[5:0]

GHWPARAMS7 ADDRESS 0xC15C R
GHWPARAMS7 RESET_VALUE 0x03080A65
	GHWPARAMS7_31_16 BIT[31:16]
	GHWPARAMS7_15_0 BIT[15:0]

GDBGFIFOSPACE ADDRESS 0xC160 RW
GDBGFIFOSPACE RESET_VALUE 0x00420000
	SPACE_AVAILABLE BIT[31:16]
	FIFO_QUEUE_SELECT BIT[7:0]

GDBGLTSSM ADDRESS 0xC164 R
GDBGLTSSM RESET_VALUE 0x41010440
	RXELECIDLE BIT[30]
	X3_XS_SWAPPING BIT[29]
	X3_DS_HOST_SHUTDOWN BIT[28]
	PRTDIRECTION BIT[27]
	LTDBTIMEOUT BIT[26]
	LTDBLINKSTATE BIT[25:22]
	LTDBSUBSTATE BIT[21:18]
	ELASTICBUFFERMODE BIT[17]
	TXELECLDLE BIT[16]
	RXPOLARITY BIT[15]
	TXDETRXLOOPBACK BIT[14]
	LTDBPHYCMDSTATE BIT[13:11]
	POWERDOWN BIT[10:9]
	RXEQTRAIN BIT[8]
	TXDEEMPHASIS BIT[7:6]
	LTDBCLKSTATE BIT[5:3]
	TXSWING BIT[2]
	RXTERMINATION BIT[1]
	TXONESZEROS BIT[0]

GDBGLNMCC ADDRESS 0xC168 R
GDBGLNMCC RESET_VALUE 0x00000000
	LNMCC_BERC BIT[8:0]

GDBGBMU ADDRESS 0xC16C R
GDBGBMU RESET_VALUE 0x00000000
	BMU_BCU BIT[31:8]
	BMU_DCU BIT[7:4]
	BMU_CCU BIT[3:0]

GDBGLSPMUX_HST ADDRESS 0xC170 RW
GDBGLSPMUX_HST RESET_VALUE 0x003F0000
	LOGIC_ANALYZER_TRACE BIT[23:16]
	HOSTSELECT BIT[13:0]

GDBGLSP ADDRESS 0xC174 R
GDBGLSP RESET_VALUE 0x00000000
	LSPDEBUG BIT[31:0]

GDBGEPINFO0 ADDRESS 0xC178 R
GDBGEPINFO0 RESET_VALUE 0x00000000
	EPDEBUG BIT[31:0]

GDBGEPINFO1 ADDRESS 0xC17C R
GDBGEPINFO1 RESET_VALUE 0x00800000
	EPDEBUG BIT[31:0]

GPRTBIMAP_HSLO ADDRESS 0xC180 RW
GPRTBIMAP_HSLO RESET_VALUE 0x00000000
	BINUM8 BIT[31:28]
	BINUM7 BIT[27:24]
	BINUM6 BIT[23:20]
	BINUM5 BIT[19:16]
	BINUM4 BIT[15:12]
	BINUM3 BIT[11:8]
	BINUM2 BIT[7:4]
	BINUM1 BIT[3:0]

GPRTBIMAP_HSHI ADDRESS 0xC184 R
GPRTBIMAP_HSHI RESET_VALUE 0x00000000
	BINUM15 BIT[27:24]
	BINUM14 BIT[23:20]
	BINUM13 BIT[19:16]
	BINUM12 BIT[15:12]
	BINUM11 BIT[11:8]
	BINUM10 BIT[7:4]
	BINUM9 BIT[3:0]

GPRTBIMAP_FSLO ADDRESS 0xC188 RW
GPRTBIMAP_FSLO RESET_VALUE 0x00000000
	BINUM8 BIT[31:28]
	BINUM7 BIT[27:24]
	BINUM6 BIT[23:20]
	BINUM5 BIT[19:16]
	BINUM4 BIT[15:12]
	BINUM3 BIT[11:8]
	BINUM2 BIT[7:4]
	BINUM1 BIT[3:0]

GPRTBIMAP_FSHI ADDRESS 0xC18C R
GPRTBIMAP_FSHI RESET_VALUE 0x00000000
	BINUM15 BIT[27:24]
	BINUM14 BIT[23:20]
	BINUM13 BIT[19:16]
	BINUM12 BIT[15:12]
	BINUM11 BIT[11:8]
	BINUM10 BIT[7:4]
	BINUM9 BIT[3:0]

RESERVED_94 ADDRESS 0xC194 RW
RESERVED_94 RESET_VALUE 0x00000000
	RSVD32_0 BIT[31:0]

RESERVED_98 ADDRESS 0xC198 RW
RESERVED_98 RESET_VALUE 0x00000000
	RSVD32_0 BIT[31:0]

GHWPARAMS8 ADDRESS 0xC600 R
GHWPARAMS8 RESET_VALUE 0x000007D8
	GHWPARAMS8_32_0 BIT[31:0]

GTXFIFOPRIDEV ADDRESS 0xC610 RW
GTXFIFOPRIDEV RESET_VALUE 0x00000000
	GTXFIFOPRIDEV BIT[15:0]

GTXFIFOPRIHST ADDRESS 0xC618 RW
GTXFIFOPRIHST RESET_VALUE 0x00000000
	GTXFIFOPRIHST BIT[2:0]

GRXFIFOPRIHST ADDRESS 0xC61C RW
GRXFIFOPRIHST RESET_VALUE 0x00000000
	GRXFIFOPRIHST BIT[2:0]

GDMAHLRATIO ADDRESS 0xC624 RW
GDMAHLRATIO RESET_VALUE 0x00000404
	HSTRXFIFO BIT[12:8]
	HSTTXFIFO BIT[4:0]

GFLADJ ADDRESS 0xC630 RW
GFLADJ RESET_VALUE 0x8C80C8A0
	GFLADJ_REFCLK_240MHZDECR_PLS1 BIT[31]
	GFLADJ_REFCLK_240MHZ_DECR BIT[30:24]
	GFLADJ_REFCLK_LPM_SEL BIT[23]
	GFLADJ_REFCLK_FLADJ BIT[21:8]
	GFLADJ_30MHZ_SDBND_SEL BIT[7]
	GFLADJ_30MHZ BIT[5:0]

RSVD_REGS_p_RSVD(p):(0)-(31) ARRAY 0x0000C780+0x4*p
RSVD_REGS_0_RSVD ADDRESS 0xC780 R
RSVD_REGS_0_RSVD RESET_VALUE 0x00000000
	RSVD32_0 BIT[31:0]

DEPCMDPAR2_REGS_p_DEPCMDPAR2(p):(0)-(31) ARRAY 0x0000C800+0x10*p
DEPCMDPAR2_REGS_0_DEPCMDPAR2 ADDRESS 0xC800 RW
DEPCMDPAR2_REGS_0_DEPCMDPAR2 RESET_VALUE 0x00000000
	PARAMETER BIT[31:0]

DEPCMDPAR2_REGS_p_DEPCMDPAR1(p):(0)-(31) ARRAY 0x0000C804+0x10*p
DEPCMDPAR2_REGS_0_DEPCMDPAR1 ADDRESS 0xC804 RW
DEPCMDPAR2_REGS_0_DEPCMDPAR1 RESET_VALUE 0x00000000
	PARAMETER BIT[31:0]

DEPCMDPAR2_REGS_p_DEPCMDPAR0(p):(0)-(31) ARRAY 0x0000C808+0x10*p
DEPCMDPAR2_REGS_0_DEPCMDPAR0 ADDRESS 0xC808 RW
DEPCMDPAR2_REGS_0_DEPCMDPAR0 RESET_VALUE 0x00000000
	PARAMETER BIT[31:0]

DEPCMDPAR2_REGS_p_DEPCMD(p):(0)-(31) ARRAY 0x0000C80C+0x10*p
DEPCMDPAR2_REGS_0_DEPCMD ADDRESS 0xC80C RW
DEPCMDPAR2_REGS_0_DEPCMD RESET_VALUE 0x00000000
	COMMANDPARAM BIT[31:16]
	CMDSTATUS BIT[15:12]
	HIPRI_FORCERM BIT[11]
	CMDACT BIT[10]
	CMDIOC BIT[8]
	CMDTYP BIT[3:0]

DCFG ADDRESS 0xC700 RW
DCFG RESET_VALUE 0x00080804
	IGNSTRMPP BIT[23]
	LPMCAP BIT[22]
	NUMP BIT[21:17]
	INTRNUM BIT[16:12]
	PERFRINT BIT[11:10]
	DEVADDR BIT[9:3]
	DEVSPD BIT[2:0]

DCTL ADDRESS 0xC704 RW
DCTL RESET_VALUE 0x00000000
	RUN_STOP BIT[31]
	CSFTRST BIT[30]
	HIRDTHRES BIT[28:24]
	LPM_NYET_THRES BIT[23:20]
	CRS BIT[17]
	CSS BIT[16]
	INITU2ENA BIT[12]
	ACCEPTU2ENA BIT[11]
	INITU1ENA BIT[10]
	ACCEPTU1ENA BIT[9]
	ULSTCHNGREQ BIT[8:5]
	TSTCTL BIT[4:1]

DEVTEN ADDRESS 0xC708 RW
DEVTEN RESET_VALUE 0x00000000
	VENDEVTSTRCVDEN BIT[12]
	ERRTICERREVTEN BIT[9]
	SOFTEVTEN BIT[7]
	U3L2L1SUSPEN BIT[6]
	HIBERNATIONREQEVTEN BIT[5]
	WKUPEVTEN BIT[4]
	ULSTCNGEN BIT[3]
	CONNECTDONEEVTEN BIT[2]
	USBRSTEVTEN BIT[1]
	DISSCONNEVTEN BIT[0]

DSTS ADDRESS 0xC70C RW
DSTS RESET_VALUE 0x00520004
	DCNRD BIT[29]
	PLC BIT[27]
	CSC BIT[26]
	RSS BIT[25]
	SSS BIT[24]
	COREIDLE BIT[23]
	DEVCTRLHLT BIT[22]
	USBLNKST BIT[21:18]
	RXFIFOEMPTY BIT[17]
	SOFFN BIT[16:3]
	CONNECTSPD BIT[2:0]

DGCMDPAR ADDRESS 0xC710 RW
DGCMDPAR RESET_VALUE 0x00000000
	PARAMETER BIT[31:0]

DGCMD ADDRESS 0xC714 RW
DGCMD RESET_VALUE 0x00000000
	CMDSTATUS BIT[15:12]
	CMDACT BIT[10]
	CMDIOC BIT[8]
	CMDTYP BIT[7:0]

DALEPENA ADDRESS 0xC720 RW
DALEPENA RESET_VALUE 0x00000000
	USBACTEP BIT[31:0]

RSVD_HC_REGS_p_RSVD_HC(p):(0)-(0) ARRAY 0x0000001C+0x4*p
RSVD_HC_REGS_0_RSVD_HC ADDRESS 0x001C R
RSVD_HC_REGS_0_RSVD_HC RESET_VALUE 0x00000000
	RSVD32_0 BIT[31:0]

CAPLENGTH ADDRESS 0x0000 R
CAPLENGTH RESET_VALUE 0x01000020
	HCIVERSION BIT[31:16]
	CAPLENGTH BIT[7:0]

HCSPARAMS1 ADDRESS 0x0004 R
HCSPARAMS1 RESET_VALUE 0x02000240
	MAXPORTS BIT[31:24]
	MAXINTRS BIT[18:8]
	MAXSLOTS BIT[7:0]

HCSPARAMS2 ADDRESS 0x0008 R
HCSPARAMS2 RESET_VALUE 0x0C0000F1
	MAXSCRATCHPADBUFS BIT[31:27]
	SPR BIT[26]
	MAXSCRATCHPADBUFS_HI BIT[25:21]
	ERSTMAX BIT[7:4]
	IST BIT[3:0]

HCSPARAMS3 ADDRESS 0x000C R
HCSPARAMS3 RESET_VALUE 0x07FF000A
	U2_DEVICE_EXIT_LAT BIT[31:16]
	U1_DEVICE_EXIT_LAT BIT[7:0]

HCCPARAMS ADDRESS 0x0010 R
HCCPARAMS RESET_VALUE 0x0228F665
	XECP BIT[31:16]
	MAXPSASIZE BIT[15:12]
	SEC BIT[10]
	SPC BIT[9]
	PAE BIT[8]
	NSS BIT[7]
	LTC BIT[6]
	LHRC BIT[5]
	PIND BIT[4]
	PPC BIT[3]
	CSZ BIT[2]
	BNC BIT[1]
	AC64 BIT[0]

DBOFF ADDRESS 0x0014 R
DBOFF RESET_VALUE 0x000004A0
	DOORBELL_ARRAY_OFFSET BIT[31:2]

RTSOFF ADDRESS 0x0018 R
RTSOFF RESET_VALUE 0x00000440
	RUNTIME_REG_SPACE_OFFSET BIT[31:5]

USBCMD ADDRESS 0x0020 RW
USBCMD RESET_VALUE 0x00000000
	SPE BIT[12]
	EU3S BIT[11]
	EWE BIT[10]
	CRS BIT[9]
	CSS BIT[8]
	LHCRST BIT[7]
	HSEE BIT[3]
	INTE BIT[2]
	HCRST BIT[1]
	R_S BIT[0]

USBSTS ADDRESS 0x0024 RW
USBSTS RESET_VALUE 0x00000001
	HCE BIT[12]
	CNR BIT[11]
	SRE BIT[10]
	RSS BIT[9]
	SSS BIT[8]
	PCD BIT[4]
	EINT BIT[3]
	HSE BIT[2]
	HCH BIT[0]

PAGESIZE ADDRESS 0x0028 R
PAGESIZE RESET_VALUE 0x00000001
	PAGE_SIZE BIT[15:0]

DNCTRL ADDRESS 0x0034 RW
DNCTRL RESET_VALUE 0x00000000
	N0_N15 BIT[15:0]

CRCR_LO ADDRESS 0x0038 RW
CRCR_LO RESET_VALUE 0x00000000
	CMD_RING_PNTR BIT[31:6]
	CRR BIT[3]
	CA BIT[2]
	CS BIT[1]
	RCS BIT[0]

CRCR_HI ADDRESS 0x003C RW
CRCR_HI RESET_VALUE 0x00000000
	CMD_RING_PNTR BIT[31:0]

DCBAAP_LO ADDRESS 0x0050 RW
DCBAAP_LO RESET_VALUE 0x00000000
	DEVICE_CONTEXT_BAAP BIT[31:6]

DCBAAP_HI ADDRESS 0x0054 RW
DCBAAP_HI RESET_VALUE 0x00000000
	DEVICE_CONTEXT_BAAP BIT[31:0]

CONFIG ADDRESS 0x0058 RW
CONFIG RESET_VALUE 0x00000000
	MAXSLOTSEN BIT[7:0]

PORTSC_REGS_p_PORTSC(p):(0)-(1) ARRAY 0x00000420+0x10*p
PORTSC_REGS_0_PORTSC ADDRESS 0x0420 RW
PORTSC_REGS_0_PORTSC RESET_VALUE 0x000002A0
	WPR BIT[31]
	DR BIT[30]
	WOE BIT[27]
	WDE BIT[26]
	WCE BIT[25]
	CAS BIT[24]
	CEC BIT[23]
	PLC BIT[22]
	PRC BIT[21]
	OCC BIT[20]
	WRC BIT[19]
	PEC BIT[18]
	CSC BIT[17]
	LWS BIT[16]
	PIC BIT[15:14]
	PORTSPEED BIT[13:10]
	PP BIT[9]
	PLS BIT[8:5]
	PR BIT[4]
	OCA BIT[3]
	PED BIT[1]
	CCS BIT[0]

PORTSC_REGS_p_PORTPMSC(p):(0)-(1) ARRAY 0x00000424+0x10*p
PORTSC_REGS_0_PORTPMSC ADDRESS 0x0424 RW
PORTSC_REGS_0_PORTPMSC RESET_VALUE 0x00000000
	FLA BIT[16]
	U2_TIMEOUT BIT[15:8]
	U1_TIMEOUT BIT[7:0]

PORTSC_REGS_p_PORTLI(p):(0)-(1) ARRAY 0x00000428+0x10*p
PORTSC_REGS_0_PORTLI ADDRESS 0x0428 R
PORTSC_REGS_0_PORTLI RESET_VALUE 0x00000000
	LINK_ERROR_COUNT BIT[15:0]

PORTSC_REGS_p_PORTHLPMC(p):(0)-(1) ARRAY 0x0000042C+0x10*p
PORTSC_REGS_0_PORTHLPMC ADDRESS 0x042C RW
PORTSC_REGS_0_PORTHLPMC RESET_VALUE 0x00000000
	HIRDD BIT[13:10]
	L1_TIMEOUT BIT[9:2]
	HIRDM BIT[1:0]

MFINDEX ADDRESS 0x0440 R
MFINDEX RESET_VALUE 0x00000000
	MICROFRAME_INDEX BIT[13:0]

RSVDZ ADDRESS 0x0444 R
RSVDZ RESET_VALUE 0x00000000
	RSVD32_0 BIT[31:0]

IMAN_REGS_p_IMAN(p):(0)-(1) ARRAY 0x00000460+0x20*p
IMAN_REGS_0_IMAN ADDRESS 0x0460 RW
IMAN_REGS_0_IMAN RESET_VALUE 0x00000000
	IE BIT[1]
	IP BIT[0]

IMAN_REGS_p_IMOD(p):(0)-(1) ARRAY 0x00000464+0x20*p
IMAN_REGS_0_IMOD ADDRESS 0x0464 RW
IMAN_REGS_0_IMOD RESET_VALUE 0x00000FA0
	IMODC BIT[31:16]
	IMODI BIT[15:0]

IMAN_REGS_p_ERSTSZ(p):(0)-(1) ARRAY 0x00000468+0x20*p
IMAN_REGS_0_ERSTSZ ADDRESS 0x0468 RW
IMAN_REGS_0_ERSTSZ RESET_VALUE 0x00000000
	ERS_TABLE_SIZE BIT[15:0]

IMAN_REGS_p_RSVDP(p):(0)-(1) ARRAY 0x0000046C+0x20*p
IMAN_REGS_0_RSVDP ADDRESS 0x046C R
IMAN_REGS_0_RSVDP RESET_VALUE 0x00000000
	RSVD32_0 BIT[31:0]

IMAN_REGS_p_ERSTBA_LO(p):(0)-(1) ARRAY 0x00000470+0x20*p
IMAN_REGS_0_ERSTBA_LO ADDRESS 0x0470 RW
IMAN_REGS_0_ERSTBA_LO RESET_VALUE 0x00000000
	ERS_TABLE_BAR BIT[31:6]

IMAN_REGS_p_ERSTBA_HI(p):(0)-(1) ARRAY 0x00000474+0x20*p
IMAN_REGS_0_ERSTBA_HI ADDRESS 0x0474 RW
IMAN_REGS_0_ERSTBA_HI RESET_VALUE 0x00000000
	ERS_TABLE_BAR BIT[31:0]

IMAN_REGS_p_ERDP_LO(p):(0)-(1) ARRAY 0x00000478+0x20*p
IMAN_REGS_0_ERDP_LO ADDRESS 0x0478 RW
IMAN_REGS_0_ERDP_LO RESET_VALUE 0x00000000
	ERD_PNTR BIT[31:4]
	EHB BIT[3]
	DESI BIT[2:0]

IMAN_REGS_p_ERDP_HI(p):(0)-(1) ARRAY 0x0000047C+0x20*p
IMAN_REGS_0_ERDP_HI ADDRESS 0x047C RW
IMAN_REGS_0_ERDP_HI RESET_VALUE 0x00000000
	ERD_PNTR BIT[31:0]

DB_REGS_p_DB(p):(0)-(63) ARRAY 0x000004A0+0x4*p
DB_REGS_0_DB ADDRESS 0x04A0 RW
DB_REGS_0_DB RESET_VALUE 0x00000000
	DB_STREAM_ID BIT[31:16]
	DB_TARGET BIT[7:0]

USBLEGSUP ADDRESS 0x08A0 RW
USBLEGSUP RESET_VALUE 0x00000401
	HC_OS_OWNED BIT[24]
	HC_BIOS_OWNED BIT[16]
	NEXT_CAPABILITY_POINTER BIT[15:8]
	CAPABILITY_ID BIT[7:0]

USBLEGCTLSTS ADDRESS 0x08A4 RW
USBLEGCTLSTS RESET_VALUE 0x00000000
	SMI_ON_BAR BIT[31]
	SMI_ON_PCI BIT[30]
	SMI_ON_OS BIT[29]
	SMI_ON_HOST BIT[20]
	SMI_ON_EVENT BIT[16]
	SMI_ON_BAR_E BIT[15]
	SMI_ON_PCI_E BIT[14]
	SMI_ON_OS_E BIT[13]
	SMI_ON_HOST_E BIT[4]
	USB_SMI_ENABLE BIT[0]

SUPTPRT2_DW0 ADDRESS 0x08B0 R
SUPTPRT2_DW0 RESET_VALUE 0x02000402
	MAJOR_REVISION BIT[31:24]
	MINOR_REVISION BIT[23:16]
	NEXT_CAPABILITY_POINTER BIT[15:8]
	CAPABILITY_ID BIT[7:0]

SUPTPRT2_DW1 ADDRESS 0x08B4 R
SUPTPRT2_DW1 RESET_VALUE 0x20425355
	NAME_STRING BIT[31:0]

SUPTPRT2_DW2 ADDRESS 0x08B8 R
SUPTPRT2_DW2 RESET_VALUE 0x00180101
	PSIC BIT[31:28]
	MHD BIT[27:25]
	BLC BIT[20]
	HLC BIT[19]
	IHI BIT[18]
	HSO BIT[17]
	COMPATIBLE_PORT_COUNT BIT[15:8]
	COMPATIBLE_PORT_OFFSET BIT[7:0]

SUPTPRT2_DW3 ADDRESS 0x08BC R
SUPTPRT2_DW3 RESET_VALUE 0x00000000
	PROTCL_SLT_TY BIT[4:0]

SUPTPRT3_DW0 ADDRESS 0x08C0 R
SUPTPRT3_DW0 RESET_VALUE 0x03000002
	MAJOR_REVISION BIT[31:24]
	MINOR_REVISION BIT[23:16]
	NEXT_CAPABILITY_POINTER BIT[15:8]
	CAPABILITY_ID BIT[7:0]

SUPTPRT3_DW1 ADDRESS 0x08C4 R
SUPTPRT3_DW1 RESET_VALUE 0x20425355
	NAME_STRING BIT[31:0]

SUPTPRT3_DW2 ADDRESS 0x08C8 R
SUPTPRT3_DW2 RESET_VALUE 0x00000102
	PSIC BIT[31:28]
	MHD BIT[27:25]
	COMPATIBLE_PORT_COUNT BIT[15:8]
	COMPATIBLE_PORT_OFFSET BIT[7:0]

SUPTPRT3_DW3 ADDRESS 0x08CC R
SUPTPRT3_DW3 RESET_VALUE 0x00000000
	PROTCL_SLT_TY BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB30_USB30_PRIM.USB30_QSRAM_REGS (level 2)
----------------------------------------------------------------------------------------
usb30_qsram_regs MODULE OFFSET=USB30_USB30_PRIM+0x000FC000 MAX=USB30_USB30_PRIM+0x000FC0FF APRE=USB30_ SPRE=USB30_ BPRE=USB30_ ABPRE=USB30_ FPRE=USB30_

QSRAM_REG_n(n):(0)-(63) ARRAY 0x00000000+0x4*n
QSRAM_REG_0 ADDRESS 0x0000 RW
QSRAM_REG_0 RESET_VALUE 0x00000000
	QSRAM_REG BIT[31:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB30_USB30_PRIM.USB30_QSCRATCH (level 2)
----------------------------------------------------------------------------------------
usb30_qscratch MODULE OFFSET=USB30_USB30_PRIM+0x000F8800 MAX=USB30_USB30_PRIM+0x000F8BFF APRE=USB30_ SPRE=USB30_ BPRE=USB30_ ABPRE=USB30_ FPRE=USB30_

IPCAT_REG ADDRESS 0x0000 R
IPCAT_REG RESET_VALUE 0x10080000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

CTRL_REG ADDRESS 0x0004 RW
CTRL_REG RESET_VALUE 0x00000190
	BC_XCVR_SELECT BIT[9:8]
	BC_TERM_SELECT BIT[7]
	BC_TX_VALID BIT[6]
	BC_OPMODE BIT[5:4]
	BC_DMPULLDOWN BIT[3]
	BC_DPPULLDOWN BIT[2]
	BC_IDPULLUP BIT[1]
	BC_SEL BIT[0]

GENERAL_CFG ADDRESS 0x0008 RW
GENERAL_CFG RESET_VALUE 0x00000004
	PIPE3_SET_PHYSTATUS_SW BIT[9]
	PIPE_UTMI_CLK_DIS BIT[8]
		PIPE_UTMI_CLK_EN VALUE 0x0
		PIPE_UTMI_CLK_DISABLE VALUE 0x1
	PIPE3_PHYSTATUS_SW BIT[3]
		NO_SW_OVERRIDE VALUE 0x0
		PHYSTATUS_SW_OVVERRIDE VALUE 0x1
	QSRAM_EN BIT[2]
		QSRAM_DISABLED VALUE 0x0
		QSRAM_ENABLED VALUE 0x1
	DBM_EN BIT[1]
		DBM_DISABLED VALUE 0x0
		DBM_ENABLED VALUE 0x1
	PIPE_UTMI_CLK_SEL BIT[0]
		SELECT_PIPE3_CLOCK VALUE 0x0
		SELECT_UTMI_CLOCK VALUE 0x1

RAM1_REG ADDRESS 0x000C RW
RAM1_REG RESET_VALUE 0x00000000
	RAM13_EN BIT[2]
		RAM13_DISABLED VALUE 0x0
		RAM13_ENABLED VALUE 0x1
	RAM11_EN BIT[0]
		RAM11_DISABLED VALUE 0x0
		RAM11_ENABLED VALUE 0x1

HS_PHY_CTRL ADDRESS 0x0010 RW
HS_PHY_CTRL RESET_VALUE 0x10000000
	SW_SESSVLD_SEL BIT[28]
	UTMI_OTG_VBUS_VALID BIT[20]

CHARGING_DET_OUTPUT ADDRESS 0x001C R
CHARGING_DET_OUTPUT RESET_VALUE 0x00000000
	LINESTATE BIT[9:8]

ALT_INTERRUPT_EN ADDRESS 0x0020 RW
ALT_INTERRUPT_EN RESET_VALUE 0x00000000
	LINESTATE_INTEN BIT[12]

HS_PHY_IRQ_STAT ADDRESS 0x0024 RW
HS_PHY_IRQ_STAT RESET_VALUE 0x00000000
	LINESTATE_INTLCH BIT[12]

CGCTL_REG ADDRESS 0x0028 RW
CGCTL_REG RESET_VALUE 0x00000000
	RAM13_EN BIT[4]
		RAM13_DISABLED VALUE 0x0
		RAM13_ENABLED VALUE 0x1
	RAM1112_EN BIT[3]
		RAM1112_DISABLED VALUE 0x0
		RAM1112_ENABLED VALUE 0x1
	BAM_NDP_EN BIT[2]
		BAM_NDP_DISABLED VALUE 0x0
		BAM_NDP_ENABLED VALUE 0x1
	DBM_FSM_EN BIT[1]
		DBM_FSM_DISABLED VALUE 0x0
		DBM_FSM_ENABLED VALUE 0x1

DBG_BUS_REG ADDRESS 0x002C RW
DBG_BUS_REG RESET_VALUE 0x00000000
	GENERAL_DBG_SEL BIT[27:24]
		DEBUG_BUS_DISABLED VALUE 0x0
		DEBUG_BUS_USB3 VALUE 0x1
		DEBUG_BUS_USB2 VALUE 0x2
		DEBUG_BUS_DBM VALUE 0x3
		DEBUG_BUS_CTRL VALUE 0x4
		DEBUG_BUS_GENERAL VALUE 0x5
		DEBUG_BUS_HSIC1 VALUE 0x6
		DEBUG_BUS_HSIC2 VALUE 0x7
		DEBUG_BUS_USB2_P1 VALUE 0x8
		DEBUG_BUS_USB2_P2 VALUE 0x9
	DBM_DBG_EN BIT[23:20]
	DBM_DBG_SEL BIT[19:12]
	CTRL_DBG_SEL BIT[0]

SS_PHY_CTRL ADDRESS 0x0030 RW
SS_PHY_CTRL RESET_VALUE 0x00000000
	LANE0_PWR_PRESENT BIT[24]

PWR_EVNT_IRQ_STAT ADDRESS 0x0058 RW
PWR_EVNT_IRQ_STAT RESET_VALUE 0x00000000
	L1_SUSPEND_OUT_IRQ_STAT BIT[22]
	LPM_OUT_RX_ELECIDLE_ASYNC_IRQ_STAT BIT[21]
	LPM_OUT_L2_ASYNC_IRQ_STAT BIT[20]
	POWERDOWN_OUT_P3_ASYNC_IRQ_STAT BIT[19]
	USB30_LINESTATE_INTSTS BIT[18]
	DBM_EP_FIFO_OVERRUN_STAT BIT[15]
	PME_IRQ_STAT BIT[14]
	LPM_OUT_L1_IRQ_STAT BIT[13]
	LPM_OUT_RX_ELECIDLE_IRQ_STAT BIT[12]
	LPM_OUT_L2_IRQ_STAT BIT[5]
	LPM_IN_L2_IRQ_STAT BIT[4]
	POWERDOWN_OUT_P3_IRQ_STAT BIT[3]
	POWERDOWN_IN_P3_IRQ_STAT BIT[2]

PWR_EVNT_IRQ_MASK ADDRESS 0x005C RW
PWR_EVNT_IRQ_MASK RESET_VALUE 0x00000000
	L1_SUSPEND_OUT_IRQ_MASK BIT[22]
	LPM_OUT_RX_ELECIDLE_ASYNC_IRQ_MASK BIT[21]
	LPM_OUT_L2_ASYNC_IRQ_MASK BIT[20]
	POWERDOWN_OUT_P3_ASYNC_IRQ_MASK BIT[19]
	USB30_LINESTATE_MASK BIT[18]
	DBM_EP_FIFO_OVERRUN_MASK BIT[15]
	PME_IRQ_MASK BIT[14]
	LPM_OUT_L1_IRQ_MASK BIT[13]
	LPM_OUT_RX_ELECIDLE_IRQ_MASK BIT[12]
	LPM_OUT_L2_IRQ_MASK BIT[5]
	LPM_IN_L2_IRQ_MASK BIT[4]
	POWERDOWN_OUT_P3_IRQ_MASK BIT[3]
	POWERDOWN_IN_P3_IRQ_MASK BIT[2]

HW_SW_EVT_CTRL_REG ADDRESS 0x0060 RW
HW_SW_EVT_CTRL_REG RESET_VALUE 0x00000001
	SW_EVT_MUX_SEL BIT[8]
		SW_EVENT_BUS_USB_CTRL VALUE 0x0
		SW_EVENT_BUS_DBM VALUE 0x1
	HW_EVT_MUX_CTRL BIT[5:4]
		HW_EVT_IS_DBM_EVT VALUE 0x0
		HW_EVT_IS_DEBUG_BUS VALUE 0x1
		HW_EVT_IS_SS_SW_EVT VALUE 0x2
		HW_EVT_IS_HS_SW_EVT VALUE 0x3
	EVENT_BUS_HALT BIT[0]
		EVENT_BUS_TOGGLE VALUE 0x0
		EVENT_BUS_HALT VALUE 0x1

FLADJ_30MHZ_REG ADDRESS 0x0068 RW
FLADJ_30MHZ_REG RESET_VALUE 0x00000020
	FLADJ_30MHZ_VALUE BIT[5:0]

M_AW_USER_REG ADDRESS 0x006C RW
M_AW_USER_REG RESET_VALUE 0x00000122
	AW_MEMTYPE_1_SEL BIT[11]
	AW_NOALLOACATE BIT[8]
	AW_MEMTYPE BIT[6:4]
	AW_CACHE BIT[3:0]

M_AR_USER_REG ADDRESS 0x0070 RW
M_AR_USER_REG RESET_VALUE 0x00000122
	AR_MEMTYPE_1_SEL BIT[11]
	AR_NOALLOACATE BIT[8]
	AR_MEMTYPE BIT[6:4]
	AR_CACHE BIT[3:0]

QSCRTCH_REG_n(n):(0)-(4) ARRAY 0x000000B4+0x4*n
QSCRTCH_REG_0 ADDRESS 0x00B4 RW
QSCRTCH_REG_0 RESET_VALUE 0x00000000
	QSCRTCH_REG BIT[31:0]

SS_QMP_PHY_CTRL ADDRESS 0x00F0 RW
SS_QMP_PHY_CTRL RESET_VALUE 0x00000001
	USB3QMP_PHY_RESET_EN BIT[0]

SNPS_CORE_CFG ADDRESS 0x00F4 RW
SNPS_CORE_CFG RESET_VALUE 0x00000000
	SNPS_CORE_PME_EN BIT[0]

USB30_STS_REG ADDRESS 0x00F8 R
USB30_STS_REG RESET_VALUE 0x0000003D
	USB30_CTRL_SLEEP_N BIT[5]
	USB30_CTRL_SUSPEND_N BIT[4]
	USB30_CTRL_L1_SUSPEND_N BIT[3]
	USB30_PHY_STATUS BIT[2]
	USB30_OPMODE BIT[1:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB30_USB30_PRIM.USB30_DBM_REGFILE (level 2)
----------------------------------------------------------------------------------------
usb30_dbm_regfile MODULE OFFSET=USB30_USB30_PRIM+0x000F8000 MAX=USB30_USB30_PRIM+0x000F83FF APRE=USB30_ SPRE=USB30_ BPRE=USB30_ ABPRE=USB30_ FPRE=USB30_

DBM_EP_CFG_ADDRn(n):(0)-(7) ARRAY 0x00000000+0x4*n
DBM_EP_CFG_ADDR0 ADDRESS 0x0000 RW
DBM_EP_CFG_ADDR0 RESET_VALUE 0x00000000
	DBM_BAM_P_SW_RST_DISABLE BIT[14]
	DBM_ZLT_DISABLE BIT[13]
	DBM_LINK_TAG_DISABLE BIT[12]
	DBM_SINGLE_MODE BIT[11]
	DBM_INT_RAM_ACC BIT[10]
		EP_PM_ACCESS_DISABLED VALUE 0x0
		EP_PM_ACCESS_ENABLED VALUE 0x1
	DBM_DISABLE_WB BIT[9]
		EP_WB_TO_SW_ENABLED VALUE 0x0
		EP_WB_TO_SW_DISABLED VALUE 0x1
	DBM_PRODUCER BIT[8]
		EP_IS_CONSUMER VALUE 0x0
		EP_IS_PRODUCER VALUE 0x1
	USB3_EPNUM BIT[5:1]
	DBM_EN_EP BIT[0]
		EP_IS_DBM_DISABLE VALUE 0x0
		EP_IS_DBM_ENABLE VALUE 0x1

DBM_DATA_SIZE_ADDRn(n):(0)-(7) ARRAY 0x00000080+0x4*n
DBM_DATA_SIZE_ADDR0 ADDRESS 0x0080 RW
DBM_DATA_SIZE_ADDR0 RESET_VALUE 0x00000000
	DATA_FIFO_SIZE BIT[15:0]

DBM_DATA_FIFO_ADDR_LSBn(n):(0)-(7) ARRAY 0x00000100+0x8*n
DBM_DATA_FIFO_ADDR_LSB0 ADDRESS 0x0100 RW
DBM_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	DATA_FIFO_ADDR_LSB BIT[31:0]

DBM_DATA_FIFO_ADDR_MSBn(n):(0)-(7) ARRAY 0x00000104+0x8*n
DBM_DATA_FIFO_ADDR_MSB0 ADDRESS 0x0104 RW
DBM_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	DATA_FIFO_ADDR_MSB BIT[31:0]

DBM_DATA_FIFO_ADDR_EN ADDRESS 0x0200 RW
DBM_DATA_FIFO_ADDR_EN RESET_VALUE 0x000000FF
	DBM_DATA_FIFO_ADDR_ENN BIT[7:0]

DBM_DATA_FIFO_SIZE_EN ADDRESS 0x0204 RW
DBM_DATA_FIFO_SIZE_EN RESET_VALUE 0x000000FF
	DBM_DATA_FIFO_SIZE_ENN BIT[7:0]

DBM_DBG_CNFG ADDRESS 0x0208 RW
DBM_DBG_CNFG RESET_VALUE 0x00000000
	ENABLE_IOCN BIT[7:0]

DBM_DIS_UPDXFER ADDRESS 0x0298 RW
DBM_DIS_UPDXFER RESET_VALUE 0x00000000
	DIS_UPDXFER_EP7 BIT[7]
		DONT_BLOCK_UPDXFER VALUE 0x0
		BLOCK_UPDXFER VALUE 0x1
	DIS_UPDXFER_EP6 BIT[6]
		DONT_BLOCK_UPDXFER VALUE 0x0
		BLOCK_UPDXFER VALUE 0x1
	DIS_UPDXFER_EP5 BIT[5]
		DONT_BLOCK_UPDXFER VALUE 0x0
		BLOCK_UPDXFER VALUE 0x1
	DIS_UPDXFER_EP4 BIT[4]
		DONT_BLOCK_UPDXFER VALUE 0x0
		BLOCK_UPDXFER VALUE 0x1
	DIS_UPDXFER_EP3 BIT[3]
		DONT_BLOCK_UPDXFER VALUE 0x0
		BLOCK_UPDXFER VALUE 0x1
	DIS_UPDXFER_EP2 BIT[2]
		DONT_BLOCK_UPDXFER VALUE 0x0
		BLOCK_UPDXFER VALUE 0x1
	DIS_UPDXFER_EP1 BIT[1]
		DONT_BLOCK_UPDXFER VALUE 0x0
		BLOCK_UPDXFER VALUE 0x1
	DIS_UPDXFER_EP0 BIT[0]
		DONT_BLOCK_UPDXFER VALUE 0x0
		BLOCK_UPDXFER VALUE 0x1

DBM_DEPCMD_IOC ADDRESS 0x029C RW
DBM_DEPCMD_IOC RESET_VALUE 0x00000000
	DEPCMD_IOC_EP7 BIT[7]
		DEPCMD_IOC_FIELD0 VALUE 0x0
		DEPCMD_IOC_FIELD1 VALUE 0x1
	DEPCMD_IOC_EP6 BIT[6]
		DEPCMD_IOC_FIELD0 VALUE 0x0
		DEPCMD_IOC_FIELD1 VALUE 0x1
	DEPCMD_IOC_EP5 BIT[5]
		DEPCMD_IOC_FIELD0 VALUE 0x0
		DEPCMD_IOC_FIELD1 VALUE 0x1
	DEPCMD_IOC_EP4 BIT[4]
		DEPCMD_IOC_FIELD0 VALUE 0x0
		DEPCMD_IOC_FIELD1 VALUE 0x1
	DEPCMD_IOC_EP3 BIT[3]
		DEPCMD_IOC_FIELD0 VALUE 0x0
		DEPCMD_IOC_FIELD1 VALUE 0x1
	DEPCMD_IOC_EP2 BIT[2]
		DEPCMD_IOC_FIELD0 VALUE 0x0
		DEPCMD_IOC_FIELD1 VALUE 0x1
	DEPCMD_IOC_EP1 BIT[1]
		DEPCMD_IOC_FIELD0 VALUE 0x0
		DEPCMD_IOC_FIELD1 VALUE 0x1
	DEPCMD_IOC_EP0 BIT[0]
		DEPCMD_IOC_FIELD0 VALUE 0x0
		DEPCMD_IOC_FIELD1 VALUE 0x1

DBM_DEPCMD_CMDACT ADDRESS 0x0300 RW
DBM_DEPCMD_CMDACT RESET_VALUE 0x000000FF
	DEPCMD_CMDACT_EP7 BIT[7]
		DEPCMD_CMDACT_FIELD0 VALUE 0x0
		DEPCMD_CMDACT_FIELD1 VALUE 0x1
	DEPCMD_CMDACT_EP6 BIT[6]
		DEPCMD_CMDACT_FIELD0 VALUE 0x0
		DEPCMD_CMDACT_FIELD1 VALUE 0x1
	DEPCMD_CMDACT_EP5 BIT[5]
		DEPCMD_CMDACT_FIELD0 VALUE 0x0
		DEPCMD_CMDACT_FIELD1 VALUE 0x1
	DEPCMD_CMDACT_EP4 BIT[4]
		DEPCMD_CMDACT_FIELD0 VALUE 0x0
		DEPCMD_CMDACT_FIELD1 VALUE 0x1
	DEPCMD_CMDACT_EP3 BIT[3]
		DEPCMD_CMDACT_FIELD0 VALUE 0x0
		DEPCMD_CMDACT_FIELD1 VALUE 0x1
	DEPCMD_CMDACT_EP2 BIT[2]
		DEPCMD_CMDACT_FIELD0 VALUE 0x0
		DEPCMD_CMDACT_FIELD1 VALUE 0x1
	DEPCMD_CMDACT_EP1 BIT[1]
		DEPCMD_CMDACT_FIELD0 VALUE 0x0
		DEPCMD_CMDACT_FIELD1 VALUE 0x1
	DEPCMD_CMDACT_EP0 BIT[0]
		DEPCMD_CMDACT_FIELD0 VALUE 0x0
		DEPCMD_CMDACT_FIELD1 VALUE 0x1

DBM_DEPCMD_HIPRI ADDRESS 0x0304 RW
DBM_DEPCMD_HIPRI RESET_VALUE 0x00000000
	DEPCMD_HIPRI_EP7 BIT[7]
		DEPCMD_HIPRI_FIELD0 VALUE 0x0
		DEPCMD_HIPRI_FIELD1 VALUE 0x1
	DEPCMD_HIPRI_EP6 BIT[6]
		DEPCMD_HIPRI_FIELD0 VALUE 0x0
		DEPCMD_HIPRI_FIELD1 VALUE 0x1
	DEPCMD_HIPRI_EP5 BIT[5]
		DEPCMD_HIPRI_FIELD0 VALUE 0x0
		DEPCMD_HIPRI_FIELD1 VALUE 0x1
	DEPCMD_HIPRI_EP4 BIT[4]
		DEPCMD_HIPRI_FIELD0 VALUE 0x0
		DEPCMD_HIPRI_FIELD1 VALUE 0x1
	DEPCMD_HIPRI_EP3 BIT[3]
		DEPCMD_HIPRI_FIELD0 VALUE 0x0
		DEPCMD_HIPRI_FIELD1 VALUE 0x1
	DEPCMD_HIPRI_EP2 BIT[2]
		DEPCMD_HIPRI_FIELD0 VALUE 0x0
		DEPCMD_HIPRI_FIELD1 VALUE 0x1
	DEPCMD_HIPRI_EP1 BIT[1]
		DEPCMD_HIPRI_FIELD0 VALUE 0x0
		DEPCMD_HIPRI_FIELD1 VALUE 0x1
	DEPCMD_HIPRI_EP0 BIT[0]
		DEPCMD_HIPRI_FIELD0 VALUE 0x0
		DEPCMD_HIPRI_FIELD1 VALUE 0x1

DBM_SOFT_RESET ADDRESS 0x020C RW
DBM_SOFT_RESET RESET_VALUE 0x00000000
	DBM_SFT_RST BIT[31]
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP7 BIT[7]
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP7_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP6 BIT[6]
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP6_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP5 BIT[5]
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP5_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP4 BIT[4]
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP4_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP3 BIT[3]
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP3_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP2 BIT[2]
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP2_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP1 BIT[1]
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP1_REGISTERS VALUE 0x1
	DBM_SFT_RST_EP0 BIT[0]
		NO_RESET VALUE 0x0
		RESET_FSMS_AND_EP0_REGISTERS VALUE 0x1

DBM_GEN_CFG ADDRESS 0x0210 RW
DBM_GEN_CFG RESET_VALUE 0x00001005
	TRB_TRACE_BUFF_EN BIT[16]
		TRACE_BUFF_DISABLE VALUE 0x0
		TRACE_BUFF_EN VALUE 0x1
	BPTR_EPNUM_CB BIT[15]
		CB_DISABLE VALUE 0x0
		CB_ENABLE VALUE 0x1
	PIPE_SIZE_REC_CB BIT[14]
		CB_DISABLE VALUE 0x0
		CB_ENABLE VALUE 0x1
	TRB_RD_AFTR_SP_CB BIT[13]
		CB_DISABLE VALUE 0x0
		CB_ENABLE VALUE 0x1
	SW_TRB_P_DISABLE_CB BIT[12]
		CB_DISABLE VALUE 0x0
		CB_ENABLE VALUE 0x1
	LINK_TRB_C_CB BIT[11]
		CB_DISABLE VALUE 0x0
		CB_ENABLE VALUE 0x1
	LINK_TRB_P_CB BIT[10]
		CB_DISABLE VALUE 0x0
		CB_ENABLE VALUE 0x1
	TRB_C_64B_ALGN_DIS_N BIT[9]
		TRB_C_64B_ALGN_DIS VALUE 0x0
		TRB_C_64B_ALGN_EN VALUE 0x1
	TRB_P_64B_ALGN_DIS_N BIT[8]
		TRB_P_64B_ALGN_DIS VALUE 0x0
		TRB_P_64B_ALGN_EN VALUE 0x1
	AXI_COMPLIANCE_CB_1 BIT[4]
		AXI_COMP_CHICKEN_BIT_1_DIS VALUE 0x0
		AXI_COMP_CHICKEN_BIT_1_EN VALUE 0x1
	AXI_COMPLIANCE_CB_0 BIT[3]
		AXI_COMP_CHICKEN_BIT_0_DIS VALUE 0x0
		AXI_COMP_CHICKEN_BIT_0_EN VALUE 0x1
	BAM_ZLT_SUPPORT BIT[2]
		BAM_ZLT_SUPPORT_DIS VALUE 0x0
		BAM_ZLT_SUPPORT_EN VALUE 0x1
	DBM_TRB_INDIC_DIS BIT[1]
	DBM_EN_USB3 BIT[0]
		USB_20 VALUE 0x0
		USB_30 VALUE 0x1

DBM_STATUS ADDRESS 0x0214 R
DBM_STATUS RESET_VALUE 0x00000000
	SET_UNALIGNED_ZLTN BIT[7:0]

DBM_STATES ADDRESS 0x0218 R
DBM_STATES RESET_VALUE 0x00000000
	CUR_DBM_EPNUM BIT[27:25]
	AHBM_UPDXFER_STATE BIT[24:23]
	AHBM_DEPCMD_STATE BIT[22:20]
	ERR_RSP_STATE BIT[19:18]
	RAM13_RD_STATE BIT[17:15]
	AHB_CTRL_STATE BIT[14:13]
	AXI_WR_STATE BIT[12:10]
	AXI_RD_STATE BIT[9:7]
	DEPCMD_STATE BIT[6]
	WB_STATE BIT[5]
	UPDXFER_STATE BIT[4]
	TF_STATE BIT[3:0]

DBM_HW_TRB0_EPn(n):(0)-(3) ARRAY 0x00000220+0x4*n
DBM_HW_TRB0_EP0 ADDRESS 0x0220 R
DBM_HW_TRB0_EP0 RESET_VALUE 0x00000000
	HW_TRB_31_0 BIT[31:0]

DBM_HW_TRB1_EPn(n):(0)-(3) ARRAY 0x00000230+0x4*n
DBM_HW_TRB1_EP0 ADDRESS 0x0230 R
DBM_HW_TRB1_EP0 RESET_VALUE 0x00000000
	HW_TRB_63_32 BIT[31:0]

DBM_HW_TRB2_EPn(n):(0)-(3) ARRAY 0x00000240+0x4*n
DBM_HW_TRB2_EP0 ADDRESS 0x0240 R
DBM_HW_TRB2_EP0 RESET_VALUE 0x00000000
	HW_TRB_95_64 BIT[31:0]

DBM_HW_TRB3_EPn(n):(0)-(3) ARRAY 0x00000250+0x4*n
DBM_HW_TRB3_EP0 ADDRESS 0x0250 R
DBM_HW_TRB3_EP0 RESET_VALUE 0x00000000
	HW_TRB_127_96 BIT[31:0]

DBM_GEVNTADR_LSB ADDRESS 0x0260 RW
DBM_GEVNTADR_LSB RESET_VALUE 0x00000000
	GEVNTADR_LSB BIT[31:0]

DBM_GEVNTADR_MSB ADDRESS 0x0264 RW
DBM_GEVNTADR_MSB RESET_VALUE 0x00000000
	GEVNTADR_MSB BIT[31:0]

DBM_GEVNTSIZ ADDRESS 0x0268 RW
DBM_GEVNTSIZ RESET_VALUE 0x00000000
	GEVNTSIZ BIT[15:0]

DBM_DATA_FIFO_EN ADDRESS 0x026C RW
DBM_DATA_FIFO_EN RESET_VALUE 0x000000FF
	DBM_DATA_FIFO_SIZE_ENN BIT[7:4]
	DBM_DATA_FIFO_ADDR_ENN BIT[3:0]

DBM_GEVNTADR ADDRESS 0x0270 RW
DBM_GEVNTADR RESET_VALUE 0x00000000
	GEVNTADR BIT[31:0]

DBM_PIPE_CFG ADDRESS 0x0274 RW
DBM_PIPE_CFG RESET_VALUE 0x000000E4
	DBM_PIPE_CFGN BIT[7:0]

INACTIVITY_TIMER ADDRESS 0x0278 RW
INACTIVITY_TIMER RESET_VALUE 0x00000000
	TIMER_ENABLE BIT[31]
	TIMER_LIMIT BIT[30:0]

DBM_DATA_FIFO_ADDRn(n):(0)-(3) ARRAY 0x00000280+0x4*n
DBM_DATA_FIFO_ADDR0 ADDRESS 0x0280 RW
DBM_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	DATA_FIFO_ADDR BIT[31:0]

DBM_TRB_TRACE_CNT ADDRESS 0x0290 R
DBM_TRB_TRACE_CNT RESET_VALUE 0x00000000
	TRB_TRACE_CNTR BIT[9:0]

EP_FIFO_OVERRUN_ADDR ADDRESS 0x0294 R
EP_FIFO_OVERRUN_ADDR RESET_VALUE 0x00000000
	EP_FIFO_OVERRUN_STAT BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB30_USB30_PRIM.BAM (level 2)
----------------------------------------------------------------------------------------
bam MODULE OFFSET=USB30_USB30_PRIM+0x00104000 MAX=USB30_USB30_PRIM+0x0011EFFF APRE=USB30_USB30_ SPRE=USB30_USB30_ BPRE=USB30_USB30_ ABPRE=USB30_USB30_ FPRE=USB30_USB30_

BAM_CTRL ADDRESS 0x0000 RW
BAM_CTRL RESET_VALUE 0x00020000
	BAM_MESS_ONLY_CANCEL_WB BIT[20]
	CACHE_MISS_ERR_RESP_EN BIT[19]
	LOCAL_CLK_GATING BIT[18:17]
	IBC_DISABLE BIT[16]
	BAM_CACHED_DESC_STORE BIT[15]
	BAM_DESC_CACHE_SEL BIT[14:13]
	BAM_TESTBUS_SEL BIT[11:5]
	BAM_EN_ACCUM BIT[4]
	BAM_EN BIT[1]
	BAM_SW_RST BIT[0]

BAM_TIMER ADDRESS 0x0040 R
BAM_TIMER RESET_VALUE 0x00000000
	TIMER BIT[15:0]

BAM_TIMER_CTRL ADDRESS 0x0044 RW
BAM_TIMER_CTRL RESET_VALUE 0x00000000
	TIMER_RST BIT[31]
	TIMER_RUN BIT[30]
	TIMER_MODE BIT[29]
	TIMER_TRSHLD BIT[15:0]

BAM_DESC_CNT_TRSHLD ADDRESS 0x0008 RW
BAM_DESC_CNT_TRSHLD RESET_VALUE 0x00000001
	CNT_TRSHLD BIT[15:0]

BAM_IRQ_STTS ADDRESS 0x0014 R
BAM_IRQ_STTS RESET_VALUE 0x00000000
	BAM_TIMER_IRQ BIT[4]
	BAM_EMPTY_IRQ BIT[3]
	BAM_ERROR_IRQ BIT[2]
	BAM_HRESP_ERR_IRQ BIT[1]

BAM_IRQ_CLR ADDRESS 0x0018 W
BAM_IRQ_CLR RESET_VALUE 0x00000000
	BAM_TIMER_CLR BIT[4]
	BAM_EMPTY_CLR BIT[3]
	BAM_ERROR_CLR BIT[2]
	BAM_HRESP_ERR_CLR BIT[1]

BAM_IRQ_EN ADDRESS 0x001C RW
BAM_IRQ_EN RESET_VALUE 0x00000000
	BAM_TIMER_EN BIT[4]
	BAM_EMPTY_EN BIT[3]
	BAM_ERROR_EN BIT[2]
	BAM_HRESP_ERR_EN BIT[1]

BAM_CNFG_BITS ADDRESS 0x007C RW
BAM_CNFG_BITS RESET_VALUE 0x00000000
	AOS_OVERFLOW_PRVNT BIT[31]
	MULTIPLE_EVENTS_DESC_AVAIL_EN BIT[30]
	MULTIPLE_EVENTS_SIZE_EN BIT[29]
	BAM_ZLT_W_CD_SUPPORT BIT[28]
	BAM_CD_ENABLE BIT[27]
	BAM_AU_ACCUMED BIT[26]
	BAM_PSM_P_HD_DATA BIT[25]
	BAM_REG_P_EN BIT[24]
	BAM_WB_DSC_AVL_P_RST BIT[23]
	BAM_WB_RETR_SVPNT BIT[22]
	BAM_WB_CSW_ACK_IDL BIT[21]
	BAM_WB_BLK_CSW BIT[20]
	BAM_WB_P_RES BIT[19]
	BAM_SI_P_RES BIT[18]
	BAM_AU_P_RES BIT[17]
	BAM_PSM_P_RES BIT[16]
	BAM_PSM_CSW_REQ BIT[15]
	BAM_SB_CLK_REQ BIT[14]
	BAM_IBC_DISABLE BIT[13]
	BAM_NO_EXT_P_RST BIT[12]
	BAM_FULL_PIPE BIT[11]
	BAM_ADML_SYNC_BRIDGE BIT[3]
	BAM_PIPE_CNFG BIT[2]
	BAM_ADML_DEEP_CONS_FIFO BIT[1]
	BAM_ADML_INCR4_EN_N BIT[0]

BAM_CNFG_BITS_2 ADDRESS 0x0084 RW
BAM_CNFG_BITS_2 RESET_VALUE 0x00000003
	NO_SW_OFFSET_REVERT_BACK BIT[1]
	CNFG_NO_ACCEPT_AT_FIFO_FULL BIT[0]

BAM_REVISION ADDRESS 0x1000 R
BAM_REVISION RESET_VALUE 0xXXXXXXXX
	INACTIV_TMR_BASE BIT[31:24]
	CMD_DESC_EN BIT[23]
	DESC_CACHE_DEPTH BIT[22:21]
	NUM_INACTIV_TMRS BIT[20]
	INACTIV_TMRS_EXST BIT[19]
	HIGH_FREQUENCY_BAM BIT[18]
	BAM_HAS_NO_BYPASS BIT[17]
	SECURED BIT[16]
	USE_VMIDMT BIT[15]
	AXI_ACTIVE BIT[14]
	CE_BUFFER_SIZE BIT[13:12]
	NUM_EES BIT[11:8]
	REVISION BIT[7:0]

BAM_SW_VERSION ADDRESS 0x1004 R
BAM_SW_VERSION RESET_VALUE 0x10070003
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

BAM_NUM_PIPES ADDRESS 0x1008 R
BAM_NUM_PIPES RESET_VALUE 0xXXXXX0XX
	BAM_NON_PIPE_GRP BIT[31:24]
	PERIPH_NON_PIPE_GRP BIT[23:16]
	BAM_DATA_ADDR_BUS_WIDTH BIT[15:14]
	BAM_NUM_PIPES BIT[7:0]

BAM_TEST_BUS_SEL ADDRESS 0x1010 RW
BAM_TEST_BUS_SEL RESET_VALUE 0x00000000
	SW_EVENTS_ZERO BIT[21]
	SW_EVENTS_SEL BIT[20:19]
	BAM_DATA_ERASE BIT[18]
	BAM_DATA_FLUSH BIT[17]
	BAM_CLK_ALWAYS_ON BIT[16]
	BAM_TESTBUS_SEL BIT[6:0]

BAM_TEST_BUS_REG ADDRESS 0x1014 R
BAM_TEST_BUS_REG RESET_VALUE 0x00000000
	BAM_TESTBUS_REG BIT[31:0]

BAM_AHB_MASTER_ERR_CTRLS ADDRESS 0x1024 R
BAM_AHB_MASTER_ERR_CTRLS RESET_VALUE 0x00000000
	BAM_ERR_HVMID BIT[22:18]
	BAM_ERR_DIRECT_MODE BIT[17]
	BAM_ERR_HCID BIT[16:12]
	BAM_ERR_HPROT BIT[11:8]
	BAM_ERR_HBURST BIT[7:5]
	BAM_ERR_HSIZE BIT[4:3]
	BAM_ERR_HWRITE BIT[2]
	BAM_ERR_HTRANS BIT[1:0]

BAM_AHB_MASTER_ERR_ADDR ADDRESS 0x1028 R
BAM_AHB_MASTER_ERR_ADDR RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_DATA ADDRESS 0x102C R
BAM_AHB_MASTER_ERR_DATA RESET_VALUE 0x00000000
	BAM_ERR_DATA BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_LSB ADDRESS 0x1100 R
BAM_AHB_MASTER_ERR_ADDR_LSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[31:0]

BAM_AHB_MASTER_ERR_ADDR_MSB ADDRESS 0x1104 R
BAM_AHB_MASTER_ERR_ADDR_MSB RESET_VALUE 0x00000000
	BAM_ERR_ADDR BIT[3:0]

BAM_TRUST_REG ADDRESS 0x2000 RW
BAM_TRUST_REG RESET_VALUE 0x00000000
	LOCK_EE_CTRL BIT[13]
	BAM_VMID BIT[12:8]
	BAM_RST_BLOCK BIT[7]
	BAM_EE BIT[2:0]

BAM_P_TRUST_REGn(n):(0)-(7) ARRAY 0x00002020+0x4*n
BAM_P_TRUST_REG0 ADDRESS 0x2020 RW
BAM_P_TRUST_REG0 RESET_VALUE 0x00000000
	BAM_P_VMID BIT[12:8]
	BAM_P_SUP_GROUP BIT[7:3]
	BAM_P_EE BIT[2:0]

BAM_IRQ_SRCS_EEn(n):(0)-(7) ARRAY 0x00003000+0x1000*n
BAM_IRQ_SRCS_EE0 ADDRESS 0x3000 R
BAM_IRQ_SRCS_EE0 RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK_EEn(n):(0)-(7) ARRAY 0x00003004+0x1000*n
BAM_IRQ_SRCS_MSK_EE0 ADDRESS 0x3004 RW
BAM_IRQ_SRCS_MSK_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED_EEn(n):(0)-(7) ARRAY 0x00003008+0x1000*n
BAM_IRQ_SRCS_UNMASKED_EE0 ADDRESS 0x3008 R
BAM_IRQ_SRCS_UNMASKED_EE0 RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_PIPE_ATTR_EEn(n):(0)-(7) ARRAY 0x0000300C+0x1000*n
BAM_PIPE_ATTR_EE0 ADDRESS 0x300C R
BAM_PIPE_ATTR_EE0 RESET_VALUE 0x00000000
	BAM_ENABLED BIT[31]
	P_ATTR BIT[30:0]

BAM_IRQ_SRCS ADDRESS 0x3010 R
BAM_IRQ_SRCS RESET_VALUE 0x00000000
	BAM_IRQ BIT[31]
	P_IRQ BIT[30:0]

BAM_IRQ_SRCS_MSK ADDRESS 0x3014 RW
BAM_IRQ_SRCS_MSK RESET_VALUE 0x00000000
	BAM_IRQ_MSK BIT[31]
		DISABLE_BAM_INTERRUPT VALUE 0x0
		ENABLE_BAM_INTERRUPT VALUE 0x1
	P_IRQ_MSK BIT[30:0]
		DISABLE_PIPE_INTERRUPT VALUE 0x00000000
		ENABLE_PIPE_INTERRUPT VALUE 0x00000001

BAM_IRQ_SRCS_UNMASKED ADDRESS 0x3018 R
BAM_IRQ_SRCS_UNMASKED RESET_VALUE 0x00000000
	BAM_IRQ_UNMASKED BIT[31]
	P_IRQ_UNMASKED BIT[30:0]

BAM_P_CTRLn(n):(0)-(7) ARRAY 0x00013000+0x1000*n
BAM_P_CTRL0 ADDRESS 0x13000 RW
BAM_P_CTRL0 RESET_VALUE 0x00000000
	P_LOCK_GROUP BIT[20:16]
	P_WRITE_NWD BIT[11]
	P_PREFETCH_LIMIT BIT[10:9]
	P_AUTO_EOB_SEL BIT[8:7]
	P_AUTO_EOB BIT[6]
	P_SYS_MODE BIT[5]
	P_SYS_STRM BIT[4]
	P_DIRECTION BIT[3]
	P_EN BIT[1]

BAM_P_RSTn(n):(0)-(7) ARRAY 0x00013004+0x1000*n
BAM_P_RST0 ADDRESS 0x13004 W
BAM_P_RST0 RESET_VALUE 0x00000000
	P_SW_RST BIT[0]

BAM_P_HALTn(n):(0)-(7) ARRAY 0x00013008+0x1000*n
BAM_P_HALT0 ADDRESS 0x13008 RW
BAM_P_HALT0 RESET_VALUE 0x00000008
	P_FORCE_DESC_FIFO_FULL BIT[4]
	P_PIPE_EMPTY BIT[3]
	P_LAST_DESC_ZLT BIT[2]
	P_PROD_HALTED BIT[1]
	P_HALT BIT[0]

BAM_P_IRQ_STTSn(n):(0)-(7) ARRAY 0x00013010+0x1000*n
BAM_P_IRQ_STTS0 ADDRESS 0x13010 R
BAM_P_IRQ_STTS0 RESET_VALUE 0x00000000
	P_HRESP_ERR_IRQ BIT[7]
	P_PIPE_RST_ERROR_IRQ BIT[6]
	P_TRNSFR_END_IRQ BIT[5]
	P_ERR_IRQ BIT[4]
	P_OUT_OF_DESC_IRQ BIT[3]
	P_WAKE_IRQ BIT[2]
	P_TIMER_IRQ BIT[1]
	P_PRCSD_DESC_IRQ BIT[0]

BAM_P_IRQ_CLRn(n):(0)-(7) ARRAY 0x00013014+0x1000*n
BAM_P_IRQ_CLR0 ADDRESS 0x13014 W
BAM_P_IRQ_CLR0 RESET_VALUE 0x00000000
	P_HRESP_ERR_CLR BIT[7]
	P_PIPE_RST_ERROR_CLR BIT[6]
	P_TRNSFR_END_CLR BIT[5]
	P_ERR_CLR BIT[4]
	P_OUT_OF_DESC_CLR BIT[3]
	P_WAKE_CLR BIT[2]
	P_TIMER_CLR BIT[1]
	P_PRCSD_DESC_CLR BIT[0]

BAM_P_IRQ_ENn(n):(0)-(7) ARRAY 0x00013018+0x1000*n
BAM_P_IRQ_EN0 ADDRESS 0x13018 RW
BAM_P_IRQ_EN0 RESET_VALUE 0x00000000
	P_HRESP_ERR_EN BIT[7]
	P_PIPE_RST_ERROR_EN BIT[6]
	P_TRNSFR_END_EN BIT[5]
	P_ERR_EN BIT[4]
	P_OUT_OF_DESC_EN BIT[3]
	P_WAKE_EN BIT[2]
	P_TIMER_EN BIT[1]
	P_PRCSD_DESC_EN BIT[0]

BAM_P_TIMERn(n):(0)-(7) ARRAY 0x0001301C+0x1000*n
BAM_P_TIMER0 ADDRESS 0x1301C R
BAM_P_TIMER0 RESET_VALUE 0x00000000
	P_TIMER BIT[15:0]

BAM_P_TIMER_CTRLn(n):(0)-(7) ARRAY 0x00013020+0x1000*n
BAM_P_TIMER_CTRL0 ADDRESS 0x13020 RW
BAM_P_TIMER_CTRL0 RESET_VALUE 0x00000000
	P_TIMER_RST BIT[31]
	P_TIMER_RUN BIT[30]
	P_TIMER_MODE BIT[29]
	P_TIMER_TRSHLD BIT[15:0]

BAM_P_PRDCR_SDBNDn(n):(0)-(7) ARRAY 0x00013024+0x1000*n
BAM_P_PRDCR_SDBND0 ADDRESS 0x13024 R
BAM_P_PRDCR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_SB_UPDATED BIT[24]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_FREE BIT[15:0]

BAM_P_CNSMR_SDBNDn(n):(0)-(7) ARRAY 0x00013028+0x1000*n
BAM_P_CNSMR_SDBND0 ADDRESS 0x13028 R
BAM_P_CNSMR_SDBND0 RESET_VALUE 0x00000000
	BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE BIT[30]
	BAM_P_ACK_ON_SUCCESS_CTRL BIT[29:28]
	BAM_P_ACK_ON_SUCCESS_TOGGLE BIT[27]
	BAM_P_SB_UPDATED BIT[26]
	BAM_P_NWD_TOGGLE BIT[25]
	BAM_P_NWD_TOGGLE_R BIT[24]
	BAM_P_WAIT_4_ACK BIT[23]
	BAM_P_ACK_TOGGLE BIT[22]
	BAM_P_ACK_TOGGLE_R BIT[21]
	BAM_P_TOGGLE BIT[20]
	BAM_P_CTRL BIT[19:16]
	BAM_P_BYTES_AVAIL BIT[15:0]

BAM_P_SW_OFSTSn(n):(0)-(7) ARRAY 0x00013800+0x1000*n
BAM_P_SW_OFSTS0 ADDRESS 0x13800 RW
BAM_P_SW_OFSTS0 RESET_VALUE 0x00000000
	SW_OFST_IN_DESC BIT[31:16]
	SW_DESC_OFST BIT[15:0]

BAM_P_AU_PSM_CNTXT_1_n(n):(0)-(7) ARRAY 0x00013804+0x1000*n
BAM_P_AU_PSM_CNTXT_1_0 ADDRESS 0x13804 RW
BAM_P_AU_PSM_CNTXT_1_0 RESET_VALUE 0x00000000
	AU_PSM_ACCUMED BIT[31:16]
	AU_ACKED BIT[15:0]

BAM_P_PSM_CNTXT_2_n(n):(0)-(7) ARRAY 0x00013808+0x1000*n
BAM_P_PSM_CNTXT_2_0 ADDRESS 0x13808 RW
BAM_P_PSM_CNTXT_2_0 RESET_VALUE 0x00000000
	PSM_DESC_VALID BIT[31]
	PSM_DESC_IRQ BIT[30]
	PSM_DESC_IRQ_DONE BIT[29]
	PSM_GENERAL_BITS BIT[28:25]
	PSM_CONS_STATE BIT[24:22]
	PSM_PROD_SYS_STATE BIT[21:19]
	PSM_PROD_B2B_STATE BIT[18:16]
	PSM_DESC_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_3_n(n):(0)-(7) ARRAY 0x0001380C+0x1000*n
BAM_P_PSM_CNTXT_3_0 ADDRESS 0x1380C RW
BAM_P_PSM_CNTXT_3_0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_4_n(n):(0)-(7) ARRAY 0x00013810+0x1000*n
BAM_P_PSM_CNTXT_4_0 ADDRESS 0x13810 RW
BAM_P_PSM_CNTXT_4_0 RESET_VALUE 0x00000000
	PSM_DESC_OFST BIT[31:16]
	PSM_SAVED_ACCUMED_SIZE BIT[15:0]

BAM_P_PSM_CNTXT_5_n(n):(0)-(7) ARRAY 0x00013814+0x1000*n
BAM_P_PSM_CNTXT_5_0 ADDRESS 0x13814 RW
BAM_P_PSM_CNTXT_5_0 RESET_VALUE 0x00000000
	PSM_BLOCK_BYTE_CNT BIT[31:16]
	PSM_OFST_IN_DESC BIT[15:0]

BAM_P_EVNT_REGn(n):(0)-(7) ARRAY 0x00013818+0x1000*n
BAM_P_EVNT_REG0 ADDRESS 0x13818 RW
BAM_P_EVNT_REG0 RESET_VALUE 0x00000000
	P_BYTES_CONSUMED BIT[31:16]
	P_DESC_FIFO_PEER_OFST BIT[15:0]

BAM_P_DESC_FIFO_ADDRn(n):(0)-(7) ARRAY 0x0001381C+0x1000*n
BAM_P_DESC_FIFO_ADDR0 ADDRESS 0x1381C RW
BAM_P_DESC_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_FIFO_SIZESn(n):(0)-(7) ARRAY 0x00013820+0x1000*n
BAM_P_FIFO_SIZES0 ADDRESS 0x13820 RW
BAM_P_FIFO_SIZES0 RESET_VALUE 0x00000000
	P_DATA_FIFO_SIZE BIT[31:16]
	P_DESC_FIFO_SIZE BIT[15:0]

BAM_P_DATA_FIFO_ADDRn(n):(0)-(7) ARRAY 0x00013824+0x1000*n
BAM_P_DATA_FIFO_ADDR0 ADDRESS 0x13824 RW
BAM_P_DATA_FIFO_ADDR0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_EVNT_GEN_TRSHLDn(n):(0)-(7) ARRAY 0x00013828+0x1000*n
BAM_P_EVNT_GEN_TRSHLD0 ADDRESS 0x13828 RW
BAM_P_EVNT_GEN_TRSHLD0 RESET_VALUE 0x00000000
	P_TRSHLD BIT[15:0]

BAM_P_EVNT_DEST_ADDRn(n):(0)-(7) ARRAY 0x0001382C+0x1000*n
BAM_P_EVNT_DEST_ADDR0 ADDRESS 0x1382C RW
BAM_P_EVNT_DEST_ADDR0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_DF_CNTXT_n(n):(0)-(7) ARRAY 0x00013830+0x1000*n
BAM_P_DF_CNTXT_0 ADDRESS 0x13830 RW
BAM_P_DF_CNTXT_0 RESET_VALUE 0x00000000
	WB_ACCUMULATED BIT[31:16]
	DF_DESC_OFST BIT[15:0]

BAM_P_RETR_CNTXT_n(n):(0)-(7) ARRAY 0x00013834+0x1000*n
BAM_P_RETR_CNTXT_0 ADDRESS 0x13834 RW
BAM_P_RETR_CNTXT_0 RESET_VALUE 0x00000000
	RETR_DESC_OFST BIT[31:16]
	RETR_OFST_IN_DESC BIT[15:0]

BAM_P_SI_CNTXT_n(n):(0)-(7) ARRAY 0x00013838+0x1000*n
BAM_P_SI_CNTXT_0 ADDRESS 0x13838 RW
BAM_P_SI_CNTXT_0 RESET_VALUE 0x00000000
	SI_DESC_OFST BIT[15:0]

BAM_P_PSM_CNTXT_3_LSBn(n):(0)-(7) ARRAY 0x00013900+0x1000*n
BAM_P_PSM_CNTXT_3_LSB0 ADDRESS 0x13900 RW
BAM_P_PSM_CNTXT_3_LSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[31:0]

BAM_P_PSM_CNTXT_3_MSBn(n):(0)-(7) ARRAY 0x00013904+0x1000*n
BAM_P_PSM_CNTXT_3_MSB0 ADDRESS 0x13904 RW
BAM_P_PSM_CNTXT_3_MSB0 RESET_VALUE 0x00000000
	PSM_DESC_ADDR BIT[3:0]

BAM_P_DESC_FIFO_ADDR_LSBn(n):(0)-(7) ARRAY 0x00013910+0x1000*n
BAM_P_DESC_FIFO_ADDR_LSB0 ADDRESS 0x13910 RW
BAM_P_DESC_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[31:0]

BAM_P_DESC_FIFO_ADDR_MSBn(n):(0)-(7) ARRAY 0x00013914+0x1000*n
BAM_P_DESC_FIFO_ADDR_MSB0 ADDRESS 0x13914 RW
BAM_P_DESC_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DESC_FIFO_ADDR BIT[3:0]

BAM_P_DATA_FIFO_ADDR_LSBn(n):(0)-(7) ARRAY 0x00013920+0x1000*n
BAM_P_DATA_FIFO_ADDR_LSB0 ADDRESS 0x13920 RW
BAM_P_DATA_FIFO_ADDR_LSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[31:0]

BAM_P_DATA_FIFO_ADDR_MSBn(n):(0)-(7) ARRAY 0x00013924+0x1000*n
BAM_P_DATA_FIFO_ADDR_MSB0 ADDRESS 0x13924 RW
BAM_P_DATA_FIFO_ADDR_MSB0 RESET_VALUE 0x00000000
	P_DATA_FIFO_ADDR BIT[3:0]

BAM_P_EVNT_DEST_ADDR_LSBn(n):(0)-(7) ARRAY 0x00013930+0x1000*n
BAM_P_EVNT_DEST_ADDR_LSB0 ADDRESS 0x13930 RW
BAM_P_EVNT_DEST_ADDR_LSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[31:0]

BAM_P_EVNT_DEST_ADDR_MSBn(n):(0)-(7) ARRAY 0x00013934+0x1000*n
BAM_P_EVNT_DEST_ADDR_MSB0 ADDRESS 0x13934 RW
BAM_P_EVNT_DEST_ADDR_MSB0 RESET_VALUE 0x00000000
	P_EVNT_DEST_ADDR BIT[3:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PCIE_0_PCIE20_WRAPPER_AHB (level 1)
----------------------------------------------------------------------------------------
PCIE_0_PCIE20_WRAPPER_AHB BASE 0x60080000 SIZE=0x00008000 pcie_0_pcie20_wrapper_ahbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCIE_0_PCIE20_WRAPPER_AHB.PCIE20_PARF (level 2)
----------------------------------------------------------------------------------------
pcie20_parf MODULE OFFSET=PCIE_0_PCIE20_WRAPPER_AHB+0x00000000 MAX=PCIE_0_PCIE20_WRAPPER_AHB+0x00001FFF APRE=PCIE_0_ SPRE=PCIE_0_ BPRE=PCIE_0_ ABPRE=PCIE_0_ FPRE=PCIE_0_

PCIE20_PARF_SYS_CTRL ADDRESS 0x0000 RW
PCIE20_PARF_SYS_CTRL RESET_VALUE 0x2000360C
	MAC_PHY_POWERDOWN_IN_P2_D_MUX_EN BIT[29]
		EN_DISABLE_MUX VALUE 0x0
		EN_ENABLE_MUX VALUE 0x1
	AUX_PIPE_MUX_OUTPUT_PIPE_DIS BIT[28]
		ENABLE_SELA_USE VALUE 0x0
		DISABLE_SELA_USE VALUE 0x1
	ECAM_REMOVE_OFFSET_EN BIT[27]
		DISABLE_REMOVE_OFFSET VALUE 0x0
		ENABLE_REMOVE_OFFSET VALUE 0x1
	ECAM_BLOCKER_EN BIT[26]
		DISABLE_ECAM_BLOCKER VALUE 0x0
		ENABLE_ECAM_BLOCKER VALUE 0x1
	HW_EVENT_RESET BIT[25]
	HW_EVENT_CGC_OPEN BIT[24]
	TESTBUS_SELECTOR BIT[23:16]
	PHY_P2_IN_L1_DIS BIT[14]
		ENABLE_P2_WHEN_IN_L1 VALUE 0x0
		DISABLE_P2_WHEN_IN_L1 VALUE 0x1
	MST_WAKEUP_EN BIT[13]
		DISABLE_MASTER_WAKEUP VALUE 0x0
		ENABLE_MASTER_WAKEUP VALUE 0x1
	SLV_WAKEUP_EN BIT[12]
		DISABLE_SLV_WAKEUP VALUE 0x0
		ENABLE_SLV_WAKEUP VALUE 0x1
	SLV_DBI_WAKE_DISABLE BIT[11]
		DISABLE_WAKE VALUE 0x0
		ENABLE_WAKE VALUE 0x1
	MSTR_ACLK_CGC_DIS BIT[10]
		CGC_ENABLED VALUE 0x0
		DISABLE_CGC VALUE 0x1
	SLV_ACLK_CGC_DIS BIT[9]
		CGC_ENABLED VALUE 0x0
		DISABLE_CGC VALUE 0x1
	ACLK_REQ_OVERRIDE BIT[8]
		USE_HW_VALUE VALUE 0x0
		OVERRIDE_HW_VALUE VALUE 0x1
	ACLK_REQ BIT[7]
		ACLK_NOT_REQUESTED VALUE 0x0
		ACLK_REQUESTED VALUE 0x1
	CORE_CLK_CGC_DIS BIT[6]
		CGC_ENABLED VALUE 0x0
		DISABLE_CGC VALUE 0x1
	AUX_CLK_MUX_DIS BIT[5]
		MUX_ENABLED VALUE 0x0
		DISABLE_MUX VALUE 0x1
	AUX_PWR_DET BIT[4]
		AUXILIARY_POWER_IS_OFF VALUE 0x0
		AUXILIARY_POWER_IS_ON VALUE 0x1
	CORE_CLK_2AUX_CLK_MUX_DIS BIT[3]
		ENABLE_CORE_CLK2AUX_CLK_MUX_IN_L1 VALUE 0x0
		DISABLE_CORE_CLK2AUX_CLK_MUX_IN_L1 VALUE 0x1
	L23_CLK_RMV_DIS BIT[2]
		ENABLE_CLOCK_REMOVAL VALUE 0x0
		DISABLE_CLOCK_REMOVAL VALUE 0x1
	L1_CLK_RMV_DIS BIT[1]
		ENABLE_CLOCK_REMOVAL VALUE 0x0
		DISABLE_CLOCK_REMOVAL VALUE 0x1
	CLK_RST_MDL_EN BIT[0]
		DISABLE_CLOCKS_RESETS VALUE 0x0
		ENABLE_CLOCKS_RESETS VALUE 0x1

PCIE20_PARF_BRIDGE_ERR_MAP ADDRESS 0x0008 RW
PCIE20_PARF_BRIDGE_ERR_MAP RESET_VALUE 0x00000000
	AXI_MSTR_ERR_MAP BIT[17:16]
	AXI_SLV_ERR_MAP BIT[5:0]

PCIE20_PARF_DB_CTRL ADDRESS 0x0010 RW
PCIE20_PARF_DB_CTRL RESET_VALUE 0x00000000
	MST_WKP_BLOCK BIT[6]
		PASSED VALUE 0x0
		BLOCKED VALUE 0x1
	SLV_WKP_BLOCK BIT[5]
		PASSED VALUE 0x0
		BLOCKED VALUE 0x1
	DBI_WKP_BLOCK BIT[4]
		PASSED VALUE 0x0
		BLOCKED VALUE 0x1
	RMVL_DBNCR_BLOCK BIT[1]
		PASSED VALUE 0x0
		BLOCKED VALUE 0x1
	INSR_DBNCR_BLOCK BIT[0]
		PASSED VALUE 0x0
		BLOCKED VALUE 0x1

PCIE20_PARF_PREDET_DB_INSR ADDRESS 0x0014 RW
PCIE20_PARF_PREDET_DB_INSR RESET_VALUE 0x00010000
	INSR_DBNCR_VAL BIT[31:0]

PCIE20_PARF_PREDET_DB_RMVL ADDRESS 0x0018 RW
PCIE20_PARF_PREDET_DB_RMVL RESET_VALUE 0x00010000
	RMVL_DBNCR_VAL BIT[31:0]

PCIE20_PARF_WKP_DB_RMVL ADDRESS 0x001C RW
PCIE20_PARF_WKP_DB_RMVL RESET_VALUE 0x00101010
	MST_DBNCR_VAL BIT[23:16]
	SLV_DBNCR_VAL BIT[15:8]
	DBI_DBNCR_VAL BIT[7:0]

PCIE20_PARF_PM_CTRL ADDRESS 0x0020 RW
PCIE20_PARF_PM_CTRL RESET_VALUE 0x00000000
	PM_XMT_PME BIT[4]
	OUTBAND_PWRUP_CMD BIT[3]
	READY_ENTR_L23 BIT[2]
		NOT_READY VALUE 0x0
		READY VALUE 0x1
	REQ_EXIT_L1 BIT[1]
		DEASSERT_EXIT_REQUEST VALUE 0x0
		ASSERT_EXIT_REQUEST VALUE 0x1
	REQ_ENTR_L1 BIT[0]
		DEASSERT_ENTER_REQUEST VALUE 0x0
		ASSERT_ENTER_REQUEST VALUE 0x1

PCIE20_PARF_PM_STTS ADDRESS 0x0024 R
PCIE20_PARF_PM_STTS RESET_VALUE 0x00040000
	LINK_REQ_RST_NOT BIT[31]
	XMLH_LINK_UP BIT[30]
	PM_DSTATE_0 BIT[29]
		D0 VALUE 0x0
		D3 VALUE 0x1
	PHYSTATUS BIT[28]
	PM_DSTATE BIT[27:16]
	PM_PME_EN BIT[15:12]
	PHYCLK_REQ_N BIT[11]
	L1SS_CLKREQN_OE BIT[10]
	L1SS_CLKREQN_IN BIT[9]
	PM_LINKST_IN_L1SUB BIT[8]
	PM_LINKST_IN_L0S BIT[7]
	PM_LINKST_L2_EXIT BIT[6]
	PM_LINKST_IN_L2 BIT[5]
	PM_LINKST_IN_L1 BIT[4]
	PM_STATUS BIT[3:0]

PCIE20_PARF_PM_STTS_1 ADDRESS 0x0028 R
PCIE20_PARF_PM_STTS_1 RESET_VALUE 0x00000000
	LINK_TIMEOUT_FLUSH_NOT BIT[12]
	CFG_BUS_MASTER_EN BIT[11]
	RADM_PM_TURNOFF BIT[10]
	CURNT_STATE BIT[9:7]
	AUX_PM_EN BIT[6]
	AUX_CLK_ACTIVE BIT[5]
	MAC_PHY_PCLKREQ_N BIT[4]
	PHY_MAC_PCLKACK_N BIT[3]
	MAC_PHY_RXELECIDLE_DIS BIT[2]
	MAC_PHY_POWERDOWN BIT[1:0]

PCIE20_PARF_PCS_CTRL ADDRESS 0x0030 RW
PCIE20_PARF_PCS_CTRL RESET_VALUE 0x00000000
	TX2RX_LOOPBACK_EN BIT[1]
		NORMAL_MODE VALUE 0x0
		TX2RX_LOOPBACK VALUE 0x1
	COMMON_CLOCKS BIT[0]

PCIE20_PARF_PCS_DEEMPH ADDRESS 0x0034 RW
PCIE20_PARF_PCS_DEEMPH RESET_VALUE 0x00151520
	TX_DEEMPH_GEN1 BIT[21:16]
	TX_DEEMPH_GEN2_3_5DB BIT[13:8]
	TX_DEEMPH_GEN2_6DB BIT[5:0]

PCIE20_PARF_PCS_SWING ADDRESS 0x0038 RW
PCIE20_PARF_PCS_SWING RESET_VALUE 0x00007979
	TX_SWING_FULL BIT[14:8]
	TX_SWING_LOW BIT[6:0]

PCIE20_PARF_PHY_CTRL ADDRESS 0x0040 RW
PCIE20_PARF_PHY_CTRL RESET_VALUE 0x00000900
	PHY_TX0_TERM_OFFST BIT[20:16]
	PHY_LOS_LEVEL BIT[12:8]
	PHY_RTUNE_REQ BIT[4]
	PHY_TEST_BURNIN BIT[2]
	PHY_TEST_BYPASS BIT[1]
	PHY_TEST_PWR_DOWN BIT[0]
		PHY_POWER_ON VALUE 0x0
		PHY_POWER_DOWN VALUE 0x1

PCIE20_PARF_PHY_STTS ADDRESS 0x0044 R
PCIE20_PARF_PHY_STTS RESET_VALUE 0x00000000
	PHY_RTUNE_ACK BIT[4]

PCIE20_PARF_PHY_REFCLK ADDRESS 0x004C RW
PCIE20_PARF_PHY_REFCLK RESET_VALUE 0x00001019
	REF_SSP_EN BIT[16]
		NO_REFCLK VALUE 0x0
		REFCLK_STABLE VALUE 0x1
	REF_USE_PAD BIT[12]
		REFCLK_FROM_ALT VALUE 0x0
		REFCLK_FROM_PAD VALUE 0x1
	REFCLK_DIV2 BIT[8]
		DON_T_DIVIDE VALUE 0x0
		DIVIDE_REFCLK VALUE 0x1
	MPLL_MULTIPLIER BIT[6:0]

PCIE20_PARF_CONFIG_BITS ADDRESS 0x0050 RW
PCIE20_PARF_CONFIG_BITS RESET_VALUE 0x00000000
	BITS31_27 BIT[31:27]
	PHY_RX0_EQ BIT[26:24]
	BITS23_0 BIT[23:0]

PCIE20_PARF_AXI_CONFIG ADDRESS 0x0054 RW
PCIE20_PARF_AXI_CONFIG RESET_VALUE 0x33AA33AA
	NS_AWCACHE BIT[31:28]
	NS_ARCACHE BIT[27:24]
	NS_AWNOALLOCATE BIT[23]
	NS_AWMEMTYPE BIT[22:20]
	NS_ARNOALLOCATE BIT[19]
	NS_ARMEMTYPE BIT[18:16]
	AWCACHE BIT[15:12]
	ARCACHE BIT[11:8]
	AWNOALLOCATE BIT[7]
	AWMEMTYPE BIT[6:4]
	ARNOALLOCATE BIT[3]
	ARMEMTYPE BIT[2:0]

PCIE20_PARF_HW_EV_n(n):(0)-(31) ARRAY 0x00000058+0x4*n
PCIE20_PARF_HW_EV_0 ADDRESS 0x0058 RW
PCIE20_PARF_HW_EV_0 RESET_VALUE 0x80000000
	EN BIT[31]
	SEL BIT[6:0]

PCIE20_PARF_Q2A_BRIDGE_CTRL ADDRESS 0x00DC RW
PCIE20_PARF_Q2A_BRIDGE_CTRL RESET_VALUE 0x00000000
	BRIDGE_RESET BIT[6]
	DBI_WR_STALL_RESET BIT[5]
	DBI_WR_STALL_BYPASS BIT[4]
	STATUS BIT[3:0]

PCIE20_PARF_SLV_BASE_ADDR ADDRESS 0x00E0 RW
PCIE20_PARF_SLV_BASE_ADDR RESET_VALUE 0x00000000
	SLV_BASE_ADDR BIT[31:0]

PCIE20_PARF_TEST_BUS ADDRESS 0x00E4 R
PCIE20_PARF_TEST_BUS RESET_VALUE 0x00000000
	PCIE20_TEST_BUS BIT[31:0]

PCIE20_PARF_MSG_ADDR_n(n):(0)-(15) ARRAY 0x000000E8+0x4*n
PCIE20_PARF_MSG_ADDR_0 ADDRESS 0x00E8 RW
PCIE20_PARF_MSG_ADDR_0 RESET_VALUE 0x00000000
	MSG_ADDR BIT[31:0]

PCIE20_PARF_MSG_PARAMS_n(n):(0)-(15) ARRAY 0x00000128+0x4*n
PCIE20_PARF_MSG_PARAMS_0 ADDRESS 0x0128 RW
PCIE20_PARF_MSG_PARAMS_0 RESET_VALUE 0x00000000
	EN BIT[31]
	MSG_MSGDNMSG BIT[24]
	MSG_TC BIT[22:20]
	MSG_EP BIT[16]
	MSG_TYPE BIT[12:8]
	MSG_CODE BIT[7:0]

PCIE20_PARF_DBI_BASE_ADDR ADDRESS 0x0168 RW
PCIE20_PARF_DBI_BASE_ADDR RESET_VALUE 0x00000000
	DBI_BASE_ADDR BIT[31:0]

PCIE20_PARF_SLV_ADDR_SPACE_SIZE ADDRESS 0x016C RW
PCIE20_PARF_SLV_ADDR_SPACE_SIZE RESET_VALUE 0x40000000
	SLV_ADDR_SPACE_SIZE BIT[31:0]

PCIE20_PARF_VERSION ADDRESS 0x0170 R
PCIE20_PARF_VERSION RESET_VALUE 0x00000221
	IP_CAT_VERSION BIT[11:0]

PCIE20_PARF_MHI_CLOCK_RESET_CTRL ADDRESS 0x0174 RW
PCIE20_PARF_MHI_CLOCK_RESET_CTRL RESET_VALUE 0x00000003
	BYPASS BIT[4]
	MSTR_AXI_LOGIC_RESET BIT[3]
	AHB_LOGIC_RESET BIT[2]
	MSTR_AXI_CLK_EN BIT[1]
	AHB_CLK_EN BIT[0]

PCIE20_PARF_MHI_BASE_ADDR_LOWER ADDRESS 0x0178 RW
PCIE20_PARF_MHI_BASE_ADDR_LOWER RESET_VALUE 0x00000000
	VAL BIT[31:0]

PCIE20_PARF_MHI_BASE_ADDR_UPPER ADDRESS 0x017C RW
PCIE20_PARF_MHI_BASE_ADDR_UPPER RESET_VALUE 0x00000000
	VAL BIT[31:0]

PCIE20_PARF_L1SUB_AHB_CLK_MAX_TIMER ADDRESS 0x0180 RW
PCIE20_PARF_L1SUB_AHB_CLK_MAX_TIMER RESET_VALUE 0x00000000
	RESET BIT[31]
	CNT_MAX BIT[30:0]

PCIE20_PARF_LTR_MSG_GEN ADDRESS 0x0184 W
PCIE20_PARF_LTR_MSG_GEN RESET_VALUE 0x00000000
	LATENCY BIT[31:0]

PCIE20_PARF_MSI_GEN ADDRESS 0x0188 W
PCIE20_PARF_MSI_GEN RESET_VALUE 0x00000000
	VECTOR BIT[4:0]

PCIE20_PARF_AXI_MSTR_OUTST_LIMIT ADDRESS 0x018C RW
PCIE20_PARF_AXI_MSTR_OUTST_LIMIT RESET_VALUE 0x00000000
	RD_LIMIT BIT[7:4]
	WR_LIMIT BIT[3:0]

PCIE20_PARF_DEBUG_INT_EN ADDRESS 0x0190 RW
PCIE20_PARF_DEBUG_INT_EN RESET_VALUE 0x00000000
	L1SUB_TIMEOUT_SEL_BIT BIT[4]
		NON_L1SUB_TIMEOUT_EN_INT VALUE 0x0
		L1SUB_TIMEOUT_EN_INT VALUE 0x1
	RADM_PM_TURNOFF BIT[3]
	CFG_BUS_MASTER_EN BIT[2]
	PM_DSTATE_CHANGE_BIT BIT[1]
	L1SUB_TIMEOUT_BIT BIT[0]

PCIE20_PARF_MHI_BAR_KB_SIZE ADDRESS 0x0194 RW
PCIE20_PARF_MHI_BAR_KB_SIZE RESET_VALUE 0x00000004
	SIZE_KB BIT[31:0]

PCIE20_PARF_MHI_IPA_DBS ADDRESS 0x0198 RW
PCIE20_PARF_MHI_IPA_DBS RESET_VALUE 0x47404740
	EDB_END BIT[31:24]
	EDB_BASE BIT[23:16]
	CDB_END BIT[15:8]
	CDB_BASE BIT[7:0]

PCIE20_PARF_MHI_IPA_CDB_TARGET_LOWER ADDRESS 0x019C RW
PCIE20_PARF_MHI_IPA_CDB_TARGET_LOWER RESET_VALUE 0x00000000
	ADDR_LOWER BIT[31:0]

PCIE20_PARF_MHI_IPA_EDB_TARGET_LOWER ADDRESS 0x01A0 RW
PCIE20_PARF_MHI_IPA_EDB_TARGET_LOWER RESET_VALUE 0x00000000
	ADDR_LOWER BIT[31:0]

PCIE20_PARF_AXI_MSTR_RD_HALT_NO_WRITES ADDRESS 0x01A4 RW
PCIE20_PARF_AXI_MSTR_RD_HALT_NO_WRITES RESET_VALUE 0x00000001
	EN BIT[0]

PCIE20_PARF_AXI_MSTR_WR_ADDR_HALT ADDRESS 0x01A8 RW
PCIE20_PARF_AXI_MSTR_WR_ADDR_HALT RESET_VALUE 0x80000014
	EN BIT[31]
	ADDR_BIT_INDEX BIT[5:0]

PCIE20_PARF_LTSSM ADDRESS 0x01B0 RW
PCIE20_PARF_LTSSM RESET_VALUE 0x00000000
	LTSSM_EN BIT[8]
	LTSSM_STATE BIT[5:0]

PCIE20_PARF_SLV_DBI_ELBI ADDRESS 0x01B4 RW
PCIE20_PARF_SLV_DBI_ELBI RESET_VALUE 0x00000F20
	ADDR_BASE BIT[11:0]

PCIE20_PARF_BLOCK_SLV_AXI_WR_BASE ADDRESS 0x01B8 RW
PCIE20_PARF_BLOCK_SLV_AXI_WR_BASE RESET_VALUE 0x00000000
	ADDR_BASE BIT[31:0]

PCIE20_PARF_BLOCK_SLV_AXI_WR_LIMIT ADDRESS 0x01BC RW
PCIE20_PARF_BLOCK_SLV_AXI_WR_LIMIT RESET_VALUE 0x00000000
	ADDR_BASE BIT[31:0]

PCIE20_PARF_BLOCK_SLV_AXI_RD_BASE ADDRESS 0x01C0 RW
PCIE20_PARF_BLOCK_SLV_AXI_RD_BASE RESET_VALUE 0x00000000
	ADDR_BASE BIT[31:0]

PCIE20_PARF_BLOCK_SLV_AXI_RD_LIMIT ADDRESS 0x01C4 RW
PCIE20_PARF_BLOCK_SLV_AXI_RD_LIMIT RESET_VALUE 0x00000000
	ADDR_BASE BIT[31:0]

PCIE20_PARF_BLOCK_SLV_AXI_DEBUG ADDRESS 0x01C8 R
PCIE20_PARF_BLOCK_SLV_AXI_DEBUG RESET_VALUE 0x00000000
	RD_STATE BIT[4:3]
	WR_STATE BIT[2:0]

PCIE20_PARF_ECAM_BASE ADDRESS 0x01CC RW
PCIE20_PARF_ECAM_BASE RESET_VALUE 0x00000000
	BASE BIT[31:0]

PCIE20_PARF_ECAM_OFFSET_REMOVAL_BASE ADDRESS 0x01D0 RW
PCIE20_PARF_ECAM_OFFSET_REMOVAL_BASE RESET_VALUE 0x00000000
	ADDR_BASE BIT[31:0]

PCIE20_PARF_ECAM_OFFSET_REMOVAL_LIMIT ADDRESS 0x01D4 RW
PCIE20_PARF_ECAM_OFFSET_REMOVAL_LIMIT RESET_VALUE 0x00000000
	ADDR_LIMIT BIT[31:0]

PCIE20_PARF_SPARE_0_1_BITS ADDRESS 0x01D8 RW
PCIE20_PARF_SPARE_0_1_BITS RESET_VALUE 0xFFFF0000
	SPARE_1 BIT[31:16]
	SPARE_0 BIT[15:0]

PCIE20_PARF_RELEASE_VERSION ADDRESS 0x01DC R
PCIE20_PARF_RELEASE_VERSION RESET_VALUE 0x00000009
	RELEASE_VER BIT[31:0]

PCIE20_PARF_CFG_MSI_PENDING_SET ADDRESS 0x01E0 W
PCIE20_PARF_CFG_MSI_PENDING_SET RESET_VALUE 0x00000000
	CFG_MSI_PENDING_SET BIT[31:0]

PCIE20_PARF_CFG_MSI_PENDING_CLEAR ADDRESS 0x01E4 W
PCIE20_PARF_CFG_MSI_PENDING_CLEAR RESET_VALUE 0x00000000
	CFG_MSI_PENDING_CLEAR BIT[31:0]

PCIE20_PARF_CFG_MSI_PENDING ADDRESS 0x01E8 R
PCIE20_PARF_CFG_MSI_PENDING RESET_VALUE 0x00000000
	CFG_MSI_PENDING BIT[31:0]

PCIE20_PARF_CFG_MSI_MASK ADDRESS 0x01EC R
PCIE20_PARF_CFG_MSI_MASK RESET_VALUE 0x00000000
	CFG_MSI_MASK BIT[31:0]

PCIE20_PARF_CFG_MSI_MASK_INT_STATUS ADDRESS 0x01F0 R
PCIE20_PARF_CFG_MSI_MASK_INT_STATUS RESET_VALUE 0x00000000
	CFG_MSI_MASK_INT_STATUS BIT[31:0]

PCIE20_PARF_CFG_MSI_MASK_INT_MASK ADDRESS 0x01F4 RW
PCIE20_PARF_CFG_MSI_MASK_INT_MASK RESET_VALUE 0x00000000
	CFG_MSI_MASK_INT_MASK BIT[31:0]

PCIE20_PARF_CFG_MSI_MASK_INT_CLEAR ADDRESS 0x01F8 W
PCIE20_PARF_CFG_MSI_MASK_INT_CLEAR RESET_VALUE 0x00000000
	CFG_MSI_MASK_INT_CLEAR BIT[31:0]

PCIE20_PARF_CFG_BITS ADDRESS 0x0210 RW
PCIE20_PARF_CFG_BITS RESET_VALUE 0x00001A18
	TESTBUS_SWITCH BIT[14]
	BRIDGE_FLUSH_INT_CNT_EN BIT[13]
	MSTR_WR_DMA_NS BIT[12]
	MSTR_RD_DMA_NS BIT[11]
	DEBUG_CNT_CLK_EN_MSTR BIT[10]
	DEBUG_CNT_CLK_EN BIT[9]
	SLV_AMISC_INFO_ATU_BYPASS BIT[8:7]
	USE_LANE_FLIP_EN BIT[6:5]
	SNPS_CLKREQ_SECOND_FIX BIT[4]
	ATU_ZERO_RESERVED_BITS_FIX BIT[3]
	USE_CFG_L1SUB_EN BIT[2]
	REQ_EXIT_L1SS_MSI_LTR_EN BIT[1]
	LTR_MSI_HREADY_LOW_EN BIT[0]

PCIE20_PARF_LTR_MSI_EXIT_L1SS ADDRESS 0x0214 R
PCIE20_PARF_LTR_MSI_EXIT_L1SS RESET_VALUE 0x00000000
	MSI_EXIT_L1SS BIT[1]
	LTR_MSG_EXIT_L1SS BIT[0]

PCIE20_PARF_INT_MASK ADDRESS 0x0218 RW
PCIE20_PARF_INT_MASK RESET_VALUE 0x00000004
	PCIE20_INT_BRIDGE_FLUSH_MASK BIT[2]
	AMBA_ORDR_MGR_WDT_MASK BIT[1]
	RADM_QOVERFLOW_MASK BIT[0]

PCIE20_PARF_INT_CLEAR ADDRESS 0x021C W
PCIE20_PARF_INT_CLEAR RESET_VALUE 0x00000000
	AMBA_ORDR_MGR_WDT_CLEAR BIT[1]
	RADM_QOVERFLOW_CLEAR BIT[0]

PCIE20_PARF_INT_STATUS ADDRESS 0x0220 R
PCIE20_PARF_INT_STATUS RESET_VALUE 0x00000000
	AMBA_ORDR_MGR_WDT BIT[1]
	RADM_QOVERFLOW BIT[0]

PCIE20_INT_ALL_STATUS ADDRESS 0x0224 R
PCIE20_INT_ALL_STATUS RESET_VALUE 0x00000000
	PCIE20_INT BIT[19:0]

PCIE20_INT_ALL_CLEAR ADDRESS 0x0228 W
PCIE20_INT_ALL_CLEAR RESET_VALUE 0x00000000
	PCIE20_INT_CLEAR BIT[19:0]

PCIE20_STATUS ADDRESS 0x022C R
PCIE20_STATUS RESET_VALUE 0x00000001
	BRIDGE_FLUSH_NOT BIT[0]

PCIE20_PARF_DEVICE_TYPE ADDRESS 0x1000 RW
PCIE20_PARF_DEVICE_TYPE RESET_VALUE 0x00000004
	DEVICE_TYPE BIT[3:0]
		EP VALUE 0x0
		RC VALUE 0x4

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCIE_0_PCIE20_WRAPPER_AHB.CM_PCIE (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.PCIE_0_PCIE20_WRAPPER_AHB.CM_PCIE' does not directly contain any register.
----------------------------------------------------------------------------------------

cm_pcie MODULE OFFSET=PCIE_0_PCIE20_WRAPPER_AHB+0x00006000 MAX=PCIE_0_PCIE20_WRAPPER_AHB+0x000067FF APRE=PCIE_0_ SPRE=PCIE_0_ BPRE=PCIE_0_ ABPRE=PCIE_0_ FPRE=PCIE_0_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCIE_0_PCIE20_WRAPPER_AHB.CM_PCIE.QSERDES_COM_PCIE_USB3_COMMON (level 3)
----------------------------------------------------------------------------------------
qserdes_com_pcie_usb3_common MODULE OFFSET=PCIE_0_PCIE20_WRAPPER_AHB+0x00006000 MAX=PCIE_0_PCIE20_WRAPPER_AHB+0x00006187 APRE=PCIE_0_QSERDES_COM_ SPRE=PCIE_0_QSERDES_COM_ BPRE=PCIE_0_QSERDES_COM_ ABPRE=PCIE_0_QSERDES_COM_ FPRE=PCIE_0_QSERDES_COM_

SYS_CLK_CTRL ADDRESS 0x0000 RW
SYS_CLK_CTRL RESET_VALUE 0x00000000
	PLACEHOLDER_CHAIN_INPUT BIT[7]
	SYSCLK_RBLDO_EN_MUX BIT[6]
	SYSCLK_RBLDO_EN BIT[5]
	SYSCLK_CM BIT[4]
	SYSCLK_AC_COUPLE BIT[3]
	SYSCLK_GNDTERM BIT[2]
	SYSCLK_TERM_SEL BIT[1]
	SYSCLK_BUF_EN BIT[0]

PLL_VCOTAIL_EN ADDRESS 0x0004 RW
PLL_VCOTAIL_EN RESET_VALUE 0x00000001
	PLL_VCO_TAIL_MUX BIT[7]
	PLL_VCO_TAIL BIT[6:2]
	PLL_EN_MUX BIT[1]
	PLL_EN BIT[0]

CMN_MODE ADDRESS 0x0008 RW
CMN_MODE RESET_VALUE 0x00000000
	CMN_MODE BIT[3:0]

IE_TRIM ADDRESS 0x000C RW
IE_TRIM RESET_VALUE 0x00000000
	IETRIM BIT[7:0]

IP_TRIM ADDRESS 0x0010 RW
IP_TRIM RESET_VALUE 0x00000000
	IPTRIM BIT[7:0]

PLL_CNTRL ADDRESS 0x0014 RW
PLL_CNTRL RESET_VALUE 0x00000024
	PLL_CP_PROP_INSEL BIT[7]
	PLL_IBOOST BIT[6]
	OCP_EN BIT[5]
	PLL_SYSCLKD2 BIT[4]
	PLL_CPLIN BIT[3]
	PLL_DIV_FFEN BIT[2]
	PLL_DIV_ORD BIT[1]
	VCO_SEL BIT[0]

PLL_PHSEL_CONTROL ADDRESS 0x0018 RW
PLL_PHSEL_CONTROL RESET_VALUE 0x00000004
	PLL_CLKOUT_SEL BIT[5:2]
	PLL_FLIP_DIR BIT[1]
	PLL_PHSEL_EN BIT[0]

IPTAT_TRIM_VCCA_TX_SEL ADDRESS 0x001C RW
IPTAT_TRIM_VCCA_TX_SEL RESET_VALUE 0x00000000
	VCCA_TX_SEL BIT[7:5]
	IPTAT_TRIM BIT[4:0]

PLL_PHSEL_DC ADDRESS 0x0020 RW
PLL_PHSEL_DC RESET_VALUE 0x00000000
	PLL_PHSEL_DC BIT[7:0]

PLL_IP_SETI ADDRESS 0x0024 RW
PLL_IP_SETI RESET_VALUE 0x00000016
	PLL_IPSETI BIT[5:0]

CORE_CLK_IN_SYNC_SEL ADDRESS 0x0028 RW
CORE_CLK_IN_SYNC_SEL RESET_VALUE 0x00000000
	CORECLK_IN_SYNC_SEL BIT[0]

PLL_BKG_KVCO_CAL_EN ADDRESS 0x002C RW
PLL_BKG_KVCO_CAL_EN RESET_VALUE 0x00000000
	INVERT_PLL_CAL_TUNE_CODE BIT[6]
	KVCO_CAL_EN_MUX BIT[5]
	KVCO_CAL_EN BIT[4]
	BKG_CAL_EN_MUX BIT[3]
	BKG_CAL_EN BIT[2]
	PLL_CAL_EN_MUX BIT[1]
	PLL_CAL_EN BIT[0]

BIAS_EN_CLKBUFLR_EN ADDRESS 0x0030 RW
BIAS_EN_CLKBUFLR_EN RESET_VALUE 0x00000000
	CLKBUF_L_EN_MUX BIT[5]
	CLKBUF_L_EN BIT[4]
	CLKBUF_R_EN_MUX BIT[3]
	CLKBUF_R_EN BIT[2]
	BIAS_EN_MUX BIT[1]
	BIAS_EN BIT[0]

PLL_CP_SETI ADDRESS 0x0034 RW
PLL_CP_SETI RESET_VALUE 0x0000002B
	PLL_CPSETI BIT[7:0]

PLL_IP_SETP ADDRESS 0x0038 RW
PLL_IP_SETP RESET_VALUE 0x00000005
	PLL_IPSETP BIT[5:0]

PLL_CP_SETP ADDRESS 0x003C RW
PLL_CP_SETP RESET_VALUE 0x00000004
	PLL_CPSETP BIT[4:0]

ATB_SEL1 ADDRESS 0x0040 RW
ATB_SEL1 RESET_VALUE 0x00000000
	ATB_SEL1 BIT[7:0]

ATB_SEL2 ADDRESS 0x0044 RW
ATB_SEL2 RESET_VALUE 0x00000000
	DEBUGBUS_SEL BIT[7:4]
	ATB_SEL2 BIT[3:0]

SYSCLK_EN_SEL_TXBAND ADDRESS 0x0048 RW
SYSCLK_EN_SEL_TXBAND RESET_VALUE 0x00000000
	TX_BAND_MUX BIT[6]
	TX_BAND BIT[5:4]
	SYSCLK_SEL BIT[3:2]
	SYSCLK_EN_MUX BIT[1]
	SYSCLK_EN BIT[0]

RESETSM_CNTRL ADDRESS 0x004C RW
RESETSM_CNTRL RESET_VALUE 0x00000000
	BYPASS_KVCO BIT[7]
	DISABLE_CLKGATE BIT[6]
	PLL_UNLOCK_DET BIT[5]
	FRQ_TUNE_MODE BIT[4]
	BYPASS_VCOCAL BIT[3]
	BYPASS_RESTRIM BIT[2]
	BYPASS_PLLLOCK BIT[1]
	FORCE_PLLLOCK BIT[0]

RESETSM_CNTRL2 ADDRESS 0x0050 RW
RESETSM_CNTRL2 RESET_VALUE 0x00000000
	BYPASS_VCOCAL2 BIT[3]
	BYPASS_RESTRIM2 BIT[2]
	BYPASS_AMP_CAL BIT[1]
	BYPASS_BKG_CAL BIT[0]

RESETSM_CNTRL3 ADDRESS 0x0054 RW
RESETSM_CNTRL3 RESET_VALUE 0x00000000
	RESETSM_RESET BIT[3]
	CORE_RESET_CSR BIT[2]
	START_MUX BIT[1]
	START BIT[0]

RESETSM_PLL_CAL_COUNT1 ADDRESS 0x0058 RW
RESETSM_PLL_CAL_COUNT1 RESET_VALUE 0x00000000
	PLL_FAST_TUNE_COUNT_LOW BIT[7:0]

RESETSM_PLL_CAL_COUNT2 ADDRESS 0x005C RW
RESETSM_PLL_CAL_COUNT2 RESET_VALUE 0x00000010
	PLL_FAST_TUNE_COUNT_HIGH BIT[7:0]

DIV_REF1 ADDRESS 0x0060 RW
DIV_REF1 RESET_VALUE 0x00000000
	DIV_REF1 BIT[7:0]

DIV_REF2 ADDRESS 0x0064 RW
DIV_REF2 RESET_VALUE 0x00000000
	DIV_REF2 BIT[1:0]

KVCO_COUNT1 ADDRESS 0x0068 RW
KVCO_COUNT1 RESET_VALUE 0x00000000
	KVCO_COUNT1 BIT[7:0]

KVCO_COUNT2 ADDRESS 0x006C RW
KVCO_COUNT2 RESET_VALUE 0x00000000
	KVCO_COUNT2 BIT[1:0]

KVCO_CAL_CNTRL ADDRESS 0x0070 RW
KVCO_CAL_CNTRL RESET_VALUE 0x00000000
	OPEN_LOOP_MUX BIT[6]
	OPEN_LOOP BIT[5]
	POS_KVSLP BIT[4]
	STARTUP_TIME BIT[3:2]
	WAITTIME BIT[1:0]

KVCO_CODE ADDRESS 0x0074 RW
KVCO_CODE RESET_VALUE 0x00000000
	KVCO_CODE_MUX BIT[5]
	KVCO_CODE BIT[4:0]

VREF_CFG1 ADDRESS 0x0078 RW
VREF_CFG1 RESET_VALUE 0x00000000
	VREF_CFG1 BIT[7:0]

VREF_CFG2 ADDRESS 0x007C RW
VREF_CFG2 RESET_VALUE 0x00000000
	VREF_CFG_MUX BIT[1]
	VREF_CFG2 BIT[0]

VREF_CFG3 ADDRESS 0x0080 RW
VREF_CFG3 RESET_VALUE 0x00000000
	VREF_CFG3 BIT[7:0]

VREF_CFG4 ADDRESS 0x0084 RW
VREF_CFG4 RESET_VALUE 0x00000000
	VREF_CFG4 BIT[0]

VREF_CFG5 ADDRESS 0x0088 RW
VREF_CFG5 RESET_VALUE 0x00000010
	VREF_CFG5 BIT[7:0]

VREF_CFG6 ADDRESS 0x008C RW
VREF_CFG6 RESET_VALUE 0x00000000
	VREF_CFG6 BIT[0]

PLLLOCK_CMP1 ADDRESS 0x0090 RW
PLLLOCK_CMP1 RESET_VALUE 0x00000000
	PLLLOCK_CMP1 BIT[7:0]

PLLLOCK_CMP2 ADDRESS 0x0094 RW
PLLLOCK_CMP2 RESET_VALUE 0x00000000
	PLLLOCK_CMP2 BIT[7:0]

PLLLOCK_CMP3 ADDRESS 0x0098 RW
PLLLOCK_CMP3 RESET_VALUE 0x00000000
	PLLLOCK_CMP3 BIT[7:0]

PLLLOCK_CMP_EN ADDRESS 0x009C RW
PLLLOCK_CMP_EN RESET_VALUE 0x00000000
	PLLLOCK_EN_MUX BIT[6]
	PLLLOCK_EN BIT[5]
	PLLLOCK_RNG BIT[4:3]
	PLLLOCK_CNT BIT[2:1]
	PLLLOCK_CMP_EN BIT[0]

BGTC ADDRESS 0x00A0 RW
BGTC RESET_VALUE 0x0000000F
	BGTC BIT[7:0]

PLL_TEST_UPDN ADDRESS 0x00A4 RW
PLL_TEST_UPDN RESET_VALUE 0x00000000
	PLL_TESTDN BIT[1]
	PLL_TESTUP BIT[0]

PLL_VCO_TUNE ADDRESS 0x00A8 RW
PLL_VCO_TUNE RESET_VALUE 0x00000000
	PLL_VCO_TUNE_MUX BIT[7]
	PLL_VCO_TUNE BIT[6:0]

DEC_START1 ADDRESS 0x00AC RW
DEC_START1 RESET_VALUE 0x00000000
	DEC_START1_MUX BIT[7]
	DEC_START1 BIT[6:0]

PLL_AMP_OS ADDRESS 0x00B0 RW
PLL_AMP_OS RESET_VALUE 0x00000000
	AMPSTART_MUX BIT[6]
	AMPSTART BIT[5]
	PLL_AMP_OS BIT[4:0]

SSC_EN_CENTER ADDRESS 0x00B4 RW
SSC_EN_CENTER RESET_VALUE 0x00000000
	SSCCENTER BIT[1]
	SSCEN BIT[0]

SSC_ADJ_PER1 ADDRESS 0x00B8 RW
SSC_ADJ_PER1 RESET_VALUE 0x00000000
	SSC_ADJPER1 BIT[7:0]

SSC_ADJ_PER2 ADDRESS 0x00BC RW
SSC_ADJ_PER2 RESET_VALUE 0x00000000
	SSC_ADJPER2 BIT[1:0]

SSC_PER1 ADDRESS 0x00C0 RW
SSC_PER1 RESET_VALUE 0x00000000
	SSC_PER1 BIT[7:0]

SSC_PER2 ADDRESS 0x00C4 RW
SSC_PER2 RESET_VALUE 0x00000000
	SSC_PER2 BIT[7:0]

SSC_STEP_SIZE1 ADDRESS 0x00C8 RW
SSC_STEP_SIZE1 RESET_VALUE 0x00000000
	SSC_STEPSIZE1 BIT[7:0]

SSC_STEP_SIZE2 ADDRESS 0x00CC RW
SSC_STEP_SIZE2 RESET_VALUE 0x00000000
	SSC_STEPSIZE2 BIT[7:0]

RES_CODE_UP ADDRESS 0x00D0 RW
RES_CODE_UP RESET_VALUE 0x00000000
	RESCODEUP_MUX BIT[5]
	RESCODE_UP BIT[4:0]

RES_CODE_DN ADDRESS 0x00D4 RW
RES_CODE_DN RESET_VALUE 0x00000000
	RESCODEDN_MUX BIT[5]
	RESCODE_DN BIT[4:0]

RES_CODE_UP_OFFSET ADDRESS 0x00D8 RW
RES_CODE_UP_OFFSET RESET_VALUE 0x00000000
	RESCODEUP_OFFSET BIT[5:0]

RES_CODE_DN_OFFSET ADDRESS 0x00DC RW
RES_CODE_DN_OFFSET RESET_VALUE 0x00000000
	RESCODEDN_OFFSET BIT[5:0]

RES_CODE_START_SEG1 ADDRESS 0x00E0 RW
RES_CODE_START_SEG1 RESET_VALUE 0x00000020
	RESTRIM_SENSESTATE_SEG1 BIT[6]
	RESTRIM_DIRECTION_SEG1 BIT[5]
	RESCODE_START_SEG1 BIT[4:0]

RES_CODE_START_SEG2 ADDRESS 0x00E4 RW
RES_CODE_START_SEG2 RESET_VALUE 0x00000060
	RESTRIM_SENSESTATE_SEG2 BIT[6]
	RESTRIM_DIRECTION_SEG2 BIT[5]
	RESCODE_START_SEG2 BIT[4:0]

RES_CODE_CAL_CSR ADDRESS 0x00E8 RW
RES_CODE_CAL_CSR RESET_VALUE 0x00000043
	RESCODE_CSR BIT[7:4]
	RESCODE_CAL BIT[3:0]

RES_CODE ADDRESS 0x00EC RW
RES_CODE RESET_VALUE 0x00000000
	RESCODE_MUX BIT[5]
	RESCODE BIT[4:0]

RES_TRIM_CONTROL ADDRESS 0x00F0 RW
RES_TRIM_CONTROL RESET_VALUE 0x00000005
	RESTRIM_SEGMENT2 BIT[5:4]
	RESTRIM_SEGMENT BIT[3:2]
	RESTRIM_FREEZE BIT[1]
	RESTRIM_SEARCH BIT[0]

RES_TRIM_CONTROL2 ADDRESS 0x00F4 RW
RES_TRIM_CONTROL2 RESET_VALUE 0x00000000
	RESTRIM_STEP BIT[2]
	RESTRIM_START_MUX BIT[1]
	RESTRIM_START BIT[0]

RES_TRIM_EN_VCOCALDONE ADDRESS 0x00F8 RW
RES_TRIM_EN_VCOCALDONE RESET_VALUE 0x00000000
	SEEK_MUX BIT[5]
	SEEK BIT[4]
	VCO_CAL_DONE_MUX BIT[3]
	VCO_CAL_DONE BIT[2]
	RESTRIM_EN_MUX BIT[1]
	RESTRIM_EN BIT[0]

FAUX_EN ADDRESS 0x00FC RW
FAUX_EN RESET_VALUE 0x00000000
	TEST_CLK_EN BIT[4]
	HR_OCLK3_EN BIT[3]
	HR_OCLK2_EN BIT[2]
	FAUX_SEL BIT[1]
	FAUX_EN BIT[0]

DIV_FRAC_START1 ADDRESS 0x0100 RW
DIV_FRAC_START1 RESET_VALUE 0x00000000
	DIV_FRAC_START1_MUX BIT[7]
	DIV_FRAC_START1 BIT[6:0]

DIV_FRAC_START2 ADDRESS 0x0104 RW
DIV_FRAC_START2 RESET_VALUE 0x00000000
	DIV_FRAC_START2_MUX BIT[7]
	DIV_FRAC_START2 BIT[6:0]

DIV_FRAC_START3 ADDRESS 0x0108 RW
DIV_FRAC_START3 RESET_VALUE 0x00000000
	DIV_FRAC_START3_MUX BIT[6]
	DIV_FRAC_START3 BIT[5:0]

DEC_START2 ADDRESS 0x010C RW
DEC_START2 RESET_VALUE 0x00000000
	DEC_START2_MUX BIT[1]
	DEC_START2 BIT[0]

PLL_RXTXEPCLK_EN ADDRESS 0x0110 RW
PLL_RXTXEPCLK_EN RESET_VALUE 0x00000000
	CLK_EP_EN_FORCE BIT[5]
	CLK_EP_EN BIT[4]
	PLL_TXCLK_EN_MUX BIT[3]
	PLL_TXCLK_EN BIT[2]
	PLL_RXCLK_EN_MUX BIT[1]
	PLL_RXCLK_EN BIT[0]

PLL_CRCTRL ADDRESS 0x0114 RW
PLL_CRCTRL RESET_VALUE 0x00000000
	PLL_RCTRL BIT[7:4]
	PLL_CCTRL BIT[3:0]

PLL_CLKEPDIV ADDRESS 0x0118 RW
PLL_CLKEPDIV RESET_VALUE 0x00000019
	PLL_CLK_EP_DIV BIT[7:0]

PLL_FREQUPDATE ADDRESS 0x011C RW
PLL_FREQUPDATE RESET_VALUE 0x00000000
	PLL_FREQUPDATE BIT[0]

PLL_BKGCAL_TRIM_UP ADDRESS 0x0120 RW
PLL_BKGCAL_TRIM_UP RESET_VALUE 0x00000000
	BKGCAL_TRIM_UP BIT[7:0]

PLL_BKGCAL_TRIM_DN ADDRESS 0x0124 RW
PLL_BKGCAL_TRIM_DN RESET_VALUE 0x00000000
	BKGCAL_TRIM_DN BIT[7:0]

PLL_BKGCAL_TRIM_MUX ADDRESS 0x0128 RW
PLL_BKGCAL_TRIM_MUX RESET_VALUE 0x00000000
	BKGCAL_TRIM_UP_MUX BIT[1]
	BKGCAL_TRIM_DN_MUX BIT[0]

PLL_BKGCAL_VREF_CFG ADDRESS 0x012C RW
PLL_BKGCAL_VREF_CFG RESET_VALUE 0x00000000
	BKGCAL_VREF_CFG BIT[1:0]

PLL_BKGCAL_DIV_REF1 ADDRESS 0x0130 RW
PLL_BKGCAL_DIV_REF1 RESET_VALUE 0x00000000
	BKGCAL_DIV_REF1 BIT[7:0]

PLL_BKGCAL_DIV_REF2 ADDRESS 0x0134 RW
PLL_BKGCAL_DIV_REF2 RESET_VALUE 0x00000000
	BKGCAL_DIV_REF2 BIT[3:0]

MUXADDR ADDRESS 0x0138 RW
MUXADDR RESET_VALUE 0x00000000
	MUXADDR BIT[7:0]

LOW_POWER_RO_CONTROL ADDRESS 0x013C RW
LOW_POWER_RO_CONTROL RESET_VALUE 0x00000000
	LP_VCO_CTRL BIT[3:0]

POST_DIVIDER_CONTROL ADDRESS 0x0140 RW
POST_DIVIDER_CONTROL RESET_VALUE 0x00000000
	LP_CLK_CTRL BIT[7:0]

HR_OCLK2_DIVIDER ADDRESS 0x0144 RW
HR_OCLK2_DIVIDER RESET_VALUE 0x00000000
	HR_OCLK2_DIV BIT[7:0]

HR_OCLK3_DIVIDER ADDRESS 0x0148 RW
HR_OCLK3_DIVIDER RESET_VALUE 0x00000000
	HR_OCLK3_DIV BIT[7:0]

PLL_VCO_HIGH ADDRESS 0x014C R
PLL_VCO_HIGH RESET_VALUE 0x00000000
	PLACEHOLDER_CHAIN_OUTPUT BIT[3]
	PLL_FREQ_DONE BIT[2]
	AMP_DONE BIT[1]
	PLL_VCOHIGH BIT[0]

RESET_SM ADDRESS 0x0150 R
RESET_SM RESET_VALUE 0x00000000
	RESETSM BIT[7:0]

MUXVAL ADDRESS 0x0154 R
MUXVAL RESET_VALUE 0x00000000
	MUXVAL BIT[7:0]

CORE_RES_CODE_DN ADDRESS 0x0158 R
CORE_RES_CODE_DN RESET_VALUE 0x00000000
	CORE_RES_CODE_DN BIT[4:0]

CORE_RES_CODE_UP ADDRESS 0x015C R
CORE_RES_CODE_UP RESET_VALUE 0x00000000
	CORE_RES_CODE_UP BIT[4:0]

CORE_VCO_TUNE ADDRESS 0x0160 R
CORE_VCO_TUNE RESET_VALUE 0x00000000
	CORE_VCO_TUNE BIT[6:0]

CORE_VCO_TAIL ADDRESS 0x0164 R
CORE_VCO_TAIL RESET_VALUE 0x00000000
	CORE_VCO_TAIL BIT[4:0]

CORE_KVCO_CODE ADDRESS 0x0168 R
CORE_KVCO_CODE RESET_VALUE 0x00000000
	CORE_KVCO_CODE BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCIE_0_PCIE20_WRAPPER_AHB.CM_PCIE.QSERDES_TX_PCIE_USB3_TX (level 3)
----------------------------------------------------------------------------------------
qserdes_tx_pcie_usb3_tx MODULE OFFSET=PCIE_0_PCIE20_WRAPPER_AHB+0x00006200 MAX=PCIE_0_PCIE20_WRAPPER_AHB+0x000062E3 APRE=PCIE_0_QSERDES_TX_ SPRE=PCIE_0_QSERDES_TX_ BPRE=PCIE_0_QSERDES_TX_ ABPRE=PCIE_0_QSERDES_TX_ FPRE=PCIE_0_QSERDES_TX_

BIST_MODE_LANENO ADDRESS 0x0000 RW
BIST_MODE_LANENO RESET_VALUE 0x00000000
	PLACEHOLDER_CHAIN_INPUT BIT[7]
	BIST_LANE_NUMBER BIT[6:5]
	BISTMODE BIT[4:0]

CLKBUF_ENABLE ADDRESS 0x0004 RW
CLKBUF_ENABLE RESET_VALUE 0x00000001
	CLKBUF_EN_MUX BIT[1]
	CLKBUF_EN BIT[0]

TX_EMP_POST1_LVL ADDRESS 0x0008 RW
TX_EMP_POST1_LVL RESET_VALUE 0x00000000
	TX_EMP_POST1_LVL_MUX BIT[5]
	TX_EMP_POST1_LVL BIT[4:0]

TX_DRV_LVL ADDRESS 0x000C RW
TX_DRV_LVL RESET_VALUE 0x00000000
	TX_DRV_LVL_MUX BIT[4]
	TX_DRV_LVL BIT[3:0]

RESET_TSYNC_EN ADDRESS 0x0010 RW
RESET_TSYNC_EN RESET_VALUE 0x00000001
	RESET_TSYNC_EN_MUX BIT[1]
	RESET_TSYNC_EN BIT[0]

LPB_EN ADDRESS 0x0014 RW
LPB_EN RESET_VALUE 0x00000000
	LINE_LPB_EN_MUX BIT[6]
	LINE_LPB_EN BIT[5]
	TX_RCLK_LPB_EN BIT[4]
	SER_LPB_EN_MUX BIT[3]
	SER_LPB_EN BIT[2]
	PAR_LPB_EN BIT[1]
	RCLK_LPB_EN BIT[0]

RES_CODE_UP ADDRESS 0x0018 RW
RES_CODE_UP RESET_VALUE 0x00000000
	RES_CODE_UP_MUX BIT[5]
	RES_CODE_UP BIT[4:0]

RES_CODE_DN ADDRESS 0x001C RW
RES_CODE_DN RESET_VALUE 0x00000000
	RES_CODE_DN_MUX BIT[5]
	RES_CODE_DN BIT[4:0]

PERL_LENGTH1 ADDRESS 0x0020 RW
PERL_LENGTH1 RESET_VALUE 0x00000000
	PERL_LENGTH1 BIT[7:0]

PERL_LENGTH2 ADDRESS 0x0024 RW
PERL_LENGTH2 RESET_VALUE 0x00000000
	PERL_LENGTH2 BIT[7:0]

SERDES_BYP_EN_OUT ADDRESS 0x0028 RW
SERDES_BYP_EN_OUT RESET_VALUE 0x00000000
	DEBUGBUS_SEL BIT[7:4]
	SERDES_BYP_OUT_MUX BIT[3]
	SERDES_BYP_OUT BIT[2]
	SERDES_BYP_EN_MUX BIT[1]
	SERDES_BYP_EN BIT[0]

HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN ADDRESS 0x002C RW
HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN RESET_VALUE 0x00000045
	DRVR_EN BIT[6]
	TX_HIGHZ_MUX BIT[5]
	TX_HIGHZ BIT[4]
	TRANSCEIVER_BIAS_EN_MUX BIT[3]
	TRANSCEIVER_BIAS_EN BIT[2]
	TX_EN_MUX BIT[1]
	TX_EN BIT[0]

PARRATE_REC_DETECT_IDLE_EN ADDRESS 0x0030 RW
PARRATE_REC_DETECT_IDLE_EN RESET_VALUE 0x00000000
	PAR_RATE_MUX BIT[6]
	PAR_RATE BIT[5:4]
	IDLE_EN_MUX BIT[3]
	IDLE_EN BIT[2]
	RCV_DET_EN_MUX BIT[1]
	RCV_DET_EN BIT[0]

BIST_PATTERN1 ADDRESS 0x0034 RW
BIST_PATTERN1 RESET_VALUE 0x000000AA
	BIST_PATTERN1 BIT[7:0]

BIST_PATTERN2 ADDRESS 0x0038 RW
BIST_PATTERN2 RESET_VALUE 0x000000AA
	BIST_PATTERN2 BIT[7:0]

BIST_PATTERN3 ADDRESS 0x003C RW
BIST_PATTERN3 RESET_VALUE 0x000000AA
	BIST_PATTERN3 BIT[7:0]

BIST_PATTERN4 ADDRESS 0x0040 RW
BIST_PATTERN4 RESET_VALUE 0x000000AA
	BIST_PATTERN4 BIT[7:0]

BIST_PATTERN5 ADDRESS 0x0044 RW
BIST_PATTERN5 RESET_VALUE 0x000000AA
	BIST_PATTERN5 BIT[7:0]

BIST_PATTERN6 ADDRESS 0x0048 RW
BIST_PATTERN6 RESET_VALUE 0x000000AA
	BIST_PATTERN6 BIT[7:0]

BIST_PATTERN7 ADDRESS 0x004C RW
BIST_PATTERN7 RESET_VALUE 0x000000AA
	BIST_PATTERN7 BIT[7:0]

BIST_PATTERN8 ADDRESS 0x0050 RW
BIST_PATTERN8 RESET_VALUE 0x000000AA
	BIST_PATTERN8 BIT[7:0]

LANE_MODE ADDRESS 0x0054 RW
LANE_MODE RESET_VALUE 0x00000000
	LANE_MODE BIT[7:0]

IDAC_CAL_LANE_MODE ADDRESS 0x0058 RW
IDAC_CAL_LANE_MODE RESET_VALUE 0x00000000
	IDAC_CAL_LANE_MODE BIT[7:0]

IDAC_CAL_LANE_MODE_CONFIGURATION ADDRESS 0x005C RW
IDAC_CAL_LANE_MODE_CONFIGURATION RESET_VALUE 0x00000000
	LANE_MODE_MUX BIT[0]

ATB_SEL1 ADDRESS 0x0060 RW
ATB_SEL1 RESET_VALUE 0x00000000
	ATB_SEL1 BIT[7:0]

ATB_SEL2 ADDRESS 0x0064 RW
ATB_SEL2 RESET_VALUE 0x00000000
	ATB_SEL2 BIT[0]

RCV_DETECT_LVL ADDRESS 0x0068 RW
RCV_DETECT_LVL RESET_VALUE 0x00000000
	RCV_DET_LVL BIT[2:0]

PRBS_SEED1 ADDRESS 0x006C RW
PRBS_SEED1 RESET_VALUE 0x000000A5
	PRBS_SEED1 BIT[7:0]

PRBS_SEED2 ADDRESS 0x0070 RW
PRBS_SEED2 RESET_VALUE 0x0000005A
	PRBS_SEED2 BIT[7:0]

PRBS_SEED3 ADDRESS 0x0074 RW
PRBS_SEED3 RESET_VALUE 0x0000007F
	PRBS_SEED3 BIT[7:0]

PRBS_SEED4 ADDRESS 0x0078 RW
PRBS_SEED4 RESET_VALUE 0x00000013
	PRBS_SEED4 BIT[7:0]

RESET_GEN ADDRESS 0x007C RW
RESET_GEN RESET_VALUE 0x00000000
	RESET_GEN BIT[6:0]

TRAN_DRVR_EMP_EN ADDRESS 0x0080 RW
TRAN_DRVR_EMP_EN RESET_VALUE 0x00000000
	EMP_EN_MUX BIT[1]
	EMP_EN BIT[0]

TX_INTERFACE_MODE ADDRESS 0x0084 RW
TX_INTERFACE_MODE RESET_VALUE 0x00000000
	TXINTERFACE_MODE BIT[3:0]

PWM_CTRL ADDRESS 0x0088 RW
PWM_CTRL RESET_VALUE 0x00000000
	PWM_ENC_DATA_MUX BIT[7]
	PWM_ENC_DATA BIT[6]
	DEC_RCLK_SETUP_TIMING_ADJ BIT[5:2]
	PWM_DEC_EN BIT[1]
	PWM_ENC_EN BIT[0]

PWM_DATA ADDRESS 0x008C RW
PWM_DATA RESET_VALUE 0x00000000
	PWM_DATAB_MUX BIT[3]
	PWM_DATAB BIT[2]
	PWM_DATA_MUX BIT[1]
	PWM_DATA BIT[0]

PWM_ENC_DIV_CTRL ADDRESS 0x0090 RW
PWM_ENC_DIV_CTRL RESET_VALUE 0x00000004
	PWM_ENC_NDIV BIT[7:0]

VMODE_CTRL1 ADDRESS 0x0094 RW
VMODE_CTRL1 RESET_VALUE 0x00000000
	VMODE_CTRL1 BIT[7:0]

VMODE_CTRL2 ADDRESS 0x0098 RW
VMODE_CTRL2 RESET_VALUE 0x00000000
	VMODE_CTRL2 BIT[7:0]

VMODE_CTRL3 ADDRESS 0x009C RW
VMODE_CTRL3 RESET_VALUE 0x00000000
	VMODE_CTRL3 BIT[7:0]

VMODE_CTRL4 ADDRESS 0x00A0 RW
VMODE_CTRL4 RESET_VALUE 0x00000000
	VMODE_CTRL4 BIT[7:0]

VMODE_CTRL5 ADDRESS 0x00A4 RW
VMODE_CTRL5 RESET_VALUE 0x00000000
	VMODE_CTRL5 BIT[7:0]

VMODE_CTRL6 ADDRESS 0x00A8 RW
VMODE_CTRL6 RESET_VALUE 0x00000000
	VMODE_CTRL6 BIT[7:0]

VMODE_CTRL7 ADDRESS 0x00AC RW
VMODE_CTRL7 RESET_VALUE 0x00000000
	VMODE_CTRL7 BIT[1:0]

TX_ALOG_INTF_OBSV_CNTL ADDRESS 0x00B0 RW
TX_ALOG_INTF_OBSV_CNTL RESET_VALUE 0x00000000
	TX_ALOG_INTF_OBSV_CNTL BIT[4:0]

BIST_STATUS ADDRESS 0x00B4 R
BIST_STATUS RESET_VALUE 0x00000000
	PLACEHOLDER_CHAIN_OUTPUT BIT[3]
	BIST_STATUS_RO BIT[2:0]

BIST_ERROR_COUNT1 ADDRESS 0x00B8 R
BIST_ERROR_COUNT1 RESET_VALUE 0x00000000
	BIST_ERROR_COUNT1_STATUS BIT[7:0]

BIST_ERROR_COUNT2 ADDRESS 0x00BC R
BIST_ERROR_COUNT2 RESET_VALUE 0x00000000
	BIST_ERROR_COUNT2_STATUS BIT[7:0]

TX_ALOG_INTF_OBSV ADDRESS 0x00C0 R
TX_ALOG_INTF_OBSV RESET_VALUE 0x00000000
	TX_ALOG_INTF_OBSV_STATUS BIT[7:0]

PWM_DEC_STATUS ADDRESS 0x00C4 R
PWM_DEC_STATUS RESET_VALUE 0x00000000
	PWM_DEC_CLK_OUT BIT[1]
	PWM_DEC_DATA_OUT BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCIE_0_PCIE20_WRAPPER_AHB.CM_PCIE.QSERDES_RX_PCIE_USB3_RX (level 3)
----------------------------------------------------------------------------------------
qserdes_rx_pcie_usb3_rx MODULE OFFSET=PCIE_0_PCIE20_WRAPPER_AHB+0x00006400 MAX=PCIE_0_PCIE20_WRAPPER_AHB+0x000065EF APRE=PCIE_0_QSERDES_RX_ SPRE=PCIE_0_QSERDES_RX_ BPRE=PCIE_0_QSERDES_RX_ ABPRE=PCIE_0_QSERDES_RX_ FPRE=PCIE_0_QSERDES_RX_

CDR_CONTROL1 ADDRESS 0x0000 RW
CDR_CONTROL1 RESET_VALUE 0x000000A2
	HBW_PD_EN BIT[7]
	SECONDORDERENABLE BIT[6]
	FIRSTORDER_THRESH BIT[5:3]
	SECONDORDERGAIN BIT[2:0]

CDR_CONTROL2 ADDRESS 0x0004 RW
CDR_CONTROL2 RESET_VALUE 0x00000000
	NEW_FEATURE_ENABLE_CE BIT[6]
	NEW_FEATURE_ENABLE_SO BIT[5]
	ALOG_FIRSTORDER_CARRY_EN BIT[4]
	DIG_FIRSTORDER_CARRY_EN BIT[3]
	SECONDORDER_STEP_BY_THREE BIT[2]
	SECONDORDER_STEP_BY_TWO BIT[1]
	SECONDORDER_STEP_BY_ONE BIT[0]

CDR_CONTROL_HALF ADDRESS 0x0008 RW
CDR_CONTROL_HALF RESET_VALUE 0x00000022
	FIRSTORDER_THRESH_HALF BIT[5:3]
	SECONDORDERGAIN_HALF BIT[2:0]

CDR_CONTROL_QUARTER ADDRESS 0x000C RW
CDR_CONTROL_QUARTER RESET_VALUE 0x00000022
	FIRSTORDER_THRESH_QUARTER BIT[5:3]
	SECONDORDERGAIN_QUARTER BIT[2:0]

CDR_CONTROL_EIGHTH ADDRESS 0x0010 RW
CDR_CONTROL_EIGHTH RESET_VALUE 0x00000022
	FIRSTORDER_THRESH_EIGHTH BIT[5:3]
	SECONDORDERGAIN_EIGHTH BIT[2:0]

UCDR_FO_GAIN ADDRESS 0x0014 RW
UCDR_FO_GAIN RESET_VALUE 0x0000000A
	UCDR_FO_GAIN BIT[6:0]

UCDR_SO_GAIN ADDRESS 0x0018 RW
UCDR_SO_GAIN RESET_VALUE 0x00000006
	UCDR_SO_GAIN BIT[6:0]

UCDR_SO_SATURATION_AND_ENABLE ADDRESS 0x001C RW
UCDR_SO_SATURATION_AND_ENABLE RESET_VALUE 0x00000035
	UCDR_CONTROL_PI BIT[7]
	UCDR_ENABLE BIT[6]
	UCDR_SO_SATURATION BIT[5:0]

UCDR_FO_TO_SO_DELAY ADDRESS 0x0020 RW
UCDR_FO_TO_SO_DELAY RESET_VALUE 0x00000000
	UCDR_FO_TO_SO_DELAY BIT[7:0]

AUX_CONTROL ADDRESS 0x0024 RW
AUX_CONTROL RESET_VALUE 0x00000000
	AUXDATA_EN BIT[7]
	AUXCLK_EN BIT[6]
	AUX_OFFSET BIT[5:0]

AUX_DATA_TCOARSE ADDRESS 0x0028 RW
AUX_DATA_TCOARSE RESET_VALUE 0x00000000
	AUXDATA_TCOARSE BIT[7:0]

AUX_DATA_TFINE_LSB ADDRESS 0x002C RW
AUX_DATA_TFINE_LSB RESET_VALUE 0x00000000
	AUXDATA_TFINE_LSB BIT[7:0]

AUX_DATA_TFINE_MSB ADDRESS 0x0030 RW
AUX_DATA_TFINE_MSB RESET_VALUE 0x00000000
	AUXDATA_TFINE_MSB BIT[7:0]

RCLK_AUXDATA_SEL ADDRESS 0x0034 RW
RCLK_AUXDATA_SEL RESET_VALUE 0x00000000
	AUXDATA_SEL BIT[1]
	RCLK_SEL BIT[0]

AC_JTAG_ENABLE ADDRESS 0x0038 RW
AC_JTAG_ENABLE RESET_VALUE 0x00000000
	AC_JTAG_EN BIT[0]

AC_JTAG_INITP ADDRESS 0x003C RW
AC_JTAG_INITP RESET_VALUE 0x00000000
	AC_JTAG_INITP_MUX BIT[1]
	AC_JTAG_INITP BIT[0]

AC_JTAG_INITN ADDRESS 0x0040 RW
AC_JTAG_INITN RESET_VALUE 0x00000000
	AC_JTAG_INITN_MUX BIT[1]
	AC_JTAG_INITN BIT[0]

AC_JTAG_LVL ADDRESS 0x0044 RW
AC_JTAG_LVL RESET_VALUE 0x00000000
	AC_JTAG_LVL BIT[0]

AC_JTAG_MODE ADDRESS 0x0048 RW
AC_JTAG_MODE RESET_VALUE 0x00000000
	AC_JTAG_MODE BIT[0]

AC_JTAG_RESET ADDRESS 0x004C RW
AC_JTAG_RESET RESET_VALUE 0x00000000
	AC_JTAG_RESET BIT[0]

RX_RCVR_IQ_EN ADDRESS 0x0050 RW
RX_RCVR_IQ_EN RESET_VALUE 0x00000011
	RX_Q_EN_MUX BIT[5]
	RX_Q_EN BIT[4]
	RX_I_EN_MUX BIT[3]
	RX_I_EN BIT[2]
	RCVR_EN_MUX BIT[1]
	RCVR_EN BIT[0]

RX_IDAC_I_DC_OFFSETS ADDRESS 0x0054 RW
RX_IDAC_I_DC_OFFSETS RESET_VALUE 0x00000000
	IDAC_IB BIT[7:4]
	IDAC_I BIT[3:0]

RX_IDAC_Q_DC_OFFSETS ADDRESS 0x0058 RW
RX_IDAC_Q_DC_OFFSETS RESET_VALUE 0x00000000
	IDAC_QB BIT[7:4]
	IDAC_Q BIT[3:0]

RX_IDAC_A_DC_OFFSETS ADDRESS 0x005C RW
RX_IDAC_A_DC_OFFSETS RESET_VALUE 0x00000000
	IDAC_AB BIT[7:4]
	IDAC_A BIT[3:0]

RX_IDAC_EN ADDRESS 0x0060 RW
RX_IDAC_EN RESET_VALUE 0x00000000
	CORE_IDAC_FORCE_MASK BIT[4]
	IDAC_MUX BIT[3]
	IDAC_CAL_BYPASS BIT[2]
	IDAC_CAL_EN_MUX BIT[1]
	IDAC_CAL_EN BIT[0]

RX_IDAC_CTRL0 ADDRESS 0x0064 RW
RX_IDAC_CTRL0 RESET_VALUE 0x00000000
	IDAC_CTRL0 BIT[7:0]

RX_IDAC_CTRL1 ADDRESS 0x0068 RW
RX_IDAC_CTRL1 RESET_VALUE 0x0000003F
	IDAC_CTRL1 BIT[7:0]

RX_EOM_EN ADDRESS 0x006C RW
RX_EOM_EN RESET_VALUE 0x00000000
	EOM_EN BIT[0]

RX_EOM_CTRL0 ADDRESS 0x0070 RW
RX_EOM_CTRL0 RESET_VALUE 0x00000000
	EOM_CTRL0 BIT[7:0]

RX_EOM_CTRL1 ADDRESS 0x0074 RW
RX_EOM_CTRL1 RESET_VALUE 0x00000000
	EOM_CTRL1 BIT[7:0]

RX_EOM_CTRL2 ADDRESS 0x0078 RW
RX_EOM_CTRL2 RESET_VALUE 0x00000000
	EOM_CTRL2 BIT[7:0]

RX_EOM_CTRL3 ADDRESS 0x007C RW
RX_EOM_CTRL3 RESET_VALUE 0x00000000
	EOM_CTRL3 BIT[7:0]

RX_EOM_CTRL4 ADDRESS 0x0080 RW
RX_EOM_CTRL4 RESET_VALUE 0x00000000
	EOM_CTRL4 BIT[7:0]

RX_EOM_CTRL5 ADDRESS 0x0084 RW
RX_EOM_CTRL5 RESET_VALUE 0x00000000
	EOM_CTRL5 BIT[7:0]

RX_EOM_CTRL6 ADDRESS 0x0088 RW
RX_EOM_CTRL6 RESET_VALUE 0x00000000
	EOM_CTRL6 BIT[7:0]

RX_EOM_CTRL7 ADDRESS 0x008C RW
RX_EOM_CTRL7 RESET_VALUE 0x00000000
	EOM_CTRL7 BIT[7:0]

RX_EOM_CTRL8 ADDRESS 0x0090 RW
RX_EOM_CTRL8 RESET_VALUE 0x00000000
	EOM_CTRL8 BIT[7:0]

RX_EOM_CTRL9 ADDRESS 0x0094 RW
RX_EOM_CTRL9 RESET_VALUE 0x00000000
	EOM_CTRL9 BIT[7:0]

RX_EOM_CTRL10 ADDRESS 0x0098 RW
RX_EOM_CTRL10 RESET_VALUE 0x00000000
	EOM_CTRL10 BIT[7:0]

RX_EOM_CTRL11 ADDRESS 0x009C RW
RX_EOM_CTRL11 RESET_VALUE 0x00000000
	EOM_CTRL11 BIT[7:0]

RX_HIGHZ_HIGHRATE ADDRESS 0x00A0 RW
RX_HIGHZ_HIGHRATE RESET_VALUE 0x00000000
	RX_HIGHZ_MUX BIT[1]
	RX_HIGHZ BIT[0]

RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET ADDRESS 0x00A4 RW
RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET RESET_VALUE 0x00000040
	RX_AC_COUPLE_MUX BIT[7]
	RX_AC_COUPLE BIT[6]
	RX_AC_BYPASS_MUX BIT[5]
	RX_AC_BYPASS BIT[4]
	RX_DC_COUPLE_MUX BIT[3]
	RX_DC_COUPLE BIT[2]
	RX_DC_OFFSET_MUX BIT[1]
	RX_DC_OFFSET BIT[0]

RX_EQ_GAIN1_LSB ADDRESS 0x00A8 RW
RX_EQ_GAIN1_LSB RESET_VALUE 0x00000007
	RX_EQ_GAIN1_LSB BIT[7:0]

RX_EQ_GAIN1_MSB ADDRESS 0x00AC RW
RX_EQ_GAIN1_MSB RESET_VALUE 0x00000000
	RX_EQ_GAIN1_MSB BIT[7:0]

RX_EQ_GAIN2_LSB ADDRESS 0x00B0 RW
RX_EQ_GAIN2_LSB RESET_VALUE 0x00000007
	RX_EQ_GAIN2_LSB BIT[7:0]

RX_EQ_GAIN2_MSB ADDRESS 0x00B4 RW
RX_EQ_GAIN2_MSB RESET_VALUE 0x00000000
	RX_EQ_GAIN2_MSB BIT[7:0]

RX_EQU_ADAPTOR_CNTRL1 ADDRESS 0x00B8 RW
RX_EQU_ADAPTOR_CNTRL1 RESET_VALUE 0x00000010
	RX_EQ_FIR_GEAR BIT[6:4]
	RX_EQ_FIR_EN BIT[3]
	RX_DCOFF_OBSV BIT[2]
	RX_EQ_BYPASS2 BIT[1]
	RX_EQ_BYPASS1 BIT[0]

RX_EQU_ADAPTOR_CNTRL2 ADDRESS 0x00BC RW
RX_EQU_ADAPTOR_CNTRL2 RESET_VALUE 0x00000000
	CORE_EQADP_FORCE_MASK BIT[7]
	EQADP_EN_MUX BIT[6]
	EQADP_EN BIT[5]
	EQ_GAIN2_MUX BIT[4]
	EQ_GAIN1_MUX BIT[3]
	EQDEGCAP BIT[2:1]
	EQHIGHN BIT[0]

RX_EQU_ADAPTOR_CNTRL3 ADDRESS 0x00C0 RW
RX_EQU_ADAPTOR_CNTRL3 RESET_VALUE 0x00000004
	KEQ BIT[6:4]
	EQADP_FLIP_SIGN BIT[3]
	EQADP_MODE BIT[2:1]
	EQCODE_SEL BIT[0]

RX_EQU_ADAPTOR_CNTRL4 ADDRESS 0x00C4 RW
RX_EQU_ADAPTOR_CNTRL4 RESET_VALUE 0x00000000
	EQCODE_FIXED BIT[7:4]
	EQCODE_MAN_VAL BIT[3:0]

RX_IDAC_CAL_CONFIGURATION ADDRESS 0x00C8 RW
RX_IDAC_CAL_CONFIGURATION RESET_VALUE 0x00000000
	RX_EQ_BYPASS_IDAC_CAL_MUX BIT[2]
	RX_EQ_BYPASS2_IDAC_CAL BIT[1]
	RX_EQ_BYPASS1_IDAC_CAL BIT[0]

RX_IDAC_CAL_CONFIGURATION_2 ADDRESS 0x00CC RW
RX_IDAC_CAL_CONFIGURATION_2 RESET_VALUE 0x00000003
	IDAC_CAL_DONE_MASK BIT[5:0]

RX_IDAC_TSETTLE_LOW ADDRESS 0x00D0 RW
RX_IDAC_TSETTLE_LOW RESET_VALUE 0x00000000
	TSETTLE_LOW BIT[7:0]

RX_IDAC_TSETTLE_HIGH ADDRESS 0x00D4 RW
RX_IDAC_TSETTLE_HIGH RESET_VALUE 0x00000003
	TSETTLE_HIGH BIT[1:0]

RX_IDAC_ENDSAMP_LOW ADDRESS 0x00D8 RW
RX_IDAC_ENDSAMP_LOW RESET_VALUE 0x0000007F
	ENDSAMP_LOW BIT[7:0]

RX_IDAC_ENDSAMP_HIGH ADDRESS 0x00DC RW
RX_IDAC_ENDSAMP_HIGH RESET_VALUE 0x00000003
	ENDSAMP_HIGH BIT[1:0]

RX_IDAC_MIDPOINT_LOW ADDRESS 0x00E0 RW
RX_IDAC_MIDPOINT_LOW RESET_VALUE 0x00000040
	MIDPOINT_LOW BIT[7:0]

RX_IDAC_MIDPOINT_HIGH ADDRESS 0x00E4 RW
RX_IDAC_MIDPOINT_HIGH RESET_VALUE 0x00000001
	MIDPOINT_HIGH BIT[1:0]

RX_EQ_OFFSET_LSB ADDRESS 0x00E8 RW
RX_EQ_OFFSET_LSB RESET_VALUE 0x00000000
	RX_EQ_OFFSET_LSB BIT[7:0]

RX_EQ_OFFSET_MSB ADDRESS 0x00EC RW
RX_EQ_OFFSET_MSB RESET_VALUE 0x00000000
	RX_EQ_OFFSET_MSB BIT[7:0]

RX_EQ_OFFSET_ADAPTOR_CNTRL1 ADDRESS 0x00F0 RW
RX_EQ_OFFSET_ADAPTOR_CNTRL1 RESET_VALUE 0x00000000
	RX_EQ_OFFSET_MUX BIT[7]
	KOFFSET BIT[6:4]
	OFFSETADP_FLIP_SIGN BIT[3]
	OFFSETADP_MODE BIT[2]
	OFFSETADP_EN_MUX BIT[1]
	OFFSETADP_EN BIT[0]

RX_OFFSET_ADAPTOR_CNTRL2 ADDRESS 0x00F4 RW
RX_OFFSET_ADAPTOR_CNTRL2 RESET_VALUE 0x00000000
	CORE_DCOFFSET_FORCE_MASK BIT[7]
	CORE_DCOFFSET_MASK BIT[6]
	CORE_EQADP_MASK BIT[5]
	OFFSETCODE_MAN_VAL BIT[4:0]

SIGDET_ENABLES ADDRESS 0x00F8 RW
SIGDET_ENABLES RESET_VALUE 0x00000000
	SIGDET_CAL_EN_MUX BIT[6]
	SIGDET_CAL_EN BIT[5]
	SIGDET_LP_EN_MUX BIT[4]
	SIGDET_LP_EN BIT[3]
	SIGDET_EN_MUX BIT[2]
	SIGDET_EN BIT[1]
	SIGDET_DIG_EN BIT[0]

SIGDET_ENABLES_2 ADDRESS 0x00FC RW
SIGDET_ENABLES_2 RESET_VALUE 0x00000000
	SIGDET_FLT_BYP_MUX BIT[1]
	SIGDET_FLT_BYP BIT[0]

SIGDET_CNTRL ADDRESS 0x0100 RW
SIGDET_CNTRL RESET_VALUE 0x00000080
	SIGDET_LVL BIT[7:5]
	SIGDET_BW_CTRL_MUX BIT[4]
	SIGDET_BW_CTRL BIT[3:0]

SIGDET_DEGLITCH_CNTRL ADDRESS 0x0104 RW
SIGDET_DEGLITCH_CNTRL RESET_VALUE 0x00000000
	SIGDET_DEGLITCH_CTRL BIT[4:1]
	SIGDET_DEGLITCH_BYP BIT[0]

SIGDET_TIMER_LIMIT ADDRESS 0x0108 RW
SIGDET_TIMER_LIMIT RESET_VALUE 0x00000096
	TIMER_LIMIT BIT[7:0]

RX_BAND ADDRESS 0x010C RW
RX_BAND RESET_VALUE 0x00000000
	RX_BAND_MUX BIT[2]
	RX_BAND BIT[1:0]

CDR_FREEZE_UP_DN ADDRESS 0x0110 RW
CDR_FREEZE_UP_DN RESET_VALUE 0x00000000
	CDR_DN BIT[2]
	CDR_UP BIT[1]
	CDR_FREEZE BIT[0]

RX_INTERFACE_MODE ADDRESS 0x0114 RW
RX_INTERFACE_MODE RESET_VALUE 0x00000000
	RXINTERFACE_MODE BIT[4:0]

JITTER_GEN_MODE ADDRESS 0x0118 RW
JITTER_GEN_MODE RESET_VALUE 0x00000000
	JITTERGENMODE BIT[7:0]

BUJ_AMP ADDRESS 0x011C RW
BUJ_AMP RESET_VALUE 0x00000000
	BUJ_AMPLITUDE BIT[4:0]

SJ_AMP1 ADDRESS 0x0120 RW
SJ_AMP1 RESET_VALUE 0x00000000
	SJ_AMPLITUDE1 BIT[7:0]

SJ_AMP2 ADDRESS 0x0124 RW
SJ_AMP2 RESET_VALUE 0x00000000
	SJ_AMPLITUDE2 BIT[7:0]

SJ_PER1 ADDRESS 0x0128 RW
SJ_PER1 RESET_VALUE 0x00000000
	SJ_PERIOD1 BIT[7:0]

SJ_PER2 ADDRESS 0x012C RW
SJ_PER2 RESET_VALUE 0x00000000
	SJ_PERIOD2 BIT[7:0]

BUJ_STEP_FREQ1 ADDRESS 0x0130 RW
BUJ_STEP_FREQ1 RESET_VALUE 0x00000000
	BUJ_STEPFREQ1 BIT[7:0]

BUJ_STEP_FREQ2 ADDRESS 0x0134 RW
BUJ_STEP_FREQ2 RESET_VALUE 0x00000000
	BUJ_STEPFREQ2 BIT[7:0]

PPM_OFFSET1 ADDRESS 0x0138 RW
PPM_OFFSET1 RESET_VALUE 0x00000000
	PPMOFFSET1 BIT[7:0]

PPM_OFFSET2 ADDRESS 0x013C RW
PPM_OFFSET2 RESET_VALUE 0x00000000
	PPMOFFSET2 BIT[7:0]

SIGN_PPM_PERIOD1 ADDRESS 0x0140 RW
SIGN_PPM_PERIOD1 RESET_VALUE 0x00000000
	SIGN_PPM_PERIOD1 BIT[7:0]

SIGN_PPM_PERIOD2 ADDRESS 0x0144 RW
SIGN_PPM_PERIOD2 RESET_VALUE 0x00000000
	SIGN_PPM_PERIOD2 BIT[7:0]

SSC_CTRL ADDRESS 0x0148 RW
SSC_CTRL RESET_VALUE 0x00000000
	SSCDIRECTION BIT[1]
	SSCON BIT[0]

SSC_COUNT1 ADDRESS 0x014C RW
SSC_COUNT1 RESET_VALUE 0x00000000
	SSCCOUNT1 BIT[7:0]

SSC_COUNT2 ADDRESS 0x0150 RW
SSC_COUNT2 RESET_VALUE 0x00000003
	SSCCOUNT2 BIT[7:0]

RX_ALOG_INTF_OBSV_CNTL ADDRESS 0x0154 RW
RX_ALOG_INTF_OBSV_CNTL RESET_VALUE 0x00000000
	RX_ALOG_INTF_OBSV_CNTL BIT[4:0]

PI_CTRL1 ADDRESS 0x0158 R
PI_CTRL1 RESET_VALUE 0x00000000
	PI_CTRL1_STATUS BIT[7:0]

PI_CTRL2 ADDRESS 0x015C R
PI_CTRL2 RESET_VALUE 0x00000000
	PI_CTRL2_STATUS BIT[7:0]

PI_QUAD ADDRESS 0x0160 R
PI_QUAD RESET_VALUE 0x00000001
	RSVD_STATUS BIT[7:2]
	PI_QUAD_STATUS BIT[1:0]

IDATA1 ADDRESS 0x0164 R
IDATA1 RESET_VALUE 0x00000000
	IDATA1_STATUS BIT[7:0]

IDATA2 ADDRESS 0x0168 R
IDATA2 RESET_VALUE 0x00000000
	IDATA2_STATUS BIT[7:0]

AUX_DATA1 ADDRESS 0x016C R
AUX_DATA1 RESET_VALUE 0x00000000
	AUXDATA1_STATUS BIT[7:0]

AUX_DATA2 ADDRESS 0x0170 R
AUX_DATA2 RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:2]
	AUXDATA2_STATUS BIT[1:0]

AC_JTAG_OUTP ADDRESS 0x0174 R
AC_JTAG_OUTP RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:1]
	AC_JTAG_OUTP_STATUS BIT[0]

AC_JTAG_OUTN ADDRESS 0x0178 R
AC_JTAG_OUTN RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:1]
	AC_JTAG_OUTN_STATUS BIT[0]

RX_SIGDET ADDRESS 0x017C R
RX_SIGDET RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:3]
	RX_SIGDET_CALIBRATED_STATUS BIT[2]
	RX_SIGDET_OUT_STATUS BIT[1:0]

RX_VDCOFF ADDRESS 0x0180 R
RX_VDCOFF RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:1]
	VDCOFF_STATUS BIT[0]

IDAC_CAL_ON ADDRESS 0x0184 R
IDAC_CAL_ON RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:2]
	IDAC_CAL_DONE_STATUS BIT[1]
	IDAC_CAL_ON_STATUS BIT[0]

IDAC_STATUS_I ADDRESS 0x0188 R
IDAC_STATUS_I RESET_VALUE 0x00000000
	IDAC_IB_STATUS BIT[7:4]
	IDAC_I_STATUS BIT[3:0]

IDAC_STATUS_Q ADDRESS 0x018C R
IDAC_STATUS_Q RESET_VALUE 0x00000000
	IDAC_QB_STATUS BIT[7:4]
	IDAC_Q_STATUS BIT[3:0]

IDAC_STATUS_A ADDRESS 0x0190 R
IDAC_STATUS_A RESET_VALUE 0x00000000
	IDAC_AB_STATUS BIT[7:4]
	IDAC_A_STATUS BIT[3:0]

CALST_STATUS_I ADDRESS 0x0194 R
CALST_STATUS_I RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:6]
	CALST_IB_STATUS BIT[5:3]
	CALST_I_STATUS BIT[2:0]

CALST_STATUS_Q ADDRESS 0x0198 R
CALST_STATUS_Q RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:6]
	CALST_QB_STATUS BIT[5:3]
	CALST_Q_STATUS BIT[2:0]

CALST_STATUS_A ADDRESS 0x019C R
CALST_STATUS_A RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:6]
	CALST_AB_STATUS BIT[5:3]
	CALST_A_STATUS BIT[2:0]

EOM_STATUS0 ADDRESS 0x01A0 R
EOM_STATUS0 RESET_VALUE 0x00000000
	EOM_STATUS0_RO BIT[7:0]

EOM_STATUS1 ADDRESS 0x01A4 R
EOM_STATUS1 RESET_VALUE 0x00000000
	EOM_STATUS1_RO BIT[7:0]

EOM_STATUS2 ADDRESS 0x01A8 R
EOM_STATUS2 RESET_VALUE 0x00000000
	EOM_STATUS2_RO BIT[7:0]

EOM_STATUS3 ADDRESS 0x01AC R
EOM_STATUS3 RESET_VALUE 0x00000000
	EOM_STATUS3_RO BIT[7:0]

EOM_STATUS4 ADDRESS 0x01B0 R
EOM_STATUS4 RESET_VALUE 0x00000000
	EOM_STATUS4_RO BIT[7:0]

EOM_STATUS5 ADDRESS 0x01B4 R
EOM_STATUS5 RESET_VALUE 0x00000000
	EOM_STATUS5_RO BIT[7:0]

EOM_STATUS6 ADDRESS 0x01B8 R
EOM_STATUS6 RESET_VALUE 0x00000000
	EOM_STATUS6_RO BIT[7:0]

EOM_STATUS7 ADDRESS 0x01BC R
EOM_STATUS7 RESET_VALUE 0x00000000
	EOM_STATUS7_RO BIT[7:0]

EOM_STATUS8 ADDRESS 0x01C0 R
EOM_STATUS8 RESET_VALUE 0x00000000
	EOM_STATUS8_RO BIT[7:0]

EOM_STATUS9 ADDRESS 0x01C4 R
EOM_STATUS9 RESET_VALUE 0x00000000
	EOM_STATUS9_RO BIT[7:0]

RX_ALOG_INTF_OBSV ADDRESS 0x01C8 R
RX_ALOG_INTF_OBSV RESET_VALUE 0x00000000
	RX_ALOG_INTF_OBSV_STATUS BIT[7:0]

READ_EQCODE ADDRESS 0x01CC R
READ_EQCODE RESET_VALUE 0x00000000
	READ_EQCODE_STATUS BIT[7:0]

READ_OFFSETCODE ADDRESS 0x01D0 R
READ_OFFSETCODE RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:5]
	READ_OFFSETCODE_STATUS BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCIE_0_PCIE20_WRAPPER_AHB.CM_PCIE.PCIE_USB3_PCS (level 3)
----------------------------------------------------------------------------------------
pcie_usb3_pcs MODULE OFFSET=PCIE_0_PCIE20_WRAPPER_AHB+0x00006600 MAX=PCIE_0_PCIE20_WRAPPER_AHB+0x0000676B APRE=PCIE_0_ SPRE=PCIE_0_ BPRE=PCIE_0_ ABPRE=PCIE_0_ FPRE=PCIE_0_

PCIE_USB3_PHY_SW_RESET ADDRESS 0x0000 RW
PCIE_USB3_PHY_SW_RESET RESET_VALUE 0x00000001
	RSVD BIT[7:1]
	SW_RESET BIT[0]

PCIE_USB3_PHY_POWER_DOWN_CONTROL ADDRESS 0x0004 RW
PCIE_USB3_PHY_POWER_DOWN_CONTROL RESET_VALUE 0x00000000
	RSVD BIT[7:2]
	REFCLK_DRV_DSBL_B BIT[1]
	SW_PWRDN_B BIT[0]

PCIE_USB3_PHY_START ADDRESS 0x0008 RW
PCIE_USB3_PHY_START RESET_VALUE 0x00000000
	FAST_CAL_DIS BIT[7]
	RSVD BIT[6:2]
	PCS_START BIT[1]
	SERDES_START BIT[0]

PCIE_USB3_PHY_TXMGN_V1_V0 ADDRESS 0x000C RW
PCIE_USB3_PHY_TXMGN_V1_V0 RESET_VALUE 0x00000010
	TXMGN_V1 BIT[7:4]
	TXMGN_V0 BIT[3:0]

PCIE_USB3_PHY_TXMGN_V3_V2 ADDRESS 0x0010 RW
PCIE_USB3_PHY_TXMGN_V3_V2 RESET_VALUE 0x000000C8
	TXMGN_V3 BIT[7:4]
	TXMGN_V2 BIT[3:0]

PCIE_USB3_PHY_TXMGN_LS_V4 ADDRESS 0x0014 RW
PCIE_USB3_PHY_TXMGN_LS_V4 RESET_VALUE 0x000000FF
	TXMGN_LS BIT[7:4]
	TXMGN_V4 BIT[3:0]

PCIE_USB3_PHY_TXDEEMPH_M6DB_V0 ADDRESS 0x0018 RW
PCIE_USB3_PHY_TXDEEMPH_M6DB_V0 RESET_VALUE 0x00000011
	TXDEEMPH_M6DB_V0 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V0 ADDRESS 0x001C RW
PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V0 RESET_VALUE 0x0000000C
	TXDEEMPH_M3P5DB_V0 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M6DB_V1 ADDRESS 0x0020 RW
PCIE_USB3_PHY_TXDEEMPH_M6DB_V1 RESET_VALUE 0x00000010
	TXDEEMPH_M6DB_V1 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V1 ADDRESS 0x0024 RW
PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V1 RESET_VALUE 0x0000000B
	TXDEEMPH_M3P5DB_V1 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M6DB_V2 ADDRESS 0x0028 RW
PCIE_USB3_PHY_TXDEEMPH_M6DB_V2 RESET_VALUE 0x0000000E
	TXDEEMPH_M6DB_V2 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V2 ADDRESS 0x002C RW
PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V2 RESET_VALUE 0x00000009
	TXDEEMPH_M3P5DB_V2 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M6DB_V3 ADDRESS 0x0030 RW
PCIE_USB3_PHY_TXDEEMPH_M6DB_V3 RESET_VALUE 0x0000000B
	TXDEEMPH_M6DB_V3 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V3 ADDRESS 0x0034 RW
PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V3 RESET_VALUE 0x00000008
	TXDEEMPH_M3P5DB_V3 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M6DB_V4 ADDRESS 0x0038 RW
PCIE_USB3_PHY_TXDEEMPH_M6DB_V4 RESET_VALUE 0x0000000A
	TXDEEMPH_M6DB_V4 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V4 ADDRESS 0x003C RW
PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V4 RESET_VALUE 0x00000007
	TXDEEMPH_M3P5DB_V4 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M6DB_LS ADDRESS 0x0040 RW
PCIE_USB3_PHY_TXDEEMPH_M6DB_LS RESET_VALUE 0x0000000A
	TXDEEMPH_M6DB_LS BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M3P5DB_LS ADDRESS 0x0044 RW
PCIE_USB3_PHY_TXDEEMPH_M3P5DB_LS RESET_VALUE 0x00000007
	TXDEEMPH_M3P5DB_LS BIT[4:0]

PCIE_USB3_PHY_ENDPOINT_REFCLK_DRIVE ADDRESS 0x0048 RW
PCIE_USB3_PHY_ENDPOINT_REFCLK_DRIVE RESET_VALUE 0x00000000
	REFCLK_DRV_OFF_MODE_SEL BIT[7]
	REFCLK_CAPSEL BIT[6:5]
	REFCLK_DRV_SW_EN BIT[4]
	REFCLK_DRV_LVL BIT[3:0]

PCIE_USB3_PHY_RX_IDLE_DTCT_CNTRL ADDRESS 0x004C RW
PCIE_USB3_PHY_RX_IDLE_DTCT_CNTRL RESET_VALUE 0x0000004F
	RX_IDLE_LOW_COUNT_VAL BIT[7:4]
	EIOS_DTCT_CFG BIT[3]
	RX_IDLE_ON_EIOS_EN BIT[2]
	RX_IDLE_DTCT_G2S_EN BIT[1]
	RX_IDLE_DTCT_G1S_EN BIT[0]

PCIE_USB3_PHY_POWER_STATE_CONFIG1 ADDRESS 0x0050 RW
PCIE_USB3_PHY_POWER_STATE_CONFIG1 RESET_VALUE 0x00000023
	SYSCLK_OFF_IN_L1SS_EN BIT[7]
	PLL_ON_IN_L1P1_EN BIT[6]
	RXELECIDLE_LOW_ON_L1SS_EXIT_EN BIT[5]
	PU0_P0SU1_RXCLKS_ON BIT[4]
	SW_BEACON_RX_EN BIT[3]
	SW_BEACON_TX_EN BIT[2]
	P2U3_CM_CTRL BIT[1]
	PU0_P1U2P2U3_WO_IDLE_EN BIT[0]

PCIE_USB3_PHY_POWER_STATE_CONFIG2 ADDRESS 0x0054 RW
PCIE_USB3_PHY_POWER_STATE_CONFIG2 RESET_VALUE 0x00000000
	EP_REFCLK_WAKEUP_IN_P2_EN BIT[7]
	PHYCLK_REQ_N_CFG BIT[6:4]
	SYSCLK_OFF_IN_P2U3_EN BIT[3]
	PLL_ON_IN_P2_EN BIT[2]
	P2U3_CLKREQ_SEL BIT[1:0]

PCIE_USB3_PHY_POWER_STATE_CONFIG3 ADDRESS 0x0058 RW
PCIE_USB3_PHY_POWER_STATE_CONFIG3 RESET_VALUE 0x000000FF
	EBM1_SKP_ADD_STS_EN BIT[7]
	RX_CM_DSBL_ON_RXTERM_LOW BIT[6]
	U2_CM_CTRL BIT[5]
	RX_SS_DET_EN BIT[4]
	RX_SS_WD_TIME BIT[3:0]

PCIE_USB3_PHY_RCVR_DTCT_DLY_P1U2_L ADDRESS 0x005C RW
PCIE_USB3_PHY_RCVR_DTCT_DLY_P1U2_L RESET_VALUE 0x000000F1
	RCVR_DTCT_DLY_P1U2_L BIT[7:0]

PCIE_USB3_PHY_RCVR_DTCT_DLY_P1U2_H ADDRESS 0x0060 RW
PCIE_USB3_PHY_RCVR_DTCT_DLY_P1U2_H RESET_VALUE 0x00000001
	RSVD BIT[7:4]
	RCVR_DTCT_DLY_P1U2_H BIT[3:0]

PCIE_USB3_PHY_RCVR_DTCT_DLY_U3_L ADDRESS 0x0064 RW
PCIE_USB3_PHY_RCVR_DTCT_DLY_U3_L RESET_VALUE 0x00000040
	RCVR_DTCT_DLY_U3_L BIT[7:0]

PCIE_USB3_PHY_RCVR_DTCT_DLY_U3_H ADDRESS 0x0068 RW
PCIE_USB3_PHY_RCVR_DTCT_DLY_U3_H RESET_VALUE 0x00000000
	RSVD BIT[7:2]
	RCVR_DTCT_DLY_U3_H BIT[1:0]

PCIE_USB3_PHY_LOCK_DETECT_CONFIG1 ADDRESS 0x006C RW
PCIE_USB3_PHY_LOCK_DETECT_CONFIG1 RESET_VALUE 0x00000080
	LOCK_HOLDOFF_TIME_L BIT[7:0]

PCIE_USB3_PHY_LOCK_DETECT_CONFIG2 ADDRESS 0x0070 RW
PCIE_USB3_PHY_LOCK_DETECT_CONFIG2 RESET_VALUE 0x00000002
	LOCK_COUNT_VAL_L BIT[7:0]

PCIE_USB3_PHY_LOCK_DETECT_CONFIG3 ADDRESS 0x0074 RW
PCIE_USB3_PHY_LOCK_DETECT_CONFIG3 RESET_VALUE 0x00000010
	RSVD BIT[7:6]
	LOCK_KEEP_VAL BIT[5:4]
	LOCK_COUNT_VAL_H BIT[3:2]
	LOCK_HOLDOFF_TIME_H BIT[1:0]

PCIE_USB3_PHY_TSYNC_RSYNC_TIME ADDRESS 0x0078 RW
PCIE_USB3_PHY_TSYNC_RSYNC_TIME RESET_VALUE 0x00000044
	TSYNC_DLY_TIME BIT[7:4]
	ACTIVE_RSYNC_TIME BIT[3:0]

PCIE_USB3_PHY_SIGDET_LOW_2_IDLE_TIME ADDRESS 0x007C RW
PCIE_USB3_PHY_SIGDET_LOW_2_IDLE_TIME RESET_VALUE 0x00000008
	SIGDET_LOW_2_IDLE_TIME BIT[7:0]

PCIE_USB3_PHY_BEACON_2_IDLE_TIME_L ADDRESS 0x0080 RW
PCIE_USB3_PHY_BEACON_2_IDLE_TIME_L RESET_VALUE 0x00000080
	BEACON_2_IDLE_TIME_L BIT[7:0]

PCIE_USB3_PHY_BEACON_2_IDLE_TIME_H ADDRESS 0x0084 RW
PCIE_USB3_PHY_BEACON_2_IDLE_TIME_H RESET_VALUE 0x00000001
	RSVD BIT[7:4]
	BEACON_2_IDLE_TIME_H BIT[3:0]

PCIE_USB3_PHY_PWRUP_RESET_DLY_TIME_SYSCLK ADDRESS 0x0088 RW
PCIE_USB3_PHY_PWRUP_RESET_DLY_TIME_SYSCLK RESET_VALUE 0x00000020
	PWRUP_RESET_DLY_TIME_SYSCLK BIT[7:0]

PCIE_USB3_PHY_PWRUP_RESET_DLY_TIME_AUXCLK ADDRESS 0x008C RW
PCIE_USB3_PHY_PWRUP_RESET_DLY_TIME_AUXCLK RESET_VALUE 0x00000004
	PWRUP_RESET_DLY_TIME_AUXCLK BIT[7:0]

PCIE_USB3_PHY_LFPS_DET_HIGH_COUNT_VAL ADDRESS 0x0090 RW
PCIE_USB3_PHY_LFPS_DET_HIGH_COUNT_VAL RESET_VALUE 0x00000000
	RSVD BIT[7:4]
	LFPS_DET_HIGH_COUNT_VAL BIT[3:0]

PCIE_USB3_PHY_LFPS_TX_ECSTART_EQTLOCK ADDRESS 0x0094 RW
PCIE_USB3_PHY_LFPS_TX_ECSTART_EQTLOCK RESET_VALUE 0x00000086
	RXEQTRAINING_LOCK_TIME BIT[7:4]
	LFPS_TX_END_CNT_START BIT[3:0]

PCIE_USB3_PHY_LFPS_TX_END_CNT_P2U3_START ADDRESS 0x0098 RW
PCIE_USB3_PHY_LFPS_TX_END_CNT_P2U3_START RESET_VALUE 0x00000020
	LFPS_TX_END_CNT_U3_START BIT[7:0]

PCIE_USB3_PHY_RXEQTRAINING_WAIT_TIME ADDRESS 0x009C RW
PCIE_USB3_PHY_RXEQTRAINING_WAIT_TIME RESET_VALUE 0x00000075
	RXEQTRAINING_WAIT_TIME BIT[7:0]

PCIE_USB3_PHY_RXEQTRAINING_RUN_TIME ADDRESS 0x00A0 RW
PCIE_USB3_PHY_RXEQTRAINING_RUN_TIME RESET_VALUE 0x0000007A
	RXEQTRAINING_RUN_TIME BIT[7:0]

PCIE_USB3_PHY_TXONESZEROS_RUN_LENGTH ADDRESS 0x00A4 RW
PCIE_USB3_PHY_TXONESZEROS_RUN_LENGTH RESET_VALUE 0x00000007
	RSVD BIT[7:4]
	TXONESZEROS_RUN_LENGTH BIT[3:0]

PCIE_USB3_PHY_FLL_CNTRL1 ADDRESS 0x00A8 RW
PCIE_USB3_PHY_FLL_CNTRL1 RESET_VALUE 0x00000002
	FLL_ANA_CTRL BIT[7:4]
	FLL_BYPASS_EN BIT[3]
	FLL_BKGRND_CAL_EN BIT[2]
	FLL_CAL_ON_STRTUP_EN BIT[1]
	FLL_MAN_MODE BIT[0]

PCIE_USB3_PHY_FLL_CNTRL2 ADDRESS 0x00AC RW
PCIE_USB3_PHY_FLL_CNTRL2 RESET_VALUE 0x00000001
	RSVD BIT[7:3]
	FLL_DIV BIT[2:0]

PCIE_USB3_PHY_FLL_CNT_VAL_L ADDRESS 0x00B0 RW
PCIE_USB3_PHY_FLL_CNT_VAL_L RESET_VALUE 0x00000009
	FLL_CNT_VAL_L BIT[7:0]

PCIE_USB3_PHY_FLL_CNT_VAL_H_TOL ADDRESS 0x00B4 RW
PCIE_USB3_PHY_FLL_CNT_VAL_H_TOL RESET_VALUE 0x00000042
	RSVD BIT[7]
	FLL_CNT_VAL_TOL BIT[6:4]
	FLL_CNT_VAL_H BIT[3:0]

PCIE_USB3_PHY_FLL_MAN_CODE ADDRESS 0x00B8 RW
PCIE_USB3_PHY_FLL_MAN_CODE RESET_VALUE 0x00000040
	FLL_MAN_CODE BIT[7:0]

PCIE_USB3_PHY_AUTONOMOUS_MODE_CTRL ADDRESS 0x00BC RW
PCIE_USB3_PHY_AUTONOMOUS_MODE_CTRL RESET_VALUE 0x00000000
	RSVD BIT[7:5]
	ARCVR_DTCT_EVENT_SEL BIT[4]
	ARCVR_DTCT_CM_CTRL BIT[3]
	ALFPS_RCVR_DTCT_TEST_EN BIT[2]
	ALFPS_DTCT_EN BIT[1]
	ARCVR_DTCT_EN BIT[0]

PCIE_USB3_PHY_LFPS_RXTERM_IRQ_CLEAR ADDRESS 0x00C0 RW
PCIE_USB3_PHY_LFPS_RXTERM_IRQ_CLEAR RESET_VALUE 0x00000000
	LFPS_RXTERM_IRQ_CLEAR BIT[0]

PCIE_USB3_PHY_ARCVR_DTCT_EN_PERIOD ADDRESS 0x00C4 RW
PCIE_USB3_PHY_ARCVR_DTCT_EN_PERIOD RESET_VALUE 0x00000064
	ARCVR_DTCT_EN_PERIOD BIT[7:0]

PCIE_USB3_PHY_ARCVR_DTCT_CM_DLY ADDRESS 0x00C8 RW
PCIE_USB3_PHY_ARCVR_DTCT_CM_DLY RESET_VALUE 0x00000008
	RSVD BIT[7:4]
	ARCVR_DTCT_CM_DLY BIT[3:0]

PCIE_USB3_PHY_ALFPS_DEGLITCH_VAL ADDRESS 0x00CC RW
PCIE_USB3_PHY_ALFPS_DEGLITCH_VAL RESET_VALUE 0x00000010
	RSVD BIT[7:6]
	ALFPS_DEGLITCH_VAL BIT[5:0]

PCIE_USB3_PHY_INSIG_SW_CTRL1 ADDRESS 0x00D0 RW
PCIE_USB3_PHY_INSIG_SW_CTRL1 RESET_VALUE 0x00000006
	SW_TXSWING BIT[7]
	SW_TXMARGIN BIT[6:4]
	SW_TXDEEMPH BIT[3:2]
	SW_POWERDOWN BIT[1:0]

PCIE_USB3_PHY_INSIG_SW_CTRL2 ADDRESS 0x00D4 RW
PCIE_USB3_PHY_INSIG_SW_CTRL2 RESET_VALUE 0x00000001
	SW_RATE BIT[7]
	SW_TXCM_DISABLE BIT[6]
	SW_RXELECIDLE_DISABLE BIT[5]
	SW_PCLKREQ_N BIT[4]
	SW_TXCOMPLIANCE BIT[3]
	SW_TXDETECTRX_LOOPBACK BIT[2]
	SW_RXPOLARITY BIT[1]
	SW_TXELECIDLE BIT[0]

PCIE_USB3_PHY_INSIG_SW_CTRL3 ADDRESS 0x00D8 RW
PCIE_USB3_PHY_INSIG_SW_CTRL3 RESET_VALUE 0x00000000
	RSVD BIT[7:5]
	SW_RXTERMINATION BIT[4]
	SW_RXEQTRAINING BIT[3]
	SW_TXONESZEROS BIT[2]
	SW_EBUFMODE BIT[1]
	SW_PHYMODE BIT[0]

PCIE_USB3_PHY_INSIG_MX_CTRL1 ADDRESS 0x00DC RW
PCIE_USB3_PHY_INSIG_MX_CTRL1 RESET_VALUE 0x00000000
	SW_TXSWING_MX BIT[7]
	SW_TXMGN_MX BIT[4]
	SW_TXDEEMPH_MX BIT[2]
	SW_POWERDOWN_MX BIT[0]

PCIE_USB3_PHY_INSIG_MX_CTRL2 ADDRESS 0x00E0 RW
PCIE_USB3_PHY_INSIG_MX_CTRL2 RESET_VALUE 0x00000000
	SW_RATE_MX BIT[7]
	SW_TXCM_DISABLE_MX BIT[6]
	SW_RXELECIDLE_DISABLE_MX BIT[5]
	SW_PCLKREQ_N_MX BIT[4]
	SW_TXCOMPLIANCE_MX BIT[3]
	SW_TXDTCTRX_LPB_MX BIT[2]
	SW_RXPOLARITY_MX BIT[1]
	SW_TXELECIDLE_MX BIT[0]

PCIE_USB3_PHY_INSIG_MX_CTRL3 ADDRESS 0x00E4 RW
PCIE_USB3_PHY_INSIG_MX_CTRL3 RESET_VALUE 0x00000000
	RSVD BIT[7:5]
	SW_RXTERMINATION_MX BIT[4]
	SW_RXEQTRAINING_MX BIT[3]
	SW_TXONESZEROS_MX BIT[2]
	SW_EBUFMODE_MX BIT[1]
	SW_PHYMODE_MX BIT[0]

PCIE_USB3_PHY_TEST_CONTROL ADDRESS 0x00E8 RW
PCIE_USB3_PHY_TEST_CONTROL RESET_VALUE 0x00000000
	DEBUG_BUS_SEL BIT[7:4]
	FORCE_REC_DETECTED BIT[3]
	PCS_PCLK_SEL BIT[2]
	BIST_MODE BIT[1]
	FORCE_RX_SIGDET BIT[0]

PCIE_USB3_PHY_BIST_CTRL ADDRESS 0x00EC RW
PCIE_USB3_PHY_BIST_CTRL RESET_VALUE 0x00000008
	RSVD BIT[7:6]
	BIST_CHK_ERR_CNT_CLR BIT[5]
	BIST_RX_ERR_EN BIT[4]
	BIST_GEN_SHORT_PATTERN BIT[3]
	BIST_PAT_SEL BIT[2]
	BIST_TXRX_EN BIT[1]
	BIST_TX_EN BIT[0]

PCIE_USB3_PHY_PRBS_POLY0 ADDRESS 0x00F0 RW
PCIE_USB3_PHY_PRBS_POLY0 RESET_VALUE 0x00000040
	PRBS_POLY0 BIT[7:0]

PCIE_USB3_PHY_PRBS_POLY1 ADDRESS 0x00F4 RW
PCIE_USB3_PHY_PRBS_POLY1 RESET_VALUE 0x00000002
	PRBS_POLY1 BIT[7:0]

PCIE_USB3_PHY_PRBS_SEED0 ADDRESS 0x00F8 RW
PCIE_USB3_PHY_PRBS_SEED0 RESET_VALUE 0x000000FF
	PRBS_SEED0 BIT[7:0]

PCIE_USB3_PHY_PRBS_SEED1 ADDRESS 0x00FC RW
PCIE_USB3_PHY_PRBS_SEED1 RESET_VALUE 0x00000003
	PRBS_SEED1 BIT[7:0]

PCIE_USB3_PHY_FIXED_PAT_CTRL ADDRESS 0x0100 RW
PCIE_USB3_PHY_FIXED_PAT_CTRL RESET_VALUE 0x00000005
	RSVD BIT[7:4]
	FIXED_PAT3_K BIT[3]
	FIXED_PAT2_K BIT[2]
	FIXED_PAT1_K BIT[1]
	FIXED_PAT0_K BIT[0]

PCIE_USB3_PHY_FIXED_PAT0 ADDRESS 0x0104 RW
PCIE_USB3_PHY_FIXED_PAT0 RESET_VALUE 0x000000BC
	FIXED_PAT0 BIT[7:0]

PCIE_USB3_PHY_FIXED_PAT1 ADDRESS 0x0108 RW
PCIE_USB3_PHY_FIXED_PAT1 RESET_VALUE 0x000000B5
	FIXED_PAT1 BIT[7:0]

PCIE_USB3_PHY_FIXED_PAT2 ADDRESS 0x010C RW
PCIE_USB3_PHY_FIXED_PAT2 RESET_VALUE 0x000000BC
	FIXED_PAT2 BIT[7:0]

PCIE_USB3_PHY_FIXED_PAT3 ADDRESS 0x0110 RW
PCIE_USB3_PHY_FIXED_PAT3 RESET_VALUE 0x0000004A
	FIXED_PAT3 BIT[7:0]

PCIE_USB3_PHY_SPARE1 ADDRESS 0x0114 RW
PCIE_USB3_PHY_SPARE1 RESET_VALUE 0x00000000
	RSVD BIT[7:0]

PCIE_USB3_PHY_BIST_CHK_ERR_CNT_L ADDRESS 0x0118 R
PCIE_USB3_PHY_BIST_CHK_ERR_CNT_L RESET_VALUE 0x00000000
	BIST_CHK_ERR_CNT_L BIT[7:0]

PCIE_USB3_PHY_BIST_CHK_ERR_CNT_H ADDRESS 0x011C R
PCIE_USB3_PHY_BIST_CHK_ERR_CNT_H RESET_VALUE 0x00000000
	BIST_CHK_ERR_CNT_H BIT[7:0]

PCIE_USB3_PHY_BIST_CHK_STATUS ADDRESS 0x0120 R
PCIE_USB3_PHY_BIST_CHK_STATUS RESET_VALUE 0x00000000
	BIST_CHK_HEADER_SEL BIT[3]
	BIST_HEADER_NOT_FOUND BIT[2]
	BIST_PAT_DATA_NOT_FOUND BIT[1]
	BIST_CHECK_DONE BIT[0]

PCIE_USB3_PHY_LFPS_RXTERM_IRQ_SOURCE ADDRESS 0x0124 R
PCIE_USB3_PHY_LFPS_RXTERM_IRQ_SOURCE RESET_VALUE 0x00000000
	LFPS_DETECT_IRQ BIT[1]
	RCVR_DETECT_IRQ BIT[0]

PCIE_USB3_PHY_PCS_STATUS ADDRESS 0x0128 R
PCIE_USB3_PHY_PCS_STATUS RESET_VALUE 0x00000000
	ACTIVE_STATE_STATUS BIT[7]
	PHYSTATUS BIT[6]
	PCS_POWERDOWN BIT[5:4]
	FREEZE_POWERDOWN BIT[3]
	POWER_STATE BIT[2:0]

PCIE_USB3_PHY_PCS_STATUS2 ADDRESS 0x012C R
PCIE_USB3_PHY_PCS_STATUS2 RESET_VALUE 0x00000000
	POWERPRESENT BIT[7]
	RX_EQUALIZATION_IN_PROGRESS BIT[6]
	PCS_LFPS_DET BIT[5]
	FLL_CLK_EN BIT[4]
	L1SS_MODE BIT[3]
	RX_SAMPLER_CAL_IN_PROGRESS BIT[2]
	REC_DETECT_DONE BIT[1]
	REC_DETECT_OUTCOME BIT[0]

PCIE_USB3_PHY_REVISION_ID0 ADDRESS 0x0130 R
PCIE_USB3_PHY_REVISION_ID0 RESET_VALUE 0x00000001
	STEP_7_0 BIT[7:0]

PCIE_USB3_PHY_REVISION_ID1 ADDRESS 0x0134 R
PCIE_USB3_PHY_REVISION_ID1 RESET_VALUE 0x00000000
	STEP_15_8 BIT[7:0]

PCIE_USB3_PHY_REVISION_ID2 ADDRESS 0x0138 R
PCIE_USB3_PHY_REVISION_ID2 RESET_VALUE 0x00000000
	MINOR_7_0 BIT[7:0]

PCIE_USB3_PHY_REVISION_ID3 ADDRESS 0x013C R
PCIE_USB3_PHY_REVISION_ID3 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR_11_8 BIT[3:0]

PCIE_USB3_PHY_DEBUG_BUS_0_STATUS ADDRESS 0x0140 R
PCIE_USB3_PHY_DEBUG_BUS_0_STATUS RESET_VALUE 0x00000000
	DEBUG_BUS_0_STATUS BIT[7:0]

PCIE_USB3_PHY_DEBUG_BUS_1_STATUS ADDRESS 0x0144 R
PCIE_USB3_PHY_DEBUG_BUS_1_STATUS RESET_VALUE 0x00000000
	DEBUG_BUS_1_STATUS BIT[7:0]

PCIE_USB3_PHY_DEBUG_BUS_2_STATUS ADDRESS 0x0148 R
PCIE_USB3_PHY_DEBUG_BUS_2_STATUS RESET_VALUE 0x00000000
	DEBUG_BUS_2_STATUS BIT[7:0]

PCIE_USB3_PHY_DEBUG_BUS_3_STATUS ADDRESS 0x014C R
PCIE_USB3_PHY_DEBUG_BUS_3_STATUS RESET_VALUE 0x00000000
	DEBUG_BUS_3_STATUS BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCIE_0_PCIE20_WRAPPER_AHB.PCIE20_MHI (level 2)
----------------------------------------------------------------------------------------
pcie20_mhi MODULE OFFSET=PCIE_0_PCIE20_WRAPPER_AHB+0x00007000 MAX=PCIE_0_PCIE20_WRAPPER_AHB+0x00007FFF APRE=PCIE_0_ SPRE=PCIE_0_ BPRE=PCIE_0_ ABPRE=PCIE_0_ FPRE=PCIE_0_

PCIE20_MHI_MMIO_CTRL_INT_STATUS_Q6 ADDRESS 0x0000 RW
PCIE20_MHI_MMIO_CTRL_INT_STATUS_Q6 RESET_VALUE 0x00000000
	CRDB_STATUS BIT[1]
	MHICTRL_STATUS BIT[0]

PCIE20_MHI_MMIO_CTRL_INT_STATUS_A7 ADDRESS 0x0004 RW
PCIE20_MHI_MMIO_CTRL_INT_STATUS_A7 RESET_VALUE 0x00000000
	CRDB_STATUS BIT[1]
	MHICTRL_STATUS BIT[0]

PCIE20_MHI_CHDB_INT_STATUS_Q6_n(n):(0)-(3) ARRAY 0x00000008+0x4*n
PCIE20_MHI_CHDB_INT_STATUS_Q6_0 ADDRESS 0x0008 RW
PCIE20_MHI_CHDB_INT_STATUS_Q6_0 RESET_VALUE 0x00000000
	STATUS BIT[31:0]

PCIE20_MHI_ERDB_INT_STATUS_Q6_n(n):(0)-(3) ARRAY 0x00000018+0x4*n
PCIE20_MHI_ERDB_INT_STATUS_Q6_0 ADDRESS 0x0018 RW
PCIE20_MHI_ERDB_INT_STATUS_Q6_0 RESET_VALUE 0x00000000
	STATUS BIT[31:0]

PCIE20_MHI_CHDB_INT_STATUS_A7_n(n):(0)-(3) ARRAY 0x00000028+0x4*n
PCIE20_MHI_CHDB_INT_STATUS_A7_0 ADDRESS 0x0028 RW
PCIE20_MHI_CHDB_INT_STATUS_A7_0 RESET_VALUE 0x00000000
	STATUS BIT[31:0]

PCIE20_MHI_ERDB_INT_STATUS_A7_n(n):(0)-(3) ARRAY 0x00000038+0x4*n
PCIE20_MHI_ERDB_INT_STATUS_A7_0 ADDRESS 0x0038 RW
PCIE20_MHI_ERDB_INT_STATUS_A7_0 RESET_VALUE 0x00000000
	STATUS BIT[31:0]

PCIE20_MHI_MMIO_CTRL_INT_CLEAR_Q6 ADDRESS 0x0048 RW
PCIE20_MHI_MMIO_CTRL_INT_CLEAR_Q6 RESET_VALUE 0x00000000
	CRDB_CLEAR BIT[1]
	MHICTRL_CLEAR BIT[0]

PCIE20_MHI_MMIO_CTRL_INT_CLEAR_A7 ADDRESS 0x004C RW
PCIE20_MHI_MMIO_CTRL_INT_CLEAR_A7 RESET_VALUE 0x00000000
	CRDB_CLEAR BIT[1]
	MHICTRL_CLEAR BIT[0]

PCIE20_MHI_CHDB_INT_CLEAR_Q6_n(n):(0)-(3) ARRAY 0x00000050+0x4*n
PCIE20_MHI_CHDB_INT_CLEAR_Q6_0 ADDRESS 0x0050 RW
PCIE20_MHI_CHDB_INT_CLEAR_Q6_0 RESET_VALUE 0x00000000
	CLEAR BIT[31:0]

PCIE20_MHI_ERDB_INT_CLEAR_Q6_n(n):(0)-(3) ARRAY 0x00000060+0x4*n
PCIE20_MHI_ERDB_INT_CLEAR_Q6_0 ADDRESS 0x0060 RW
PCIE20_MHI_ERDB_INT_CLEAR_Q6_0 RESET_VALUE 0x00000000
	CLEAR BIT[31:0]

PCIE20_MHI_CHDB_INT_CLEAR_A7_n(n):(0)-(3) ARRAY 0x00000070+0x4*n
PCIE20_MHI_CHDB_INT_CLEAR_A7_0 ADDRESS 0x0070 RW
PCIE20_MHI_CHDB_INT_CLEAR_A7_0 RESET_VALUE 0x00000000
	CLEAR BIT[31:0]

PCIE20_MHI_ERDB_INT_CLEAR_A7_n(n):(0)-(3) ARRAY 0x00000080+0x4*n
PCIE20_MHI_ERDB_INT_CLEAR_A7_0 ADDRESS 0x0080 RW
PCIE20_MHI_ERDB_INT_CLEAR_A7_0 RESET_VALUE 0x00000000
	CLEAR BIT[31:0]

PCIE20_MHI_MMIO_CTRL_INT_MASK_Q6 ADDRESS 0x0090 RW
PCIE20_MHI_MMIO_CTRL_INT_MASK_Q6 RESET_VALUE 0x00000000
	CRDB_MASK BIT[1]
	MHICTRL_MASK BIT[0]

PCIE20_MHI_MMIO_CTRL_INT_MASK_A7 ADDRESS 0x0094 RW
PCIE20_MHI_MMIO_CTRL_INT_MASK_A7 RESET_VALUE 0x00000000
	CRDB_MASK BIT[1]
	MHICTRL_MASK BIT[0]

PCIE20_MHI_CHDB_INT_MASK_Q6_n(n):(0)-(3) ARRAY 0x00000098+0x4*n
PCIE20_MHI_CHDB_INT_MASK_Q6_0 ADDRESS 0x0098 RW
PCIE20_MHI_CHDB_INT_MASK_Q6_0 RESET_VALUE 0x00000000
	MASK BIT[31:0]

PCIE20_MHI_ERDB_INT_MASK_Q6_n(n):(0)-(3) ARRAY 0x000000A8+0x4*n
PCIE20_MHI_ERDB_INT_MASK_Q6_0 ADDRESS 0x00A8 RW
PCIE20_MHI_ERDB_INT_MASK_Q6_0 RESET_VALUE 0x00000000
	MASK BIT[31:0]

PCIE20_MHI_CHDB_INT_MASK_A7_n(n):(0)-(3) ARRAY 0x000000B8+0x4*n
PCIE20_MHI_CHDB_INT_MASK_A7_0 ADDRESS 0x00B8 RW
PCIE20_MHI_CHDB_INT_MASK_A7_0 RESET_VALUE 0x00000000
	MASK BIT[31:0]

PCIE20_MHI_ERDB_INT_MASK_A7_n(n):(0)-(3) ARRAY 0x000000C8+0x4*n
PCIE20_MHI_ERDB_INT_MASK_A7_0 ADDRESS 0x00C8 RW
PCIE20_MHI_ERDB_INT_MASK_A7_0 RESET_VALUE 0x00000000
	MASK BIT[31:0]

PCIE20_MHIREGLEN ADDRESS 0x0100 RW
PCIE20_MHIREGLEN RESET_VALUE 0x00000100
	MHIREGLEN BIT[31:0]

PCIE20_MHIVER ADDRESS 0x0108 RW
PCIE20_MHIVER RESET_VALUE 0xDEADBEEF
	MHIVER BIT[31:0]

PCIE20_MHICFG ADDRESS 0x0110 RW
PCIE20_MHICFG RESET_VALUE 0x00800080
	NER BIT[23:16]
	NCH BIT[7:0]

PCIE20_CHDBOFF ADDRESS 0x0118 RW
PCIE20_CHDBOFF RESET_VALUE 0x00000300
	CHDBOFF BIT[31:0]

PCIE20_ERDBOFF ADDRESS 0x0120 RW
PCIE20_ERDBOFF RESET_VALUE 0x00000700
	ERDBOFF BIT[31:0]

PCIE20_BHIOFF ADDRESS 0x0128 RW
PCIE20_BHIOFF RESET_VALUE 0x00000100
	BHIOFF BIT[31:0]

PCIE20_DEBUGOFF ADDRESS 0x0130 RW
PCIE20_DEBUGOFF RESET_VALUE 0x00000B00
	DEBUGOFF BIT[31:0]

PCIE20_MHICTRL ADDRESS 0x0138 RW
PCIE20_MHICTRL RESET_VALUE 0x00000000
	MHISTATE BIT[15:8]
	RESET BIT[1]

PCIE20_MHISTATUS ADDRESS 0x0148 RW
PCIE20_MHISTATUS RESET_VALUE 0x00000000
	MHISTATE BIT[15:8]
	SYSERR BIT[2]
	READY BIT[0]

PCIE20_MHIERROR ADDRESS 0x0150 RW
PCIE20_MHIERROR RESET_VALUE 0x00000000
	MHIERROR BIT[31:0]

PCIE20_CCABAP_LOWER ADDRESS 0x0158 RW
PCIE20_CCABAP_LOWER RESET_VALUE 0x00000000
	CCABAP_LOWER BIT[31:0]

PCIE20_CCABAP_UPPER ADDRESS 0x015C RW
PCIE20_CCABAP_UPPER RESET_VALUE 0x00000000
	CCABAP_UPPER BIT[31:0]

PCIE20_ECABAP_LOWER ADDRESS 0x0160 RW
PCIE20_ECABAP_LOWER RESET_VALUE 0x00000000
	ECABAP_LOWER BIT[31:0]

PCIE20_ECABAP_UPPER ADDRESS 0x0164 RW
PCIE20_ECABAP_UPPER RESET_VALUE 0x00000000
	ECABAP_UPPER BIT[31:0]

PCIE20_CRCBAP_LOWER ADDRESS 0x0168 RW
PCIE20_CRCBAP_LOWER RESET_VALUE 0x00000000
	CRCBAP_LOWER BIT[31:0]

PCIE20_CRCBAP_UPPER ADDRESS 0x016C RW
PCIE20_CRCBAP_UPPER RESET_VALUE 0x00000000
	CRCBAP_UPPER BIT[31:0]

PCIE20_CRDB_LOWER ADDRESS 0x0170 RW
PCIE20_CRDB_LOWER RESET_VALUE 0x00000000
	CRDB_LOWER BIT[31:0]

PCIE20_CRDB_UPPER ADDRESS 0x0174 RW
PCIE20_CRDB_UPPER RESET_VALUE 0x00000000
	CRDB_UPPER BIT[31:0]

PCIE20_MHICTRLBASE_LOWER ADDRESS 0x0180 RW
PCIE20_MHICTRLBASE_LOWER RESET_VALUE 0x00000000
	MHICTRLBASE_LOWER BIT[31:0]

PCIE20_MHICTRLBASE_UPPER ADDRESS 0x0184 RW
PCIE20_MHICTRLBASE_UPPER RESET_VALUE 0x00000000
	MHICTRLBASE_UPPER BIT[31:0]

PCIE20_MHICTRLLIMIT_LOWER ADDRESS 0x0188 RW
PCIE20_MHICTRLLIMIT_LOWER RESET_VALUE 0x00000000
	MHICTRLLIMIT_LOWER BIT[31:0]

PCIE20_MHICTRLLIMIT_UPPER ADDRESS 0x018C RW
PCIE20_MHICTRLLIMIT_UPPER RESET_VALUE 0x00000000
	MHICTRLLIMIT_UPPER BIT[31:0]

PCIE20_MHIDATABASE_LOWER ADDRESS 0x0198 RW
PCIE20_MHIDATABASE_LOWER RESET_VALUE 0x00000000
	MHIDATABASE_LOWER BIT[31:0]

PCIE20_MHIDATABASE_UPPER ADDRESS 0x019C RW
PCIE20_MHIDATABASE_UPPER RESET_VALUE 0x00000000
	MHIDATABASE_UPPER BIT[31:0]

PCIE20_MHIDATALIMIT_LOWER ADDRESS 0x01A0 RW
PCIE20_MHIDATALIMIT_LOWER RESET_VALUE 0x00000000
	MHIDATALIMIT_LOWER BIT[31:0]

PCIE20_MHIDATALIMIT_UPPER ADDRESS 0x01A4 RW
PCIE20_MHIDATALIMIT_UPPER RESET_VALUE 0x00000000
	MHIDATALIMIT_UPPER BIT[31:0]

PCIE20_BHI_VERSION_LOWER ADDRESS 0x0200 RW
PCIE20_BHI_VERSION_LOWER RESET_VALUE 0x00000000
	BHI_VERSION_LOWER BIT[31:0]

PCIE20_BHI_VERSION_UPPER ADDRESS 0x0204 RW
PCIE20_BHI_VERSION_UPPER RESET_VALUE 0x00000000
	BHI_VERSION_UPPER BIT[31:0]

PCIE20_BHI_IMGADDR_LOWER ADDRESS 0x0208 RW
PCIE20_BHI_IMGADDR_LOWER RESET_VALUE 0x00000000
	BHI_IMGADDR_LOWER BIT[31:0]

PCIE20_BHI_IMGADDR_UPPER ADDRESS 0x020C RW
PCIE20_BHI_IMGADDR_UPPER RESET_VALUE 0x00000000
	BHI_IMGADDR_UPPER BIT[31:0]

PCIE20_BHI_IMGSIZE ADDRESS 0x0210 RW
PCIE20_BHI_IMGSIZE RESET_VALUE 0x00000000
	BHI_IMGSIZE BIT[31:0]

PCIE20_BHI_IMGTXDB ADDRESS 0x0218 RW
PCIE20_BHI_IMGTXDB RESET_VALUE 0x00000000
	BHI_IMGTXDB BIT[31:0]

PCIE20_BHI_INTVEC ADDRESS 0x0220 RW
PCIE20_BHI_INTVEC RESET_VALUE 0x00000000
	BHI_INTVEC BIT[31:0]

PCIE20_BHI_EXECENV ADDRESS 0x0228 RW
PCIE20_BHI_EXECENV RESET_VALUE 0x00000000
	BHI_EXECENV BIT[31:0]

PCIE20_BHI_STATUS ADDRESS 0x022C RW
PCIE20_BHI_STATUS RESET_VALUE 0x00000000
	BHI_STATUS BIT[31:0]

PCIE20_BHI_ERRCODE ADDRESS 0x0230 RW
PCIE20_BHI_ERRCODE RESET_VALUE 0x00000000
	BHI_ERRCODE BIT[31:0]

PCIE20_BHI_ERRDBG1 ADDRESS 0x0234 RW
PCIE20_BHI_ERRDBG1 RESET_VALUE 0x00000000
	BHI_ERRDBG BIT[31:0]

PCIE20_BHI_ERRDBG2 ADDRESS 0x0238 RW
PCIE20_BHI_ERRDBG2 RESET_VALUE 0x00000000
	BHI_ERRDBG BIT[31:0]

PCIE20_BHI_ERRDBG3 ADDRESS 0x023C RW
PCIE20_BHI_ERRDBG3 RESET_VALUE 0x00000000
	BHI_ERRDBG BIT[31:0]

PCIE20_BHI_SERIALNUM ADDRESS 0x0240 RW
PCIE20_BHI_SERIALNUM RESET_VALUE 0x00000000
	BHI_SERIALNUM BIT[31:0]

PCIE20_BHI_SBLANTIROLLVER ADDRESS 0x0244 RW
PCIE20_BHI_SBLANTIROLLVER RESET_VALUE 0x00000000
	BHI_SBLANTIROLLVER BIT[31:0]

PCIE20_BHI_NUMSEG ADDRESS 0x0248 RW
PCIE20_BHI_NUMSEG RESET_VALUE 0x00000000
	BHI_NUMSEG BIT[31:0]

PCIE20_BHI_MSMHWID_n(n):(0)-(5) ARRAY 0x0000024C+0x4*n
PCIE20_BHI_MSMHWID_0 ADDRESS 0x024C RW
PCIE20_BHI_MSMHWID_0 RESET_VALUE 0x00000000
	BHI_MSMHWID BIT[31:0]

PCIE20_BHI_OEMPKHASH_n(n):(0)-(23) ARRAY 0x00000264+0x4*n
PCIE20_BHI_OEMPKHASH_0 ADDRESS 0x0264 RW
PCIE20_BHI_OEMPKHASH_0 RESET_VALUE 0x00000000
	BHI_OEMPKHASH BIT[31:0]

PCIE20_CHDB_LOWER_n(n):(0)-(127) ARRAY 0x00000400+0x8*n
PCIE20_CHDB_LOWER_0 ADDRESS 0x0400 RW
PCIE20_CHDB_LOWER_0 RESET_VALUE 0x00000000
	CHDB_LOWER BIT[31:0]

PCIE20_CHDB_UPPER_n(n):(0)-(127) ARRAY 0x00000404+0x8*n
PCIE20_CHDB_UPPER_0 ADDRESS 0x0404 RW
PCIE20_CHDB_UPPER_0 RESET_VALUE 0x00000000
	CHDB_UPPER BIT[31:0]

PCIE20_ERDB_LOWER_n(n):(0)-(127) ARRAY 0x00000800+0x8*n
PCIE20_ERDB_LOWER_0 ADDRESS 0x0800 RW
PCIE20_ERDB_LOWER_0 RESET_VALUE 0x00000000
	ERDB_LOWER BIT[31:0]

PCIE20_ERDB_UPPER_n(n):(0)-(127) ARRAY 0x00000804+0x8*n
PCIE20_ERDB_UPPER_0 ADDRESS 0x0804 RW
PCIE20_ERDB_UPPER_0 RESET_VALUE 0x00000000
	ERDB_UPPER BIT[31:0]

PCIE20_PARF_DEBUG_CNT_INT_SLV_XPU2_MSA ADDRESS 0x0C00 RW
PCIE20_PARF_DEBUG_CNT_INT_SLV_XPU2_MSA RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_PM_LINKST_IN_L2 ADDRESS 0x0C04 RW
PCIE20_PARF_DEBUG_CNT_PM_LINKST_IN_L2 RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_PM_LINKST_IN_L1SUB ADDRESS 0x0C08 RW
PCIE20_PARF_DEBUG_CNT_PM_LINKST_IN_L1SUB RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_PM_LINKST_IN_L1 ADDRESS 0x0C0C RW
PCIE20_PARF_DEBUG_CNT_PM_LINKST_IN_L1 RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_PM_LINKST_IN_L0S ADDRESS 0x0C10 RW
PCIE20_PARF_DEBUG_CNT_PM_LINKST_IN_L0S RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_AUX_CLK_APP_REQ_EXIT_L1 ADDRESS 0x0C14 RW
PCIE20_PARF_DEBUG_CNT_AUX_CLK_APP_REQ_EXIT_L1 RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_AUX_CLK_APP_READY_ENTER_L23 ADDRESS 0x0C18 RW
PCIE20_PARF_DEBUG_CNT_AUX_CLK_APP_READY_ENTER_L23 RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_AUX_CLK_APP_READY_ENTER_L1 ADDRESS 0x0C1C RW
PCIE20_PARF_DEBUG_CNT_AUX_CLK_APP_READY_ENTER_L1 RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_INT_BRIDGE_FLUSH ADDRESS 0x0C20 RW
PCIE20_PARF_DEBUG_CNT_INT_BRIDGE_FLUSH RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_ECRC_ERR_ASSERTED ADDRESS 0x0C24 RW
PCIE20_PARF_DEBUG_CNT_ECRC_ERR_ASSERTED RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_LCRC_ERR_ASSERTED ADDRESS 0x0C28 RW
PCIE20_PARF_DEBUG_CNT_LCRC_ERR_ASSERTED RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RMLH_RDLH_PKTERR_1 ADDRESS 0x0C2C RW
PCIE20_PARF_DEBUG_CNT_RMLH_RDLH_PKTERR_1 RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RMLH_RDLH_PKTERR_0 ADDRESS 0x0C30 RW
PCIE20_PARF_DEBUG_CNT_RMLH_RDLH_PKTERR_0 RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RMLH_DESKEW_ALIGN_ERR ADDRESS 0x0C34 RW
PCIE20_PARF_DEBUG_CNT_RMLH_DESKEW_ALIGN_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RMLK_TS_RCV_ERR ADDRESS 0x0C38 RW
PCIE20_PARF_DEBUG_CNT_RMLK_TS_RCV_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_UNEXP_CPL_ERR ADDRESS 0x0C3C RW
PCIE20_PARF_DEBUG_CNT_UNEXP_CPL_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_CPL_CA_ERR ADDRESS 0x0C40 RW
PCIE20_PARF_DEBUG_CNT_CPL_CA_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_CPL_UR_ERR ADDRESS 0x0C44 RW
PCIE20_PARF_DEBUG_CNT_CPL_UR_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_CPL_MLF_ERR ADDRESS 0x0C48 RW
PCIE20_PARF_DEBUG_CNT_CPL_MLF_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_FORM_FILT_ECRC_ERR ADDRESS 0x0C4C RW
PCIE20_PARF_DEBUG_CNT_FORM_FILT_ECRC_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_FORM_FILT_MALFORM_TLP_ERR ADDRESS 0x0C50 RW
PCIE20_PARF_DEBUG_CNT_FORM_FILT_MALFORM_TLP_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_FORM_FILT_DLLP_ERR ADDRESS 0x0C54 RW
PCIE20_PARF_DEBUG_CNT_FORM_FILT_DLLP_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_XDLH_REPLAY_TIMEOUT_ERR ADDRESS 0x0C58 RW
PCIE20_PARF_DEBUG_CNT_XDLH_REPLAY_TIMEOUT_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_XDLH_REPLAY_NUM_RLOVER_ERR ADDRESS 0x0C5C RW
PCIE20_PARF_DEBUG_CNT_XDLH_REPLAY_NUM_RLOVER_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RDLH_BAD_DLLP_ERR ADDRESS 0x0C60 RW
PCIE20_PARF_DEBUG_CNT_RDLH_BAD_DLLP_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RDLH_BAD_TLP_ERR ADDRESS 0x0C64 RW
PCIE20_PARF_DEBUG_CNT_RDLH_BAD_TLP_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RDLH_PROT_ERR ADDRESS 0x0C68 RW
PCIE20_PARF_DEBUG_CNT_RDLH_PROT_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RMLH_RCVD_ERR ADDRESS 0x0C6C RW
PCIE20_PARF_DEBUG_CNT_RMLH_RCVD_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RADM_CPL_TIMEOUT ADDRESS 0x0C70 RW
PCIE20_PARF_DEBUG_CNT_RADM_CPL_TIMEOUT RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RADM_QOVERFLOW ADDRESS 0x0C74 RW
PCIE20_PARF_DEBUG_CNT_RADM_QOVERFLOW RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RADM_UNEXP_CPL_ERR ADDRESS 0x0C78 RW
PCIE20_PARF_DEBUG_CNT_RADM_UNEXP_CPL_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RADM_ECRC_ERR ADDRESS 0x0C7C RW
PCIE20_PARF_DEBUG_CNT_RADM_ECRC_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_RADM_MLF_TLP_ERR ADDRESS 0x0C80 RW
PCIE20_PARF_DEBUG_CNT_RADM_MLF_TLP_ERR RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_AUX_CLK_IN_L1SUB_L1 ADDRESS 0x0C84 RW
PCIE20_PARF_DEBUG_CNT_AUX_CLK_IN_L1SUB_L1 RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_AUX_CLK_IN_L1SUB_L2 ADDRESS 0x0C88 RW
PCIE20_PARF_DEBUG_CNT_AUX_CLK_IN_L1SUB_L2 RESET_VALUE 0x00000000
	CNT BIT[31:0]

PCIE20_PARF_DEBUG_CNT_AUX_CLK_D_STATE_CHANGE ADDRESS 0x0C8C RW
PCIE20_PARF_DEBUG_CNT_AUX_CLK_D_STATE_CHANGE RESET_VALUE 0x00000000
	CNT BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PCIE_0_PCIE20_WRAPPER_AXI (level 1)
----------------------------------------------------------------------------------------
PCIE_0_PCIE20_WRAPPER_AXI BASE 0x40000000 SIZE=0x01000000 pcie_0_pcie20_wrapper_axiaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCIE_0_PCIE20_WRAPPER_AXI.PCIE20_DBI (level 2)
----------------------------------------------------------------------------------------
pcie20_dbi MODULE OFFSET=PCIE_0_PCIE20_WRAPPER_AXI+0x00000000 MAX=PCIE_0_PCIE20_WRAPPER_AXI+0x00000F1C APRE=PCIE_0_ SPRE=PCIE_0_ BPRE=PCIE_0_ ABPRE=PCIE_0_ FPRE=PCIE_0_

TYPE1_DEV_ID_VEND_ID_REG ADDRESS 0x0000 RW
--PRAGMA BANKED RC
TYPE1_DEV_ID_VEND_ID_REG RESET_VALUE 0x030117CB
	DEVICE_ID BIT[31:16]
	VENDOR_ID BIT[15:0]

TYPE1_STATUS_COMMAND_REG ADDRESS 0x0004 RW
--PRAGMA BANKED RC
TYPE1_STATUS_COMMAND_REG RESET_VALUE 0x00000000
	DETECTED_PARITY_ERROR BIT[31]
	SIGNALED_SYS_ERROR BIT[30]
	RCVD_MASTER_ABORT BIT[29]
	RCVD_TARGET_ABORT BIT[28]
	SIGNALED_TARGET_ABORT BIT[27]
	DEV_SEL_TIMING BIT[26:25]
	MASTER_DPE BIT[24]
	FAST_B2B_CAP BIT[23]
	FAST_66MHZ_CAP BIT[21]
	CAP_LIST BIT[20]
	INT_STATUS BIT[19]
	RESERV BIT[16:11]
	INT_EN BIT[10]
	SERREN BIT[8]
	IDSEL BIT[7]
	PERREN BIT[6]
	VGAPS BIT[5]
	MWI_EN BIT[4]
	SCO BIT[3]
	BME BIT[2]
	MSE BIT[1]
	IO_EN BIT[0]

TYPE1_CLASS_CODE_REV_ID_REG ADDRESS 0x0008 RW
--PRAGMA BANKED RC
TYPE1_CLASS_CODE_REV_ID_REG RESET_VALUE 0x06040000
	BASE_CLASS_CODE BIT[31:24]
	SUBCLASS_CODE BIT[23:16]
	PROGRAM_INTERFACE BIT[15:8]
	REVISION_ID BIT[7:0]

TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG ADDRESS 0x000C RW
--PRAGMA BANKED RC
TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG RESET_VALUE 0x00010000
	BIST BIT[31:24]
	MULTI_FUNC BIT[23]
	HEADER_TYPE BIT[22:16]
	LATENCY_MASTER_TIMER BIT[15:8]
	CACHE_LINE_SIZE BIT[7:0]

BAR0_REG ADDRESS 0x0010 RW
--PRAGMA BANKED RC
BAR0_REG RESET_VALUE 0x00000000
	BAR0_START BIT[31:4]
	BAR0_PREFETCH BIT[3]
	BAR0_TYPE BIT[2:1]
	BAR0_MEM_IO BIT[0]

BAR1_REG ADDRESS 0x0014 RW
--PRAGMA BANKED RC
BAR1_REG RESET_VALUE 0x00000000
	BAR1_START BIT[31:4]
	BAR1_PREFETCH BIT[3]
	BAR1_TYPE BIT[2:1]
	BAR1_MEM_IO BIT[0]

SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG ADDRESS 0x0018 RW
--PRAGMA BANKED RC
SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG RESET_VALUE 0x00000000
	SEC_LAT_TIMER BIT[31:24]
	SUB_BUS BIT[23:16]
	SEC_BUS BIT[15:8]
	PRIM_BUS BIT[7:0]

SEC_STAT_IO_LIMIT_IO_BASE_REG ADDRESS 0x001C RW
--PRAGMA BANKED RC
SEC_STAT_IO_LIMIT_IO_BASE_REG RESET_VALUE 0x00000000
	SEC_STAT_DPE BIT[31]
	SEC_STAT_RCVD_SYS_ERR BIT[30]
	SEC_STAT_RCVD_MSTR_ABRT BIT[29]
	SEC_STAT_RCVD_TRGT_ABRT BIT[28]
	SEC_STAT_SIG_TRGT_ABRT BIT[27]
	SEC_STAT_MDPE BIT[24]
	SEC_STAT_RESERV BIT[22:16]
	IO_LIMIT BIT[15:12]
	IO_RESERV1 BIT[11:9]
	IO_DECODE_BIT8 BIT[8]
	IO_BASE BIT[7:4]
	IO_RESERV BIT[3:1]
	IO_DECODE BIT[0]

MEM_LIMIT_MEM_BASE_REG ADDRESS 0x0020 RW
--PRAGMA BANKED RC
MEM_LIMIT_MEM_BASE_REG RESET_VALUE 0x00000000
	MEM_LIMIT BIT[31:20]
	MEM_LIMIT_RESERV BIT[19:16]
	MEM_BASE BIT[15:4]
	MEM_BASE_RESERV BIT[3:0]

PREF_MEM_LIMIT_PREF_MEM_BASE_REG ADDRESS 0x0024 RW
--PRAGMA BANKED RC
PREF_MEM_LIMIT_PREF_MEM_BASE_REG RESET_VALUE 0x00010001
	PREF_MEM_LIMIT BIT[31:20]
	PREF_RESERV1 BIT[19:17]
	PREF_MEM_LIMIT_DECODE BIT[16]
	PREF_MEM_BASE BIT[15:4]
	PREF_RESERV BIT[3:1]
	PREF_MEM_DECODE BIT[0]

PREF_BASE_UPPER_REG ADDRESS 0x0028 RW
--PRAGMA BANKED RC
PREF_BASE_UPPER_REG RESET_VALUE 0x00000000
	PREF_MEM_BASE_UPPER BIT[31:0]

PREF_LIMIT_UPPER_REG ADDRESS 0x002C RW
--PRAGMA BANKED RC
PREF_LIMIT_UPPER_REG RESET_VALUE 0x00000000
	PREF_MEM_LIMIT_UPPER BIT[31:0]

IO_LIMIT_UPPER_IO_BASE_UPPER_REG ADDRESS 0x0030 R
--PRAGMA BANKED RC
IO_LIMIT_UPPER_IO_BASE_UPPER_REG RESET_VALUE 0x00000000
	IO_LIMIT_UPPER BIT[31:16]
	IO_BASE_UPPER BIT[15:0]

TYPE1_CAP_PTR_REG ADDRESS 0x0034 RW
--PRAGMA BANKED RC
TYPE1_CAP_PTR_REG RESET_VALUE 0x00000040
	CAP_POINTER BIT[7:0]

TYPE1_EXP_ROM_BASE_REG ADDRESS 0x0038 RW
--PRAGMA BANKED RC
TYPE1_EXP_ROM_BASE_REG RESET_VALUE 0x00000000
	EXP_ROM_BASE_ADDRESS BIT[31:11]
	ROM_BAR_ENABLE BIT[0]

BRIDGE_CTRL_INT_PIN_INT_LINE_REG ADDRESS 0x003C RW
--PRAGMA BANKED RC
BRIDGE_CTRL_INT_PIN_INT_LINE_REG RESET_VALUE 0x00000000
	BRIDGE_CTRL_RESERV BIT[31:23]
	SBR BIT[22]
	MSTR_ABORT_MODE BIT[21]
	VGA_16B_DEC BIT[20]
	VGA_EN BIT[19]
	ISA_EN BIT[18]
	SERR_EN BIT[17]
	PERE BIT[16]
	INT_PIN BIT[15:8]
	INT_LINE BIT[7:0]

L1SUB_CAP_HEADER_REG ADDRESS 0x0150 RW
--PRAGMA BANKED RC
L1SUB_CAP_HEADER_REG RESET_VALUE 0x0001001E
	NEXT_OFFSET BIT[31:20]
	CAP_VERSION BIT[19:16]
	EXTENDED_CAP_ID BIT[15:0]

L1SUB_CAPABILITY_REG ADDRESS 0x0154 RW
--PRAGMA BANKED RC
L1SUB_CAPABILITY_REG RESET_VALUE 0x00000000
	PWR_ON_VALUE_SUPPORT BIT[23:19]
	PWR_ON_SCALE_SUPPORT BIT[17:16]
	COMM_MODE_SUPPORT BIT[15:8]
	L1_PMSUB_SUPPORT BIT[4]
	L1_1_ASPM_SUPPORT BIT[3]
	L1_2_ASPM_SUPPORT BIT[2]
	L1_1_PCIPM_SUPPORT BIT[1]
	L1_2_PCIPM_SUPPORT BIT[0]

L1SUB_CONTROL1_REG ADDRESS 0x0158 RW
--PRAGMA BANKED RC
L1SUB_CONTROL1_REG RESET_VALUE 0x00000000
	L1_2_TH_SCA BIT[31:29]
	L1_2_TH_VAL BIT[25:16]
	T_COMMON_MODE BIT[15:8]
	L1_1_ASPM_EN BIT[3]
	L1_2_ASPM_EN BIT[2]
	L1_1_PCIPM_EN BIT[1]
	L1_2_PCIPM_EN BIT[0]

L1SUB_CONTROL2_REG ADDRESS 0x015C RW
--PRAGMA BANKED RC
L1SUB_CONTROL2_REG RESET_VALUE 0x00000000
	T_POWER_ON_VALUE BIT[7:3]
	T_POWER_ON_SCALE BIT[1:0]

CAP_ID_NXT_PTR_REG ADDRESS 0x0040 RW
--PRAGMA BANKED RC
CAP_ID_NXT_PTR_REG RESET_VALUE 0x00000000
	PME_SUPPORT BIT[31:27]
	D2_SUPPORT BIT[26]
	D1_SUPPORT BIT[25]
	AUX_CURR BIT[24:22]
	DSI BIT[21]
	PME_CLK BIT[19]
	PM_SPEC_VER BIT[18:16]
	PM_NEXT_POINTER BIT[15:8]
	PM_CAP_ID BIT[7:0]

CON_STATUS_REG ADDRESS 0x0044 RW
--PRAGMA BANKED RC
CON_STATUS_REG RESET_VALUE 0x00000000
	DATA_REG_ADD_INFO BIT[31:24]
	BUS_PWR_CLK_CON_EN BIT[23]
	B2_B3_SUPPORT BIT[22]
	PME_STATUS BIT[15]
	DATA_SCALE BIT[14:13]
	DATA_SELECT BIT[12:9]
	PME_ENABLE BIT[8]
	NO_SOFT_RST BIT[3]
	POWER_STATE BIT[1:0]

PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG ADDRESS 0x0070 RW
--PRAGMA BANKED RC
PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG RESET_VALUE 0x00000000
	RSVD BIT[30]
	PCIE_INT_MSG_NUM BIT[29:25]
	PCIE_SLOT_IMP BIT[24]
	PCIE_DEV_PORT_TYPE BIT[23:20]
	PCIE_CAP_REG BIT[19:16]
	PCIE_CAP_NEXT_PTR BIT[15:8]
	PCIE_CAP_ID BIT[7:0]

DEVICE_CAPABILITIES_REG ADDRESS 0x0074 RW
--PRAGMA BANKED RC
DEVICE_CAPABILITIES_REG RESET_VALUE 0x00000000
	PCIE_CAP_FLR_CAP BIT[28]
	PCIE_CAP_ROLE_BASED_ERR_REPORT BIT[15]
	PCIE_CAP_EP_L1_ACCPT_LATENCY BIT[11:9]
	PCIE_CAP_EP_L0S_ACCPT_LATENCY BIT[8:6]
	PCIE_CAP_EXT_TAG_SUPP BIT[5]
	PCIE_CAP_PHANTOM_FUNC_SUPPORT BIT[4:3]
	PCIE_CAP_MAX_PAYLOAD_SIZE BIT[2:0]

DEVICE_CONTROL_DEVICE_STATUS ADDRESS 0x0078 RW
--PRAGMA BANKED RC
DEVICE_CONTROL_DEVICE_STATUS RESET_VALUE 0x00000000
	PCIE_CAP_TRANS_PENDING BIT[21]
	PCIE_CAP_AUX_POWER_DETECTED BIT[20]
	PCIE_CAP_UNSUPPORTED_REQ_DETECTED BIT[19]
	PCIE_CAP_FATAL_ERR_DETECTED BIT[18]
	PCIE_CAP_NON_FATAL_ERR_DETECTED BIT[17]
	PCIE_CAP_CORR_ERR_DETECTED BIT[16]
	PCIE_CAP_INITIATE_FLR BIT[15]
	PCIE_CAP_MAX_READ_REQ_SIZE BIT[14:12]
	PCIE_CAP_EN_NO_SNOOP BIT[11]
	PCIE_CAP_AUX_POWER_PM_EN BIT[10]
	PCIE_CAP_PHANTOM_FUNC_EN BIT[9]
	PCIE_CAP_EXT_TAG_EN BIT[8]
	PCIE_CAP_MAX_PAYLOAD_SIZE_CS BIT[7:5]
	PCIE_CAP_EN_REL_ORDER BIT[4]
	PCIE_CAP_UNSUPPORT_REQ_REP_EN BIT[3]
	PCIE_CAP_FATAL_ERR_REPORT_EN BIT[2]
	PCIE_CAP_NON_FATAL_ERR_REPORT_EN BIT[1]
	PCIE_CAP_CORR_ERR_REPORT_EN BIT[0]

LINK_CAPABILITIES_REG ADDRESS 0x007C RW
--PRAGMA BANKED RC
LINK_CAPABILITIES_REG RESET_VALUE 0x00000000
	PCIE_CAP_PORT_NUM BIT[31:24]
	PCIE_CAP_ASPM_OPT_COMPLIANCE BIT[22]
	PCIE_CAP_LINK_BW_NOT_CAP BIT[21]
	PCIE_CAP_DLL_ACTIVE_REP_CAP BIT[20]
	PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP BIT[19]
	PCIE_CAP_CLOCK_POWER_MAN BIT[18]
	PCIE_CAP_L1_EXIT_LATENCY BIT[17:15]
	PCIE_CAP_L0S_EXIT_LATENCY BIT[14:12]
	PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT BIT[11:10]
	PCIE_CAP_MAX_LINK_WIDTH BIT[9:4]
	PCIE_CAP_MAX_LINK_SPEED BIT[3:0]

LINK_CONTROL_LINK_STATUS_REG ADDRESS 0x0080 RW
--PRAGMA BANKED RC
LINK_CONTROL_LINK_STATUS_REG RESET_VALUE 0x00000000
	PCIE_CAP_LINK_AUOT_BW_STATUS BIT[31]
	PCIE_CAP_LINK_BW_MAN_STATUS BIT[30]
	PCIE_CAP_DLL_ACTIVE BIT[29]
	PCIE_CAP_SLOT_CLK_CONFIG BIT[28]
	PCIE_CAP_LINK_TRAINING BIT[27]
	PCIE_CAP_NEGO_LINK_WIDTH BIT[24:20]
	PCIE_CAP_LINK_SPEED BIT[19:16]
	PCIE_CAP_LINK_AUTO_BW_INT_EN BIT[11]
	PCIE_CAP_LINK_BW_MAN_INT_EN BIT[10]
	PCIE_CAP_EN_CLK_POWER_MAN BIT[8]
	PCIE_CAP_EXTENDED_SYNCH BIT[7]
	PCIE_CAP_COMMON_CLK_CONFIG BIT[6]
	PCIE_CAP_RETRAIN_LINK BIT[5]
	PCIE_CAP_LINK_DISABLE BIT[4]
	PCIE_CAP_RCB BIT[3]
	PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL BIT[1:0]

ROOT_CONTROL_ROOT_CAPABILITIES_REG ADDRESS 0x008C RW
--PRAGMA BANKED RC
ROOT_CONTROL_ROOT_CAPABILITIES_REG RESET_VALUE 0x00000000
	PCIE_CAP_CRS_SW_VISIBILITY BIT[16]
	PCIE_CAP_CRS_SW_VISIBILITY_EN BIT[4]
	PCIE_CAP_PME_INT_EN BIT[3]
	PCIE_CAP_SYS_ERR_ON_FATAL_ERR_EN BIT[2]
	PCIE_CAP_SYS_ERR_ON_NON_FATAL_ERR_EN BIT[1]
	PCIE_CAP_SYS_ERR_ON_CORR_ERR_EN BIT[0]

ROOT_STATUS_REG ADDRESS 0x0090 RW
--PRAGMA BANKED RC
ROOT_STATUS_REG RESET_VALUE 0x00000000
	PCIE_CAP_PME_PENDING BIT[17]
	PCIE_CAP_PME_STATUS BIT[16]
	PCIE_CAP_PME_REQ_ID BIT[15:0]

DEVICE_CAPABILITIES2_REG ADDRESS 0x0094 R
--PRAGMA BANKED RC
DEVICE_CAPABILITIES2_REG RESET_VALUE 0x00000000
	PCIE_CAP_OBFF_SUPPORT BIT[19:18]
	PCIE_CAP_TPH_CMPLT_SUPPORT_1 BIT[13]
	PCIE_CAP_TPH_CMPLT_SUPPORT_0 BIT[12]
	PCIE_CAP_LTR_SUPP BIT[11]
	PCIE_CAP_NO_RO_EN_PR2PR_PAR BIT[10]
	PCIE_CAP_128_CAS_CPL_SUPP BIT[9]
	PCIE_CAP_64_ATOMIC_CPL_SUPP BIT[8]
	PCIE_CAP_32_ATOMIC_CPL_SUPP BIT[7]
	PCIE_CAP_ATOMIC_ROUTING_SUPP BIT[6]
	PCIE_CAP_ARI_FORWARD_SUPPORT BIT[5]
	PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT BIT[4]
	PCIE_CAP_CPL_TIMEOUT_RANGE BIT[3:0]

DEVICE_CONTROL2_DEVICE_STATUS2_REG ADDRESS 0x0098 RW
--PRAGMA BANKED RC
DEVICE_CONTROL2_DEVICE_STATUS2_REG RESET_VALUE 0x00000000
	PCIE_CAP_LTR_EN BIT[10]
	PCIE_CAP_ARI_FORWARD_SUPPORT_CS BIT[5]
	PCIE_CAP_CPL_TIMEOUT_DISABLE BIT[4]
	PCIE_CAP_CPL_TIMEOUT_VALUE BIT[3:0]

LINK_CAPABILITIES2_REG ADDRESS 0x009C R
--PRAGMA BANKED RC
LINK_CAPABILITIES2_REG RESET_VALUE 0x00000000
	PCIE_CAP_CROSS_LINK_SUPPORT BIT[8]
	PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR BIT[7:1]

LINK_CONTROL2_LINK_STATUS2_REG ADDRESS 0x00A0 RW
--PRAGMA BANKED RC
LINK_CONTROL2_LINK_STATUS2_REG RESET_VALUE 0x00000000
	PCIE_CAP_LINK_EQ_REQ BIT[21]
	PCIE_CAP_EQ_CPL_P3 BIT[20]
	PCIE_CAP_EQ_CPL_P2 BIT[19]
	PCIE_CAP_EQ_CPL_P1 BIT[18]
	PCIE_CAP_EQ_CPL BIT[17]
	PCIE_CAP_CURR_DEEMPHASIS BIT[16]
	PCIE_CAP_COMPLIANCE_PRESET BIT[15:12]
	PCIE_CAP_COMPLIANCE_SOS BIT[11]
	PCIE_CAP_ENTER_MODIFIED_COMPLIANCE BIT[10]
	PCIE_CAP_TX_MARGIN BIT[9:7]
	PCIE_CAP_SEL_DEEMPHASIS BIT[6]
	PCIE_CAP_HW_AUTO_SPEED_DISABLE BIT[5]
	PCIE_CAP_ENTER_COMPLIANCE BIT[4]
	PCIE_CAP_TARGET_LINK_SPEED BIT[3:0]

AER_EXT_CAP_HDR_REG ADDRESS 0x0100 RW
--PRAGMA BANKED RC
AER_EXT_CAP_HDR_REG RESET_VALUE 0x14820001
	NEXT_OFFSET BIT[31:20]
	CAP_VERSION BIT[19:16]
	CAP_ID BIT[15:0]

UNCORR_ERR_STATUS_REG ADDRESS 0x0104 RW
--PRAGMA BANKED RC
UNCORR_ERR_STATUS_REG RESET_VALUE 0x00000000
	ATOMIC_EGRESS_BLOCKED_ERR_STATUS BIT[24]
	INTERNAL_ERR_STATUS BIT[22]
	UNSUPPORTED_REQ_ERR_STATUS BIT[20]
	ECRC_ERR_STATUS BIT[19]
	MALF_TLP_ERR_STATUS BIT[18]
	REC_OVERFLOW_ERR_STATUS BIT[17]
	UNEXP_CMPLT_ERR_STATUS BIT[16]
	CMPLT_ABORT_ERR_STATUS BIT[15]
	CMPLT_TIMEOUT_ERR_STATUS BIT[14]
	FC_PROTOCOL_ERR_STATUS BIT[13]
	POIS_TLP_ERR_STATUS BIT[12]
	SUR_DWN_ERR_STATUS BIT[5]
	DL_PROTOCOL_ERR_STATUS BIT[4]

UNCORR_ERR_MASK_REG ADDRESS 0x0108 RW
--PRAGMA BANKED RC
UNCORR_ERR_MASK_REG RESET_VALUE 0x00000000
	ATOMIC_EGRESS_BLOCKED_ERR_MASK BIT[24]
	INTERNAL_ERR_MASK BIT[22]
	UNSUPPORTED_REQ_ERR_MASK BIT[20]
	ECRC_ERR_MASK BIT[19]
	MALF_TLP_ERR_MASK BIT[18]
	REC_OVERFLOW_ERR_MASK BIT[17]
	UNEXP_CMPLT_ERR_MASK BIT[16]
	CMPLT_ABORT_ERR_MASK BIT[15]
	CMPLT_TIMEOUT_ERR_MASK BIT[14]
	FC_PROTOCOL_ERR_MASK BIT[13]
	POIS_TLP_ERR_MASK BIT[12]
	SUR_DWN_ERR_MASK BIT[5]
	DL_PROTOCOL_ERR_MASK BIT[4]

UNCORR_ERR_SEV_REG ADDRESS 0x010C RW
--PRAGMA BANKED RC
UNCORR_ERR_SEV_REG RESET_VALUE 0x00000000
	ATOMIC_EGRESS_BLOCKED_ERR_SEVERITY BIT[24]
	INTERNAL_ERR_SEVERITY BIT[22]
	UNSUPPORTED_REQ_ERR_SEVERITY BIT[20]
	ECRC_ERR_SEVERITY BIT[19]
	MALF_TLP_ERR_SEVERITY BIT[18]
	REC_OVERFLOW_ERR_SEVERITY BIT[17]
	UNEXP_CMPLT_ERR_SEVERITY BIT[16]
	CMPLT_ABORT_ERR_SEVERITY BIT[15]
	CMPLT_TIMEOUT_ERR_SEVERITY BIT[14]
	FC_PROTOCOL_ERR_SEVERITY BIT[13]
	POIS_TLP_ERR_SEVERITY BIT[12]
	SUR_DWN_ERR_SEVERITY BIT[5]
	DL_PROTOCOL_ERR_SEVERITY BIT[4]

CORR_ERR_STATUS_REG ADDRESS 0x0110 RW
--PRAGMA BANKED RC
CORR_ERR_STATUS_REG RESET_VALUE 0x00000000
	CORRECTED_INT_ERR_STATUS BIT[14]
	ADVISORY_NON_FATAL_ERR_STATUS BIT[13]
	RPL_TIMER_TIMEOUT_STATUS BIT[12]
	REPLAY_NO_ROLEOVER_STATUS BIT[8]
	BAD_DLLP_STATUS BIT[7]
	BAD_TLP_STATUS BIT[6]
	RX_ERR_STATUS BIT[0]

CORR_ERR_MASK_REG ADDRESS 0x0114 RW
--PRAGMA BANKED RC
CORR_ERR_MASK_REG RESET_VALUE 0x00000000
	CORRECTED_INT_ERR_MASK BIT[14]
	ADVISORY_NON_FATAL_ERR_MASK BIT[13]
	RPL_TIMER_TIMEOUT_MASK BIT[12]
	REPLAY_NO_ROLEOVER_MASK BIT[8]
	BAD_DLLP_MASK BIT[7]
	BAD_TLP_MASK BIT[6]
	RX_ERR_MASK BIT[0]

ADV_ERR_CAP_CTRL_REG ADDRESS 0x0118 RW
--PRAGMA BANKED RC
ADV_ERR_CAP_CTRL_REG RESET_VALUE 0x00000000
	ECRC_CHECK_EN BIT[8]
	ECRC_CHECK_CAP BIT[7]
	ECRC_GEN_EN BIT[6]
	ECRC_GEN_CAP BIT[5]
	FIRST_ERR_POINTER BIT[4:0]

HDR_LOG_REG_0 ADDRESS 0x011C R
--PRAGMA BANKED RC
HDR_LOG_REG_0 RESET_VALUE 0x00000000
	FIRST_DWORD BIT[31:0]

HDR_LOG_REG_1 ADDRESS 0x0120 R
--PRAGMA BANKED RC
HDR_LOG_REG_1 RESET_VALUE 0x00000000
	SECOND_DWORD BIT[31:0]

HDR_LOG_REG_2 ADDRESS 0x0124 R
--PRAGMA BANKED RC
HDR_LOG_REG_2 RESET_VALUE 0x00000000
	THIRD_DWORD BIT[31:0]

HDR_LOG_REG_3 ADDRESS 0x0128 R
--PRAGMA BANKED RC
HDR_LOG_REG_3 RESET_VALUE 0x00000000
	FOURTH_DWORD BIT[31:0]

ROOT_ERR_CMD_REG ADDRESS 0x012C RW
--PRAGMA BANKED RC
ROOT_ERR_CMD_REG RESET_VALUE 0x00000000
	FATAL_ERR_REPORTING_EN BIT[2]
	NON_FATAL_ERR_REPORTING_EN BIT[1]
	CORR_ERR_REPORTING_EN BIT[0]

ROOT_ERR_STATUS_REG ADDRESS 0x0130 RW
--PRAGMA BANKED RC
ROOT_ERR_STATUS_REG RESET_VALUE 0x00000000
	ADV_ERR_INT_MSG_NUM BIT[31:27]
	FATAL_ERR_MSG_RX BIT[6]
	NON_FATAL_ERR_MSG_RX BIT[5]
	FIRST_UNCORR_FATAL BIT[4]
	MUL_ERR_FATAL_NON_FATAL_RX BIT[3]
	ERR_FATAL_NON_FATAL_RX BIT[2]
	MUL_ERR_COR_RX BIT[1]
	ERR_COR_RX BIT[0]

ERR_SRC_ID_REG ADDRESS 0x0134 R
--PRAGMA BANKED RC
ERR_SRC_ID_REG RESET_VALUE 0x00000000
	ERR_FATAL_NON_FATAL_SOURCE_ID BIT[31:16]
	ERR_COR_SOURCE_ID BIT[15:0]

TLP_PREFIX_LOG_REG ADDRESS 0x0138 RW
--PRAGMA BANKED RC
TLP_PREFIX_LOG_REG RESET_VALUE 0x00000000
	TLP_PREFIX_LOG_REG BIT[31:0]

PCI_MSI_CAP_ID_NEXT_CTRL_REG ADDRESS 0x0050 RW
--PRAGMA BANKED RC
PCI_MSI_CAP_ID_NEXT_CTRL_REG RESET_VALUE 0x00000000
	PCI_PVM_SUPPORT BIT[24]
	PCI_MSI_64_BIT_ADDR_CAP BIT[23]
	PCI_MSI_MULTIPLE_MSG_EN BIT[22:20]
	PCI_MSI_MULTIPLE_MSG_CAP BIT[19:17]
	PCI_MSI_ENABLE BIT[16]
	PCI_MSI_CAP_NEXT_OFFSET BIT[15:8]
	PCI_MSI_CAP_ID BIT[7:0]

MSI_LOWER_32 ADDRESS 0x0054 RW
--PRAGMA BANKED RC
MSI_LOWER_32 RESET_VALUE 0x00000000
	PCI_MSI_LOWER_32 BIT[31:2]

MSI_UPPER_32 ADDRESS 0x0058 RW
--PRAGMA BANKED RC
MSI_UPPER_32 RESET_VALUE 0x00000000
	PCI_MSI_UPPER_32 BIT[31:0]

MSI_DATA_REG ADDRESS 0x005C RW
--PRAGMA BANKED RC
MSI_DATA_REG RESET_VALUE 0x00000000
	MSI_DATA_REG BIT[31:0]

MSI_MASK_REG ADDRESS 0x0060 RW
--PRAGMA BANKED RC
MSI_MASK_REG RESET_VALUE 0x00000000
	MSI_MASK_REG BIT[31:0]

MSI_PENDING_BIT_REG ADDRESS 0x0064 R
--PRAGMA BANKED RC
MSI_PENDING_BIT_REG RESET_VALUE 0x00000000
	PCI_MSI_PENDING_BIT BIT[31:0]

LTR_CAP_HDR_REG ADDRESS 0x0148 RW
--PRAGMA BANKED RC
LTR_CAP_HDR_REG RESET_VALUE 0x15010018
	NEXT_OFFSET BIT[31:20]
	CAP_VERSION BIT[19:16]
	CAP_ID BIT[15:0]

LTR_LATENCY_REG ADDRESS 0x014C RW
--PRAGMA BANKED RC
LTR_LATENCY_REG RESET_VALUE 0x00000000
	MAX_NO_SNOOP_LAT_SCALE BIT[28:26]
	MAX_NO_SNOOP_LAT BIT[25:16]
	MAX_SNOOP_LAT_SCALE BIT[12:10]
	MAX_SNOOP_LAT BIT[9:0]

ACK_LATENCY_TIMER ADDRESS 0x0700 RW
--PRAGMA BANKED RC
ACK_LATENCY_TIMER RESET_VALUE 0x18460817
	REPLAY_TIME_LIMIT BIT[31:16]
	ROUND_TRIP_LATENCY_TIME_LIMIT BIT[15:0]

VENDOR_SPEC_DLLP_REG ADDRESS 0x0704 RW
--PRAGMA BANKED RC
VENDOR_SPEC_DLLP_REG RESET_VALUE 0xFFFFFFFF
	VENDOR_SPEC_DLLP BIT[31:0]

PORT_FORCE_REG ADDRESS 0x0708 RW
--PRAGMA BANKED RC
PORT_FORCE_REG RESET_VALUE 0x00000000
	CPL_SENT_COUNT BIT[31:24]
	LINK_STATE BIT[21:16]
	FORCED_LTSSM BIT[11:8]
	LINK_NUM BIT[7:0]

ACK_F_ASPM_CTRL_REG ADDRESS 0x070C RW
--PRAGMA BANKED RC
ACK_F_ASPM_CTRL_REG RESET_VALUE 0x00000000
	ENTER_ASPM BIT[30]
	L1_ENTRANCE_LATENCY BIT[29:27]
	L0_ENTRANCE_LATENCY BIT[26:24]
	COMMON_CLK_N_FTS BIT[23:16]
	ACK_N_FTS BIT[15:8]
	ACK_FREQ BIT[7:0]

PORT_LINK_CTRL_REG ADDRESS 0x0710 RW
--PRAGMA BANKED RC
PORT_LINK_CTRL_REG RESET_VALUE 0x00030120
	TRANSMIT_LANE_REVERSALE_ENABLE BIT[27]
	EXTENDED_SYNCH BIT[26]
	CORRUPT_LCRC_ENABLE BIT[25]
	BEACON_ENABLE BIT[24]
	LINK_CAPABLE BIT[21:16]
	LINK_RATE BIT[11:8]
	FAST_LINK_MODE BIT[7]
	LINK_DISABLE BIT[6]
	DLL_LINK_EN BIT[5]
	RESET_ASSERT BIT[3]
	LOOPBACK_ENABLE BIT[2]
	SCRAMBLE_DISABLE BIT[1]
	VENDOR_SPECIFIC_DLLP_REQ BIT[0]

LANE_SKEW_REG ADDRESS 0x0714 RW
--PRAGMA BANKED RC
LANE_SKEW_REG RESET_VALUE 0x00000000
	DISABLE_LANE_TO_LANE_DESKEW BIT[31]
	ACK_NAK_DISABLE BIT[25]
	FLOW_CTRL_DISABLE BIT[24]
	INSERT_LANE_SKEW BIT[23:0]

TIMER_CTRL_MAX_FUNC_NUM ADDRESS 0x0718 RW
--PRAGMA BANKED RC
TIMER_CTRL_MAX_FUNC_NUM RESET_VALUE 0x00000000
	UPDATE_FREQ_TIMER BIT[28:24]
	TIMER_MOD_ACK_NAK BIT[23:19]
	TIMER_MOD_REPLAY_TIMER BIT[18:14]
	MAX_FUNC_NUM BIT[7:0]

SYMBOL_TIMER_FILTER_1_REG ADDRESS 0x071C RW
--PRAGMA BANKED RC
SYMBOL_TIMER_FILTER_1_REG RESET_VALUE 0x00000140
	MASK_RADM_1 BIT[31:16]
	DISABLE_FC_WD_TIMER BIT[15]
	EIDLE_TIMER BIT[14:11]
	SKP_INT_VAL BIT[10:0]

FILTER_MASK_REG_2 ADDRESS 0x0720 RW
--PRAGMA BANKED RC
FILTER_MASK_REG_2 RESET_VALUE 0x00000000
	MASK_RADM_2 BIT[31:0]

AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_REG ADDRESS 0x0724 RW
--PRAGMA BANKED RC
AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_REG RESET_VALUE 0x00000000
	IB_OB_RD_SPLIT_BURST_EN BIT[1:0]

DEBUG_REG_0 ADDRESS 0x0728 R
--PRAGMA BANKED RC
DEBUG_REG_0 RESET_VALUE 0x00000000
	DEB_REG_0 BIT[31:0]

DEBUG_REG_1 ADDRESS 0x072C R
--PRAGMA BANKED RC
DEBUG_REG_1 RESET_VALUE 0x00000000
	DEB_REG_1 BIT[31:0]

TX_P_FC_CREDIT_STATUS ADDRESS 0x0730 R
--PRAGMA BANKED RC
TX_P_FC_CREDIT_STATUS RESET_VALUE 0x00000000
	TX_P_HEADER_FC_CREDIT BIT[19:12]
	TX_P_DATA_FC_CREDIT BIT[11:0]

TX_NP_FC_CREDIT_STATUS ADDRESS 0x0734 R
--PRAGMA BANKED RC
TX_NP_FC_CREDIT_STATUS RESET_VALUE 0x00000000
	TX_NP_HEADER_FC_CREDIT BIT[19:12]
	TX_NP_DATA_FC_CREDIT BIT[11:0]

TX_CPL_FC_CREDIT_STATUS ADDRESS 0x0738 R
--PRAGMA BANKED RC
TX_CPL_FC_CREDIT_STATUS RESET_VALUE 0x00000000
	TX_CPL_HEADER_FC_CREDIT BIT[19:12]
	TX_CPL_DATA_FC_CREDIT BIT[11:0]

Q_STATUS ADDRESS 0x073C RW
--PRAGMA BANKED RC
Q_STATUS RESET_VALUE 0x00000000
	TIMER_MOD_FLOW_CONTROL_EN BIT[31]
	TIMER_MOD_FLOW_CONTROL BIT[28:16]
	RX_QUEUE_NON_EMPTY BIT[2]
	TX_RETRY_BUFFER_NE BIT[1]
	RX_TLP_FC_CREDIT_NON_RETURN BIT[0]

VC_TX_ARBI_REG_1 ADDRESS 0x0740 R
--PRAGMA BANKED RC
VC_TX_ARBI_REG_1 RESET_VALUE 0x0000000F
	WRR_WEIGHT_VC_3 BIT[31:24]
	WRR_WEIGHT_VC_2 BIT[23:16]
	WRR_WEIGHT_VC_1 BIT[15:8]
	WRR_WEIGHT_VC_0 BIT[7:0]

VC_TX_ARBI_REG_2 ADDRESS 0x0744 R
--PRAGMA BANKED RC
VC_TX_ARBI_REG_2 RESET_VALUE 0x00000000
	WRR_WEIGHT_VC_7 BIT[31:24]
	WRR_WEIGHT_VC_6 BIT[23:16]
	WRR_WEIGHT_VC_5 BIT[15:8]
	WRR_WEIGHT_VC_4 BIT[7:0]

VC0_P_RX_Q_CTRL ADDRESS 0x0748 RW
--PRAGMA BANKED RC
VC0_P_RX_Q_CTRL RESET_VALUE 0x0021001E
	VC_ORDERING_RX_Q BIT[31]
	TLP_TYPE_ORDERING_VC0 BIT[30]
	VC0_P_TLP_Q_MODE BIT[23:21]
	VC0_P_HEADER_CREDIT BIT[19:12]
	VC0_P_DATA_CREDIT BIT[11:0]

VC0_NP_RX_Q_CTRL ADDRESS 0x074C RW
--PRAGMA BANKED RC
VC0_NP_RX_Q_CTRL RESET_VALUE 0x00210007
	VC0_NP_TLP_Q_MODE BIT[23:21]
	VC0_NP_HEADER_CREDIT BIT[19:12]
	VC0_NP_DATA_CREDIT BIT[11:0]

VC0_CPL_RX_Q_CTRL ADDRESS 0x0750 RW
--PRAGMA BANKED RC
VC0_CPL_RX_Q_CTRL RESET_VALUE 0x00800000
	VC0_CPL_TLP_Q_MODE BIT[23:21]
	VC0_CPL_HEADER_CREDIT BIT[19:12]
	VC0_CPL_DATA_CREDIT BIT[11:0]

VC1_P_RX_Q_CTRL ADDRESS 0x0754 RW
--PRAGMA BANKED RC
VC1_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC1_P_RX_Q_CTRL BIT[31:0]

VC1_NP_RX_Q_CTRL ADDRESS 0x0758 RW
--PRAGMA BANKED RC
VC1_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC1_NP_RX_Q_CTRL BIT[31:0]

VC1_CPL_RX_Q_CTRL ADDRESS 0x075C RW
--PRAGMA BANKED RC
VC1_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC1_CPL_RX_Q_CTRL BIT[31:0]

VC2_P_RX_Q_CTRL ADDRESS 0x0760 RW
--PRAGMA BANKED RC
VC2_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC2_P_RX_Q_CTRL BIT[31:0]

VC2_NP_RX_Q_CTRL ADDRESS 0x0764 RW
--PRAGMA BANKED RC
VC2_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC2_NP_RX_Q_CTRL BIT[31:0]

VC2_CPL_RX_Q_CTRL ADDRESS 0x0768 RW
--PRAGMA BANKED RC
VC2_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC2_CPL_RX_Q_CTRL BIT[31:0]

VC3_P_RX_Q_CTRL ADDRESS 0x076C RW
--PRAGMA BANKED RC
VC3_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC3_P_RX_Q_CTRL BIT[31:0]

VC3_NP_RX_Q_CTRL ADDRESS 0x0770 RW
--PRAGMA BANKED RC
VC3_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC3_NP_RX_Q_CTRL BIT[31:0]

VC3_CPL_RX_Q_CTRL ADDRESS 0x0774 RW
--PRAGMA BANKED RC
VC3_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC3_CPL_RX_Q_CTRL BIT[31:0]

VC4_P_RX_Q_CTRL ADDRESS 0x0778 RW
--PRAGMA BANKED RC
VC4_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC4_P_RX_Q_CTRL BIT[31:0]

VC4_NP_RX_Q_CTRL ADDRESS 0x077C RW
--PRAGMA BANKED RC
VC4_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC4_NP_RX_Q_CTRL BIT[31:0]

VC4_CPL_RX_Q_CTRL ADDRESS 0x0780 RW
--PRAGMA BANKED RC
VC4_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC4_CPL_RX_Q_CTRL BIT[31:0]

VC5_P_RX_Q_CTRL ADDRESS 0x0784 RW
--PRAGMA BANKED RC
VC5_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC5_P_RX_Q_CTRL BIT[31:0]

VC5_NP_RX_Q_CTRL ADDRESS 0x0788 RW
--PRAGMA BANKED RC
VC5_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC5_NP_RX_Q_CTRL BIT[31:0]

VC5_CPL_RX_Q_CTRL ADDRESS 0x078C RW
--PRAGMA BANKED RC
VC5_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC5_CPL_RX_Q_CTRL BIT[31:0]

VC6_P_RX_Q_CTRL ADDRESS 0x0790 RW
--PRAGMA BANKED RC
VC6_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC6_P_RX_Q_CTRL BIT[31:0]

VC6_NP_RX_Q_CTRL ADDRESS 0x0794 RW
--PRAGMA BANKED RC
VC6_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC6_NP_RX_Q_CTRL BIT[31:0]

VC6_CPL_RX_Q_CTRL ADDRESS 0x0798 RW
--PRAGMA BANKED RC
VC6_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC6_CPL_RX_Q_CTRL BIT[31:0]

VC7_P_RX_Q_CTRL ADDRESS 0x079C RW
--PRAGMA BANKED RC
VC7_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC7_P_RX_Q_CTRL BIT[31:0]

VC7_NP_RX_Q_CTRL ADDRESS 0x07A0 RW
--PRAGMA BANKED RC
VC7_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC7_NP_RX_Q_CTRL BIT[31:0]

VC7_CPL_RX_Q_CTRL ADDRESS 0x07A4 RW
--PRAGMA BANKED RC
VC7_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC7_CPL_RX_Q_CTRL BIT[31:0]

GEN2_CTRL_REG ADDRESS 0x080C RW
--PRAGMA BANKED RC
GEN2_CTRL_REG RESET_VALUE 0x00000000
	SEL_DEEMPHASIS BIT[20]
	CONFIG_TX_COMP_RX BIT[19]
	CONFIG_PHY_TX_CHANGE BIT[18]
	DIRECT_SPEED_CHANGE BIT[17]
	NUM_OF_LANES BIT[16:8]
	FAST_TRAINING_SEQ BIT[7:0]

PHY_STATUS_REG ADDRESS 0x0810 R
--PRAGMA BANKED RC
PHY_STATUS_REG RESET_VALUE 0x00000000
	PHY_STATUS BIT[31:0]

PHY_CONTROL_REG ADDRESS 0x0814 RW
--PRAGMA BANKED RC
PHY_CONTROL_REG RESET_VALUE 0x00000000
	PHY_CONTROL BIT[31:0]

AXI_MASTER_CTRL_REG_0 ADDRESS 0x0818 R
--PRAGMA BANKED RC
AXI_MASTER_CTRL_REG_0 RESET_VALUE 0x00000000
	REMOTE_MAX_BRIDGE_TAG BIT[15:8]
	REMOTE_READ_REQ_SIZE BIT[2:0]

AXI_MASTER_CTRL_REG_1 ADDRESS 0x081C R
--PRAGMA BANKED RC
AXI_MASTER_CTRL_REG_1 RESET_VALUE 0x00000000
	RESIZE_MASTER_RESPONSE BIT[0]

MSI_CTRL_ADDR_REG ADDRESS 0x0820 RW
--PRAGMA BANKED RC
MSI_CTRL_ADDR_REG RESET_VALUE 0x00000000
	MSI_CTRL_ADDR BIT[31:0]

MSI_CTRL_UPPER_ADDR_REG ADDRESS 0x0824 RW
--PRAGMA BANKED RC
MSI_CTRL_UPPER_ADDR_REG RESET_VALUE 0x00000000
	MSI_CTRL_UPPER_ADDR BIT[31:0]

MSI_CTRL_INT_0_EN_REG ADDRESS 0x0828 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_0_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_0_EN BIT[31:0]

MSI_CTRL_INT_0_MASK_REG ADDRESS 0x082C RW
--PRAGMA BANKED RC
MSI_CTRL_INT_0_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_0_MASK BIT[31:0]

MSI_CTRL_INT_0_STATUS_REG ADDRESS 0x0830 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_0_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_0_STATUS BIT[31:0]

MSI_CTRL_INT_1_EN_REG ADDRESS 0x0834 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_1_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_1_EN BIT[31:0]

MSI_CTRL_INT_1_MASK_REG ADDRESS 0x0838 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_1_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_1_MASK BIT[31:0]

MSI_CTRL_INT_1_STATUS_REG ADDRESS 0x083C RW
--PRAGMA BANKED RC
MSI_CTRL_INT_1_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_1_STATUS BIT[31:0]

MSI_CTRL_INT_2_EN_REG ADDRESS 0x0840 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_2_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_2_EN BIT[31:0]

MSI_CTRL_INT_2_MASK_REG ADDRESS 0x0844 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_2_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_2_MASK BIT[31:0]

MSI_CTRL_INT_2_STATUS_REG ADDRESS 0x0848 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_2_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_2_STATUS BIT[31:0]

MSI_CTRL_INT_3_EN_REG ADDRESS 0x084C RW
--PRAGMA BANKED RC
MSI_CTRL_INT_3_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_3_EN BIT[31:0]

MSI_CTRL_INT_3_MASK_REG ADDRESS 0x0850 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_3_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_3_MASK BIT[31:0]

MSI_CTRL_INT_3_STATUS_REG ADDRESS 0x0854 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_3_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_3_STATUS BIT[31:0]

MSI_CTRL_INT_4_EN_REG ADDRESS 0x0858 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_4_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_4_EN BIT[31:0]

MSI_CTRL_INT_4_MASK_REG ADDRESS 0x085C RW
--PRAGMA BANKED RC
MSI_CTRL_INT_4_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_4_MASK BIT[31:0]

MSI_CTRL_INT_4_STATUS_REG ADDRESS 0x0860 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_4_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_4_STATUS BIT[31:0]

MSI_CTRL_INT_5_EN_REG ADDRESS 0x0864 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_5_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_5_EN BIT[31:0]

MSI_CTRL_INT_5_MASK_REG ADDRESS 0x0868 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_5_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_5_MASK BIT[31:0]

MSI_CTRL_INT_5_STATUS_REG ADDRESS 0x086C RW
--PRAGMA BANKED RC
MSI_CTRL_INT_5_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_5_STATUS BIT[31:0]

MSI_CTRL_INT_6_EN_REG ADDRESS 0x0870 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_6_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_6_EN BIT[31:0]

MSI_CTRL_INT_6_MASK_REG ADDRESS 0x0874 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_6_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_6_MASK BIT[31:0]

MSI_CTRL_INT_6_STATUS_REG ADDRESS 0x0878 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_6_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_6_STATUS BIT[31:0]

MSI_CTRL_INT_7_EN_REG ADDRESS 0x087C RW
--PRAGMA BANKED RC
MSI_CTRL_INT_7_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_7_EN BIT[31:0]

MSI_CTRL_INT_7_MASK_REG ADDRESS 0x0880 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_7_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_7_MASK BIT[31:0]

MSI_CTRL_INT_7_STATUS_REG ADDRESS 0x0884 RW
--PRAGMA BANKED RC
MSI_CTRL_INT_7_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_7_STATUS BIT[31:0]

MSI_GPIO_IO_REG ADDRESS 0x0888 RW
--PRAGMA BANKED RC
MSI_GPIO_IO_REG RESET_VALUE 0x00000000
	MSI_GPIO_REG BIT[31:0]

GEN3_RELATED_REG ADDRESS 0x0890 RW
--PRAGMA BANKED RC
GEN3_RELATED_REG RESET_VALUE 0x00000000
	GEN3_RELATED_REG BIT[31:0]

GEN3_EQ_LOCAL_FS_LF_REG ADDRESS 0x0894 RW
--PRAGMA BANKED RC
GEN3_EQ_LOCAL_FS_LF_REG RESET_VALUE 0x00000000
	GEN3_EQ_LOCAL_FS_LF_REG BIT[31:0]

GEN3_EQ_PSET_COEF_MAP_0 ADDRESS 0x0898 RW
--PRAGMA BANKED RC
GEN3_EQ_PSET_COEF_MAP_0 RESET_VALUE 0x00000000
	GEN3_EQ_PSET_COEF_MAP_0 BIT[31:0]

GEN3_EQ_PSET_INDEX_REG ADDRESS 0x089C RW
--PRAGMA BANKED RC
GEN3_EQ_PSET_INDEX_REG RESET_VALUE 0x00000000
	GEN3_EQ_PSET_INDEX_REG BIT[31:0]

DUMMY_TYPE1_PF_HIDDEN_REG ADDRESS 0x08A0 RW
--PRAGMA BANKED RC
DUMMY_TYPE1_PF_HIDDEN_REG RESET_VALUE 0x00000000
	PF_HIDDEN_REG BIT[31:0]

GEN3_EQ_COEFF_LEGALITY_STATUS_REG ADDRESS 0x08A4 RW
--PRAGMA BANKED RC
GEN3_EQ_COEFF_LEGALITY_STATUS_REG RESET_VALUE 0x00000000
	GEN3_EQ_COEFF_LEGALITY_STATUS_REG BIT[31:0]

GEN3_EQ_CONTROL_REG ADDRESS 0x08A8 RW
--PRAGMA BANKED RC
GEN3_EQ_CONTROL_REG RESET_VALUE 0x00000000
	GEN3_EQ_CONTROL_REG BIT[31:0]

GEN3_EQ_FB_MODE_DIR_CHANGE_REG ADDRESS 0x08AC RW
--PRAGMA BANKED RC
GEN3_EQ_FB_MODE_DIR_CHANGE_REG RESET_VALUE 0x00000000
	GEN3_EQ_FB_MODE_DIR_CHANGE_REG BIT[31:0]

PIPE_LOOPBACK_CONTROL ADDRESS 0x08B8 RW
--PRAGMA BANKED RC
PIPE_LOOPBACK_CONTROL RESET_VALUE 0x00000000
	PIPE_LOOPBACK BIT[31]
	RXSTATUS_VALUE BIT[26:24]
	RXSTATUS_LANE BIT[21:16]
	LPBK_RXVALID BIT[15:0]

MISC_CONTROL_1_REG ADDRESS 0x08BC RW
--PRAGMA BANKED RC
MISC_CONTROL_1_REG RESET_VALUE 0x00000000
	DBI_RO_WR_EN BIT[0]

AMBA_ERROR_RESPONSE_DEFAULT_REG ADDRESS 0x08D0 RW
--PRAGMA BANKED RC
AMBA_ERROR_RESPONSE_DEFAULT_REG RESET_VALUE 0x00000000
	AMBA_ERROR_RESPONSE_DEFAULT BIT[3:0]

AMBA_LINK_TIMEOUT_REG ADDRESS 0x08D4 RW
--PRAGMA BANKED RC
AMBA_LINK_TIMEOUT_REG RESET_VALUE 0x00000000
	LINK_TIMEOUT_ENABLE_DEFAULT BIT[8]
	LINK_TIMEOUT_PERIOD_DEFAULT BIT[7:0]

AMBA_ORDERING_CTRL_OFF ADDRESS 0x08D8 RW
--PRAGMA BANKED RC
AMBA_ORDERING_CTRL_OFF RESET_VALUE 0x00000000
	RSVDP_1 BIT[31:1]
	AX_MSTR_NP_PASS_P BIT[0]

PL_LAST_REG ADDRESS 0x08FC RW
--PRAGMA BANKED RC
PL_LAST_REG RESET_VALUE 0x00000000
	PL_LAST_REG BIT[31:0]

IATU_VIEWPORT_REG ADDRESS 0x0900 RW
--PRAGMA BANKED RC
IATU_VIEWPORT_REG RESET_VALUE 0x00000000
	REGION_DIR BIT[31]
	VP_RSVD BIT[30:5]
	REGION_INDEX BIT[4:0]

PL_IATU_REGION_CTRL_REG_1_OUTBOUND_0 ADDRESS 0x0904 RW
--PRAGMA BANKED RC
PL_IATU_REGION_CTRL_REG_1_OUTBOUND_0 RESET_VALUE 0x00000000
	FUNC_NUM BIT[24:20]
	AT BIT[17:16]
	ATTR BIT[10:9]
	TD BIT[8]
	TC BIT[7:5]
	TYPE BIT[4:0]

PL_IATU_REGION_CTRL_REG_2_OUTBOUND_0 ADDRESS 0x0908 RW
--PRAGMA BANKED RC
PL_IATU_REGION_CTRL_REG_2_OUTBOUND_0 RESET_VALUE 0x00000000
	REGION_EN BIT[31]
	MATCH_MODE BIT[30]
	INVERT_MODE BIT[29]
	CFG_SHIFT_MODE BIT[28]
	DMA_BYPASSS_MODE BIT[27]
	RESP_CODE BIT[25:24]
	MC_MATCH_EN BIT[21]
	VF_MATCH_EN BIT[20]
	FUNC_BYPASS BIT[19]
	AT_MATCH_EN BIT[18]
	ATTR_MATCH_EN BIT[16]
	TD_MATCH_EN BIT[15]
	TC_MATCH_EN BIT[14]
	BAR_NUMBER BIT[10:8]
	MSG_CODE BIT[7:0]

PL_IATU_LWR_BASE_ADDR_REG_OUTBOUND_0 ADDRESS 0x090C RW
--PRAGMA BANKED RC
PL_IATU_LWR_BASE_ADDR_REG_OUTBOUND_0 RESET_VALUE 0x00000000
	LWR_BASE_RW BIT[31:12]
	LWR_BASE_HW BIT[11:0]

PL_IATU_UPPER_BASE_ADDR_REG_OUTBOUND_0 ADDRESS 0x0910 RW
--PRAGMA BANKED RC
PL_IATU_UPPER_BASE_ADDR_REG_OUTBOUND_0 RESET_VALUE 0x00000000
	UPPER_BASE_RW BIT[31:0]

PL_IATU_LIMIT_ADDR_REG_OUTBOUND_0 ADDRESS 0x0914 RW
--PRAGMA BANKED RC
PL_IATU_LIMIT_ADDR_REG_OUTBOUND_0 RESET_VALUE 0x00000000
	LIMIT_ADDR_HW BIT[31:0]

PL_IATU_LWR_TARGET_ADDR_REG_OUTBOUND_0 ADDRESS 0x0918 RW
--PRAGMA BANKED RC
PL_IATU_LWR_TARGET_ADDR_REG_OUTBOUND_0 RESET_VALUE 0x00000000
	LWR_TARGET_RW BIT[31:12]
	LWR_TARGET_HW BIT[11:0]

PL_IATU_UPPER_TARGET_ADDR_REG_OUTBOUND_0 ADDRESS 0x091C RW
--PRAGMA BANKED RC
PL_IATU_UPPER_TARGET_ADDR_REG_OUTBOUND_0 RESET_VALUE 0x00000000
	UPPER_TARGET_RW BIT[31:0]

PL_IATU_REGION_CTRL_REG_3_OUTBOUND_0 ADDRESS 0x0920 RW
--PRAGMA BANKED RC
PL_IATU_REGION_CTRL_REG_3_OUTBOUND_0 RESET_VALUE 0x00000000
	VF_ACTIVE BIT[31]
	VF_NUMBER BIT[0]

DMA_CTRL_REG ADDRESS 0x0978 R
--PRAGMA BANKED RC
DMA_CTRL_REG RESET_VALUE 0x00000000
	NUM_DMA_RD_CHAN BIT[19:16]
	NUM_DMA_WR_CHAN BIT[3:0]

DMA_WRITE_ENGINE_EN ADDRESS 0x097C RW
--PRAGMA BANKED RC
DMA_WRITE_ENGINE_EN RESET_VALUE 0x00000000
	DMA_WRITE_ENGINE BIT[0]

DMA_WRITE_DOORBELL_REG ADDRESS 0x0980 RW
--PRAGMA BANKED RC
DMA_WRITE_DOORBELL_REG RESET_VALUE 0x00000000
	WR_STOP BIT[31]
	WR_DOORBELL_NUM BIT[2:0]

DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_REG ADDRESS 0x0988 RW
--PRAGMA BANKED RC
DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_REG RESET_VALUE 0x00000000
	WRITE_CHANNEL3_WEIGHT BIT[19:15]
	WRITE_CHANNEL2_WEIGHT BIT[14:10]
	WRITE_CHANNEL1_WEIGHT BIT[9:5]
	WRITE_CHANNEL0_WEIGHT BIT[4:0]

DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_REG ADDRESS 0x098C RW
--PRAGMA BANKED RC
DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_REG RESET_VALUE 0x00000000
	WRITE_CHANNEL7_WEIGHT BIT[19:15]
	WRITE_CHANNEL6_WEIGHT BIT[14:10]
	WRITE_CHANNEL5_WEIGHT BIT[9:5]
	WRITE_CHANNEL4_WEIGHT BIT[4:0]

DMA_WRITE_P_REQ_TIMER_REG ADDRESS 0x0998 RW
--PRAGMA BANKED RC
DMA_WRITE_P_REQ_TIMER_REG RESET_VALUE 0x00000000
	DMA_WR_P_TIMER_DISABLE BIT[15]
	DMA_WR_P_TIMER_LIMIT BIT[11:0]

DMA_READ_ENGINE_EN ADDRESS 0x099C RW
--PRAGMA BANKED RC
DMA_READ_ENGINE_EN RESET_VALUE 0x00000000
	DMA_READ_ENGINE BIT[0]

DMA_READ_DOORBELL_REG ADDRESS 0x09A0 RW
--PRAGMA BANKED RC
DMA_READ_DOORBELL_REG RESET_VALUE 0x00000000
	RD_STOP BIT[31]
	RD_DOORBELL_NUM BIT[2:0]

DMA_READ_CHANNEL_ARB_WEIGHT_LOW_REG ADDRESS 0x09A8 RW
--PRAGMA BANKED RC
DMA_READ_CHANNEL_ARB_WEIGHT_LOW_REG RESET_VALUE 0x00000000
	READ_CHANNEL3_WEIGHT BIT[19:15]
	READ_CHANNEL2_WEIGHT BIT[14:10]
	READ_CHANNEL1_WEIGHT BIT[9:5]
	READ_CHANNEL0_WEIGHT BIT[4:0]

DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_REG ADDRESS 0x09AC RW
--PRAGMA BANKED RC
DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_REG RESET_VALUE 0x00000000
	READ_CHANNEL7_WEIGHT BIT[19:15]
	READ_CHANNEL6_WEIGHT BIT[14:10]
	READ_CHANNEL5_WEIGHT BIT[9:5]
	READ_CHANNEL4_WEIGHT BIT[4:0]

DMA_WRITE_INT_STATUS_REG ADDRESS 0x09BC RW
--PRAGMA BANKED RC
DMA_WRITE_INT_STATUS_REG RESET_VALUE 0x00000000
	WR_ABORT_INT_STATUS BIT[23:16]
	WR_DONE_INT_STATUS BIT[7:0]

DMA_WRITE_INT_MASK_REG ADDRESS 0x09C4 RW
--PRAGMA BANKED RC
DMA_WRITE_INT_MASK_REG RESET_VALUE 0x00000000
	WR_ABORT_INT_MASK BIT[16]
	WR_DONE_INT_MASK BIT[0]

DMA_WRITE_INT_CLEAR_REG ADDRESS 0x09C8 W
--PRAGMA BANKED RC
DMA_WRITE_INT_CLEAR_REG RESET_VALUE 0x00000000
	WR_ABORT_INT_CLEAR BIT[16]
	WR_DONE_INT_CLEAR BIT[0]

DMA_WRITE_ERR_STATUS_REG ADDRESS 0x09CC R
--PRAGMA BANKED RC
DMA_WRITE_ERR_STATUS_REG RESET_VALUE 0x00000000
	LINKLIST_ELEMENT_FETCH_ERR_DETECT BIT[16]
	APP_READ_ERR_DETECT BIT[0]

DMA_WRITE_DONE_IMWR_LOW_REG ADDRESS 0x09D0 RW
--PRAGMA BANKED RC
DMA_WRITE_DONE_IMWR_LOW_REG RESET_VALUE 0x00000000
	DMA_WRITE_DONE_LOW_REG BIT[31:0]

DMA_WRITE_DONE_IMWR_HIGH_REG ADDRESS 0x09D4 RW
--PRAGMA BANKED RC
DMA_WRITE_DONE_IMWR_HIGH_REG RESET_VALUE 0x00000000
	DMA_WRITE_DONE_HIGH_REG BIT[31:0]

DMA_WRITE_ABORT_IMWR_LOW_REG ADDRESS 0x09D8 RW
--PRAGMA BANKED RC
DMA_WRITE_ABORT_IMWR_LOW_REG RESET_VALUE 0x00000000
	DMA_WRITE_ABORT_LOW_REG BIT[31:0]

DMA_WRITE_ABORT_IMWR_HIGH_REG ADDRESS 0x09DC RW
--PRAGMA BANKED RC
DMA_WRITE_ABORT_IMWR_HIGH_REG RESET_VALUE 0x00000000
	DMA_WRITE_ABORT_HIGH_REG BIT[31:0]

DMA_WRITE_CH01_IMWR_DATA_REG ADDRESS 0x09E0 RW
--PRAGMA BANKED RC
DMA_WRITE_CH01_IMWR_DATA_REG RESET_VALUE 0x00000000
	WR_CHANNEL_0_DATA BIT[15:0]

DMA_WRITE_LINKED_LIST_ERR_EN_REG ADDRESS 0x0A00 RW
--PRAGMA BANKED RC
DMA_WRITE_LINKED_LIST_ERR_EN_REG RESET_VALUE 0x00000000
	WR_CHANNEL_LLLAIE BIT[16]
	WR_CHANNEL_LLRAIE BIT[0]

DMA_READ_INT_STATUS_REG ADDRESS 0x0A10 R
--PRAGMA BANKED RC
DMA_READ_INT_STATUS_REG RESET_VALUE 0x00000000
	RD_ABORT_INT_STATUS BIT[16]
	RD_DONE_INT_STATUS BIT[0]

DMA_READ_INT_MASK_REG ADDRESS 0x0A18 RW
--PRAGMA BANKED RC
DMA_READ_INT_MASK_REG RESET_VALUE 0x00000000
	RD_ABORT_INT_MASK BIT[16]
	RD_DONE_INT_MASK BIT[0]

DMA_READ_INT_CLEAR_REG ADDRESS 0x0A1C W
--PRAGMA BANKED RC
DMA_READ_INT_CLEAR_REG RESET_VALUE 0x00000000
	RD_ABORT_INT_CLEAR BIT[16]
	RD_DONE_INT_CLEAR BIT[0]

DMA_READ_ERR_STATUS_LOW_REG ADDRESS 0x0A24 R
--PRAGMA BANKED RC
DMA_READ_ERR_STATUS_LOW_REG RESET_VALUE 0x00000000
	LINK_LIST_ELEMENT_FETCH_ERR_DETECT BIT[16]
	APP_WR_ERR_DETECT BIT[0]

DMA_READ_ERR_STATUS_HIGH_REG ADDRESS 0x0A28 R
--PRAGMA BANKED RC
DMA_READ_ERR_STATUS_HIGH_REG RESET_VALUE 0x00000000
	DATA_POISIONING BIT[24]
	CPL_TIMEOUT BIT[16]
	CPL_ABORT BIT[9]
	UNSUPPORTED_REQ BIT[0]

DMA_READ_LINKED_LIST_ERR_EN_REG ADDRESS 0x0A34 RW
--PRAGMA BANKED RC
DMA_READ_LINKED_LIST_ERR_EN_REG RESET_VALUE 0x00000000
	RD_CHANNEL_LLLAIE BIT[16]
	RD_CHANNEL_LLRAIE BIT[0]

DMA_READ_DONE_IMWR_LOW_REG ADDRESS 0x0A3C RW
--PRAGMA BANKED RC
DMA_READ_DONE_IMWR_LOW_REG RESET_VALUE 0x00000000
	DMA_READ_DONE_LOW_REG BIT[31:0]

DMA_READ_DONE_IMWR_HIGH_REG ADDRESS 0x0A40 RW
--PRAGMA BANKED RC
DMA_READ_DONE_IMWR_HIGH_REG RESET_VALUE 0x00000000
	DMA_READ_DONE_HIGH_REG BIT[31:0]

DMA_READ_ABORT_IMWR_LOW_REG ADDRESS 0x0A44 RW
--PRAGMA BANKED RC
DMA_READ_ABORT_IMWR_LOW_REG RESET_VALUE 0x00000000
	DMA_READ_ABORT_LOW_REG BIT[31:0]

DMA_READ_ABORT_IMWR_HIGH_REG ADDRESS 0x0A48 RW
--PRAGMA BANKED RC
DMA_READ_ABORT_IMWR_HIGH_REG RESET_VALUE 0x00000000
	DMA_READ_ABORT_HIGH_REG BIT[31:0]

DMA_READ_CH01_IMWR_DATA_REG ADDRESS 0x0A4C RW
--PRAGMA BANKED RC
DMA_READ_CH01_IMWR_DATA_REG RESET_VALUE 0x00000000
	RD_CHANNEL_0_DATA BIT[15:0]

DMA_VIEWPORT_SEL_REG ADDRESS 0x0A6C RW
--PRAGMA BANKED RC
DMA_VIEWPORT_SEL_REG RESET_VALUE 0x00000000
	CHANNEL_DIR BIT[31]
	CHANNEL_NUM BIT[2:0]

DMA_CH_CONTROL1_REG_WRCH_0 ADDRESS 0x0A70 RW
--PRAGMA BANKED RC
DMA_CH_CONTROL1_REG_WRCH_0 RESET_VALUE 0x00000000
	DMA_AT BIT[31:30]
	DMA_TC BIT[29:27]
	DMA_TD BIT[26]
	DMA_RO BIT[25]
	NS BIT[24]
	DMA_FUNC_NUM BIT[16:12]
	LLE BIT[9]
	CCS BIT[8]
	CS BIT[6:5]
	RIE BIT[4]
	LIE BIT[3]
	LLP BIT[2]
	TCB BIT[1]
	CB BIT[0]

DMA_CH_CONTROL2_REG_WRCH_0 ADDRESS 0x0A74 RW
--PRAGMA BANKED RC
DMA_CH_CONTROL2_REG_WRCH_0 RESET_VALUE 0x00000000
	DMA_VF BIT[8:1]
	DMA_VF_EN BIT[0]

DMA_TRANSFER_SIZE_REG_WRCH_0 ADDRESS 0x0A78 RW
--PRAGMA BANKED RC
DMA_TRANSFER_SIZE_REG_WRCH_0 RESET_VALUE 0x00000000
	DMA_TRANSFER_SIZE BIT[31:0]

DMA_SAR_LOW_REG_WRCH_0 ADDRESS 0x0A7C RW
--PRAGMA BANKED RC
DMA_SAR_LOW_REG_WRCH_0 RESET_VALUE 0x00000000
	SRC_ADDR_REG_LOW BIT[31:0]

DMA_SAR_HIGH_REG_WRCH_0 ADDRESS 0x0A80 RW
--PRAGMA BANKED RC
DMA_SAR_HIGH_REG_WRCH_0 RESET_VALUE 0x00000000
	SRC_ADDR_REG_HIGH BIT[31:0]

DMA_DAR_LOW_REG_WRCH_0 ADDRESS 0x0A84 RW
--PRAGMA BANKED RC
DMA_DAR_LOW_REG_WRCH_0 RESET_VALUE 0x00000000
	SRC_ADDR_REG_LOW BIT[31:0]

DMA_DAR_HIGH_REG_WRCH_0 ADDRESS 0x0A88 RW
--PRAGMA BANKED RC
DMA_DAR_HIGH_REG_WRCH_0 RESET_VALUE 0x00000000
	SRC_ADDR_REG_HIGH BIT[31:0]

DMA_LLP_LOW_REG_WRCH_0 ADDRESS 0x0A8C RW
--PRAGMA BANKED RC
DMA_LLP_LOW_REG_WRCH_0 RESET_VALUE 0x00000000
	LLP_LOW BIT[31:0]

DMA_LLP_HIGH_REG_WRCH_0 ADDRESS 0x0A90 RW
--PRAGMA BANKED RC
DMA_LLP_HIGH_REG_WRCH_0 RESET_VALUE 0x00000000
	LLP_HIGH BIT[31:0]

PL_LTR_LATENCY_REG ADDRESS 0x0B30 RW
--PRAGMA BANKED RC
PL_LTR_LATENCY_REG RESET_VALUE 0x00000000
	NO_SNOOP_LATENCY_REQUIRE BIT[31]
	NO_SNOOP_LATENCY_SCALE BIT[28:26]
	NO_SNOOP_LATENCY_VALUE BIT[25:16]
	SNOOP_LATENCY_REQUIRE BIT[15]
	SNOOP_LATENCY_SCALE BIT[12:10]
	SNOOP_LATENCY_VALUE BIT[9:0]

AUX_CLK_FREQ_REG ADDRESS 0x0B40 RW
--PRAGMA BANKED RC
AUX_CLK_FREQ_REG RESET_VALUE 0x00000000
	AUX_CLK_FREQ BIT[9:0]

L1_SUBSTATES_REG ADDRESS 0x0B44 RW
--PRAGMA BANKED RC
L1_SUBSTATES_REG RESET_VALUE 0x00000000
	L1SUB_T_PCLKACK BIT[7:6]
	L1SUB_T_L1_2 BIT[5:2]
	L1SUB_T_POWER_OFF BIT[1:0]

TYPE0_DEVICE_ID_VENDOR_ID_REG_1 ADDRESS 0x0000 RW
--PRAGMA BANKED EP
TYPE0_DEVICE_ID_VENDOR_ID_REG_1 RESET_VALUE 0x030117CB
	PCI_TYPE0_DEVICE_ID BIT[31:16]
	PCI_TYPE0_VENDOR_ID BIT[15:0]

TYPE0_STATUS_COMMAND_REG_1 ADDRESS 0x0004 RW
--PRAGMA BANKED EP
TYPE0_STATUS_COMMAND_REG_1 RESET_VALUE 0x00000000
	DETECTED_PARITY_ERR BIT[31]
	SIGNALED_SYS_ERR BIT[30]
	RCVD_MASTER_ABORT BIT[29]
	RCVD_TARGET_ABORT BIT[28]
	SIGNALED_TARGET_ABORT BIT[27]
	DEV_SEL_TIMING BIT[26:25]
	MASTER_DPE BIT[24]
	FAST_B2B_CAP BIT[23]
	FAST_66MHZ_CAP BIT[21]
	CAP_LIST BIT[20]
	INT_STATUS BIT[19]
	PCI_TYPE_RESERV BIT[16:11]
	PCI_TYPE0_INT_EN BIT[10]
	PCI_TYPE0_SERREN BIT[8]
	PCI_TYPE_IDSEL_STEPPING BIT[7]
	PCI_TYPE0_PARITY_ERR_EN BIT[6]
	PCI_TYPE_VGA_PALETTE_SNOOP BIT[5]
	PCI_TYPE_MWI_ENABLE BIT[4]
	PCI_TYPE0_SPECIAL_CYCLE_OPERATION BIT[3]
	PCI_TYPE0_BUS_MASTER_EN BIT[2]
	PCI_TYPE0_MEM_SPACE_EN BIT[1]
	PCI_TYPE0_IO_EN BIT[0]

TYPE0_CLASS_CODE_REVISION_ID_1 ADDRESS 0x0008 RW
--PRAGMA BANKED EP
TYPE0_CLASS_CODE_REVISION_ID_1 RESET_VALUE 0xFF000000
	BASE_CLASS_CODE BIT[31:24]
	SUBCLASS_CODE BIT[23:16]
	PROGRAM_INTERFACE BIT[15:8]
	REVISION_ID BIT[7:0]

TYPE0_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_1 ADDRESS 0x000C RW
--PRAGMA BANKED EP
TYPE0_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_1 RESET_VALUE 0x00800000
	BIST BIT[31:24]
	MULTI_FUNC BIT[23]
	HEADER_TYPE BIT[22:16]
	LATENCY_MASTER_TIMER BIT[15:8]
	CACHE_LINE_SIZE BIT[7:0]

TYPE0_BAR0_REG_1 ADDRESS 0x0010 RW
--PRAGMA BANKED EP
TYPE0_BAR0_REG_1 RESET_VALUE 0x00000000
	BAR0_START BIT[31:4]
	BAR0_PREFETCH BIT[3]
	BAR0_TYPE BIT[2:1]
	BAR0_MEM_IO BIT[0]

TYPE0_BAR1_REG_1 ADDRESS 0x0014 RW
--PRAGMA BANKED EP
TYPE0_BAR1_REG_1 RESET_VALUE 0x00000000
	BAR1_START BIT[31:4]
	BAR1_PREFETCH BIT[3]
	BAR1_TYPE BIT[2:1]
	BAR1_MEM_IO BIT[0]

TYPE0_BAR2_REG_1 ADDRESS 0x0018 RW
--PRAGMA BANKED EP
TYPE0_BAR2_REG_1 RESET_VALUE 0x00000000
	BAR2_START BIT[31:4]
	BAR2_PREFETCH BIT[3]
	BAR2_TYPE BIT[2:1]
	BAR2_MEM_IO BIT[0]

TYPE0_BAR3_REG_1 ADDRESS 0x001C RW
--PRAGMA BANKED EP
TYPE0_BAR3_REG_1 RESET_VALUE 0x00000000
	BAR3_START BIT[31:4]
	BAR3_PREFETCH BIT[3]
	BAR3_TYPE BIT[2:1]
	BAR3_MEM_IO BIT[0]

TYPE0_BAR4_REG_1 ADDRESS 0x0020 RW
--PRAGMA BANKED EP
TYPE0_BAR4_REG_1 RESET_VALUE 0x00000000
	BAR4_START BIT[31:4]
	BAR4_PREFETCH BIT[3]
	BAR4_TYPE BIT[2:1]
	BAR4_MEM_IO BIT[0]

TYPE0_BAR5_REG_1 ADDRESS 0x0024 RW
--PRAGMA BANKED EP
TYPE0_BAR5_REG_1 RESET_VALUE 0x00000000
	BAR5_START BIT[31:4]
	BAR5_PREFETCH BIT[3]
	BAR5_TYPE BIT[2:1]
	BAR5_MEM_IO BIT[0]

TYPE0_CARDBUS_CIS_PTR_REG_1 ADDRESS 0x0028 RW
--PRAGMA BANKED EP
TYPE0_CARDBUS_CIS_PTR_REG_1 RESET_VALUE 0x00000000
	CARDBUS_CIS_POINTER BIT[31:0]

TYPE0_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_1 ADDRESS 0x002C RW
--PRAGMA BANKED EP
TYPE0_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_1 RESET_VALUE 0x030117CB
	SUBSYS_DEV_ID BIT[31:16]
	SUBSYS_VENDOR_ID BIT[15:0]

TYPE0_EXP_ROM_BASE_ADDR_REG_1 ADDRESS 0x0030 RW
--PRAGMA BANKED EP
TYPE0_EXP_ROM_BASE_ADDR_REG_1 RESET_VALUE 0x00000000
	EXP_ROM_BASE_ADDRESS BIT[31:11]
	ROM_BAR_ENABLE BIT[0]

TYPE0_PCI_CAP_PTR_REG_1 ADDRESS 0x0034 RW
--PRAGMA BANKED EP
TYPE0_PCI_CAP_PTR_REG_1 RESET_VALUE 0x00000000
	CAP_POINTER BIT[7:0]

TYPE0_DUMMY_TYPE1_EXP_ROM_BASE_REG ADDRESS 0x0038 RW
--PRAGMA BANKED EP
TYPE0_DUMMY_TYPE1_EXP_ROM_BASE_REG RESET_VALUE 0x00000000
	EXP_ROM_BASE_ADDRESS BIT[31:11]
	ROM_BAR_ENABLE BIT[0]

TYPE0_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_1 ADDRESS 0x003C RW
--PRAGMA BANKED EP
TYPE0_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_1 RESET_VALUE 0x00000000
	INT_PIN BIT[15:8]
	INT_LINE BIT[7:0]

TYPE0_L1SUB_CAP_HEADER_REG_1 ADDRESS 0x0150 RW
--PRAGMA BANKED EP
TYPE0_L1SUB_CAP_HEADER_REG_1 RESET_VALUE 0x0001001E
	NEXT_OFFSET BIT[31:20]
	CAP_VERSION BIT[19:16]
	EXTENDED_CAP_ID BIT[15:0]

TYPE0_L1SUB_CAPABILITY_REG_1 ADDRESS 0x0154 RW
--PRAGMA BANKED EP
TYPE0_L1SUB_CAPABILITY_REG_1 RESET_VALUE 0x00000000
	PWR_ON_VALUE_SUPPORT BIT[23:19]
	PWR_ON_SCALE_SUPPORT BIT[17:16]
	COMM_MODE_SUPPORT BIT[15:8]
	L1_PMSUB_SUPPORT BIT[4]
	L1_1_ASPM_SUPPORT BIT[3]
	L1_2_ASPM_SUPPORT BIT[2]
	L1_1_PCIPM_SUPPORT BIT[1]
	L1_2_PCIPM_SUPPORT BIT[0]

TYPE0_L1SUB_CONTROL1_REG_1 ADDRESS 0x0158 RW
--PRAGMA BANKED EP
TYPE0_L1SUB_CONTROL1_REG_1 RESET_VALUE 0x00000000
	L1_2_TH_SCA BIT[31:29]
	L1_2_TH_VAL BIT[25:16]
	T_COMMON_MODE BIT[15:8]
	L1_1_ASPM_EN BIT[3]
	L1_2_ASPM_EN BIT[2]
	L1_1_PCIPM_EN BIT[1]
	L1_2_PCIPM_EN BIT[0]

TYPE0_L1SUB_CONTROL2_REG_1 ADDRESS 0x015C RW
--PRAGMA BANKED EP
TYPE0_L1SUB_CONTROL2_REG_1 RESET_VALUE 0x00000000
	T_POWER_ON_VALUE BIT[7:3]
	T_POWER_ON_SCALE BIT[1:0]

TYPE0_CAP_ID_NXT_PTR_REG_1 ADDRESS 0x0040 RW
--PRAGMA BANKED EP
TYPE0_CAP_ID_NXT_PTR_REG_1 RESET_VALUE 0x00000000
	PME_SUPPORT BIT[31:27]
	D2_SUPPORT BIT[26]
	D1_SUPPORT BIT[25]
	AUX_CURR BIT[24:22]
	DSI BIT[21]
	PME_CLK BIT[19]
	PM_SPEC_VER BIT[18:16]
	PM_NEXT_POINTER BIT[15:8]
	PM_CAP_ID BIT[7:0]

TYPE0_CON_STATUS_REG_1 ADDRESS 0x0044 RW
--PRAGMA BANKED EP
TYPE0_CON_STATUS_REG_1 RESET_VALUE 0x00000000
	DATA_REG_ADD_INFO BIT[31:24]
	BUS_PWR_CLK_CON_EN BIT[23]
	B2_B3_SUPPORT BIT[22]
	PME_STATUS BIT[15]
	DATA_SCALE BIT[14:13]
	DATA_SELECT BIT[12:9]
	PME_ENABLE BIT[8]
	NO_SOFT_RST BIT[3]
	POWER_STATE BIT[1:0]

TYPE0_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_1 ADDRESS 0x0070 RW
--PRAGMA BANKED EP
TYPE0_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_1 RESET_VALUE 0x00000000
	RSVD BIT[30]
	PCIE_INT_MSG_NUM BIT[29:25]
	PCIE_SLOT_IMP BIT[24]
	PCIE_DEV_PORT_TYPE BIT[23:20]
	PCIE_CAP_REG BIT[19:16]
	PCIE_CAP_NEXT_PTR BIT[15:8]
	PCIE_CAP_ID BIT[7:0]

TYPE0_DEVICE_CAPABILITIES_REG_1 ADDRESS 0x0074 RW
--PRAGMA BANKED EP
TYPE0_DEVICE_CAPABILITIES_REG_1 RESET_VALUE 0x00000000
	PCIE_CAP_FLR_CAP BIT[28]
	PCIE_CAP_ROLE_BASED_ERR_REPORT BIT[15]
	PCIE_CAP_EP_L1_ACCPT_LATENCY BIT[11:9]
	PCIE_CAP_EP_L0S_ACCPT_LATENCY BIT[8:6]
	PCIE_CAP_EXT_TAG_SUPP BIT[5]
	PCIE_CAP_PHANTOM_FUNC_SUPPORT BIT[4:3]
	PCIE_CAP_MAX_PAYLOAD_SIZE BIT[2:0]

TYPE0_DEVICE_CONTROL_DEVICE_STATUS_1 ADDRESS 0x0078 RW
--PRAGMA BANKED EP
TYPE0_DEVICE_CONTROL_DEVICE_STATUS_1 RESET_VALUE 0x00000000
	PCIE_CAP_TRANS_PENDING BIT[21]
	PCIE_CAP_AUX_POWER_DETECTED BIT[20]
	PCIE_CAP_UNSUPPORTED_REQ_DETECTED BIT[19]
	PCIE_CAP_FATAL_ERR_DETECTED BIT[18]
	PCIE_CAP_NON_FATAL_ERR_DETECTED BIT[17]
	PCIE_CAP_CORR_ERR_DETECTED BIT[16]
	PCIE_CAP_INITIATE_FLR BIT[15]
	PCIE_CAP_MAX_READ_REQ_SIZE BIT[14:12]
	PCIE_CAP_EN_NO_SNOOP BIT[11]
	PCIE_CAP_AUX_POWER_PM_EN BIT[10]
	PCIE_CAP_PHANTOM_FUNC_EN BIT[9]
	PCIE_CAP_EXT_TAG_EN BIT[8]
	PCIE_CAP_MAX_PAYLOAD_SIZE_CS BIT[7:5]
	PCIE_CAP_EN_REL_ORDER BIT[4]
	PCIE_CAP_UNSUPPORT_REQ_REP_EN BIT[3]
	PCIE_CAP_FATAL_ERR_REPORT_EN BIT[2]
	PCIE_CAP_NON_FATAL_ERR_REPORT_EN BIT[1]
	PCIE_CAP_CORR_ERR_REPORT_EN BIT[0]

TYPE0_LINK_CAPABILITIES_REG_1 ADDRESS 0x007C RW
--PRAGMA BANKED EP
TYPE0_LINK_CAPABILITIES_REG_1 RESET_VALUE 0x00000000
	PCIE_CAP_PORT_NUM BIT[31:24]
	PCIE_CAP_ASPM_OPT_COMPLIANCE BIT[22]
	PCIE_CAP_LINK_BW_NOT_CAP BIT[21]
	PCIE_CAP_DLL_ACTIVE_REP_CAP BIT[20]
	PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP BIT[19]
	PCIE_CAP_CLOCK_POWER_MAN BIT[18]
	PCIE_CAP_L1_EXIT_LATENCY BIT[17:15]
	PCIE_CAP_L0S_EXIT_LATENCY BIT[14:12]
	PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT BIT[11:10]
	PCIE_CAP_MAX_LINK_WIDTH BIT[9:4]
	PCIE_CAP_MAX_LINK_SPEED BIT[3:0]

TYPE0_LINK_CONTROL_LINK_STATUS_REG_1 ADDRESS 0x0080 RW
--PRAGMA BANKED EP
TYPE0_LINK_CONTROL_LINK_STATUS_REG_1 RESET_VALUE 0x00000000
	PCIE_CAP_LINK_AUOT_BW_STATUS BIT[31]
	PCIE_CAP_LINK_BW_MAN_STATUS BIT[30]
	PCIE_CAP_DLL_ACTIVE BIT[29]
	PCIE_CAP_SLOT_CLK_CONFIG BIT[28]
	PCIE_CAP_LINK_TRAINING BIT[27]
	PCIE_CAP_NEGO_LINK_WIDTH BIT[24:20]
	PCIE_CAP_LINK_SPEED BIT[19:16]
	PCIE_CAP_LINK_AUTO_BW_INT_EN BIT[11]
	PCIE_CAP_LINK_BW_MAN_INT_EN BIT[10]
	PCIE_CAP_EN_CLK_POWER_MAN BIT[8]
	PCIE_CAP_EXTENDED_SYNCH BIT[7]
	PCIE_CAP_COMMON_CLK_CONFIG BIT[6]
	PCIE_CAP_RETRAIN_LINK BIT[5]
	PCIE_CAP_LINK_DISABLE BIT[4]
	PCIE_CAP_RCB BIT[3]
	PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL BIT[1:0]

TYPE0_DEVICE_CAPABILITIES2_REG_1 ADDRESS 0x0094 R
--PRAGMA BANKED EP
TYPE0_DEVICE_CAPABILITIES2_REG_1 RESET_VALUE 0x00000000
	PCIE_CAP_OBFF_SUPPORT BIT[19:18]
	PCIE_CAP_TPH_CMPLT_SUPPORT_1 BIT[13]
	PCIE_CAP_TPH_CMPLT_SUPPORT_0 BIT[12]
	PCIE_CAP_LTR_SUPP BIT[11]
	PCIE_CAP_NO_RO_EN_PR2PR_PAR BIT[10]
	PCIE_CAP_128_CAS_CPL_SUPP BIT[9]
	PCIE_CAP_64_ATOMIC_CPL_SUPP BIT[8]
	PCIE_CAP_32_ATOMIC_CPL_SUPP BIT[7]
	PCIE_CAP_ATOMIC_ROUTING_SUPP BIT[6]
	PCIE_CAP_ARI_FORWARD_SUPPORT BIT[5]
	PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT BIT[4]
	PCIE_CAP_CPL_TIMEOUT_RANGE BIT[3:0]

TYPE0_DUMMY_ROOT_CONTROL_ROOT_CAPABILITIES_REG ADDRESS 0x008C RW
--PRAGMA BANKED EP
TYPE0_DUMMY_ROOT_CONTROL_ROOT_CAPABILITIES_REG RESET_VALUE 0x00000000
	PCIE_CAP_CRS_SW_VISIBILITY BIT[16]
	PCIE_CAP_CRS_SW_VISIBILITY_EN BIT[4]
	PCIE_CAP_PME_INT_EN BIT[3]
	PCIE_CAP_SYS_ERR_ON_FATAL_ERR_EN BIT[2]
	PCIE_CAP_SYS_ERR_ON_NON_FATAL_ERR_EN BIT[1]
	PCIE_CAP_SYS_ERR_ON_CORR_ERR_EN BIT[0]

TYPE0_DUMMY_ROOT_STATUS_REG ADDRESS 0x0090 RW
--PRAGMA BANKED EP
TYPE0_DUMMY_ROOT_STATUS_REG RESET_VALUE 0x00000000
	PCIE_CAP_PME_PENDING BIT[17]
	PCIE_CAP_PME_STATUS BIT[16]
	PCIE_CAP_PME_REQ_ID BIT[15:0]

TYPE0_DEVICE_CONTROL2_DEVICE_STATUS2_REG_1 ADDRESS 0x0098 RW
--PRAGMA BANKED EP
TYPE0_DEVICE_CONTROL2_DEVICE_STATUS2_REG_1 RESET_VALUE 0x00000000
	PCIE_CAP_LTR_EN BIT[10]
	PCIE_CAP_ARI_FORWARD_SUPPORT_CS BIT[5]
	PCIE_CAP_CPL_TIMEOUT_DISABLE BIT[4]
	PCIE_CAP_CPL_TIMEOUT_VALUE BIT[3:0]

TYPE0_LINK_CAPABILITIES2_REG_1 ADDRESS 0x009C R
--PRAGMA BANKED EP
TYPE0_LINK_CAPABILITIES2_REG_1 RESET_VALUE 0x00000000
	PCIE_CAP_CROSS_LINK_SUPPORT BIT[8]
	PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR BIT[7:1]

TYPE0_LINK_CONTROL2_LINK_STATUS2_REG_1 ADDRESS 0x00A0 RW
--PRAGMA BANKED EP
TYPE0_LINK_CONTROL2_LINK_STATUS2_REG_1 RESET_VALUE 0x00000000
	PCIE_CAP_LINK_EQ_REQ BIT[21]
	PCIE_CAP_EQ_CPL_P3 BIT[20]
	PCIE_CAP_EQ_CPL_P2 BIT[19]
	PCIE_CAP_EQ_CPL_P1 BIT[18]
	PCIE_CAP_EQ_CPL BIT[17]
	PCIE_CAP_CURR_DEEMPHASIS BIT[16]
	PCIE_CAP_COMPLIANCE_PRESET BIT[15:12]
	PCIE_CAP_COMPLIANCE_SOS BIT[11]
	PCIE_CAP_ENTER_MODIFIED_COMPLIANCE BIT[10]
	PCIE_CAP_TX_MARGIN BIT[9:7]
	PCIE_CAP_SEL_DEEMPHASIS BIT[6]
	PCIE_CAP_HW_AUTO_SPEED_DISABLE BIT[5]
	PCIE_CAP_ENTER_COMPLIANCE BIT[4]
	PCIE_CAP_TARGET_LINK_SPEED BIT[3:0]

TYPE0_AER_EXT_CAP_HDR_REG_1 ADDRESS 0x0100 RW
--PRAGMA BANKED EP
TYPE0_AER_EXT_CAP_HDR_REG_1 RESET_VALUE 0x14820001
	NEXT_OFFSET BIT[31:20]
	CAP_VERSION BIT[19:16]
	CAP_ID BIT[15:0]

TYPE0_UNCORR_ERR_STATUS_REG_1 ADDRESS 0x0104 RW
--PRAGMA BANKED EP
TYPE0_UNCORR_ERR_STATUS_REG_1 RESET_VALUE 0x00000000
	ATOMIC_EGRESS_BLOCKED_ERR_STATUS BIT[24]
	INTERNAL_ERR_STATUS BIT[22]
	UNSUPPORTED_REQ_ERR_STATUS BIT[20]
	ECRC_ERR_STATUS BIT[19]
	MALF_TLP_ERR_STATUS BIT[18]
	REC_OVERFLOW_ERR_STATUS BIT[17]
	UNEXP_CMPLT_ERR_STATUS BIT[16]
	CMPLT_ABORT_ERR_STATUS BIT[15]
	CMPLT_TIMEOUT_ERR_STATUS BIT[14]
	FC_PROTOCOL_ERR_STATUS BIT[13]
	POIS_TLP_ERR_STATUS BIT[12]
	SUR_DWN_ERR_STATUS BIT[5]
	DL_PROTOCOL_ERR_STATUS BIT[4]

TYPE0_UNCORR_ERR_MASK_REG_1 ADDRESS 0x0108 RW
--PRAGMA BANKED EP
TYPE0_UNCORR_ERR_MASK_REG_1 RESET_VALUE 0x00000000
	ATOMIC_EGRESS_BLOCKED_ERR_MASK BIT[24]
	INTERNAL_ERR_MASK BIT[22]
	UNSUPPORTED_REQ_ERR_MASK BIT[20]
	ECRC_ERR_MASK BIT[19]
	MALF_TLP_ERR_MASK BIT[18]
	REC_OVERFLOW_ERR_MASK BIT[17]
	UNEXP_CMPLT_ERR_MASK BIT[16]
	CMPLT_ABORT_ERR_MASK BIT[15]
	CMPLT_TIMEOUT_ERR_MASK BIT[14]
	FC_PROTOCOL_ERR_MASK BIT[13]
	POIS_TLP_ERR_MASK BIT[12]
	SUR_DWN_ERR_MASK BIT[5]
	DL_PROTOCOL_ERR_MASK BIT[4]

TYPE0_UNCORR_ERR_SEV_REG_1 ADDRESS 0x010C RW
--PRAGMA BANKED EP
TYPE0_UNCORR_ERR_SEV_REG_1 RESET_VALUE 0x00000000
	ATOMIC_EGRESS_BLOCKED_ERR_SEVERITY BIT[24]
	INTERNAL_ERR_SEVERITY BIT[22]
	UNSUPPORTED_REQ_ERR_SEVERITY BIT[20]
	ECRC_ERR_SEVERITY BIT[19]
	MALF_TLP_ERR_SEVERITY BIT[18]
	REC_OVERFLOW_ERR_SEVERITY BIT[17]
	UNEXP_CMPLT_ERR_SEVERITY BIT[16]
	CMPLT_ABORT_ERR_SEVERITY BIT[15]
	CMPLT_TIMEOUT_ERR_SEVERITY BIT[14]
	FC_PROTOCOL_ERR_SEVERITY BIT[13]
	POIS_TLP_ERR_SEVERITY BIT[12]
	SUR_DWN_ERR_SEVERITY BIT[5]
	DL_PROTOCOL_ERR_SEVERITY BIT[4]

TYPE0_CORR_ERR_STATUS_REG_1 ADDRESS 0x0110 RW
--PRAGMA BANKED EP
TYPE0_CORR_ERR_STATUS_REG_1 RESET_VALUE 0x00000000
	CORRECTED_INT_ERR_STATUS BIT[14]
	ADVISORY_NON_FATAL_ERR_STATUS BIT[13]
	RPL_TIMER_TIMEOUT_STATUS BIT[12]
	REPLAY_NO_ROLEOVER_STATUS BIT[8]
	BAD_DLLP_STATUS BIT[7]
	BAD_TLP_STATUS BIT[6]
	RX_ERR_STATUS BIT[0]

TYPE0_CORR_ERR_MASK_REG_1 ADDRESS 0x0114 RW
--PRAGMA BANKED EP
TYPE0_CORR_ERR_MASK_REG_1 RESET_VALUE 0x00000000
	CORRECTED_INT_ERR_MASK BIT[14]
	ADVISORY_NON_FATAL_ERR_MASK BIT[13]
	RPL_TIMER_TIMEOUT_MASK BIT[12]
	REPLAY_NO_ROLEOVER_MASK BIT[8]
	BAD_DLLP_MASK BIT[7]
	BAD_TLP_MASK BIT[6]
	RX_ERR_MASK BIT[0]

TYPE0_ADV_ERR_CAP_CTRL_REG_1 ADDRESS 0x0118 RW
--PRAGMA BANKED EP
TYPE0_ADV_ERR_CAP_CTRL_REG_1 RESET_VALUE 0x00000000
	ECRC_CHECK_EN BIT[8]
	ECRC_CHECK_CAP BIT[7]
	ECRC_GEN_EN BIT[6]
	ECRC_GEN_CAP BIT[5]
	FIRST_ERR_POINTER BIT[4:0]

TYPE0_HDR_LOG_REG_0_1 ADDRESS 0x011C R
--PRAGMA BANKED EP
TYPE0_HDR_LOG_REG_0_1 RESET_VALUE 0x00000000
	FIRST_DWORD BIT[31:0]

TYPE0_HDR_LOG_REG_1_1 ADDRESS 0x0120 R
--PRAGMA BANKED EP
TYPE0_HDR_LOG_REG_1_1 RESET_VALUE 0x00000000
	SECOND_DWORD BIT[31:0]

TYPE0_HDR_LOG_REG_2_1 ADDRESS 0x0124 R
--PRAGMA BANKED EP
TYPE0_HDR_LOG_REG_2_1 RESET_VALUE 0x00000000
	THIRD_DWORD BIT[31:0]

TYPE0_HDR_LOG_REG_3_1 ADDRESS 0x0128 R
--PRAGMA BANKED EP
TYPE0_HDR_LOG_REG_3_1 RESET_VALUE 0x00000000
	FOURTH_DWORD BIT[31:0]

TYPE0_DUMMY_ROOT_ERR_CMD_REG ADDRESS 0x012C RW
--PRAGMA BANKED EP
TYPE0_DUMMY_ROOT_ERR_CMD_REG RESET_VALUE 0x00000000
	FATAL_ERR_REPORTING_EN BIT[2]
	NON_FATAL_ERR_REPORTING_EN BIT[1]
	CORR_ERR_REPORTING_EN BIT[0]

TYPE0_DUMMY_ROOT_ERR_STATUS_REG ADDRESS 0x0130 RW
--PRAGMA BANKED EP
TYPE0_DUMMY_ROOT_ERR_STATUS_REG RESET_VALUE 0x00000000
	ADV_ERR_INT_MSG_NUM BIT[31:27]
	FATAL_ERR_MSG_RX BIT[6]
	NON_FATAL_ERR_MSG_RX BIT[5]
	FIRST_UNCORR_FATAL BIT[4]
	MUL_ERR_FATAL_NON_FATAL_RX BIT[3]
	ERR_FATAL_NON_FATAL_RX BIT[2]
	MUL_ERR_COR_RX BIT[1]
	ERR_COR_RX BIT[0]

TYPE0_DUMMY_ERR_SRC_ID_REG ADDRESS 0x0134 R
--PRAGMA BANKED EP
TYPE0_DUMMY_ERR_SRC_ID_REG RESET_VALUE 0x00000000
	ERR_FATAL_NON_FATAL_SOURCE_ID BIT[31:16]
	ERR_COR_SOURCE_ID BIT[15:0]

TYPE0_TLP_PREFIX_LOG_REG_1 ADDRESS 0x0138 RW
--PRAGMA BANKED EP
TYPE0_TLP_PREFIX_LOG_REG_1 RESET_VALUE 0x00000000
	TLP_PREFIX_LOG_REG BIT[31:0]

TYPE0_PCI_MSI_CAP_ID_NEXT_CTRL_REG_1 ADDRESS 0x0050 RW
--PRAGMA BANKED EP
TYPE0_PCI_MSI_CAP_ID_NEXT_CTRL_REG_1 RESET_VALUE 0x00000000
	PCI_PVM_SUPPORT BIT[24]
	PCI_MSI_64_BIT_ADDR_CAP BIT[23]
	PCI_MSI_MULTIPLE_MSG_EN BIT[22:20]
	PCI_MSI_MULTIPLE_MSG_CAP BIT[19:17]
	PCI_MSI_ENABLE BIT[16]
	PCI_MSI_CAP_NEXT_OFFSET BIT[15:8]
	PCI_MSI_CAP_ID BIT[7:0]

TYPE0_MSI_LOWER_32_1 ADDRESS 0x0054 RW
--PRAGMA BANKED EP
TYPE0_MSI_LOWER_32_1 RESET_VALUE 0x00000000
	PCI_MSI_LOWER_32 BIT[31:2]

TYPE0_MSI_UPPER_32_1 ADDRESS 0x0058 RW
--PRAGMA BANKED EP
TYPE0_MSI_UPPER_32_1 RESET_VALUE 0x00000000
	PCI_MSI_UPPER_32 BIT[31:0]

TYPE0_MSI_DATA_REG_1 ADDRESS 0x005C RW
--PRAGMA BANKED EP
TYPE0_MSI_DATA_REG_1 RESET_VALUE 0x00000000
	MSI_DATA_REG BIT[31:0]

TYPE0_MSI_MASK_REG_1 ADDRESS 0x0060 RW
--PRAGMA BANKED EP
TYPE0_MSI_MASK_REG_1 RESET_VALUE 0x00000000
	MSI_MASK_REG BIT[31:0]

TYPE0_MSI_PENDING_BIT_REG_1 ADDRESS 0x0064 R
--PRAGMA BANKED EP
TYPE0_MSI_PENDING_BIT_REG_1 RESET_VALUE 0x00000000
	PCI_MSI_PENDING_BIT BIT[31:0]

TYPE0_LTR_CAP_HDR_REG_1 ADDRESS 0x0148 RW
--PRAGMA BANKED EP
TYPE0_LTR_CAP_HDR_REG_1 RESET_VALUE 0x15010018
	NEXT_OFFSET BIT[31:20]
	CAP_VERSION BIT[19:16]
	CAP_ID BIT[15:0]

TYPE0_LTR_LATENCY_REG_1 ADDRESS 0x014C RW
--PRAGMA BANKED EP
TYPE0_LTR_LATENCY_REG_1 RESET_VALUE 0x00000000
	MAX_NO_SNOOP_LAT_SCALE BIT[28:26]
	MAX_NO_SNOOP_LAT BIT[25:16]
	MAX_SNOOP_LAT_SCALE BIT[12:10]
	MAX_SNOOP_LAT BIT[9:0]

TYPE0_ACK_LATENCY_TIMER ADDRESS 0x0700 RW
--PRAGMA BANKED EP
TYPE0_ACK_LATENCY_TIMER RESET_VALUE 0x18460817
	REPLAY_TIME_LIMIT BIT[31:16]
	ROUND_TRIP_LATENCY_TIME_LIMIT BIT[15:0]

TYPE0_VENDOR_SPEC_DLLP_REG ADDRESS 0x0704 RW
--PRAGMA BANKED EP
TYPE0_VENDOR_SPEC_DLLP_REG RESET_VALUE 0xFFFFFFFF
	VENDOR_SPEC_DLLP BIT[31:0]

TYPE0_PORT_FORCE_REG ADDRESS 0x0708 RW
--PRAGMA BANKED EP
TYPE0_PORT_FORCE_REG RESET_VALUE 0x00000000
	CPL_SENT_COUNT BIT[31:24]
	LINK_STATE BIT[21:16]
	FORCED_LTSSM BIT[11:8]
	LINK_NUM BIT[7:0]

TYPE0_ACK_F_ASPM_CTRL_REG ADDRESS 0x070C RW
--PRAGMA BANKED EP
TYPE0_ACK_F_ASPM_CTRL_REG RESET_VALUE 0x00000000
	ENTER_ASPM BIT[30]
	L1_ENTRANCE_LATENCY BIT[29:27]
	L0_ENTRANCE_LATENCY BIT[26:24]
	COMMON_CLK_N_FTS BIT[23:16]
	ACK_N_FTS BIT[15:8]
	ACK_FREQ BIT[7:0]

TYPE0_PORT_LINK_CTRL_REG ADDRESS 0x0710 RW
--PRAGMA BANKED EP
TYPE0_PORT_LINK_CTRL_REG RESET_VALUE 0x00030120
	TRANSMIT_LANE_REVERSALE_ENABLE BIT[27]
	EXTENDED_SYNCH BIT[26]
	CORRUPT_LCRC_ENABLE BIT[25]
	BEACON_ENABLE BIT[24]
	LINK_CAPABLE BIT[21:16]
	LINK_RATE BIT[11:8]
	FAST_LINK_MODE BIT[7]
	LINK_DISABLE BIT[6]
	DLL_LINK_EN BIT[5]
	RESET_ASSERT BIT[3]
	LOOPBACK_ENABLE BIT[2]
	SCRAMBLE_DISABLE BIT[1]
	VENDOR_SPECIFIC_DLLP_REQ BIT[0]

TYPE0_LANE_SKEW_REG ADDRESS 0x0714 RW
--PRAGMA BANKED EP
TYPE0_LANE_SKEW_REG RESET_VALUE 0x00000000
	DISABLE_LANE_TO_LANE_DESKEW BIT[31]
	ACK_NAK_DISABLE BIT[25]
	FLOW_CTRL_DISABLE BIT[24]
	INSERT_LANE_SKEW BIT[23:0]

TYPE0_TIMER_CTRL_MAX_FUNC_NUM ADDRESS 0x0718 RW
--PRAGMA BANKED EP
TYPE0_TIMER_CTRL_MAX_FUNC_NUM RESET_VALUE 0x00000000
	UPDATE_FREQ_TIMER BIT[28:24]
	TIMER_MOD_ACK_NAK BIT[23:19]
	TIMER_MOD_REPLAY_TIMER BIT[18:14]
	MAX_FUNC_NUM BIT[7:0]

TYPE0_SYMBOL_TIMER_FILTER_1_REG ADDRESS 0x071C RW
--PRAGMA BANKED EP
TYPE0_SYMBOL_TIMER_FILTER_1_REG RESET_VALUE 0x00000280
	MASK_RADM_1 BIT[31:16]
	DISABLE_FC_WD_TIMER BIT[15]
	EIDLE_TIMER BIT[14:11]
	SKP_INT_VAL BIT[10:0]

TYPE0_FILTER_MASK_REG_2 ADDRESS 0x0720 RW
--PRAGMA BANKED EP
TYPE0_FILTER_MASK_REG_2 RESET_VALUE 0x00000000
	MASK_RADM_2 BIT[31:0]

TYPE0_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_REG ADDRESS 0x0724 RW
--PRAGMA BANKED EP
TYPE0_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_REG RESET_VALUE 0x00000000
	IB_OB_RD_SPLIT_BURST_EN BIT[1:0]

TYPE0_DEBUG_REG_0 ADDRESS 0x0728 R
--PRAGMA BANKED EP
TYPE0_DEBUG_REG_0 RESET_VALUE 0x00000000
	DEB_REG_0 BIT[31:0]

TYPE0_DEBUG_REG_1 ADDRESS 0x072C R
--PRAGMA BANKED EP
TYPE0_DEBUG_REG_1 RESET_VALUE 0x00000000
	DEB_REG_1 BIT[31:0]

TYPE0_TX_P_FC_CREDIT_STATUS ADDRESS 0x0730 R
--PRAGMA BANKED EP
TYPE0_TX_P_FC_CREDIT_STATUS RESET_VALUE 0x00000000
	TX_P_HEADER_FC_CREDIT BIT[19:12]
	TX_P_DATA_FC_CREDIT BIT[11:0]

TYPE0_TX_NP_FC_CREDIT_STATUS ADDRESS 0x0734 R
--PRAGMA BANKED EP
TYPE0_TX_NP_FC_CREDIT_STATUS RESET_VALUE 0x00000000
	TX_NP_HEADER_FC_CREDIT BIT[19:12]
	TX_NP_DATA_FC_CREDIT BIT[11:0]

TYPE0_TX_CPL_FC_CREDIT_STATUS ADDRESS 0x0738 R
--PRAGMA BANKED EP
TYPE0_TX_CPL_FC_CREDIT_STATUS RESET_VALUE 0x00000000
	TX_CPL_HEADER_FC_CREDIT BIT[19:12]
	TX_CPL_DATA_FC_CREDIT BIT[11:0]

TYPE0_Q_STATUS ADDRESS 0x073C RW
--PRAGMA BANKED EP
TYPE0_Q_STATUS RESET_VALUE 0x00000000
	TIMER_MOD_FLOW_CONTROL_EN BIT[31]
	TIMER_MOD_FLOW_CONTROL BIT[28:16]
	RX_QUEUE_NON_EMPTY BIT[2]
	TX_RETRY_BUFFER_NE BIT[1]
	RX_TLP_FC_CREDIT_NON_RETURN BIT[0]

TYPE0_VC_TX_ARBI_REG_1 ADDRESS 0x0740 R
--PRAGMA BANKED EP
TYPE0_VC_TX_ARBI_REG_1 RESET_VALUE 0x0000000F
	WRR_WEIGHT_VC_3 BIT[31:24]
	WRR_WEIGHT_VC_2 BIT[23:16]
	WRR_WEIGHT_VC_1 BIT[15:8]
	WRR_WEIGHT_VC_0 BIT[7:0]

TYPE0_VC_TX_ARBI_REG_2 ADDRESS 0x0744 R
--PRAGMA BANKED EP
TYPE0_VC_TX_ARBI_REG_2 RESET_VALUE 0x00000000
	WRR_WEIGHT_VC_7 BIT[31:24]
	WRR_WEIGHT_VC_6 BIT[23:16]
	WRR_WEIGHT_VC_5 BIT[15:8]
	WRR_WEIGHT_VC_4 BIT[7:0]

TYPE0_VC0_P_RX_Q_CTRL ADDRESS 0x0748 RW
--PRAGMA BANKED EP
TYPE0_VC0_P_RX_Q_CTRL RESET_VALUE 0x0021001E
	VC_ORDERING_RX_Q BIT[31]
	TLP_TYPE_ORDERING_VC0 BIT[30]
	VC0_P_TLP_Q_MODE BIT[23:21]
	VC0_P_HEADER_CREDIT BIT[19:12]
	VC0_P_DATA_CREDIT BIT[11:0]

TYPE0_VC0_NP_RX_Q_CTRL ADDRESS 0x074C RW
--PRAGMA BANKED EP
TYPE0_VC0_NP_RX_Q_CTRL RESET_VALUE 0x00210007
	VC0_NP_TLP_Q_MODE BIT[23:21]
	VC0_NP_HEADER_CREDIT BIT[19:12]
	VC0_NP_DATA_CREDIT BIT[11:0]

TYPE0_VC0_CPL_RX_Q_CTRL ADDRESS 0x0750 RW
--PRAGMA BANKED EP
TYPE0_VC0_CPL_RX_Q_CTRL RESET_VALUE 0x00800000
	VC0_CPL_TLP_Q_MODE BIT[23:21]
	VC0_CPL_HEADER_CREDIT BIT[19:12]
	VC0_CPL_DATA_CREDIT BIT[11:0]

TYPE0_VC1_P_RX_Q_CTRL ADDRESS 0x0754 RW
--PRAGMA BANKED EP
TYPE0_VC1_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC1_P_RX_Q_CTRL BIT[31:0]

TYPE0_VC1_NP_RX_Q_CTRL ADDRESS 0x0758 RW
--PRAGMA BANKED EP
TYPE0_VC1_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC1_NP_RX_Q_CTRL BIT[31:0]

TYPE0_VC1_CPL_RX_Q_CTRL ADDRESS 0x075C RW
--PRAGMA BANKED EP
TYPE0_VC1_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC1_CPL_RX_Q_CTRL BIT[31:0]

TYPE0_VC2_P_RX_Q_CTRL ADDRESS 0x0760 RW
--PRAGMA BANKED EP
TYPE0_VC2_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC2_P_RX_Q_CTRL BIT[31:0]

TYPE0_VC2_NP_RX_Q_CTRL ADDRESS 0x0764 RW
--PRAGMA BANKED EP
TYPE0_VC2_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC2_NP_RX_Q_CTRL BIT[31:0]

TYPE0_VC2_CPL_RX_Q_CTRL ADDRESS 0x0768 RW
--PRAGMA BANKED EP
TYPE0_VC2_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC2_CPL_RX_Q_CTRL BIT[31:0]

TYPE0_VC3_P_RX_Q_CTRL ADDRESS 0x076C RW
--PRAGMA BANKED EP
TYPE0_VC3_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC3_P_RX_Q_CTRL BIT[31:0]

TYPE0_VC3_NP_RX_Q_CTRL ADDRESS 0x0770 RW
--PRAGMA BANKED EP
TYPE0_VC3_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC3_NP_RX_Q_CTRL BIT[31:0]

TYPE0_VC3_CPL_RX_Q_CTRL ADDRESS 0x0774 RW
--PRAGMA BANKED EP
TYPE0_VC3_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC3_CPL_RX_Q_CTRL BIT[31:0]

TYPE0_VC4_P_RX_Q_CTRL ADDRESS 0x0778 RW
--PRAGMA BANKED EP
TYPE0_VC4_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC4_P_RX_Q_CTRL BIT[31:0]

TYPE0_VC4_NP_RX_Q_CTRL ADDRESS 0x077C RW
--PRAGMA BANKED EP
TYPE0_VC4_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC4_NP_RX_Q_CTRL BIT[31:0]

TYPE0_VC4_CPL_RX_Q_CTRL ADDRESS 0x0780 RW
--PRAGMA BANKED EP
TYPE0_VC4_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC4_CPL_RX_Q_CTRL BIT[31:0]

TYPE0_VC5_P_RX_Q_CTRL ADDRESS 0x0784 RW
--PRAGMA BANKED EP
TYPE0_VC5_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC5_P_RX_Q_CTRL BIT[31:0]

TYPE0_VC5_NP_RX_Q_CTRL ADDRESS 0x0788 RW
--PRAGMA BANKED EP
TYPE0_VC5_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC5_NP_RX_Q_CTRL BIT[31:0]

TYPE0_VC5_CPL_RX_Q_CTRL ADDRESS 0x078C RW
--PRAGMA BANKED EP
TYPE0_VC5_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC5_CPL_RX_Q_CTRL BIT[31:0]

TYPE0_VC6_P_RX_Q_CTRL ADDRESS 0x0790 RW
--PRAGMA BANKED EP
TYPE0_VC6_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC6_P_RX_Q_CTRL BIT[31:0]

TYPE0_VC6_NP_RX_Q_CTRL ADDRESS 0x0794 RW
--PRAGMA BANKED EP
TYPE0_VC6_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC6_NP_RX_Q_CTRL BIT[31:0]

TYPE0_VC6_CPL_RX_Q_CTRL ADDRESS 0x0798 RW
--PRAGMA BANKED EP
TYPE0_VC6_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC6_CPL_RX_Q_CTRL BIT[31:0]

TYPE0_VC7_P_RX_Q_CTRL ADDRESS 0x079C RW
--PRAGMA BANKED EP
TYPE0_VC7_P_RX_Q_CTRL RESET_VALUE 0x00000000
	VC7_P_RX_Q_CTRL BIT[31:0]

TYPE0_VC7_NP_RX_Q_CTRL ADDRESS 0x07A0 RW
--PRAGMA BANKED EP
TYPE0_VC7_NP_RX_Q_CTRL RESET_VALUE 0x00000000
	VC7_NP_RX_Q_CTRL BIT[31:0]

TYPE0_VC7_CPL_RX_Q_CTRL ADDRESS 0x07A4 RW
--PRAGMA BANKED EP
TYPE0_VC7_CPL_RX_Q_CTRL RESET_VALUE 0x00000000
	VC7_CPL_RX_Q_CTRL BIT[31:0]

TYPE0_GEN2_CTRL_REG ADDRESS 0x080C RW
--PRAGMA BANKED EP
TYPE0_GEN2_CTRL_REG RESET_VALUE 0x00000000
	GEN1_EI_INFERENCE BIT[21]
	SEL_DEEMPHASIS BIT[20]
	CONFIG_TX_COMP_RX BIT[19]
	CONFIG_PHY_TX_CHANGE BIT[18]
	DIRECT_SPEED_CHANGE BIT[17]
	NUM_OF_LANES BIT[16:8]
	FAST_TRAINING_SEQ BIT[7:0]

TYPE0_PHY_STATUS_REG ADDRESS 0x0810 R
--PRAGMA BANKED EP
TYPE0_PHY_STATUS_REG RESET_VALUE 0x00000000
	PHY_STATUS BIT[31:0]

TYPE0_PHY_CONTROL_REG ADDRESS 0x0814 RW
--PRAGMA BANKED EP
TYPE0_PHY_CONTROL_REG RESET_VALUE 0x00000000
	PHY_CONTROL BIT[31:0]

TYPE0_AXI_MASTER_CTRL_REG_0 ADDRESS 0x0818 R
--PRAGMA BANKED EP
TYPE0_AXI_MASTER_CTRL_REG_0 RESET_VALUE 0x00000000
	REMOTE_MAX_BRIDGE_TAG BIT[15:8]
	REMOTE_READ_REQ_SIZE BIT[2:0]

TYPE0_AXI_MASTER_CTRL_REG_1 ADDRESS 0x081C R
--PRAGMA BANKED EP
TYPE0_AXI_MASTER_CTRL_REG_1 RESET_VALUE 0x00000000
	RESIZE_MASTER_RESPONSE BIT[0]

TYPE0_MSI_CTRL_ADDR_REG ADDRESS 0x0820 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_ADDR_REG RESET_VALUE 0x00000000
	MSI_CTRL_ADDR BIT[31:0]

TYPE0_MSI_CTRL_UPPER_ADDR_REG ADDRESS 0x0824 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_UPPER_ADDR_REG RESET_VALUE 0x00000000
	MSI_CTRL_UPPER_ADDR BIT[31:0]

TYPE0_MSI_CTRL_INT_0_EN_REG ADDRESS 0x0828 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_0_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_0_EN BIT[31:0]

TYPE0_MSI_CTRL_INT_0_MASK_REG ADDRESS 0x082C RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_0_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_0_MASK BIT[31:0]

TYPE0_MSI_CTRL_INT_0_STATUS_REG ADDRESS 0x0830 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_0_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_0_STATUS BIT[31:0]

TYPE0_MSI_CTRL_INT_1_EN_REG ADDRESS 0x0834 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_1_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_1_EN BIT[31:0]

TYPE0_MSI_CTRL_INT_1_MASK_REG ADDRESS 0x0838 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_1_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_1_MASK BIT[31:0]

TYPE0_MSI_CTRL_INT_1_STATUS_REG ADDRESS 0x083C RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_1_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_1_STATUS BIT[31:0]

TYPE0_MSI_CTRL_INT_2_EN_REG ADDRESS 0x0840 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_2_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_2_EN BIT[31:0]

TYPE0_MSI_CTRL_INT_2_MASK_REG ADDRESS 0x0844 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_2_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_2_MASK BIT[31:0]

TYPE0_MSI_CTRL_INT_2_STATUS_REG ADDRESS 0x0848 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_2_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_2_STATUS BIT[31:0]

TYPE0_MSI_CTRL_INT_3_EN_REG ADDRESS 0x084C RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_3_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_3_EN BIT[31:0]

TYPE0_MSI_CTRL_INT_3_MASK_REG ADDRESS 0x0850 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_3_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_3_MASK BIT[31:0]

TYPE0_MSI_CTRL_INT_3_STATUS_REG ADDRESS 0x0854 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_3_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_3_STATUS BIT[31:0]

TYPE0_MSI_CTRL_INT_4_EN_REG ADDRESS 0x0858 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_4_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_4_EN BIT[31:0]

TYPE0_MSI_CTRL_INT_4_MASK_REG ADDRESS 0x085C RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_4_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_4_MASK BIT[31:0]

TYPE0_MSI_CTRL_INT_4_STATUS_REG ADDRESS 0x0860 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_4_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_4_STATUS BIT[31:0]

TYPE0_MSI_CTRL_INT_5_EN_REG ADDRESS 0x0864 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_5_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_5_EN BIT[31:0]

TYPE0_MSI_CTRL_INT_5_MASK_REG ADDRESS 0x0868 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_5_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_5_MASK BIT[31:0]

TYPE0_MSI_CTRL_INT_5_STATUS_REG ADDRESS 0x086C RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_5_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_5_STATUS BIT[31:0]

TYPE0_MSI_CTRL_INT_6_EN_REG ADDRESS 0x0870 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_6_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_6_EN BIT[31:0]

TYPE0_MSI_CTRL_INT_6_MASK_REG ADDRESS 0x0874 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_6_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_6_MASK BIT[31:0]

TYPE0_MSI_CTRL_INT_6_STATUS_REG ADDRESS 0x0878 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_6_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_6_STATUS BIT[31:0]

TYPE0_MSI_CTRL_INT_7_EN_REG ADDRESS 0x087C RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_7_EN_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_7_EN BIT[31:0]

TYPE0_MSI_CTRL_INT_7_MASK_REG ADDRESS 0x0880 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_7_MASK_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_7_MASK BIT[31:0]

TYPE0_MSI_CTRL_INT_7_STATUS_REG ADDRESS 0x0884 RW
--PRAGMA BANKED EP
TYPE0_MSI_CTRL_INT_7_STATUS_REG RESET_VALUE 0x00000000
	MSI_CTRL_INT_7_STATUS BIT[31:0]

TYPE0_MSI_GPIO_IO_REG ADDRESS 0x0888 RW
--PRAGMA BANKED EP
TYPE0_MSI_GPIO_IO_REG RESET_VALUE 0x00000000
	MSI_GPIO_REG BIT[31:0]

TYPE0_GEN3_RELATED_REG ADDRESS 0x0890 RW
--PRAGMA BANKED EP
TYPE0_GEN3_RELATED_REG RESET_VALUE 0x00000000
	GEN3_RELATED_REG BIT[31:0]

TYPE0_GEN3_EQ_LOCAL_FS_LF_REG ADDRESS 0x0894 RW
--PRAGMA BANKED EP
TYPE0_GEN3_EQ_LOCAL_FS_LF_REG RESET_VALUE 0x00000000
	GEN3_EQ_LOCAL_FS_LF_REG BIT[31:0]

TYPE0_GEN3_EQ_PSET_COEF_MAP_0 ADDRESS 0x0898 RW
--PRAGMA BANKED EP
TYPE0_GEN3_EQ_PSET_COEF_MAP_0 RESET_VALUE 0x00000000
	GEN3_EQ_PSET_COEF_MAP_0 BIT[31:0]

TYPE0_GEN3_EQ_PSET_INDEX_REG ADDRESS 0x089C RW
--PRAGMA BANKED EP
TYPE0_GEN3_EQ_PSET_INDEX_REG RESET_VALUE 0x00000000
	GEN3_EQ_PSET_INDEX_REG BIT[31:0]

TYPE0_PF_HIDDEN_REG ADDRESS 0x08A0 RW
--PRAGMA BANKED EP
TYPE0_PF_HIDDEN_REG RESET_VALUE 0x00000000
	PF_HIDDEN_REG BIT[31:0]

TYPE0_GEN3_EQ_COEFF_LEGALITY_STATUS_REG ADDRESS 0x08A4 RW
--PRAGMA BANKED EP
TYPE0_GEN3_EQ_COEFF_LEGALITY_STATUS_REG RESET_VALUE 0x00000000
	GEN3_EQ_COEFF_LEGALITY_STATUS_REG BIT[31:0]

TYPE0_GEN3_EQ_CONTROL_REG ADDRESS 0x08A8 RW
--PRAGMA BANKED EP
TYPE0_GEN3_EQ_CONTROL_REG RESET_VALUE 0x00000000
	GEN3_EQ_CONTROL_REG BIT[31:0]

TYPE0_GEN3_EQ_FB_MODE_DIR_CHANGE_REG ADDRESS 0x08AC RW
--PRAGMA BANKED EP
TYPE0_GEN3_EQ_FB_MODE_DIR_CHANGE_REG RESET_VALUE 0x00000000
	GEN3_EQ_FB_MODE_DIR_CHANGE_REG BIT[31:0]

TYPE0_PIPE_LOOPBACK_CONTROL ADDRESS 0x08B8 RW
--PRAGMA BANKED EP
TYPE0_PIPE_LOOPBACK_CONTROL RESET_VALUE 0x00000000
	PIPE_LOOPBACK BIT[31]
	RXSTATUS_VALUE BIT[26:24]
	RXSTATUS_LANE BIT[21:16]
	LPBK_RXVALID BIT[15:0]

TYPE0_MISC_CONTROL_1_REG ADDRESS 0x08BC RW
--PRAGMA BANKED EP
TYPE0_MISC_CONTROL_1_REG RESET_VALUE 0x00000000
	DBI_RO_WR_EN BIT[0]

TYPE0_AMBA_ERROR_RESPONSE_DEFAULT_REG ADDRESS 0x08D0 RW
--PRAGMA BANKED EP
TYPE0_AMBA_ERROR_RESPONSE_DEFAULT_REG RESET_VALUE 0x00000000
	AMBA_ERROR_RESPONSE_DEFAULT BIT[3:0]

TYPE0_DUMMY_AMBA_LINK_TIMEOUT_REG ADDRESS 0x08D4 RW
--PRAGMA BANKED EP
TYPE0_DUMMY_AMBA_LINK_TIMEOUT_REG RESET_VALUE 0x00000000
	LINK_TIMEOUT_ENABLE_DEFAULT BIT[8]
	LINK_TIMEOUT_PERIOD_DEFAULT BIT[7:0]

TYPE0_AMBA_ORDERING_CTRL_OFF ADDRESS 0x08D8 RW
--PRAGMA BANKED EP
TYPE0_AMBA_ORDERING_CTRL_OFF RESET_VALUE 0x00000000
	RSVDP_1 BIT[31:1]
	AX_MSTR_NP_PASS_P BIT[0]

TYPE0_PL_LAST_REG ADDRESS 0x08FC RW
--PRAGMA BANKED EP
TYPE0_PL_LAST_REG RESET_VALUE 0x00000000
	PL_LAST_REG BIT[31:0]

TYPE0_IATU_VIEWPORT_REG ADDRESS 0x0900 RW
--PRAGMA BANKED EP
TYPE0_IATU_VIEWPORT_REG RESET_VALUE 0x00000000
	REGION_DIR BIT[31]
	VP_RSVD BIT[30:5]
	REGION_INDEX BIT[4:0]

TYPE0_PL_IATU_REGION_CTRL_REG_1_OUTBOUND_0 ADDRESS 0x0904 RW
--PRAGMA BANKED EP
TYPE0_PL_IATU_REGION_CTRL_REG_1_OUTBOUND_0 RESET_VALUE 0x00000000
	FUNC_NUM BIT[24:20]
	AT BIT[17:16]
	ATTR BIT[10:9]
	TD BIT[8]
	TC BIT[7:5]
	TYPE BIT[4:0]

TYPE0_PL_IATU_REGION_CTRL_REG_2_OUTBOUND_0 ADDRESS 0x0908 RW
--PRAGMA BANKED EP
TYPE0_PL_IATU_REGION_CTRL_REG_2_OUTBOUND_0 RESET_VALUE 0x00000000
	REGION_EN BIT[31]
	MATCH_MODE BIT[30]
	INVERT_MODE BIT[29]
	CFG_SHIFT_MODE BIT[28]
	DMA_BYPASSS_MODE BIT[27]
	RESP_CODE BIT[25:24]
	MC_MATCH_EN BIT[21]
	VF_MATCH_EN BIT[20]
	FUNC_BYPASS BIT[19]
	AT_MATCH_EN BIT[18]
	ATTR_MATCH_EN BIT[16]
	TD_MATCH_EN BIT[15]
	TC_MATCH_EN BIT[14]
	BAR_NUMBER BIT[10:8]
	MSG_CODE BIT[7:0]

TYPE0_PL_IATU_LWR_BASE_ADDR_REG_OUTBOUND_0 ADDRESS 0x090C RW
--PRAGMA BANKED EP
TYPE0_PL_IATU_LWR_BASE_ADDR_REG_OUTBOUND_0 RESET_VALUE 0x00000000
	LWR_BASE_RW BIT[31:12]
	LWR_BASE_HW BIT[11:0]

TYPE0_PL_IATU_UPPER_BASE_ADDR_REG_OUTBOUND_0 ADDRESS 0x0910 RW
--PRAGMA BANKED EP
TYPE0_PL_IATU_UPPER_BASE_ADDR_REG_OUTBOUND_0 RESET_VALUE 0x00000000
	UPPER_BASE_RW BIT[31:0]

TYPE0_PL_IATU_LIMIT_ADDR_REG_OUTBOUND_0 ADDRESS 0x0914 RW
--PRAGMA BANKED EP
TYPE0_PL_IATU_LIMIT_ADDR_REG_OUTBOUND_0 RESET_VALUE 0x00000000
	LIMIT_ADDR_HW BIT[31:0]

TYPE0_PL_IATU_LWR_TARGET_ADDR_REG_OUTBOUND_0 ADDRESS 0x0918 RW
--PRAGMA BANKED EP
TYPE0_PL_IATU_LWR_TARGET_ADDR_REG_OUTBOUND_0 RESET_VALUE 0x00000000
	LWR_TARGET_RW BIT[31:12]
	LWR_TARGET_HW BIT[11:0]

TYPE0_PL_IATU_UPPER_TARGET_ADDR_REG_OUTBOUND_0 ADDRESS 0x091C RW
--PRAGMA BANKED EP
TYPE0_PL_IATU_UPPER_TARGET_ADDR_REG_OUTBOUND_0 RESET_VALUE 0x00000000
	UPPER_TARGET_RW BIT[31:0]

TYPE0_PL_IATU_REGION_CTRL_REG_3_OUTBOUND_0 ADDRESS 0x0920 RW
--PRAGMA BANKED EP
TYPE0_PL_IATU_REGION_CTRL_REG_3_OUTBOUND_0 RESET_VALUE 0x00000000
	VF_ACTIVE BIT[31]
	VF_NUMBER BIT[0]

TYPE0_DMA_CTRL_REG ADDRESS 0x0978 R
--PRAGMA BANKED EP
TYPE0_DMA_CTRL_REG RESET_VALUE 0x00000000
	NUM_DMA_RD_CHAN BIT[19:16]
	NUM_DMA_WR_CHAN BIT[3:0]

TYPE0_DMA_WRITE_ENGINE_EN ADDRESS 0x097C RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_ENGINE_EN RESET_VALUE 0x00000000
	DMA_WRITE_ENGINE BIT[0]

TYPE0_DMA_WRITE_DOORBELL_REG ADDRESS 0x0980 RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_DOORBELL_REG RESET_VALUE 0x00000000
	WR_STOP BIT[31]
	WR_DOORBELL_NUM BIT[2:0]

TYPE0_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_REG ADDRESS 0x0988 RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_REG RESET_VALUE 0x00000000
	WRITE_CHANNEL3_WEIGHT BIT[19:15]
	WRITE_CHANNEL2_WEIGHT BIT[14:10]
	WRITE_CHANNEL1_WEIGHT BIT[9:5]
	WRITE_CHANNEL0_WEIGHT BIT[4:0]

TYPE0_DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_REG ADDRESS 0x098C RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_REG RESET_VALUE 0x00000000
	WRITE_CHANNEL7_WEIGHT BIT[19:15]
	WRITE_CHANNEL6_WEIGHT BIT[14:10]
	WRITE_CHANNEL5_WEIGHT BIT[9:5]
	WRITE_CHANNEL4_WEIGHT BIT[4:0]

TYPE0_DMA_WRITE_P_REQ_TIMER_REG ADDRESS 0x0998 RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_P_REQ_TIMER_REG RESET_VALUE 0x00000000
	DMA_WR_P_TIMER_DISABLE BIT[15]
	DMA_WR_P_TIMER_LIMIT BIT[11:0]

TYPE0_DMA_READ_ENGINE_EN ADDRESS 0x099C RW
--PRAGMA BANKED EP
TYPE0_DMA_READ_ENGINE_EN RESET_VALUE 0x00000000
	DMA_READ_ENGINE BIT[0]

TYPE0_DMA_READ_DOORBELL_REG ADDRESS 0x09A0 RW
--PRAGMA BANKED EP
TYPE0_DMA_READ_DOORBELL_REG RESET_VALUE 0x00000000
	RD_STOP BIT[31]
	RD_DOORBELL_NUM BIT[2:0]

TYPE0_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_REG ADDRESS 0x09A8 RW
--PRAGMA BANKED EP
TYPE0_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_REG RESET_VALUE 0x00000000
	READ_CHANNEL3_WEIGHT BIT[19:15]
	READ_CHANNEL2_WEIGHT BIT[14:10]
	READ_CHANNEL1_WEIGHT BIT[9:5]
	READ_CHANNEL0_WEIGHT BIT[4:0]

TYPE0_DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_REG ADDRESS 0x09AC RW
--PRAGMA BANKED EP
TYPE0_DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_REG RESET_VALUE 0x00000000
	READ_CHANNEL7_WEIGHT BIT[19:15]
	READ_CHANNEL6_WEIGHT BIT[14:10]
	READ_CHANNEL5_WEIGHT BIT[9:5]
	READ_CHANNEL4_WEIGHT BIT[4:0]

TYPE0_DMA_WRITE_INT_STATUS_REG ADDRESS 0x09BC RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_INT_STATUS_REG RESET_VALUE 0x00000000
	WR_ABORT_INT_STATUS BIT[23:16]
	WR_DONE_INT_STATUS BIT[7:0]

TYPE0_DMA_WRITE_INT_MASK_REG ADDRESS 0x09C4 RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_INT_MASK_REG RESET_VALUE 0x00000000
	WR_ABORT_INT_MASK BIT[16]
	WR_DONE_INT_MASK BIT[0]

TYPE0_DMA_WRITE_INT_CLEAR_REG ADDRESS 0x09C8 W
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_INT_CLEAR_REG RESET_VALUE 0x00000000
	WR_ABORT_INT_CLEAR BIT[16]
	WR_DONE_INT_CLEAR BIT[0]

TYPE0_DMA_WRITE_ERR_STATUS_REG ADDRESS 0x09CC R
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_ERR_STATUS_REG RESET_VALUE 0x00000000
	LINKLIST_ELEMENT_FETCH_ERR_DETECT BIT[16]
	APP_READ_ERR_DETECT BIT[0]

TYPE0_DMA_WRITE_DONE_IMWR_LOW_REG ADDRESS 0x09D0 RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_DONE_IMWR_LOW_REG RESET_VALUE 0x00000000
	DMA_WRITE_DONE_LOW_REG BIT[31:0]

TYPE0_DMA_WRITE_DONE_IMWR_HIGH_REG ADDRESS 0x09D4 RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_DONE_IMWR_HIGH_REG RESET_VALUE 0x00000000
	DMA_WRITE_DONE_HIGH_REG BIT[31:0]

TYPE0_DMA_WRITE_ABORT_IMWR_LOW_REG ADDRESS 0x09D8 RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_ABORT_IMWR_LOW_REG RESET_VALUE 0x00000000
	DMA_WRITE_ABORT_LOW_REG BIT[31:0]

TYPE0_DMA_WRITE_ABORT_IMWR_HIGH_REG ADDRESS 0x09DC RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_ABORT_IMWR_HIGH_REG RESET_VALUE 0x00000000
	DMA_WRITE_ABORT_HIGH_REG BIT[31:0]

TYPE0_DMA_WRITE_CH01_IMWR_DATA_REG ADDRESS 0x09E0 RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_CH01_IMWR_DATA_REG RESET_VALUE 0x00000000
	WR_CHANNEL_0_DATA BIT[15:0]

TYPE0_DMA_WRITE_LINKED_LIST_ERR_EN_REG ADDRESS 0x0A00 RW
--PRAGMA BANKED EP
TYPE0_DMA_WRITE_LINKED_LIST_ERR_EN_REG RESET_VALUE 0x00000000
	WR_CHANNEL_LLLAIE BIT[16]
	WR_CHANNEL_LLRAIE BIT[0]

TYPE0_DMA_READ_INT_STATUS_REG ADDRESS 0x0A10 R
--PRAGMA BANKED EP
TYPE0_DMA_READ_INT_STATUS_REG RESET_VALUE 0x00000000
	RD_ABORT_INT_STATUS BIT[16]
	RD_DONE_INT_STATUS BIT[0]

TYPE0_DMA_READ_INT_MASK_REG ADDRESS 0x0A18 RW
--PRAGMA BANKED EP
TYPE0_DMA_READ_INT_MASK_REG RESET_VALUE 0x00000000
	RD_ABORT_INT_MASK BIT[16]
	RD_DONE_INT_MASK BIT[0]

TYPE0_DMA_READ_INT_CLEAR_REG ADDRESS 0x0A1C W
--PRAGMA BANKED EP
TYPE0_DMA_READ_INT_CLEAR_REG RESET_VALUE 0x00000000
	RD_ABORT_INT_CLEAR BIT[16]
	RD_DONE_INT_CLEAR BIT[0]

TYPE0_DMA_READ_ERR_STATUS_LOW_REG ADDRESS 0x0A24 R
--PRAGMA BANKED EP
TYPE0_DMA_READ_ERR_STATUS_LOW_REG RESET_VALUE 0x00000000
	LINK_LIST_ELEMENT_FETCH_ERR_DETECT BIT[16]
	APP_WR_ERR_DETECT BIT[0]

TYPE0_DMA_READ_ERR_STATUS_HIGH_REG ADDRESS 0x0A28 R
--PRAGMA BANKED EP
TYPE0_DMA_READ_ERR_STATUS_HIGH_REG RESET_VALUE 0x00000000
	DATA_POISIONING BIT[24]
	CPL_TIMEOUT BIT[16]
	CPL_ABORT BIT[9]
	UNSUPPORTED_REQ BIT[0]

TYPE0_DMA_READ_LINKED_LIST_ERR_EN_REG ADDRESS 0x0A34 RW
--PRAGMA BANKED EP
TYPE0_DMA_READ_LINKED_LIST_ERR_EN_REG RESET_VALUE 0x00000000
	RD_CHANNEL_LLLAIE BIT[16]
	RD_CHANNEL_LLRAIE BIT[0]

TYPE0_DMA_READ_DONE_IMWR_LOW_REG ADDRESS 0x0A3C RW
--PRAGMA BANKED EP
TYPE0_DMA_READ_DONE_IMWR_LOW_REG RESET_VALUE 0x00000000
	DMA_READ_DONE_LOW_REG BIT[31:0]

TYPE0_DMA_READ_DONE_IMWR_HIGH_REG ADDRESS 0x0A40 RW
--PRAGMA BANKED EP
TYPE0_DMA_READ_DONE_IMWR_HIGH_REG RESET_VALUE 0x00000000
	DMA_READ_DONE_HIGH_REG BIT[31:0]

TYPE0_DMA_READ_ABORT_IMWR_LOW_REG ADDRESS 0x0A44 RW
--PRAGMA BANKED EP
TYPE0_DMA_READ_ABORT_IMWR_LOW_REG RESET_VALUE 0x00000000
	DMA_READ_ABORT_LOW_REG BIT[31:0]

TYPE0_DMA_READ_ABORT_IMWR_HIGH_REG ADDRESS 0x0A48 RW
--PRAGMA BANKED EP
TYPE0_DMA_READ_ABORT_IMWR_HIGH_REG RESET_VALUE 0x00000000
	DMA_READ_ABORT_HIGH_REG BIT[31:0]

TYPE0_DMA_READ_CH01_IMWR_DATA_REG ADDRESS 0x0A4C RW
--PRAGMA BANKED EP
TYPE0_DMA_READ_CH01_IMWR_DATA_REG RESET_VALUE 0x00000000
	RD_CHANNEL_0_DATA BIT[15:0]

TYPE0_DMA_VIEWPORT_SEL_REG ADDRESS 0x0A6C RW
--PRAGMA BANKED EP
TYPE0_DMA_VIEWPORT_SEL_REG RESET_VALUE 0x00000000
	CHANNEL_DIR BIT[31]
	CHANNEL_NUM BIT[2:0]

TYPE0_DMA_CH_CONTROL1_REG_WRCH_0 ADDRESS 0x0A70 RW
--PRAGMA BANKED EP
TYPE0_DMA_CH_CONTROL1_REG_WRCH_0 RESET_VALUE 0x00000000
	DMA_AT BIT[31:30]
	DMA_TC BIT[29:27]
	DMA_TD BIT[26]
	DMA_RO BIT[25]
	NS BIT[24]
	DMA_FUNC_NUM BIT[16:12]
	LLE BIT[9]
	CCS BIT[8]
	CS BIT[6:5]
	RIE BIT[4]
	LIE BIT[3]
	LLP BIT[2]
	TCB BIT[1]
	CB BIT[0]

TYPE0_DMA_CH_CONTROL2_REG_WRCH_0 ADDRESS 0x0A74 RW
--PRAGMA BANKED EP
TYPE0_DMA_CH_CONTROL2_REG_WRCH_0 RESET_VALUE 0x00000000
	DMA_VF BIT[8:1]
	DMA_VF_EN BIT[0]

TYPE0_DMA_TRANSFER_SIZE_REG_WRCH_0 ADDRESS 0x0A78 RW
--PRAGMA BANKED EP
TYPE0_DMA_TRANSFER_SIZE_REG_WRCH_0 RESET_VALUE 0x00000000
	DMA_TRANSFER_SIZE BIT[31:0]

TYPE0_DMA_SAR_LOW_REG_WRCH_0 ADDRESS 0x0A7C RW
--PRAGMA BANKED EP
TYPE0_DMA_SAR_LOW_REG_WRCH_0 RESET_VALUE 0x00000000
	SRC_ADDR_REG_LOW BIT[31:0]

TYPE0_DMA_SAR_HIGH_REG_WRCH_0 ADDRESS 0x0A80 RW
--PRAGMA BANKED EP
TYPE0_DMA_SAR_HIGH_REG_WRCH_0 RESET_VALUE 0x00000000
	SRC_ADDR_REG_HIGH BIT[31:0]

TYPE0_DMA_DAR_LOW_REG_WRCH_0 ADDRESS 0x0A84 RW
--PRAGMA BANKED EP
TYPE0_DMA_DAR_LOW_REG_WRCH_0 RESET_VALUE 0x00000000
	SRC_ADDR_REG_LOW BIT[31:0]

TYPE0_DMA_DAR_HIGH_REG_WRCH_0 ADDRESS 0x0A88 RW
--PRAGMA BANKED EP
TYPE0_DMA_DAR_HIGH_REG_WRCH_0 RESET_VALUE 0x00000000
	SRC_ADDR_REG_HIGH BIT[31:0]

TYPE0_DMA_LLP_LOW_REG_WRCH_0 ADDRESS 0x0A8C RW
--PRAGMA BANKED EP
TYPE0_DMA_LLP_LOW_REG_WRCH_0 RESET_VALUE 0x00000000
	LLP_LOW BIT[31:0]

TYPE0_DMA_LLP_HIGH_REG_WRCH_0 ADDRESS 0x0A90 RW
--PRAGMA BANKED EP
TYPE0_DMA_LLP_HIGH_REG_WRCH_0 RESET_VALUE 0x00000000
	LLP_HIGH BIT[31:0]

TYPE0_PL_LTR_LATENCY_REG ADDRESS 0x0B30 RW
--PRAGMA BANKED EP
TYPE0_PL_LTR_LATENCY_REG RESET_VALUE 0x00000000
	NO_SNOOP_LATENCY_REQUIRE BIT[31]
	NO_SNOOP_LATENCY_SCALE BIT[28:26]
	NO_SNOOP_LATENCY_VALUE BIT[25:16]
	SNOOP_LATENCY_REQUIRE BIT[15]
	SNOOP_LATENCY_SCALE BIT[12:10]
	SNOOP_LATENCY_VALUE BIT[9:0]

TYPE0_AUX_CLK_FREQ_REG ADDRESS 0x0B40 RW
--PRAGMA BANKED EP
TYPE0_AUX_CLK_FREQ_REG RESET_VALUE 0x00000000
	AUX_CLK_FREQ BIT[9:0]

TYPE0_L1_SUBSTATES_REG ADDRESS 0x0B44 RW
--PRAGMA BANKED EP
TYPE0_L1_SUBSTATES_REG RESET_VALUE 0x00000000
	L1SUB_T_PCLKACK BIT[7:6]
	L1SUB_T_L1_2 BIT[5:2]
	L1SUB_T_POWER_OFF BIT[1:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCIE_0_PCIE20_WRAPPER_AXI.PCIE20_ELBI (level 2)
----------------------------------------------------------------------------------------
pcie20_elbi MODULE OFFSET=PCIE_0_PCIE20_WRAPPER_AXI+0x00000F20 MAX=PCIE_0_PCIE20_WRAPPER_AXI+0x00000FC7 APRE=PCIE_0_ SPRE=PCIE_0_ BPRE=PCIE_0_ ABPRE=PCIE_0_ FPRE=PCIE_0_

PCIE20_ELBI_VERSION ADDRESS 0x0000 R
PCIE20_ELBI_VERSION RESET_VALUE 0x00000221
	IP_CAT_VERSION BIT[11:0]

PCIE20_ELBI_SYS_CTRL ADDRESS 0x0004 RW
PCIE20_ELBI_SYS_CTRL RESET_VALUE 0x00000000
	APPS_PM_XMT_PME BIT[15:12]
	OUTBAND_PWRUP_CMD BIT[11:8]
	CLK_PM_EN BIT[7]
	INIT_RST BIT[6]
	UNLOCK_MSG BIT[5]
	PME_TURNOFF_MSG BIT[4]

PCIE20_ELBI_SYS_STTS ADDRESS 0x0008 R
PCIE20_ELBI_SYS_STTS RESET_VALUE 0x00000000
	PM_CURNT_STATE BIT[20:18]
	XMLH_LTSSM_STATE BIT[17:12]
	XMLH_IN_RL0S BIT[11]
	XMLH_LINK_UP BIT[10]
	CFG_HW_AUTO_SP_DIS BIT[9]
	CPL_TIMEOUT BIT[8]
	RADMX_RSP_CMPSR_ERR BIT[4]
	BLK_TLP BIT[2]
	PME_TO_ACK BIT[1]
	LINK_REQ_RST_NOT BIT[0]
		CORE_REQUESTING_RESET VALUE 0x0
		ACTIVE VALUE 0x1

PCIE20_ELBI_SYS_CLR ADDRESS 0x000C W
PCIE20_ELBI_SYS_CLR RESET_VALUE 0x00000000
	CPL_TIMEOUT BIT[8]
	GM_RSP_CMPSR_ERR BIT[5]
	RADMX_RSP_CMPSR_ERR BIT[4]
	PME_TO_ACK BIT[1]

PCIE20_ELBI_TESTBUS_CTRL ADDRESS 0x0020 RW
PCIE20_ELBI_TESTBUS_CTRL RESET_VALUE 0x00000000
	DIAG_CTRL_BUS BIT[2:0]

PCIE20_ELBI_DEBUG_INFO_n(n):(0)-(1) ARRAY 0x00000030+0x4*n
PCIE20_ELBI_DEBUG_INFO_0 ADDRESS 0x0030 R
PCIE20_ELBI_DEBUG_INFO_0 RESET_VALUE 0x00000000
	BUS BIT[31:0]

PCIE20_ELBI_TB_DIAG_n(n):(0)-(19) ARRAY 0x00000040+0x4*n
PCIE20_ELBI_TB_DIAG_0 ADDRESS 0x0040 R
PCIE20_ELBI_TB_DIAG_0 RESET_VALUE 0x00000000
	BUS BIT[31:0]

PCIE20_ELBI_DEBUG_INFO_EI ADDRESS 0x00A0 R
PCIE20_ELBI_DEBUG_INFO_EI RESET_VALUE 0x00000000
	BUS BIT[15:0]

PCIE20_ELBI_CS2_ENABLE ADDRESS 0x00A4 RW
PCIE20_ELBI_CS2_ENABLE RESET_VALUE 0x00000000
	ENABLE BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.USB3PHY_AHB2PHY (level 1)
----------------------------------------------------------------------------------------
USB3PHY_AHB2PHY BASE 0x60078000 SIZE=0x00008000 usb3phy_ahb2phyaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB3PHY_AHB2PHY.QUSB2PHY_CM_QUSB2_LQ_1EX (level 2)
----------------------------------------------------------------------------------------
qusb2phy_cm_qusb2_lq_1ex MODULE OFFSET=USB3PHY_AHB2PHY+0x00001000 MAX=USB3PHY_AHB2PHY+0x0000117F APRE=QUSB2PHY_ SPRE=QUSB2PHY_ BPRE=QUSB2PHY_ ABPRE=QUSB2PHY_ FPRE=QUSB2PHY_

QUSB2PHY_PLL ADDRESS 0x0000 RW
QUSB2PHY_PLL RESET_VALUE 0x00000019
	RSVD_7_6 BIT[7:6]
	PLL_L_VAL BIT[5:0]

QUSB2PHY_PLL_TEST1 ADDRESS 0x0004 RW
QUSB2PHY_PLL_TEST1 RESET_VALUE 0x00000000
	CLK_REF_SEL BIT[7]
	RSVD_6_5 BIT[6:5]
	DESKEW BIT[4]
	PLL_TEST BIT[3]
	PLL_OUTCTRL BIT[2]
	PLL_TEST_CTL_9_8 BIT[1:0]

QUSB2PHY_PLL_TEST2 ADDRESS 0x0008 RW
QUSB2PHY_PLL_TEST2 RESET_VALUE 0x00000000
	PLL_TEST_CTL_7_0 BIT[7:0]

QUSB2PHY_PLL_USER_CTL1 ADDRESS 0x000C RW
QUSB2PHY_PLL_USER_CTL1 RESET_VALUE 0x000000F9
	PLL_USER_CTL_7_0 BIT[7:0]

QUSB2PHY_PLL_USER_CTL2 ADDRESS 0x0010 RW
QUSB2PHY_PLL_USER_CTL2 RESET_VALUE 0x00000020
	PLL_USER_CTL_15_8 BIT[7:0]

QUSB2PHY_PLL_CONFIG_CTL ADDRESS 0x0014 RW
QUSB2PHY_PLL_CONFIG_CTL RESET_VALUE 0x00000000
	PLL_CONFIG_CTL BIT[7:0]

QUSB2PHY_PLL_PWR_CTL ADDRESS 0x0018 RW
QUSB2PHY_PLL_PWR_CTL RESET_VALUE 0x00000010
	IBIAS_OPT BIT[7:5]
	REXT_TRIM BIT[4:3]
	BYPASSNL BIT[2]
	REXT_EN BIT[1]
	REF_BUF_EN BIT[0]

QUSB2PHY_PLL_AUTOPGM_CTL1 ADDRESS 0x001C RW
QUSB2PHY_PLL_AUTOPGM_CTL1 RESET_VALUE 0x00000095
	PLL_AUTOPGM_EN BIT[7]
	RSVD_6_5 BIT[6:5]
	PLL_RESET_N BIT[4]
	PLL_RESET_N_CNT BIT[3:0]

QUSB2PHY_PLL_AUTOPGM_CTL2 ADDRESS 0x0020 RW
QUSB2PHY_PLL_AUTOPGM_CTL2 RESET_VALUE 0x00000000
	BYPASSNL_CNT BIT[7:4]
	REXT_EN_CNT BIT[3:0]

QUSB2PHY_HM_OBSV_CTL1 ADDRESS 0x0024 RW
QUSB2PHY_HM_OBSV_CTL1 RESET_VALUE 0x00000000
	CORE_OE_OBSV BIT[7:4]
	CORE_IE_OBSV BIT[3:0]

QUSB2PHY_HM_OBSV_CTL2 ADDRESS 0x0028 RW
QUSB2PHY_HM_OBSV_CTL2 RESET_VALUE 0x00000000
	RSVD_7 BIT[7]
	HDRIVE_OBSV_B BIT[6:4]
	RSVD_3 BIT[3]
	HDRIVE_OBSV_A BIT[2:0]

QUSB2PHY_HM_OBSV_CTL3 ADDRESS 0x002C RW
QUSB2PHY_HM_OBSV_CTL3 RESET_VALUE 0x00000000
	RSVD_7 BIT[7]
	HDRIVE_OBSV_D BIT[6:4]
	RSVD_3 BIT[3]
	HDRIVE_OBSV_C BIT[2:0]

QUSB2PHY_HM_OBSV_CTL4 ADDRESS 0x0030 RW
QUSB2PHY_HM_OBSV_CTL4 RESET_VALUE 0x00000000
	UTM_HS_BYP_TX_DAT_OBSV_EN BIT[7]
	PORT_SEL_OBSV BIT[6]
	ATERESET_OBSV_EN BIT[5]
	ATERESET_OBSV_SEL BIT[4]
	PADSIG_INT_EN_OBSV BIT[3:0]

QUSB2PHY_COM_SPARE_WR_REG0 ADDRESS 0x0034 RW
QUSB2PHY_COM_SPARE_WR_REG0 RESET_VALUE 0x00000000
	COM_SPARE_WR_REG0 BIT[7:0]

QUSB2PHY_PLL_STATUS ADDRESS 0x0038 R
QUSB2PHY_PLL_STATUS RESET_VALUE 0x00000000
	PLL_STATUS BIT[7:5]
	QUSB2PHY_CLK_REF BIT[4]
	RSVD_3_0 BIT[3:0]

QUSB2PHY_COM_SPARE_RO_REG0 ADDRESS 0x003C R
QUSB2PHY_COM_SPARE_RO_REG0 RESET_VALUE 0x00000000
	COM_SPARE_RO_REG0 BIT[7:0]

QUSB2PHY_REVISION_ID0 ADDRESS 0x0040 R
QUSB2PHY_REVISION_ID0 RESET_VALUE 0x00000000
	STEP_7_0 BIT[7:0]

QUSB2PHY_REVISION_ID1 ADDRESS 0x0044 R
QUSB2PHY_REVISION_ID1 RESET_VALUE 0x00000000
	STEP_15_8 BIT[7:0]

QUSB2PHY_REVISION_ID2 ADDRESS 0x0048 R
QUSB2PHY_REVISION_ID2 RESET_VALUE 0x00000000
	MINOR_7_0 BIT[7:0]

QUSB2PHY_REVISION_ID3 ADDRESS 0x004C R
QUSB2PHY_REVISION_ID3 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR_11_8 BIT[3:0]

QUSB2PHY_DEBUG_BUS_STATUS0 ADDRESS 0x0050 R
QUSB2PHY_DEBUG_BUS_STATUS0 RESET_VALUE 0x00000000
	DEBUG_BUS_7_0 BIT[7:0]

QUSB2PHY_DEBUG_BUS_STATUS1 ADDRESS 0x0054 R
QUSB2PHY_DEBUG_BUS_STATUS1 RESET_VALUE 0x00000000
	DEBUG_BUS_15_8 BIT[7:0]

QUSB2PHY_DEBUG_BUS_STATUS2 ADDRESS 0x0058 R
QUSB2PHY_DEBUG_BUS_STATUS2 RESET_VALUE 0x00000000
	DEBUG_BUS_23_16 BIT[7:0]

QUSB2PHY_DEBUG_BUS_STATUS3 ADDRESS 0x005C R
QUSB2PHY_DEBUG_BUS_STATUS3 RESET_VALUE 0x00000000
	DEBUG_BUS_31_24 BIT[7:0]

QUSB2PHY_PORT_QUICKCHARGE1 ADDRESS 0x0070 RW
QUSB2PHY_PORT_QUICKCHARGE1 RESET_VALUE 0x00000000
	RSVD_7 BIT[7]
	VDAT_COMP_SEL_DP BIT[6]
	VDAT_COMP_EN BIT[5]
	VDM_SRC_EN BIT[4]
	IDP_SRC_EN BIT[3]
	VDP_SRC_EN BIT[2]
	IDP_SINK_EN BIT[1]
	IDM_SINK_EN BIT[0]

QUSB2PHY_PORT_QUICKCHARGE2 ADDRESS 0x0074 RW
QUSB2PHY_PORT_QUICKCHARGE2 RESET_VALUE 0x00000000
	RSVD_7_4 BIT[7:4]
	RDP_UP_EN BIT[3]
	RDP_DWN_EN BIT[2]
	RDM_UP_EN BIT[1]
	RDM_DWN_EN BIT[0]

QUSB2PHY_PORT_TUNE1 ADDRESS 0x0080 RW
QUSB2PHY_PORT_TUNE1 RESET_VALUE 0x00000024
	HSTRIM_OFFSET BIT[7:6]
	UTM_SQ0_TRIM BIT[5:3]
	UTM_IMP_CODE BIT[2:0]

QUSB2PHY_PORT_TUNE2 ADDRESS 0x0084 RW
QUSB2PHY_PORT_TUNE2 RESET_VALUE 0x000000C5
	UTM_HSTX_TRIM BIT[7:4]
	UTM_HSTX_SR BIT[3:2]
	UTM_HSTX_CAL BIT[1:0]

QUSB2PHY_PORT_TUNE3 ADDRESS 0x0088 RW
QUSB2PHY_PORT_TUNE3 RESET_VALUE 0x00000001
	AUTOCAL_BIAS_DLY BIT[7:6]
	AUTOCAL_IMPCODE_DLY BIT[5:4]
	CAL_HSTX BIT[3:2]
	SQ_SEL BIT[1]
	AUTOCAL_EN BIT[0]

QUSB2PHY_PORT_TUNE4 ADDRESS 0x008C RW
QUSB2PHY_PORT_TUNE4 RESET_VALUE 0x00000010
	SQ_EOP_DLY BIT[7:6]
	CDR_SELECTOR BIT[5]
	MAN_SQRX_DIS BIT[4]
	SEL_EMPH_WIDTH BIT[3]
	EN_EMPHASIS_2 BIT[2]
	EN_EMPHASIS_1 BIT[1]
	EN_EMPH_BIT BIT[0]

QUSB2PHY_PORT_SPARE_WR_REG3 ADDRESS 0x0090 RW
QUSB2PHY_PORT_SPARE_WR_REG3 RESET_VALUE 0x00000000
	RSVD_7_3 BIT[7:3]
	RSVD_2_0 BIT[2:0]

QUSB2PHY_PORT_CDR_TEST ADDRESS 0x0094 RW
QUSB2PHY_PORT_CDR_TEST RESET_VALUE 0x00000000
	CDR_TEST_PHS BIT[7:5]
	CDR_BIST_DIR BIT[4]
	CDR_TEST_EN BIT[3]
	CDR_TEST_DLY BIT[2:0]

QUSB2PHY_PORT_TEST1 ADDRESS 0x0098 RW
QUSB2PHY_PORT_TEST1 RESET_VALUE 0x00000001
	DOUT_TEST BIT[7:6]
	MODE_1_TEST BIT[5]
	OE_TEST BIT[4:3]
	UTM_HS_BYP_TX_DAT BIT[2]
	UTM_WIDE_BYP BIT[1]
	TESTN BIT[0]

QUSB2PHY_PORT_TEST2 ADDRESS 0x009C RW
QUSB2PHY_PORT_TEST2 RESET_VALUE 0x00000008
	HS_DATA_TEST_EN BIT[7]
	HS_FAST_DISCON BIT[6]
	DAT_NOCDR_TEST_EN BIT[5]
	CDR_FREEZE BIT[4:2]
	POR_N_CK_OK_SEL BIT[1]
	POR_N_CK_OK BIT[0]

QUSB2PHY_PORT_TEST3 ADDRESS 0x00A0 RW
QUSB2PHY_PORT_TEST3 RESET_VALUE 0x00000000
	BIST_XCVR BIT[7:6]
	BIST_EN BIT[5]
	BIST_RUN BIT[4]
	STATUS_SEL BIT[3:0]

QUSB2PHY_PORT_BYP1 ADDRESS 0x00A4 RW
QUSB2PHY_PORT_BYP1 RESET_VALUE 0x00000000
	BYP_EN BIT[7]
	BYP_HS BIT[6]
	HS_RX_NO_CDR BIT[5]
	NO_DISC_REC BIT[4]
	BYP_FS_DAT BIT[3]
	BYP_FS_EN BIT[2]
	BYP_FS_SE0 BIT[1]
	BYP_FSTX_PWR BIT[0]

QUSB2PHY_PORT_BYP2 ADDRESS 0x00A8 RW
QUSB2PHY_PORT_BYP2 RESET_VALUE 0x00000000
	BYP_HS_DAT BIT[7]
	BYP_HS_EN BIT[6]
	BYP_HS_CUR BIT[5]
	BYP_RPU_LOW BIT[4]
	BYP_RPUP_EN BIT[3]
	BYP_RPUM_EN BIT[2]
	BYP_RPDP_EN BIT[1]
	BYP_RPDM_EN BIT[0]

QUSB2PHY_PORT_BYP3 ADDRESS 0x00AC RW
QUSB2PHY_PORT_BYP3 RESET_VALUE 0x00000000
	BYP_HSRX_PWR BIT[7]
	BYP_FSRX_PWR BIT[6]
	BYP_SQ_PWR BIT[5]
	BYP_DISC_PWR BIT[4]
	BYP_FS_EDGE BIT[3]
	BYP_ACT_EN BIT[2]
	RSVD_1 BIT[1]
	STATUS_FREEZE BIT[0]

QUSB2PHY_PORT_CDR_CTRL ADDRESS 0x00B0 RW
QUSB2PHY_PORT_CDR_CTRL RESET_VALUE 0x00000003
	RSVD_7_2 BIT[7:2]
	CDR_WIDE BIT[1]
	CDR_PULSE_SMPL BIT[0]

QUSB2PHY_PORT_POWERDOWN ADDRESS 0x00B4 RW
QUSB2PHY_PORT_POWERDOWN RESET_VALUE 0x00000022
	CLK_TEST_EN BIT[7]
	RSVD_6 BIT[6]
	CLAMP_N_EN BIT[5]
	RETEN_EN BIT[4]
	RSVD_3_2 BIT[3:2]
	FREEZIO_N BIT[1]
	POWER_DOWN BIT[0]

QUSB2PHY_PORT_TEST_CTRL ADDRESS 0x00B8 RW
QUSB2PHY_PORT_TEST_CTRL RESET_VALUE 0x00000004
	CLK_TEST_SEL BIT[7:6]
	RX_TEST_CSR_RST BIT[5]
	RX_TEST_EN BIT[4]
	AUTORESUME BIT[3]
	IDDQ_N BIT[2]
	ANA_TEST BIT[1:0]

QUSB2PHY_PORT_INTR_CTRL ADDRESS 0x00BC RW
QUSB2PHY_PORT_INTR_CTRL RESET_VALUE 0x00000000
	RSVD_7_5 BIT[7:5]
	CHG_DET_INTR_EN BIT[4]
	DMSE_INTR_HIGH_SEL BIT[3]
	DMSE_INTR_EN BIT[2]
	DPSE_INTR_HIGH_SEL BIT[1]
	DPSE_INTR_EN BIT[0]

QUSB2PHY_PORT_UTMI_CTRL1 ADDRESS 0x00C0 RW
QUSB2PHY_PORT_UTMI_CTRL1 RESET_VALUE 0x00000010
	RSVD_7_6 BIT[7:6]
	SUSPEND_N BIT[5]
	TERM_SELECT BIT[4]
	XCVR_SELECT BIT[3:2]
	OP_MODE BIT[1:0]

QUSB2PHY_PORT_UTMI_CTRL2 ADDRESS 0x00C4 RW
QUSB2PHY_PORT_UTMI_CTRL2 RESET_VALUE 0x00000080
	UTMI_ULPI_SEL BIT[7]
	UTMI_TEST_MUX_SEL BIT[6]
	UTMI_SUSPEND_TEST_MUX_SEL BIT[5]
	RSVD_4 BIT[4]
	DMPULLDOWN BIT[3]
	DPPULLDOWN BIT[2]
	TX_VALID BIT[1]
	UTMI_RESET BIT[0]

QUSB2PHY_PORT_UTMI_TX_DATA ADDRESS 0x00C8 RW
QUSB2PHY_PORT_UTMI_TX_DATA RESET_VALUE 0x00000000
	UTMI_TX_DATA BIT[7:0]

QUSB2PHY_PORT_RX_PKT_VALUE0 ADDRESS 0x00CC RW
QUSB2PHY_PORT_RX_PKT_VALUE0 RESET_VALUE 0x00000000
	RX_PKT_VALUE_7_0 BIT[7:0]

QUSB2PHY_PORT_RX_PKT_VALUE1 ADDRESS 0x00D0 RW
QUSB2PHY_PORT_RX_PKT_VALUE1 RESET_VALUE 0x00000000
	RX_PKT_VALUE_15_8 BIT[7:0]

QUSB2PHY_PORT_RX_PKT_VALUE2 ADDRESS 0x00D4 RW
QUSB2PHY_PORT_RX_PKT_VALUE2 RESET_VALUE 0x00000000
	RX_PKT_VALUE_23_16 BIT[7:0]

QUSB2PHY_PORT_DEBUG_BUS_SEL ADDRESS 0x00D8 RW
QUSB2PHY_PORT_DEBUG_BUS_SEL RESET_VALUE 0x00000000
	DEBUG_BUS_SEL BIT[7:0]

QUSB2PHY_PORT_ANALOG_TEST_SEL ADDRESS 0x00DC RW
QUSB2PHY_PORT_ANALOG_TEST_SEL RESET_VALUE 0x00000000
	RSVD_7_4 BIT[7:4]
	ANALOG_TEST_SEL BIT[3:0]

QUSB2PHY_PORT_SPARE_WR_REG1 ADDRESS 0x00E0 RW
QUSB2PHY_PORT_SPARE_WR_REG1 RESET_VALUE 0x00000000
	PORT_SPARE_WR_REG1 BIT[7:0]

QUSB2PHY_PORT_OUTPUT ADDRESS 0x00E4 R
QUSB2PHY_PORT_OUTPUT RESET_VALUE 0x00000080
	FS_EDGE_MODE_SEL BIT[7]
	DIN_TEST BIT[6:5]
	SUSPEND_ACK BIT[4]
	IMPCODE_READ_ACAL BIT[3:1]
	VDAT_COMPARE BIT[0]

QUSB2PHY_PORT_RX_STATUS ADDRESS 0x00E8 R
QUSB2PHY_PORT_RX_STATUS RESET_VALUE 0x00000000
	RX_TESTER_STAT BIT[7:4]
	RSVD_3_2 BIT[3:2]
	RX_ALL_BAD BIT[1]
	RX_ALL_GOOD BIT[0]

QUSB2PHY_PORT_INTERNAL_STATUS ADDRESS 0x00EC R
QUSB2PHY_PORT_INTERNAL_STATUS RESET_VALUE 0x00000000
	BIAS_EN_INT BIT[7]
	SQ_EN_INT BIT[6]
	HS_SOURCE_EN_INT BIT[5]
	HS_DRIVE_EN_INT BIT[4]
	HSBUF_EN BIT[3]
	HS_DISCONN_EN_INT BIT[2]
	FS_LS_RX_EN_INT BIT[1]
	FS_LS_DRV_EN_INT BIT[0]

QUSB2PHY_PORT_INTR_STATUS ADDRESS 0x00F0 R
QUSB2PHY_PORT_INTR_STATUS RESET_VALUE 0x00000000
	RSVD_7_5 BIT[7:5]
	CHG_DET_INTERRUPT BIT[4]
	RSVD_3 BIT[3]
	DMSE_INTERRUPT BIT[2]
	RSVD_1 BIT[1]
	DPSE_INTERRUPT BIT[0]

QUSB2PHY_PORT_UTMI_STATUS ADDRESS 0x00F4 R
QUSB2PHY_PORT_UTMI_STATUS RESET_VALUE 0x00000000
	RX_ERROR BIT[7]
	RX_VALID BIT[6]
	TX_READY BIT[5]
	HOST_DISCONNECT BIT[4]
	RX_ACTIVE BIT[3]
	TX_VALID BIT[2]
	LINESTATE BIT[1:0]

QUSB2PHY_PORT_UTMI_RX_DATA ADDRESS 0x00F8 R
QUSB2PHY_PORT_UTMI_RX_DATA RESET_VALUE 0x00000000
	UTMI_RX_DATA BIT[7:0]

QUSB2PHY_PORT_UTMI_VSTATUS ADDRESS 0x00FC R
QUSB2PHY_PORT_UTMI_VSTATUS RESET_VALUE 0x00000000
	RSVD_7_6 BIT[7:6]
	BIST_PASS BIT[5]
	BIST_DONE BIT[4]
	VSTATUS BIT[3:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB3PHY_AHB2PHY.USB3PHY_CM_PCIE_USB3_SW (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.USB3PHY_AHB2PHY.USB3PHY_CM_PCIE_USB3_SW' does not directly contain any register.
----------------------------------------------------------------------------------------

usb3phy_cm_pcie_usb3_sw MODULE OFFSET=USB3PHY_AHB2PHY+0x00000000 MAX=USB3PHY_AHB2PHY+0x000007FF APRE=USB3PHY_ SPRE=USB3PHY_ BPRE=USB3PHY_ ABPRE=USB3PHY_ FPRE=USB3PHY_

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB3PHY_AHB2PHY.USB3PHY_CM_PCIE_USB3_SW.QSERDES_COM_PCIE_USB3_COMMON (level 3)
----------------------------------------------------------------------------------------
qserdes_com_pcie_usb3_common MODULE OFFSET=USB3PHY_AHB2PHY+0x00000000 MAX=USB3PHY_AHB2PHY+0x00000187 APRE=USB3PHY_QSERDES_COM_ SPRE=USB3PHY_QSERDES_COM_ BPRE=USB3PHY_QSERDES_COM_ ABPRE=USB3PHY_QSERDES_COM_ FPRE=USB3PHY_QSERDES_COM_

SYS_CLK_CTRL ADDRESS 0x0000 RW
SYS_CLK_CTRL RESET_VALUE 0x00000000
	PLACEHOLDER_CHAIN_INPUT BIT[7]
	SYSCLK_RBLDO_EN_MUX BIT[6]
	SYSCLK_RBLDO_EN BIT[5]
	SYSCLK_CM BIT[4]
	SYSCLK_AC_COUPLE BIT[3]
	SYSCLK_GNDTERM BIT[2]
	SYSCLK_TERM_SEL BIT[1]
	SYSCLK_BUF_EN BIT[0]

PLL_VCOTAIL_EN ADDRESS 0x0004 RW
PLL_VCOTAIL_EN RESET_VALUE 0x00000001
	PLL_VCO_TAIL_MUX BIT[7]
	PLL_VCO_TAIL BIT[6:2]
	PLL_EN_MUX BIT[1]
	PLL_EN BIT[0]

CMN_MODE ADDRESS 0x0008 RW
CMN_MODE RESET_VALUE 0x00000000
	CMN_MODE BIT[3:0]

IE_TRIM ADDRESS 0x000C RW
IE_TRIM RESET_VALUE 0x00000000
	IETRIM BIT[7:0]

IP_TRIM ADDRESS 0x0010 RW
IP_TRIM RESET_VALUE 0x00000000
	IPTRIM BIT[7:0]

PLL_CNTRL ADDRESS 0x0014 RW
PLL_CNTRL RESET_VALUE 0x00000024
	PLL_CP_PROP_INSEL BIT[7]
	PLL_IBOOST BIT[6]
	OCP_EN BIT[5]
	PLL_SYSCLKD2 BIT[4]
	PLL_CPLIN BIT[3]
	PLL_DIV_FFEN BIT[2]
	PLL_DIV_ORD BIT[1]
	VCO_SEL BIT[0]

PLL_PHSEL_CONTROL ADDRESS 0x0018 RW
PLL_PHSEL_CONTROL RESET_VALUE 0x00000004
	PLL_CLKOUT_SEL BIT[5:2]
	PLL_FLIP_DIR BIT[1]
	PLL_PHSEL_EN BIT[0]

IPTAT_TRIM_VCCA_TX_SEL ADDRESS 0x001C RW
IPTAT_TRIM_VCCA_TX_SEL RESET_VALUE 0x00000000
	VCCA_TX_SEL BIT[7:5]
	IPTAT_TRIM BIT[4:0]

PLL_PHSEL_DC ADDRESS 0x0020 RW
PLL_PHSEL_DC RESET_VALUE 0x00000000
	PLL_PHSEL_DC BIT[7:0]

PLL_IP_SETI ADDRESS 0x0024 RW
PLL_IP_SETI RESET_VALUE 0x00000016
	PLL_IPSETI BIT[5:0]

CORE_CLK_IN_SYNC_SEL ADDRESS 0x0028 RW
CORE_CLK_IN_SYNC_SEL RESET_VALUE 0x00000000
	CORECLK_IN_SYNC_SEL BIT[0]

PLL_BKG_KVCO_CAL_EN ADDRESS 0x002C RW
PLL_BKG_KVCO_CAL_EN RESET_VALUE 0x00000000
	INVERT_PLL_CAL_TUNE_CODE BIT[6]
	KVCO_CAL_EN_MUX BIT[5]
	KVCO_CAL_EN BIT[4]
	BKG_CAL_EN_MUX BIT[3]
	BKG_CAL_EN BIT[2]
	PLL_CAL_EN_MUX BIT[1]
	PLL_CAL_EN BIT[0]

BIAS_EN_CLKBUFLR_EN ADDRESS 0x0030 RW
BIAS_EN_CLKBUFLR_EN RESET_VALUE 0x00000000
	CLKBUF_L_EN_MUX BIT[5]
	CLKBUF_L_EN BIT[4]
	CLKBUF_R_EN_MUX BIT[3]
	CLKBUF_R_EN BIT[2]
	BIAS_EN_MUX BIT[1]
	BIAS_EN BIT[0]

PLL_CP_SETI ADDRESS 0x0034 RW
PLL_CP_SETI RESET_VALUE 0x0000002B
	PLL_CPSETI BIT[7:0]

PLL_IP_SETP ADDRESS 0x0038 RW
PLL_IP_SETP RESET_VALUE 0x00000005
	PLL_IPSETP BIT[5:0]

PLL_CP_SETP ADDRESS 0x003C RW
PLL_CP_SETP RESET_VALUE 0x00000004
	PLL_CPSETP BIT[4:0]

ATB_SEL1 ADDRESS 0x0040 RW
ATB_SEL1 RESET_VALUE 0x00000000
	ATB_SEL1 BIT[7:0]

ATB_SEL2 ADDRESS 0x0044 RW
ATB_SEL2 RESET_VALUE 0x00000000
	DEBUGBUS_SEL BIT[7:4]
	ATB_SEL2 BIT[3:0]

SYSCLK_EN_SEL_TXBAND ADDRESS 0x0048 RW
SYSCLK_EN_SEL_TXBAND RESET_VALUE 0x00000000
	TX_BAND_MUX BIT[6]
	TX_BAND BIT[5:4]
	SYSCLK_SEL BIT[3:2]
	SYSCLK_EN_MUX BIT[1]
	SYSCLK_EN BIT[0]

RESETSM_CNTRL ADDRESS 0x004C RW
RESETSM_CNTRL RESET_VALUE 0x00000000
	BYPASS_KVCO BIT[7]
	DISABLE_CLKGATE BIT[6]
	PLL_UNLOCK_DET BIT[5]
	FRQ_TUNE_MODE BIT[4]
	BYPASS_VCOCAL BIT[3]
	BYPASS_RESTRIM BIT[2]
	BYPASS_PLLLOCK BIT[1]
	FORCE_PLLLOCK BIT[0]

RESETSM_CNTRL2 ADDRESS 0x0050 RW
RESETSM_CNTRL2 RESET_VALUE 0x00000000
	BYPASS_VCOCAL2 BIT[3]
	BYPASS_RESTRIM2 BIT[2]
	BYPASS_AMP_CAL BIT[1]
	BYPASS_BKG_CAL BIT[0]

RESETSM_CNTRL3 ADDRESS 0x0054 RW
RESETSM_CNTRL3 RESET_VALUE 0x00000000
	RESETSM_RESET BIT[3]
	CORE_RESET_CSR BIT[2]
	START_MUX BIT[1]
	START BIT[0]

RESETSM_PLL_CAL_COUNT1 ADDRESS 0x0058 RW
RESETSM_PLL_CAL_COUNT1 RESET_VALUE 0x00000000
	PLL_FAST_TUNE_COUNT_LOW BIT[7:0]

RESETSM_PLL_CAL_COUNT2 ADDRESS 0x005C RW
RESETSM_PLL_CAL_COUNT2 RESET_VALUE 0x00000010
	PLL_FAST_TUNE_COUNT_HIGH BIT[7:0]

DIV_REF1 ADDRESS 0x0060 RW
DIV_REF1 RESET_VALUE 0x00000000
	DIV_REF1 BIT[7:0]

DIV_REF2 ADDRESS 0x0064 RW
DIV_REF2 RESET_VALUE 0x00000000
	DIV_REF2 BIT[1:0]

KVCO_COUNT1 ADDRESS 0x0068 RW
KVCO_COUNT1 RESET_VALUE 0x00000000
	KVCO_COUNT1 BIT[7:0]

KVCO_COUNT2 ADDRESS 0x006C RW
KVCO_COUNT2 RESET_VALUE 0x00000000
	KVCO_COUNT2 BIT[1:0]

KVCO_CAL_CNTRL ADDRESS 0x0070 RW
KVCO_CAL_CNTRL RESET_VALUE 0x00000000
	OPEN_LOOP_MUX BIT[6]
	OPEN_LOOP BIT[5]
	POS_KVSLP BIT[4]
	STARTUP_TIME BIT[3:2]
	WAITTIME BIT[1:0]

KVCO_CODE ADDRESS 0x0074 RW
KVCO_CODE RESET_VALUE 0x00000000
	KVCO_CODE_MUX BIT[5]
	KVCO_CODE BIT[4:0]

VREF_CFG1 ADDRESS 0x0078 RW
VREF_CFG1 RESET_VALUE 0x00000000
	VREF_CFG1 BIT[7:0]

VREF_CFG2 ADDRESS 0x007C RW
VREF_CFG2 RESET_VALUE 0x00000000
	VREF_CFG_MUX BIT[1]
	VREF_CFG2 BIT[0]

VREF_CFG3 ADDRESS 0x0080 RW
VREF_CFG3 RESET_VALUE 0x00000000
	VREF_CFG3 BIT[7:0]

VREF_CFG4 ADDRESS 0x0084 RW
VREF_CFG4 RESET_VALUE 0x00000000
	VREF_CFG4 BIT[0]

VREF_CFG5 ADDRESS 0x0088 RW
VREF_CFG5 RESET_VALUE 0x00000010
	VREF_CFG5 BIT[7:0]

VREF_CFG6 ADDRESS 0x008C RW
VREF_CFG6 RESET_VALUE 0x00000000
	VREF_CFG6 BIT[0]

PLLLOCK_CMP1 ADDRESS 0x0090 RW
PLLLOCK_CMP1 RESET_VALUE 0x00000000
	PLLLOCK_CMP1 BIT[7:0]

PLLLOCK_CMP2 ADDRESS 0x0094 RW
PLLLOCK_CMP2 RESET_VALUE 0x00000000
	PLLLOCK_CMP2 BIT[7:0]

PLLLOCK_CMP3 ADDRESS 0x0098 RW
PLLLOCK_CMP3 RESET_VALUE 0x00000000
	PLLLOCK_CMP3 BIT[7:0]

PLLLOCK_CMP_EN ADDRESS 0x009C RW
PLLLOCK_CMP_EN RESET_VALUE 0x00000000
	PLLLOCK_EN_MUX BIT[6]
	PLLLOCK_EN BIT[5]
	PLLLOCK_RNG BIT[4:3]
	PLLLOCK_CNT BIT[2:1]
	PLLLOCK_CMP_EN BIT[0]

BGTC ADDRESS 0x00A0 RW
BGTC RESET_VALUE 0x0000000F
	BGTC BIT[7:0]

PLL_TEST_UPDN ADDRESS 0x00A4 RW
PLL_TEST_UPDN RESET_VALUE 0x00000000
	PLL_TESTDN BIT[1]
	PLL_TESTUP BIT[0]

PLL_VCO_TUNE ADDRESS 0x00A8 RW
PLL_VCO_TUNE RESET_VALUE 0x00000000
	PLL_VCO_TUNE_MUX BIT[7]
	PLL_VCO_TUNE BIT[6:0]

DEC_START1 ADDRESS 0x00AC RW
DEC_START1 RESET_VALUE 0x00000000
	DEC_START1_MUX BIT[7]
	DEC_START1 BIT[6:0]

PLL_AMP_OS ADDRESS 0x00B0 RW
PLL_AMP_OS RESET_VALUE 0x00000000
	AMPSTART_MUX BIT[6]
	AMPSTART BIT[5]
	PLL_AMP_OS BIT[4:0]

SSC_EN_CENTER ADDRESS 0x00B4 RW
SSC_EN_CENTER RESET_VALUE 0x00000000
	SSCCENTER BIT[1]
	SSCEN BIT[0]

SSC_ADJ_PER1 ADDRESS 0x00B8 RW
SSC_ADJ_PER1 RESET_VALUE 0x00000000
	SSC_ADJPER1 BIT[7:0]

SSC_ADJ_PER2 ADDRESS 0x00BC RW
SSC_ADJ_PER2 RESET_VALUE 0x00000000
	SSC_ADJPER2 BIT[1:0]

SSC_PER1 ADDRESS 0x00C0 RW
SSC_PER1 RESET_VALUE 0x00000000
	SSC_PER1 BIT[7:0]

SSC_PER2 ADDRESS 0x00C4 RW
SSC_PER2 RESET_VALUE 0x00000000
	SSC_PER2 BIT[7:0]

SSC_STEP_SIZE1 ADDRESS 0x00C8 RW
SSC_STEP_SIZE1 RESET_VALUE 0x00000000
	SSC_STEPSIZE1 BIT[7:0]

SSC_STEP_SIZE2 ADDRESS 0x00CC RW
SSC_STEP_SIZE2 RESET_VALUE 0x00000000
	SSC_STEPSIZE2 BIT[7:0]

RES_CODE_UP ADDRESS 0x00D0 RW
RES_CODE_UP RESET_VALUE 0x00000000
	RESCODEUP_MUX BIT[5]
	RESCODE_UP BIT[4:0]

RES_CODE_DN ADDRESS 0x00D4 RW
RES_CODE_DN RESET_VALUE 0x00000000
	RESCODEDN_MUX BIT[5]
	RESCODE_DN BIT[4:0]

RES_CODE_UP_OFFSET ADDRESS 0x00D8 RW
RES_CODE_UP_OFFSET RESET_VALUE 0x00000000
	RESCODEUP_OFFSET BIT[5:0]

RES_CODE_DN_OFFSET ADDRESS 0x00DC RW
RES_CODE_DN_OFFSET RESET_VALUE 0x00000000
	RESCODEDN_OFFSET BIT[5:0]

RES_CODE_START_SEG1 ADDRESS 0x00E0 RW
RES_CODE_START_SEG1 RESET_VALUE 0x00000020
	RESTRIM_SENSESTATE_SEG1 BIT[6]
	RESTRIM_DIRECTION_SEG1 BIT[5]
	RESCODE_START_SEG1 BIT[4:0]

RES_CODE_START_SEG2 ADDRESS 0x00E4 RW
RES_CODE_START_SEG2 RESET_VALUE 0x00000060
	RESTRIM_SENSESTATE_SEG2 BIT[6]
	RESTRIM_DIRECTION_SEG2 BIT[5]
	RESCODE_START_SEG2 BIT[4:0]

RES_CODE_CAL_CSR ADDRESS 0x00E8 RW
RES_CODE_CAL_CSR RESET_VALUE 0x00000043
	RESCODE_CSR BIT[7:4]
	RESCODE_CAL BIT[3:0]

RES_CODE ADDRESS 0x00EC RW
RES_CODE RESET_VALUE 0x00000000
	RESCODE_MUX BIT[5]
	RESCODE BIT[4:0]

RES_TRIM_CONTROL ADDRESS 0x00F0 RW
RES_TRIM_CONTROL RESET_VALUE 0x00000005
	RESTRIM_SEGMENT2 BIT[5:4]
	RESTRIM_SEGMENT BIT[3:2]
	RESTRIM_FREEZE BIT[1]
	RESTRIM_SEARCH BIT[0]

RES_TRIM_CONTROL2 ADDRESS 0x00F4 RW
RES_TRIM_CONTROL2 RESET_VALUE 0x00000000
	RESTRIM_STEP BIT[2]
	RESTRIM_START_MUX BIT[1]
	RESTRIM_START BIT[0]

RES_TRIM_EN_VCOCALDONE ADDRESS 0x00F8 RW
RES_TRIM_EN_VCOCALDONE RESET_VALUE 0x00000000
	SEEK_MUX BIT[5]
	SEEK BIT[4]
	VCO_CAL_DONE_MUX BIT[3]
	VCO_CAL_DONE BIT[2]
	RESTRIM_EN_MUX BIT[1]
	RESTRIM_EN BIT[0]

FAUX_EN ADDRESS 0x00FC RW
FAUX_EN RESET_VALUE 0x00000000
	TEST_CLK_EN BIT[4]
	HR_OCLK3_EN BIT[3]
	HR_OCLK2_EN BIT[2]
	FAUX_SEL BIT[1]
	FAUX_EN BIT[0]

DIV_FRAC_START1 ADDRESS 0x0100 RW
DIV_FRAC_START1 RESET_VALUE 0x00000000
	DIV_FRAC_START1_MUX BIT[7]
	DIV_FRAC_START1 BIT[6:0]

DIV_FRAC_START2 ADDRESS 0x0104 RW
DIV_FRAC_START2 RESET_VALUE 0x00000000
	DIV_FRAC_START2_MUX BIT[7]
	DIV_FRAC_START2 BIT[6:0]

DIV_FRAC_START3 ADDRESS 0x0108 RW
DIV_FRAC_START3 RESET_VALUE 0x00000000
	DIV_FRAC_START3_MUX BIT[6]
	DIV_FRAC_START3 BIT[5:0]

DEC_START2 ADDRESS 0x010C RW
DEC_START2 RESET_VALUE 0x00000000
	DEC_START2_MUX BIT[1]
	DEC_START2 BIT[0]

PLL_RXTXEPCLK_EN ADDRESS 0x0110 RW
PLL_RXTXEPCLK_EN RESET_VALUE 0x00000000
	CLK_EP_EN_FORCE BIT[5]
	CLK_EP_EN BIT[4]
	PLL_TXCLK_EN_MUX BIT[3]
	PLL_TXCLK_EN BIT[2]
	PLL_RXCLK_EN_MUX BIT[1]
	PLL_RXCLK_EN BIT[0]

PLL_CRCTRL ADDRESS 0x0114 RW
PLL_CRCTRL RESET_VALUE 0x00000000
	PLL_RCTRL BIT[7:4]
	PLL_CCTRL BIT[3:0]

PLL_CLKEPDIV ADDRESS 0x0118 RW
PLL_CLKEPDIV RESET_VALUE 0x00000019
	PLL_CLK_EP_DIV BIT[7:0]

PLL_FREQUPDATE ADDRESS 0x011C RW
PLL_FREQUPDATE RESET_VALUE 0x00000000
	PLL_FREQUPDATE BIT[0]

PLL_BKGCAL_TRIM_UP ADDRESS 0x0120 RW
PLL_BKGCAL_TRIM_UP RESET_VALUE 0x00000000
	BKGCAL_TRIM_UP BIT[7:0]

PLL_BKGCAL_TRIM_DN ADDRESS 0x0124 RW
PLL_BKGCAL_TRIM_DN RESET_VALUE 0x00000000
	BKGCAL_TRIM_DN BIT[7:0]

PLL_BKGCAL_TRIM_MUX ADDRESS 0x0128 RW
PLL_BKGCAL_TRIM_MUX RESET_VALUE 0x00000000
	BKGCAL_TRIM_UP_MUX BIT[1]
	BKGCAL_TRIM_DN_MUX BIT[0]

PLL_BKGCAL_VREF_CFG ADDRESS 0x012C RW
PLL_BKGCAL_VREF_CFG RESET_VALUE 0x00000000
	BKGCAL_VREF_CFG BIT[1:0]

PLL_BKGCAL_DIV_REF1 ADDRESS 0x0130 RW
PLL_BKGCAL_DIV_REF1 RESET_VALUE 0x00000000
	BKGCAL_DIV_REF1 BIT[7:0]

PLL_BKGCAL_DIV_REF2 ADDRESS 0x0134 RW
PLL_BKGCAL_DIV_REF2 RESET_VALUE 0x00000000
	BKGCAL_DIV_REF2 BIT[3:0]

MUXADDR ADDRESS 0x0138 RW
MUXADDR RESET_VALUE 0x00000000
	MUXADDR BIT[7:0]

LOW_POWER_RO_CONTROL ADDRESS 0x013C RW
LOW_POWER_RO_CONTROL RESET_VALUE 0x00000000
	LP_VCO_CTRL BIT[3:0]

POST_DIVIDER_CONTROL ADDRESS 0x0140 RW
POST_DIVIDER_CONTROL RESET_VALUE 0x00000000
	LP_CLK_CTRL BIT[7:0]

HR_OCLK2_DIVIDER ADDRESS 0x0144 RW
HR_OCLK2_DIVIDER RESET_VALUE 0x00000000
	HR_OCLK2_DIV BIT[7:0]

HR_OCLK3_DIVIDER ADDRESS 0x0148 RW
HR_OCLK3_DIVIDER RESET_VALUE 0x00000000
	HR_OCLK3_DIV BIT[7:0]

PLL_VCO_HIGH ADDRESS 0x014C R
PLL_VCO_HIGH RESET_VALUE 0x00000000
	PLACEHOLDER_CHAIN_OUTPUT BIT[3]
	PLL_FREQ_DONE BIT[2]
	AMP_DONE BIT[1]
	PLL_VCOHIGH BIT[0]

RESET_SM ADDRESS 0x0150 R
RESET_SM RESET_VALUE 0x00000000
	RESETSM BIT[7:0]

MUXVAL ADDRESS 0x0154 R
MUXVAL RESET_VALUE 0x00000000
	MUXVAL BIT[7:0]

CORE_RES_CODE_DN ADDRESS 0x0158 R
CORE_RES_CODE_DN RESET_VALUE 0x00000000
	CORE_RES_CODE_DN BIT[4:0]

CORE_RES_CODE_UP ADDRESS 0x015C R
CORE_RES_CODE_UP RESET_VALUE 0x00000000
	CORE_RES_CODE_UP BIT[4:0]

CORE_VCO_TUNE ADDRESS 0x0160 R
CORE_VCO_TUNE RESET_VALUE 0x00000000
	CORE_VCO_TUNE BIT[6:0]

CORE_VCO_TAIL ADDRESS 0x0164 R
CORE_VCO_TAIL RESET_VALUE 0x00000000
	CORE_VCO_TAIL BIT[4:0]

CORE_KVCO_CODE ADDRESS 0x0168 R
CORE_KVCO_CODE RESET_VALUE 0x00000000
	CORE_KVCO_CODE BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB3PHY_AHB2PHY.USB3PHY_CM_PCIE_USB3_SW.QSERDES_TX_PCIE_USB3_TX (level 3)
----------------------------------------------------------------------------------------
qserdes_tx_pcie_usb3_tx MODULE OFFSET=USB3PHY_AHB2PHY+0x00000200 MAX=USB3PHY_AHB2PHY+0x000002E3 APRE=USB3PHY_QSERDES_TX_ SPRE=USB3PHY_QSERDES_TX_ BPRE=USB3PHY_QSERDES_TX_ ABPRE=USB3PHY_QSERDES_TX_ FPRE=USB3PHY_QSERDES_TX_

BIST_MODE_LANENO ADDRESS 0x0000 RW
BIST_MODE_LANENO RESET_VALUE 0x00000000
	PLACEHOLDER_CHAIN_INPUT BIT[7]
	BIST_LANE_NUMBER BIT[6:5]
	BISTMODE BIT[4:0]

CLKBUF_ENABLE ADDRESS 0x0004 RW
CLKBUF_ENABLE RESET_VALUE 0x00000001
	CLKBUF_EN_MUX BIT[1]
	CLKBUF_EN BIT[0]

TX_EMP_POST1_LVL ADDRESS 0x0008 RW
TX_EMP_POST1_LVL RESET_VALUE 0x00000000
	TX_EMP_POST1_LVL_MUX BIT[5]
	TX_EMP_POST1_LVL BIT[4:0]

TX_DRV_LVL ADDRESS 0x000C RW
TX_DRV_LVL RESET_VALUE 0x00000000
	TX_DRV_LVL_MUX BIT[4]
	TX_DRV_LVL BIT[3:0]

RESET_TSYNC_EN ADDRESS 0x0010 RW
RESET_TSYNC_EN RESET_VALUE 0x00000001
	RESET_TSYNC_EN_MUX BIT[1]
	RESET_TSYNC_EN BIT[0]

LPB_EN ADDRESS 0x0014 RW
LPB_EN RESET_VALUE 0x00000000
	LINE_LPB_EN_MUX BIT[6]
	LINE_LPB_EN BIT[5]
	TX_RCLK_LPB_EN BIT[4]
	SER_LPB_EN_MUX BIT[3]
	SER_LPB_EN BIT[2]
	PAR_LPB_EN BIT[1]
	RCLK_LPB_EN BIT[0]

RES_CODE_UP ADDRESS 0x0018 RW
RES_CODE_UP RESET_VALUE 0x00000000
	RES_CODE_UP_MUX BIT[5]
	RES_CODE_UP BIT[4:0]

RES_CODE_DN ADDRESS 0x001C RW
RES_CODE_DN RESET_VALUE 0x00000000
	RES_CODE_DN_MUX BIT[5]
	RES_CODE_DN BIT[4:0]

PERL_LENGTH1 ADDRESS 0x0020 RW
PERL_LENGTH1 RESET_VALUE 0x00000000
	PERL_LENGTH1 BIT[7:0]

PERL_LENGTH2 ADDRESS 0x0024 RW
PERL_LENGTH2 RESET_VALUE 0x00000000
	PERL_LENGTH2 BIT[7:0]

SERDES_BYP_EN_OUT ADDRESS 0x0028 RW
SERDES_BYP_EN_OUT RESET_VALUE 0x00000000
	DEBUGBUS_SEL BIT[7:4]
	SERDES_BYP_OUT_MUX BIT[3]
	SERDES_BYP_OUT BIT[2]
	SERDES_BYP_EN_MUX BIT[1]
	SERDES_BYP_EN BIT[0]

HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN ADDRESS 0x002C RW
HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN RESET_VALUE 0x00000045
	DRVR_EN BIT[6]
	TX_HIGHZ_MUX BIT[5]
	TX_HIGHZ BIT[4]
	TRANSCEIVER_BIAS_EN_MUX BIT[3]
	TRANSCEIVER_BIAS_EN BIT[2]
	TX_EN_MUX BIT[1]
	TX_EN BIT[0]

PARRATE_REC_DETECT_IDLE_EN ADDRESS 0x0030 RW
PARRATE_REC_DETECT_IDLE_EN RESET_VALUE 0x00000000
	PAR_RATE_MUX BIT[6]
	PAR_RATE BIT[5:4]
	IDLE_EN_MUX BIT[3]
	IDLE_EN BIT[2]
	RCV_DET_EN_MUX BIT[1]
	RCV_DET_EN BIT[0]

BIST_PATTERN1 ADDRESS 0x0034 RW
BIST_PATTERN1 RESET_VALUE 0x000000AA
	BIST_PATTERN1 BIT[7:0]

BIST_PATTERN2 ADDRESS 0x0038 RW
BIST_PATTERN2 RESET_VALUE 0x000000AA
	BIST_PATTERN2 BIT[7:0]

BIST_PATTERN3 ADDRESS 0x003C RW
BIST_PATTERN3 RESET_VALUE 0x000000AA
	BIST_PATTERN3 BIT[7:0]

BIST_PATTERN4 ADDRESS 0x0040 RW
BIST_PATTERN4 RESET_VALUE 0x000000AA
	BIST_PATTERN4 BIT[7:0]

BIST_PATTERN5 ADDRESS 0x0044 RW
BIST_PATTERN5 RESET_VALUE 0x000000AA
	BIST_PATTERN5 BIT[7:0]

BIST_PATTERN6 ADDRESS 0x0048 RW
BIST_PATTERN6 RESET_VALUE 0x000000AA
	BIST_PATTERN6 BIT[7:0]

BIST_PATTERN7 ADDRESS 0x004C RW
BIST_PATTERN7 RESET_VALUE 0x000000AA
	BIST_PATTERN7 BIT[7:0]

BIST_PATTERN8 ADDRESS 0x0050 RW
BIST_PATTERN8 RESET_VALUE 0x000000AA
	BIST_PATTERN8 BIT[7:0]

LANE_MODE ADDRESS 0x0054 RW
LANE_MODE RESET_VALUE 0x00000000
	LANE_MODE BIT[7:0]

IDAC_CAL_LANE_MODE ADDRESS 0x0058 RW
IDAC_CAL_LANE_MODE RESET_VALUE 0x00000000
	IDAC_CAL_LANE_MODE BIT[7:0]

IDAC_CAL_LANE_MODE_CONFIGURATION ADDRESS 0x005C RW
IDAC_CAL_LANE_MODE_CONFIGURATION RESET_VALUE 0x00000000
	LANE_MODE_MUX BIT[0]

ATB_SEL1 ADDRESS 0x0060 RW
ATB_SEL1 RESET_VALUE 0x00000000
	ATB_SEL1 BIT[7:0]

ATB_SEL2 ADDRESS 0x0064 RW
ATB_SEL2 RESET_VALUE 0x00000000
	ATB_SEL2 BIT[0]

RCV_DETECT_LVL ADDRESS 0x0068 RW
RCV_DETECT_LVL RESET_VALUE 0x00000000
	RCV_DET_LVL BIT[2:0]

PRBS_SEED1 ADDRESS 0x006C RW
PRBS_SEED1 RESET_VALUE 0x000000A5
	PRBS_SEED1 BIT[7:0]

PRBS_SEED2 ADDRESS 0x0070 RW
PRBS_SEED2 RESET_VALUE 0x0000005A
	PRBS_SEED2 BIT[7:0]

PRBS_SEED3 ADDRESS 0x0074 RW
PRBS_SEED3 RESET_VALUE 0x0000007F
	PRBS_SEED3 BIT[7:0]

PRBS_SEED4 ADDRESS 0x0078 RW
PRBS_SEED4 RESET_VALUE 0x00000013
	PRBS_SEED4 BIT[7:0]

RESET_GEN ADDRESS 0x007C RW
RESET_GEN RESET_VALUE 0x00000000
	RESET_GEN BIT[6:0]

TRAN_DRVR_EMP_EN ADDRESS 0x0080 RW
TRAN_DRVR_EMP_EN RESET_VALUE 0x00000000
	EMP_EN_MUX BIT[1]
	EMP_EN BIT[0]

TX_INTERFACE_MODE ADDRESS 0x0084 RW
TX_INTERFACE_MODE RESET_VALUE 0x00000000
	TXINTERFACE_MODE BIT[3:0]

PWM_CTRL ADDRESS 0x0088 RW
PWM_CTRL RESET_VALUE 0x00000000
	PWM_ENC_DATA_MUX BIT[7]
	PWM_ENC_DATA BIT[6]
	DEC_RCLK_SETUP_TIMING_ADJ BIT[5:2]
	PWM_DEC_EN BIT[1]
	PWM_ENC_EN BIT[0]

PWM_DATA ADDRESS 0x008C RW
PWM_DATA RESET_VALUE 0x00000000
	PWM_DATAB_MUX BIT[3]
	PWM_DATAB BIT[2]
	PWM_DATA_MUX BIT[1]
	PWM_DATA BIT[0]

PWM_ENC_DIV_CTRL ADDRESS 0x0090 RW
PWM_ENC_DIV_CTRL RESET_VALUE 0x00000004
	PWM_ENC_NDIV BIT[7:0]

VMODE_CTRL1 ADDRESS 0x0094 RW
VMODE_CTRL1 RESET_VALUE 0x00000000
	VMODE_CTRL1 BIT[7:0]

VMODE_CTRL2 ADDRESS 0x0098 RW
VMODE_CTRL2 RESET_VALUE 0x00000000
	VMODE_CTRL2 BIT[7:0]

VMODE_CTRL3 ADDRESS 0x009C RW
VMODE_CTRL3 RESET_VALUE 0x00000000
	VMODE_CTRL3 BIT[7:0]

VMODE_CTRL4 ADDRESS 0x00A0 RW
VMODE_CTRL4 RESET_VALUE 0x00000000
	VMODE_CTRL4 BIT[7:0]

VMODE_CTRL5 ADDRESS 0x00A4 RW
VMODE_CTRL5 RESET_VALUE 0x00000000
	VMODE_CTRL5 BIT[7:0]

VMODE_CTRL6 ADDRESS 0x00A8 RW
VMODE_CTRL6 RESET_VALUE 0x00000000
	VMODE_CTRL6 BIT[7:0]

VMODE_CTRL7 ADDRESS 0x00AC RW
VMODE_CTRL7 RESET_VALUE 0x00000000
	VMODE_CTRL7 BIT[1:0]

TX_ALOG_INTF_OBSV_CNTL ADDRESS 0x00B0 RW
TX_ALOG_INTF_OBSV_CNTL RESET_VALUE 0x00000000
	TX_ALOG_INTF_OBSV_CNTL BIT[4:0]

BIST_STATUS ADDRESS 0x00B4 R
BIST_STATUS RESET_VALUE 0x00000000
	PLACEHOLDER_CHAIN_OUTPUT BIT[3]
	BIST_STATUS_RO BIT[2:0]

BIST_ERROR_COUNT1 ADDRESS 0x00B8 R
BIST_ERROR_COUNT1 RESET_VALUE 0x00000000
	BIST_ERROR_COUNT1_STATUS BIT[7:0]

BIST_ERROR_COUNT2 ADDRESS 0x00BC R
BIST_ERROR_COUNT2 RESET_VALUE 0x00000000
	BIST_ERROR_COUNT2_STATUS BIT[7:0]

TX_ALOG_INTF_OBSV ADDRESS 0x00C0 R
TX_ALOG_INTF_OBSV RESET_VALUE 0x00000000
	TX_ALOG_INTF_OBSV_STATUS BIT[7:0]

PWM_DEC_STATUS ADDRESS 0x00C4 R
PWM_DEC_STATUS RESET_VALUE 0x00000000
	PWM_DEC_CLK_OUT BIT[1]
	PWM_DEC_DATA_OUT BIT[0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB3PHY_AHB2PHY.USB3PHY_CM_PCIE_USB3_SW.QSERDES_RX_PCIE_USB3_RX (level 3)
----------------------------------------------------------------------------------------
qserdes_rx_pcie_usb3_rx MODULE OFFSET=USB3PHY_AHB2PHY+0x00000400 MAX=USB3PHY_AHB2PHY+0x000005EF APRE=USB3PHY_QSERDES_RX_ SPRE=USB3PHY_QSERDES_RX_ BPRE=USB3PHY_QSERDES_RX_ ABPRE=USB3PHY_QSERDES_RX_ FPRE=USB3PHY_QSERDES_RX_

CDR_CONTROL1 ADDRESS 0x0000 RW
CDR_CONTROL1 RESET_VALUE 0x000000A2
	HBW_PD_EN BIT[7]
	SECONDORDERENABLE BIT[6]
	FIRSTORDER_THRESH BIT[5:3]
	SECONDORDERGAIN BIT[2:0]

CDR_CONTROL2 ADDRESS 0x0004 RW
CDR_CONTROL2 RESET_VALUE 0x00000000
	NEW_FEATURE_ENABLE_CE BIT[6]
	NEW_FEATURE_ENABLE_SO BIT[5]
	ALOG_FIRSTORDER_CARRY_EN BIT[4]
	DIG_FIRSTORDER_CARRY_EN BIT[3]
	SECONDORDER_STEP_BY_THREE BIT[2]
	SECONDORDER_STEP_BY_TWO BIT[1]
	SECONDORDER_STEP_BY_ONE BIT[0]

CDR_CONTROL_HALF ADDRESS 0x0008 RW
CDR_CONTROL_HALF RESET_VALUE 0x00000022
	FIRSTORDER_THRESH_HALF BIT[5:3]
	SECONDORDERGAIN_HALF BIT[2:0]

CDR_CONTROL_QUARTER ADDRESS 0x000C RW
CDR_CONTROL_QUARTER RESET_VALUE 0x00000022
	FIRSTORDER_THRESH_QUARTER BIT[5:3]
	SECONDORDERGAIN_QUARTER BIT[2:0]

CDR_CONTROL_EIGHTH ADDRESS 0x0010 RW
CDR_CONTROL_EIGHTH RESET_VALUE 0x00000022
	FIRSTORDER_THRESH_EIGHTH BIT[5:3]
	SECONDORDERGAIN_EIGHTH BIT[2:0]

UCDR_FO_GAIN ADDRESS 0x0014 RW
UCDR_FO_GAIN RESET_VALUE 0x0000000A
	UCDR_FO_GAIN BIT[6:0]

UCDR_SO_GAIN ADDRESS 0x0018 RW
UCDR_SO_GAIN RESET_VALUE 0x00000006
	UCDR_SO_GAIN BIT[6:0]

UCDR_SO_SATURATION_AND_ENABLE ADDRESS 0x001C RW
UCDR_SO_SATURATION_AND_ENABLE RESET_VALUE 0x00000035
	UCDR_CONTROL_PI BIT[7]
	UCDR_ENABLE BIT[6]
	UCDR_SO_SATURATION BIT[5:0]

UCDR_FO_TO_SO_DELAY ADDRESS 0x0020 RW
UCDR_FO_TO_SO_DELAY RESET_VALUE 0x00000000
	UCDR_FO_TO_SO_DELAY BIT[7:0]

AUX_CONTROL ADDRESS 0x0024 RW
AUX_CONTROL RESET_VALUE 0x00000000
	AUXDATA_EN BIT[7]
	AUXCLK_EN BIT[6]
	AUX_OFFSET BIT[5:0]

AUX_DATA_TCOARSE ADDRESS 0x0028 RW
AUX_DATA_TCOARSE RESET_VALUE 0x00000000
	AUXDATA_TCOARSE BIT[7:0]

AUX_DATA_TFINE_LSB ADDRESS 0x002C RW
AUX_DATA_TFINE_LSB RESET_VALUE 0x00000000
	AUXDATA_TFINE_LSB BIT[7:0]

AUX_DATA_TFINE_MSB ADDRESS 0x0030 RW
AUX_DATA_TFINE_MSB RESET_VALUE 0x00000000
	AUXDATA_TFINE_MSB BIT[7:0]

RCLK_AUXDATA_SEL ADDRESS 0x0034 RW
RCLK_AUXDATA_SEL RESET_VALUE 0x00000000
	AUXDATA_SEL BIT[1]
	RCLK_SEL BIT[0]

AC_JTAG_ENABLE ADDRESS 0x0038 RW
AC_JTAG_ENABLE RESET_VALUE 0x00000000
	AC_JTAG_EN BIT[0]

AC_JTAG_INITP ADDRESS 0x003C RW
AC_JTAG_INITP RESET_VALUE 0x00000000
	AC_JTAG_INITP_MUX BIT[1]
	AC_JTAG_INITP BIT[0]

AC_JTAG_INITN ADDRESS 0x0040 RW
AC_JTAG_INITN RESET_VALUE 0x00000000
	AC_JTAG_INITN_MUX BIT[1]
	AC_JTAG_INITN BIT[0]

AC_JTAG_LVL ADDRESS 0x0044 RW
AC_JTAG_LVL RESET_VALUE 0x00000000
	AC_JTAG_LVL BIT[0]

AC_JTAG_MODE ADDRESS 0x0048 RW
AC_JTAG_MODE RESET_VALUE 0x00000000
	AC_JTAG_MODE BIT[0]

AC_JTAG_RESET ADDRESS 0x004C RW
AC_JTAG_RESET RESET_VALUE 0x00000000
	AC_JTAG_RESET BIT[0]

RX_RCVR_IQ_EN ADDRESS 0x0050 RW
RX_RCVR_IQ_EN RESET_VALUE 0x00000011
	RX_Q_EN_MUX BIT[5]
	RX_Q_EN BIT[4]
	RX_I_EN_MUX BIT[3]
	RX_I_EN BIT[2]
	RCVR_EN_MUX BIT[1]
	RCVR_EN BIT[0]

RX_IDAC_I_DC_OFFSETS ADDRESS 0x0054 RW
RX_IDAC_I_DC_OFFSETS RESET_VALUE 0x00000000
	IDAC_IB BIT[7:4]
	IDAC_I BIT[3:0]

RX_IDAC_Q_DC_OFFSETS ADDRESS 0x0058 RW
RX_IDAC_Q_DC_OFFSETS RESET_VALUE 0x00000000
	IDAC_QB BIT[7:4]
	IDAC_Q BIT[3:0]

RX_IDAC_A_DC_OFFSETS ADDRESS 0x005C RW
RX_IDAC_A_DC_OFFSETS RESET_VALUE 0x00000000
	IDAC_AB BIT[7:4]
	IDAC_A BIT[3:0]

RX_IDAC_EN ADDRESS 0x0060 RW
RX_IDAC_EN RESET_VALUE 0x00000000
	CORE_IDAC_FORCE_MASK BIT[4]
	IDAC_MUX BIT[3]
	IDAC_CAL_BYPASS BIT[2]
	IDAC_CAL_EN_MUX BIT[1]
	IDAC_CAL_EN BIT[0]

RX_IDAC_CTRL0 ADDRESS 0x0064 RW
RX_IDAC_CTRL0 RESET_VALUE 0x00000000
	IDAC_CTRL0 BIT[7:0]

RX_IDAC_CTRL1 ADDRESS 0x0068 RW
RX_IDAC_CTRL1 RESET_VALUE 0x0000003F
	IDAC_CTRL1 BIT[7:0]

RX_EOM_EN ADDRESS 0x006C RW
RX_EOM_EN RESET_VALUE 0x00000000
	EOM_EN BIT[0]

RX_EOM_CTRL0 ADDRESS 0x0070 RW
RX_EOM_CTRL0 RESET_VALUE 0x00000000
	EOM_CTRL0 BIT[7:0]

RX_EOM_CTRL1 ADDRESS 0x0074 RW
RX_EOM_CTRL1 RESET_VALUE 0x00000000
	EOM_CTRL1 BIT[7:0]

RX_EOM_CTRL2 ADDRESS 0x0078 RW
RX_EOM_CTRL2 RESET_VALUE 0x00000000
	EOM_CTRL2 BIT[7:0]

RX_EOM_CTRL3 ADDRESS 0x007C RW
RX_EOM_CTRL3 RESET_VALUE 0x00000000
	EOM_CTRL3 BIT[7:0]

RX_EOM_CTRL4 ADDRESS 0x0080 RW
RX_EOM_CTRL4 RESET_VALUE 0x00000000
	EOM_CTRL4 BIT[7:0]

RX_EOM_CTRL5 ADDRESS 0x0084 RW
RX_EOM_CTRL5 RESET_VALUE 0x00000000
	EOM_CTRL5 BIT[7:0]

RX_EOM_CTRL6 ADDRESS 0x0088 RW
RX_EOM_CTRL6 RESET_VALUE 0x00000000
	EOM_CTRL6 BIT[7:0]

RX_EOM_CTRL7 ADDRESS 0x008C RW
RX_EOM_CTRL7 RESET_VALUE 0x00000000
	EOM_CTRL7 BIT[7:0]

RX_EOM_CTRL8 ADDRESS 0x0090 RW
RX_EOM_CTRL8 RESET_VALUE 0x00000000
	EOM_CTRL8 BIT[7:0]

RX_EOM_CTRL9 ADDRESS 0x0094 RW
RX_EOM_CTRL9 RESET_VALUE 0x00000000
	EOM_CTRL9 BIT[7:0]

RX_EOM_CTRL10 ADDRESS 0x0098 RW
RX_EOM_CTRL10 RESET_VALUE 0x00000000
	EOM_CTRL10 BIT[7:0]

RX_EOM_CTRL11 ADDRESS 0x009C RW
RX_EOM_CTRL11 RESET_VALUE 0x00000000
	EOM_CTRL11 BIT[7:0]

RX_HIGHZ_HIGHRATE ADDRESS 0x00A0 RW
RX_HIGHZ_HIGHRATE RESET_VALUE 0x00000000
	RX_HIGHZ_MUX BIT[1]
	RX_HIGHZ BIT[0]

RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET ADDRESS 0x00A4 RW
RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET RESET_VALUE 0x00000040
	RX_AC_COUPLE_MUX BIT[7]
	RX_AC_COUPLE BIT[6]
	RX_AC_BYPASS_MUX BIT[5]
	RX_AC_BYPASS BIT[4]
	RX_DC_COUPLE_MUX BIT[3]
	RX_DC_COUPLE BIT[2]
	RX_DC_OFFSET_MUX BIT[1]
	RX_DC_OFFSET BIT[0]

RX_EQ_GAIN1_LSB ADDRESS 0x00A8 RW
RX_EQ_GAIN1_LSB RESET_VALUE 0x00000007
	RX_EQ_GAIN1_LSB BIT[7:0]

RX_EQ_GAIN1_MSB ADDRESS 0x00AC RW
RX_EQ_GAIN1_MSB RESET_VALUE 0x00000000
	RX_EQ_GAIN1_MSB BIT[7:0]

RX_EQ_GAIN2_LSB ADDRESS 0x00B0 RW
RX_EQ_GAIN2_LSB RESET_VALUE 0x00000007
	RX_EQ_GAIN2_LSB BIT[7:0]

RX_EQ_GAIN2_MSB ADDRESS 0x00B4 RW
RX_EQ_GAIN2_MSB RESET_VALUE 0x00000000
	RX_EQ_GAIN2_MSB BIT[7:0]

RX_EQU_ADAPTOR_CNTRL1 ADDRESS 0x00B8 RW
RX_EQU_ADAPTOR_CNTRL1 RESET_VALUE 0x00000010
	RX_EQ_FIR_GEAR BIT[6:4]
	RX_EQ_FIR_EN BIT[3]
	RX_DCOFF_OBSV BIT[2]
	RX_EQ_BYPASS2 BIT[1]
	RX_EQ_BYPASS1 BIT[0]

RX_EQU_ADAPTOR_CNTRL2 ADDRESS 0x00BC RW
RX_EQU_ADAPTOR_CNTRL2 RESET_VALUE 0x00000000
	CORE_EQADP_FORCE_MASK BIT[7]
	EQADP_EN_MUX BIT[6]
	EQADP_EN BIT[5]
	EQ_GAIN2_MUX BIT[4]
	EQ_GAIN1_MUX BIT[3]
	EQDEGCAP BIT[2:1]
	EQHIGHN BIT[0]

RX_EQU_ADAPTOR_CNTRL3 ADDRESS 0x00C0 RW
RX_EQU_ADAPTOR_CNTRL3 RESET_VALUE 0x00000004
	KEQ BIT[6:4]
	EQADP_FLIP_SIGN BIT[3]
	EQADP_MODE BIT[2:1]
	EQCODE_SEL BIT[0]

RX_EQU_ADAPTOR_CNTRL4 ADDRESS 0x00C4 RW
RX_EQU_ADAPTOR_CNTRL4 RESET_VALUE 0x00000000
	EQCODE_FIXED BIT[7:4]
	EQCODE_MAN_VAL BIT[3:0]

RX_IDAC_CAL_CONFIGURATION ADDRESS 0x00C8 RW
RX_IDAC_CAL_CONFIGURATION RESET_VALUE 0x00000000
	RX_EQ_BYPASS_IDAC_CAL_MUX BIT[2]
	RX_EQ_BYPASS2_IDAC_CAL BIT[1]
	RX_EQ_BYPASS1_IDAC_CAL BIT[0]

RX_IDAC_CAL_CONFIGURATION_2 ADDRESS 0x00CC RW
RX_IDAC_CAL_CONFIGURATION_2 RESET_VALUE 0x00000003
	IDAC_CAL_DONE_MASK BIT[5:0]

RX_IDAC_TSETTLE_LOW ADDRESS 0x00D0 RW
RX_IDAC_TSETTLE_LOW RESET_VALUE 0x00000000
	TSETTLE_LOW BIT[7:0]

RX_IDAC_TSETTLE_HIGH ADDRESS 0x00D4 RW
RX_IDAC_TSETTLE_HIGH RESET_VALUE 0x00000003
	TSETTLE_HIGH BIT[1:0]

RX_IDAC_ENDSAMP_LOW ADDRESS 0x00D8 RW
RX_IDAC_ENDSAMP_LOW RESET_VALUE 0x0000007F
	ENDSAMP_LOW BIT[7:0]

RX_IDAC_ENDSAMP_HIGH ADDRESS 0x00DC RW
RX_IDAC_ENDSAMP_HIGH RESET_VALUE 0x00000003
	ENDSAMP_HIGH BIT[1:0]

RX_IDAC_MIDPOINT_LOW ADDRESS 0x00E0 RW
RX_IDAC_MIDPOINT_LOW RESET_VALUE 0x00000040
	MIDPOINT_LOW BIT[7:0]

RX_IDAC_MIDPOINT_HIGH ADDRESS 0x00E4 RW
RX_IDAC_MIDPOINT_HIGH RESET_VALUE 0x00000001
	MIDPOINT_HIGH BIT[1:0]

RX_EQ_OFFSET_LSB ADDRESS 0x00E8 RW
RX_EQ_OFFSET_LSB RESET_VALUE 0x00000000
	RX_EQ_OFFSET_LSB BIT[7:0]

RX_EQ_OFFSET_MSB ADDRESS 0x00EC RW
RX_EQ_OFFSET_MSB RESET_VALUE 0x00000000
	RX_EQ_OFFSET_MSB BIT[7:0]

RX_EQ_OFFSET_ADAPTOR_CNTRL1 ADDRESS 0x00F0 RW
RX_EQ_OFFSET_ADAPTOR_CNTRL1 RESET_VALUE 0x00000000
	RX_EQ_OFFSET_MUX BIT[7]
	KOFFSET BIT[6:4]
	OFFSETADP_FLIP_SIGN BIT[3]
	OFFSETADP_MODE BIT[2]
	OFFSETADP_EN_MUX BIT[1]
	OFFSETADP_EN BIT[0]

RX_OFFSET_ADAPTOR_CNTRL2 ADDRESS 0x00F4 RW
RX_OFFSET_ADAPTOR_CNTRL2 RESET_VALUE 0x00000000
	CORE_DCOFFSET_FORCE_MASK BIT[7]
	CORE_DCOFFSET_MASK BIT[6]
	CORE_EQADP_MASK BIT[5]
	OFFSETCODE_MAN_VAL BIT[4:0]

SIGDET_ENABLES ADDRESS 0x00F8 RW
SIGDET_ENABLES RESET_VALUE 0x00000000
	SIGDET_CAL_EN_MUX BIT[6]
	SIGDET_CAL_EN BIT[5]
	SIGDET_LP_EN_MUX BIT[4]
	SIGDET_LP_EN BIT[3]
	SIGDET_EN_MUX BIT[2]
	SIGDET_EN BIT[1]
	SIGDET_DIG_EN BIT[0]

SIGDET_ENABLES_2 ADDRESS 0x00FC RW
SIGDET_ENABLES_2 RESET_VALUE 0x00000000
	SIGDET_FLT_BYP_MUX BIT[1]
	SIGDET_FLT_BYP BIT[0]

SIGDET_CNTRL ADDRESS 0x0100 RW
SIGDET_CNTRL RESET_VALUE 0x00000080
	SIGDET_LVL BIT[7:5]
	SIGDET_BW_CTRL_MUX BIT[4]
	SIGDET_BW_CTRL BIT[3:0]

SIGDET_DEGLITCH_CNTRL ADDRESS 0x0104 RW
SIGDET_DEGLITCH_CNTRL RESET_VALUE 0x00000000
	SIGDET_DEGLITCH_CTRL BIT[4:1]
	SIGDET_DEGLITCH_BYP BIT[0]

SIGDET_TIMER_LIMIT ADDRESS 0x0108 RW
SIGDET_TIMER_LIMIT RESET_VALUE 0x00000096
	TIMER_LIMIT BIT[7:0]

RX_BAND ADDRESS 0x010C RW
RX_BAND RESET_VALUE 0x00000000
	RX_BAND_MUX BIT[2]
	RX_BAND BIT[1:0]

CDR_FREEZE_UP_DN ADDRESS 0x0110 RW
CDR_FREEZE_UP_DN RESET_VALUE 0x00000000
	CDR_DN BIT[2]
	CDR_UP BIT[1]
	CDR_FREEZE BIT[0]

RX_INTERFACE_MODE ADDRESS 0x0114 RW
RX_INTERFACE_MODE RESET_VALUE 0x00000000
	RXINTERFACE_MODE BIT[4:0]

JITTER_GEN_MODE ADDRESS 0x0118 RW
JITTER_GEN_MODE RESET_VALUE 0x00000000
	JITTERGENMODE BIT[7:0]

BUJ_AMP ADDRESS 0x011C RW
BUJ_AMP RESET_VALUE 0x00000000
	BUJ_AMPLITUDE BIT[4:0]

SJ_AMP1 ADDRESS 0x0120 RW
SJ_AMP1 RESET_VALUE 0x00000000
	SJ_AMPLITUDE1 BIT[7:0]

SJ_AMP2 ADDRESS 0x0124 RW
SJ_AMP2 RESET_VALUE 0x00000000
	SJ_AMPLITUDE2 BIT[7:0]

SJ_PER1 ADDRESS 0x0128 RW
SJ_PER1 RESET_VALUE 0x00000000
	SJ_PERIOD1 BIT[7:0]

SJ_PER2 ADDRESS 0x012C RW
SJ_PER2 RESET_VALUE 0x00000000
	SJ_PERIOD2 BIT[7:0]

BUJ_STEP_FREQ1 ADDRESS 0x0130 RW
BUJ_STEP_FREQ1 RESET_VALUE 0x00000000
	BUJ_STEPFREQ1 BIT[7:0]

BUJ_STEP_FREQ2 ADDRESS 0x0134 RW
BUJ_STEP_FREQ2 RESET_VALUE 0x00000000
	BUJ_STEPFREQ2 BIT[7:0]

PPM_OFFSET1 ADDRESS 0x0138 RW
PPM_OFFSET1 RESET_VALUE 0x00000000
	PPMOFFSET1 BIT[7:0]

PPM_OFFSET2 ADDRESS 0x013C RW
PPM_OFFSET2 RESET_VALUE 0x00000000
	PPMOFFSET2 BIT[7:0]

SIGN_PPM_PERIOD1 ADDRESS 0x0140 RW
SIGN_PPM_PERIOD1 RESET_VALUE 0x00000000
	SIGN_PPM_PERIOD1 BIT[7:0]

SIGN_PPM_PERIOD2 ADDRESS 0x0144 RW
SIGN_PPM_PERIOD2 RESET_VALUE 0x00000000
	SIGN_PPM_PERIOD2 BIT[7:0]

SSC_CTRL ADDRESS 0x0148 RW
SSC_CTRL RESET_VALUE 0x00000000
	SSCDIRECTION BIT[1]
	SSCON BIT[0]

SSC_COUNT1 ADDRESS 0x014C RW
SSC_COUNT1 RESET_VALUE 0x00000000
	SSCCOUNT1 BIT[7:0]

SSC_COUNT2 ADDRESS 0x0150 RW
SSC_COUNT2 RESET_VALUE 0x00000003
	SSCCOUNT2 BIT[7:0]

RX_ALOG_INTF_OBSV_CNTL ADDRESS 0x0154 RW
RX_ALOG_INTF_OBSV_CNTL RESET_VALUE 0x00000000
	RX_ALOG_INTF_OBSV_CNTL BIT[4:0]

PI_CTRL1 ADDRESS 0x0158 R
PI_CTRL1 RESET_VALUE 0x00000000
	PI_CTRL1_STATUS BIT[7:0]

PI_CTRL2 ADDRESS 0x015C R
PI_CTRL2 RESET_VALUE 0x00000000
	PI_CTRL2_STATUS BIT[7:0]

PI_QUAD ADDRESS 0x0160 R
PI_QUAD RESET_VALUE 0x00000001
	RSVD_STATUS BIT[7:2]
	PI_QUAD_STATUS BIT[1:0]

IDATA1 ADDRESS 0x0164 R
IDATA1 RESET_VALUE 0x00000000
	IDATA1_STATUS BIT[7:0]

IDATA2 ADDRESS 0x0168 R
IDATA2 RESET_VALUE 0x00000000
	IDATA2_STATUS BIT[7:0]

AUX_DATA1 ADDRESS 0x016C R
AUX_DATA1 RESET_VALUE 0x00000000
	AUXDATA1_STATUS BIT[7:0]

AUX_DATA2 ADDRESS 0x0170 R
AUX_DATA2 RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:2]
	AUXDATA2_STATUS BIT[1:0]

AC_JTAG_OUTP ADDRESS 0x0174 R
AC_JTAG_OUTP RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:1]
	AC_JTAG_OUTP_STATUS BIT[0]

AC_JTAG_OUTN ADDRESS 0x0178 R
AC_JTAG_OUTN RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:1]
	AC_JTAG_OUTN_STATUS BIT[0]

RX_SIGDET ADDRESS 0x017C R
RX_SIGDET RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:3]
	RX_SIGDET_CALIBRATED_STATUS BIT[2]
	RX_SIGDET_OUT_STATUS BIT[1:0]

RX_VDCOFF ADDRESS 0x0180 R
RX_VDCOFF RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:1]
	VDCOFF_STATUS BIT[0]

IDAC_CAL_ON ADDRESS 0x0184 R
IDAC_CAL_ON RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:2]
	IDAC_CAL_DONE_STATUS BIT[1]
	IDAC_CAL_ON_STATUS BIT[0]

IDAC_STATUS_I ADDRESS 0x0188 R
IDAC_STATUS_I RESET_VALUE 0x00000000
	IDAC_IB_STATUS BIT[7:4]
	IDAC_I_STATUS BIT[3:0]

IDAC_STATUS_Q ADDRESS 0x018C R
IDAC_STATUS_Q RESET_VALUE 0x00000000
	IDAC_QB_STATUS BIT[7:4]
	IDAC_Q_STATUS BIT[3:0]

IDAC_STATUS_A ADDRESS 0x0190 R
IDAC_STATUS_A RESET_VALUE 0x00000000
	IDAC_AB_STATUS BIT[7:4]
	IDAC_A_STATUS BIT[3:0]

CALST_STATUS_I ADDRESS 0x0194 R
CALST_STATUS_I RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:6]
	CALST_IB_STATUS BIT[5:3]
	CALST_I_STATUS BIT[2:0]

CALST_STATUS_Q ADDRESS 0x0198 R
CALST_STATUS_Q RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:6]
	CALST_QB_STATUS BIT[5:3]
	CALST_Q_STATUS BIT[2:0]

CALST_STATUS_A ADDRESS 0x019C R
CALST_STATUS_A RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:6]
	CALST_AB_STATUS BIT[5:3]
	CALST_A_STATUS BIT[2:0]

EOM_STATUS0 ADDRESS 0x01A0 R
EOM_STATUS0 RESET_VALUE 0x00000000
	EOM_STATUS0_RO BIT[7:0]

EOM_STATUS1 ADDRESS 0x01A4 R
EOM_STATUS1 RESET_VALUE 0x00000000
	EOM_STATUS1_RO BIT[7:0]

EOM_STATUS2 ADDRESS 0x01A8 R
EOM_STATUS2 RESET_VALUE 0x00000000
	EOM_STATUS2_RO BIT[7:0]

EOM_STATUS3 ADDRESS 0x01AC R
EOM_STATUS3 RESET_VALUE 0x00000000
	EOM_STATUS3_RO BIT[7:0]

EOM_STATUS4 ADDRESS 0x01B0 R
EOM_STATUS4 RESET_VALUE 0x00000000
	EOM_STATUS4_RO BIT[7:0]

EOM_STATUS5 ADDRESS 0x01B4 R
EOM_STATUS5 RESET_VALUE 0x00000000
	EOM_STATUS5_RO BIT[7:0]

EOM_STATUS6 ADDRESS 0x01B8 R
EOM_STATUS6 RESET_VALUE 0x00000000
	EOM_STATUS6_RO BIT[7:0]

EOM_STATUS7 ADDRESS 0x01BC R
EOM_STATUS7 RESET_VALUE 0x00000000
	EOM_STATUS7_RO BIT[7:0]

EOM_STATUS8 ADDRESS 0x01C0 R
EOM_STATUS8 RESET_VALUE 0x00000000
	EOM_STATUS8_RO BIT[7:0]

EOM_STATUS9 ADDRESS 0x01C4 R
EOM_STATUS9 RESET_VALUE 0x00000000
	EOM_STATUS9_RO BIT[7:0]

RX_ALOG_INTF_OBSV ADDRESS 0x01C8 R
RX_ALOG_INTF_OBSV RESET_VALUE 0x00000000
	RX_ALOG_INTF_OBSV_STATUS BIT[7:0]

READ_EQCODE ADDRESS 0x01CC R
READ_EQCODE RESET_VALUE 0x00000000
	READ_EQCODE_STATUS BIT[7:0]

READ_OFFSETCODE ADDRESS 0x01D0 R
READ_OFFSETCODE RESET_VALUE 0x00000000
	RSVD_STATUS BIT[7:5]
	READ_OFFSETCODE_STATUS BIT[4:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB3PHY_AHB2PHY.USB3PHY_CM_PCIE_USB3_SW.PCIE_USB3_PCS (level 3)
----------------------------------------------------------------------------------------
pcie_usb3_pcs MODULE OFFSET=USB3PHY_AHB2PHY+0x00000600 MAX=USB3PHY_AHB2PHY+0x0000076B APRE=USB3PHY_ SPRE=USB3PHY_ BPRE=USB3PHY_ ABPRE=USB3PHY_ FPRE=USB3PHY_

PCIE_USB3_PHY_SW_RESET ADDRESS 0x0000 RW
PCIE_USB3_PHY_SW_RESET RESET_VALUE 0x00000001
	RSVD BIT[7:1]
	SW_RESET BIT[0]

PCIE_USB3_PHY_POWER_DOWN_CONTROL ADDRESS 0x0004 RW
PCIE_USB3_PHY_POWER_DOWN_CONTROL RESET_VALUE 0x00000000
	RSVD BIT[7:2]
	REFCLK_DRV_DSBL_B BIT[1]
	SW_PWRDN_B BIT[0]

PCIE_USB3_PHY_START ADDRESS 0x0008 RW
PCIE_USB3_PHY_START RESET_VALUE 0x00000000
	FAST_CAL_DIS BIT[7]
	RSVD BIT[6:2]
	PCS_START BIT[1]
	SERDES_START BIT[0]

PCIE_USB3_PHY_TXMGN_V1_V0 ADDRESS 0x000C RW
PCIE_USB3_PHY_TXMGN_V1_V0 RESET_VALUE 0x00000010
	TXMGN_V1 BIT[7:4]
	TXMGN_V0 BIT[3:0]

PCIE_USB3_PHY_TXMGN_V3_V2 ADDRESS 0x0010 RW
PCIE_USB3_PHY_TXMGN_V3_V2 RESET_VALUE 0x000000C8
	TXMGN_V3 BIT[7:4]
	TXMGN_V2 BIT[3:0]

PCIE_USB3_PHY_TXMGN_LS_V4 ADDRESS 0x0014 RW
PCIE_USB3_PHY_TXMGN_LS_V4 RESET_VALUE 0x000000FF
	TXMGN_LS BIT[7:4]
	TXMGN_V4 BIT[3:0]

PCIE_USB3_PHY_TXDEEMPH_M6DB_V0 ADDRESS 0x0018 RW
PCIE_USB3_PHY_TXDEEMPH_M6DB_V0 RESET_VALUE 0x00000011
	TXDEEMPH_M6DB_V0 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V0 ADDRESS 0x001C RW
PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V0 RESET_VALUE 0x0000000C
	TXDEEMPH_M3P5DB_V0 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M6DB_V1 ADDRESS 0x0020 RW
PCIE_USB3_PHY_TXDEEMPH_M6DB_V1 RESET_VALUE 0x00000010
	TXDEEMPH_M6DB_V1 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V1 ADDRESS 0x0024 RW
PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V1 RESET_VALUE 0x0000000B
	TXDEEMPH_M3P5DB_V1 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M6DB_V2 ADDRESS 0x0028 RW
PCIE_USB3_PHY_TXDEEMPH_M6DB_V2 RESET_VALUE 0x0000000E
	TXDEEMPH_M6DB_V2 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V2 ADDRESS 0x002C RW
PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V2 RESET_VALUE 0x00000009
	TXDEEMPH_M3P5DB_V2 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M6DB_V3 ADDRESS 0x0030 RW
PCIE_USB3_PHY_TXDEEMPH_M6DB_V3 RESET_VALUE 0x0000000B
	TXDEEMPH_M6DB_V3 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V3 ADDRESS 0x0034 RW
PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V3 RESET_VALUE 0x00000008
	TXDEEMPH_M3P5DB_V3 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M6DB_V4 ADDRESS 0x0038 RW
PCIE_USB3_PHY_TXDEEMPH_M6DB_V4 RESET_VALUE 0x0000000A
	TXDEEMPH_M6DB_V4 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V4 ADDRESS 0x003C RW
PCIE_USB3_PHY_TXDEEMPH_M3P5DB_V4 RESET_VALUE 0x00000007
	TXDEEMPH_M3P5DB_V4 BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M6DB_LS ADDRESS 0x0040 RW
PCIE_USB3_PHY_TXDEEMPH_M6DB_LS RESET_VALUE 0x0000000A
	TXDEEMPH_M6DB_LS BIT[4:0]

PCIE_USB3_PHY_TXDEEMPH_M3P5DB_LS ADDRESS 0x0044 RW
PCIE_USB3_PHY_TXDEEMPH_M3P5DB_LS RESET_VALUE 0x00000007
	TXDEEMPH_M3P5DB_LS BIT[4:0]

PCIE_USB3_PHY_ENDPOINT_REFCLK_DRIVE ADDRESS 0x0048 RW
PCIE_USB3_PHY_ENDPOINT_REFCLK_DRIVE RESET_VALUE 0x00000000
	REFCLK_DRV_OFF_MODE_SEL BIT[7]
	REFCLK_CAPSEL BIT[6:5]
	REFCLK_DRV_SW_EN BIT[4]
	REFCLK_DRV_LVL BIT[3:0]

PCIE_USB3_PHY_RX_IDLE_DTCT_CNTRL ADDRESS 0x004C RW
PCIE_USB3_PHY_RX_IDLE_DTCT_CNTRL RESET_VALUE 0x0000004F
	RX_IDLE_LOW_COUNT_VAL BIT[7:4]
	EIOS_DTCT_CFG BIT[3]
	RX_IDLE_ON_EIOS_EN BIT[2]
	RX_IDLE_DTCT_G2S_EN BIT[1]
	RX_IDLE_DTCT_G1S_EN BIT[0]

PCIE_USB3_PHY_POWER_STATE_CONFIG1 ADDRESS 0x0050 RW
PCIE_USB3_PHY_POWER_STATE_CONFIG1 RESET_VALUE 0x00000023
	SYSCLK_OFF_IN_L1SS_EN BIT[7]
	PLL_ON_IN_L1P1_EN BIT[6]
	RXELECIDLE_LOW_ON_L1SS_EXIT_EN BIT[5]
	PU0_P0SU1_RXCLKS_ON BIT[4]
	SW_BEACON_RX_EN BIT[3]
	SW_BEACON_TX_EN BIT[2]
	P2U3_CM_CTRL BIT[1]
	PU0_P1U2P2U3_WO_IDLE_EN BIT[0]

PCIE_USB3_PHY_POWER_STATE_CONFIG2 ADDRESS 0x0054 RW
PCIE_USB3_PHY_POWER_STATE_CONFIG2 RESET_VALUE 0x00000000
	EP_REFCLK_WAKEUP_IN_P2_EN BIT[7]
	PHYCLK_REQ_N_CFG BIT[6:4]
	SYSCLK_OFF_IN_P2U3_EN BIT[3]
	PLL_ON_IN_P2_EN BIT[2]
	P2U3_CLKREQ_SEL BIT[1:0]

PCIE_USB3_PHY_POWER_STATE_CONFIG3 ADDRESS 0x0058 RW
PCIE_USB3_PHY_POWER_STATE_CONFIG3 RESET_VALUE 0x000000FF
	EBM1_SKP_ADD_STS_EN BIT[7]
	RX_CM_DSBL_ON_RXTERM_LOW BIT[6]
	U2_CM_CTRL BIT[5]
	RX_SS_DET_EN BIT[4]
	RX_SS_WD_TIME BIT[3:0]

PCIE_USB3_PHY_RCVR_DTCT_DLY_P1U2_L ADDRESS 0x005C RW
PCIE_USB3_PHY_RCVR_DTCT_DLY_P1U2_L RESET_VALUE 0x000000F1
	RCVR_DTCT_DLY_P1U2_L BIT[7:0]

PCIE_USB3_PHY_RCVR_DTCT_DLY_P1U2_H ADDRESS 0x0060 RW
PCIE_USB3_PHY_RCVR_DTCT_DLY_P1U2_H RESET_VALUE 0x00000001
	RSVD BIT[7:4]
	RCVR_DTCT_DLY_P1U2_H BIT[3:0]

PCIE_USB3_PHY_RCVR_DTCT_DLY_U3_L ADDRESS 0x0064 RW
PCIE_USB3_PHY_RCVR_DTCT_DLY_U3_L RESET_VALUE 0x00000040
	RCVR_DTCT_DLY_U3_L BIT[7:0]

PCIE_USB3_PHY_RCVR_DTCT_DLY_U3_H ADDRESS 0x0068 RW
PCIE_USB3_PHY_RCVR_DTCT_DLY_U3_H RESET_VALUE 0x00000000
	RSVD BIT[7:2]
	RCVR_DTCT_DLY_U3_H BIT[1:0]

PCIE_USB3_PHY_LOCK_DETECT_CONFIG1 ADDRESS 0x006C RW
PCIE_USB3_PHY_LOCK_DETECT_CONFIG1 RESET_VALUE 0x00000080
	LOCK_HOLDOFF_TIME_L BIT[7:0]

PCIE_USB3_PHY_LOCK_DETECT_CONFIG2 ADDRESS 0x0070 RW
PCIE_USB3_PHY_LOCK_DETECT_CONFIG2 RESET_VALUE 0x00000002
	LOCK_COUNT_VAL_L BIT[7:0]

PCIE_USB3_PHY_LOCK_DETECT_CONFIG3 ADDRESS 0x0074 RW
PCIE_USB3_PHY_LOCK_DETECT_CONFIG3 RESET_VALUE 0x00000010
	RSVD BIT[7:6]
	LOCK_KEEP_VAL BIT[5:4]
	LOCK_COUNT_VAL_H BIT[3:2]
	LOCK_HOLDOFF_TIME_H BIT[1:0]

PCIE_USB3_PHY_TSYNC_RSYNC_TIME ADDRESS 0x0078 RW
PCIE_USB3_PHY_TSYNC_RSYNC_TIME RESET_VALUE 0x00000044
	TSYNC_DLY_TIME BIT[7:4]
	ACTIVE_RSYNC_TIME BIT[3:0]

PCIE_USB3_PHY_SIGDET_LOW_2_IDLE_TIME ADDRESS 0x007C RW
PCIE_USB3_PHY_SIGDET_LOW_2_IDLE_TIME RESET_VALUE 0x00000008
	SIGDET_LOW_2_IDLE_TIME BIT[7:0]

PCIE_USB3_PHY_BEACON_2_IDLE_TIME_L ADDRESS 0x0080 RW
PCIE_USB3_PHY_BEACON_2_IDLE_TIME_L RESET_VALUE 0x00000080
	BEACON_2_IDLE_TIME_L BIT[7:0]

PCIE_USB3_PHY_BEACON_2_IDLE_TIME_H ADDRESS 0x0084 RW
PCIE_USB3_PHY_BEACON_2_IDLE_TIME_H RESET_VALUE 0x00000001
	RSVD BIT[7:4]
	BEACON_2_IDLE_TIME_H BIT[3:0]

PCIE_USB3_PHY_PWRUP_RESET_DLY_TIME_SYSCLK ADDRESS 0x0088 RW
PCIE_USB3_PHY_PWRUP_RESET_DLY_TIME_SYSCLK RESET_VALUE 0x00000020
	PWRUP_RESET_DLY_TIME_SYSCLK BIT[7:0]

PCIE_USB3_PHY_PWRUP_RESET_DLY_TIME_AUXCLK ADDRESS 0x008C RW
PCIE_USB3_PHY_PWRUP_RESET_DLY_TIME_AUXCLK RESET_VALUE 0x00000004
	PWRUP_RESET_DLY_TIME_AUXCLK BIT[7:0]

PCIE_USB3_PHY_LFPS_DET_HIGH_COUNT_VAL ADDRESS 0x0090 RW
PCIE_USB3_PHY_LFPS_DET_HIGH_COUNT_VAL RESET_VALUE 0x00000000
	RSVD BIT[7:4]
	LFPS_DET_HIGH_COUNT_VAL BIT[3:0]

PCIE_USB3_PHY_LFPS_TX_ECSTART_EQTLOCK ADDRESS 0x0094 RW
PCIE_USB3_PHY_LFPS_TX_ECSTART_EQTLOCK RESET_VALUE 0x00000086
	RXEQTRAINING_LOCK_TIME BIT[7:4]
	LFPS_TX_END_CNT_START BIT[3:0]

PCIE_USB3_PHY_LFPS_TX_END_CNT_P2U3_START ADDRESS 0x0098 RW
PCIE_USB3_PHY_LFPS_TX_END_CNT_P2U3_START RESET_VALUE 0x00000020
	LFPS_TX_END_CNT_U3_START BIT[7:0]

PCIE_USB3_PHY_RXEQTRAINING_WAIT_TIME ADDRESS 0x009C RW
PCIE_USB3_PHY_RXEQTRAINING_WAIT_TIME RESET_VALUE 0x00000075
	RXEQTRAINING_WAIT_TIME BIT[7:0]

PCIE_USB3_PHY_RXEQTRAINING_RUN_TIME ADDRESS 0x00A0 RW
PCIE_USB3_PHY_RXEQTRAINING_RUN_TIME RESET_VALUE 0x0000007A
	RXEQTRAINING_RUN_TIME BIT[7:0]

PCIE_USB3_PHY_TXONESZEROS_RUN_LENGTH ADDRESS 0x00A4 RW
PCIE_USB3_PHY_TXONESZEROS_RUN_LENGTH RESET_VALUE 0x00000007
	RSVD BIT[7:4]
	TXONESZEROS_RUN_LENGTH BIT[3:0]

PCIE_USB3_PHY_FLL_CNTRL1 ADDRESS 0x00A8 RW
PCIE_USB3_PHY_FLL_CNTRL1 RESET_VALUE 0x00000002
	FLL_ANA_CTRL BIT[7:4]
	FLL_BYPASS_EN BIT[3]
	FLL_BKGRND_CAL_EN BIT[2]
	FLL_CAL_ON_STRTUP_EN BIT[1]
	FLL_MAN_MODE BIT[0]

PCIE_USB3_PHY_FLL_CNTRL2 ADDRESS 0x00AC RW
PCIE_USB3_PHY_FLL_CNTRL2 RESET_VALUE 0x00000001
	RSVD BIT[7:3]
	FLL_DIV BIT[2:0]

PCIE_USB3_PHY_FLL_CNT_VAL_L ADDRESS 0x00B0 RW
PCIE_USB3_PHY_FLL_CNT_VAL_L RESET_VALUE 0x00000009
	FLL_CNT_VAL_L BIT[7:0]

PCIE_USB3_PHY_FLL_CNT_VAL_H_TOL ADDRESS 0x00B4 RW
PCIE_USB3_PHY_FLL_CNT_VAL_H_TOL RESET_VALUE 0x00000042
	RSVD BIT[7]
	FLL_CNT_VAL_TOL BIT[6:4]
	FLL_CNT_VAL_H BIT[3:0]

PCIE_USB3_PHY_FLL_MAN_CODE ADDRESS 0x00B8 RW
PCIE_USB3_PHY_FLL_MAN_CODE RESET_VALUE 0x00000040
	FLL_MAN_CODE BIT[7:0]

PCIE_USB3_PHY_AUTONOMOUS_MODE_CTRL ADDRESS 0x00BC RW
PCIE_USB3_PHY_AUTONOMOUS_MODE_CTRL RESET_VALUE 0x00000000
	RSVD BIT[7:5]
	ARCVR_DTCT_EVENT_SEL BIT[4]
	ARCVR_DTCT_CM_CTRL BIT[3]
	ALFPS_RCVR_DTCT_TEST_EN BIT[2]
	ALFPS_DTCT_EN BIT[1]
	ARCVR_DTCT_EN BIT[0]

PCIE_USB3_PHY_LFPS_RXTERM_IRQ_CLEAR ADDRESS 0x00C0 RW
PCIE_USB3_PHY_LFPS_RXTERM_IRQ_CLEAR RESET_VALUE 0x00000000
	LFPS_RXTERM_IRQ_CLEAR BIT[0]

PCIE_USB3_PHY_ARCVR_DTCT_EN_PERIOD ADDRESS 0x00C4 RW
PCIE_USB3_PHY_ARCVR_DTCT_EN_PERIOD RESET_VALUE 0x00000064
	ARCVR_DTCT_EN_PERIOD BIT[7:0]

PCIE_USB3_PHY_ARCVR_DTCT_CM_DLY ADDRESS 0x00C8 RW
PCIE_USB3_PHY_ARCVR_DTCT_CM_DLY RESET_VALUE 0x00000008
	RSVD BIT[7:4]
	ARCVR_DTCT_CM_DLY BIT[3:0]

PCIE_USB3_PHY_ALFPS_DEGLITCH_VAL ADDRESS 0x00CC RW
PCIE_USB3_PHY_ALFPS_DEGLITCH_VAL RESET_VALUE 0x00000010
	RSVD BIT[7:6]
	ALFPS_DEGLITCH_VAL BIT[5:0]

PCIE_USB3_PHY_INSIG_SW_CTRL1 ADDRESS 0x00D0 RW
PCIE_USB3_PHY_INSIG_SW_CTRL1 RESET_VALUE 0x00000006
	SW_TXSWING BIT[7]
	SW_TXMARGIN BIT[6:4]
	SW_TXDEEMPH BIT[3:2]
	SW_POWERDOWN BIT[1:0]

PCIE_USB3_PHY_INSIG_SW_CTRL2 ADDRESS 0x00D4 RW
PCIE_USB3_PHY_INSIG_SW_CTRL2 RESET_VALUE 0x00000001
	SW_RATE BIT[7]
	SW_TXCM_DISABLE BIT[6]
	SW_RXELECIDLE_DISABLE BIT[5]
	SW_PCLKREQ_N BIT[4]
	SW_TXCOMPLIANCE BIT[3]
	SW_TXDETECTRX_LOOPBACK BIT[2]
	SW_RXPOLARITY BIT[1]
	SW_TXELECIDLE BIT[0]

PCIE_USB3_PHY_INSIG_SW_CTRL3 ADDRESS 0x00D8 RW
PCIE_USB3_PHY_INSIG_SW_CTRL3 RESET_VALUE 0x00000000
	RSVD BIT[7:5]
	SW_RXTERMINATION BIT[4]
	SW_RXEQTRAINING BIT[3]
	SW_TXONESZEROS BIT[2]
	SW_EBUFMODE BIT[1]
	SW_PHYMODE BIT[0]

PCIE_USB3_PHY_INSIG_MX_CTRL1 ADDRESS 0x00DC RW
PCIE_USB3_PHY_INSIG_MX_CTRL1 RESET_VALUE 0x00000000
	SW_TXSWING_MX BIT[7]
	SW_TXMGN_MX BIT[4]
	SW_TXDEEMPH_MX BIT[2]
	SW_POWERDOWN_MX BIT[0]

PCIE_USB3_PHY_INSIG_MX_CTRL2 ADDRESS 0x00E0 RW
PCIE_USB3_PHY_INSIG_MX_CTRL2 RESET_VALUE 0x00000000
	SW_RATE_MX BIT[7]
	SW_TXCM_DISABLE_MX BIT[6]
	SW_RXELECIDLE_DISABLE_MX BIT[5]
	SW_PCLKREQ_N_MX BIT[4]
	SW_TXCOMPLIANCE_MX BIT[3]
	SW_TXDTCTRX_LPB_MX BIT[2]
	SW_RXPOLARITY_MX BIT[1]
	SW_TXELECIDLE_MX BIT[0]

PCIE_USB3_PHY_INSIG_MX_CTRL3 ADDRESS 0x00E4 RW
PCIE_USB3_PHY_INSIG_MX_CTRL3 RESET_VALUE 0x00000000
	RSVD BIT[7:5]
	SW_RXTERMINATION_MX BIT[4]
	SW_RXEQTRAINING_MX BIT[3]
	SW_TXONESZEROS_MX BIT[2]
	SW_EBUFMODE_MX BIT[1]
	SW_PHYMODE_MX BIT[0]

PCIE_USB3_PHY_TEST_CONTROL ADDRESS 0x00E8 RW
PCIE_USB3_PHY_TEST_CONTROL RESET_VALUE 0x00000000
	DEBUG_BUS_SEL BIT[7:4]
	FORCE_REC_DETECTED BIT[3]
	PCS_PCLK_SEL BIT[2]
	BIST_MODE BIT[1]
	FORCE_RX_SIGDET BIT[0]

PCIE_USB3_PHY_BIST_CTRL ADDRESS 0x00EC RW
PCIE_USB3_PHY_BIST_CTRL RESET_VALUE 0x00000008
	RSVD BIT[7:6]
	BIST_CHK_ERR_CNT_CLR BIT[5]
	BIST_RX_ERR_EN BIT[4]
	BIST_GEN_SHORT_PATTERN BIT[3]
	BIST_PAT_SEL BIT[2]
	BIST_TXRX_EN BIT[1]
	BIST_TX_EN BIT[0]

PCIE_USB3_PHY_PRBS_POLY0 ADDRESS 0x00F0 RW
PCIE_USB3_PHY_PRBS_POLY0 RESET_VALUE 0x00000040
	PRBS_POLY0 BIT[7:0]

PCIE_USB3_PHY_PRBS_POLY1 ADDRESS 0x00F4 RW
PCIE_USB3_PHY_PRBS_POLY1 RESET_VALUE 0x00000002
	PRBS_POLY1 BIT[7:0]

PCIE_USB3_PHY_PRBS_SEED0 ADDRESS 0x00F8 RW
PCIE_USB3_PHY_PRBS_SEED0 RESET_VALUE 0x000000FF
	PRBS_SEED0 BIT[7:0]

PCIE_USB3_PHY_PRBS_SEED1 ADDRESS 0x00FC RW
PCIE_USB3_PHY_PRBS_SEED1 RESET_VALUE 0x00000003
	PRBS_SEED1 BIT[7:0]

PCIE_USB3_PHY_FIXED_PAT_CTRL ADDRESS 0x0100 RW
PCIE_USB3_PHY_FIXED_PAT_CTRL RESET_VALUE 0x00000005
	RSVD BIT[7:4]
	FIXED_PAT3_K BIT[3]
	FIXED_PAT2_K BIT[2]
	FIXED_PAT1_K BIT[1]
	FIXED_PAT0_K BIT[0]

PCIE_USB3_PHY_FIXED_PAT0 ADDRESS 0x0104 RW
PCIE_USB3_PHY_FIXED_PAT0 RESET_VALUE 0x000000BC
	FIXED_PAT0 BIT[7:0]

PCIE_USB3_PHY_FIXED_PAT1 ADDRESS 0x0108 RW
PCIE_USB3_PHY_FIXED_PAT1 RESET_VALUE 0x000000B5
	FIXED_PAT1 BIT[7:0]

PCIE_USB3_PHY_FIXED_PAT2 ADDRESS 0x010C RW
PCIE_USB3_PHY_FIXED_PAT2 RESET_VALUE 0x000000BC
	FIXED_PAT2 BIT[7:0]

PCIE_USB3_PHY_FIXED_PAT3 ADDRESS 0x0110 RW
PCIE_USB3_PHY_FIXED_PAT3 RESET_VALUE 0x0000004A
	FIXED_PAT3 BIT[7:0]

PCIE_USB3_PHY_SPARE1 ADDRESS 0x0114 RW
PCIE_USB3_PHY_SPARE1 RESET_VALUE 0x00000000
	RSVD BIT[7:0]

PCIE_USB3_PHY_BIST_CHK_ERR_CNT_L ADDRESS 0x0118 R
PCIE_USB3_PHY_BIST_CHK_ERR_CNT_L RESET_VALUE 0x00000000
	BIST_CHK_ERR_CNT_L BIT[7:0]

PCIE_USB3_PHY_BIST_CHK_ERR_CNT_H ADDRESS 0x011C R
PCIE_USB3_PHY_BIST_CHK_ERR_CNT_H RESET_VALUE 0x00000000
	BIST_CHK_ERR_CNT_H BIT[7:0]

PCIE_USB3_PHY_BIST_CHK_STATUS ADDRESS 0x0120 R
PCIE_USB3_PHY_BIST_CHK_STATUS RESET_VALUE 0x00000000
	BIST_CHK_HEADER_SEL BIT[3]
	BIST_HEADER_NOT_FOUND BIT[2]
	BIST_PAT_DATA_NOT_FOUND BIT[1]
	BIST_CHECK_DONE BIT[0]

PCIE_USB3_PHY_LFPS_RXTERM_IRQ_SOURCE ADDRESS 0x0124 R
PCIE_USB3_PHY_LFPS_RXTERM_IRQ_SOURCE RESET_VALUE 0x00000000
	LFPS_DETECT_IRQ BIT[1]
	RCVR_DETECT_IRQ BIT[0]

PCIE_USB3_PHY_PCS_STATUS ADDRESS 0x0128 R
PCIE_USB3_PHY_PCS_STATUS RESET_VALUE 0x00000000
	ACTIVE_STATE_STATUS BIT[7]
	PHYSTATUS BIT[6]
	PCS_POWERDOWN BIT[5:4]
	FREEZE_POWERDOWN BIT[3]
	POWER_STATE BIT[2:0]

PCIE_USB3_PHY_PCS_STATUS2 ADDRESS 0x012C R
PCIE_USB3_PHY_PCS_STATUS2 RESET_VALUE 0x00000000
	POWERPRESENT BIT[7]
	RX_EQUALIZATION_IN_PROGRESS BIT[6]
	PCS_LFPS_DET BIT[5]
	FLL_CLK_EN BIT[4]
	L1SS_MODE BIT[3]
	RX_SAMPLER_CAL_IN_PROGRESS BIT[2]
	REC_DETECT_DONE BIT[1]
	REC_DETECT_OUTCOME BIT[0]

PCIE_USB3_PHY_REVISION_ID0 ADDRESS 0x0130 R
PCIE_USB3_PHY_REVISION_ID0 RESET_VALUE 0x00000001
	STEP_7_0 BIT[7:0]

PCIE_USB3_PHY_REVISION_ID1 ADDRESS 0x0134 R
PCIE_USB3_PHY_REVISION_ID1 RESET_VALUE 0x00000000
	STEP_15_8 BIT[7:0]

PCIE_USB3_PHY_REVISION_ID2 ADDRESS 0x0138 R
PCIE_USB3_PHY_REVISION_ID2 RESET_VALUE 0x00000000
	MINOR_7_0 BIT[7:0]

PCIE_USB3_PHY_REVISION_ID3 ADDRESS 0x013C R
PCIE_USB3_PHY_REVISION_ID3 RESET_VALUE 0x00000010
	MAJOR BIT[7:4]
	MINOR_11_8 BIT[3:0]

PCIE_USB3_PHY_DEBUG_BUS_0_STATUS ADDRESS 0x0140 R
PCIE_USB3_PHY_DEBUG_BUS_0_STATUS RESET_VALUE 0x00000000
	DEBUG_BUS_0_STATUS BIT[7:0]

PCIE_USB3_PHY_DEBUG_BUS_1_STATUS ADDRESS 0x0144 R
PCIE_USB3_PHY_DEBUG_BUS_1_STATUS RESET_VALUE 0x00000000
	DEBUG_BUS_1_STATUS BIT[7:0]

PCIE_USB3_PHY_DEBUG_BUS_2_STATUS ADDRESS 0x0148 R
PCIE_USB3_PHY_DEBUG_BUS_2_STATUS RESET_VALUE 0x00000000
	DEBUG_BUS_2_STATUS BIT[7:0]

PCIE_USB3_PHY_DEBUG_BUS_3_STATUS ADDRESS 0x014C R
PCIE_USB3_PHY_DEBUG_BUS_3_STATUS RESET_VALUE 0x00000000
	DEBUG_BUS_3_STATUS BIT[7:0]

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB3PHY_AHB2PHY.AHB2PHY_SWMAN (level 2)
----------------------------------------------------------------------------------------
ahb2phy_swman MODULE OFFSET=USB3PHY_AHB2PHY+0x00006000 MAX=USB3PHY_AHB2PHY+0x000063FF APRE= SPRE= BPRE= ABPRE= FPRE=

HW_VERSION ADDRESS 0x0000 R
HW_VERSION RESET_VALUE 0x00010000
	MAJOR BIT[23:16]
	MINOR BIT[15:8]
	STEP BIT[7:0]

HW_INFO ADDRESS 0x0004 R
HW_INFO RESET_VALUE 0x01000200
	HW_MAJOR BIT[31:24]
	HW_BRANCH BIT[23:16]
	HW_MINOR BIT[15:8]
	HW_ECO BIT[7:0]

AHB2PHY_BROADCAST_EN_CFG_LOWER ADDRESS 0x0008 RW
AHB2PHY_BROADCAST_EN_CFG_LOWER RESET_VALUE 0x00000000
	BROADCAST_EN_LOWER BIT[31:0]

AHB2PHY_BROADCAST_EN_CFG_UPPER ADDRESS 0x000C RW
AHB2PHY_BROADCAST_EN_CFG_UPPER RESET_VALUE 0x00000000
	BROADCAST_EN_UPPER BIT[29:0]

AHB2PHY_TOP_CFG ADDRESS 0x0010 RW
AHB2PHY_TOP_CFG RESET_VALUE 0x00000000
	WRITE_WAIT_STATES BIT[5:4]
		NO_WAIT_STATES VALUE 0x0
		ONE_WAIT_STATE VALUE 0x1
		TWO_WAIT_STATES VALUE 0x2
		THREE_WAIT_STATES VALUE 0x3
	READ_WAIT_STATES BIT[1:0]
		NO_WAIT_STATES VALUE 0x0
		ONE_WAIT_STATE VALUE 0x1
		TWO_WAIT_STATES VALUE 0x2
		THREE_WAIT_STATES VALUE 0x3

AHB2PHY_DEBUG_BUS_CFG ADDRESS 0x0014 RW
AHB2PHY_DEBUG_BUS_CFG RESET_VALUE 0x00000000
	DEBUG_BUS_SEL BIT[1:0]
		NONE_OUTPUT_ZERO VALUE 0x0
		SELECT_DEBUG_OUTPUT_ONE VALUE 0x1
		SELECT_DEBUG_OUTPUT_TWO VALUE 0x2
		SELECT_DEBUG_OUTPUT_THREE VALUE 0x3

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.USB3PHY_AHB2PHY.AHB2PHY_BROADCAST_SWMAN (level 2)
----------------------------------------------------------------------------------------
ahb2phy_broadcast_swman MODULE OFFSET=USB3PHY_AHB2PHY+0x00007000 MAX=USB3PHY_AHB2PHY+0x000073FF APRE= SPRE= BPRE= ABPRE= FPRE=

AHB2PHY_BROADCAST_ADDRESS_SPACE_n(n):(0)-(255) ARRAY 0x00000000+0x4*n
AHB2PHY_BROADCAST_ADDRESS_SPACE_0 ADDRESS 0x0000 RW
AHB2PHY_BROADCAST_ADDRESS_SPACE_0 RESET_VALUE 0x00000000
	BROADCAST_SPACE BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PCNOC_0_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_0_BUS_TIMEOUT_BASE BASE 0x60023000 SIZE=0x00001000 pcnoc_0_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCNOC_0_BUS_TIMEOUT_BASE.PCNOC_0_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_0_bus_timeout MODULE OFFSET=PCNOC_0_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_0_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_0_ SPRE=PCNOC_0_ BPRE=PCNOC_0_ ABPRE=PCNOC_0_ FPRE=PCNOC_0_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000005
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PCNOC_1_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_1_BUS_TIMEOUT_BASE BASE 0x60024000 SIZE=0x00001000 pcnoc_1_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCNOC_1_BUS_TIMEOUT_BASE.PCNOC_1_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_1_bus_timeout MODULE OFFSET=PCNOC_1_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_1_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_1_ SPRE=PCNOC_1_ BPRE=PCNOC_1_ ABPRE=PCNOC_1_ FPRE=PCNOC_1_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000005
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PCNOC_2_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_2_BUS_TIMEOUT_BASE BASE 0x60025000 SIZE=0x00001000 pcnoc_2_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCNOC_2_BUS_TIMEOUT_BASE.PCNOC_2_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_2_bus_timeout MODULE OFFSET=PCNOC_2_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_2_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_2_ SPRE=PCNOC_2_ BPRE=PCNOC_2_ ABPRE=PCNOC_2_ FPRE=PCNOC_2_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000005
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PCNOC_3_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_3_BUS_TIMEOUT_BASE BASE 0x60026000 SIZE=0x00001000 pcnoc_3_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCNOC_3_BUS_TIMEOUT_BASE.PCNOC_3_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_3_bus_timeout MODULE OFFSET=PCNOC_3_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_3_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_3_ SPRE=PCNOC_3_ BPRE=PCNOC_3_ ABPRE=PCNOC_3_ FPRE=PCNOC_3_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000005
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PCNOC_4_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_4_BUS_TIMEOUT_BASE BASE 0x60027000 SIZE=0x00001000 pcnoc_4_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCNOC_4_BUS_TIMEOUT_BASE.PCNOC_4_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_4_bus_timeout MODULE OFFSET=PCNOC_4_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_4_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_4_ SPRE=PCNOC_4_ BPRE=PCNOC_4_ ABPRE=PCNOC_4_ FPRE=PCNOC_4_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000003
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PCNOC_5_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_5_BUS_TIMEOUT_BASE BASE 0x60028000 SIZE=0x00001000 pcnoc_5_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCNOC_5_BUS_TIMEOUT_BASE.PCNOC_5_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_5_bus_timeout MODULE OFFSET=PCNOC_5_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_5_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_5_ SPRE=PCNOC_5_ BPRE=PCNOC_5_ ABPRE=PCNOC_5_ FPRE=PCNOC_5_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000001
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PCNOC_6_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_6_BUS_TIMEOUT_BASE BASE 0x60029000 SIZE=0x00001000 pcnoc_6_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCNOC_6_BUS_TIMEOUT_BASE.PCNOC_6_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_6_bus_timeout MODULE OFFSET=PCNOC_6_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_6_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_6_ SPRE=PCNOC_6_ BPRE=PCNOC_6_ ABPRE=PCNOC_6_ FPRE=PCNOC_6_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000002
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PCNOC_7_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_7_BUS_TIMEOUT_BASE BASE 0x6002A000 SIZE=0x00001000 pcnoc_7_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCNOC_7_BUS_TIMEOUT_BASE.PCNOC_7_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_7_bus_timeout MODULE OFFSET=PCNOC_7_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_7_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_7_ SPRE=PCNOC_7_ BPRE=PCNOC_7_ ABPRE=PCNOC_7_ FPRE=PCNOC_7_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000004
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PCNOC_8_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
PCNOC_8_BUS_TIMEOUT_BASE BASE 0x6002B000 SIZE=0x00001000 pcnoc_8_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PCNOC_8_BUS_TIMEOUT_BASE.PCNOC_8_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
pcnoc_8_bus_timeout MODULE OFFSET=PCNOC_8_BUS_TIMEOUT_BASE+0x00000000 MAX=PCNOC_8_BUS_TIMEOUT_BASE+0x00000FFF APRE=PCNOC_8_ SPRE=PCNOC_8_ BPRE=PCNOC_8_ ABPRE=PCNOC_8_ FPRE=PCNOC_8_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000003
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.SNOC_0_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
SNOC_0_BUS_TIMEOUT_BASE BASE 0x68801000 SIZE=0x00001000 snoc_0_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SNOC_0_BUS_TIMEOUT_BASE.SNOC_0_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
snoc_0_bus_timeout MODULE OFFSET=SNOC_0_BUS_TIMEOUT_BASE+0x00000000 MAX=SNOC_0_BUS_TIMEOUT_BASE+0x00000FFF APRE=SNOC_0_ SPRE=SNOC_0_ BPRE=SNOC_0_ ABPRE=SNOC_0_ FPRE=SNOC_0_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000001
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.SNOC_2_BUS_TIMEOUT_BASE (level 1)
----------------------------------------------------------------------------------------
SNOC_2_BUS_TIMEOUT_BASE BASE 0x68802000 SIZE=0x00001000 snoc_2_bus_timeoutaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SNOC_2_BUS_TIMEOUT_BASE.SNOC_2_BUS_TIMEOUT (level 2)
----------------------------------------------------------------------------------------
snoc_2_bus_timeout MODULE OFFSET=SNOC_2_BUS_TIMEOUT_BASE+0x00000000 MAX=SNOC_2_BUS_TIMEOUT_BASE+0x00000FFF APRE=SNOC_2_ SPRE=SNOC_2_ BPRE=SNOC_2_ ABPRE=SNOC_2_ FPRE=SNOC_2_

ABT_HW_VERSION ADDRESS 0x0000 R
ABT_HW_VERSION RESET_VALUE 0x10000000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

ABT_INST_ID ADDRESS 0x0004 RW
ABT_INST_ID RESET_VALUE 0x00000000
	INSTID BIT[31:0]

ABT_NUM_SLAVES ADDRESS 0x0008 R
ABT_NUM_SLAVES RESET_VALUE 0x00000001
	NUMSLAVES BIT[5:0]

ABT_TIMER_LOADVAL ADDRESS 0x000C RW
ABT_TIMER_LOADVAL RESET_VALUE 0x000000FF
	LOADVAL BIT[7:0]

ABT_TIMER_MODE ADDRESS 0x0010 RW
ABT_TIMER_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

ABT_INTR_STATUS ADDRESS 0x0014 R
ABT_INTR_STATUS RESET_VALUE 0x00000000
	INTRSTATUS BIT[0]

ABT_INTR_CLEAR ADDRESS 0x0018 W
ABT_INTR_CLEAR RESET_VALUE 0x00000000
	INTRCLEAR BIT[0]

ABT_INTR_ENABLE ADDRESS 0x001C RW
ABT_INTR_ENABLE RESET_VALUE 0x00000000
	INTRENABLE BIT[0]

ABT_SYND_VALID ADDRESS 0x0020 R
ABT_SYND_VALID RESET_VALUE 0x00000000
	SYNDVALID BIT[0]

ABT_SYND_CLEAR ADDRESS 0x0024 W
ABT_SYND_CLEAR RESET_VALUE 0x00000000
	SYNDCLEAR BIT[0]

ABT_SYND_ID ADDRESS 0x0028 R
ABT_SYND_ID RESET_VALUE 0x00000000
	BID BIT[15:13]
	PID BIT[12:8]
	MID BIT[7:0]

ABT_SYND_ADDR0 ADDRESS 0x002C R
ABT_SYND_ADDR0 RESET_VALUE 0x00000000
	SYNDADDR0 BIT[31:0]

ABT_SYND_ADDR1 ADDRESS 0x0030 R
ABT_SYND_ADDR1 RESET_VALUE 0x00000000
	SYNDADDR1 BIT[31:0]

ABT_SYND_HREADY ADDRESS 0x0034 R
ABT_SYND_HREADY RESET_VALUE 0xFFFFFFFF
	SYNDHREADY BIT[31:0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PC_NOC_BASE (level 1)
----------------------------------------------------------------------------------------
PC_NOC_BASE BASE 0x60500000 SIZE=0x00010080 pc_nocaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PC_NOC_BASE.PC_NOC (level 2)
----------------------------------------------------------------------------------------
pc_noc MODULE OFFSET=PC_NOC_BASE+0x00000000 MAX=PC_NOC_BASE+0x0001007F APRE= SPRE= BPRE= ABPRE= FPRE=

PCNOC_OBS_ID_COREID ADDRESS 0x0000 R
PCNOC_OBS_ID_COREID RESET_VALUE 0x3D716D0D
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_OBS_ID_REVISIONID ADDRESS 0x0004 R
PCNOC_OBS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_OBS_FAULTEN ADDRESS 0x0008 RW
PCNOC_OBS_FAULTEN RESET_VALUE 0x00000000
	FAULTEN BIT[0]

PCNOC_OBS_ERRVLD ADDRESS 0x000C R
PCNOC_OBS_ERRVLD RESET_VALUE 0x0000000X
	ERRVLD BIT[0]

PCNOC_OBS_ERRCLR ADDRESS 0x0010 RW
PCNOC_OBS_ERRCLR RESET_VALUE 0x00000000
	ERRCLR BIT[0]

PCNOC_OBS_ERRLOG0 ADDRESS 0x0014 R
PCNOC_OBS_ERRLOG0 RESET_VALUE 0x8XXX0XXX
	FORMAT BIT[31]
	LEN1 BIT[25:16]
	ERRCODE BIT[10:8]
	OPC BIT[4:1]
	LOCK BIT[0]

PCNOC_OBS_ERRLOG1 ADDRESS 0x0018 R
PCNOC_OBS_ERRLOG1 RESET_VALUE 0xXXXXXXXX
	ERRLOG1 BIT[29:0]

PCNOC_OBS_ERRLOG3 ADDRESS 0x0020 R
PCNOC_OBS_ERRLOG3 RESET_VALUE 0xXXXXXXXX
	ERRLOG3 BIT[31:0]

PCNOC_OBS_ERRLOG4 ADDRESS 0x0024 R
PCNOC_OBS_ERRLOG4 RESET_VALUE 0x0000000X
	ERRLOG4 BIT[0]

PCNOC_OBS_ERRLOG5 ADDRESS 0x0028 R
PCNOC_OBS_ERRLOG5 RESET_VALUE 0x0000XXXX
	ERRLOG5 BIT[15:0]

PCNOC_OBS_DBG_ID_COREID ADDRESS 0x0080 R
PCNOC_OBS_DBG_ID_COREID RESET_VALUE 0xE18C3C07
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_OBS_DBG_ID_REVISIONID ADDRESS 0x0084 R
PCNOC_OBS_DBG_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_OBS_DBG_ATBID ADDRESS 0x0088 RW
PCNOC_OBS_DBG_ATBID RESET_VALUE 0x00000001
	ATBID BIT[6:0]

PCNOC_OBS_DBG_ATBEN ADDRESS 0x008C RW
PCNOC_OBS_DBG_ATBEN RESET_VALUE 0x00000000
	ATBEN BIT[0]

PCNOC_OBS_DBG_SYNCPERIOD ADDRESS 0x0090 RW
PCNOC_OBS_DBG_SYNCPERIOD RESET_VALUE 0x00000008
	SYNCPERIOD BIT[4:0]

PCNOC_QXM_CRYPTO0_TFILT_ID_COREID ADDRESS 0x1000 R
PCNOC_QXM_CRYPTO0_TFILT_ID_COREID RESET_VALUE 0x0E7FAE09
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_QXM_CRYPTO0_TFILT_ID_REVISIONID ADDRESS 0x1004 R
PCNOC_QXM_CRYPTO0_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_QXM_CRYPTO0_TFILT_MODE ADDRESS 0x1008 RW
PCNOC_QXM_CRYPTO0_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

PCNOC_QXM_CRYPTO0_TFILT_ADDRBASE_LOW ADDRESS 0x100C RW
PCNOC_QXM_CRYPTO0_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

PCNOC_QXM_CRYPTO0_TFILT_ADDRBASE_HIGH ADDRESS 0x1010 RW
PCNOC_QXM_CRYPTO0_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
	ADDRBASE_HIGH BIT[0]

PCNOC_QXM_CRYPTO0_TFILT_ADDRWINDOWSIZE ADDRESS 0x1014 RW
PCNOC_QXM_CRYPTO0_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

PCNOC_QXM_CRYPTO0_TFILT_SRCIDBASE ADDRESS 0x1018 RW
PCNOC_QXM_CRYPTO0_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

PCNOC_QXM_CRYPTO0_TFILT_SRCIDMASK ADDRESS 0x101C RW
PCNOC_QXM_CRYPTO0_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

PCNOC_QXM_CRYPTO0_TFILT_OPCODE ADDRESS 0x1020 RW
PCNOC_QXM_CRYPTO0_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

PCNOC_QXM_CRYPTO0_TFILT_USERBASE ADDRESS 0x1024 RW
PCNOC_QXM_CRYPTO0_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

PCNOC_QXM_CRYPTO0_TFILT_USERMASK ADDRESS 0x1028 RW
PCNOC_QXM_CRYPTO0_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

PCNOC_QXM_SDC1_TFILT_ID_COREID ADDRESS 0x1080 R
PCNOC_QXM_SDC1_TFILT_ID_COREID RESET_VALUE 0x5023DA09
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_QXM_SDC1_TFILT_ID_REVISIONID ADDRESS 0x1084 R
PCNOC_QXM_SDC1_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_QXM_SDC1_TFILT_MODE ADDRESS 0x1088 RW
PCNOC_QXM_SDC1_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

PCNOC_QXM_SDC1_TFILT_ADDRBASE_LOW ADDRESS 0x108C RW
PCNOC_QXM_SDC1_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

PCNOC_QXM_SDC1_TFILT_ADDRWINDOWSIZE ADDRESS 0x1094 RW
PCNOC_QXM_SDC1_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

PCNOC_QXM_SDC1_TFILT_SRCIDBASE ADDRESS 0x1098 RW
PCNOC_QXM_SDC1_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

PCNOC_QXM_SDC1_TFILT_SRCIDMASK ADDRESS 0x109C RW
PCNOC_QXM_SDC1_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

PCNOC_QXM_SDC1_TFILT_OPCODE ADDRESS 0x10A0 RW
PCNOC_QXM_SDC1_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

PCNOC_QXM_SDC1_TFILT_USERBASE ADDRESS 0x10A4 RW
PCNOC_QXM_SDC1_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

PCNOC_QXM_SDC1_TFILT_USERMASK ADDRESS 0x10A8 RW
PCNOC_QXM_SDC1_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

PCNOC_QHM2_TFILT_ID_COREID ADDRESS 0x1180 R
PCNOC_QHM2_TFILT_ID_COREID RESET_VALUE 0xEC07D309
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_QHM2_TFILT_ID_REVISIONID ADDRESS 0x1184 R
PCNOC_QHM2_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_QHM2_TFILT_MODE ADDRESS 0x1188 RW
PCNOC_QHM2_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

PCNOC_QHM2_TFILT_ADDRBASE_LOW ADDRESS 0x118C RW
PCNOC_QHM2_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

PCNOC_QHM2_TFILT_ADDRWINDOWSIZE ADDRESS 0x1194 RW
PCNOC_QHM2_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

PCNOC_QHM2_TFILT_SRCIDBASE ADDRESS 0x1198 RW
PCNOC_QHM2_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

PCNOC_QHM2_TFILT_SRCIDMASK ADDRESS 0x119C RW
PCNOC_QHM2_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

PCNOC_QHM2_TFILT_OPCODE ADDRESS 0x11A0 RW
PCNOC_QHM2_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

PCNOC_QHM2_TFILT_USERBASE ADDRESS 0x11A4 RW
PCNOC_QHM2_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

PCNOC_QHM2_TFILT_USERMASK ADDRESS 0x11A8 RW
PCNOC_QHM2_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

PCNOC_QHM1_TFILT_ID_COREID ADDRESS 0x1200 R
PCNOC_QHM1_TFILT_ID_COREID RESET_VALUE 0x318A7609
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_QHM1_TFILT_ID_REVISIONID ADDRESS 0x1204 R
PCNOC_QHM1_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_QHM1_TFILT_MODE ADDRESS 0x1208 RW
PCNOC_QHM1_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

PCNOC_QHM1_TFILT_ADDRBASE_LOW ADDRESS 0x120C RW
PCNOC_QHM1_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

PCNOC_QHM1_TFILT_ADDRWINDOWSIZE ADDRESS 0x1214 RW
PCNOC_QHM1_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

PCNOC_QHM1_TFILT_SRCIDBASE ADDRESS 0x1218 RW
PCNOC_QHM1_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

PCNOC_QHM1_TFILT_SRCIDMASK ADDRESS 0x121C RW
PCNOC_QHM1_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

PCNOC_QHM1_TFILT_OPCODE ADDRESS 0x1220 RW
PCNOC_QHM1_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

PCNOC_QHM1_TFILT_USERBASE ADDRESS 0x1224 RW
PCNOC_QHM1_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

PCNOC_QHM1_TFILT_USERMASK ADDRESS 0x1228 RW
PCNOC_QHM1_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

PCNOC_QXM_SNOC_TFILT_ID_COREID ADDRESS 0x1280 R
PCNOC_QXM_SNOC_TFILT_ID_COREID RESET_VALUE 0x214A1A09
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_QXM_SNOC_TFILT_ID_REVISIONID ADDRESS 0x1284 R
PCNOC_QXM_SNOC_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_QXM_SNOC_TFILT_MODE ADDRESS 0x1288 RW
PCNOC_QXM_SNOC_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

PCNOC_QXM_SNOC_TFILT_ADDRBASE_LOW ADDRESS 0x128C RW
PCNOC_QXM_SNOC_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

PCNOC_QXM_SNOC_TFILT_ADDRBASE_HIGH ADDRESS 0x1290 RW
PCNOC_QXM_SNOC_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
	ADDRBASE_HIGH BIT[0]

PCNOC_QXM_SNOC_TFILT_ADDRWINDOWSIZE ADDRESS 0x1294 RW
PCNOC_QXM_SNOC_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

PCNOC_QXM_SNOC_TFILT_SRCIDBASE ADDRESS 0x1298 RW
PCNOC_QXM_SNOC_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

PCNOC_QXM_SNOC_TFILT_SRCIDMASK ADDRESS 0x129C RW
PCNOC_QXM_SNOC_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

PCNOC_QXM_SNOC_TFILT_OPCODE ADDRESS 0x12A0 RW
PCNOC_QXM_SNOC_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

PCNOC_QXM_SNOC_TFILT_USERBASE ADDRESS 0x12A4 RW
PCNOC_QXM_SNOC_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

PCNOC_QXM_SNOC_TFILT_USERMASK ADDRESS 0x12A8 RW
PCNOC_QXM_SNOC_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

PCNOC_TPRB0_TPROF_ID_COREID ADDRESS 0x2000 R
PCNOC_TPRB0_TPROF_ID_COREID RESET_VALUE 0x14CBF30A
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_TPRB0_TPROF_ID_REVISIONID ADDRESS 0x2004 R
PCNOC_TPRB0_TPROF_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_TPRB0_TPROF_EN ADDRESS 0x2008 RW
PCNOC_TPRB0_TPROF_EN RESET_VALUE 0x00000000
	EN BIT[0]

PCNOC_TPRB0_TPROF_MODE ADDRESS 0x200C RW
PCNOC_TPRB0_TPROF_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

PCNOC_TPRB0_TPROF_OBSERVEDSEL_0 ADDRESS 0x2010 RW
PCNOC_TPRB0_TPROF_OBSERVEDSEL_0 RESET_VALUE 0x00000000
	OBSERVEDSEL_0 BIT[2:0]

PCNOC_TPRB0_TPROF_OBSERVEDSEL_1 ADDRESS 0x2014 RW
PCNOC_TPRB0_TPROF_OBSERVEDSEL_1 RESET_VALUE 0x00000000
	OBSERVEDSEL_1 BIT[2:0]

PCNOC_TPRB0_TPROF_NTENURELINES_0 ADDRESS 0x2020 RW
PCNOC_TPRB0_TPROF_NTENURELINES_0 RESET_VALUE 0x00000000
	NTENURELINES_0 BIT[2:0]

PCNOC_TPRB0_TPROF_THRESHOLDS_0_0 ADDRESS 0x202C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_0 RESET_VALUE 0x00000000
	THRESHOLDS_0_0 BIT[3:0]

PCNOC_TPRB0_TPROF_THRESHOLDS_0_1 ADDRESS 0x2030 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_1 RESET_VALUE 0x00000000
	THRESHOLDS_0_1 BIT[3:0]

PCNOC_TPRB0_TPROF_THRESHOLDS_0_2 ADDRESS 0x2034 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_0_2 RESET_VALUE 0x00000000
	THRESHOLDS_0_2 BIT[3:0]

PCNOC_TPRB0_TPROF_THRESHOLDS_1_0 ADDRESS 0x203C RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_0 RESET_VALUE 0x00000000
	THRESHOLDS_1_0 BIT[3:0]

PCNOC_TPRB0_TPROF_THRESHOLDS_1_1 ADDRESS 0x2040 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_1 RESET_VALUE 0x00000000
	THRESHOLDS_1_1 BIT[3:0]

PCNOC_TPRB0_TPROF_THRESHOLDS_1_2 ADDRESS 0x2044 RW
PCNOC_TPRB0_TPROF_THRESHOLDS_1_2 RESET_VALUE 0x00000000
	THRESHOLDS_1_2 BIT[3:0]

PCNOC_TPRB0_TPROF_OVERFLOWSTATUS ADDRESS 0x206C R
PCNOC_TPRB0_TPROF_OVERFLOWSTATUS RESET_VALUE 0x0000000X
	OVERFLOWSTATUS BIT[1:0]

PCNOC_TPRB0_TPROF_OVERFLOWRESET ADDRESS 0x2070 RW
PCNOC_TPRB0_TPROF_OVERFLOWRESET RESET_VALUE 0x00000000
	OVERFLOWRESET BIT[1:0]

PCNOC_TPRB0_TPROF_PENDINGEVENTMODE ADDRESS 0x2074 RW
PCNOC_TPRB0_TPROF_PENDINGEVENTMODE RESET_VALUE 0x00000000
	PENDINGEVENTMODE BIT[0]

PCNOC_TPRB0_TPROF_PRESCALER ADDRESS 0x2078 RW
PCNOC_TPRB0_TPROF_PRESCALER RESET_VALUE 0x00000000
	PRESCALER BIT[7:0]

PCNOC_EPRB0_SPROF_ID_COREID ADDRESS 0x3000 R
PCNOC_EPRB0_SPROF_ID_COREID RESET_VALUE 0x2E2A2E06
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_EPRB0_SPROF_ID_REVISIONID ADDRESS 0x3004 R
PCNOC_EPRB0_SPROF_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_EPRB0_SPROF_MAINCTL ADDRESS 0x3008 RW
PCNOC_EPRB0_SPROF_MAINCTL RESET_VALUE 0x00000000
	FILTBYTEALWAYSCHAINABLEEN BIT[7]
	INTRUSIVEMODE BIT[6]
	STATCONDDUMP BIT[5]
	ALARMEN BIT[4]
	STATEN BIT[3]
	PAYLOADEN BIT[2]
	TRACEEN BIT[1]
	ERREN BIT[0]

PCNOC_EPRB0_SPROF_CFGCTL ADDRESS 0x300C RW
PCNOC_EPRB0_SPROF_CFGCTL RESET_VALUE 0x0000000X
	ACTIVE BIT[1]
	GLOBALEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERLUT ADDRESS 0x3014 RW
PCNOC_EPRB0_SPROF_FILTERLUT RESET_VALUE 0x00000000
	FILTERLUT BIT[3:0]

PCNOC_EPRB0_SPROF_TRACEALARMEN ADDRESS 0x3018 RW
PCNOC_EPRB0_SPROF_TRACEALARMEN RESET_VALUE 0x00000000
	TRACEALARMEN BIT[2:0]

PCNOC_EPRB0_SPROF_TRACEALARMSTATUS ADDRESS 0x301C R
PCNOC_EPRB0_SPROF_TRACEALARMSTATUS RESET_VALUE 0x0000000X
	TRACEALARMSTATUS BIT[2:0]

PCNOC_EPRB0_SPROF_TRACEALARMCLR ADDRESS 0x3020 RW
PCNOC_EPRB0_SPROF_TRACEALARMCLR RESET_VALUE 0x00000000
	TRACEALARMCLR BIT[2:0]

PCNOC_EPRB0_SPROF_STATPERIOD ADDRESS 0x3024 RW
PCNOC_EPRB0_SPROF_STATPERIOD RESET_VALUE 0x00000000
	STATPERIOD BIT[4:0]

PCNOC_EPRB0_SPROF_STATGO ADDRESS 0x3028 RW
PCNOC_EPRB0_SPROF_STATGO RESET_VALUE 0x00000000
	STATGO BIT[0]

PCNOC_EPRB0_SPROF_STATALARMMIN ADDRESS 0x302C RW
PCNOC_EPRB0_SPROF_STATALARMMIN RESET_VALUE 0x00000000
	STATALARMMIN BIT[31:0]

PCNOC_EPRB0_SPROF_STATALARMMAX ADDRESS 0x3030 RW
PCNOC_EPRB0_SPROF_STATALARMMAX RESET_VALUE 0x00000000
	STATALARMMAX BIT[31:0]

PCNOC_EPRB0_SPROF_STATALARMSTATUS ADDRESS 0x3034 R
PCNOC_EPRB0_SPROF_STATALARMSTATUS RESET_VALUE 0x0000000X
	STATALARMSTATUS BIT[0]

PCNOC_EPRB0_SPROF_STATALARMCLR ADDRESS 0x3038 RW
PCNOC_EPRB0_SPROF_STATALARMCLR RESET_VALUE 0x00000000
	STATALARMCLR BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDBASE ADDRESS 0x3044 RW
PCNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_0_ROUTEIDBASE BIT[29:0]

PCNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDMASK ADDRESS 0x3048 RW
PCNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_0_ROUTEIDMASK BIT[29:0]

PCNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_LOW ADDRESS 0x304C RW
PCNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_0_ADDRBASE_LOW BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_HIGH ADDRESS 0x3050 RW
PCNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_0_ADDRBASE_HIGH BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_0_WINDOWSIZE ADDRESS 0x3054 RW
PCNOC_EPRB0_SPROF_FILTERS_0_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_0_WINDOWSIZE BIT[5:0]

PCNOC_EPRB0_SPROF_FILTERS_0_OPCODE ADDRESS 0x3060 RW
PCNOC_EPRB0_SPROF_FILTERS_0_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3]
	LOCKEN BIT[2]
	WREN BIT[1]
	RDEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_0_STATUS ADDRESS 0x3064 RW
PCNOC_EPRB0_SPROF_FILTERS_0_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1]
	REQEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_0_LENGTH ADDRESS 0x3068 RW
PCNOC_EPRB0_SPROF_FILTERS_0_LENGTH RESET_VALUE 0x00000000
	FILTERS_0_LENGTH BIT[3:0]

PCNOC_EPRB0_SPROF_FILTERS_0_URGENCY ADDRESS 0x306C RW
PCNOC_EPRB0_SPROF_FILTERS_0_URGENCY RESET_VALUE 0x00000000
	FILTERS_0_URGENCY BIT[1:0]

PCNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDBASE ADDRESS 0x3080 RW
PCNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_1_ROUTEIDBASE BIT[29:0]

PCNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDMASK ADDRESS 0x3084 RW
PCNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_1_ROUTEIDMASK BIT[29:0]

PCNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_LOW ADDRESS 0x3088 RW
PCNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_1_ADDRBASE_LOW BIT[31:0]

PCNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_HIGH ADDRESS 0x308C RW
PCNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_1_ADDRBASE_HIGH BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_1_WINDOWSIZE ADDRESS 0x3090 RW
PCNOC_EPRB0_SPROF_FILTERS_1_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_1_WINDOWSIZE BIT[5:0]

PCNOC_EPRB0_SPROF_FILTERS_1_OPCODE ADDRESS 0x309C RW
PCNOC_EPRB0_SPROF_FILTERS_1_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3]
	LOCKEN BIT[2]
	WREN BIT[1]
	RDEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_1_STATUS ADDRESS 0x30A0 RW
PCNOC_EPRB0_SPROF_FILTERS_1_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1]
	REQEN BIT[0]

PCNOC_EPRB0_SPROF_FILTERS_1_LENGTH ADDRESS 0x30A4 RW
PCNOC_EPRB0_SPROF_FILTERS_1_LENGTH RESET_VALUE 0x00000000
	FILTERS_1_LENGTH BIT[3:0]

PCNOC_EPRB0_SPROF_FILTERS_1_URGENCY ADDRESS 0x30A8 RW
PCNOC_EPRB0_SPROF_FILTERS_1_URGENCY RESET_VALUE 0x00000000
	FILTERS_1_URGENCY BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_0_SRC ADDRESS 0x3138 RW
PCNOC_EPRB0_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x313C RW
PCNOC_EPRB0_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_0_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_0_VAL ADDRESS 0x3140 R
PCNOC_EPRB0_SPROF_COUNTERS_0_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_0_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_1_SRC ADDRESS 0x314C RW
PCNOC_EPRB0_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x3150 RW
PCNOC_EPRB0_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_1_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_1_VAL ADDRESS 0x3154 R
PCNOC_EPRB0_SPROF_COUNTERS_1_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_1_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_2_SRC ADDRESS 0x3160 RW
PCNOC_EPRB0_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x3164 RW
PCNOC_EPRB0_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_2_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_2_VAL ADDRESS 0x3168 R
PCNOC_EPRB0_SPROF_COUNTERS_2_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_2_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_3_SRC ADDRESS 0x3174 RW
PCNOC_EPRB0_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x3178 RW
PCNOC_EPRB0_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_3_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_3_VAL ADDRESS 0x317C R
PCNOC_EPRB0_SPROF_COUNTERS_3_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_3_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_4_SRC ADDRESS 0x3188 RW
PCNOC_EPRB0_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x318C RW
PCNOC_EPRB0_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_4_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_4_VAL ADDRESS 0x3190 R
PCNOC_EPRB0_SPROF_COUNTERS_4_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_4_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_5_SRC ADDRESS 0x319C RW
PCNOC_EPRB0_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x31A0 RW
PCNOC_EPRB0_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_5_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_5_VAL ADDRESS 0x31A4 R
PCNOC_EPRB0_SPROF_COUNTERS_5_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_5_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_6_SRC ADDRESS 0x31B0 RW
PCNOC_EPRB0_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x31B4 RW
PCNOC_EPRB0_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_6_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_6_VAL ADDRESS 0x31B8 R
PCNOC_EPRB0_SPROF_COUNTERS_6_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_6_VAL BIT[15:0]

PCNOC_EPRB0_SPROF_COUNTERS_7_SRC ADDRESS 0x31C4 RW
PCNOC_EPRB0_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

PCNOC_EPRB0_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x31C8 RW
PCNOC_EPRB0_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_7_ALARMMODE BIT[1:0]

PCNOC_EPRB0_SPROF_COUNTERS_7_VAL ADDRESS 0x31CC R
PCNOC_EPRB0_SPROF_COUNTERS_7_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_7_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_ID_COREID ADDRESS 0x4000 R
PCNOC_TPRB0_SPROF_ID_COREID RESET_VALUE 0x26712606
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_TPRB0_SPROF_ID_REVISIONID ADDRESS 0x4004 R
PCNOC_TPRB0_SPROF_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_TPRB0_SPROF_MAINCTL ADDRESS 0x4008 RW
PCNOC_TPRB0_SPROF_MAINCTL RESET_VALUE 0x00000000
	FILTBYTEALWAYSCHAINABLEEN BIT[7]
	INTRUSIVEMODE BIT[6]
	STATCONDDUMP BIT[5]
	ALARMEN BIT[4]
	STATEN BIT[3]
	PAYLOADEN BIT[2]
	TRACEEN BIT[1]
	ERREN BIT[0]

PCNOC_TPRB0_SPROF_CFGCTL ADDRESS 0x400C RW
PCNOC_TPRB0_SPROF_CFGCTL RESET_VALUE 0x0000000X
	ACTIVE BIT[1]
	GLOBALEN BIT[0]

PCNOC_TPRB0_SPROF_STATPERIOD ADDRESS 0x4024 RW
PCNOC_TPRB0_SPROF_STATPERIOD RESET_VALUE 0x00000000
	STATPERIOD BIT[4:0]

PCNOC_TPRB0_SPROF_STATGO ADDRESS 0x4028 RW
PCNOC_TPRB0_SPROF_STATGO RESET_VALUE 0x00000000
	STATGO BIT[0]

PCNOC_TPRB0_SPROF_STATALARMMIN ADDRESS 0x402C RW
PCNOC_TPRB0_SPROF_STATALARMMIN RESET_VALUE 0x00000000
	STATALARMMIN BIT[31:0]

PCNOC_TPRB0_SPROF_STATALARMMAX ADDRESS 0x4030 RW
PCNOC_TPRB0_SPROF_STATALARMMAX RESET_VALUE 0x00000000
	STATALARMMAX BIT[31:0]

PCNOC_TPRB0_SPROF_STATALARMSTATUS ADDRESS 0x4034 R
PCNOC_TPRB0_SPROF_STATALARMSTATUS RESET_VALUE 0x0000000X
	STATALARMSTATUS BIT[0]

PCNOC_TPRB0_SPROF_STATALARMCLR ADDRESS 0x4038 RW
PCNOC_TPRB0_SPROF_STATALARMCLR RESET_VALUE 0x00000000
	STATALARMCLR BIT[0]

PCNOC_TPRB0_SPROF_COUNTERS_0_SRC ADDRESS 0x4138 RW
PCNOC_TPRB0_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x413C RW
PCNOC_TPRB0_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_0_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_0_VAL ADDRESS 0x4140 R
PCNOC_TPRB0_SPROF_COUNTERS_0_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_0_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_1_SRC ADDRESS 0x414C RW
PCNOC_TPRB0_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x4150 RW
PCNOC_TPRB0_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_1_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_1_VAL ADDRESS 0x4154 R
PCNOC_TPRB0_SPROF_COUNTERS_1_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_1_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_2_SRC ADDRESS 0x4160 RW
PCNOC_TPRB0_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x4164 RW
PCNOC_TPRB0_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_2_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_2_VAL ADDRESS 0x4168 R
PCNOC_TPRB0_SPROF_COUNTERS_2_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_2_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_3_SRC ADDRESS 0x4174 RW
PCNOC_TPRB0_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x4178 RW
PCNOC_TPRB0_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_3_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_3_VAL ADDRESS 0x417C R
PCNOC_TPRB0_SPROF_COUNTERS_3_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_3_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_4_SRC ADDRESS 0x4188 RW
PCNOC_TPRB0_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x418C RW
PCNOC_TPRB0_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_4_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_4_VAL ADDRESS 0x4190 R
PCNOC_TPRB0_SPROF_COUNTERS_4_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_4_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_5_SRC ADDRESS 0x419C RW
PCNOC_TPRB0_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x41A0 RW
PCNOC_TPRB0_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_5_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_5_VAL ADDRESS 0x41A4 R
PCNOC_TPRB0_SPROF_COUNTERS_5_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_5_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_6_SRC ADDRESS 0x41B0 RW
PCNOC_TPRB0_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x41B4 RW
PCNOC_TPRB0_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_6_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_6_VAL ADDRESS 0x41B8 R
PCNOC_TPRB0_SPROF_COUNTERS_6_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_6_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_7_SRC ADDRESS 0x41C4 RW
PCNOC_TPRB0_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x41C8 RW
PCNOC_TPRB0_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_7_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_7_VAL ADDRESS 0x41CC R
PCNOC_TPRB0_SPROF_COUNTERS_7_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_7_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_8_SRC ADDRESS 0x41D8 RW
PCNOC_TPRB0_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x41DC RW
PCNOC_TPRB0_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_8_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_8_VAL ADDRESS 0x41E0 R
PCNOC_TPRB0_SPROF_COUNTERS_8_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_8_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_9_SRC ADDRESS 0x41EC RW
PCNOC_TPRB0_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x41F0 RW
PCNOC_TPRB0_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_9_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_9_VAL ADDRESS 0x41F4 R
PCNOC_TPRB0_SPROF_COUNTERS_9_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_9_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_10_SRC ADDRESS 0x4200 RW
PCNOC_TPRB0_SPROF_COUNTERS_10_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_10_ALARMMODE ADDRESS 0x4204 RW
PCNOC_TPRB0_SPROF_COUNTERS_10_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_10_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_10_VAL ADDRESS 0x4208 R
PCNOC_TPRB0_SPROF_COUNTERS_10_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_10_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_11_SRC ADDRESS 0x4214 RW
PCNOC_TPRB0_SPROF_COUNTERS_11_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_11_ALARMMODE ADDRESS 0x4218 RW
PCNOC_TPRB0_SPROF_COUNTERS_11_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_11_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_11_VAL ADDRESS 0x421C R
PCNOC_TPRB0_SPROF_COUNTERS_11_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_11_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_12_SRC ADDRESS 0x4228 RW
PCNOC_TPRB0_SPROF_COUNTERS_12_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_12_ALARMMODE ADDRESS 0x422C RW
PCNOC_TPRB0_SPROF_COUNTERS_12_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_12_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_12_VAL ADDRESS 0x4230 R
PCNOC_TPRB0_SPROF_COUNTERS_12_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_12_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_13_SRC ADDRESS 0x423C RW
PCNOC_TPRB0_SPROF_COUNTERS_13_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_13_ALARMMODE ADDRESS 0x4240 RW
PCNOC_TPRB0_SPROF_COUNTERS_13_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_13_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_13_VAL ADDRESS 0x4244 R
PCNOC_TPRB0_SPROF_COUNTERS_13_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_13_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_14_SRC ADDRESS 0x4250 RW
PCNOC_TPRB0_SPROF_COUNTERS_14_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_14_ALARMMODE ADDRESS 0x4254 RW
PCNOC_TPRB0_SPROF_COUNTERS_14_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_14_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_14_VAL ADDRESS 0x4258 R
PCNOC_TPRB0_SPROF_COUNTERS_14_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_14_VAL BIT[15:0]

PCNOC_TPRB0_SPROF_COUNTERS_15_SRC ADDRESS 0x4264 RW
PCNOC_TPRB0_SPROF_COUNTERS_15_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

PCNOC_TPRB0_SPROF_COUNTERS_15_ALARMMODE ADDRESS 0x4268 RW
PCNOC_TPRB0_SPROF_COUNTERS_15_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_15_ALARMMODE BIT[1:0]

PCNOC_TPRB0_SPROF_COUNTERS_15_VAL ADDRESS 0x426C R
PCNOC_TPRB0_SPROF_COUNTERS_15_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_15_VAL BIT[15:0]

PCNOC_CRYPTO0_QOS_ID_COREID ADDRESS 0x7000 R
PCNOC_CRYPTO0_QOS_ID_COREID RESET_VALUE 0xAB94C204
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_CRYPTO0_QOS_ID_REVISIONID ADDRESS 0x7004 R
PCNOC_CRYPTO0_QOS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_CRYPTO0_QOS_PRIORITY ADDRESS 0x7008 RW
PCNOC_CRYPTO0_QOS_PRIORITY RESET_VALUE 0x00000000
	P1 BIT[3:2]
	P0 BIT[1:0]

PCNOC_CRYPTO0_QOS_MODE ADDRESS 0x700C RW
PCNOC_CRYPTO0_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

PCNOC_CRYPTO0_QOS_EXTCONTROL ADDRESS 0x7018 RW
PCNOC_CRYPTO0_QOS_EXTCONTROL RESET_VALUE 0x00000000
	INTCLKEN BIT[2]
	EXTTHREN BIT[1]
	SOCKETQOSEN BIT[0]

PCNOC_QHM1_QOS_ID_COREID ADDRESS 0xC000 R
PCNOC_QHM1_QOS_ID_COREID RESET_VALUE 0xB88D1704
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_QHM1_QOS_ID_REVISIONID ADDRESS 0xC004 R
PCNOC_QHM1_QOS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_QHM1_QOS_PRIORITY ADDRESS 0xC008 RW
PCNOC_QHM1_QOS_PRIORITY RESET_VALUE 0x00000000
	P1 BIT[3:2]
	P0 BIT[1:0]

PCNOC_QHM1_QOS_MODE ADDRESS 0xC00C RW
PCNOC_QHM1_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

PCNOC_QHM1_QOS_EXTCONTROL ADDRESS 0xC018 RW
PCNOC_QHM1_QOS_EXTCONTROL RESET_VALUE 0x00000000
	INTCLKEN BIT[2]
	EXTTHREN BIT[1]
	SOCKETQOSEN BIT[0]

PCNOC_QHM2_QOS_ID_COREID ADDRESS 0xD000 R
PCNOC_QHM2_QOS_ID_COREID RESET_VALUE 0x5F073304
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_QHM2_QOS_ID_REVISIONID ADDRESS 0xD004 R
PCNOC_QHM2_QOS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_QHM2_QOS_PRIORITY ADDRESS 0xD008 RW
PCNOC_QHM2_QOS_PRIORITY RESET_VALUE 0x00000000
	P1 BIT[3:2]
	P0 BIT[1:0]

PCNOC_QHM2_QOS_MODE ADDRESS 0xD00C RW
PCNOC_QHM2_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

PCNOC_QHM2_QOS_EXTCONTROL ADDRESS 0xD018 RW
PCNOC_QHM2_QOS_EXTCONTROL RESET_VALUE 0x00000000
	INTCLKEN BIT[2]
	EXTTHREN BIT[1]
	SOCKETQOSEN BIT[0]

PCNOC_SNOC_QOS_ID_COREID ADDRESS 0x10000 R
PCNOC_SNOC_QOS_ID_COREID RESET_VALUE 0xE0779004
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

PCNOC_SNOC_QOS_ID_REVISIONID ADDRESS 0x10004 R
PCNOC_SNOC_QOS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

PCNOC_SNOC_QOS_PRIORITY ADDRESS 0x10008 RW
PCNOC_SNOC_QOS_PRIORITY RESET_VALUE 0x00000000
	P1 BIT[3:2]
	P0 BIT[1:0]

PCNOC_SNOC_QOS_MODE ADDRESS 0x1000C RW
PCNOC_SNOC_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

PCNOC_SNOC_QOS_EXTCONTROL ADDRESS 0x10018 RW
PCNOC_SNOC_QOS_EXTCONTROL RESET_VALUE 0x00000000
	INTCLKEN BIT[2]
	EXTTHREN BIT[1]
	SOCKETQOSEN BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.RBCPR_WRAPPER_BASE (level 1)
----------------------------------------------------------------------------------------
RBCPR_WRAPPER_BASE BASE 0x60048000 SIZE=0x00001000 rbcpr_wrapperaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.RBCPR_WRAPPER_BASE.RBCPR_WRAPPER (level 2)
----------------------------------------------------------------------------------------
rbcpr_wrapper MODULE OFFSET=RBCPR_WRAPPER_BASE+0x00000000 MAX=RBCPR_WRAPPER_BASE+0x00000FFF APRE= SPRE= BPRE= ABPRE= FPRE=

RBCPR_VERSION ADDRESS 0x0000 R
RBCPR_VERSION RESET_VALUE 0x10020000
	RBCPR_VERSION BIT[31:0]

RBCPR_SENSOR_MASK0 ADDRESS 0x0020 RW
RBCPR_SENSOR_MASK0 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK1 ADDRESS 0x0024 RW
RBCPR_SENSOR_MASK1 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK2 ADDRESS 0x0028 RW
RBCPR_SENSOR_MASK2 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK3 ADDRESS 0x002C RW
RBCPR_SENSOR_MASK3 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_BYPASS0 ADDRESS 0x0030 RW
RBCPR_SENSOR_BYPASS0 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS1 ADDRESS 0x0034 RW
RBCPR_SENSOR_BYPASS1 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS2 ADDRESS 0x0038 RW
RBCPR_SENSOR_BYPASS2 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS3 ADDRESS 0x003C RW
RBCPR_SENSOR_BYPASS3 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0]

RBIF_PMIC_ADDR ADDRESS 0x0040 RW
RBIF_PMIC_ADDR RESET_VALUE 0x00000000
	RBIF_PMIC_MX_DATA_MSB BIT[23:22]
	RBIF_PMIC_MX_ADDR BIT[13:12]
	RBIF_PMIC_CX_DATA_MSB BIT[11:10]
	RBIF_PMIC_CX_ADDR BIT[1:0]

RBCPR_TIMER_INTERVAL ADDRESS 0x0044 RW
RBCPR_TIMER_INTERVAL RESET_VALUE 0x0000FFFF
	INTERVAL BIT[31:0]

RBIF_LIMIT ADDRESS 0x0048 RW
RBIF_LIMIT RESET_VALUE 0x00000000
	CEILING BIT[11:6]
	FLOOR BIT[5:0]

RBIF_TIMER_ADJUST ADDRESS 0x004C RW
RBIF_TIMER_ADJUST RESET_VALUE 0x00000000
	AUTO_LOOP_DISABLE BIT[16]
	CLAMP_TIMER_INTERVAL BIT[15:8]
	CONSECUTIVE_DN BIT[7:4]
	CONSECUTIVE_UP BIT[3:0]

RBCPR_GCNT_TARGET0 ADDRESS 0x0060 RW
RBCPR_GCNT_TARGET0 RESET_VALUE 0x000203E8
	GCNT0 BIT[21:12]
	TARGET0 BIT[11:0]

RBCPR_GCNT_TARGET1 ADDRESS 0x0064 RW
RBCPR_GCNT_TARGET1 RESET_VALUE 0x00000000
	GCNT1 BIT[21:12]
	TARGET1 BIT[11:0]

RBCPR_GCNT_TARGET2 ADDRESS 0x0068 RW
RBCPR_GCNT_TARGET2 RESET_VALUE 0x00000000
	GCNT2 BIT[21:12]
	TARGET2 BIT[11:0]

RBCPR_GCNT_TARGET3 ADDRESS 0x006C RW
RBCPR_GCNT_TARGET3 RESET_VALUE 0x00000000
	GCNT3 BIT[21:12]
	TARGET3 BIT[11:0]

RBCPR_GCNT_TARGET4 ADDRESS 0x0070 RW
RBCPR_GCNT_TARGET4 RESET_VALUE 0x00000000
	GCNT4 BIT[21:12]
	TARGET4 BIT[11:0]

RBCPR_GCNT_TARGET5 ADDRESS 0x0074 RW
RBCPR_GCNT_TARGET5 RESET_VALUE 0x00000000
	GCNT5 BIT[21:12]
	TARGET5 BIT[11:0]

RBCPR_GCNT_TARGET6 ADDRESS 0x0078 RW
RBCPR_GCNT_TARGET6 RESET_VALUE 0x00000000
	GCNT6 BIT[21:12]
	TARGET6 BIT[11:0]

RBCPR_GCNT_TARGET7 ADDRESS 0x007C RW
RBCPR_GCNT_TARGET7 RESET_VALUE 0x00000000
	GCNT7 BIT[21:12]
	TARGET7 BIT[11:0]

RBCPR_STEP_QUOT ADDRESS 0x0080 RW
RBCPR_STEP_QUOT RESET_VALUE 0x00000032
	IDLE_CLOCKS BIT[12:8]
	STEP_QUOT BIT[7:0]

RBCPR_CTL ADDRESS 0x0090 RW
RBCPR_CTL RESET_VALUE 0x00000000
	DN_THRESHOLD BIT[31:28]
	UP_THRESHOLD BIT[27:24]
	MIN_MX_CX_DELTA BIT[22:18]
	CPR_DISABLE_VALID BIT[17]
	MAX_MX_CX_DELTA BIT[16:12]
	HW_TO_PMIC_MX_EN BIT[11]
	COUNT_MODE BIT[10]
	DEBUG_BUS_SEL BIT[9:7]
	SW_AUTO_CONT_NACK_DN_EN BIT[6]
	SW_AUTO_CONT_ACK_EN BIT[5]
	HW_TO_PMIC_EN BIT[4]
		SW_MODE VALUE 0x0
		HW_MODE VALUE 0x1
	TIMER_EN BIT[3]
	INCR_MODE BIT[2]
		PROPORTIONAL_TO_QUOT VALUE 0x0
		INCREMENTAL VALUE 0x1
	FORCE_TIMER BIT[1]
	LOOP_EN BIT[0]

RBIF_SW_VLEVEL ADDRESS 0x0094 RW
RBIF_SW_VLEVEL RESET_VALUE 0x00000820
	SW_MX_VLEVEL BIT[11:6]
	SW_VLEVEL BIT[5:0]

RBIF_CONT_ACK_CMD ADDRESS 0x0098 C
RBIF_CONT_ACK_CMD RESET_VALUE 0x00000000
	RBIF_CONT_ACK_CMD BIT[31:0]

RBIF_CONT_NACK_CMD ADDRESS 0x009C C
RBIF_CONT_NACK_CMD RESET_VALUE 0x00000000
	RBIF_CONT_NACK_CMD BIT[31:0]

RBCPR_RESULT_0 ADDRESS 0x00A0 R
RBCPR_RESULT_0 RESET_VALUE 0x00080000
	BUSY BIT[19]
	ERROR_LT_0 BIT[18]
	ERROR BIT[17:6]
	ERROR_STEPS BIT[5:2]
	STEP_UP BIT[1]
	STEP_DN BIT[0]

RBCPR_RESULT_1 ADDRESS 0x00A4 R
RBCPR_RESULT_1 RESET_VALUE 0x00000000
	SENSOR_SLOW BIT[19:13]
	SEL_SLOW BIT[12:10]
	SENSOR_FAST BIT[9:3]
	SEL_FAST BIT[2:0]

RBIF_IRQ_EN_0 ADDRESS 0x0100 RW
RBIF_IRQ_EN_0 RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
	MAX_FLAG_EN BIT[5]
	UP_FLAG_EN BIT[4]
	MID_FLAG_EN BIT[3]
	DOWN_FLAG_EN BIT[2]
	MIN_FLAG_EN BIT[1]
	RBCPR_DONE_EN BIT[0]

RBIF_IRQ_EN_1 ADDRESS 0x0104 RW
RBIF_IRQ_EN_1 RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
	MAX_FLAG_EN BIT[5]
	UP_FLAG_EN BIT[4]
	MID_FLAG_EN BIT[3]
	DOWN_FLAG_EN BIT[2]
	MIN_FLAG_EN BIT[1]
	RBCPR_DONE_EN BIT[0]

RBIF_IRQ_EN_2 ADDRESS 0x0108 RW
RBIF_IRQ_EN_2 RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
	MAX_FLAG_EN BIT[5]
	UP_FLAG_EN BIT[4]
	MID_FLAG_EN BIT[3]
	DOWN_FLAG_EN BIT[2]
	MIN_FLAG_EN BIT[1]
	RBCPR_DONE_EN BIT[0]

RBIF_IRQ_CLEAR ADDRESS 0x0110 C
RBIF_IRQ_CLEAR RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_CLEAR BIT[6]
	MAX_FLAG_CLEAR BIT[5]
	UP_FLAG_CLEAR BIT[4]
	MID_FLAG_CLEAR BIT[3]
	DOWN_FLAG_CLEAR BIT[2]
	MIN_FLAG_CLEAR BIT[1]
	RBCPR_DONE_CLEAR BIT[0]

RBIF_IRQ_STATUS ADDRESS 0x0114 R
RBIF_IRQ_STATUS RESET_VALUE 0x00000040
	CLAMP_CHANGE_WHILE_BUSY BIT[6]
	MAX_FLAG BIT[5]
	UP_FLAG BIT[4]
	MID_FLAG BIT[3]
	DOWN_FLAG BIT[2]
	MIN_FLAG BIT[1]
	RBCPR_DONE BIT[0]

RBCPR_QUOT_AVG ADDRESS 0x0118 R
RBCPR_QUOT_AVG RESET_VALUE 0x00000000
	QUOT_SUM BIT[29:8]
	SENSOR_SUM BIT[7:0]

RBCPR_DEBUG0 ADDRESS 0x011C R
RBCPR_DEBUG0 RESET_VALUE 0x00000000
	SCLK_CNT1 BIT[31:21]
	SCLK_CNT0 BIT[20:10]
	SCLK_CNT_FAIL BIT[9:8]
	DBG_END_OF_CHAIN_DREG BIT[7:6]
	DBG_SHIFT_RING BIT[5:0]

RBCPR_DEBUG1 ADDRESS 0x0120 R
RBCPR_DEBUG1 RESET_VALUE 0xA0FFF000
	DBG_END_OF_CHAIN_ENA BIT[31]
	DBG_VALID BIT[30]
	DBG_END_OF_CHAIN_MODE BIT[29]
	DBG_END_OF_CHAIN_DATA BIT[28:27]
	DBG_FSM_STATE BIT[26:24]
	QUOT_SLOW BIT[23:12]
	QUOT_FAST BIT[11:0]

RBCPR_DEBUG2 ADDRESS 0x0124 R
RBCPR_DEBUG2 RESET_VALUE 0x00000032
	DBG_SEL_DONE BIT[31]
	DBG_SENSOR_DONE BIT[30]
	DBG_SENSOR BIT[29:23]
	DBG_SEL BIT[22:20]
	DBG_QUOT BIT[19:8]
	DBG_STEP_QUOT BIT[7:0]

RBCPR_BIST_MINMAX ADDRESS 0x0128 RW
RBCPR_BIST_MINMAX RESET_VALUE 0x00000000
	BIST_QUOT_ABSMIN BIT[23:12]
	BIST_QUOT_ABSMAX BIT[11:0]

RBCPR_BIST_RESULT ADDRESS 0x012C R
RBCPR_BIST_RESULT RESET_VALUE 0x00000000
	SENSOR_ELAB_DONE BIT[16]
	BIST_FAIL BIT[15]
	BIST_FAIL_LASTSEL BIT[14:12]
	BIST_FAIL_LASTQUOT BIT[11:0]

RBCPR_BIST_FAIL_MAP0 ADDRESS 0x0130 R
RBCPR_BIST_FAIL_MAP0 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP1 ADDRESS 0x0134 R
RBCPR_BIST_FAIL_MAP1 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP2 ADDRESS 0x0138 R
RBCPR_BIST_FAIL_MAP2 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP3 ADDRESS 0x013C R
RBCPR_BIST_FAIL_MAP3 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0]

RBCPR_LOG_0 ADDRESS 0x0140 R
RBCPR_LOG_0 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_1 ADDRESS 0x0144 R
RBCPR_LOG_1 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_2 ADDRESS 0x0148 R
RBCPR_LOG_2 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_3 ADDRESS 0x014C R
RBCPR_LOG_3 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_4 ADDRESS 0x0150 R
RBCPR_LOG_4 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_5 ADDRESS 0x0154 R
RBCPR_LOG_5 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_6 ADDRESS 0x0158 R
RBCPR_LOG_6 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_7 ADDRESS 0x015C R
RBCPR_LOG_7 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_HTOL_AGE ADDRESS 0x0160 RW
RBCPR_HTOL_AGE RESET_VALUE 0x00000000
	CPR_AGE_DATA_STATUS BIT[2]
	AGE_PAGE BIT[1]
	HTOL_MODE BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.MX_RBCPR_WRAPPER_MX_BASE (level 1)
----------------------------------------------------------------------------------------
MX_RBCPR_WRAPPER_MX_BASE BASE 0x60070000 SIZE=0x00001000 mx_rbcpr_wrapper_mxaddr 11:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.MX_RBCPR_WRAPPER_MX_BASE.MX_RBCPR_WRAPPER_MX (level 2)
----------------------------------------------------------------------------------------
mx_rbcpr_wrapper_mx MODULE OFFSET=MX_RBCPR_WRAPPER_MX_BASE+0x00000000 MAX=MX_RBCPR_WRAPPER_MX_BASE+0x00000FFF APRE=MX_ SPRE=MX_ BPRE=MX_ ABPRE=MX_ FPRE=MX_

RBCPR_VERSION ADDRESS 0x0000 R
RBCPR_VERSION RESET_VALUE 0x00000000
	RBCPR_VERSION BIT[31:0]

RBCPR_SENSOR_MASK0 ADDRESS 0x0020 RW
RBCPR_SENSOR_MASK0 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK1 ADDRESS 0x0024 RW
RBCPR_SENSOR_MASK1 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK2 ADDRESS 0x0028 RW
RBCPR_SENSOR_MASK2 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_MASK3 ADDRESS 0x002C RW
RBCPR_SENSOR_MASK3 RESET_VALUE 0x00000000
	SENSOR_MASK BIT[31:0]

RBCPR_SENSOR_BYPASS0 ADDRESS 0x0030 RW
RBCPR_SENSOR_BYPASS0 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS1 ADDRESS 0x0034 RW
RBCPR_SENSOR_BYPASS1 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS2 ADDRESS 0x0038 RW
RBCPR_SENSOR_BYPASS2 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0]

RBCPR_SENSOR_BYPASS3 ADDRESS 0x003C RW
RBCPR_SENSOR_BYPASS3 RESET_VALUE 0x00000000
	SENSOR_BYPASS BIT[31:0]

RBIF_PMIC_ADDR ADDRESS 0x0040 RW
RBIF_PMIC_ADDR RESET_VALUE 0x00000000
	RBIF_PMIC_MX_DATA_MSB BIT[23:22]
	RBIF_PMIC_MX_ADDR BIT[13:12]
	RBIF_PMIC_CX_DATA_MSB BIT[11:10]
	RBIF_PMIC_CX_ADDR BIT[1:0]

RBCPR_TIMER_INTERVAL ADDRESS 0x0044 RW
RBCPR_TIMER_INTERVAL RESET_VALUE 0x0000FFFF
	INTERVAL BIT[31:0]

RBIF_LIMIT ADDRESS 0x0048 RW
RBIF_LIMIT RESET_VALUE 0x00000000
	CEILING BIT[11:6]
	FLOOR BIT[5:0]

RBIF_TIMER_ADJUST ADDRESS 0x004C RW
RBIF_TIMER_ADJUST RESET_VALUE 0x00000000
	AUTO_LOOP_DISABLE BIT[16]
	CLAMP_TIMER_INTERVAL BIT[15:8]
	CONSECUTIVE_DN BIT[7:4]
	CONSECUTIVE_UP BIT[3:0]

RBCPR_GCNT_TARGET0 ADDRESS 0x0060 RW
RBCPR_GCNT_TARGET0 RESET_VALUE 0x000203E8
	GCNT0 BIT[21:12]
	TARGET0 BIT[11:0]

RBCPR_GCNT_TARGET1 ADDRESS 0x0064 RW
RBCPR_GCNT_TARGET1 RESET_VALUE 0x00000000
	GCNT1 BIT[21:12]
	TARGET1 BIT[11:0]

RBCPR_GCNT_TARGET2 ADDRESS 0x0068 RW
RBCPR_GCNT_TARGET2 RESET_VALUE 0x00000000
	GCNT2 BIT[21:12]
	TARGET2 BIT[11:0]

RBCPR_GCNT_TARGET3 ADDRESS 0x006C RW
RBCPR_GCNT_TARGET3 RESET_VALUE 0x00000000
	GCNT3 BIT[21:12]
	TARGET3 BIT[11:0]

RBCPR_GCNT_TARGET4 ADDRESS 0x0070 RW
RBCPR_GCNT_TARGET4 RESET_VALUE 0x00000000
	GCNT4 BIT[21:12]
	TARGET4 BIT[11:0]

RBCPR_GCNT_TARGET5 ADDRESS 0x0074 RW
RBCPR_GCNT_TARGET5 RESET_VALUE 0x00000000
	GCNT5 BIT[21:12]
	TARGET5 BIT[11:0]

RBCPR_GCNT_TARGET6 ADDRESS 0x0078 RW
RBCPR_GCNT_TARGET6 RESET_VALUE 0x00000000
	GCNT6 BIT[21:12]
	TARGET6 BIT[11:0]

RBCPR_GCNT_TARGET7 ADDRESS 0x007C RW
RBCPR_GCNT_TARGET7 RESET_VALUE 0x00000000
	GCNT7 BIT[21:12]
	TARGET7 BIT[11:0]

RBCPR_STEP_QUOT ADDRESS 0x0080 RW
RBCPR_STEP_QUOT RESET_VALUE 0x00000032
	IDLE_CLOCKS BIT[11:8]
	STEP_QUOT BIT[7:0]

RBCPR_CTL ADDRESS 0x0090 RW
RBCPR_CTL RESET_VALUE 0x00000000
	DN_THRESHOLD BIT[31:28]
	UP_THRESHOLD BIT[27:24]
	MIN_MX_CX_DELTA BIT[22:18]
	MAX_MX_CX_DELTA BIT[16:12]
	HW_TO_PMIC_MX_EN BIT[11]
	COUNT_MODE BIT[10]
	DEBUG_BUS_SEL BIT[9:7]
	SW_AUTO_CONT_NACK_DN_EN BIT[6]
	SW_AUTO_CONT_ACK_EN BIT[5]
	HW_TO_PMIC_EN BIT[4]
		SW_MODE VALUE 0x0
		HW_MODE VALUE 0x1
	TIMER_EN BIT[3]
	INCR_MODE BIT[2]
		PROPORTIONAL_TO_QUOT VALUE 0x0
		INCREMENTAL VALUE 0x1
	FORCE_TIMER BIT[1]
	LOOP_EN BIT[0]

RBIF_SW_VLEVEL ADDRESS 0x0094 RW
RBIF_SW_VLEVEL RESET_VALUE 0x00000820
	SW_MX_VLEVEL BIT[11:6]
	SW_VLEVEL BIT[5:0]

RBIF_CONT_ACK_CMD ADDRESS 0x0098 C
RBIF_CONT_ACK_CMD RESET_VALUE 0x00000000
	RBIF_CONT_ACK_CMD BIT[31:0]

RBIF_CONT_NACK_CMD ADDRESS 0x009C C
RBIF_CONT_NACK_CMD RESET_VALUE 0x00000000
	RBIF_CONT_NACK_CMD BIT[31:0]

RBCPR_RESULT_0 ADDRESS 0x00A0 R
RBCPR_RESULT_0 RESET_VALUE 0x00080000
	BUSY BIT[19]
	ERROR_LT_0 BIT[18]
	ERROR BIT[17:6]
	ERROR_STEPS BIT[5:2]
	STEP_UP BIT[1]
	STEP_DN BIT[0]

RBCPR_RESULT_1 ADDRESS 0x00A4 R
RBCPR_RESULT_1 RESET_VALUE 0x00000000
	SENSOR_SLOW BIT[19:13]
	SEL_SLOW BIT[12:10]
	SENSOR_FAST BIT[9:3]
	SEL_FAST BIT[2:0]

RBIF_IRQ_EN_0 ADDRESS 0x0100 RW
RBIF_IRQ_EN_0 RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
	MAX_FLAG_EN BIT[5]
	UP_FLAG_EN BIT[4]
	MID_FLAG_EN BIT[3]
	DOWN_FLAG_EN BIT[2]
	MIN_FLAG_EN BIT[1]
	RBCPR_DONE_EN BIT[0]

RBIF_IRQ_EN_1 ADDRESS 0x0104 RW
RBIF_IRQ_EN_1 RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
	MAX_FLAG_EN BIT[5]
	UP_FLAG_EN BIT[4]
	MID_FLAG_EN BIT[3]
	DOWN_FLAG_EN BIT[2]
	MIN_FLAG_EN BIT[1]
	RBCPR_DONE_EN BIT[0]

RBIF_IRQ_EN_2 ADDRESS 0x0108 RW
RBIF_IRQ_EN_2 RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_EN BIT[6]
	MAX_FLAG_EN BIT[5]
	UP_FLAG_EN BIT[4]
	MID_FLAG_EN BIT[3]
	DOWN_FLAG_EN BIT[2]
	MIN_FLAG_EN BIT[1]
	RBCPR_DONE_EN BIT[0]

RBIF_IRQ_CLEAR ADDRESS 0x0110 C
RBIF_IRQ_CLEAR RESET_VALUE 0x00000000
	CLAMP_CHANGE_WHILE_BUSY_CLEAR BIT[6]
	MAX_FLAG_CLEAR BIT[5]
	UP_FLAG_CLEAR BIT[4]
	MID_FLAG_CLEAR BIT[3]
	DOWN_FLAG_CLEAR BIT[2]
	MIN_FLAG_CLEAR BIT[1]
	RBCPR_DONE_CLEAR BIT[0]

RBIF_IRQ_STATUS ADDRESS 0x0114 R
RBIF_IRQ_STATUS RESET_VALUE 0x00000040
	CLAMP_CHANGE_WHILE_BUSY BIT[6]
	MAX_FLAG BIT[5]
	UP_FLAG BIT[4]
	MID_FLAG BIT[3]
	DOWN_FLAG BIT[2]
	MIN_FLAG BIT[1]
	RBCPR_DONE BIT[0]

RBCPR_QUOT_AVG ADDRESS 0x0118 R
RBCPR_QUOT_AVG RESET_VALUE 0x00000000
	QUOT_SUM BIT[29:8]
	SENSOR_SUM BIT[7:0]

RBCPR_DEBUG0 ADDRESS 0x011C R
RBCPR_DEBUG0 RESET_VALUE 0x00000000
	SCLK_CNT1 BIT[31:21]
	SCLK_CNT0 BIT[20:10]
	SCLK_CNT_FAIL BIT[9:8]
	DBG_END_OF_CHAIN_DREG BIT[7:6]
	DBG_SHIFT_RING BIT[5:0]

RBCPR_DEBUG1 ADDRESS 0x0120 R
RBCPR_DEBUG1 RESET_VALUE 0xA0FFF000
	DBG_END_OF_CHAIN_ENA BIT[31]
	DBG_VALID BIT[30]
	DBG_END_OF_CHAIN_MODE BIT[29]
	DBG_END_OF_CHAIN_DATA BIT[28:27]
	DBG_FSM_STATE BIT[26:24]
	QUOT_SLOW BIT[23:12]
	QUOT_FAST BIT[11:0]

RBCPR_DEBUG2 ADDRESS 0x0124 R
RBCPR_DEBUG2 RESET_VALUE 0x00000032
	DBG_SEL_DONE BIT[31]
	DBG_SENSOR_DONE BIT[30]
	DBG_SENSOR BIT[29:23]
	DBG_SEL BIT[22:20]
	DBG_QUOT BIT[19:8]
	DBG_STEP_QUOT BIT[7:0]

RBCPR_BIST_MINMAX ADDRESS 0x0128 RW
RBCPR_BIST_MINMAX RESET_VALUE 0x00000000
	BIST_QUOT_ABSMIN BIT[23:12]
	BIST_QUOT_ABSMAX BIT[11:0]

RBCPR_BIST_RESULT ADDRESS 0x012C R
RBCPR_BIST_RESULT RESET_VALUE 0x00000000
	SENSOR_ELAB_DONE BIT[16]
	BIST_FAIL BIT[15]
	BIST_FAIL_LASTSEL BIT[14:12]
	BIST_FAIL_LASTQUOT BIT[11:0]

RBCPR_BIST_FAIL_MAP0 ADDRESS 0x0130 R
RBCPR_BIST_FAIL_MAP0 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP1 ADDRESS 0x0134 R
RBCPR_BIST_FAIL_MAP1 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP2 ADDRESS 0x0138 R
RBCPR_BIST_FAIL_MAP2 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0]

RBCPR_BIST_FAIL_MAP3 ADDRESS 0x013C R
RBCPR_BIST_FAIL_MAP3 RESET_VALUE 0x00000000
	BIST_FAIL_MAP BIT[31:0]

RBCPR_LOG_0 ADDRESS 0x0140 R
RBCPR_LOG_0 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_1 ADDRESS 0x0144 R
RBCPR_LOG_1 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_2 ADDRESS 0x0148 R
RBCPR_LOG_2 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_3 ADDRESS 0x014C R
RBCPR_LOG_3 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_4 ADDRESS 0x0150 R
RBCPR_LOG_4 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_5 ADDRESS 0x0154 R
RBCPR_LOG_5 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_6 ADDRESS 0x0158 R
RBCPR_LOG_6 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_LOG_7 ADDRESS 0x015C R
RBCPR_LOG_7 RESET_VALUE 0x00000000
	MID_COUNT BIT[31:18]
	MX_VLEVEL BIT[17:12]
	MAX_FLAG BIT[10]
	UP_FLAG BIT[9]
	MID_FLAG BIT[8]
	DOWN_FLAG BIT[7]
	MIN_FLAG BIT[6]
	VLEVEL BIT[5:0]

RBCPR_HTOL_AGE ADDRESS 0x0160 RW
RBCPR_HTOL_AGE RESET_VALUE 0x00000000
	CPR_AGE_DATA_STATUS BIT[2]
	AGE_PAGE BIT[1]
	HTOL_MODE BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.RPM_MSG_RAM_BASE (level 1)
----------------------------------------------------------------------------------------
RPM_MSG_RAM_BASE BASE 0x60060000 SIZE=0x00005000 rpm_msg_ramaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.RPM_MSG_RAM_BASE.RPM_MSG_RAM (level 2)
----------------------------------------------------------------------------------------
-- MODULE 'TESLA_RPM.RPM_MSG_RAM_BASE.RPM_MSG_RAM' does not contain any register.
----------------------------------------------------------------------------------------
rpm_msg_ram MODULE OFFSET=RPM_MSG_RAM_BASE+0x00000000 MAX=RPM_MSG_RAM_BASE+0x00004FFF APRE= SPRE= BPRE= ABPRE= FPRE=

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.SYSTEM_NOC_BASE (level 1)
----------------------------------------------------------------------------------------
SYSTEM_NOC_BASE BASE 0x60580000 SIZE=0x00013080 system_nocaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.SYSTEM_NOC_BASE.SYSTEM_NOC (level 2)
----------------------------------------------------------------------------------------
system_noc MODULE OFFSET=SYSTEM_NOC_BASE+0x00000000 MAX=SYSTEM_NOC_BASE+0x0001307F APRE= SPRE= BPRE= ABPRE= FPRE=

SNOC_OBS_ID_COREID ADDRESS 0x0000 R
SNOC_OBS_ID_COREID RESET_VALUE 0x88BBB40D
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_OBS_ID_REVISIONID ADDRESS 0x0004 R
SNOC_OBS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_OBS_FAULTEN ADDRESS 0x0008 RW
SNOC_OBS_FAULTEN RESET_VALUE 0x00000000
	FAULTEN BIT[0]

SNOC_OBS_ERRVLD ADDRESS 0x000C R
SNOC_OBS_ERRVLD RESET_VALUE 0x0000000X
	ERRVLD BIT[0]

SNOC_OBS_ERRCLR ADDRESS 0x0010 RW
SNOC_OBS_ERRCLR RESET_VALUE 0x00000000
	ERRCLR BIT[0]

SNOC_OBS_ERRLOG0 ADDRESS 0x0014 R
SNOC_OBS_ERRLOG0 RESET_VALUE 0x8XXX0XXX
	FORMAT BIT[31]
	LEN1 BIT[25:16]
	ERRCODE BIT[10:8]
	OPC BIT[4:1]
	LOCK BIT[0]

SNOC_OBS_ERRLOG1 ADDRESS 0x0018 R
SNOC_OBS_ERRLOG1 RESET_VALUE 0xXXXXXXXX
	ERRLOG1 BIT[28:0]

SNOC_OBS_ERRLOG3 ADDRESS 0x0020 R
SNOC_OBS_ERRLOG3 RESET_VALUE 0xXXXXXXXX
	ERRLOG3 BIT[31:0]

SNOC_OBS_ERRLOG4 ADDRESS 0x0024 R
SNOC_OBS_ERRLOG4 RESET_VALUE 0x0000000X
	ERRLOG4 BIT[0]

SNOC_OBS_ERRLOG5 ADDRESS 0x0028 R
SNOC_OBS_ERRLOG5 RESET_VALUE 0x0000XXXX
	ERRLOG5 BIT[15:0]

SNOC_OBS_DBG_ID_COREID ADDRESS 0x0080 R
SNOC_OBS_DBG_ID_COREID RESET_VALUE 0x6E075E07
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_OBS_DBG_ID_REVISIONID ADDRESS 0x0084 R
SNOC_OBS_DBG_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_OBS_DBG_ATBID ADDRESS 0x0088 RW
SNOC_OBS_DBG_ATBID RESET_VALUE 0x00000001
	ATBID BIT[6:0]

SNOC_OBS_DBG_ATBEN ADDRESS 0x008C RW
SNOC_OBS_DBG_ATBEN RESET_VALUE 0x00000000
	ATBEN BIT[0]

SNOC_OBS_DBG_SYNCPERIOD ADDRESS 0x0090 RW
SNOC_OBS_DBG_SYNCPERIOD RESET_VALUE 0x00000008
	SYNCPERIOD BIT[4:0]

SNOC_MSS_CRYPTO_NAV_DBG_TFILT_ID_COREID ADDRESS 0x1080 R
SNOC_MSS_CRYPTO_NAV_DBG_TFILT_ID_COREID RESET_VALUE 0x2E41D909
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_MSS_CRYPTO_NAV_DBG_TFILT_ID_REVISIONID ADDRESS 0x1084 R
SNOC_MSS_CRYPTO_NAV_DBG_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_MSS_CRYPTO_NAV_DBG_TFILT_MODE ADDRESS 0x1088 RW
SNOC_MSS_CRYPTO_NAV_DBG_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

SNOC_MSS_CRYPTO_NAV_DBG_TFILT_ADDRBASE_LOW ADDRESS 0x108C RW
SNOC_MSS_CRYPTO_NAV_DBG_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

SNOC_MSS_CRYPTO_NAV_DBG_TFILT_ADDRBASE_HIGH ADDRESS 0x1090 RW
SNOC_MSS_CRYPTO_NAV_DBG_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
	ADDRBASE_HIGH BIT[0]

SNOC_MSS_CRYPTO_NAV_DBG_TFILT_ADDRWINDOWSIZE ADDRESS 0x1094 RW
SNOC_MSS_CRYPTO_NAV_DBG_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

SNOC_MSS_CRYPTO_NAV_DBG_TFILT_SRCIDBASE ADDRESS 0x1098 RW
SNOC_MSS_CRYPTO_NAV_DBG_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

SNOC_MSS_CRYPTO_NAV_DBG_TFILT_SRCIDMASK ADDRESS 0x109C RW
SNOC_MSS_CRYPTO_NAV_DBG_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

SNOC_MSS_CRYPTO_NAV_DBG_TFILT_OPCODE ADDRESS 0x10A0 RW
SNOC_MSS_CRYPTO_NAV_DBG_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

SNOC_MSS_CRYPTO_NAV_DBG_TFILT_USERBASE ADDRESS 0x10A4 RW
SNOC_MSS_CRYPTO_NAV_DBG_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

SNOC_MSS_CRYPTO_NAV_DBG_TFILT_USERMASK ADDRESS 0x10A8 RW
SNOC_MSS_CRYPTO_NAV_DBG_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

SNOC_USB3_TFILT_ID_COREID ADDRESS 0x1100 R
SNOC_USB3_TFILT_ID_COREID RESET_VALUE 0x82D78309
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_USB3_TFILT_ID_REVISIONID ADDRESS 0x1104 R
SNOC_USB3_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_USB3_TFILT_MODE ADDRESS 0x1108 RW
SNOC_USB3_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

SNOC_USB3_TFILT_ADDRBASE_LOW ADDRESS 0x110C RW
SNOC_USB3_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

SNOC_USB3_TFILT_ADDRWINDOWSIZE ADDRESS 0x1114 RW
SNOC_USB3_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

SNOC_USB3_TFILT_SRCIDBASE ADDRESS 0x1118 RW
SNOC_USB3_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

SNOC_USB3_TFILT_SRCIDMASK ADDRESS 0x111C RW
SNOC_USB3_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

SNOC_USB3_TFILT_OPCODE ADDRESS 0x1120 RW
SNOC_USB3_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

SNOC_USB3_TFILT_USERBASE ADDRESS 0x1124 RW
SNOC_USB3_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

SNOC_USB3_TFILT_USERMASK ADDRESS 0x1128 RW
SNOC_USB3_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

SNOC_PCIE_TFILT_ID_COREID ADDRESS 0x1180 R
SNOC_PCIE_TFILT_ID_COREID RESET_VALUE 0xEF1E2A09
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_PCIE_TFILT_ID_REVISIONID ADDRESS 0x1184 R
SNOC_PCIE_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_PCIE_TFILT_MODE ADDRESS 0x1188 RW
SNOC_PCIE_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

SNOC_PCIE_TFILT_ADDRBASE_LOW ADDRESS 0x118C RW
SNOC_PCIE_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

SNOC_PCIE_TFILT_ADDRWINDOWSIZE ADDRESS 0x1194 RW
SNOC_PCIE_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

SNOC_PCIE_TFILT_SRCIDBASE ADDRESS 0x1198 RW
SNOC_PCIE_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

SNOC_PCIE_TFILT_SRCIDMASK ADDRESS 0x119C RW
SNOC_PCIE_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

SNOC_PCIE_TFILT_OPCODE ADDRESS 0x11A0 RW
SNOC_PCIE_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

SNOC_PCIE_TFILT_USERBASE ADDRESS 0x11A4 RW
SNOC_PCIE_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

SNOC_PCIE_TFILT_USERMASK ADDRESS 0x11A8 RW
SNOC_PCIE_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

SNOC_QDSS_BAM_TFILT_ID_COREID ADDRESS 0x1200 R
SNOC_QDSS_BAM_TFILT_ID_COREID RESET_VALUE 0xB5500509
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_QDSS_BAM_TFILT_ID_REVISIONID ADDRESS 0x1204 R
SNOC_QDSS_BAM_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_QDSS_BAM_TFILT_MODE ADDRESS 0x1208 RW
SNOC_QDSS_BAM_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

SNOC_QDSS_BAM_TFILT_ADDRBASE_LOW ADDRESS 0x120C RW
SNOC_QDSS_BAM_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

SNOC_QDSS_BAM_TFILT_ADDRWINDOWSIZE ADDRESS 0x1214 RW
SNOC_QDSS_BAM_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

SNOC_QDSS_BAM_TFILT_SRCIDBASE ADDRESS 0x1218 RW
SNOC_QDSS_BAM_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

SNOC_QDSS_BAM_TFILT_SRCIDMASK ADDRESS 0x121C RW
SNOC_QDSS_BAM_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

SNOC_QDSS_BAM_TFILT_OPCODE ADDRESS 0x1220 RW
SNOC_QDSS_BAM_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

SNOC_QDSS_BAM_TFILT_USERBASE ADDRESS 0x1224 RW
SNOC_QDSS_BAM_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

SNOC_QDSS_BAM_TFILT_USERMASK ADDRESS 0x1228 RW
SNOC_QDSS_BAM_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

SNOC_PCNOC_TFILT_ID_COREID ADDRESS 0x1280 R
SNOC_PCNOC_TFILT_ID_COREID RESET_VALUE 0x5E04A609
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_PCNOC_TFILT_ID_REVISIONID ADDRESS 0x1284 R
SNOC_PCNOC_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_PCNOC_TFILT_MODE ADDRESS 0x1288 RW
SNOC_PCNOC_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

SNOC_PCNOC_TFILT_ADDRBASE_LOW ADDRESS 0x128C RW
SNOC_PCNOC_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

SNOC_PCNOC_TFILT_ADDRBASE_HIGH ADDRESS 0x1290 RW
SNOC_PCNOC_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
	ADDRBASE_HIGH BIT[0]

SNOC_PCNOC_TFILT_ADDRWINDOWSIZE ADDRESS 0x1294 RW
SNOC_PCNOC_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

SNOC_PCNOC_TFILT_SRCIDBASE ADDRESS 0x1298 RW
SNOC_PCNOC_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

SNOC_PCNOC_TFILT_SRCIDMASK ADDRESS 0x129C RW
SNOC_PCNOC_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

SNOC_PCNOC_TFILT_OPCODE ADDRESS 0x12A0 RW
SNOC_PCNOC_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

SNOC_PCNOC_TFILT_USERBASE ADDRESS 0x12A4 RW
SNOC_PCNOC_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

SNOC_PCNOC_TFILT_USERMASK ADDRESS 0x12A8 RW
SNOC_PCNOC_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

SNOC_BIMC_TFILT_ID_COREID ADDRESS 0x1300 R
SNOC_BIMC_TFILT_ID_COREID RESET_VALUE 0xE7F8D409
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_BIMC_TFILT_ID_REVISIONID ADDRESS 0x1304 R
SNOC_BIMC_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_BIMC_TFILT_MODE ADDRESS 0x1308 RW
SNOC_BIMC_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

SNOC_BIMC_TFILT_ADDRBASE_LOW ADDRESS 0x130C RW
SNOC_BIMC_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

SNOC_BIMC_TFILT_ADDRBASE_HIGH ADDRESS 0x1310 RW
SNOC_BIMC_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
	ADDRBASE_HIGH BIT[0]

SNOC_BIMC_TFILT_ADDRWINDOWSIZE ADDRESS 0x1314 RW
SNOC_BIMC_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

SNOC_BIMC_TFILT_SRCIDBASE ADDRESS 0x1318 RW
SNOC_BIMC_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

SNOC_BIMC_TFILT_SRCIDMASK ADDRESS 0x131C RW
SNOC_BIMC_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

SNOC_BIMC_TFILT_OPCODE ADDRESS 0x1320 RW
SNOC_BIMC_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

SNOC_BIMC_TFILT_USERBASE ADDRESS 0x1324 RW
SNOC_BIMC_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

SNOC_BIMC_TFILT_USERMASK ADDRESS 0x1328 RW
SNOC_BIMC_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

SNOC_IPA_TFILT_ID_COREID ADDRESS 0x1380 R
SNOC_IPA_TFILT_ID_COREID RESET_VALUE 0x30706C09
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_IPA_TFILT_ID_REVISIONID ADDRESS 0x1384 R
SNOC_IPA_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_IPA_TFILT_MODE ADDRESS 0x1388 RW
SNOC_IPA_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

SNOC_IPA_TFILT_ADDRBASE_LOW ADDRESS 0x138C RW
SNOC_IPA_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

SNOC_IPA_TFILT_ADDRBASE_HIGH ADDRESS 0x1390 RW
SNOC_IPA_TFILT_ADDRBASE_HIGH RESET_VALUE 0x00000000
	ADDRBASE_HIGH BIT[0]

SNOC_IPA_TFILT_ADDRWINDOWSIZE ADDRESS 0x1394 RW
SNOC_IPA_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

SNOC_IPA_TFILT_SRCIDBASE ADDRESS 0x1398 RW
SNOC_IPA_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

SNOC_IPA_TFILT_SRCIDMASK ADDRESS 0x139C RW
SNOC_IPA_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

SNOC_IPA_TFILT_OPCODE ADDRESS 0x13A0 RW
SNOC_IPA_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

SNOC_IPA_TFILT_USERBASE ADDRESS 0x13A4 RW
SNOC_IPA_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

SNOC_IPA_TFILT_USERMASK ADDRESS 0x13A8 RW
SNOC_IPA_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

SNOC_QDSS_ETR_TFILT_ID_COREID ADDRESS 0x1400 R
SNOC_QDSS_ETR_TFILT_ID_COREID RESET_VALUE 0xF440C909
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_QDSS_ETR_TFILT_ID_REVISIONID ADDRESS 0x1404 R
SNOC_QDSS_ETR_TFILT_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_QDSS_ETR_TFILT_MODE ADDRESS 0x1408 RW
SNOC_QDSS_ETR_TFILT_MODE RESET_VALUE 0x00000000
	MODE BIT[0]

SNOC_QDSS_ETR_TFILT_ADDRBASE_LOW ADDRESS 0x140C RW
SNOC_QDSS_ETR_TFILT_ADDRBASE_LOW RESET_VALUE 0x00000000
	ADDRBASE_LOW BIT[31:0]

SNOC_QDSS_ETR_TFILT_ADDRWINDOWSIZE ADDRESS 0x1414 RW
SNOC_QDSS_ETR_TFILT_ADDRWINDOWSIZE RESET_VALUE 0x00000000
	ADDRWINDOWSIZE BIT[5:0]

SNOC_QDSS_ETR_TFILT_SRCIDBASE ADDRESS 0x1418 RW
SNOC_QDSS_ETR_TFILT_SRCIDBASE RESET_VALUE 0x00000000
	SRCIDBASE BIT[14:0]

SNOC_QDSS_ETR_TFILT_SRCIDMASK ADDRESS 0x141C RW
SNOC_QDSS_ETR_TFILT_SRCIDMASK RESET_VALUE 0x00000000
	SRCIDMASK BIT[14:0]

SNOC_QDSS_ETR_TFILT_OPCODE ADDRESS 0x1420 RW
SNOC_QDSS_ETR_TFILT_OPCODE RESET_VALUE 0x00000000
	WREN BIT[1]
	RDEN BIT[0]

SNOC_QDSS_ETR_TFILT_USERBASE ADDRESS 0x1424 RW
SNOC_QDSS_ETR_TFILT_USERBASE RESET_VALUE 0x00000000
	USERBASE BIT[15:0]

SNOC_QDSS_ETR_TFILT_USERMASK ADDRESS 0x1428 RW
SNOC_QDSS_ETR_TFILT_USERMASK RESET_VALUE 0x00000000
	USERMASK BIT[15:0]

SNOC_TPRB0_TPROF_ID_COREID ADDRESS 0x2000 R
SNOC_TPRB0_TPROF_ID_COREID RESET_VALUE 0xBEC2790A
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_TPRB0_TPROF_ID_REVISIONID ADDRESS 0x2004 R
SNOC_TPRB0_TPROF_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_TPRB0_TPROF_EN ADDRESS 0x2008 RW
SNOC_TPRB0_TPROF_EN RESET_VALUE 0x00000000
	EN BIT[0]

SNOC_TPRB0_TPROF_MODE ADDRESS 0x200C RW
SNOC_TPRB0_TPROF_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

SNOC_TPRB0_TPROF_OBSERVEDSEL_0 ADDRESS 0x2010 RW
SNOC_TPRB0_TPROF_OBSERVEDSEL_0 RESET_VALUE 0x00000000
	OBSERVEDSEL_0 BIT[0]

SNOC_TPRB0_TPROF_OBSERVEDSEL_1 ADDRESS 0x2014 RW
SNOC_TPRB0_TPROF_OBSERVEDSEL_1 RESET_VALUE 0x00000000
	OBSERVEDSEL_1 BIT[0]

SNOC_TPRB0_TPROF_NTENURELINES_0 ADDRESS 0x2020 RW
SNOC_TPRB0_TPROF_NTENURELINES_0 RESET_VALUE 0x00000000
	NTENURELINES_0 BIT[3:0]

SNOC_TPRB0_TPROF_THRESHOLDS_0_0 ADDRESS 0x202C RW
SNOC_TPRB0_TPROF_THRESHOLDS_0_0 RESET_VALUE 0x00000000
	THRESHOLDS_0_0 BIT[3:0]

SNOC_TPRB0_TPROF_THRESHOLDS_0_1 ADDRESS 0x2030 RW
SNOC_TPRB0_TPROF_THRESHOLDS_0_1 RESET_VALUE 0x00000000
	THRESHOLDS_0_1 BIT[3:0]

SNOC_TPRB0_TPROF_THRESHOLDS_0_2 ADDRESS 0x2034 RW
SNOC_TPRB0_TPROF_THRESHOLDS_0_2 RESET_VALUE 0x00000000
	THRESHOLDS_0_2 BIT[3:0]

SNOC_TPRB0_TPROF_THRESHOLDS_1_0 ADDRESS 0x203C RW
SNOC_TPRB0_TPROF_THRESHOLDS_1_0 RESET_VALUE 0x00000000
	THRESHOLDS_1_0 BIT[3:0]

SNOC_TPRB0_TPROF_THRESHOLDS_1_1 ADDRESS 0x2040 RW
SNOC_TPRB0_TPROF_THRESHOLDS_1_1 RESET_VALUE 0x00000000
	THRESHOLDS_1_1 BIT[3:0]

SNOC_TPRB0_TPROF_THRESHOLDS_1_2 ADDRESS 0x2044 RW
SNOC_TPRB0_TPROF_THRESHOLDS_1_2 RESET_VALUE 0x00000000
	THRESHOLDS_1_2 BIT[3:0]

SNOC_TPRB0_TPROF_OVERFLOWSTATUS ADDRESS 0x206C R
SNOC_TPRB0_TPROF_OVERFLOWSTATUS RESET_VALUE 0x0000000X
	OVERFLOWSTATUS BIT[1:0]

SNOC_TPRB0_TPROF_OVERFLOWRESET ADDRESS 0x2070 RW
SNOC_TPRB0_TPROF_OVERFLOWRESET RESET_VALUE 0x00000000
	OVERFLOWRESET BIT[1:0]

SNOC_TPRB0_TPROF_PENDINGEVENTMODE ADDRESS 0x2074 RW
SNOC_TPRB0_TPROF_PENDINGEVENTMODE RESET_VALUE 0x00000000
	PENDINGEVENTMODE BIT[0]

SNOC_TPRB0_TPROF_PRESCALER ADDRESS 0x2078 RW
SNOC_TPRB0_TPROF_PRESCALER RESET_VALUE 0x00000000
	PRESCALER BIT[7:0]

SNOC_TPRB1_TPROF_ID_COREID ADDRESS 0x2080 R
SNOC_TPRB1_TPROF_ID_COREID RESET_VALUE 0x9E60DB0A
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_TPRB1_TPROF_ID_REVISIONID ADDRESS 0x2084 R
SNOC_TPRB1_TPROF_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_TPRB1_TPROF_EN ADDRESS 0x2088 RW
SNOC_TPRB1_TPROF_EN RESET_VALUE 0x00000000
	EN BIT[0]

SNOC_TPRB1_TPROF_MODE ADDRESS 0x208C RW
SNOC_TPRB1_TPROF_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

SNOC_TPRB1_TPROF_OBSERVEDSEL_0 ADDRESS 0x2090 RW
SNOC_TPRB1_TPROF_OBSERVEDSEL_0 RESET_VALUE 0x00000000
	OBSERVEDSEL_0 BIT[1:0]

SNOC_TPRB1_TPROF_OBSERVEDSEL_1 ADDRESS 0x2094 RW
SNOC_TPRB1_TPROF_OBSERVEDSEL_1 RESET_VALUE 0x00000000
	OBSERVEDSEL_1 BIT[1:0]

SNOC_TPRB1_TPROF_NTENURELINES_0 ADDRESS 0x20A0 RW
SNOC_TPRB1_TPROF_NTENURELINES_0 RESET_VALUE 0x00000000
	NTENURELINES_0 BIT[3:0]

SNOC_TPRB1_TPROF_THRESHOLDS_0_0 ADDRESS 0x20AC RW
SNOC_TPRB1_TPROF_THRESHOLDS_0_0 RESET_VALUE 0x00000000
	THRESHOLDS_0_0 BIT[3:0]

SNOC_TPRB1_TPROF_THRESHOLDS_0_1 ADDRESS 0x20B0 RW
SNOC_TPRB1_TPROF_THRESHOLDS_0_1 RESET_VALUE 0x00000000
	THRESHOLDS_0_1 BIT[3:0]

SNOC_TPRB1_TPROF_THRESHOLDS_0_2 ADDRESS 0x20B4 RW
SNOC_TPRB1_TPROF_THRESHOLDS_0_2 RESET_VALUE 0x00000000
	THRESHOLDS_0_2 BIT[3:0]

SNOC_TPRB1_TPROF_THRESHOLDS_1_0 ADDRESS 0x20BC RW
SNOC_TPRB1_TPROF_THRESHOLDS_1_0 RESET_VALUE 0x00000000
	THRESHOLDS_1_0 BIT[3:0]

SNOC_TPRB1_TPROF_THRESHOLDS_1_1 ADDRESS 0x20C0 RW
SNOC_TPRB1_TPROF_THRESHOLDS_1_1 RESET_VALUE 0x00000000
	THRESHOLDS_1_1 BIT[3:0]

SNOC_TPRB1_TPROF_THRESHOLDS_1_2 ADDRESS 0x20C4 RW
SNOC_TPRB1_TPROF_THRESHOLDS_1_2 RESET_VALUE 0x00000000
	THRESHOLDS_1_2 BIT[3:0]

SNOC_TPRB1_TPROF_OVERFLOWSTATUS ADDRESS 0x20EC R
SNOC_TPRB1_TPROF_OVERFLOWSTATUS RESET_VALUE 0x0000000X
	OVERFLOWSTATUS BIT[1:0]

SNOC_TPRB1_TPROF_OVERFLOWRESET ADDRESS 0x20F0 RW
SNOC_TPRB1_TPROF_OVERFLOWRESET RESET_VALUE 0x00000000
	OVERFLOWRESET BIT[1:0]

SNOC_TPRB1_TPROF_PENDINGEVENTMODE ADDRESS 0x20F4 RW
SNOC_TPRB1_TPROF_PENDINGEVENTMODE RESET_VALUE 0x00000000
	PENDINGEVENTMODE BIT[0]

SNOC_TPRB1_TPROF_PRESCALER ADDRESS 0x20F8 RW
SNOC_TPRB1_TPROF_PRESCALER RESET_VALUE 0x00000000
	PRESCALER BIT[7:0]

SNOC_TPRB2_TPROF_ID_COREID ADDRESS 0x2100 R
SNOC_TPRB2_TPROF_ID_COREID RESET_VALUE 0xE71C120A
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_TPRB2_TPROF_ID_REVISIONID ADDRESS 0x2104 R
SNOC_TPRB2_TPROF_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_TPRB2_TPROF_EN ADDRESS 0x2108 RW
SNOC_TPRB2_TPROF_EN RESET_VALUE 0x00000000
	EN BIT[0]

SNOC_TPRB2_TPROF_MODE ADDRESS 0x210C RW
SNOC_TPRB2_TPROF_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

SNOC_TPRB2_TPROF_OBSERVEDSEL_0 ADDRESS 0x2110 RW
SNOC_TPRB2_TPROF_OBSERVEDSEL_0 RESET_VALUE 0x00000000
	OBSERVEDSEL_0 BIT[1:0]

SNOC_TPRB2_TPROF_OBSERVEDSEL_1 ADDRESS 0x2114 RW
SNOC_TPRB2_TPROF_OBSERVEDSEL_1 RESET_VALUE 0x00000000
	OBSERVEDSEL_1 BIT[1:0]

SNOC_TPRB2_TPROF_NTENURELINES_0 ADDRESS 0x2120 RW
SNOC_TPRB2_TPROF_NTENURELINES_0 RESET_VALUE 0x00000000
	NTENURELINES_0 BIT[3:0]

SNOC_TPRB2_TPROF_THRESHOLDS_0_0 ADDRESS 0x212C RW
SNOC_TPRB2_TPROF_THRESHOLDS_0_0 RESET_VALUE 0x00000000
	THRESHOLDS_0_0 BIT[3:0]

SNOC_TPRB2_TPROF_THRESHOLDS_0_1 ADDRESS 0x2130 RW
SNOC_TPRB2_TPROF_THRESHOLDS_0_1 RESET_VALUE 0x00000000
	THRESHOLDS_0_1 BIT[3:0]

SNOC_TPRB2_TPROF_THRESHOLDS_0_2 ADDRESS 0x2134 RW
SNOC_TPRB2_TPROF_THRESHOLDS_0_2 RESET_VALUE 0x00000000
	THRESHOLDS_0_2 BIT[3:0]

SNOC_TPRB2_TPROF_THRESHOLDS_1_0 ADDRESS 0x213C RW
SNOC_TPRB2_TPROF_THRESHOLDS_1_0 RESET_VALUE 0x00000000
	THRESHOLDS_1_0 BIT[3:0]

SNOC_TPRB2_TPROF_THRESHOLDS_1_1 ADDRESS 0x2140 RW
SNOC_TPRB2_TPROF_THRESHOLDS_1_1 RESET_VALUE 0x00000000
	THRESHOLDS_1_1 BIT[3:0]

SNOC_TPRB2_TPROF_THRESHOLDS_1_2 ADDRESS 0x2144 RW
SNOC_TPRB2_TPROF_THRESHOLDS_1_2 RESET_VALUE 0x00000000
	THRESHOLDS_1_2 BIT[3:0]

SNOC_TPRB2_TPROF_OVERFLOWSTATUS ADDRESS 0x216C R
SNOC_TPRB2_TPROF_OVERFLOWSTATUS RESET_VALUE 0x0000000X
	OVERFLOWSTATUS BIT[1:0]

SNOC_TPRB2_TPROF_OVERFLOWRESET ADDRESS 0x2170 RW
SNOC_TPRB2_TPROF_OVERFLOWRESET RESET_VALUE 0x00000000
	OVERFLOWRESET BIT[1:0]

SNOC_TPRB2_TPROF_PENDINGEVENTMODE ADDRESS 0x2174 RW
SNOC_TPRB2_TPROF_PENDINGEVENTMODE RESET_VALUE 0x00000000
	PENDINGEVENTMODE BIT[0]

SNOC_TPRB2_TPROF_PRESCALER ADDRESS 0x2178 RW
SNOC_TPRB2_TPROF_PRESCALER RESET_VALUE 0x00000000
	PRESCALER BIT[7:0]

SNOC_EPRB0_SPROF_ID_COREID ADDRESS 0x3000 R
SNOC_EPRB0_SPROF_ID_COREID RESET_VALUE 0x4B864B06
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_EPRB0_SPROF_ID_REVISIONID ADDRESS 0x3004 R
SNOC_EPRB0_SPROF_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_EPRB0_SPROF_MAINCTL ADDRESS 0x3008 RW
SNOC_EPRB0_SPROF_MAINCTL RESET_VALUE 0x00000000
	FILTBYTEALWAYSCHAINABLEEN BIT[7]
	INTRUSIVEMODE BIT[6]
	STATCONDDUMP BIT[5]
	ALARMEN BIT[4]
	STATEN BIT[3]
	PAYLOADEN BIT[2]
	TRACEEN BIT[1]
	ERREN BIT[0]

SNOC_EPRB0_SPROF_CFGCTL ADDRESS 0x300C RW
SNOC_EPRB0_SPROF_CFGCTL RESET_VALUE 0x0000000X
	ACTIVE BIT[1]
	GLOBALEN BIT[0]

SNOC_EPRB0_SPROF_TRACEPORTSEL ADDRESS 0x3010 RW
SNOC_EPRB0_SPROF_TRACEPORTSEL RESET_VALUE 0x00000000
	TRACEPORTSEL BIT[1:0]

SNOC_EPRB0_SPROF_FILTERLUT ADDRESS 0x3014 RW
SNOC_EPRB0_SPROF_FILTERLUT RESET_VALUE 0x00000000
	FILTERLUT BIT[15:0]

SNOC_EPRB0_SPROF_TRACEALARMEN ADDRESS 0x3018 RW
SNOC_EPRB0_SPROF_TRACEALARMEN RESET_VALUE 0x00000000
	TRACEALARMEN BIT[4:0]

SNOC_EPRB0_SPROF_TRACEALARMSTATUS ADDRESS 0x301C R
SNOC_EPRB0_SPROF_TRACEALARMSTATUS RESET_VALUE 0x000000XX
	TRACEALARMSTATUS BIT[4:0]

SNOC_EPRB0_SPROF_TRACEALARMCLR ADDRESS 0x3020 RW
SNOC_EPRB0_SPROF_TRACEALARMCLR RESET_VALUE 0x00000000
	TRACEALARMCLR BIT[4:0]

SNOC_EPRB0_SPROF_STATPERIOD ADDRESS 0x3024 RW
SNOC_EPRB0_SPROF_STATPERIOD RESET_VALUE 0x00000000
	STATPERIOD BIT[4:0]

SNOC_EPRB0_SPROF_STATGO ADDRESS 0x3028 RW
SNOC_EPRB0_SPROF_STATGO RESET_VALUE 0x00000000
	STATGO BIT[0]

SNOC_EPRB0_SPROF_STATALARMMIN ADDRESS 0x302C RW
SNOC_EPRB0_SPROF_STATALARMMIN RESET_VALUE 0x00000000
	STATALARMMIN BIT[31:0]

SNOC_EPRB0_SPROF_STATALARMMAX ADDRESS 0x3030 RW
SNOC_EPRB0_SPROF_STATALARMMAX RESET_VALUE 0x00000000
	STATALARMMAX BIT[31:0]

SNOC_EPRB0_SPROF_STATALARMSTATUS ADDRESS 0x3034 R
SNOC_EPRB0_SPROF_STATALARMSTATUS RESET_VALUE 0x0000000X
	STATALARMSTATUS BIT[0]

SNOC_EPRB0_SPROF_STATALARMCLR ADDRESS 0x3038 RW
SNOC_EPRB0_SPROF_STATALARMCLR RESET_VALUE 0x00000000
	STATALARMCLR BIT[0]

SNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDBASE ADDRESS 0x3044 RW
SNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_0_ROUTEIDBASE BIT[28:0]

SNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDMASK ADDRESS 0x3048 RW
SNOC_EPRB0_SPROF_FILTERS_0_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_0_ROUTEIDMASK BIT[28:0]

SNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_LOW ADDRESS 0x304C RW
SNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_0_ADDRBASE_LOW BIT[31:0]

SNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_HIGH ADDRESS 0x3050 RW
SNOC_EPRB0_SPROF_FILTERS_0_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_0_ADDRBASE_HIGH BIT[0]

SNOC_EPRB0_SPROF_FILTERS_0_WINDOWSIZE ADDRESS 0x3054 RW
SNOC_EPRB0_SPROF_FILTERS_0_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_0_WINDOWSIZE BIT[5:0]

SNOC_EPRB0_SPROF_FILTERS_0_OPCODE ADDRESS 0x3060 RW
SNOC_EPRB0_SPROF_FILTERS_0_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3]
	LOCKEN BIT[2]
	WREN BIT[1]
	RDEN BIT[0]

SNOC_EPRB0_SPROF_FILTERS_0_STATUS ADDRESS 0x3064 RW
SNOC_EPRB0_SPROF_FILTERS_0_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1]
	REQEN BIT[0]

SNOC_EPRB0_SPROF_FILTERS_0_LENGTH ADDRESS 0x3068 RW
SNOC_EPRB0_SPROF_FILTERS_0_LENGTH RESET_VALUE 0x00000000
	FILTERS_0_LENGTH BIT[3:0]

SNOC_EPRB0_SPROF_FILTERS_0_URGENCY ADDRESS 0x306C RW
SNOC_EPRB0_SPROF_FILTERS_0_URGENCY RESET_VALUE 0x00000000
	FILTERS_0_URGENCY BIT[1:0]

SNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDBASE ADDRESS 0x3080 RW
SNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_1_ROUTEIDBASE BIT[28:0]

SNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDMASK ADDRESS 0x3084 RW
SNOC_EPRB0_SPROF_FILTERS_1_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_1_ROUTEIDMASK BIT[28:0]

SNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_LOW ADDRESS 0x3088 RW
SNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_1_ADDRBASE_LOW BIT[31:0]

SNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_HIGH ADDRESS 0x308C RW
SNOC_EPRB0_SPROF_FILTERS_1_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_1_ADDRBASE_HIGH BIT[0]

SNOC_EPRB0_SPROF_FILTERS_1_WINDOWSIZE ADDRESS 0x3090 RW
SNOC_EPRB0_SPROF_FILTERS_1_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_1_WINDOWSIZE BIT[5:0]

SNOC_EPRB0_SPROF_FILTERS_1_OPCODE ADDRESS 0x309C RW
SNOC_EPRB0_SPROF_FILTERS_1_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3]
	LOCKEN BIT[2]
	WREN BIT[1]
	RDEN BIT[0]

SNOC_EPRB0_SPROF_FILTERS_1_STATUS ADDRESS 0x30A0 RW
SNOC_EPRB0_SPROF_FILTERS_1_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1]
	REQEN BIT[0]

SNOC_EPRB0_SPROF_FILTERS_1_LENGTH ADDRESS 0x30A4 RW
SNOC_EPRB0_SPROF_FILTERS_1_LENGTH RESET_VALUE 0x00000000
	FILTERS_1_LENGTH BIT[3:0]

SNOC_EPRB0_SPROF_FILTERS_1_URGENCY ADDRESS 0x30A8 RW
SNOC_EPRB0_SPROF_FILTERS_1_URGENCY RESET_VALUE 0x00000000
	FILTERS_1_URGENCY BIT[1:0]

SNOC_EPRB0_SPROF_FILTERS_2_ROUTEIDBASE ADDRESS 0x30BC RW
SNOC_EPRB0_SPROF_FILTERS_2_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_2_ROUTEIDBASE BIT[28:0]

SNOC_EPRB0_SPROF_FILTERS_2_ROUTEIDMASK ADDRESS 0x30C0 RW
SNOC_EPRB0_SPROF_FILTERS_2_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_2_ROUTEIDMASK BIT[28:0]

SNOC_EPRB0_SPROF_FILTERS_2_ADDRBASE_LOW ADDRESS 0x30C4 RW
SNOC_EPRB0_SPROF_FILTERS_2_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_2_ADDRBASE_LOW BIT[31:0]

SNOC_EPRB0_SPROF_FILTERS_2_ADDRBASE_HIGH ADDRESS 0x30C8 RW
SNOC_EPRB0_SPROF_FILTERS_2_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_2_ADDRBASE_HIGH BIT[0]

SNOC_EPRB0_SPROF_FILTERS_2_WINDOWSIZE ADDRESS 0x30CC RW
SNOC_EPRB0_SPROF_FILTERS_2_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_2_WINDOWSIZE BIT[5:0]

SNOC_EPRB0_SPROF_FILTERS_2_OPCODE ADDRESS 0x30D8 RW
SNOC_EPRB0_SPROF_FILTERS_2_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3]
	LOCKEN BIT[2]
	WREN BIT[1]
	RDEN BIT[0]

SNOC_EPRB0_SPROF_FILTERS_2_STATUS ADDRESS 0x30DC RW
SNOC_EPRB0_SPROF_FILTERS_2_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1]
	REQEN BIT[0]

SNOC_EPRB0_SPROF_FILTERS_2_LENGTH ADDRESS 0x30E0 RW
SNOC_EPRB0_SPROF_FILTERS_2_LENGTH RESET_VALUE 0x00000000
	FILTERS_2_LENGTH BIT[3:0]

SNOC_EPRB0_SPROF_FILTERS_2_URGENCY ADDRESS 0x30E4 RW
SNOC_EPRB0_SPROF_FILTERS_2_URGENCY RESET_VALUE 0x00000000
	FILTERS_2_URGENCY BIT[1:0]

SNOC_EPRB0_SPROF_FILTERS_3_ROUTEIDBASE ADDRESS 0x30F8 RW
SNOC_EPRB0_SPROF_FILTERS_3_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_3_ROUTEIDBASE BIT[28:0]

SNOC_EPRB0_SPROF_FILTERS_3_ROUTEIDMASK ADDRESS 0x30FC RW
SNOC_EPRB0_SPROF_FILTERS_3_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_3_ROUTEIDMASK BIT[28:0]

SNOC_EPRB0_SPROF_FILTERS_3_ADDRBASE_LOW ADDRESS 0x3100 RW
SNOC_EPRB0_SPROF_FILTERS_3_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_3_ADDRBASE_LOW BIT[31:0]

SNOC_EPRB0_SPROF_FILTERS_3_ADDRBASE_HIGH ADDRESS 0x3104 RW
SNOC_EPRB0_SPROF_FILTERS_3_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_3_ADDRBASE_HIGH BIT[0]

SNOC_EPRB0_SPROF_FILTERS_3_WINDOWSIZE ADDRESS 0x3108 RW
SNOC_EPRB0_SPROF_FILTERS_3_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_3_WINDOWSIZE BIT[5:0]

SNOC_EPRB0_SPROF_FILTERS_3_OPCODE ADDRESS 0x3114 RW
SNOC_EPRB0_SPROF_FILTERS_3_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3]
	LOCKEN BIT[2]
	WREN BIT[1]
	RDEN BIT[0]

SNOC_EPRB0_SPROF_FILTERS_3_STATUS ADDRESS 0x3118 RW
SNOC_EPRB0_SPROF_FILTERS_3_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1]
	REQEN BIT[0]

SNOC_EPRB0_SPROF_FILTERS_3_LENGTH ADDRESS 0x311C RW
SNOC_EPRB0_SPROF_FILTERS_3_LENGTH RESET_VALUE 0x00000000
	FILTERS_3_LENGTH BIT[3:0]

SNOC_EPRB0_SPROF_FILTERS_3_URGENCY ADDRESS 0x3120 RW
SNOC_EPRB0_SPROF_FILTERS_3_URGENCY RESET_VALUE 0x00000000
	FILTERS_3_URGENCY BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_0_PORTSEL ADDRESS 0x3134 RW
SNOC_EPRB0_SPROF_COUNTERS_0_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_0_PORTSEL BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_0_SRC ADDRESS 0x3138 RW
SNOC_EPRB0_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB0_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x313C RW
SNOC_EPRB0_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_0_ALARMMODE BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_0_VAL ADDRESS 0x3140 R
SNOC_EPRB0_SPROF_COUNTERS_0_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_0_VAL BIT[15:0]

SNOC_EPRB0_SPROF_COUNTERS_1_PORTSEL ADDRESS 0x3148 RW
SNOC_EPRB0_SPROF_COUNTERS_1_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_1_PORTSEL BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_1_SRC ADDRESS 0x314C RW
SNOC_EPRB0_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB0_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x3150 RW
SNOC_EPRB0_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_1_ALARMMODE BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_1_VAL ADDRESS 0x3154 R
SNOC_EPRB0_SPROF_COUNTERS_1_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_1_VAL BIT[15:0]

SNOC_EPRB0_SPROF_COUNTERS_2_PORTSEL ADDRESS 0x315C RW
SNOC_EPRB0_SPROF_COUNTERS_2_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_2_PORTSEL BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_2_SRC ADDRESS 0x3160 RW
SNOC_EPRB0_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB0_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x3164 RW
SNOC_EPRB0_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_2_ALARMMODE BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_2_VAL ADDRESS 0x3168 R
SNOC_EPRB0_SPROF_COUNTERS_2_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_2_VAL BIT[15:0]

SNOC_EPRB0_SPROF_COUNTERS_3_PORTSEL ADDRESS 0x3170 RW
SNOC_EPRB0_SPROF_COUNTERS_3_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_3_PORTSEL BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_3_SRC ADDRESS 0x3174 RW
SNOC_EPRB0_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB0_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x3178 RW
SNOC_EPRB0_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_3_ALARMMODE BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_3_VAL ADDRESS 0x317C R
SNOC_EPRB0_SPROF_COUNTERS_3_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_3_VAL BIT[15:0]

SNOC_EPRB0_SPROF_COUNTERS_4_PORTSEL ADDRESS 0x3184 RW
SNOC_EPRB0_SPROF_COUNTERS_4_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_4_PORTSEL BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_4_SRC ADDRESS 0x3188 RW
SNOC_EPRB0_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB0_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x318C RW
SNOC_EPRB0_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_4_ALARMMODE BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_4_VAL ADDRESS 0x3190 R
SNOC_EPRB0_SPROF_COUNTERS_4_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_4_VAL BIT[15:0]

SNOC_EPRB0_SPROF_COUNTERS_5_PORTSEL ADDRESS 0x3198 RW
SNOC_EPRB0_SPROF_COUNTERS_5_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_5_PORTSEL BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_5_SRC ADDRESS 0x319C RW
SNOC_EPRB0_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB0_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x31A0 RW
SNOC_EPRB0_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_5_ALARMMODE BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_5_VAL ADDRESS 0x31A4 R
SNOC_EPRB0_SPROF_COUNTERS_5_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_5_VAL BIT[15:0]

SNOC_EPRB0_SPROF_COUNTERS_6_PORTSEL ADDRESS 0x31AC RW
SNOC_EPRB0_SPROF_COUNTERS_6_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_6_PORTSEL BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_6_SRC ADDRESS 0x31B0 RW
SNOC_EPRB0_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB0_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x31B4 RW
SNOC_EPRB0_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_6_ALARMMODE BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_6_VAL ADDRESS 0x31B8 R
SNOC_EPRB0_SPROF_COUNTERS_6_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_6_VAL BIT[15:0]

SNOC_EPRB0_SPROF_COUNTERS_7_PORTSEL ADDRESS 0x31C0 RW
SNOC_EPRB0_SPROF_COUNTERS_7_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_7_PORTSEL BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_7_SRC ADDRESS 0x31C4 RW
SNOC_EPRB0_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB0_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x31C8 RW
SNOC_EPRB0_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_7_ALARMMODE BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_7_VAL ADDRESS 0x31CC R
SNOC_EPRB0_SPROF_COUNTERS_7_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_7_VAL BIT[15:0]

SNOC_EPRB0_SPROF_COUNTERS_8_PORTSEL ADDRESS 0x31D4 RW
SNOC_EPRB0_SPROF_COUNTERS_8_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_8_PORTSEL BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_8_SRC ADDRESS 0x31D8 RW
SNOC_EPRB0_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB0_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x31DC RW
SNOC_EPRB0_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_8_ALARMMODE BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_8_VAL ADDRESS 0x31E0 R
SNOC_EPRB0_SPROF_COUNTERS_8_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_8_VAL BIT[15:0]

SNOC_EPRB0_SPROF_COUNTERS_9_PORTSEL ADDRESS 0x31E8 RW
SNOC_EPRB0_SPROF_COUNTERS_9_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_9_PORTSEL BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_9_SRC ADDRESS 0x31EC RW
SNOC_EPRB0_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB0_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x31F0 RW
SNOC_EPRB0_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_9_ALARMMODE BIT[1:0]

SNOC_EPRB0_SPROF_COUNTERS_9_VAL ADDRESS 0x31F4 R
SNOC_EPRB0_SPROF_COUNTERS_9_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_9_VAL BIT[15:0]

SNOC_EPRB1_SPROF_ID_COREID ADDRESS 0x3400 R
SNOC_EPRB1_SPROF_ID_COREID RESET_VALUE 0xD30A3406
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_EPRB1_SPROF_ID_REVISIONID ADDRESS 0x3404 R
SNOC_EPRB1_SPROF_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_EPRB1_SPROF_MAINCTL ADDRESS 0x3408 RW
SNOC_EPRB1_SPROF_MAINCTL RESET_VALUE 0x00000000
	FILTBYTEALWAYSCHAINABLEEN BIT[7]
	INTRUSIVEMODE BIT[6]
	STATCONDDUMP BIT[5]
	ALARMEN BIT[4]
	STATEN BIT[3]
	PAYLOADEN BIT[2]
	TRACEEN BIT[1]
	ERREN BIT[0]

SNOC_EPRB1_SPROF_CFGCTL ADDRESS 0x340C RW
SNOC_EPRB1_SPROF_CFGCTL RESET_VALUE 0x0000000X
	ACTIVE BIT[1]
	GLOBALEN BIT[0]

SNOC_EPRB1_SPROF_TRACEPORTSEL ADDRESS 0x3410 RW
SNOC_EPRB1_SPROF_TRACEPORTSEL RESET_VALUE 0x00000000
	TRACEPORTSEL BIT[1:0]

SNOC_EPRB1_SPROF_FILTERLUT ADDRESS 0x3414 RW
SNOC_EPRB1_SPROF_FILTERLUT RESET_VALUE 0x00000000
	FILTERLUT BIT[15:0]

SNOC_EPRB1_SPROF_TRACEALARMEN ADDRESS 0x3418 RW
SNOC_EPRB1_SPROF_TRACEALARMEN RESET_VALUE 0x00000000
	TRACEALARMEN BIT[4:0]

SNOC_EPRB1_SPROF_TRACEALARMSTATUS ADDRESS 0x341C R
SNOC_EPRB1_SPROF_TRACEALARMSTATUS RESET_VALUE 0x000000XX
	TRACEALARMSTATUS BIT[4:0]

SNOC_EPRB1_SPROF_TRACEALARMCLR ADDRESS 0x3420 RW
SNOC_EPRB1_SPROF_TRACEALARMCLR RESET_VALUE 0x00000000
	TRACEALARMCLR BIT[4:0]

SNOC_EPRB1_SPROF_STATPERIOD ADDRESS 0x3424 RW
SNOC_EPRB1_SPROF_STATPERIOD RESET_VALUE 0x00000000
	STATPERIOD BIT[4:0]

SNOC_EPRB1_SPROF_STATGO ADDRESS 0x3428 RW
SNOC_EPRB1_SPROF_STATGO RESET_VALUE 0x00000000
	STATGO BIT[0]

SNOC_EPRB1_SPROF_STATALARMMIN ADDRESS 0x342C RW
SNOC_EPRB1_SPROF_STATALARMMIN RESET_VALUE 0x00000000
	STATALARMMIN BIT[31:0]

SNOC_EPRB1_SPROF_STATALARMMAX ADDRESS 0x3430 RW
SNOC_EPRB1_SPROF_STATALARMMAX RESET_VALUE 0x00000000
	STATALARMMAX BIT[31:0]

SNOC_EPRB1_SPROF_STATALARMSTATUS ADDRESS 0x3434 R
SNOC_EPRB1_SPROF_STATALARMSTATUS RESET_VALUE 0x0000000X
	STATALARMSTATUS BIT[0]

SNOC_EPRB1_SPROF_STATALARMCLR ADDRESS 0x3438 RW
SNOC_EPRB1_SPROF_STATALARMCLR RESET_VALUE 0x00000000
	STATALARMCLR BIT[0]

SNOC_EPRB1_SPROF_FILTERS_0_ROUTEIDBASE ADDRESS 0x3444 RW
SNOC_EPRB1_SPROF_FILTERS_0_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_0_ROUTEIDBASE BIT[28:0]

SNOC_EPRB1_SPROF_FILTERS_0_ROUTEIDMASK ADDRESS 0x3448 RW
SNOC_EPRB1_SPROF_FILTERS_0_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_0_ROUTEIDMASK BIT[28:0]

SNOC_EPRB1_SPROF_FILTERS_0_ADDRBASE_LOW ADDRESS 0x344C RW
SNOC_EPRB1_SPROF_FILTERS_0_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_0_ADDRBASE_LOW BIT[31:0]

SNOC_EPRB1_SPROF_FILTERS_0_ADDRBASE_HIGH ADDRESS 0x3450 RW
SNOC_EPRB1_SPROF_FILTERS_0_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_0_ADDRBASE_HIGH BIT[0]

SNOC_EPRB1_SPROF_FILTERS_0_WINDOWSIZE ADDRESS 0x3454 RW
SNOC_EPRB1_SPROF_FILTERS_0_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_0_WINDOWSIZE BIT[5:0]

SNOC_EPRB1_SPROF_FILTERS_0_OPCODE ADDRESS 0x3460 RW
SNOC_EPRB1_SPROF_FILTERS_0_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3]
	LOCKEN BIT[2]
	WREN BIT[1]
	RDEN BIT[0]

SNOC_EPRB1_SPROF_FILTERS_0_STATUS ADDRESS 0x3464 RW
SNOC_EPRB1_SPROF_FILTERS_0_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1]
	REQEN BIT[0]

SNOC_EPRB1_SPROF_FILTERS_0_LENGTH ADDRESS 0x3468 RW
SNOC_EPRB1_SPROF_FILTERS_0_LENGTH RESET_VALUE 0x00000000
	FILTERS_0_LENGTH BIT[3:0]

SNOC_EPRB1_SPROF_FILTERS_0_URGENCY ADDRESS 0x346C RW
SNOC_EPRB1_SPROF_FILTERS_0_URGENCY RESET_VALUE 0x00000000
	FILTERS_0_URGENCY BIT[1:0]

SNOC_EPRB1_SPROF_FILTERS_1_ROUTEIDBASE ADDRESS 0x3480 RW
SNOC_EPRB1_SPROF_FILTERS_1_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_1_ROUTEIDBASE BIT[28:0]

SNOC_EPRB1_SPROF_FILTERS_1_ROUTEIDMASK ADDRESS 0x3484 RW
SNOC_EPRB1_SPROF_FILTERS_1_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_1_ROUTEIDMASK BIT[28:0]

SNOC_EPRB1_SPROF_FILTERS_1_ADDRBASE_LOW ADDRESS 0x3488 RW
SNOC_EPRB1_SPROF_FILTERS_1_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_1_ADDRBASE_LOW BIT[31:0]

SNOC_EPRB1_SPROF_FILTERS_1_ADDRBASE_HIGH ADDRESS 0x348C RW
SNOC_EPRB1_SPROF_FILTERS_1_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_1_ADDRBASE_HIGH BIT[0]

SNOC_EPRB1_SPROF_FILTERS_1_WINDOWSIZE ADDRESS 0x3490 RW
SNOC_EPRB1_SPROF_FILTERS_1_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_1_WINDOWSIZE BIT[5:0]

SNOC_EPRB1_SPROF_FILTERS_1_OPCODE ADDRESS 0x349C RW
SNOC_EPRB1_SPROF_FILTERS_1_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3]
	LOCKEN BIT[2]
	WREN BIT[1]
	RDEN BIT[0]

SNOC_EPRB1_SPROF_FILTERS_1_STATUS ADDRESS 0x34A0 RW
SNOC_EPRB1_SPROF_FILTERS_1_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1]
	REQEN BIT[0]

SNOC_EPRB1_SPROF_FILTERS_1_LENGTH ADDRESS 0x34A4 RW
SNOC_EPRB1_SPROF_FILTERS_1_LENGTH RESET_VALUE 0x00000000
	FILTERS_1_LENGTH BIT[3:0]

SNOC_EPRB1_SPROF_FILTERS_1_URGENCY ADDRESS 0x34A8 RW
SNOC_EPRB1_SPROF_FILTERS_1_URGENCY RESET_VALUE 0x00000000
	FILTERS_1_URGENCY BIT[1:0]

SNOC_EPRB1_SPROF_FILTERS_2_ROUTEIDBASE ADDRESS 0x34BC RW
SNOC_EPRB1_SPROF_FILTERS_2_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_2_ROUTEIDBASE BIT[28:0]

SNOC_EPRB1_SPROF_FILTERS_2_ROUTEIDMASK ADDRESS 0x34C0 RW
SNOC_EPRB1_SPROF_FILTERS_2_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_2_ROUTEIDMASK BIT[28:0]

SNOC_EPRB1_SPROF_FILTERS_2_ADDRBASE_LOW ADDRESS 0x34C4 RW
SNOC_EPRB1_SPROF_FILTERS_2_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_2_ADDRBASE_LOW BIT[31:0]

SNOC_EPRB1_SPROF_FILTERS_2_ADDRBASE_HIGH ADDRESS 0x34C8 RW
SNOC_EPRB1_SPROF_FILTERS_2_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_2_ADDRBASE_HIGH BIT[0]

SNOC_EPRB1_SPROF_FILTERS_2_WINDOWSIZE ADDRESS 0x34CC RW
SNOC_EPRB1_SPROF_FILTERS_2_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_2_WINDOWSIZE BIT[5:0]

SNOC_EPRB1_SPROF_FILTERS_2_OPCODE ADDRESS 0x34D8 RW
SNOC_EPRB1_SPROF_FILTERS_2_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3]
	LOCKEN BIT[2]
	WREN BIT[1]
	RDEN BIT[0]

SNOC_EPRB1_SPROF_FILTERS_2_STATUS ADDRESS 0x34DC RW
SNOC_EPRB1_SPROF_FILTERS_2_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1]
	REQEN BIT[0]

SNOC_EPRB1_SPROF_FILTERS_2_LENGTH ADDRESS 0x34E0 RW
SNOC_EPRB1_SPROF_FILTERS_2_LENGTH RESET_VALUE 0x00000000
	FILTERS_2_LENGTH BIT[3:0]

SNOC_EPRB1_SPROF_FILTERS_2_URGENCY ADDRESS 0x34E4 RW
SNOC_EPRB1_SPROF_FILTERS_2_URGENCY RESET_VALUE 0x00000000
	FILTERS_2_URGENCY BIT[1:0]

SNOC_EPRB1_SPROF_FILTERS_3_ROUTEIDBASE ADDRESS 0x34F8 RW
SNOC_EPRB1_SPROF_FILTERS_3_ROUTEIDBASE RESET_VALUE 0x00000000
	FILTERS_3_ROUTEIDBASE BIT[28:0]

SNOC_EPRB1_SPROF_FILTERS_3_ROUTEIDMASK ADDRESS 0x34FC RW
SNOC_EPRB1_SPROF_FILTERS_3_ROUTEIDMASK RESET_VALUE 0x00000000
	FILTERS_3_ROUTEIDMASK BIT[28:0]

SNOC_EPRB1_SPROF_FILTERS_3_ADDRBASE_LOW ADDRESS 0x3500 RW
SNOC_EPRB1_SPROF_FILTERS_3_ADDRBASE_LOW RESET_VALUE 0x00000000
	FILTERS_3_ADDRBASE_LOW BIT[31:0]

SNOC_EPRB1_SPROF_FILTERS_3_ADDRBASE_HIGH ADDRESS 0x3504 RW
SNOC_EPRB1_SPROF_FILTERS_3_ADDRBASE_HIGH RESET_VALUE 0x00000000
	FILTERS_3_ADDRBASE_HIGH BIT[0]

SNOC_EPRB1_SPROF_FILTERS_3_WINDOWSIZE ADDRESS 0x3508 RW
SNOC_EPRB1_SPROF_FILTERS_3_WINDOWSIZE RESET_VALUE 0x00000000
	FILTERS_3_WINDOWSIZE BIT[5:0]

SNOC_EPRB1_SPROF_FILTERS_3_OPCODE ADDRESS 0x3514 RW
SNOC_EPRB1_SPROF_FILTERS_3_OPCODE RESET_VALUE 0x00000000
	URGEN BIT[3]
	LOCKEN BIT[2]
	WREN BIT[1]
	RDEN BIT[0]

SNOC_EPRB1_SPROF_FILTERS_3_STATUS ADDRESS 0x3518 RW
SNOC_EPRB1_SPROF_FILTERS_3_STATUS RESET_VALUE 0x00000000
	RSPEN BIT[1]
	REQEN BIT[0]

SNOC_EPRB1_SPROF_FILTERS_3_LENGTH ADDRESS 0x351C RW
SNOC_EPRB1_SPROF_FILTERS_3_LENGTH RESET_VALUE 0x00000000
	FILTERS_3_LENGTH BIT[3:0]

SNOC_EPRB1_SPROF_FILTERS_3_URGENCY ADDRESS 0x3520 RW
SNOC_EPRB1_SPROF_FILTERS_3_URGENCY RESET_VALUE 0x00000000
	FILTERS_3_URGENCY BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_0_PORTSEL ADDRESS 0x3534 RW
SNOC_EPRB1_SPROF_COUNTERS_0_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_0_PORTSEL BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_0_SRC ADDRESS 0x3538 RW
SNOC_EPRB1_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB1_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x353C RW
SNOC_EPRB1_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_0_ALARMMODE BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_0_VAL ADDRESS 0x3540 R
SNOC_EPRB1_SPROF_COUNTERS_0_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_0_VAL BIT[15:0]

SNOC_EPRB1_SPROF_COUNTERS_1_PORTSEL ADDRESS 0x3548 RW
SNOC_EPRB1_SPROF_COUNTERS_1_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_1_PORTSEL BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_1_SRC ADDRESS 0x354C RW
SNOC_EPRB1_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB1_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x3550 RW
SNOC_EPRB1_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_1_ALARMMODE BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_1_VAL ADDRESS 0x3554 R
SNOC_EPRB1_SPROF_COUNTERS_1_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_1_VAL BIT[15:0]

SNOC_EPRB1_SPROF_COUNTERS_2_PORTSEL ADDRESS 0x355C RW
SNOC_EPRB1_SPROF_COUNTERS_2_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_2_PORTSEL BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_2_SRC ADDRESS 0x3560 RW
SNOC_EPRB1_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB1_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x3564 RW
SNOC_EPRB1_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_2_ALARMMODE BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_2_VAL ADDRESS 0x3568 R
SNOC_EPRB1_SPROF_COUNTERS_2_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_2_VAL BIT[15:0]

SNOC_EPRB1_SPROF_COUNTERS_3_PORTSEL ADDRESS 0x3570 RW
SNOC_EPRB1_SPROF_COUNTERS_3_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_3_PORTSEL BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_3_SRC ADDRESS 0x3574 RW
SNOC_EPRB1_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB1_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x3578 RW
SNOC_EPRB1_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_3_ALARMMODE BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_3_VAL ADDRESS 0x357C R
SNOC_EPRB1_SPROF_COUNTERS_3_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_3_VAL BIT[15:0]

SNOC_EPRB1_SPROF_COUNTERS_4_PORTSEL ADDRESS 0x3584 RW
SNOC_EPRB1_SPROF_COUNTERS_4_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_4_PORTSEL BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_4_SRC ADDRESS 0x3588 RW
SNOC_EPRB1_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB1_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x358C RW
SNOC_EPRB1_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_4_ALARMMODE BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_4_VAL ADDRESS 0x3590 R
SNOC_EPRB1_SPROF_COUNTERS_4_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_4_VAL BIT[15:0]

SNOC_EPRB1_SPROF_COUNTERS_5_PORTSEL ADDRESS 0x3598 RW
SNOC_EPRB1_SPROF_COUNTERS_5_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_5_PORTSEL BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_5_SRC ADDRESS 0x359C RW
SNOC_EPRB1_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB1_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x35A0 RW
SNOC_EPRB1_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_5_ALARMMODE BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_5_VAL ADDRESS 0x35A4 R
SNOC_EPRB1_SPROF_COUNTERS_5_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_5_VAL BIT[15:0]

SNOC_EPRB1_SPROF_COUNTERS_6_PORTSEL ADDRESS 0x35AC RW
SNOC_EPRB1_SPROF_COUNTERS_6_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_6_PORTSEL BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_6_SRC ADDRESS 0x35B0 RW
SNOC_EPRB1_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB1_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x35B4 RW
SNOC_EPRB1_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_6_ALARMMODE BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_6_VAL ADDRESS 0x35B8 R
SNOC_EPRB1_SPROF_COUNTERS_6_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_6_VAL BIT[15:0]

SNOC_EPRB1_SPROF_COUNTERS_7_PORTSEL ADDRESS 0x35C0 RW
SNOC_EPRB1_SPROF_COUNTERS_7_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_7_PORTSEL BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_7_SRC ADDRESS 0x35C4 RW
SNOC_EPRB1_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB1_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x35C8 RW
SNOC_EPRB1_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_7_ALARMMODE BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_7_VAL ADDRESS 0x35CC R
SNOC_EPRB1_SPROF_COUNTERS_7_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_7_VAL BIT[15:0]

SNOC_EPRB1_SPROF_COUNTERS_8_PORTSEL ADDRESS 0x35D4 RW
SNOC_EPRB1_SPROF_COUNTERS_8_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_8_PORTSEL BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_8_SRC ADDRESS 0x35D8 RW
SNOC_EPRB1_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB1_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x35DC RW
SNOC_EPRB1_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_8_ALARMMODE BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_8_VAL ADDRESS 0x35E0 R
SNOC_EPRB1_SPROF_COUNTERS_8_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_8_VAL BIT[15:0]

SNOC_EPRB1_SPROF_COUNTERS_9_PORTSEL ADDRESS 0x35E8 RW
SNOC_EPRB1_SPROF_COUNTERS_9_PORTSEL RESET_VALUE 0x00000000
	COUNTERS_9_PORTSEL BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_9_SRC ADDRESS 0x35EC RW
SNOC_EPRB1_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
	INTEVENT BIT[4:0]

SNOC_EPRB1_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x35F0 RW
SNOC_EPRB1_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_9_ALARMMODE BIT[1:0]

SNOC_EPRB1_SPROF_COUNTERS_9_VAL ADDRESS 0x35F4 R
SNOC_EPRB1_SPROF_COUNTERS_9_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_9_VAL BIT[15:0]

SNOC_TPRB0_SPROF_ID_COREID ADDRESS 0x4000 R
SNOC_TPRB0_SPROF_ID_COREID RESET_VALUE 0x80A78306
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_TPRB0_SPROF_ID_REVISIONID ADDRESS 0x4004 R
SNOC_TPRB0_SPROF_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_TPRB0_SPROF_MAINCTL ADDRESS 0x4008 RW
SNOC_TPRB0_SPROF_MAINCTL RESET_VALUE 0x00000000
	FILTBYTEALWAYSCHAINABLEEN BIT[7]
	INTRUSIVEMODE BIT[6]
	STATCONDDUMP BIT[5]
	ALARMEN BIT[4]
	STATEN BIT[3]
	PAYLOADEN BIT[2]
	TRACEEN BIT[1]
	ERREN BIT[0]

SNOC_TPRB0_SPROF_CFGCTL ADDRESS 0x400C RW
SNOC_TPRB0_SPROF_CFGCTL RESET_VALUE 0x0000000X
	ACTIVE BIT[1]
	GLOBALEN BIT[0]

SNOC_TPRB0_SPROF_STATPERIOD ADDRESS 0x4024 RW
SNOC_TPRB0_SPROF_STATPERIOD RESET_VALUE 0x00000000
	STATPERIOD BIT[4:0]

SNOC_TPRB0_SPROF_STATGO ADDRESS 0x4028 RW
SNOC_TPRB0_SPROF_STATGO RESET_VALUE 0x00000000
	STATGO BIT[0]

SNOC_TPRB0_SPROF_STATALARMMIN ADDRESS 0x402C RW
SNOC_TPRB0_SPROF_STATALARMMIN RESET_VALUE 0x00000000
	STATALARMMIN BIT[31:0]

SNOC_TPRB0_SPROF_STATALARMMAX ADDRESS 0x4030 RW
SNOC_TPRB0_SPROF_STATALARMMAX RESET_VALUE 0x00000000
	STATALARMMAX BIT[31:0]

SNOC_TPRB0_SPROF_STATALARMSTATUS ADDRESS 0x4034 R
SNOC_TPRB0_SPROF_STATALARMSTATUS RESET_VALUE 0x0000000X
	STATALARMSTATUS BIT[0]

SNOC_TPRB0_SPROF_STATALARMCLR ADDRESS 0x4038 RW
SNOC_TPRB0_SPROF_STATALARMCLR RESET_VALUE 0x00000000
	STATALARMCLR BIT[0]

SNOC_TPRB0_SPROF_COUNTERS_0_SRC ADDRESS 0x4138 RW
SNOC_TPRB0_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x413C RW
SNOC_TPRB0_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_0_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_0_VAL ADDRESS 0x4140 R
SNOC_TPRB0_SPROF_COUNTERS_0_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_0_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_1_SRC ADDRESS 0x414C RW
SNOC_TPRB0_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x4150 RW
SNOC_TPRB0_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_1_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_1_VAL ADDRESS 0x4154 R
SNOC_TPRB0_SPROF_COUNTERS_1_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_1_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_2_SRC ADDRESS 0x4160 RW
SNOC_TPRB0_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x4164 RW
SNOC_TPRB0_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_2_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_2_VAL ADDRESS 0x4168 R
SNOC_TPRB0_SPROF_COUNTERS_2_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_2_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_3_SRC ADDRESS 0x4174 RW
SNOC_TPRB0_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x4178 RW
SNOC_TPRB0_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_3_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_3_VAL ADDRESS 0x417C R
SNOC_TPRB0_SPROF_COUNTERS_3_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_3_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_4_SRC ADDRESS 0x4188 RW
SNOC_TPRB0_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x418C RW
SNOC_TPRB0_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_4_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_4_VAL ADDRESS 0x4190 R
SNOC_TPRB0_SPROF_COUNTERS_4_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_4_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_5_SRC ADDRESS 0x419C RW
SNOC_TPRB0_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x41A0 RW
SNOC_TPRB0_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_5_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_5_VAL ADDRESS 0x41A4 R
SNOC_TPRB0_SPROF_COUNTERS_5_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_5_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_6_SRC ADDRESS 0x41B0 RW
SNOC_TPRB0_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x41B4 RW
SNOC_TPRB0_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_6_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_6_VAL ADDRESS 0x41B8 R
SNOC_TPRB0_SPROF_COUNTERS_6_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_6_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_7_SRC ADDRESS 0x41C4 RW
SNOC_TPRB0_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x41C8 RW
SNOC_TPRB0_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_7_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_7_VAL ADDRESS 0x41CC R
SNOC_TPRB0_SPROF_COUNTERS_7_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_7_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_8_SRC ADDRESS 0x41D8 RW
SNOC_TPRB0_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x41DC RW
SNOC_TPRB0_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_8_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_8_VAL ADDRESS 0x41E0 R
SNOC_TPRB0_SPROF_COUNTERS_8_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_8_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_9_SRC ADDRESS 0x41EC RW
SNOC_TPRB0_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x41F0 RW
SNOC_TPRB0_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_9_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_9_VAL ADDRESS 0x41F4 R
SNOC_TPRB0_SPROF_COUNTERS_9_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_9_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_10_SRC ADDRESS 0x4200 RW
SNOC_TPRB0_SPROF_COUNTERS_10_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_10_ALARMMODE ADDRESS 0x4204 RW
SNOC_TPRB0_SPROF_COUNTERS_10_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_10_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_10_VAL ADDRESS 0x4208 R
SNOC_TPRB0_SPROF_COUNTERS_10_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_10_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_11_SRC ADDRESS 0x4214 RW
SNOC_TPRB0_SPROF_COUNTERS_11_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_11_ALARMMODE ADDRESS 0x4218 RW
SNOC_TPRB0_SPROF_COUNTERS_11_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_11_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_11_VAL ADDRESS 0x421C R
SNOC_TPRB0_SPROF_COUNTERS_11_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_11_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_12_SRC ADDRESS 0x4228 RW
SNOC_TPRB0_SPROF_COUNTERS_12_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_12_ALARMMODE ADDRESS 0x422C RW
SNOC_TPRB0_SPROF_COUNTERS_12_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_12_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_12_VAL ADDRESS 0x4230 R
SNOC_TPRB0_SPROF_COUNTERS_12_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_12_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_13_SRC ADDRESS 0x423C RW
SNOC_TPRB0_SPROF_COUNTERS_13_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_13_ALARMMODE ADDRESS 0x4240 RW
SNOC_TPRB0_SPROF_COUNTERS_13_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_13_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_13_VAL ADDRESS 0x4244 R
SNOC_TPRB0_SPROF_COUNTERS_13_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_13_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_14_SRC ADDRESS 0x4250 RW
SNOC_TPRB0_SPROF_COUNTERS_14_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_14_ALARMMODE ADDRESS 0x4254 RW
SNOC_TPRB0_SPROF_COUNTERS_14_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_14_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_14_VAL ADDRESS 0x4258 R
SNOC_TPRB0_SPROF_COUNTERS_14_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_14_VAL BIT[15:0]

SNOC_TPRB0_SPROF_COUNTERS_15_SRC ADDRESS 0x4264 RW
SNOC_TPRB0_SPROF_COUNTERS_15_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB0_SPROF_COUNTERS_15_ALARMMODE ADDRESS 0x4268 RW
SNOC_TPRB0_SPROF_COUNTERS_15_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_15_ALARMMODE BIT[1:0]

SNOC_TPRB0_SPROF_COUNTERS_15_VAL ADDRESS 0x426C R
SNOC_TPRB0_SPROF_COUNTERS_15_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_15_VAL BIT[15:0]

SNOC_TPRB1_SPROF_ID_COREID ADDRESS 0x4400 R
SNOC_TPRB1_SPROF_ID_COREID RESET_VALUE 0xCF84B806
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_TPRB1_SPROF_ID_REVISIONID ADDRESS 0x4404 R
SNOC_TPRB1_SPROF_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_TPRB1_SPROF_MAINCTL ADDRESS 0x4408 RW
SNOC_TPRB1_SPROF_MAINCTL RESET_VALUE 0x00000000
	FILTBYTEALWAYSCHAINABLEEN BIT[7]
	INTRUSIVEMODE BIT[6]
	STATCONDDUMP BIT[5]
	ALARMEN BIT[4]
	STATEN BIT[3]
	PAYLOADEN BIT[2]
	TRACEEN BIT[1]
	ERREN BIT[0]

SNOC_TPRB1_SPROF_CFGCTL ADDRESS 0x440C RW
SNOC_TPRB1_SPROF_CFGCTL RESET_VALUE 0x0000000X
	ACTIVE BIT[1]
	GLOBALEN BIT[0]

SNOC_TPRB1_SPROF_STATPERIOD ADDRESS 0x4424 RW
SNOC_TPRB1_SPROF_STATPERIOD RESET_VALUE 0x00000000
	STATPERIOD BIT[4:0]

SNOC_TPRB1_SPROF_STATGO ADDRESS 0x4428 RW
SNOC_TPRB1_SPROF_STATGO RESET_VALUE 0x00000000
	STATGO BIT[0]

SNOC_TPRB1_SPROF_STATALARMMIN ADDRESS 0x442C RW
SNOC_TPRB1_SPROF_STATALARMMIN RESET_VALUE 0x00000000
	STATALARMMIN BIT[31:0]

SNOC_TPRB1_SPROF_STATALARMMAX ADDRESS 0x4430 RW
SNOC_TPRB1_SPROF_STATALARMMAX RESET_VALUE 0x00000000
	STATALARMMAX BIT[31:0]

SNOC_TPRB1_SPROF_STATALARMSTATUS ADDRESS 0x4434 R
SNOC_TPRB1_SPROF_STATALARMSTATUS RESET_VALUE 0x0000000X
	STATALARMSTATUS BIT[0]

SNOC_TPRB1_SPROF_STATALARMCLR ADDRESS 0x4438 RW
SNOC_TPRB1_SPROF_STATALARMCLR RESET_VALUE 0x00000000
	STATALARMCLR BIT[0]

SNOC_TPRB1_SPROF_COUNTERS_0_SRC ADDRESS 0x4538 RW
SNOC_TPRB1_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x453C RW
SNOC_TPRB1_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_0_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_0_VAL ADDRESS 0x4540 R
SNOC_TPRB1_SPROF_COUNTERS_0_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_0_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_1_SRC ADDRESS 0x454C RW
SNOC_TPRB1_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x4550 RW
SNOC_TPRB1_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_1_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_1_VAL ADDRESS 0x4554 R
SNOC_TPRB1_SPROF_COUNTERS_1_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_1_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_2_SRC ADDRESS 0x4560 RW
SNOC_TPRB1_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x4564 RW
SNOC_TPRB1_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_2_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_2_VAL ADDRESS 0x4568 R
SNOC_TPRB1_SPROF_COUNTERS_2_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_2_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_3_SRC ADDRESS 0x4574 RW
SNOC_TPRB1_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x4578 RW
SNOC_TPRB1_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_3_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_3_VAL ADDRESS 0x457C R
SNOC_TPRB1_SPROF_COUNTERS_3_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_3_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_4_SRC ADDRESS 0x4588 RW
SNOC_TPRB1_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x458C RW
SNOC_TPRB1_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_4_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_4_VAL ADDRESS 0x4590 R
SNOC_TPRB1_SPROF_COUNTERS_4_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_4_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_5_SRC ADDRESS 0x459C RW
SNOC_TPRB1_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x45A0 RW
SNOC_TPRB1_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_5_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_5_VAL ADDRESS 0x45A4 R
SNOC_TPRB1_SPROF_COUNTERS_5_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_5_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_6_SRC ADDRESS 0x45B0 RW
SNOC_TPRB1_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x45B4 RW
SNOC_TPRB1_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_6_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_6_VAL ADDRESS 0x45B8 R
SNOC_TPRB1_SPROF_COUNTERS_6_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_6_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_7_SRC ADDRESS 0x45C4 RW
SNOC_TPRB1_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x45C8 RW
SNOC_TPRB1_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_7_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_7_VAL ADDRESS 0x45CC R
SNOC_TPRB1_SPROF_COUNTERS_7_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_7_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_8_SRC ADDRESS 0x45D8 RW
SNOC_TPRB1_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x45DC RW
SNOC_TPRB1_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_8_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_8_VAL ADDRESS 0x45E0 R
SNOC_TPRB1_SPROF_COUNTERS_8_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_8_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_9_SRC ADDRESS 0x45EC RW
SNOC_TPRB1_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x45F0 RW
SNOC_TPRB1_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_9_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_9_VAL ADDRESS 0x45F4 R
SNOC_TPRB1_SPROF_COUNTERS_9_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_9_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_10_SRC ADDRESS 0x4600 RW
SNOC_TPRB1_SPROF_COUNTERS_10_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_10_ALARMMODE ADDRESS 0x4604 RW
SNOC_TPRB1_SPROF_COUNTERS_10_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_10_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_10_VAL ADDRESS 0x4608 R
SNOC_TPRB1_SPROF_COUNTERS_10_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_10_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_11_SRC ADDRESS 0x4614 RW
SNOC_TPRB1_SPROF_COUNTERS_11_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_11_ALARMMODE ADDRESS 0x4618 RW
SNOC_TPRB1_SPROF_COUNTERS_11_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_11_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_11_VAL ADDRESS 0x461C R
SNOC_TPRB1_SPROF_COUNTERS_11_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_11_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_12_SRC ADDRESS 0x4628 RW
SNOC_TPRB1_SPROF_COUNTERS_12_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_12_ALARMMODE ADDRESS 0x462C RW
SNOC_TPRB1_SPROF_COUNTERS_12_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_12_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_12_VAL ADDRESS 0x4630 R
SNOC_TPRB1_SPROF_COUNTERS_12_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_12_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_13_SRC ADDRESS 0x463C RW
SNOC_TPRB1_SPROF_COUNTERS_13_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_13_ALARMMODE ADDRESS 0x4640 RW
SNOC_TPRB1_SPROF_COUNTERS_13_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_13_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_13_VAL ADDRESS 0x4644 R
SNOC_TPRB1_SPROF_COUNTERS_13_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_13_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_14_SRC ADDRESS 0x4650 RW
SNOC_TPRB1_SPROF_COUNTERS_14_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_14_ALARMMODE ADDRESS 0x4654 RW
SNOC_TPRB1_SPROF_COUNTERS_14_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_14_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_14_VAL ADDRESS 0x4658 R
SNOC_TPRB1_SPROF_COUNTERS_14_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_14_VAL BIT[15:0]

SNOC_TPRB1_SPROF_COUNTERS_15_SRC ADDRESS 0x4664 RW
SNOC_TPRB1_SPROF_COUNTERS_15_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB1_SPROF_COUNTERS_15_ALARMMODE ADDRESS 0x4668 RW
SNOC_TPRB1_SPROF_COUNTERS_15_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_15_ALARMMODE BIT[1:0]

SNOC_TPRB1_SPROF_COUNTERS_15_VAL ADDRESS 0x466C R
SNOC_TPRB1_SPROF_COUNTERS_15_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_15_VAL BIT[15:0]

SNOC_TPRB2_SPROF_ID_COREID ADDRESS 0x4800 R
SNOC_TPRB2_SPROF_ID_COREID RESET_VALUE 0x273E7806
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_TPRB2_SPROF_ID_REVISIONID ADDRESS 0x4804 R
SNOC_TPRB2_SPROF_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_TPRB2_SPROF_MAINCTL ADDRESS 0x4808 RW
SNOC_TPRB2_SPROF_MAINCTL RESET_VALUE 0x00000000
	FILTBYTEALWAYSCHAINABLEEN BIT[7]
	INTRUSIVEMODE BIT[6]
	STATCONDDUMP BIT[5]
	ALARMEN BIT[4]
	STATEN BIT[3]
	PAYLOADEN BIT[2]
	TRACEEN BIT[1]
	ERREN BIT[0]

SNOC_TPRB2_SPROF_CFGCTL ADDRESS 0x480C RW
SNOC_TPRB2_SPROF_CFGCTL RESET_VALUE 0x0000000X
	ACTIVE BIT[1]
	GLOBALEN BIT[0]

SNOC_TPRB2_SPROF_STATPERIOD ADDRESS 0x4824 RW
SNOC_TPRB2_SPROF_STATPERIOD RESET_VALUE 0x00000000
	STATPERIOD BIT[4:0]

SNOC_TPRB2_SPROF_STATGO ADDRESS 0x4828 RW
SNOC_TPRB2_SPROF_STATGO RESET_VALUE 0x00000000
	STATGO BIT[0]

SNOC_TPRB2_SPROF_STATALARMMIN ADDRESS 0x482C RW
SNOC_TPRB2_SPROF_STATALARMMIN RESET_VALUE 0x00000000
	STATALARMMIN BIT[31:0]

SNOC_TPRB2_SPROF_STATALARMMAX ADDRESS 0x4830 RW
SNOC_TPRB2_SPROF_STATALARMMAX RESET_VALUE 0x00000000
	STATALARMMAX BIT[31:0]

SNOC_TPRB2_SPROF_STATALARMSTATUS ADDRESS 0x4834 R
SNOC_TPRB2_SPROF_STATALARMSTATUS RESET_VALUE 0x0000000X
	STATALARMSTATUS BIT[0]

SNOC_TPRB2_SPROF_STATALARMCLR ADDRESS 0x4838 RW
SNOC_TPRB2_SPROF_STATALARMCLR RESET_VALUE 0x00000000
	STATALARMCLR BIT[0]

SNOC_TPRB2_SPROF_COUNTERS_0_SRC ADDRESS 0x4938 RW
SNOC_TPRB2_SPROF_COUNTERS_0_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_0_ALARMMODE ADDRESS 0x493C RW
SNOC_TPRB2_SPROF_COUNTERS_0_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_0_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_0_VAL ADDRESS 0x4940 R
SNOC_TPRB2_SPROF_COUNTERS_0_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_0_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_1_SRC ADDRESS 0x494C RW
SNOC_TPRB2_SPROF_COUNTERS_1_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_1_ALARMMODE ADDRESS 0x4950 RW
SNOC_TPRB2_SPROF_COUNTERS_1_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_1_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_1_VAL ADDRESS 0x4954 R
SNOC_TPRB2_SPROF_COUNTERS_1_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_1_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_2_SRC ADDRESS 0x4960 RW
SNOC_TPRB2_SPROF_COUNTERS_2_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_2_ALARMMODE ADDRESS 0x4964 RW
SNOC_TPRB2_SPROF_COUNTERS_2_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_2_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_2_VAL ADDRESS 0x4968 R
SNOC_TPRB2_SPROF_COUNTERS_2_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_2_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_3_SRC ADDRESS 0x4974 RW
SNOC_TPRB2_SPROF_COUNTERS_3_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_3_ALARMMODE ADDRESS 0x4978 RW
SNOC_TPRB2_SPROF_COUNTERS_3_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_3_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_3_VAL ADDRESS 0x497C R
SNOC_TPRB2_SPROF_COUNTERS_3_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_3_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_4_SRC ADDRESS 0x4988 RW
SNOC_TPRB2_SPROF_COUNTERS_4_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_4_ALARMMODE ADDRESS 0x498C RW
SNOC_TPRB2_SPROF_COUNTERS_4_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_4_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_4_VAL ADDRESS 0x4990 R
SNOC_TPRB2_SPROF_COUNTERS_4_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_4_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_5_SRC ADDRESS 0x499C RW
SNOC_TPRB2_SPROF_COUNTERS_5_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_5_ALARMMODE ADDRESS 0x49A0 RW
SNOC_TPRB2_SPROF_COUNTERS_5_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_5_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_5_VAL ADDRESS 0x49A4 R
SNOC_TPRB2_SPROF_COUNTERS_5_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_5_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_6_SRC ADDRESS 0x49B0 RW
SNOC_TPRB2_SPROF_COUNTERS_6_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_6_ALARMMODE ADDRESS 0x49B4 RW
SNOC_TPRB2_SPROF_COUNTERS_6_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_6_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_6_VAL ADDRESS 0x49B8 R
SNOC_TPRB2_SPROF_COUNTERS_6_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_6_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_7_SRC ADDRESS 0x49C4 RW
SNOC_TPRB2_SPROF_COUNTERS_7_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_7_ALARMMODE ADDRESS 0x49C8 RW
SNOC_TPRB2_SPROF_COUNTERS_7_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_7_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_7_VAL ADDRESS 0x49CC R
SNOC_TPRB2_SPROF_COUNTERS_7_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_7_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_8_SRC ADDRESS 0x49D8 RW
SNOC_TPRB2_SPROF_COUNTERS_8_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_8_ALARMMODE ADDRESS 0x49DC RW
SNOC_TPRB2_SPROF_COUNTERS_8_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_8_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_8_VAL ADDRESS 0x49E0 R
SNOC_TPRB2_SPROF_COUNTERS_8_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_8_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_9_SRC ADDRESS 0x49EC RW
SNOC_TPRB2_SPROF_COUNTERS_9_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_9_ALARMMODE ADDRESS 0x49F0 RW
SNOC_TPRB2_SPROF_COUNTERS_9_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_9_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_9_VAL ADDRESS 0x49F4 R
SNOC_TPRB2_SPROF_COUNTERS_9_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_9_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_10_SRC ADDRESS 0x4A00 RW
SNOC_TPRB2_SPROF_COUNTERS_10_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_10_ALARMMODE ADDRESS 0x4A04 RW
SNOC_TPRB2_SPROF_COUNTERS_10_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_10_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_10_VAL ADDRESS 0x4A08 R
SNOC_TPRB2_SPROF_COUNTERS_10_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_10_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_11_SRC ADDRESS 0x4A14 RW
SNOC_TPRB2_SPROF_COUNTERS_11_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_11_ALARMMODE ADDRESS 0x4A18 RW
SNOC_TPRB2_SPROF_COUNTERS_11_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_11_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_11_VAL ADDRESS 0x4A1C R
SNOC_TPRB2_SPROF_COUNTERS_11_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_11_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_12_SRC ADDRESS 0x4A28 RW
SNOC_TPRB2_SPROF_COUNTERS_12_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_12_ALARMMODE ADDRESS 0x4A2C RW
SNOC_TPRB2_SPROF_COUNTERS_12_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_12_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_12_VAL ADDRESS 0x4A30 R
SNOC_TPRB2_SPROF_COUNTERS_12_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_12_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_13_SRC ADDRESS 0x4A3C RW
SNOC_TPRB2_SPROF_COUNTERS_13_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_13_ALARMMODE ADDRESS 0x4A40 RW
SNOC_TPRB2_SPROF_COUNTERS_13_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_13_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_13_VAL ADDRESS 0x4A44 R
SNOC_TPRB2_SPROF_COUNTERS_13_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_13_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_14_SRC ADDRESS 0x4A50 RW
SNOC_TPRB2_SPROF_COUNTERS_14_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_14_ALARMMODE ADDRESS 0x4A54 RW
SNOC_TPRB2_SPROF_COUNTERS_14_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_14_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_14_VAL ADDRESS 0x4A58 R
SNOC_TPRB2_SPROF_COUNTERS_14_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_14_VAL BIT[15:0]

SNOC_TPRB2_SPROF_COUNTERS_15_SRC ADDRESS 0x4A64 RW
SNOC_TPRB2_SPROF_COUNTERS_15_SRC RESET_VALUE 0x00000000
	EXTEVENT BIT[5]
	INTEVENT BIT[4:0]

SNOC_TPRB2_SPROF_COUNTERS_15_ALARMMODE ADDRESS 0x4A68 RW
SNOC_TPRB2_SPROF_COUNTERS_15_ALARMMODE RESET_VALUE 0x00000000
	COUNTERS_15_ALARMMODE BIT[1:0]

SNOC_TPRB2_SPROF_COUNTERS_15_VAL ADDRESS 0x4A6C R
SNOC_TPRB2_SPROF_COUNTERS_15_VAL RESET_VALUE 0x0000XXXX
	COUNTERS_15_VAL BIT[15:0]

SNOC_MSS_CRYPTO_NAV_DBG_QOS_ID_COREID ADDRESS 0x8000 R
SNOC_MSS_CRYPTO_NAV_DBG_QOS_ID_COREID RESET_VALUE 0x83918A04
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_MSS_CRYPTO_NAV_DBG_QOS_ID_REVISIONID ADDRESS 0x8004 R
SNOC_MSS_CRYPTO_NAV_DBG_QOS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_MSS_CRYPTO_NAV_DBG_QOS_PRIORITY ADDRESS 0x8008 RW
SNOC_MSS_CRYPTO_NAV_DBG_QOS_PRIORITY RESET_VALUE 0x00000000
	P1 BIT[3:2]
	P0 BIT[1:0]

SNOC_MSS_CRYPTO_NAV_DBG_QOS_MODE ADDRESS 0x800C RW
SNOC_MSS_CRYPTO_NAV_DBG_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

SNOC_MSS_CRYPTO_NAV_DBG_QOS_EXTCONTROL ADDRESS 0x8018 RW
SNOC_MSS_CRYPTO_NAV_DBG_QOS_EXTCONTROL RESET_VALUE 0x00000000
	INTCLKEN BIT[2]
	EXTTHREN BIT[1]
	SOCKETQOSEN BIT[0]

SNOC_PCNOC_QOS_ID_COREID ADDRESS 0xC000 R
SNOC_PCNOC_QOS_ID_COREID RESET_VALUE 0x5601D904
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_PCNOC_QOS_ID_REVISIONID ADDRESS 0xC004 R
SNOC_PCNOC_QOS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_PCNOC_QOS_PRIORITY ADDRESS 0xC008 RW
SNOC_PCNOC_QOS_PRIORITY RESET_VALUE 0x00000000
	P1 BIT[3:2]
	P0 BIT[1:0]

SNOC_PCNOC_QOS_MODE ADDRESS 0xC00C RW
SNOC_PCNOC_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

SNOC_PCNOC_QOS_EXTCONTROL ADDRESS 0xC018 RW
SNOC_PCNOC_QOS_EXTCONTROL RESET_VALUE 0x00000000
	INTCLKEN BIT[2]
	EXTTHREN BIT[1]
	SOCKETQOSEN BIT[0]

SNOC_IPA_QOS_ID_COREID ADDRESS 0xD000 R
SNOC_IPA_QOS_ID_COREID RESET_VALUE 0xBE9F4804
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_IPA_QOS_ID_REVISIONID ADDRESS 0xD004 R
SNOC_IPA_QOS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_IPA_QOS_PRIORITY ADDRESS 0xD008 RW
SNOC_IPA_QOS_PRIORITY RESET_VALUE 0x00000000
	P1 BIT[3:2]
	P0 BIT[1:0]

SNOC_IPA_QOS_MODE ADDRESS 0xD00C RW
SNOC_IPA_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

SNOC_IPA_QOS_EXTCONTROL ADDRESS 0xD018 RW
SNOC_IPA_QOS_EXTCONTROL RESET_VALUE 0x00000000
	INTCLKEN BIT[2]
	EXTTHREN BIT[1]
	SOCKETQOSEN BIT[0]

SNOC_PCIE_QOS_ID_COREID ADDRESS 0xE000 R
SNOC_PCIE_QOS_ID_COREID RESET_VALUE 0xE3C46004
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_PCIE_QOS_ID_REVISIONID ADDRESS 0xE004 R
SNOC_PCIE_QOS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_PCIE_QOS_PRIORITY ADDRESS 0xE008 RW
SNOC_PCIE_QOS_PRIORITY RESET_VALUE 0x00000000
	P1 BIT[3:2]
	P0 BIT[1:0]

SNOC_PCIE_QOS_MODE ADDRESS 0xE00C RW
SNOC_PCIE_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

SNOC_PCIE_QOS_EXTCONTROL ADDRESS 0xE018 RW
SNOC_PCIE_QOS_EXTCONTROL RESET_VALUE 0x00000000
	INTCLKEN BIT[2]
	EXTTHREN BIT[1]
	SOCKETQOSEN BIT[0]

SNOC_USB3_QOS_ID_COREID ADDRESS 0xF000 R
SNOC_USB3_QOS_ID_COREID RESET_VALUE 0xDA113C04
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_USB3_QOS_ID_REVISIONID ADDRESS 0xF004 R
SNOC_USB3_QOS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_USB3_QOS_PRIORITY ADDRESS 0xF008 RW
SNOC_USB3_QOS_PRIORITY RESET_VALUE 0x00000000
	P1 BIT[3:2]
	P0 BIT[1:0]

SNOC_USB3_QOS_MODE ADDRESS 0xF00C RW
SNOC_USB3_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

SNOC_USB3_QOS_EXTCONTROL ADDRESS 0xF018 RW
SNOC_USB3_QOS_EXTCONTROL RESET_VALUE 0x00000000
	INTCLKEN BIT[2]
	EXTTHREN BIT[1]
	SOCKETQOSEN BIT[0]

SNOC_QDSS_ETR_QOS_ID_COREID ADDRESS 0x12000 R
SNOC_QDSS_ETR_QOS_ID_COREID RESET_VALUE 0x56E09B04
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_QDSS_ETR_QOS_ID_REVISIONID ADDRESS 0x12004 R
SNOC_QDSS_ETR_QOS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_QDSS_ETR_QOS_PRIORITY ADDRESS 0x12008 RW
SNOC_QDSS_ETR_QOS_PRIORITY RESET_VALUE 0x00000000
	P1 BIT[3:2]
	P0 BIT[1:0]

SNOC_QDSS_ETR_QOS_MODE ADDRESS 0x1200C RW
SNOC_QDSS_ETR_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

SNOC_QDSS_ETR_QOS_EXTCONTROL ADDRESS 0x12018 RW
SNOC_QDSS_ETR_QOS_EXTCONTROL RESET_VALUE 0x00000000
	INTCLKEN BIT[2]
	EXTTHREN BIT[1]
	SOCKETQOSEN BIT[0]

SNOC_QDSS_BAM_QOS_ID_COREID ADDRESS 0x13000 R
SNOC_QDSS_BAM_QOS_ID_COREID RESET_VALUE 0x5C3FCD04
	CORECHECKSUM BIT[31:8]
	CORETYPEID BIT[7:0]

SNOC_QDSS_BAM_QOS_ID_REVISIONID ADDRESS 0x13004 R
SNOC_QDSS_BAM_QOS_ID_REVISIONID RESET_VALUE 0x00049C00
	FLEXNOCID BIT[31:8]
	USERID BIT[7:0]

SNOC_QDSS_BAM_QOS_PRIORITY ADDRESS 0x13008 RW
SNOC_QDSS_BAM_QOS_PRIORITY RESET_VALUE 0x00000000
	P1 BIT[3:2]
	P0 BIT[1:0]

SNOC_QDSS_BAM_QOS_MODE ADDRESS 0x1300C RW
SNOC_QDSS_BAM_QOS_MODE RESET_VALUE 0x00000000
	MODE BIT[1:0]

SNOC_QDSS_BAM_QOS_EXTCONTROL ADDRESS 0x13018 RW
SNOC_QDSS_BAM_QOS_EXTCONTROL RESET_VALUE 0x00000000
	INTCLKEN BIT[2]
	EXTTHREN BIT[1]
	SOCKETQOSEN BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE (level 1)
----------------------------------------------------------------------------------------
XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE BASE 0x6002E000 SIZE=0x00000400 xpu_cfg_pcnoc_cfg_mpu1132_4_m19l12_ahbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE.XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB (level 2)
----------------------------------------------------------------------------------------
xpu_cfg_pcnoc_cfg_mpu1132_4_m19l12_ahb MODULE OFFSET=XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE+0x00000000 MAX=XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE+0x000003FF APRE=XPU_CFG_PCNOC_CFG_ SPRE=XPU_CFG_PCNOC_CFG_ BPRE=XPU_CFG_PCNOC_CFG_ ABPRE=XPU_CFG_PCNOC_CFG_ FPRE=XPU_CFG_PCNOC_CFG_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[19:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[19:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[19:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[19:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x130C2C03
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(3,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(3,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(3) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x000FF000
	ADDR BIT[19:12]

XPU_PRTn_END0(n):(0)-(3) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x000FF000
	ADDR BIT[19:12]

XPU_PRTn_SCR(n):(0)-(3) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(3) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(3) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(3) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.XPU_CFG_SNOC_CFG_MPU1132_4_M19L12_AHB_BASE (level 1)
----------------------------------------------------------------------------------------
XPU_CFG_SNOC_CFG_MPU1132_4_M19L12_AHB_BASE BASE 0x6002D000 SIZE=0x00000400 xpu_cfg_snoc_cfg_mpu1132_4_m19l12_ahbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.XPU_CFG_SNOC_CFG_MPU1132_4_M19L12_AHB_BASE.XPU_CFG_SNOC_CFG_MPU1132_4_M19L12_AHB (level 2)
----------------------------------------------------------------------------------------
xpu_cfg_snoc_cfg_mpu1132_4_m19l12_ahb MODULE OFFSET=XPU_CFG_SNOC_CFG_MPU1132_4_M19L12_AHB_BASE+0x00000000 MAX=XPU_CFG_SNOC_CFG_MPU1132_4_M19L12_AHB_BASE+0x000003FF APRE=XPU_CFG_SNOC_CFG_ SPRE=XPU_CFG_SNOC_CFG_ BPRE=XPU_CFG_SNOC_CFG_ ABPRE=XPU_CFG_SNOC_CFG_ FPRE=XPU_CFG_SNOC_CFG_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[19:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[19:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[19:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[19:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x130C2C03
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(3,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(3,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(3) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x000FF000
	ADDR BIT[19:12]

XPU_PRTn_END0(n):(0)-(3) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x000FF000
	ADDR BIT[19:12]

XPU_PRTn_SCR(n):(0)-(3) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(3) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(3) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(3) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE (level 1)
----------------------------------------------------------------------------------------
XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE BASE 0x60033000 SIZE=0x00000300 xpu_cfg_rpm_cfg_mpu1132_2_m21l12_ahbaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE.XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB (level 2)
----------------------------------------------------------------------------------------
xpu_cfg_rpm_cfg_mpu1132_2_m21l12_ahb MODULE OFFSET=XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE+0x00000000 MAX=XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE+0x000002FF APRE=XPU_CFG_RPM_CFG_ SPRE=XPU_CFG_RPM_CFG_ BPRE=XPU_CFG_RPM_CFG_ ABPRE=XPU_CFG_RPM_CFG_ FPRE=XPU_CFG_RPM_CFG_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_PRTN_RACR_SSHADOW ADDRESS 0x0008 RW
XPU_PRTN_RACR_SSHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SSHADOW ADDRESS 0x000C RW
XPU_PRTN_WACR_SSHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SSHADOW0 ADDRESS 0x0010 RW
XPU_PRTN_START_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[21:12]

XPU_PRTN_END_SSHADOW0 ADDRESS 0x0018 RW
XPU_PRTN_END_SSHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[21:12]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_PRTN_RACR_SHADOW ADDRESS 0x0088 RW
XPU_PRTN_RACR_SHADOW RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTN_WACR_SHADOW ADDRESS 0x008C RW
XPU_PRTN_WACR_SHADOW RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTN_START_SHADOW0 ADDRESS 0x0090 RW
XPU_PRTN_START_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[21:12]

XPU_PRTN_END_SHADOW0 ADDRESS 0x0098 RW
XPU_PRTN_END_SHADOW0 RESET_VALUE 0x00000000
	ADDR BIT[21:12]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_UMR_RACR ADDRESS 0x00E0 RW
XPU_UMR_RACR RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_UMR_WACR ADDRESS 0x00E4 RW
XPU_UMR_WACR RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_UMR_CNTL ADDRESS 0x00F0 RW
XPU_UMR_CNTL RESET_VALUE 0x00000000
	MSACLROE BIT[1]
	MSACLRWE BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x150C2C01
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	MSB BIT[29:24]
	LSB BIT[21:16]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_PRTn_RACRm(n,m):(0,0)-(1,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_PRT0_RACR0 ADDRESS 0x0200 RW
XPU_PRT0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_PRTn_WACRm(n,m):(0,0)-(1,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_PRT0_WACR0 ADDRESS 0x0220 RW
XPU_PRT0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_PRTn_START0(n):(0)-(1) ARRAY 0x00000240+0x80*n
XPU_PRT0_START0 ADDRESS 0x0240 RW
XPU_PRT0_START0 RESET_VALUE 0x003FF000
	ADDR BIT[21:12]

XPU_PRTn_END0(n):(0)-(1) ARRAY 0x00000248+0x80*n
XPU_PRT0_END0 ADDRESS 0x0248 RW
XPU_PRT0_END0 RESET_VALUE 0x003FF000
	ADDR BIT[21:12]

XPU_PRTn_SCR(n):(0)-(1) ARRAY 0x00000250+0x80*n
XPU_PRT0_SCR ADDRESS 0x0250 RW
XPU_PRT0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_PRTn_MCR(n):(0)-(1) ARRAY 0x00000254+0x80*n
XPU_PRT0_MCR ADDRESS 0x0254 RW
XPU_PRT0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

XPU_PRTn_CNTL0(n):(0)-(1) ARRAY 0x00000258+0x80*n
XPU_PRT0_CNTL0 ADDRESS 0x0258 RW
XPU_PRT0_CNTL0 RESET_VALUE 0x00000000
	PD BIT[31]

XPU_PRTn_CNTL1(n):(0)-(1) ARRAY 0x0000025C+0x80*n
XPU_PRT0_CNTL1 ADDRESS 0x025C W
XPU_PRT0_CNTL1 RESET_VALUE 0x00000000
	ASRC BIT[1]
	CSRC BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.XPU_CFG_PRNG_CFG_APU1132_1_BASE (level 1)
----------------------------------------------------------------------------------------
XPU_CFG_PRNG_CFG_APU1132_1_BASE BASE 0x6002F000 SIZE=0x00000280 xpu_cfg_prng_cfg_apu1132_1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.XPU_CFG_PRNG_CFG_APU1132_1_BASE.XPU_CFG_PRNG_CFG_APU1132_1 (level 2)
----------------------------------------------------------------------------------------
xpu_cfg_prng_cfg_apu1132_1 MODULE OFFSET=XPU_CFG_PRNG_CFG_APU1132_1_BASE+0x00000000 MAX=XPU_CFG_PRNG_CFG_APU1132_1_BASE+0x0000027F APRE=XPU_CFG_PRNG_CFG_ SPRE=XPU_CFG_PRNG_CFG_ BPRE=XPU_CFG_PRNG_CFG_ ABPRE=XPU_CFG_PRNG_CFG_ FPRE=XPU_CFG_PRNG_CFG_

XPU_SCR ADDRESS 0x0000 RW
XPU_SCR RESET_VALUE 0x00000106
	SCLEIE BIT[10]
	SCFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	NSRGCLEE BIT[6]
	NSCFGE BIT[5]
	SDCDEE BIT[4]
	SEIE BIT[3]
	SCLERE BIT[2]
	SCFGERE BIT[1]
	XPUNSE BIT[0]

XPU_SWDR ADDRESS 0x0004 RW
XPU_SWDR RESET_VALUE 0x00000000
	SCFGWD BIT[0]

XPU_SEAR0 ADDRESS 0x0040 R
XPU_SEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_SESR ADDRESS 0x0048 RW
XPU_SESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESRRESTORE ADDRESS 0x004C RW
XPU_SESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_SESYNR0 ADDRESS 0x0050 R
XPU_SESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_SESYNR1 ADDRESS 0x0054 R
XPU_SESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_SESYNR2 ADDRESS 0x0058 R
XPU_SESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_MCR ADDRESS 0x0100 RW
XPU_MCR RESET_VALUE 0x00000106
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUMSAE BIT[0]

XPU_MEAR0 ADDRESS 0x0140 R
XPU_MEAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_MESR ADDRESS 0x0148 RW
XPU_MESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESRRESTORE ADDRESS 0x014C RW
XPU_MESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_MESYNR0 ADDRESS 0x0150 R
XPU_MESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_MESYNR1 ADDRESS 0x0154 R
XPU_MESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_MESYNR2 ADDRESS 0x0158 R
XPU_MESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_CR ADDRESS 0x0080 RW
XPU_CR RESET_VALUE 0x00000106
	MSAE BIT[16]
	CLEIE BIT[10]
	CFGEIE BIT[9]
	DYNAMIC_CLK_EN BIT[8]
	DCDEE BIT[4]
	EIE BIT[3]
	CLERE BIT[2]
	CFGERE BIT[1]
	XPUVMIDE BIT[0]

XPU_RPU_ACRn(n):(0)-(0) ARRAY 0x000000A0+0x4*n
XPU_RPU_ACR0 ADDRESS 0x00A0 RW
XPU_RPU_ACR0 RESET_VALUE 0xFFFFFFFF
	RWE BIT[31:0]

XPU_EAR0 ADDRESS 0x00C0 R
XPU_EAR0 RESET_VALUE 0x00000000
	PA BIT[31:0]

XPU_ESR ADDRESS 0x00C8 RW
XPU_ESR RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESRRESTORE ADDRESS 0x00CC RW
XPU_ESRRESTORE RESET_VALUE 0x00000000
	MULTI BIT[31]
	CLMULTI BIT[3]
	CFGMULTI BIT[2]
	CLIENT BIT[1]
	CFG BIT[0]

XPU_ESYNR0 ADDRESS 0x00D0 R
XPU_ESYNR0 RESET_VALUE 0x00000000
	ATID BIT[31:24]
	AVMID BIT[23:16]
	ABID BIT[15:13]
	APID BIT[12:8]
	AMID BIT[7:0]

XPU_ESYNR1 ADDRESS 0x00D4 R
XPU_ESYNR1 RESET_VALUE 0x00000000
	DCD BIT[31]
	AC BIT[30]
	BURSTLEN BIT[29]
	ARDALLOCATE BIT[28]
	ABURST BIT[27]
	AEXCLUSIVE BIT[26]
	AWRITE BIT[25]
	AFULL BIT[24]
	ARDBEADNDXEN BIT[23]
	AOOO BIT[22]
	APREQPRIORITY BIT[21:19]
	ASIZE BIT[18:16]
	AMSSSELFAUTH BIT[15]
	ALEN BIT[14:8]
	AINST BIT[7]
	APROTNS BIT[6]
	APRIV BIT[5]
	AINNERSHARED BIT[4]
	ASHARED BIT[3]
	AMEMTYPE BIT[2:0]

XPU_ESYNR2 ADDRESS 0x00D8 R
XPU_ESYNR2 RESET_VALUE 0x00000000
	MODEM_PRT_HIT BIT[2]
	SECURE_PRT_HIT BIT[1]
	NONSECURE_PRT_HIT BIT[0]

XPU_IDR0 ADDRESS 0x0074 R
XPU_IDR0 RESET_VALUE 0x00001C00
	CLIENTREQ_HALT_ACK_HW_EN BIT[31]
	SAVERESTORE_HW_EN BIT[30]
	BLED BIT[15]
	XPUT BIT[13:12]
	PT BIT[11]
	MV BIT[10]
	NRG BIT[9:0]

XPU_IDR1 ADDRESS 0x0078 R
XPU_IDR1 RESET_VALUE 0x1F090A1F
	AMT_HW_ENABLE BIT[30]
	CLIENT_ADDR_WIDTH BIT[29:24]
	CONFIG_ADDR_WIDTH BIT[21:16]
	QRIB_EN BIT[15]
	ASYNC_MODE BIT[14]
	CONFIG_TYPE BIT[13]
	CLIENT_PIPELINE_ENABLED BIT[12]
	MSA_CHECK_HW_ENABLE BIT[11]
	XPU_SYND_REG_ABSENT BIT[10]
	TZXPU BIT[9]
	NVMID BIT[7:0]

XPU_REV ADDRESS 0x007C R
XPU_REV RESET_VALUE 0x20060000
	MAJOR BIT[31:28]
	MINOR BIT[27:16]
	STEP BIT[15:0]

XPU_RGn_RACRm(n,m):(0,0)-(0,0) ARRAY 0x00000200+0x80*n+0x4*m
XPU_RG0_RACR0 ADDRESS 0x0200 RW
XPU_RG0_RACR0 RESET_VALUE 0x00000000
	RE BIT[31:0]

XPU_RGn_WACRm(n,m):(0,0)-(0,0) ARRAY 0x00000220+0x80*n+0x4*m
XPU_RG0_WACR0 ADDRESS 0x0220 RW
XPU_RG0_WACR0 RESET_VALUE 0x00000000
	WE BIT[31:0]

XPU_RGn_SCR(n):(0)-(0) ARRAY 0x00000250+0x80*n
XPU_RG0_SCR ADDRESS 0x0250 RW
XPU_RG0_SCR RESET_VALUE 0x00000001
	SCLROE BIT[5]
	VMIDCLROE BIT[4]
	MSACLROE BIT[3]
	VMIDCLRWE BIT[2]
	MSACLRWE BIT[1]
	NS BIT[0]

XPU_RGn_MCR(n):(0)-(0) ARRAY 0x00000254+0x80*n
XPU_RG0_MCR ADDRESS 0x0254 RW
XPU_RG0_MCR RESET_VALUE 0x00000000
	MSACLROE BIT[5]
	VMIDCLROE BIT[4]
	SCLROE BIT[3]
	VMIDCLE BIT[2]
	SCLE BIT[1]
	MSAE BIT[0]

----------------------------------------------------------------------------------------
-- BASE TESLA_RPM.PRNG_PRNG_BASE (level 1)
----------------------------------------------------------------------------------------
PRNG_PRNG_BASE BASE 0x60022000 SIZE=0x00000140 prng_prngaddr 8:2

----------------------------------------------------------------------------------------
-- MODULE TESLA_RPM.PRNG_PRNG_BASE.PRNG_PRNG (level 2)
----------------------------------------------------------------------------------------
prng_prng MODULE OFFSET=PRNG_PRNG_BASE+0x00000000 MAX=PRNG_PRNG_BASE+0x0000013F APRE=PRNG_ APOST= SPRE=PRNG_ SPOST= BPRE=PRNG_ BPOST= ABPRE=PRNG_ ABPOST= FPRE=PRNG_ FPOST=

PRNG_DATA_OUT ADDRESS 0x0000 R
PRNG_DATA_OUT RESET_VALUE 0x00000000
	PRNG_DATA_OUT BIT[31:0]

PRNG_STATUS ADDRESS 0x0004 R
PRNG_STATUS RESET_VALUE 0x00000000
	CURRENT_OPERATION BIT[9:8]
		IDLE VALUE 0x0
		GENERATE VALUE 0x1
		INSTANTIATE VALUE 0x2
		RESEED VALUE 0x3
	GENERATE_REQUIRED BIT[7]
	RESEED_REQUIRED BIT[6]
	INSTANTIATE_REQUIRED BIT[5]
	RING_OSC3_HEALTHY BIT[4]
	RING_OSC2_HEALTHY BIT[3]
	RING_OSC1_HEALTHY BIT[2]
	RING_OSC0_HEALTHY BIT[1]
	DATA_AVAIL BIT[0]

PRNG_HW_VERSION ADDRESS 0x0008 R
PRNG_HW_VERSION RESET_VALUE 0x00010001
	MAJOR_VERSION BIT[31:16]
	MINOR_VERSION BIT[15:8]
	STEP BIT[7:0]

PRNG_ENTROPY_CNTR ADDRESS 0x0010 R
PRNG_ENTROPY_CNTR RESET_VALUE 0x00000000
	ENTROPY_CNTR BIT[31:0]

PRNG_SAMPLE_CNTR ADDRESS 0x0014 R
PRNG_SAMPLE_CNTR RESET_VALUE 0x00000000
	SAMPLE_CNTR BIT[31:0]

PRNG_GEN_CNTR ADDRESS 0x0018 R
PRNG_GEN_CNTR RESET_VALUE 0x00000000
	PRNG_GEN_CNTR BIT[31:0]

PRNG_RESEED_CNTR ADDRESS 0x001C R
PRNG_RESEED_CNTR RESET_VALUE 0x00000000
	RESEED_CNTR BIT[31:0]

PRNG_INSTANTIATE_CNTR ADDRESS 0x0020 R
PRNG_INSTANTIATE_CNTR RESET_VALUE 0x00000000
	INSTANTIATE_CNTR BIT[31:0]

PRNG_DEBUG ADDRESS 0x0024 R
PRNG_DEBUG RESET_VALUE 0x00000000
	RNG_STATE BIT[13:10]
		IDLE VALUE 0x0
		ENABLE_HASHGEN VALUE 0x1
		ENABLE_HASH_DF_H VALUE 0x2
		UPDATE_V VALUE 0x3
		ENABLE_HASH_DF_V VALUE 0x4
		POP_STATE_COLLECTOR_V VALUE 0x5
		ENABLE_HASH_DF_C VALUE 0x6
		POP_STATE_COLLECTOR_C VALUE 0x7
	HASHGEN_STATE BIT[9:7]
		IDLE VALUE 0x0
		INITIALIZE VALUE 0x1
		WAIT_SHA_DONE VALUE 0x2
		UPDATE_LOCAL_V VALUE 0x3
	HASH_DF_STATE BIT[6:4]
		IDLE VALUE 0x0
		INITIALIZE VALUE 0x1
		WAIT_IDLE VALUE 0x2
	PAD_STATE BIT[3:0]
		IDLE VALUE 0x0
		PERSONALIZATION_STRING VALUE 0x1
		LOAD_ENTROPY VALUE 0x2
		INSERT_V VALUE 0x3
		LOAD_STEP_ID VALUE 0x4
		LOAD_NUM_BITS VALUE 0x5
		LOAD_CNTR_VAL VALUE 0x6
		UPDATE_HASHCNT VALUE 0x7
		PAD_FIRST VALUE 0x8
		PAD_ZEROES VALUE 0x9
		PAD_LENGTH_1 VALUE 0xA
		PAD_LENGTH_0 VALUE 0xB
		WAIT_SHA_DONE VALUE 0xC

PRNG_LFSR_CFG ADDRESS 0x0100 RW
PRNG_LFSR_CFG RESET_VALUE 0x00000000
	LFSR_OVRID_ON BIT[16]
	LFSR3_EN BIT[15]
	RING_OSC3_CFG BIT[14:12]
		FEEDBACK_POINT_0 VALUE 0x4
		FEEDBACK_POINT_1 VALUE 0x5
		FEEDBACK_POINT_2 VALUE 0x6
		FEEDBACK_POINT_3 VALUE 0x7
	LFSR2_EN BIT[11]
	RING_OSC2_CFG BIT[10:8]
		FEEDBACK_POINT_0 VALUE 0x4
		FEEDBACK_POINT_1 VALUE 0x5
		FEEDBACK_POINT_2 VALUE 0x6
		FEEDBACK_POINT_3 VALUE 0x7
	LFSR1_EN BIT[7]
	RING_OSC1_CFG BIT[6:4]
		FEEDBACK_POINT_0 VALUE 0x4
		FEEDBACK_POINT_1 VALUE 0x5
		FEEDBACK_POINT_2 VALUE 0x6
		FEEDBACK_POINT_3 VALUE 0x7
	LFSR0_EN BIT[3]
	RING_OSC0_CFG BIT[2:0]
		FEEDBACK_POINT_0 VALUE 0x4
		FEEDBACK_POINT_1 VALUE 0x5
		FEEDBACK_POINT_2 VALUE 0x6
		FEEDBACK_POINT_3 VALUE 0x7

PRNG_CONFIG ADDRESS 0x0104 RW
PRNG_CONFIG RESET_VALUE 0x00000000
	TEST_OUT_SEL BIT[5:2]
		ROSC0_DIV_32 VALUE 0x8
		ROSC1_DIV_32 VALUE 0x9
		ROSC2_DIV_32 VALUE 0xA
		ROSC3_DIV_32 VALUE 0xB
		ROSC0_SAMP VALUE 0xC
		ROSC1_SAMP VALUE 0xD
		ROSC2_SAMP VALUE 0xE
		ROSC3_SAMP VALUE 0xF
	PRNG_EN BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SW_RESET BIT[0]

PRNG_PERSONALIZATION_STRING ADDRESS 0x0108 RW
PRNG_PERSONALIZATION_STRING RESET_VALUE 0x00000000
	PERSONALIZATION_STRING BIT[31:0]

PRNG_NUM_ENTROPY ADDRESS 0x0110 RW
PRNG_NUM_ENTROPY RESET_VALUE 0x00000400
	NUM_ENTROPY_BYTES BIT[31:0]

PRNG_SAMPLE_FREQ ADDRESS 0x0114 RW
PRNG_SAMPLE_FREQ RESET_VALUE 0x00000400
	SAMPLE_FREQ BIT[31:0]

PRNG_GEN_WORDS ADDRESS 0x0118 RW
PRNG_GEN_WORDS RESET_VALUE 0x00000008
	REQUESTED_WORDS BIT[31:0]

PRNG_RESEED_FREQ ADDRESS 0x011C RW
PRNG_RESEED_FREQ RESET_VALUE 0x00010000
	RESEED_FREQ BIT[31:0]

PRNG_INSTANTIATE_FREQ ADDRESS 0x0120 RW
PRNG_INSTANTIATE_FREQ RESET_VALUE 0x00010000
	INSTANTIATE_FREQ BIT[31:0]

----------------------------------------------------------------------------------------
-- Memory: BOOT_ROM
----------------------------------------------------------------------------------------
BOOT_ROM MEM START=0x60100000 END=0x60123FFE 
----------------------------------------------------------------------------------------
-- Memory: EBI1_MEM_1
----------------------------------------------------------------------------------------
EBI1_MEM_1 MEM START=0xA0000000 END=0xDFFFFFFF 
----------------------------------------------------------------------------------------
-- Memory: EBI1_MEM_2
----------------------------------------------------------------------------------------
EBI1_MEM_2 MEM START=0xE0100000 END=0xFFFFFFFF 
----------------------------------------------------------------------------------------
-- Memory: SYSTEM_IMEM
----------------------------------------------------------------------------------------
SYSTEM_IMEM MEM START=0x68600000 END=0x68603FFF 
----------------------------------------------------------------------------------------
-- Memory: RPM_SS_MSG_RAM
----------------------------------------------------------------------------------------
RPM_SS_MSG_RAM MEM START=0x60060000 END=0x60064FFE 
----------------------------------------------------------------------------------------
-- Memory: RPM_CODE_RAM
----------------------------------------------------------------------------------------
RPM_CODE_RAM MEM START=0x00000000 END=0x00023FFE 
----------------------------------------------------------------------------------------
-- Memory: RPM_DATA_RAM
----------------------------------------------------------------------------------------
RPM_DATA_RAM MEM START=0x00090000 END=0x000A3FFE 
----------------------------------------------------------------------------------------
-- Memory: MSS_TCM_RAM
----------------------------------------------------------------------------------------
MSS_TCM_RAM MEM START=0x64400000 END=0x647FFFFE 
