{"position": "Senior Validation Engineer", "company": "Intel Corporation", "profiles": ["Experience Design Engineer Intel Corporation July 2005  \u2013 Present (10 years 2 months) Pre Si Functional Verification. Product Support Engineer MicroStrategy March 2005  \u2013  July 2005  (5 months) Design Engineer Intel Corporation July 2005  \u2013 Present (10 years 2 months) Pre Si Functional Verification. Design Engineer Intel Corporation July 2005  \u2013 Present (10 years 2 months) Pre Si Functional Verification. Product Support Engineer MicroStrategy March 2005  \u2013  July 2005  (5 months) Product Support Engineer MicroStrategy March 2005  \u2013  July 2005  (5 months) Languages Hindi Hindi Hindi Skills Top Skills 9 Verilog 9 ASIC 8 RTL design 5 SystemVerilog 2 SoC 2 Functional Verification 2 Processors 2 Computer Architecture 1 Semiconductors 1 Perl Script Lav also knows about... 1 Logic Design 1 RTL Design Skills  Top Skills 9 Verilog 9 ASIC 8 RTL design 5 SystemVerilog 2 SoC 2 Functional Verification 2 Processors 2 Computer Architecture 1 Semiconductors 1 Perl Script Lav also knows about... 1 Logic Design 1 RTL Design Top Skills 9 Verilog 9 ASIC 8 RTL design 5 SystemVerilog 2 SoC 2 Functional Verification 2 Processors 2 Computer Architecture 1 Semiconductors 1 Perl Script Lav also knows about... 1 Logic Design 1 RTL Design Top Skills 9 Verilog 9 ASIC 8 RTL design 5 SystemVerilog 2 SoC 2 Functional Verification 2 Processors 2 Computer Architecture 1 Semiconductors 1 Perl Script Lav also knows about... 1 Logic Design 1 RTL Design                     1 Logic Design 1 RTL Design Education North Carolina State University MS EE,  Electrical Engineering 2004  \u2013 2004 Activities and Societies:\u00a0 IEEE Indian Institute of Technology, Kanpur B.Tech,  Electrical Engineering 1999  \u2013 2003 North Carolina State University MS EE,  Electrical Engineering 2004  \u2013 2004 Activities and Societies:\u00a0 IEEE North Carolina State University MS EE,  Electrical Engineering 2004  \u2013 2004 Activities and Societies:\u00a0 IEEE North Carolina State University MS EE,  Electrical Engineering 2004  \u2013 2004 Activities and Societies:\u00a0 IEEE Indian Institute of Technology, Kanpur B.Tech,  Electrical Engineering 1999  \u2013 2003 Indian Institute of Technology, Kanpur B.Tech,  Electrical Engineering 1999  \u2013 2003 Indian Institute of Technology, Kanpur B.Tech,  Electrical Engineering 1999  \u2013 2003 ", "Experience Senior Validation Engineer Intel Corporation November 2014  \u2013 Present (10 months) Hudson, MA, USA Lead Hardware Engineer Cisco Systems October 2000  \u2013  October 2014  (14 years 1 month) Boxboro, MA Consultant Synopsys May 1998  \u2013  October 2000  (2 years 6 months) Marlboro, MA Engineer Digital Equipment April 1996  \u2013  May 1998  (2 years 2 months) Hudson, MA Principal Engineer General Datacomm January 1986  \u2013  April 1996  (10 years 4 months) Middlebury, CT Senior Engineer Standard Telecomm Labs August 1982  \u2013  January 1986  (3 years 6 months) Harlow, England, UK Senior Validation Engineer Intel Corporation November 2014  \u2013 Present (10 months) Hudson, MA, USA Senior Validation Engineer Intel Corporation November 2014  \u2013 Present (10 months) Hudson, MA, USA Lead Hardware Engineer Cisco Systems October 2000  \u2013  October 2014  (14 years 1 month) Boxboro, MA Lead Hardware Engineer Cisco Systems October 2000  \u2013  October 2014  (14 years 1 month) Boxboro, MA Consultant Synopsys May 1998  \u2013  October 2000  (2 years 6 months) Marlboro, MA Consultant Synopsys May 1998  \u2013  October 2000  (2 years 6 months) Marlboro, MA Engineer Digital Equipment April 1996  \u2013  May 1998  (2 years 2 months) Hudson, MA Engineer Digital Equipment April 1996  \u2013  May 1998  (2 years 2 months) Hudson, MA Principal Engineer General Datacomm January 1986  \u2013  April 1996  (10 years 4 months) Middlebury, CT Principal Engineer General Datacomm January 1986  \u2013  April 1996  (10 years 4 months) Middlebury, CT Senior Engineer Standard Telecomm Labs August 1982  \u2013  January 1986  (3 years 6 months) Harlow, England, UK Senior Engineer Standard Telecomm Labs August 1982  \u2013  January 1986  (3 years 6 months) Harlow, England, UK Skills Top Skills 21 ASIC 13 Verilog 9 Debugging 8 RTL design 8 Hardware Architecture 7 Functional Verification 6 Perl 6 TCL 5 SystemVerilog 5 Hardware Andy also knows about... 3 Ethernet 3 C 3 FPGA 3 Integrated Circuit... 2 Static Timing Analysis 2 EDA 1 Digital Design 1 VMM 1 C++ 1 Specman 1 Electrical Engineering 1 Electronics 1 PCIe 1 Simulations 0 Simulation 0 VCS See 1+ \u00a0 \u00a0 See less Skills  Top Skills 21 ASIC 13 Verilog 9 Debugging 8 RTL design 8 Hardware Architecture 7 Functional Verification 6 Perl 6 TCL 5 SystemVerilog 5 Hardware Andy also knows about... 3 Ethernet 3 C 3 FPGA 3 Integrated Circuit... 2 Static Timing Analysis 2 EDA 1 Digital Design 1 VMM 1 C++ 1 Specman 1 Electrical Engineering 1 Electronics 1 PCIe 1 Simulations 0 Simulation 0 VCS See 1+ \u00a0 \u00a0 See less Top Skills 21 ASIC 13 Verilog 9 Debugging 8 RTL design 8 Hardware Architecture 7 Functional Verification 6 Perl 6 TCL 5 SystemVerilog 5 Hardware Andy also knows about... 3 Ethernet 3 C 3 FPGA 3 Integrated Circuit... 2 Static Timing Analysis 2 EDA 1 Digital Design 1 VMM 1 C++ 1 Specman 1 Electrical Engineering 1 Electronics 1 PCIe 1 Simulations 0 Simulation 0 VCS See 1+ \u00a0 \u00a0 See less Top Skills 21 ASIC 13 Verilog 9 Debugging 8 RTL design 8 Hardware Architecture 7 Functional Verification 6 Perl 6 TCL 5 SystemVerilog 5 Hardware Andy also knows about... 3 Ethernet 3 C 3 FPGA 3 Integrated Circuit... 2 Static Timing Analysis 2 EDA 1 Digital Design 1 VMM 1 C++ 1 Specman 1 Electrical Engineering 1 Electronics 1 PCIe 1 Simulations 0 Simulation 0 VCS See 1+ \u00a0 \u00a0 See less                     3 Ethernet 3 C 3 FPGA 3 Integrated Circuit... 2 Static Timing Analysis 2 EDA 1 Digital Design 1 VMM 1 C++ 1 Specman 1 Electrical Engineering 1 Electronics 1 PCIe 1 Simulations 0 Simulation 0 VCS Education The University of Edinburgh BSc,  Electronics 1978  \u2013 1982 The University of Edinburgh BSc,  Electronics 1978  \u2013 1982 The University of Edinburgh BSc,  Electronics 1978  \u2013 1982 The University of Edinburgh BSc,  Electronics 1978  \u2013 1982 ", "Summary Have over 25 years of illustrated experience ranging across S/w Development, Business Analysis, QA/testing and Project/Program management. \n \nSkills and Expertise \n\u2022\tFirst-level Engineering Manager \n\u2022\tWell versed with Agile and DevOps model \n\u2022\tTrained in Project Management. Experienced with ISO 9001 procedures \n\u2022\tTrouble-shooting expert, puzzle-solver: TCP/IP networks, software products, systems. \n\u2022\tProtocol knowledge: TCP/IP, Ethernet, SSH, FTP, Telnet, SNMP, SMTP, LDAP, DNS, NIS, X.25, Frame Relay, DSL, etc. \n\u2022\tConversant with Oracle 11g, PL/SQL, Linux, SunOS, TestQuest Pro/Plus, TestDirector, WinRunner test tool, WebLoad test tools, LoadRunner, C, C++, Java, Unix Shell scripts, Perl, SQL, PVCS Tracker, JIRA, PeopleSoft, ClearQuest, Selenium Test tools, BREW simulators, WinCE OS Summary Have over 25 years of illustrated experience ranging across S/w Development, Business Analysis, QA/testing and Project/Program management. \n \nSkills and Expertise \n\u2022\tFirst-level Engineering Manager \n\u2022\tWell versed with Agile and DevOps model \n\u2022\tTrained in Project Management. Experienced with ISO 9001 procedures \n\u2022\tTrouble-shooting expert, puzzle-solver: TCP/IP networks, software products, systems. \n\u2022\tProtocol knowledge: TCP/IP, Ethernet, SSH, FTP, Telnet, SNMP, SMTP, LDAP, DNS, NIS, X.25, Frame Relay, DSL, etc. \n\u2022\tConversant with Oracle 11g, PL/SQL, Linux, SunOS, TestQuest Pro/Plus, TestDirector, WinRunner test tool, WebLoad test tools, LoadRunner, C, C++, Java, Unix Shell scripts, Perl, SQL, PVCS Tracker, JIRA, PeopleSoft, ClearQuest, Selenium Test tools, BREW simulators, WinCE OS Have over 25 years of illustrated experience ranging across S/w Development, Business Analysis, QA/testing and Project/Program management. \n \nSkills and Expertise \n\u2022\tFirst-level Engineering Manager \n\u2022\tWell versed with Agile and DevOps model \n\u2022\tTrained in Project Management. Experienced with ISO 9001 procedures \n\u2022\tTrouble-shooting expert, puzzle-solver: TCP/IP networks, software products, systems. \n\u2022\tProtocol knowledge: TCP/IP, Ethernet, SSH, FTP, Telnet, SNMP, SMTP, LDAP, DNS, NIS, X.25, Frame Relay, DSL, etc. \n\u2022\tConversant with Oracle 11g, PL/SQL, Linux, SunOS, TestQuest Pro/Plus, TestDirector, WinRunner test tool, WebLoad test tools, LoadRunner, C, C++, Java, Unix Shell scripts, Perl, SQL, PVCS Tracker, JIRA, PeopleSoft, ClearQuest, Selenium Test tools, BREW simulators, WinCE OS Have over 25 years of illustrated experience ranging across S/w Development, Business Analysis, QA/testing and Project/Program management. \n \nSkills and Expertise \n\u2022\tFirst-level Engineering Manager \n\u2022\tWell versed with Agile and DevOps model \n\u2022\tTrained in Project Management. Experienced with ISO 9001 procedures \n\u2022\tTrouble-shooting expert, puzzle-solver: TCP/IP networks, software products, systems. \n\u2022\tProtocol knowledge: TCP/IP, Ethernet, SSH, FTP, Telnet, SNMP, SMTP, LDAP, DNS, NIS, X.25, Frame Relay, DSL, etc. \n\u2022\tConversant with Oracle 11g, PL/SQL, Linux, SunOS, TestQuest Pro/Plus, TestDirector, WinRunner test tool, WebLoad test tools, LoadRunner, C, C++, Java, Unix Shell scripts, Perl, SQL, PVCS Tracker, JIRA, PeopleSoft, ClearQuest, Selenium Test tools, BREW simulators, WinCE OS Experience Staff Software Engineer, Assurance Solutions ARRIS Group, Inc. USA November 2008  \u2013 Present (6 years 10 months) Beaverton, Oregon, USA Managing engineering team of 3 for Tier-2 help for WorkAssure product \nManaging customer expectations and feature requests prioritization \nScrum Master following DevOps model \nBuilding work relationships between various teams (Open) 1 recommendation Kevin C. Smallwood, RHCE, RHCSA, RHCI, RHCX Technical Instructor (and previously Software Development Manager) Vivek always had a can-do attitude and work ethic. I could hand Vivek a project to do and knew that it would get done. Vivek studied problems and developed good solutions. He is a lifetime learner; absorbing new information on a daily basis. It was... View Engineer, Senior/Manager Qualcomm, Inc November 2006  \u2013  October 2008  (2 years) Tigard, Oregon Area Spearheading System Verification and QA efforts at Portland Design Center, Qualcomm Inc for Wireless devices. Senior Validation Engineer Intel Corporation 2000  \u2013  2006  (6 years) Hillsboro, Oregon Led several successful projects in various positions and carried team lead responsibilities in several projects. (Open) 1 recommendation Dung Dang Computer Software Professional Vivek did a superb job in managing and driving verification efforts to ensure software quality for the Intel brand. He was responsible for planning and managing the global verification activities that involved many internal teams as well as... View Senior Software Consultant Keane Inc. April 1996  \u2013  September 2000  (4 years 6 months) Columbus, Ohio, USA QA Manager at Ansell-Casey Life Skills Assessment, Seattle, WA (Jun '00 - Sept '00) \n\u2022\tSpearheaded a team of 3. Led System Test activities. \nBusiness Analyst at State of Ohio, Office of the Secretary of State, Columbus, OH (Oct '99 - Jun '00) \n\u2022\tActed as a liaison between the client and the development team. \n\u2022\tPerceived various business solutions to serve client's purpose and generated detailed designs for the development team. \nQA Project Manager at Lucent Technologies Inc., Columbus, OH (Apr '96 - Oct '99) \n\u2022\tHeaded System Test Team of 14 test engineers. \n\u2022\tDefined System Test Procedures and established the System Test Team. \n\u2022\tAuthored Test scripts using C/C++ for automating product testing resulting in reduced testing time and improved productivity. \n\u2022\tLed System Test activities: monitored, tracked and addressed test schedule and product issues. Systems Manager Wipro Systems Ltd April 1995  \u2013  March 1996  (1 year) Erie, Pennsylvania Area Onsite assignment at General Electric Transportation Systems, Erie, PA \nAnalyzing, developing and implementing customer requirements. \n\u2022\tAnalyzed, designed and developed X-based IFC (Integrated Function Computer) Interface Simulator. This project included front-end GUI on SunSPARC and the back-end on OS-9 Operating System. \n\u2022\tDesigned, developed and implemented ICSS device software interface to IFC/IFD software, an Intel 80960 based real time embedded software developed for locomotive control and data monitoring. The target environment was iRMK and development environment was SunSPARC with iC960 compiler. Systems Manager Wipro Systems Ltd August 1994  \u2013  March 1995  (8 months) Bangalore, India Handling Client interactions and queries, Project management. Participated in ISO 9000 certification. \n\u2022\tLed a porting project from VAX/VMS onto DEC Alpha/Open VMS and implemented TCP/IP support for the product. \n\u2022\tSpearheaded a team of 4 to port CONNECT:Direct family of s/w from HP-UX S700 onto DYNIX/ptx ver 4.0.1 Sequent machine. C was the language for development. Software Engineer Digital Equipment (India) Ltd., September 1992  \u2013  June 1994  (1 year 10 months) Bangalore, India Provided analysis and support for customers on use of DEC products. Led a team of Software engineers. \n\u2022\tRe-engineered UniBOX, a DOS based proprietary EDI software and ported it to AT&T UNIX 4.0, SCO 3.2 and XENIX System. \n\u2022\tSpearheaded the team of 6 for design, development, testing and implementation of LAN consisting AT&T UNIX 4.0, SCO 3.2, VMS over Ethernet to perform automated file transfers across platforms. \n\u2022\tAnalyzed, designed, developed and implemented a Voice Messaging System for features like playback, recording, bulletin broadcasts etc. It was PC-AT based application hooked to VAX 5200 over DECNET protocol. R&D Engineer Concept Computers Pvt Ltd January 1990  \u2013  August 1992  (2 years 8 months) Ahmedabad, India Led a team of engineers. Assisted Customer Support group with installation/troubleshooting UNIX OS. \n\u2022\tDesigned and developed Visual Shell for UNIX SVR 3.2 using systems calls. The user interface was implemented using C and Curses library. \n\u2022\tDesigned and supervised the development of a Terminal Emulation software for Unix SVR 3.2 written in C and 80386 assembly language. Staff Software Engineer, Assurance Solutions ARRIS Group, Inc. USA November 2008  \u2013 Present (6 years 10 months) Beaverton, Oregon, USA Managing engineering team of 3 for Tier-2 help for WorkAssure product \nManaging customer expectations and feature requests prioritization \nScrum Master following DevOps model \nBuilding work relationships between various teams (Open) 1 recommendation Kevin C. Smallwood, RHCE, RHCSA, RHCI, RHCX Technical Instructor (and previously Software Development Manager) Vivek always had a can-do attitude and work ethic. I could hand Vivek a project to do and knew that it would get done. Vivek studied problems and developed good solutions. He is a lifetime learner; absorbing new information on a daily basis. It was... View Staff Software Engineer, Assurance Solutions ARRIS Group, Inc. USA November 2008  \u2013 Present (6 years 10 months) Beaverton, Oregon, USA Managing engineering team of 3 for Tier-2 help for WorkAssure product \nManaging customer expectations and feature requests prioritization \nScrum Master following DevOps model \nBuilding work relationships between various teams (Open) 1 recommendation Kevin C. Smallwood, RHCE, RHCSA, RHCI, RHCX Technical Instructor (and previously Software Development Manager) Vivek always had a can-do attitude and work ethic. I could hand Vivek a project to do and knew that it would get done. Vivek studied problems and developed good solutions. He is a lifetime learner; absorbing new information on a daily basis. It was... View Engineer, Senior/Manager Qualcomm, Inc November 2006  \u2013  October 2008  (2 years) Tigard, Oregon Area Spearheading System Verification and QA efforts at Portland Design Center, Qualcomm Inc for Wireless devices. Engineer, Senior/Manager Qualcomm, Inc November 2006  \u2013  October 2008  (2 years) Tigard, Oregon Area Spearheading System Verification and QA efforts at Portland Design Center, Qualcomm Inc for Wireless devices. Senior Validation Engineer Intel Corporation 2000  \u2013  2006  (6 years) Hillsboro, Oregon Led several successful projects in various positions and carried team lead responsibilities in several projects. (Open) 1 recommendation Dung Dang Computer Software Professional Vivek did a superb job in managing and driving verification efforts to ensure software quality for the Intel brand. He was responsible for planning and managing the global verification activities that involved many internal teams as well as... View Senior Validation Engineer Intel Corporation 2000  \u2013  2006  (6 years) Hillsboro, Oregon Led several successful projects in various positions and carried team lead responsibilities in several projects. (Open) 1 recommendation Dung Dang Computer Software Professional Vivek did a superb job in managing and driving verification efforts to ensure software quality for the Intel brand. He was responsible for planning and managing the global verification activities that involved many internal teams as well as... View Senior Software Consultant Keane Inc. April 1996  \u2013  September 2000  (4 years 6 months) Columbus, Ohio, USA QA Manager at Ansell-Casey Life Skills Assessment, Seattle, WA (Jun '00 - Sept '00) \n\u2022\tSpearheaded a team of 3. Led System Test activities. \nBusiness Analyst at State of Ohio, Office of the Secretary of State, Columbus, OH (Oct '99 - Jun '00) \n\u2022\tActed as a liaison between the client and the development team. \n\u2022\tPerceived various business solutions to serve client's purpose and generated detailed designs for the development team. \nQA Project Manager at Lucent Technologies Inc., Columbus, OH (Apr '96 - Oct '99) \n\u2022\tHeaded System Test Team of 14 test engineers. \n\u2022\tDefined System Test Procedures and established the System Test Team. \n\u2022\tAuthored Test scripts using C/C++ for automating product testing resulting in reduced testing time and improved productivity. \n\u2022\tLed System Test activities: monitored, tracked and addressed test schedule and product issues. Senior Software Consultant Keane Inc. April 1996  \u2013  September 2000  (4 years 6 months) Columbus, Ohio, USA QA Manager at Ansell-Casey Life Skills Assessment, Seattle, WA (Jun '00 - Sept '00) \n\u2022\tSpearheaded a team of 3. Led System Test activities. \nBusiness Analyst at State of Ohio, Office of the Secretary of State, Columbus, OH (Oct '99 - Jun '00) \n\u2022\tActed as a liaison between the client and the development team. \n\u2022\tPerceived various business solutions to serve client's purpose and generated detailed designs for the development team. \nQA Project Manager at Lucent Technologies Inc., Columbus, OH (Apr '96 - Oct '99) \n\u2022\tHeaded System Test Team of 14 test engineers. \n\u2022\tDefined System Test Procedures and established the System Test Team. \n\u2022\tAuthored Test scripts using C/C++ for automating product testing resulting in reduced testing time and improved productivity. \n\u2022\tLed System Test activities: monitored, tracked and addressed test schedule and product issues. Systems Manager Wipro Systems Ltd April 1995  \u2013  March 1996  (1 year) Erie, Pennsylvania Area Onsite assignment at General Electric Transportation Systems, Erie, PA \nAnalyzing, developing and implementing customer requirements. \n\u2022\tAnalyzed, designed and developed X-based IFC (Integrated Function Computer) Interface Simulator. This project included front-end GUI on SunSPARC and the back-end on OS-9 Operating System. \n\u2022\tDesigned, developed and implemented ICSS device software interface to IFC/IFD software, an Intel 80960 based real time embedded software developed for locomotive control and data monitoring. The target environment was iRMK and development environment was SunSPARC with iC960 compiler. Systems Manager Wipro Systems Ltd April 1995  \u2013  March 1996  (1 year) Erie, Pennsylvania Area Onsite assignment at General Electric Transportation Systems, Erie, PA \nAnalyzing, developing and implementing customer requirements. \n\u2022\tAnalyzed, designed and developed X-based IFC (Integrated Function Computer) Interface Simulator. This project included front-end GUI on SunSPARC and the back-end on OS-9 Operating System. \n\u2022\tDesigned, developed and implemented ICSS device software interface to IFC/IFD software, an Intel 80960 based real time embedded software developed for locomotive control and data monitoring. The target environment was iRMK and development environment was SunSPARC with iC960 compiler. Systems Manager Wipro Systems Ltd August 1994  \u2013  March 1995  (8 months) Bangalore, India Handling Client interactions and queries, Project management. Participated in ISO 9000 certification. \n\u2022\tLed a porting project from VAX/VMS onto DEC Alpha/Open VMS and implemented TCP/IP support for the product. \n\u2022\tSpearheaded a team of 4 to port CONNECT:Direct family of s/w from HP-UX S700 onto DYNIX/ptx ver 4.0.1 Sequent machine. C was the language for development. Systems Manager Wipro Systems Ltd August 1994  \u2013  March 1995  (8 months) Bangalore, India Handling Client interactions and queries, Project management. Participated in ISO 9000 certification. \n\u2022\tLed a porting project from VAX/VMS onto DEC Alpha/Open VMS and implemented TCP/IP support for the product. \n\u2022\tSpearheaded a team of 4 to port CONNECT:Direct family of s/w from HP-UX S700 onto DYNIX/ptx ver 4.0.1 Sequent machine. C was the language for development. Software Engineer Digital Equipment (India) Ltd., September 1992  \u2013  June 1994  (1 year 10 months) Bangalore, India Provided analysis and support for customers on use of DEC products. Led a team of Software engineers. \n\u2022\tRe-engineered UniBOX, a DOS based proprietary EDI software and ported it to AT&T UNIX 4.0, SCO 3.2 and XENIX System. \n\u2022\tSpearheaded the team of 6 for design, development, testing and implementation of LAN consisting AT&T UNIX 4.0, SCO 3.2, VMS over Ethernet to perform automated file transfers across platforms. \n\u2022\tAnalyzed, designed, developed and implemented a Voice Messaging System for features like playback, recording, bulletin broadcasts etc. It was PC-AT based application hooked to VAX 5200 over DECNET protocol. Software Engineer Digital Equipment (India) Ltd., September 1992  \u2013  June 1994  (1 year 10 months) Bangalore, India Provided analysis and support for customers on use of DEC products. Led a team of Software engineers. \n\u2022\tRe-engineered UniBOX, a DOS based proprietary EDI software and ported it to AT&T UNIX 4.0, SCO 3.2 and XENIX System. \n\u2022\tSpearheaded the team of 6 for design, development, testing and implementation of LAN consisting AT&T UNIX 4.0, SCO 3.2, VMS over Ethernet to perform automated file transfers across platforms. \n\u2022\tAnalyzed, designed, developed and implemented a Voice Messaging System for features like playback, recording, bulletin broadcasts etc. It was PC-AT based application hooked to VAX 5200 over DECNET protocol. R&D Engineer Concept Computers Pvt Ltd January 1990  \u2013  August 1992  (2 years 8 months) Ahmedabad, India Led a team of engineers. Assisted Customer Support group with installation/troubleshooting UNIX OS. \n\u2022\tDesigned and developed Visual Shell for UNIX SVR 3.2 using systems calls. The user interface was implemented using C and Curses library. \n\u2022\tDesigned and supervised the development of a Terminal Emulation software for Unix SVR 3.2 written in C and 80386 assembly language. R&D Engineer Concept Computers Pvt Ltd January 1990  \u2013  August 1992  (2 years 8 months) Ahmedabad, India Led a team of engineers. Assisted Customer Support group with installation/troubleshooting UNIX OS. \n\u2022\tDesigned and developed Visual Shell for UNIX SVR 3.2 using systems calls. The user interface was implemented using C and Curses library. \n\u2022\tDesigned and supervised the development of a Terminal Emulation software for Unix SVR 3.2 written in C and 80386 assembly language. Languages English Native or bilingual proficiency Hindi Full professional proficiency Gujarati Professional working proficiency English Native or bilingual proficiency Hindi Full professional proficiency Gujarati Professional working proficiency English Native or bilingual proficiency Hindi Full professional proficiency Gujarati Professional working proficiency Native or bilingual proficiency Full professional proficiency Professional working proficiency Skills Top Skills 13 Perl 10 TCP/IP 10 Debugging 8 C 8 Agile Methodologies 7 Oracle 5 C++ 5 Solaris 4 Operating Systems 3 Programming Vivek also knows about... 3 Quality Center 3 Embedded Systems 3 Testing 3 Unix 1 PL/SQL 1 Test Automation 1 Software Development 1 Subversion 1 Shell Scripting 1 Java 1 SQL 1 Requirements Analysis Skills  Top Skills 13 Perl 10 TCP/IP 10 Debugging 8 C 8 Agile Methodologies 7 Oracle 5 C++ 5 Solaris 4 Operating Systems 3 Programming Vivek also knows about... 3 Quality Center 3 Embedded Systems 3 Testing 3 Unix 1 PL/SQL 1 Test Automation 1 Software Development 1 Subversion 1 Shell Scripting 1 Java 1 SQL 1 Requirements Analysis Top Skills 13 Perl 10 TCP/IP 10 Debugging 8 C 8 Agile Methodologies 7 Oracle 5 C++ 5 Solaris 4 Operating Systems 3 Programming Vivek also knows about... 3 Quality Center 3 Embedded Systems 3 Testing 3 Unix 1 PL/SQL 1 Test Automation 1 Software Development 1 Subversion 1 Shell Scripting 1 Java 1 SQL 1 Requirements Analysis Top Skills 13 Perl 10 TCP/IP 10 Debugging 8 C 8 Agile Methodologies 7 Oracle 5 C++ 5 Solaris 4 Operating Systems 3 Programming Vivek also knows about... 3 Quality Center 3 Embedded Systems 3 Testing 3 Unix 1 PL/SQL 1 Test Automation 1 Software Development 1 Subversion 1 Shell Scripting 1 Java 1 SQL 1 Requirements Analysis                     3 Quality Center 3 Embedded Systems 3 Testing 3 Unix 1 PL/SQL 1 Test Automation 1 Software Development 1 Subversion 1 Shell Scripting 1 Java 1 SQL 1 Requirements Analysis Education MS University of Baroda, India Bachelor of Engineering,  Computer Science 1985  \u2013 1989 MS University of Baroda, India Bachelor of Engineering,  Computer Science 1985  \u2013 1989 MS University of Baroda, India Bachelor of Engineering,  Computer Science 1985  \u2013 1989 MS University of Baroda, India Bachelor of Engineering,  Computer Science 1985  \u2013 1989 ", "Experience Senior Validation Engineer Intel Corporation 2006  \u2013 Present (9 years) Hillsboro OR Pre Silicon and Post Silicon debug specialist. Avionics Technician United States Air Force 1994  \u2013  1999  (5 years) Worked on LANTIRN, Pave Penny, AVTR, CTVS Senior Validation Engineer Intel Corporation 2006  \u2013 Present (9 years) Hillsboro OR Pre Silicon and Post Silicon debug specialist. Senior Validation Engineer Intel Corporation 2006  \u2013 Present (9 years) Hillsboro OR Pre Silicon and Post Silicon debug specialist. Avionics Technician United States Air Force 1994  \u2013  1999  (5 years) Worked on LANTIRN, Pave Penny, AVTR, CTVS Avionics Technician United States Air Force 1994  \u2013  1999  (5 years) Worked on LANTIRN, Pave Penny, AVTR, CTVS Skills Top Skills 1 Intel 1 Computer Architecture 1 X86 1 Processors 2 Microprocessors 1 SoC 2 Debugging 1 Pre-silicon Validation 1 Silicon Validation 1 Emulation Michael also knows about... 1 FPGA Skills  Top Skills 1 Intel 1 Computer Architecture 1 X86 1 Processors 2 Microprocessors 1 SoC 2 Debugging 1 Pre-silicon Validation 1 Silicon Validation 1 Emulation Michael also knows about... 1 FPGA Top Skills 1 Intel 1 Computer Architecture 1 X86 1 Processors 2 Microprocessors 1 SoC 2 Debugging 1 Pre-silicon Validation 1 Silicon Validation 1 Emulation Michael also knows about... 1 FPGA Top Skills 1 Intel 1 Computer Architecture 1 X86 1 Processors 2 Microprocessors 1 SoC 2 Debugging 1 Pre-silicon Validation 1 Silicon Validation 1 Emulation Michael also knows about... 1 FPGA                     1 FPGA Education University of Illinois at Urbana-Champaign Master of Business Administration (M.B.A.),  Computer Engineering 2000  \u2013 2005 University of Illinois at Urbana-Champaign Master's Degree,  Electrical and Electronics Engineering University of Illinois at Urbana-Champaign Bachelor's Degree,  Computer Engineering University of Illinois at Urbana-Champaign Master of Business Administration (M.B.A.),  Computer Engineering 2000  \u2013 2005 University of Illinois at Urbana-Champaign Master of Business Administration (M.B.A.),  Computer Engineering 2000  \u2013 2005 University of Illinois at Urbana-Champaign Master of Business Administration (M.B.A.),  Computer Engineering 2000  \u2013 2005 University of Illinois at Urbana-Champaign Master's Degree,  Electrical and Electronics Engineering University of Illinois at Urbana-Champaign Master's Degree,  Electrical and Electronics Engineering University of Illinois at Urbana-Champaign Master's Degree,  Electrical and Electronics Engineering University of Illinois at Urbana-Champaign Bachelor's Degree,  Computer Engineering University of Illinois at Urbana-Champaign Bachelor's Degree,  Computer Engineering University of Illinois at Urbana-Champaign Bachelor's Degree,  Computer Engineering ", "Summary Aakanksha Singh is an experienced individual with overall 7 years of professional experience in semiconductor and telecom industry. She has developed/debugged software and hardware technology solutions, led and managed numerous modules and interfaced with multiple teams, clearing roadblocks to hit project milestones and continues to do so. \n \nShe has been with Intel for 5 years during which she worked on last three generations of Xeon processors. Currently, she is working on the next generation Xeon Phi processor product family, mainly focusing on power management feature.  \n \nPrior to Intel, she has worked as a Research Engineer for 2 years at CDOT where she was responsible for the design and development of G984 compliant optical network devices for customer premises. \n \nShe holds a Master\u2019s degree in Electrical and Computer Engineering from Cornell University and a Bachelor\u2019s degree in Electronics and Communications Engineering from National Institute of Technology (NIT), Allahabad, India. \n \nSpecialties: High performance computing, Power management, Computer Architecture, IA-32, Virtualization, Isochronous traffic, USB, HD Audio, Telecom, Computer Networks, post-silicon validation Summary Aakanksha Singh is an experienced individual with overall 7 years of professional experience in semiconductor and telecom industry. She has developed/debugged software and hardware technology solutions, led and managed numerous modules and interfaced with multiple teams, clearing roadblocks to hit project milestones and continues to do so. \n \nShe has been with Intel for 5 years during which she worked on last three generations of Xeon processors. Currently, she is working on the next generation Xeon Phi processor product family, mainly focusing on power management feature.  \n \nPrior to Intel, she has worked as a Research Engineer for 2 years at CDOT where she was responsible for the design and development of G984 compliant optical network devices for customer premises. \n \nShe holds a Master\u2019s degree in Electrical and Computer Engineering from Cornell University and a Bachelor\u2019s degree in Electronics and Communications Engineering from National Institute of Technology (NIT), Allahabad, India. \n \nSpecialties: High performance computing, Power management, Computer Architecture, IA-32, Virtualization, Isochronous traffic, USB, HD Audio, Telecom, Computer Networks, post-silicon validation Aakanksha Singh is an experienced individual with overall 7 years of professional experience in semiconductor and telecom industry. She has developed/debugged software and hardware technology solutions, led and managed numerous modules and interfaced with multiple teams, clearing roadblocks to hit project milestones and continues to do so. \n \nShe has been with Intel for 5 years during which she worked on last three generations of Xeon processors. Currently, she is working on the next generation Xeon Phi processor product family, mainly focusing on power management feature.  \n \nPrior to Intel, she has worked as a Research Engineer for 2 years at CDOT where she was responsible for the design and development of G984 compliant optical network devices for customer premises. \n \nShe holds a Master\u2019s degree in Electrical and Computer Engineering from Cornell University and a Bachelor\u2019s degree in Electronics and Communications Engineering from National Institute of Technology (NIT), Allahabad, India. \n \nSpecialties: High performance computing, Power management, Computer Architecture, IA-32, Virtualization, Isochronous traffic, USB, HD Audio, Telecom, Computer Networks, post-silicon validation Aakanksha Singh is an experienced individual with overall 7 years of professional experience in semiconductor and telecom industry. She has developed/debugged software and hardware technology solutions, led and managed numerous modules and interfaced with multiple teams, clearing roadblocks to hit project milestones and continues to do so. \n \nShe has been with Intel for 5 years during which she worked on last three generations of Xeon processors. Currently, she is working on the next generation Xeon Phi processor product family, mainly focusing on power management feature.  \n \nPrior to Intel, she has worked as a Research Engineer for 2 years at CDOT where she was responsible for the design and development of G984 compliant optical network devices for customer premises. \n \nShe holds a Master\u2019s degree in Electrical and Computer Engineering from Cornell University and a Bachelor\u2019s degree in Electronics and Communications Engineering from National Institute of Technology (NIT), Allahabad, India. \n \nSpecialties: High performance computing, Power management, Computer Architecture, IA-32, Virtualization, Isochronous traffic, USB, HD Audio, Telecom, Computer Networks, post-silicon validation Experience Senior Validation Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Santa Clara -> Responsible for power management feature for next generation Xeon Phi (MIC) architecture.  \n-> Developing, debugging, executing validation content in emulation and post-silicon  \n-> Contributing to internal GNU compatible C++ compiler framework for developing validation content for various complex scenarios. Senior Validation Engineer Intel Corporation June 2011  \u2013  August 2013  (2 years 3 months) Columbia, South Carolina Area -> Concurrency Tool Lead - Led and trained approximately 50 people in three validation teams to develop test content using a new framework and consistently assisted them to port legacy content to this new infrastructure. Cleared roadblocks continually and assisted the team members in content development. \n \n->Debug lead \u2013 Led the validation teams technically to make sure that the project validation and debug efforts made progress and deadlines were met. This included driving daily debug meetings, starting/ending task forces, working with other teams to remove roadblocks for test suite execution and anything that was required to get the job done. \n \nConceived and single-handedly implemented python based post-test data capture framework for failure analysis and system level debug and integrated it to the automation environment. This tremendously helped the debug efforts and reduced the time to root cause failures significantly. (Open) 3 recommendations, including: Trupti Patil Senior Engineer at SanDisk \nAakanksha was one of the most dedicated professionals I had the privilege of working with at Intel. She is a smart and... View Jarred White Senior Validation Engineer at Intel Corporation Aakanksha was a vital team member during her time in CDC. She quickly became the Virtualization Technology for Directed I/O... View 1 more recommendation Component Design Engineer Intel Corporation June 2009  \u2013  June 2011  (2 years 1 month) Columbia, South Carolina Area -> Responsible for system level validation of Intel Virtualization technology for Direct I/O (VT-d) and Isochronous interface (special hardware support for HD Audio and USB devices) for the next generation Intel Xeon processor.  \n \n-> Planned, developed and executed test content on Intel reference boards and interfaced with BIOS, platform, design teams for issue resolution. \n \n-> Worked on board bring up and debugged software/hardware issues using various debuggers and logic analysers. Research Engineer C-DOT Centre for Development of Telematics August 2006  \u2013  August 2008  (2 years 1 month) New Delhi Area, India End to end development,coding,testing and implementation of software for G984 compliant OMCI protocol for Gigabit Passive Optical Network. \n \nResponsible for the complete implementation of the G984 compliant OMCI (ONT Management and Control Interface) protocol in the Gigabit Passive Optical Networks (GPON) project in ten months. Also had the complete ownership of the Fault Management subsystem \u2013 design, coding, debugging and interfacing with hardware. I authored the Design and Test case manuals and mentored the new joiners. Senior Validation Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Santa Clara -> Responsible for power management feature for next generation Xeon Phi (MIC) architecture.  \n-> Developing, debugging, executing validation content in emulation and post-silicon  \n-> Contributing to internal GNU compatible C++ compiler framework for developing validation content for various complex scenarios. Senior Validation Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Santa Clara -> Responsible for power management feature for next generation Xeon Phi (MIC) architecture.  \n-> Developing, debugging, executing validation content in emulation and post-silicon  \n-> Contributing to internal GNU compatible C++ compiler framework for developing validation content for various complex scenarios. Senior Validation Engineer Intel Corporation June 2011  \u2013  August 2013  (2 years 3 months) Columbia, South Carolina Area -> Concurrency Tool Lead - Led and trained approximately 50 people in three validation teams to develop test content using a new framework and consistently assisted them to port legacy content to this new infrastructure. Cleared roadblocks continually and assisted the team members in content development. \n \n->Debug lead \u2013 Led the validation teams technically to make sure that the project validation and debug efforts made progress and deadlines were met. This included driving daily debug meetings, starting/ending task forces, working with other teams to remove roadblocks for test suite execution and anything that was required to get the job done. \n \nConceived and single-handedly implemented python based post-test data capture framework for failure analysis and system level debug and integrated it to the automation environment. This tremendously helped the debug efforts and reduced the time to root cause failures significantly. (Open) 3 recommendations, including: Trupti Patil Senior Engineer at SanDisk \nAakanksha was one of the most dedicated professionals I had the privilege of working with at Intel. She is a smart and... View Jarred White Senior Validation Engineer at Intel Corporation Aakanksha was a vital team member during her time in CDC. She quickly became the Virtualization Technology for Directed I/O... View 1 more recommendation Senior Validation Engineer Intel Corporation June 2011  \u2013  August 2013  (2 years 3 months) Columbia, South Carolina Area -> Concurrency Tool Lead - Led and trained approximately 50 people in three validation teams to develop test content using a new framework and consistently assisted them to port legacy content to this new infrastructure. Cleared roadblocks continually and assisted the team members in content development. \n \n->Debug lead \u2013 Led the validation teams technically to make sure that the project validation and debug efforts made progress and deadlines were met. This included driving daily debug meetings, starting/ending task forces, working with other teams to remove roadblocks for test suite execution and anything that was required to get the job done. \n \nConceived and single-handedly implemented python based post-test data capture framework for failure analysis and system level debug and integrated it to the automation environment. This tremendously helped the debug efforts and reduced the time to root cause failures significantly. (Open) 3 recommendations, including: Trupti Patil Senior Engineer at SanDisk \nAakanksha was one of the most dedicated professionals I had the privilege of working with at Intel. She is a smart and... View Jarred White Senior Validation Engineer at Intel Corporation Aakanksha was a vital team member during her time in CDC. She quickly became the Virtualization Technology for Directed I/O... View 1 more recommendation Component Design Engineer Intel Corporation June 2009  \u2013  June 2011  (2 years 1 month) Columbia, South Carolina Area -> Responsible for system level validation of Intel Virtualization technology for Direct I/O (VT-d) and Isochronous interface (special hardware support for HD Audio and USB devices) for the next generation Intel Xeon processor.  \n \n-> Planned, developed and executed test content on Intel reference boards and interfaced with BIOS, platform, design teams for issue resolution. \n \n-> Worked on board bring up and debugged software/hardware issues using various debuggers and logic analysers. Component Design Engineer Intel Corporation June 2009  \u2013  June 2011  (2 years 1 month) Columbia, South Carolina Area -> Responsible for system level validation of Intel Virtualization technology for Direct I/O (VT-d) and Isochronous interface (special hardware support for HD Audio and USB devices) for the next generation Intel Xeon processor.  \n \n-> Planned, developed and executed test content on Intel reference boards and interfaced with BIOS, platform, design teams for issue resolution. \n \n-> Worked on board bring up and debugged software/hardware issues using various debuggers and logic analysers. Research Engineer C-DOT Centre for Development of Telematics August 2006  \u2013  August 2008  (2 years 1 month) New Delhi Area, India End to end development,coding,testing and implementation of software for G984 compliant OMCI protocol for Gigabit Passive Optical Network. \n \nResponsible for the complete implementation of the G984 compliant OMCI (ONT Management and Control Interface) protocol in the Gigabit Passive Optical Networks (GPON) project in ten months. Also had the complete ownership of the Fault Management subsystem \u2013 design, coding, debugging and interfacing with hardware. I authored the Design and Test case manuals and mentored the new joiners. Research Engineer C-DOT Centre for Development of Telematics August 2006  \u2013  August 2008  (2 years 1 month) New Delhi Area, India End to end development,coding,testing and implementation of software for G984 compliant OMCI protocol for Gigabit Passive Optical Network. \n \nResponsible for the complete implementation of the G984 compliant OMCI (ONT Management and Control Interface) protocol in the Gigabit Passive Optical Networks (GPON) project in ten months. Also had the complete ownership of the Fault Management subsystem \u2013 design, coding, debugging and interfacing with hardware. I authored the Design and Test case manuals and mentored the new joiners. Languages English Hindi English Hindi English Hindi Skills Top Skills 25 Debugging 17 Verilog 12 Embedded Systems 11 Testing 10 Computer Architecture 8 Python 7 VLSI 7 Semiconductors 6 Intel 5 Telecommunications Aakanksha also knows about... 5 Algorithms 4 Virtualization 4 ASIC 4 Shell Scripting 4 Functional Verification 3 VHDL 3 Unix 3 SoC 3 Microprocessors 2 USB 2 Network Communications 2 Device Drivers 2 FPGA 2 Embedded Software 2 SystemVerilog 2 RTL design 2 Static Timing Analysis 2 PCIe 2 Logic Design 2 Processors 1 TCL 1 Hardware Architecture 1 Integrated Circuit... 1 ModelSim 1 EDA 1 RTL Design See 11+ \u00a0 \u00a0 See less Skills  Top Skills 25 Debugging 17 Verilog 12 Embedded Systems 11 Testing 10 Computer Architecture 8 Python 7 VLSI 7 Semiconductors 6 Intel 5 Telecommunications Aakanksha also knows about... 5 Algorithms 4 Virtualization 4 ASIC 4 Shell Scripting 4 Functional Verification 3 VHDL 3 Unix 3 SoC 3 Microprocessors 2 USB 2 Network Communications 2 Device Drivers 2 FPGA 2 Embedded Software 2 SystemVerilog 2 RTL design 2 Static Timing Analysis 2 PCIe 2 Logic Design 2 Processors 1 TCL 1 Hardware Architecture 1 Integrated Circuit... 1 ModelSim 1 EDA 1 RTL Design See 11+ \u00a0 \u00a0 See less Top Skills 25 Debugging 17 Verilog 12 Embedded Systems 11 Testing 10 Computer Architecture 8 Python 7 VLSI 7 Semiconductors 6 Intel 5 Telecommunications Aakanksha also knows about... 5 Algorithms 4 Virtualization 4 ASIC 4 Shell Scripting 4 Functional Verification 3 VHDL 3 Unix 3 SoC 3 Microprocessors 2 USB 2 Network Communications 2 Device Drivers 2 FPGA 2 Embedded Software 2 SystemVerilog 2 RTL design 2 Static Timing Analysis 2 PCIe 2 Logic Design 2 Processors 1 TCL 1 Hardware Architecture 1 Integrated Circuit... 1 ModelSim 1 EDA 1 RTL Design See 11+ \u00a0 \u00a0 See less Top Skills 25 Debugging 17 Verilog 12 Embedded Systems 11 Testing 10 Computer Architecture 8 Python 7 VLSI 7 Semiconductors 6 Intel 5 Telecommunications Aakanksha also knows about... 5 Algorithms 4 Virtualization 4 ASIC 4 Shell Scripting 4 Functional Verification 3 VHDL 3 Unix 3 SoC 3 Microprocessors 2 USB 2 Network Communications 2 Device Drivers 2 FPGA 2 Embedded Software 2 SystemVerilog 2 RTL design 2 Static Timing Analysis 2 PCIe 2 Logic Design 2 Processors 1 TCL 1 Hardware Architecture 1 Integrated Circuit... 1 ModelSim 1 EDA 1 RTL Design See 11+ \u00a0 \u00a0 See less                     5 Algorithms 4 Virtualization 4 ASIC 4 Shell Scripting 4 Functional Verification 3 VHDL 3 Unix 3 SoC 3 Microprocessors 2 USB 2 Network Communications 2 Device Drivers 2 FPGA 2 Embedded Software 2 SystemVerilog 2 RTL design 2 Static Timing Analysis 2 PCIe 2 Logic Design 2 Processors 1 TCL 1 Hardware Architecture 1 Integrated Circuit... 1 ModelSim 1 EDA 1 RTL Design Education Cornell University Masters,  Electrical and Computer Engineering 2008  \u2013 2009 Motilal Nehru National Institute Of Technology 2002  \u2013 2006 (Open) 1 project Undergraduate Senior year project Led a team of four, to successfully design an embedded web server. The project focused on coding the drivers for the 8-bit LAN card and implementation of TCP/IP protocols IP, ICMP, ARP, MAC on ATMEGA 32 microcontroller so that the assembly could... View (Open) 5 recommendations, including: Rashmi Bhadauria, P.Eng. Maintenance/Project/Mechanical Engineer, Teck Coal Ltd. I have known Aakanksha for more than 12 years now. we studied in same university during our undergraduate studies. She is... View Arpana Prajapati Digital Marketing in Technology, Media and Telecom Aakanksha is one of those students who might not have all success tips at her hand but is quick to learn those from... View 3 more recommendations St. Mary's Convent School High School,  Science ,  Mathematics ,  English 1992  \u2013 1999 Cornell University Masters,  Electrical and Computer Engineering 2008  \u2013 2009 Cornell University Masters,  Electrical and Computer Engineering 2008  \u2013 2009 Cornell University Masters,  Electrical and Computer Engineering 2008  \u2013 2009 Motilal Nehru National Institute Of Technology 2002  \u2013 2006 (Open) 1 project Undergraduate Senior year project Led a team of four, to successfully design an embedded web server. The project focused on coding the drivers for the 8-bit LAN card and implementation of TCP/IP protocols IP, ICMP, ARP, MAC on ATMEGA 32 microcontroller so that the assembly could... View (Open) 5 recommendations, including: Rashmi Bhadauria, P.Eng. Maintenance/Project/Mechanical Engineer, Teck Coal Ltd. I have known Aakanksha for more than 12 years now. we studied in same university during our undergraduate studies. She is... View Arpana Prajapati Digital Marketing in Technology, Media and Telecom Aakanksha is one of those students who might not have all success tips at her hand but is quick to learn those from... View 3 more recommendations Motilal Nehru National Institute Of Technology 2002  \u2013 2006 (Open) 1 project Undergraduate Senior year project Led a team of four, to successfully design an embedded web server. The project focused on coding the drivers for the 8-bit LAN card and implementation of TCP/IP protocols IP, ICMP, ARP, MAC on ATMEGA 32 microcontroller so that the assembly could... View (Open) 5 recommendations, including: Rashmi Bhadauria, P.Eng. Maintenance/Project/Mechanical Engineer, Teck Coal Ltd. I have known Aakanksha for more than 12 years now. we studied in same university during our undergraduate studies. She is... View Arpana Prajapati Digital Marketing in Technology, Media and Telecom Aakanksha is one of those students who might not have all success tips at her hand but is quick to learn those from... View 3 more recommendations Motilal Nehru National Institute Of Technology 2002  \u2013 2006 (Open) 1 project Undergraduate Senior year project Led a team of four, to successfully design an embedded web server. The project focused on coding the drivers for the 8-bit LAN card and implementation of TCP/IP protocols IP, ICMP, ARP, MAC on ATMEGA 32 microcontroller so that the assembly could... View (Open) 5 recommendations, including: Rashmi Bhadauria, P.Eng. Maintenance/Project/Mechanical Engineer, Teck Coal Ltd. I have known Aakanksha for more than 12 years now. we studied in same university during our undergraduate studies. She is... View Arpana Prajapati Digital Marketing in Technology, Media and Telecom Aakanksha is one of those students who might not have all success tips at her hand but is quick to learn those from... View 3 more recommendations St. Mary's Convent School High School,  Science ,  Mathematics ,  English 1992  \u2013 1999 St. Mary's Convent School High School,  Science ,  Mathematics ,  English 1992  \u2013 1999 St. Mary's Convent School High School,  Science ,  Mathematics ,  English 1992  \u2013 1999 ", "Summary Seeking a challenging position as a validation lead/contributor in the SOC verification environment leveraging my skills and experience in the microprocessor architecture and validation methodologies \n- Extensive experience in the area of validation of microprocessors, \n- Considerable experience in the validation of microprocessors at SOC level - core and uncore, pre & post-silicon  \n- Good expertise and knowledge in the area of RAS/MCA/error validation, ucode flows, memory/cache validation. \n- In-Depth knowledge of x86 assembly code and CPU architecture( Real/Protected/SMM) \n- Experienced In leading multi-site validation projects  \n Summary Seeking a challenging position as a validation lead/contributor in the SOC verification environment leveraging my skills and experience in the microprocessor architecture and validation methodologies \n- Extensive experience in the area of validation of microprocessors, \n- Considerable experience in the validation of microprocessors at SOC level - core and uncore, pre & post-silicon  \n- Good expertise and knowledge in the area of RAS/MCA/error validation, ucode flows, memory/cache validation. \n- In-Depth knowledge of x86 assembly code and CPU architecture( Real/Protected/SMM) \n- Experienced In leading multi-site validation projects  \n Seeking a challenging position as a validation lead/contributor in the SOC verification environment leveraging my skills and experience in the microprocessor architecture and validation methodologies \n- Extensive experience in the area of validation of microprocessors, \n- Considerable experience in the validation of microprocessors at SOC level - core and uncore, pre & post-silicon  \n- Good expertise and knowledge in the area of RAS/MCA/error validation, ucode flows, memory/cache validation. \n- In-Depth knowledge of x86 assembly code and CPU architecture( Real/Protected/SMM) \n- Experienced In leading multi-site validation projects  \n Seeking a challenging position as a validation lead/contributor in the SOC verification environment leveraging my skills and experience in the microprocessor architecture and validation methodologies \n- Extensive experience in the area of validation of microprocessors, \n- Considerable experience in the validation of microprocessors at SOC level - core and uncore, pre & post-silicon  \n- Good expertise and knowledge in the area of RAS/MCA/error validation, ucode flows, memory/cache validation. \n- In-Depth knowledge of x86 assembly code and CPU architecture( Real/Protected/SMM) \n- Experienced In leading multi-site validation projects  \n Experience Sr Validation Engineer/Validation Lead Intel Corporation February 2007  \u2013  February 2015  (8 years 1 month) Santa Clara, CA \u2022\tRAS/MCA validation working group Lead: Overseeing RAS/Error validation execution across all subsystems, legacy validation at a different geographic site and system validation. Completed the validation with high quality with 10 engineers and delivering the feature for productization. \n\u2022\tClock/PLL validation lead: Validation of clk Global feature and bring up of PLL mixed signal validation environment. Delivered high quality environment for validation and robust CLK and PLL for first boot. \n\u2022\tResponsible for development of fault grading content and debugging of failing patterns to enable them on the tester for Product Release Qualification. Awarded the Divisional award for the Fault Grading work on this product. \n Senior Validation Engineer: Intel Corporation February 2003  \u2013  December 2007  (4 years 11 months) Santa Clara \u2022\tMember of the CPU Fullchip Microarchitecture Validation (uAV) team. Owned validation execution for several multi-cluster features, developed coverage monitors and test cases to hit the coverage holes. Worked across different geographic sites and helped validation team to meet the tapeout quality and schedule goals. \n\u2022\tPlayed a key role in bringing up a new Intel team in Germany with the validation methodology for the design of a graphic processor. Worked with the design automation team to get the validation environment up at multiple sites and chaired Validation Focus Group which addressed and dispositioned validation issues.  \n\u2022\tMember of the silicon debug team that took two products to release and high volume production. Contributed to the validation of silicon debug tools, trace generation, class program releases, PSMI worst casing through FRITS-through various steppings. \n Validation/Senior Validation Engineer Intel Corporation February 1990  \u2013  February 2003  (13 years 1 month) Santa Clara \u2022\tContributed to the pre/post silicon validation of micro processors covering various domains such as: Caches, bus cluster, floating point unit, microcode, execution unit, prefetcher logic, test access port, Virtualization/SMM. Resolved quality issues both in-house and reported by external customers. \n\u2022\tFor a year made a transition to Intel solution stack enabling group. Developed \"\u200b WEB site capacity and optimization\" class for the field engineers and reduced the training time from 3 weeks to 2.5 days and reduced the training cost by $450K. \n \n \n \n Scientist/Senior scientist Indian Space Research Organisation October 1982  \u2013  February 1987  (4 years 5 months) Bengaluru Area, India Quality assurance engineer for the telemetry and telecommand units of geo-stationery satellite. Sr Validation Engineer/Validation Lead Intel Corporation February 2007  \u2013  February 2015  (8 years 1 month) Santa Clara, CA \u2022\tRAS/MCA validation working group Lead: Overseeing RAS/Error validation execution across all subsystems, legacy validation at a different geographic site and system validation. Completed the validation with high quality with 10 engineers and delivering the feature for productization. \n\u2022\tClock/PLL validation lead: Validation of clk Global feature and bring up of PLL mixed signal validation environment. Delivered high quality environment for validation and robust CLK and PLL for first boot. \n\u2022\tResponsible for development of fault grading content and debugging of failing patterns to enable them on the tester for Product Release Qualification. Awarded the Divisional award for the Fault Grading work on this product. \n Sr Validation Engineer/Validation Lead Intel Corporation February 2007  \u2013  February 2015  (8 years 1 month) Santa Clara, CA \u2022\tRAS/MCA validation working group Lead: Overseeing RAS/Error validation execution across all subsystems, legacy validation at a different geographic site and system validation. Completed the validation with high quality with 10 engineers and delivering the feature for productization. \n\u2022\tClock/PLL validation lead: Validation of clk Global feature and bring up of PLL mixed signal validation environment. Delivered high quality environment for validation and robust CLK and PLL for first boot. \n\u2022\tResponsible for development of fault grading content and debugging of failing patterns to enable them on the tester for Product Release Qualification. Awarded the Divisional award for the Fault Grading work on this product. \n Senior Validation Engineer: Intel Corporation February 2003  \u2013  December 2007  (4 years 11 months) Santa Clara \u2022\tMember of the CPU Fullchip Microarchitecture Validation (uAV) team. Owned validation execution for several multi-cluster features, developed coverage monitors and test cases to hit the coverage holes. Worked across different geographic sites and helped validation team to meet the tapeout quality and schedule goals. \n\u2022\tPlayed a key role in bringing up a new Intel team in Germany with the validation methodology for the design of a graphic processor. Worked with the design automation team to get the validation environment up at multiple sites and chaired Validation Focus Group which addressed and dispositioned validation issues.  \n\u2022\tMember of the silicon debug team that took two products to release and high volume production. Contributed to the validation of silicon debug tools, trace generation, class program releases, PSMI worst casing through FRITS-through various steppings. \n Senior Validation Engineer: Intel Corporation February 2003  \u2013  December 2007  (4 years 11 months) Santa Clara \u2022\tMember of the CPU Fullchip Microarchitecture Validation (uAV) team. Owned validation execution for several multi-cluster features, developed coverage monitors and test cases to hit the coverage holes. Worked across different geographic sites and helped validation team to meet the tapeout quality and schedule goals. \n\u2022\tPlayed a key role in bringing up a new Intel team in Germany with the validation methodology for the design of a graphic processor. Worked with the design automation team to get the validation environment up at multiple sites and chaired Validation Focus Group which addressed and dispositioned validation issues.  \n\u2022\tMember of the silicon debug team that took two products to release and high volume production. Contributed to the validation of silicon debug tools, trace generation, class program releases, PSMI worst casing through FRITS-through various steppings. \n Validation/Senior Validation Engineer Intel Corporation February 1990  \u2013  February 2003  (13 years 1 month) Santa Clara \u2022\tContributed to the pre/post silicon validation of micro processors covering various domains such as: Caches, bus cluster, floating point unit, microcode, execution unit, prefetcher logic, test access port, Virtualization/SMM. Resolved quality issues both in-house and reported by external customers. \n\u2022\tFor a year made a transition to Intel solution stack enabling group. Developed \"\u200b WEB site capacity and optimization\" class for the field engineers and reduced the training time from 3 weeks to 2.5 days and reduced the training cost by $450K. \n \n \n \n Validation/Senior Validation Engineer Intel Corporation February 1990  \u2013  February 2003  (13 years 1 month) Santa Clara \u2022\tContributed to the pre/post silicon validation of micro processors covering various domains such as: Caches, bus cluster, floating point unit, microcode, execution unit, prefetcher logic, test access port, Virtualization/SMM. Resolved quality issues both in-house and reported by external customers. \n\u2022\tFor a year made a transition to Intel solution stack enabling group. Developed \"\u200b WEB site capacity and optimization\" class for the field engineers and reduced the training time from 3 weeks to 2.5 days and reduced the training cost by $450K. \n \n \n \n Scientist/Senior scientist Indian Space Research Organisation October 1982  \u2013  February 1987  (4 years 5 months) Bengaluru Area, India Quality assurance engineer for the telemetry and telecommand units of geo-stationery satellite. Scientist/Senior scientist Indian Space Research Organisation October 1982  \u2013  February 1987  (4 years 5 months) Bengaluru Area, India Quality assurance engineer for the telemetry and telecommand units of geo-stationery satellite. Skills Top Skills 4 Microprocessors 4 Testing 4 Debugging 3 SoC 2 Processors 1 Chip Validation 1 Semiconductors 1 IC 1 Verilog 0 Pre-silicon verification Harini also knows about... 0 CPU Architecture 0 x86 Assembly 0 debug 0 SOC 0 Test Plan development 0 Validation Complexity... Skills  Top Skills 4 Microprocessors 4 Testing 4 Debugging 3 SoC 2 Processors 1 Chip Validation 1 Semiconductors 1 IC 1 Verilog 0 Pre-silicon verification Harini also knows about... 0 CPU Architecture 0 x86 Assembly 0 debug 0 SOC 0 Test Plan development 0 Validation Complexity... Top Skills 4 Microprocessors 4 Testing 4 Debugging 3 SoC 2 Processors 1 Chip Validation 1 Semiconductors 1 IC 1 Verilog 0 Pre-silicon verification Harini also knows about... 0 CPU Architecture 0 x86 Assembly 0 debug 0 SOC 0 Test Plan development 0 Validation Complexity... Top Skills 4 Microprocessors 4 Testing 4 Debugging 3 SoC 2 Processors 1 Chip Validation 1 Semiconductors 1 IC 1 Verilog 0 Pre-silicon verification Harini also knows about... 0 CPU Architecture 0 x86 Assembly 0 debug 0 SOC 0 Test Plan development 0 Validation Complexity...                     0 CPU Architecture 0 x86 Assembly 0 debug 0 SOC 0 Test Plan development 0 Validation Complexity... Education San Jose State University Master's degree,  Electrical Engineering 1987  \u2013 1989 Published \u201cDesign of Multiprocessor system using TMS320C25 DSP processor for Real Time image processing\u201d  \n1989\tIEEE International Symposium on Circuits and Systems. Portland, Oregon May 1989 \n B. M. S. College of Engineering Bachelor's degree,  Electronics Engineering 1978  \u2013 1982 San Jose State University Master's degree,  Electrical Engineering 1987  \u2013 1989 Published \u201cDesign of Multiprocessor system using TMS320C25 DSP processor for Real Time image processing\u201d  \n1989\tIEEE International Symposium on Circuits and Systems. Portland, Oregon May 1989 \n San Jose State University Master's degree,  Electrical Engineering 1987  \u2013 1989 Published \u201cDesign of Multiprocessor system using TMS320C25 DSP processor for Real Time image processing\u201d  \n1989\tIEEE International Symposium on Circuits and Systems. Portland, Oregon May 1989 \n San Jose State University Master's degree,  Electrical Engineering 1987  \u2013 1989 Published \u201cDesign of Multiprocessor system using TMS320C25 DSP processor for Real Time image processing\u201d  \n1989\tIEEE International Symposium on Circuits and Systems. Portland, Oregon May 1989 \n B. M. S. College of Engineering Bachelor's degree,  Electronics Engineering 1978  \u2013 1982 B. M. S. College of Engineering Bachelor's degree,  Electronics Engineering 1978  \u2013 1982 B. M. S. College of Engineering Bachelor's degree,  Electronics Engineering 1978  \u2013 1982 ", "Summary I have spent many design cycles in pre-silicon verification on a variety of products: a high speed point to point coherent CPU interconnect, an image filtering pipeline for consumer devices, a control plane processor for a network processor, and Itanium and mobile platforms. On many of these projects I also played a key role in system bring up and post silicon debug. \n \nI have extensively used Specman and C/C++ for testbench development. I have working knowledge of Perl, Python, System Verilog and UVM methodologies. Summary I have spent many design cycles in pre-silicon verification on a variety of products: a high speed point to point coherent CPU interconnect, an image filtering pipeline for consumer devices, a control plane processor for a network processor, and Itanium and mobile platforms. On many of these projects I also played a key role in system bring up and post silicon debug. \n \nI have extensively used Specman and C/C++ for testbench development. I have working knowledge of Perl, Python, System Verilog and UVM methodologies. I have spent many design cycles in pre-silicon verification on a variety of products: a high speed point to point coherent CPU interconnect, an image filtering pipeline for consumer devices, a control plane processor for a network processor, and Itanium and mobile platforms. On many of these projects I also played a key role in system bring up and post silicon debug. \n \nI have extensively used Specman and C/C++ for testbench development. I have working knowledge of Perl, Python, System Verilog and UVM methodologies. I have spent many design cycles in pre-silicon verification on a variety of products: a high speed point to point coherent CPU interconnect, an image filtering pipeline for consumer devices, a control plane processor for a network processor, and Itanium and mobile platforms. On many of these projects I also played a key role in system bring up and post silicon debug. \n \nI have extensively used Specman and C/C++ for testbench development. I have working knowledge of Perl, Python, System Verilog and UVM methodologies. Experience Senior Verification Engineer NVIDIA June 2014  \u2013 Present (1 year 3 months) Santa Clara, CA Working on verification of a CPU complex for an SOC product using SystemVerilog and UVM.  Staff Validation Engineer Intel Corporation July 2005  \u2013  June 2014  (9 years) Santa Clara, CA Verification lead for high speed QPI physical layer interface on two ia32 based server products.  \no Evaluated microarchitectural feature changes and provided feedback on impact to validation complexity and risks.  \no Developed random testbenches and drove overall validation methodology. All work done using specman.  \no Led a team to create a testplan, estimate effort and develop a schedule, generate tests to cover functional areas, and complete verification via functional coverage convergence. \no Helped bring up and debugged issues in emulation, cosim, and mixed signal environments. \no Worked on post silicon debug to root cause and develop fixes for problems. Staff Validation Engineer Intel Corporation October 2003  \u2013  July 2005  (1 year 10 months) Santa Clara, CA Drove verification of an algorithmic display pipeline. Responsible for general methodology. Wrote generic testbench that was reused by other engineers in Specman \u2018E\u2019 language. Testbench interfaced to a C reference model for data checking. Responsible for verification of several algorithmic blocks. Senior Validation Engineer Intel Corporation October 2000  \u2013  October 2003  (3 years 1 month) Santa Clara, CA Member of pre silicon verification team for a network processor. Validated main data plane processing element, chassis, and other algorithmic blocks at full chip. Principle player in post silicon debug responsible for debug of complex issues sourced by internal validation teams. Senior Validation Engineer Intel Corporation April 1996  \u2013  October 2000  (4 years 7 months) Santa Clara, CA Responsible for the pre silicon validation of the Itanium\uf0e4 processor platform. Developed a plug and play cosimulation environment supporting multiple CPUs, a 460GX chipset, interrupt controllers, south bridge, and PCI device models. Model was used to verify proper component behavior in an actual system setting. Prototyped cosimulation integration, regression, simulation, and debug methodologies. Senior Validation Engineer Intel Corporation July 1991  \u2013  April 1996  (4 years 10 months) Santa Clara,CA Responsible for the system level validation of advanced microprocessors and chipsets for the mobile market. Devised and implemented tests, analyzed failures and worked with design engineers to root cause failures. Developed optimum board level workarounds for failures encountered. Reproduced and analyzed customer reported failures. Performed reviews of customer board designs. Summer Intern Hercules Research Center June 1987  \u2013  September 1990  (3 years 4 months) Wilmington, DE Developed hardware and software for a film tester to measure the gas permeability of the film. Senior Verification Engineer NVIDIA June 2014  \u2013 Present (1 year 3 months) Santa Clara, CA Working on verification of a CPU complex for an SOC product using SystemVerilog and UVM.  Senior Verification Engineer NVIDIA June 2014  \u2013 Present (1 year 3 months) Santa Clara, CA Working on verification of a CPU complex for an SOC product using SystemVerilog and UVM.  Staff Validation Engineer Intel Corporation July 2005  \u2013  June 2014  (9 years) Santa Clara, CA Verification lead for high speed QPI physical layer interface on two ia32 based server products.  \no Evaluated microarchitectural feature changes and provided feedback on impact to validation complexity and risks.  \no Developed random testbenches and drove overall validation methodology. All work done using specman.  \no Led a team to create a testplan, estimate effort and develop a schedule, generate tests to cover functional areas, and complete verification via functional coverage convergence. \no Helped bring up and debugged issues in emulation, cosim, and mixed signal environments. \no Worked on post silicon debug to root cause and develop fixes for problems. Staff Validation Engineer Intel Corporation July 2005  \u2013  June 2014  (9 years) Santa Clara, CA Verification lead for high speed QPI physical layer interface on two ia32 based server products.  \no Evaluated microarchitectural feature changes and provided feedback on impact to validation complexity and risks.  \no Developed random testbenches and drove overall validation methodology. All work done using specman.  \no Led a team to create a testplan, estimate effort and develop a schedule, generate tests to cover functional areas, and complete verification via functional coverage convergence. \no Helped bring up and debugged issues in emulation, cosim, and mixed signal environments. \no Worked on post silicon debug to root cause and develop fixes for problems. Staff Validation Engineer Intel Corporation October 2003  \u2013  July 2005  (1 year 10 months) Santa Clara, CA Drove verification of an algorithmic display pipeline. Responsible for general methodology. Wrote generic testbench that was reused by other engineers in Specman \u2018E\u2019 language. Testbench interfaced to a C reference model for data checking. Responsible for verification of several algorithmic blocks. Staff Validation Engineer Intel Corporation October 2003  \u2013  July 2005  (1 year 10 months) Santa Clara, CA Drove verification of an algorithmic display pipeline. Responsible for general methodology. Wrote generic testbench that was reused by other engineers in Specman \u2018E\u2019 language. Testbench interfaced to a C reference model for data checking. Responsible for verification of several algorithmic blocks. Senior Validation Engineer Intel Corporation October 2000  \u2013  October 2003  (3 years 1 month) Santa Clara, CA Member of pre silicon verification team for a network processor. Validated main data plane processing element, chassis, and other algorithmic blocks at full chip. Principle player in post silicon debug responsible for debug of complex issues sourced by internal validation teams. Senior Validation Engineer Intel Corporation October 2000  \u2013  October 2003  (3 years 1 month) Santa Clara, CA Member of pre silicon verification team for a network processor. Validated main data plane processing element, chassis, and other algorithmic blocks at full chip. Principle player in post silicon debug responsible for debug of complex issues sourced by internal validation teams. Senior Validation Engineer Intel Corporation April 1996  \u2013  October 2000  (4 years 7 months) Santa Clara, CA Responsible for the pre silicon validation of the Itanium\uf0e4 processor platform. Developed a plug and play cosimulation environment supporting multiple CPUs, a 460GX chipset, interrupt controllers, south bridge, and PCI device models. Model was used to verify proper component behavior in an actual system setting. Prototyped cosimulation integration, regression, simulation, and debug methodologies. Senior Validation Engineer Intel Corporation April 1996  \u2013  October 2000  (4 years 7 months) Santa Clara, CA Responsible for the pre silicon validation of the Itanium\uf0e4 processor platform. Developed a plug and play cosimulation environment supporting multiple CPUs, a 460GX chipset, interrupt controllers, south bridge, and PCI device models. Model was used to verify proper component behavior in an actual system setting. Prototyped cosimulation integration, regression, simulation, and debug methodologies. Senior Validation Engineer Intel Corporation July 1991  \u2013  April 1996  (4 years 10 months) Santa Clara,CA Responsible for the system level validation of advanced microprocessors and chipsets for the mobile market. Devised and implemented tests, analyzed failures and worked with design engineers to root cause failures. Developed optimum board level workarounds for failures encountered. Reproduced and analyzed customer reported failures. Performed reviews of customer board designs. Senior Validation Engineer Intel Corporation July 1991  \u2013  April 1996  (4 years 10 months) Santa Clara,CA Responsible for the system level validation of advanced microprocessors and chipsets for the mobile market. Devised and implemented tests, analyzed failures and worked with design engineers to root cause failures. Developed optimum board level workarounds for failures encountered. Reproduced and analyzed customer reported failures. Performed reviews of customer board designs. Summer Intern Hercules Research Center June 1987  \u2013  September 1990  (3 years 4 months) Wilmington, DE Developed hardware and software for a film tester to measure the gas permeability of the film. Summer Intern Hercules Research Center June 1987  \u2013  September 1990  (3 years 4 months) Wilmington, DE Developed hardware and software for a film tester to measure the gas permeability of the film. Skills Top Skills 29 Debugging 21 Functional Verification 16 ASIC 15 SoC 14 Semiconductors 9 Simulations 8 Perl 7 RTL design 6 Processors 6 SystemVerilog Randy also knows about... 5 VLSI 5 Verilog 3 Computer Architecture 3 Specman 2 IC 2 Logic Design 2 Software Development 2 Validation 2 C 1 Embedded Systems 1 Linux 1 Microarchitecture 1 RTL Design 0 FPGA Skills  Top Skills 29 Debugging 21 Functional Verification 16 ASIC 15 SoC 14 Semiconductors 9 Simulations 8 Perl 7 RTL design 6 Processors 6 SystemVerilog Randy also knows about... 5 VLSI 5 Verilog 3 Computer Architecture 3 Specman 2 IC 2 Logic Design 2 Software Development 2 Validation 2 C 1 Embedded Systems 1 Linux 1 Microarchitecture 1 RTL Design 0 FPGA Top Skills 29 Debugging 21 Functional Verification 16 ASIC 15 SoC 14 Semiconductors 9 Simulations 8 Perl 7 RTL design 6 Processors 6 SystemVerilog Randy also knows about... 5 VLSI 5 Verilog 3 Computer Architecture 3 Specman 2 IC 2 Logic Design 2 Software Development 2 Validation 2 C 1 Embedded Systems 1 Linux 1 Microarchitecture 1 RTL Design 0 FPGA Top Skills 29 Debugging 21 Functional Verification 16 ASIC 15 SoC 14 Semiconductors 9 Simulations 8 Perl 7 RTL design 6 Processors 6 SystemVerilog Randy also knows about... 5 VLSI 5 Verilog 3 Computer Architecture 3 Specman 2 IC 2 Logic Design 2 Software Development 2 Validation 2 C 1 Embedded Systems 1 Linux 1 Microarchitecture 1 RTL Design 0 FPGA                     5 VLSI 5 Verilog 3 Computer Architecture 3 Specman 2 IC 2 Logic Design 2 Software Development 2 Validation 2 C 1 Embedded Systems 1 Linux 1 Microarchitecture 1 RTL Design 0 FPGA Education Stanford University MSEE,  Electrical Engineering 1989  \u2013 1991 Activities and Societies:\u00a0 No Connection Ultimate Frisbee Team (Open) 1 honor or award NSF Graduate Research Fellow View University of Delaware BSEE,  Electrical Engineering 1985  \u2013 1989 Christiana High School Stanford University MSEE,  Electrical Engineering 1989  \u2013 1991 Activities and Societies:\u00a0 No Connection Ultimate Frisbee Team (Open) 1 honor or award NSF Graduate Research Fellow View Stanford University MSEE,  Electrical Engineering 1989  \u2013 1991 Activities and Societies:\u00a0 No Connection Ultimate Frisbee Team (Open) 1 honor or award NSF Graduate Research Fellow View Stanford University MSEE,  Electrical Engineering 1989  \u2013 1991 Activities and Societies:\u00a0 No Connection Ultimate Frisbee Team (Open) 1 honor or award NSF Graduate Research Fellow View University of Delaware BSEE,  Electrical Engineering 1985  \u2013 1989 University of Delaware BSEE,  Electrical Engineering 1985  \u2013 1989 University of Delaware BSEE,  Electrical Engineering 1985  \u2013 1989 Christiana High School Christiana High School Christiana High School Honors & Awards NSF Graduate Research Fellow National Science Foundation September 1989 NSF Graduate Research Fellow National Science Foundation September 1989 NSF Graduate Research Fellow National Science Foundation September 1989 NSF Graduate Research Fellow National Science Foundation September 1989 ", "Experience Senior Validation Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Singapore Senior Engineer ST-Ericsson January 2009  \u2013  August 2013  (4 years 8 months) System validation of combo chips in wireless connectivity. Progression from previous role in validation of bluetooth chips to include other wireless IPs like FM, GPS, etc. (Open) 1 recommendation Smirani Kais NFC Verification and Validation engineer chez STMicroelectronics I worked on different Connectivity projects (BT, BT+FM, BT+FM+GPS, WLAN) with Avinash.\nDuring all these years, I was impressed by the facilities that Avinash had to quickly enter and understand the new environments.\nFor tools development /... View Lead Engineer Philips Semiconductors August 2005  \u2013  December 2008  (3 years 5 months) Primary focus on Bluetooth System Validation. (Both controller and host). Briefly developed Bluetooth over Ultrawideband. NXP was later acquired by ST Microelectronics and then merged with Ericsson to become ST-Ericsson (Present Job). (Open) 1 recommendation Jose Caron Senior Validation Engineer I had the opportunity to manage Avinash during more than 3 years as I was leading the full System Validation in France while he was leading part of Execution in Singapore.\nWe made a great job together despite we were not on same site and I could... View Engineer Philips July 2003  \u2013  August 2005  (2 years 2 months) Developed 'Write Strategy' algorithms for Philips A/V DVD Recorders. Senior Validation Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Singapore Senior Validation Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Singapore Senior Engineer ST-Ericsson January 2009  \u2013  August 2013  (4 years 8 months) System validation of combo chips in wireless connectivity. Progression from previous role in validation of bluetooth chips to include other wireless IPs like FM, GPS, etc. (Open) 1 recommendation Smirani Kais NFC Verification and Validation engineer chez STMicroelectronics I worked on different Connectivity projects (BT, BT+FM, BT+FM+GPS, WLAN) with Avinash.\nDuring all these years, I was impressed by the facilities that Avinash had to quickly enter and understand the new environments.\nFor tools development /... View Senior Engineer ST-Ericsson January 2009  \u2013  August 2013  (4 years 8 months) System validation of combo chips in wireless connectivity. Progression from previous role in validation of bluetooth chips to include other wireless IPs like FM, GPS, etc. (Open) 1 recommendation Smirani Kais NFC Verification and Validation engineer chez STMicroelectronics I worked on different Connectivity projects (BT, BT+FM, BT+FM+GPS, WLAN) with Avinash.\nDuring all these years, I was impressed by the facilities that Avinash had to quickly enter and understand the new environments.\nFor tools development /... View Lead Engineer Philips Semiconductors August 2005  \u2013  December 2008  (3 years 5 months) Primary focus on Bluetooth System Validation. (Both controller and host). Briefly developed Bluetooth over Ultrawideband. NXP was later acquired by ST Microelectronics and then merged with Ericsson to become ST-Ericsson (Present Job). (Open) 1 recommendation Jose Caron Senior Validation Engineer I had the opportunity to manage Avinash during more than 3 years as I was leading the full System Validation in France while he was leading part of Execution in Singapore.\nWe made a great job together despite we were not on same site and I could... View Lead Engineer Philips Semiconductors August 2005  \u2013  December 2008  (3 years 5 months) Primary focus on Bluetooth System Validation. (Both controller and host). Briefly developed Bluetooth over Ultrawideband. NXP was later acquired by ST Microelectronics and then merged with Ericsson to become ST-Ericsson (Present Job). (Open) 1 recommendation Jose Caron Senior Validation Engineer I had the opportunity to manage Avinash during more than 3 years as I was leading the full System Validation in France while he was leading part of Execution in Singapore.\nWe made a great job together despite we were not on same site and I could... View Engineer Philips July 2003  \u2013  August 2005  (2 years 2 months) Developed 'Write Strategy' algorithms for Philips A/V DVD Recorders. Engineer Philips July 2003  \u2013  August 2005  (2 years 2 months) Developed 'Write Strategy' algorithms for Philips A/V DVD Recorders. Skills Top Skills 16 Bluetooth 11 IC 11 Wireless 7 Embedded Systems 5 Microelectronics 4 SoC 4 ASIC 3 Algorithms 3 Embedded Software 3 Debugging Avinash also knows about... 3 Firmware 3 Semiconductors 2 Digital Signal... 2 Electronics 2 Device Drivers 2 RTOS Skills  Top Skills 16 Bluetooth 11 IC 11 Wireless 7 Embedded Systems 5 Microelectronics 4 SoC 4 ASIC 3 Algorithms 3 Embedded Software 3 Debugging Avinash also knows about... 3 Firmware 3 Semiconductors 2 Digital Signal... 2 Electronics 2 Device Drivers 2 RTOS Top Skills 16 Bluetooth 11 IC 11 Wireless 7 Embedded Systems 5 Microelectronics 4 SoC 4 ASIC 3 Algorithms 3 Embedded Software 3 Debugging Avinash also knows about... 3 Firmware 3 Semiconductors 2 Digital Signal... 2 Electronics 2 Device Drivers 2 RTOS Top Skills 16 Bluetooth 11 IC 11 Wireless 7 Embedded Systems 5 Microelectronics 4 SoC 4 ASIC 3 Algorithms 3 Embedded Software 3 Debugging Avinash also knows about... 3 Firmware 3 Semiconductors 2 Digital Signal... 2 Electronics 2 Device Drivers 2 RTOS                     3 Firmware 3 Semiconductors 2 Digital Signal... 2 Electronics 2 Device Drivers 2 RTOS Education Nanyang Technological University M.Sc,  Signal Processing 2004  \u2013 2007 Independent Study Module in Ultrawideband technology and its applications. Nanyang Technological University B.Eng,  EEE 1999  \u2013 2003 Kendriya Vidyalaya Class 12 (A-Levels),  Science 1992  \u2013 1999 Nanyang Technological University M.Sc,  Signal Processing 2004  \u2013 2007 Independent Study Module in Ultrawideband technology and its applications. Nanyang Technological University M.Sc,  Signal Processing 2004  \u2013 2007 Independent Study Module in Ultrawideband technology and its applications. Nanyang Technological University M.Sc,  Signal Processing 2004  \u2013 2007 Independent Study Module in Ultrawideband technology and its applications. Nanyang Technological University B.Eng,  EEE 1999  \u2013 2003 Nanyang Technological University B.Eng,  EEE 1999  \u2013 2003 Nanyang Technological University B.Eng,  EEE 1999  \u2013 2003 Kendriya Vidyalaya Class 12 (A-Levels),  Science 1992  \u2013 1999 Kendriya Vidyalaya Class 12 (A-Levels),  Science 1992  \u2013 1999 Kendriya Vidyalaya Class 12 (A-Levels),  Science 1992  \u2013 1999 ", "Experience Senior Validation Engineer Intel Corporation System Integrator Intel Corporation 1996  \u2013  2012  (16 years) Senior Validation Engineer Intel Corporation Senior Validation Engineer Intel Corporation System Integrator Intel Corporation 1996  \u2013  2012  (16 years) System Integrator Intel Corporation 1996  \u2013  2012  (16 years) Skills Skills     Education University of California, Davis BS,  Electrical Engineering 1993  \u2013 1996 University of California, Davis BS,  Electrical Engineering 1993  \u2013 1996 University of California, Davis BS,  Electrical Engineering 1993  \u2013 1996 University of California, Davis BS,  Electrical Engineering 1993  \u2013 1996 ", "Experience Senior Validation Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Duisburg Area, Germany Validation Engineer Infineon Technologies December 2009  \u2013  November 2011  (2 years) SW Quality Engineer Option 2007  \u2013  2008  (1 year) R&D Engineer BenQ March 2006  \u2013  December 2006  (10 months) Senior Validation Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Duisburg Area, Germany Senior Validation Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Duisburg Area, Germany Validation Engineer Infineon Technologies December 2009  \u2013  November 2011  (2 years) Validation Engineer Infineon Technologies December 2009  \u2013  November 2011  (2 years) SW Quality Engineer Option 2007  \u2013  2008  (1 year) SW Quality Engineer Option 2007  \u2013  2008  (1 year) R&D Engineer BenQ March 2006  \u2013  December 2006  (10 months) R&D Engineer BenQ March 2006  \u2013  December 2006  (10 months) Skills Skills     Education Rigas Tehniska Universitate 1974  \u2013 1979 1st Gymnasium Rigas Tehniska Universitate 1974  \u2013 1979 Rigas Tehniska Universitate 1974  \u2013 1979 Rigas Tehniska Universitate 1974  \u2013 1979 1st Gymnasium 1st Gymnasium 1st Gymnasium ", "Summary When asking a college graduate, people would like to see how much he knows. But for a veteran, they would like to find out how much he does not know. \n \nI started my career as a hardware engineer, by curiousity I switched to software to learn structure design and analysis, get involved into video compression and semiconductor. Since working with customer is interesting, I get into technical support and business development. Now, I would explore my weakness, networks. I believe the future in technology is the marriage between video, networks and wireless. But how to know all three is a challenge. I am still exploring... \n \nWhen an engineer has neither curiousity nor desired to explore, he becomes a robot. Specialties:MPEG, Video Compression, Real-Time OS, Linux, Low Level I/O, Self-Diagnostics, Structured Analysis and Object-Oriented Design techniques. \n \nMinor in Arts and Photography. Summary When asking a college graduate, people would like to see how much he knows. But for a veteran, they would like to find out how much he does not know. \n \nI started my career as a hardware engineer, by curiousity I switched to software to learn structure design and analysis, get involved into video compression and semiconductor. Since working with customer is interesting, I get into technical support and business development. Now, I would explore my weakness, networks. I believe the future in technology is the marriage between video, networks and wireless. But how to know all three is a challenge. I am still exploring... \n \nWhen an engineer has neither curiousity nor desired to explore, he becomes a robot. Specialties:MPEG, Video Compression, Real-Time OS, Linux, Low Level I/O, Self-Diagnostics, Structured Analysis and Object-Oriented Design techniques. \n \nMinor in Arts and Photography. When asking a college graduate, people would like to see how much he knows. But for a veteran, they would like to find out how much he does not know. \n \nI started my career as a hardware engineer, by curiousity I switched to software to learn structure design and analysis, get involved into video compression and semiconductor. Since working with customer is interesting, I get into technical support and business development. Now, I would explore my weakness, networks. I believe the future in technology is the marriage between video, networks and wireless. But how to know all three is a challenge. I am still exploring... \n \nWhen an engineer has neither curiousity nor desired to explore, he becomes a robot. Specialties:MPEG, Video Compression, Real-Time OS, Linux, Low Level I/O, Self-Diagnostics, Structured Analysis and Object-Oriented Design techniques. \n \nMinor in Arts and Photography. When asking a college graduate, people would like to see how much he knows. But for a veteran, they would like to find out how much he does not know. \n \nI started my career as a hardware engineer, by curiousity I switched to software to learn structure design and analysis, get involved into video compression and semiconductor. Since working with customer is interesting, I get into technical support and business development. Now, I would explore my weakness, networks. I believe the future in technology is the marriage between video, networks and wireless. But how to know all three is a challenge. I am still exploring... \n \nWhen an engineer has neither curiousity nor desired to explore, he becomes a robot. Specialties:MPEG, Video Compression, Real-Time OS, Linux, Low Level I/O, Self-Diagnostics, Structured Analysis and Object-Oriented Design techniques. \n \nMinor in Arts and Photography. Experience Senior Validation Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Santa Clara Senior Staff Engineer RGB Networks October 2005  \u2013  June 2012  (6 years 9 months) I join to learn networks and to follow the yellow brick road... Application Manager Ultraweb July 2003  \u2013  2005  (2 years) I wrote technical articles, application notes and reference designs to promote network camera using MPEG. Work with design team and customers (mostly foreign government officials) to support their application and system level needs. \n \nThose officials gave me experience that most engineers will never dealt with and never been taught in school. It's a real life of wheeling and dealing. \n \nDuring this time, I create my own e-store \"www.ethreeweb.com\" turns miniature arts (my hobby) into products, using engineering know-how with business common sense. The generated profit donates to our school to help our children education. I'm doing everything from A-Z, from taking picture, photoshop touch-up, web design/layout, marketing, acquired business license, brochure, write perl script to search and select school, inventory, shipping and receiving. I did it by myself with the help of my life partner. Senior Technical Staff Vweb Corporation June 2000  \u2013  June 2003  (3 years 1 month) Manage firmware activities for MPEG-2/4 encoder and decoder. \n \nI am responsible for bringing up program stream and transport stream on embedded board. Then, I got promoted to director to oversee the firmware integration and VW2010 chip tape-out. During the 3-year term, I constantly spent 70+ hours work week. Until one day I came home early (about 8 pm), my 3-year boy looked at me as a stranger in his bedroom and asked \"Mama, who is that man?\". Firmware Manager C-cube Microsystems June 1995  \u2013  June 2000  (5 years 1 month) Manage firmware for the DVx encoder product line. Served as a liaison between engineering department, quality assurance, manufacturing department and technical support. Started project from conceptual design with 5-person work group and grow into a division of 100+ engineers with silicon solutions for the DVD, DVR, digital video distribution and production markets. Senior Validation Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Santa Clara Senior Validation Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Santa Clara Senior Staff Engineer RGB Networks October 2005  \u2013  June 2012  (6 years 9 months) I join to learn networks and to follow the yellow brick road... Senior Staff Engineer RGB Networks October 2005  \u2013  June 2012  (6 years 9 months) I join to learn networks and to follow the yellow brick road... Application Manager Ultraweb July 2003  \u2013  2005  (2 years) I wrote technical articles, application notes and reference designs to promote network camera using MPEG. Work with design team and customers (mostly foreign government officials) to support their application and system level needs. \n \nThose officials gave me experience that most engineers will never dealt with and never been taught in school. It's a real life of wheeling and dealing. \n \nDuring this time, I create my own e-store \"www.ethreeweb.com\" turns miniature arts (my hobby) into products, using engineering know-how with business common sense. The generated profit donates to our school to help our children education. I'm doing everything from A-Z, from taking picture, photoshop touch-up, web design/layout, marketing, acquired business license, brochure, write perl script to search and select school, inventory, shipping and receiving. I did it by myself with the help of my life partner. Application Manager Ultraweb July 2003  \u2013  2005  (2 years) I wrote technical articles, application notes and reference designs to promote network camera using MPEG. Work with design team and customers (mostly foreign government officials) to support their application and system level needs. \n \nThose officials gave me experience that most engineers will never dealt with and never been taught in school. It's a real life of wheeling and dealing. \n \nDuring this time, I create my own e-store \"www.ethreeweb.com\" turns miniature arts (my hobby) into products, using engineering know-how with business common sense. The generated profit donates to our school to help our children education. I'm doing everything from A-Z, from taking picture, photoshop touch-up, web design/layout, marketing, acquired business license, brochure, write perl script to search and select school, inventory, shipping and receiving. I did it by myself with the help of my life partner. Senior Technical Staff Vweb Corporation June 2000  \u2013  June 2003  (3 years 1 month) Manage firmware activities for MPEG-2/4 encoder and decoder. \n \nI am responsible for bringing up program stream and transport stream on embedded board. Then, I got promoted to director to oversee the firmware integration and VW2010 chip tape-out. During the 3-year term, I constantly spent 70+ hours work week. Until one day I came home early (about 8 pm), my 3-year boy looked at me as a stranger in his bedroom and asked \"Mama, who is that man?\". Senior Technical Staff Vweb Corporation June 2000  \u2013  June 2003  (3 years 1 month) Manage firmware activities for MPEG-2/4 encoder and decoder. \n \nI am responsible for bringing up program stream and transport stream on embedded board. Then, I got promoted to director to oversee the firmware integration and VW2010 chip tape-out. During the 3-year term, I constantly spent 70+ hours work week. Until one day I came home early (about 8 pm), my 3-year boy looked at me as a stranger in his bedroom and asked \"Mama, who is that man?\". Firmware Manager C-cube Microsystems June 1995  \u2013  June 2000  (5 years 1 month) Manage firmware for the DVx encoder product line. Served as a liaison between engineering department, quality assurance, manufacturing department and technical support. Started project from conceptual design with 5-person work group and grow into a division of 100+ engineers with silicon solutions for the DVD, DVR, digital video distribution and production markets. Firmware Manager C-cube Microsystems June 1995  \u2013  June 2000  (5 years 1 month) Manage firmware for the DVx encoder product line. Served as a liaison between engineering department, quality assurance, manufacturing department and technical support. Started project from conceptual design with 5-person work group and grow into a division of 100+ engineers with silicon solutions for the DVD, DVR, digital video distribution and production markets. Skills Skills     Education Georgia Institute of Technology Bachelor,  Electrical Engineering 1976  \u2013 1980 Georgia Institute of Technology Bachelor,  Electrical Engineering 1976  \u2013 1980 Georgia Institute of Technology Bachelor,  Electrical Engineering 1976  \u2013 1980 Georgia Institute of Technology Bachelor,  Electrical Engineering 1976  \u2013 1980 ", "Experience Senior Validation Engineer Intel Corporation July 2001  \u2013 Present (14 years 2 months) Austin, Texas Area Debug logic failures from daily core and multiprocessor regression to the line. Senior Validation Engineer Intel Corporation July 2001  \u2013 Present (14 years 2 months) Austin, Texas Area Debug logic failures from daily core and multiprocessor regression to the line. Senior Validation Engineer Intel Corporation July 2001  \u2013 Present (14 years 2 months) Austin, Texas Area Debug logic failures from daily core and multiprocessor regression to the line. Languages Chinese Chinese Chinese Skills Top Skills 4 Debugging 3 Computer Architecture 1 Verilog 1 Functional Verification 0 x86 Assembly Mike also knows about... 0 Perl 0 Logic Design 0 Hardware Verification 0 Validation 0 Multithreading 0 Multiprocessing 0 C 0 C++ 0 Assembly 0 CISC 0 CPU Design 0 Computer Hardware 0 Hardware Design 0 CPU microarchitecture Skills  Top Skills 4 Debugging 3 Computer Architecture 1 Verilog 1 Functional Verification 0 x86 Assembly Mike also knows about... 0 Perl 0 Logic Design 0 Hardware Verification 0 Validation 0 Multithreading 0 Multiprocessing 0 C 0 C++ 0 Assembly 0 CISC 0 CPU Design 0 Computer Hardware 0 Hardware Design 0 CPU microarchitecture Top Skills 4 Debugging 3 Computer Architecture 1 Verilog 1 Functional Verification 0 x86 Assembly Mike also knows about... 0 Perl 0 Logic Design 0 Hardware Verification 0 Validation 0 Multithreading 0 Multiprocessing 0 C 0 C++ 0 Assembly 0 CISC 0 CPU Design 0 Computer Hardware 0 Hardware Design 0 CPU microarchitecture Top Skills 4 Debugging 3 Computer Architecture 1 Verilog 1 Functional Verification 0 x86 Assembly Mike also knows about... 0 Perl 0 Logic Design 0 Hardware Verification 0 Validation 0 Multithreading 0 Multiprocessing 0 C 0 C++ 0 Assembly 0 CISC 0 CPU Design 0 Computer Hardware 0 Hardware Design 0 CPU microarchitecture           0 Perl 0 Logic Design 0 Hardware Verification 0 Validation 0 Multithreading 0 Multiprocessing 0 C 0 C++ 0 Assembly 0 CISC 0 CPU Design 0 Computer Hardware 0 Hardware Design 0 CPU microarchitecture Education University of Wisconsin-Madison M Sc,  Computer Engineering 2000  \u2013 2001 University of Wisconsin-Madison B Sc,  Computer Engineering 1996  \u2013 2000 University of Wisconsin-Madison M Sc,  Computer Engineering 2000  \u2013 2001 University of Wisconsin-Madison M Sc,  Computer Engineering 2000  \u2013 2001 University of Wisconsin-Madison M Sc,  Computer Engineering 2000  \u2013 2001 University of Wisconsin-Madison B Sc,  Computer Engineering 1996  \u2013 2000 University of Wisconsin-Madison B Sc,  Computer Engineering 1996  \u2013 2000 University of Wisconsin-Madison B Sc,  Computer Engineering 1996  \u2013 2000 ", "Experience Senior Validation Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Bangalore Sr Design Engineer AMD September 2009  \u2013  May 2013  (3 years 9 months) SOC (Open) 1 recommendation Nilesh B Patel Sr Verification Engineer - ASIC Even though I have not worked directly with Rahul, I found him a good team player and he has very good problem solving skills. He has ability to complete all the tasks within time.\nI wish Rahul all the best for future endeavour. View Design Engineer ARM April 2007  \u2013  August 2009  (2 years 5 months) IP/SOC Design Engineer Freescale Semiconductor March 2005  \u2013  March 2007  (2 years 1 month) Worked on SOC Verification Engineer Creative Solutions Pvt Ltd., New Delhi October 2004  \u2013  February 2005  (5 months) Senior Validation Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Bangalore Senior Validation Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Bangalore Sr Design Engineer AMD September 2009  \u2013  May 2013  (3 years 9 months) SOC (Open) 1 recommendation Nilesh B Patel Sr Verification Engineer - ASIC Even though I have not worked directly with Rahul, I found him a good team player and he has very good problem solving skills. He has ability to complete all the tasks within time.\nI wish Rahul all the best for future endeavour. View Sr Design Engineer AMD September 2009  \u2013  May 2013  (3 years 9 months) SOC (Open) 1 recommendation Nilesh B Patel Sr Verification Engineer - ASIC Even though I have not worked directly with Rahul, I found him a good team player and he has very good problem solving skills. He has ability to complete all the tasks within time.\nI wish Rahul all the best for future endeavour. View Design Engineer ARM April 2007  \u2013  August 2009  (2 years 5 months) IP/SOC Design Engineer ARM April 2007  \u2013  August 2009  (2 years 5 months) IP/SOC Design Engineer Freescale Semiconductor March 2005  \u2013  March 2007  (2 years 1 month) Worked on SOC Verification Design Engineer Freescale Semiconductor March 2005  \u2013  March 2007  (2 years 1 month) Worked on SOC Verification Engineer Creative Solutions Pvt Ltd., New Delhi October 2004  \u2013  February 2005  (5 months) Engineer Creative Solutions Pvt Ltd., New Delhi October 2004  \u2013  February 2005  (5 months) Skills 15 SoC 10 SystemVerilog 10 VLSI 7 Functional Verification 7 Verilog 5 ASIC Skills  15 SoC 10 SystemVerilog 10 VLSI 7 Functional Verification 7 Verilog 5 ASIC 15 SoC 10 SystemVerilog 10 VLSI 7 Functional Verification 7 Verilog 5 ASIC 15 SoC 10 SystemVerilog 10 VLSI 7 Functional Verification 7 Verilog 5 ASIC             Education K I E T B E,  Electronics and Communication 1998  \u2013 2002 tagore public school K I E T B E,  Electronics and Communication 1998  \u2013 2002 K I E T B E,  Electronics and Communication 1998  \u2013 2002 K I E T B E,  Electronics and Communication 1998  \u2013 2002 tagore public school tagore public school tagore public school ", "Summary Haswell Chip Edit View On SlideShare Bradley A2ODSA Edit Summary Haswell Chip Edit View On SlideShare Bradley A2ODSA Edit   Haswell Chip Edit View On SlideShare Bradley A2ODSA Edit Haswell Chip Edit View On SlideShare Bradley A2ODSA Edit Haswell Chip Edit View On SlideShare Haswell Chip  Haswell Chip  Bradley A2ODSA Edit Bradley A2ODSA  Bradley A2ODSA  Skills Top Skills 45 Embedded Systems 39 Testing 33 Firmware 24 C 24 C++ 20 Embedded Software 18 Device Drivers 13 Software Engineering 12 Visual C++ 9 Project Management Robert also knows about... 9 Simulations 9 Debugging 8 RS232 7 Visual Basic 7 Assembly Language 7 Multithreading 6 Motor Control 6 Product Development 6 ARM 5 Technical Writing 5 Hardware 5 RTOS 5 Operating Systems 4 GUI 4 Analog 4 QNX 4 Embedded Linux 4 Programming 3 Digital & Analog I/O 3 Automation 3 Microcontrollers 2 New Product Development 2 Research & Development 2 Full Life Cycle... 2 Customer Product... 1 Real Time 1 RTOS Development 1 Unix 1 Software Development 1 Algorithms 1 Systems Design 0 Engineering See 17+ \u00a0 \u00a0 See less Skills  Top Skills 45 Embedded Systems 39 Testing 33 Firmware 24 C 24 C++ 20 Embedded Software 18 Device Drivers 13 Software Engineering 12 Visual C++ 9 Project Management Robert also knows about... 9 Simulations 9 Debugging 8 RS232 7 Visual Basic 7 Assembly Language 7 Multithreading 6 Motor Control 6 Product Development 6 ARM 5 Technical Writing 5 Hardware 5 RTOS 5 Operating Systems 4 GUI 4 Analog 4 QNX 4 Embedded Linux 4 Programming 3 Digital & Analog I/O 3 Automation 3 Microcontrollers 2 New Product Development 2 Research & Development 2 Full Life Cycle... 2 Customer Product... 1 Real Time 1 RTOS Development 1 Unix 1 Software Development 1 Algorithms 1 Systems Design 0 Engineering See 17+ \u00a0 \u00a0 See less Top Skills 45 Embedded Systems 39 Testing 33 Firmware 24 C 24 C++ 20 Embedded Software 18 Device Drivers 13 Software Engineering 12 Visual C++ 9 Project Management Robert also knows about... 9 Simulations 9 Debugging 8 RS232 7 Visual Basic 7 Assembly Language 7 Multithreading 6 Motor Control 6 Product Development 6 ARM 5 Technical Writing 5 Hardware 5 RTOS 5 Operating Systems 4 GUI 4 Analog 4 QNX 4 Embedded Linux 4 Programming 3 Digital & Analog I/O 3 Automation 3 Microcontrollers 2 New Product Development 2 Research & Development 2 Full Life Cycle... 2 Customer Product... 1 Real Time 1 RTOS Development 1 Unix 1 Software Development 1 Algorithms 1 Systems Design 0 Engineering See 17+ \u00a0 \u00a0 See less Top Skills 45 Embedded Systems 39 Testing 33 Firmware 24 C 24 C++ 20 Embedded Software 18 Device Drivers 13 Software Engineering 12 Visual C++ 9 Project Management Robert also knows about... 9 Simulations 9 Debugging 8 RS232 7 Visual Basic 7 Assembly Language 7 Multithreading 6 Motor Control 6 Product Development 6 ARM 5 Technical Writing 5 Hardware 5 RTOS 5 Operating Systems 4 GUI 4 Analog 4 QNX 4 Embedded Linux 4 Programming 3 Digital & Analog I/O 3 Automation 3 Microcontrollers 2 New Product Development 2 Research & Development 2 Full Life Cycle... 2 Customer Product... 1 Real Time 1 RTOS Development 1 Unix 1 Software Development 1 Algorithms 1 Systems Design 0 Engineering See 17+ \u00a0 \u00a0 See less                     9 Simulations 9 Debugging 8 RS232 7 Visual Basic 7 Assembly Language 7 Multithreading 6 Motor Control 6 Product Development 6 ARM 5 Technical Writing 5 Hardware 5 RTOS 5 Operating Systems 4 GUI 4 Analog 4 QNX 4 Embedded Linux 4 Programming 3 Digital & Analog I/O 3 Automation 3 Microcontrollers 2 New Product Development 2 Research & Development 2 Full Life Cycle... 2 Customer Product... 1 Real Time 1 RTOS Development 1 Unix 1 Software Development 1 Algorithms 1 Systems Design 0 Engineering ", "Experience Senior Validation Engineer Intel Corporation May 1996  \u2013 Present (19 years 4 months) I do validation. CPUs, memory buffers, pre-silicon, post-silicon, debug tools, validation tools, test methodologies and RIT theory, logic analyzers and oscilloscopes, Python and rtl, 8GHz serial buses and slow TAP ports. It's been a pretty diverse job over the years but it keeps me busy. Senior Validation Engineer Intel Corporation May 1996  \u2013 Present (19 years 4 months) I do validation. CPUs, memory buffers, pre-silicon, post-silicon, debug tools, validation tools, test methodologies and RIT theory, logic analyzers and oscilloscopes, Python and rtl, 8GHz serial buses and slow TAP ports. It's been a pretty diverse job over the years but it keeps me busy. Senior Validation Engineer Intel Corporation May 1996  \u2013 Present (19 years 4 months) I do validation. CPUs, memory buffers, pre-silicon, post-silicon, debug tools, validation tools, test methodologies and RIT theory, logic analyzers and oscilloscopes, Python and rtl, 8GHz serial buses and slow TAP ports. It's been a pretty diverse job over the years but it keeps me busy. Skills Skills     Education University of North Florida BSEE,  Electrical Engineering and Computer Science (double major) 1992  \u2013 1996 Activities and Societies:\u00a0 Rollerblading and InterVarsity Christian Fellowship mostly. Occasional trips to the radio station on Saturday nights for an eclectic Christian music show (it helped I was the MD for a year or so). University of North Florida BSEE,  Electrical Engineering and Computer Science (double major) 1992  \u2013 1996 Activities and Societies:\u00a0 Rollerblading and InterVarsity Christian Fellowship mostly. Occasional trips to the radio station on Saturday nights for an eclectic Christian music show (it helped I was the MD for a year or so). University of North Florida BSEE,  Electrical Engineering and Computer Science (double major) 1992  \u2013 1996 Activities and Societies:\u00a0 Rollerblading and InterVarsity Christian Fellowship mostly. Occasional trips to the radio station on Saturday nights for an eclectic Christian music show (it helped I was the MD for a year or so). University of North Florida BSEE,  Electrical Engineering and Computer Science (double major) 1992  \u2013 1996 Activities and Societies:\u00a0 Rollerblading and InterVarsity Christian Fellowship mostly. Occasional trips to the radio station on Saturday nights for an eclectic Christian music show (it helped I was the MD for a year or so). ", "Experience Senior Validation Engineer Intel Corporation March 2015  \u2013 Present (6 months) Bengaluru Area, India Senior Test Engineer Hewlett-Packard March 2013  \u2013  February 2015  (2 years) Bangalore Senior Test Engineer AMD April 2011  \u2013  March 2013  (2 years) Bangaon Area, India Software QA Engineer Sonata Software January 2009  \u2013  April 2011  (2 years 4 months) Bangaon Area, India Senior Validation Engineer Intel Corporation March 2015  \u2013 Present (6 months) Bengaluru Area, India Senior Validation Engineer Intel Corporation March 2015  \u2013 Present (6 months) Bengaluru Area, India Senior Test Engineer Hewlett-Packard March 2013  \u2013  February 2015  (2 years) Bangalore Senior Test Engineer Hewlett-Packard March 2013  \u2013  February 2015  (2 years) Bangalore Senior Test Engineer AMD April 2011  \u2013  March 2013  (2 years) Bangaon Area, India Senior Test Engineer AMD April 2011  \u2013  March 2013  (2 years) Bangaon Area, India Software QA Engineer Sonata Software January 2009  \u2013  April 2011  (2 years 4 months) Bangaon Area, India Software QA Engineer Sonata Software January 2009  \u2013  April 2011  (2 years 4 months) Bangaon Area, India Languages English Tamil Hindi Kannada Malayalam English Tamil Hindi Kannada Malayalam English Tamil Hindi Kannada Malayalam Skills Top Skills 3 Test Planning 3 Testing 1 System Testing 1 Test Cases 1 Manual Testing 0 Bugzilla 0 Debugging 0 Test Methodologies 0 Performance Testing 0 Functional Testing Rajesh also knows about... 0 platform validation 0 Black Box Testing 0 White Box Testing 0 Smoke Testing 0 Integration Testing 0 Regression Testing Skills  Top Skills 3 Test Planning 3 Testing 1 System Testing 1 Test Cases 1 Manual Testing 0 Bugzilla 0 Debugging 0 Test Methodologies 0 Performance Testing 0 Functional Testing Rajesh also knows about... 0 platform validation 0 Black Box Testing 0 White Box Testing 0 Smoke Testing 0 Integration Testing 0 Regression Testing Top Skills 3 Test Planning 3 Testing 1 System Testing 1 Test Cases 1 Manual Testing 0 Bugzilla 0 Debugging 0 Test Methodologies 0 Performance Testing 0 Functional Testing Rajesh also knows about... 0 platform validation 0 Black Box Testing 0 White Box Testing 0 Smoke Testing 0 Integration Testing 0 Regression Testing Top Skills 3 Test Planning 3 Testing 1 System Testing 1 Test Cases 1 Manual Testing 0 Bugzilla 0 Debugging 0 Test Methodologies 0 Performance Testing 0 Functional Testing Rajesh also knows about... 0 platform validation 0 Black Box Testing 0 White Box Testing 0 Smoke Testing 0 Integration Testing 0 Regression Testing                     0 platform validation 0 Black Box Testing 0 White Box Testing 0 Smoke Testing 0 Integration Testing 0 Regression Testing Education Alagappa University DDE Master of Computer Application; MCA Madurai Kamaraj University Bachelor of Science. B.sc Alagappa University DDE Master of Computer Application; MCA Alagappa University DDE Master of Computer Application; MCA Alagappa University DDE Master of Computer Application; MCA Madurai Kamaraj University Bachelor of Science. B.sc Madurai Kamaraj University Bachelor of Science. B.sc Madurai Kamaraj University Bachelor of Science. B.sc ", "Experience Senior Cluster Validation Engineer Intel Corporation February 2015  \u2013 Present (7 months) San Francisco Bay Area Senior Design Engineer Intel Corporation November 2012  \u2013  February 2015  (2 years 4 months) San Francisco Bay Area Senior Validation Engineer Intel Corporation January 2006  \u2013  November 2012  (6 years 11 months) Folsom, California Senior Cluster Validation Engineer Intel Corporation February 2015  \u2013 Present (7 months) San Francisco Bay Area Senior Cluster Validation Engineer Intel Corporation February 2015  \u2013 Present (7 months) San Francisco Bay Area Senior Design Engineer Intel Corporation November 2012  \u2013  February 2015  (2 years 4 months) San Francisco Bay Area Senior Design Engineer Intel Corporation November 2012  \u2013  February 2015  (2 years 4 months) San Francisco Bay Area Senior Validation Engineer Intel Corporation January 2006  \u2013  November 2012  (6 years 11 months) Folsom, California Senior Validation Engineer Intel Corporation January 2006  \u2013  November 2012  (6 years 11 months) Folsom, California Skills 1 SoC Skills  1 SoC 1 SoC 1 SoC   Education Colorado State University Master's,  electrical engineering 2002  \u2013 2005 Visvesvaraya Technological University Bachelor of Engineering (B.E.) 1998  \u2013 2002 Colorado State University Master's,  electrical engineering 2002  \u2013 2005 Colorado State University Master's,  electrical engineering 2002  \u2013 2005 Colorado State University Master's,  electrical engineering 2002  \u2013 2005 Visvesvaraya Technological University Bachelor of Engineering (B.E.) 1998  \u2013 2002 Visvesvaraya Technological University Bachelor of Engineering (B.E.) 1998  \u2013 2002 Visvesvaraya Technological University Bachelor of Engineering (B.E.) 1998  \u2013 2002 ", "Summary Worked for Intel Corp. for more than 20 years. Last 8 years, concentrated on hardware, CPUs SoC platforms, validation. Experienced on many fields from Product Engineering, Design Automation to CPU and SoC Validation. Experiences on Intel SoC and on main stream CPUs architectures Summary Worked for Intel Corp. for more than 20 years. Last 8 years, concentrated on hardware, CPUs SoC platforms, validation. Experienced on many fields from Product Engineering, Design Automation to CPU and SoC Validation. Experiences on Intel SoC and on main stream CPUs architectures Worked for Intel Corp. for more than 20 years. Last 8 years, concentrated on hardware, CPUs SoC platforms, validation. Experienced on many fields from Product Engineering, Design Automation to CPU and SoC Validation. Experiences on Intel SoC and on main stream CPUs architectures Worked for Intel Corp. for more than 20 years. Last 8 years, concentrated on hardware, CPUs SoC platforms, validation. Experienced on many fields from Product Engineering, Design Automation to CPU and SoC Validation. Experiences on Intel SoC and on main stream CPUs architectures Experience Senior Validation Engineer Intel Corporation November 2009  \u2013 Present (5 years 10 months) Santa Clara, Ca Validated Soc products, post-Si, system level debug. Emulated HW on emulators (Veloce)  \nBrought up, debugged platforms/systems with CPUs/SoC and peripherals  \nValidated error protection/correction (SECECC) on memory cell arrays (cache, register file tables..) for server CPUs (Xeon).  \nDetected and corrected errors from different sources: PCIE, memory ... \nValidated different memory configurations, memory controller features on systems. \nTested cache coherency, error reports on multiple processor platrforms. Senior Bios Validation Engineer Intel Corporation April 2002  \u2013  December 2009  (7 years 9 months) Santa Clara, ca Worked in Itanium (IA64) products \nDeveloped and enhanced legacy Bios for Itanium products.  \nSupported error detection and correction flows  \nValidated custom setup procedures embedded on Bios Design Automation Engineer Intel Corporation April 1998  \u2013  April 2002  (4 years 1 month) Santa Clara, ca Developed Layout tools to replace manual custom place and route activities. \nEnhanced and supported design environment tools and layout tools  \nWrote tools to automate to verify the output results from design VHDL models. Product Engineer Intel Corporation July 1991  \u2013  May 1998  (6 years 11 months) Santa Clara, Ca Developed test programs for mass production testing. \nVerified and debugged functionalities and design specs of multiple CPU generations. Senior Validation Engineer Intel Corporation November 2009  \u2013 Present (5 years 10 months) Santa Clara, Ca Validated Soc products, post-Si, system level debug. Emulated HW on emulators (Veloce)  \nBrought up, debugged platforms/systems with CPUs/SoC and peripherals  \nValidated error protection/correction (SECECC) on memory cell arrays (cache, register file tables..) for server CPUs (Xeon).  \nDetected and corrected errors from different sources: PCIE, memory ... \nValidated different memory configurations, memory controller features on systems. \nTested cache coherency, error reports on multiple processor platrforms. Senior Validation Engineer Intel Corporation November 2009  \u2013 Present (5 years 10 months) Santa Clara, Ca Validated Soc products, post-Si, system level debug. Emulated HW on emulators (Veloce)  \nBrought up, debugged platforms/systems with CPUs/SoC and peripherals  \nValidated error protection/correction (SECECC) on memory cell arrays (cache, register file tables..) for server CPUs (Xeon).  \nDetected and corrected errors from different sources: PCIE, memory ... \nValidated different memory configurations, memory controller features on systems. \nTested cache coherency, error reports on multiple processor platrforms. Senior Bios Validation Engineer Intel Corporation April 2002  \u2013  December 2009  (7 years 9 months) Santa Clara, ca Worked in Itanium (IA64) products \nDeveloped and enhanced legacy Bios for Itanium products.  \nSupported error detection and correction flows  \nValidated custom setup procedures embedded on Bios Senior Bios Validation Engineer Intel Corporation April 2002  \u2013  December 2009  (7 years 9 months) Santa Clara, ca Worked in Itanium (IA64) products \nDeveloped and enhanced legacy Bios for Itanium products.  \nSupported error detection and correction flows  \nValidated custom setup procedures embedded on Bios Design Automation Engineer Intel Corporation April 1998  \u2013  April 2002  (4 years 1 month) Santa Clara, ca Developed Layout tools to replace manual custom place and route activities. \nEnhanced and supported design environment tools and layout tools  \nWrote tools to automate to verify the output results from design VHDL models. Design Automation Engineer Intel Corporation April 1998  \u2013  April 2002  (4 years 1 month) Santa Clara, ca Developed Layout tools to replace manual custom place and route activities. \nEnhanced and supported design environment tools and layout tools  \nWrote tools to automate to verify the output results from design VHDL models. Product Engineer Intel Corporation July 1991  \u2013  May 1998  (6 years 11 months) Santa Clara, Ca Developed test programs for mass production testing. \nVerified and debugged functionalities and design specs of multiple CPU generations. Product Engineer Intel Corporation July 1991  \u2013  May 1998  (6 years 11 months) Santa Clara, Ca Developed test programs for mass production testing. \nVerified and debugged functionalities and design specs of multiple CPU generations. Skills Top Skills 3 SoC 3 Processors 2 Microprocessors 2 Debugging 1 Silicon Validation 1 Computer Architecture 0 Emulation 0 Software Development 0 Cache Coherency 0 System Architecture tuan also knows about... 0 ecc 0 Semiconductors 0 Circuit Design 0 Test Automation 0 Product Engineering 0 Computer Hardware 0 Digital Signal... 0 Scopes 0 Logic Analyzer Skills  Top Skills 3 SoC 3 Processors 2 Microprocessors 2 Debugging 1 Silicon Validation 1 Computer Architecture 0 Emulation 0 Software Development 0 Cache Coherency 0 System Architecture tuan also knows about... 0 ecc 0 Semiconductors 0 Circuit Design 0 Test Automation 0 Product Engineering 0 Computer Hardware 0 Digital Signal... 0 Scopes 0 Logic Analyzer Top Skills 3 SoC 3 Processors 2 Microprocessors 2 Debugging 1 Silicon Validation 1 Computer Architecture 0 Emulation 0 Software Development 0 Cache Coherency 0 System Architecture tuan also knows about... 0 ecc 0 Semiconductors 0 Circuit Design 0 Test Automation 0 Product Engineering 0 Computer Hardware 0 Digital Signal... 0 Scopes 0 Logic Analyzer Top Skills 3 SoC 3 Processors 2 Microprocessors 2 Debugging 1 Silicon Validation 1 Computer Architecture 0 Emulation 0 Software Development 0 Cache Coherency 0 System Architecture tuan also knows about... 0 ecc 0 Semiconductors 0 Circuit Design 0 Test Automation 0 Product Engineering 0 Computer Hardware 0 Digital Signal... 0 Scopes 0 Logic Analyzer                     0 ecc 0 Semiconductors 0 Circuit Design 0 Test Automation 0 Product Engineering 0 Computer Hardware 0 Digital Signal... 0 Scopes 0 Logic Analyzer Education San Jose State University Bachelor's degree,  Electrical and Electronics Engineering , 3.6 1987  \u2013 1991 West Valley College Associate of Science (A.S.),  Computer Science , 3.8 1984  \u2013 1986 San Jose State University Bachelor's degree,  Electrical and Electronics Engineering , 3.6 1987  \u2013 1991 San Jose State University Bachelor's degree,  Electrical and Electronics Engineering , 3.6 1987  \u2013 1991 San Jose State University Bachelor's degree,  Electrical and Electronics Engineering , 3.6 1987  \u2013 1991 West Valley College Associate of Science (A.S.),  Computer Science , 3.8 1984  \u2013 1986 West Valley College Associate of Science (A.S.),  Computer Science , 3.8 1984  \u2013 1986 West Valley College Associate of Science (A.S.),  Computer Science , 3.8 1984  \u2013 1986 ", "Experience Senior Validation Engineer Intel Corp. May 2012  \u2013 Present (3 years 4 months) Hillsboro, OR \u2022\tFocal point for the group on all technical matters concerning Identity Protection Technology. This includes setting up IPT servers on Linux and Windows 7; enabling Android and Windows based sample apps on various tablet and mobile phone platforms before releasing them; and providing technical support to customers \n\u2022\tChampioned the delivery of the Identity Protection Technology stack on Intel\u2019s Bay Trail tablets. Coordinated with cross site groups to integrate the required ingredients on a system, and led the validation team to test and validate One Time Password, Near Field Communication and Protection Transaction Display features on the Windows 8.1 platform. \n\u2022\tDrove the execution of the Windows Hardware Certification Kit and Windows App Certification Kit certifications on Intel\u2019s User Mode Driver. Senior Validation Engineer Intel Corporation January 2011  \u2013  April 2012  (1 year 4 months) Hillsboro, OR \u2022\tLed the One Trunk Model Bootloader validation team in delivering the OTM code on different platforms by using Agile/Scrum methodologies to plan out validation teams\u2019 schedule with the project architects and other team leads. Senior Validation Engineer Intel Corporation July 2007  \u2013  December 2010  (3 years 6 months) Hillsboro, OR \u2022\tLed effort in testing Adobe\u2019s Flash certification tests in house and testing different Flash components on the CE4100 platform. This included working with external vendors on understanding test requirements and communicating test results \n\u2022\tTested interoperability of the Netflix stack with the Widget Channel stack, and ensured that media from different servers could be streamed via either stack without issues \n\u2022\tAutomated and tested several MultiApp Framework and Youngstown middleware components on CE3100 and CE4100 platforms using C++ and CPPUnit, and used Bullsye for test code coverage Network Software Engineer Intel Corp March 2003  \u2013  July 2006  (3 years 5 months) \u2022\tValidated wireless capabilities of Intel Centrino product in the WiFi arena by using various vendors\u2019 Access Points and RADIUS servers using tools such as Ethereal and Airopeak. Also certified Centrino for Cisco Compatible eXtensions certification  \n\u2022\tCreated scripts using Visual Basic and Tcl/Tk on Windows and Linux platforms to automate different CCX and VoIP tests. Also automated different vendors\u2019 802.11n APs using Visual Basic Customer Support Engineer Intel Corp May 2000  \u2013  February 2003  (2 years 10 months) \u2022\tSupported and maintained code written in C for DFT/HA core components and distributed, fault tolerant and conventional modes of the ISDN User Part (ISUP) protocol layer. This included providing customer support at customer sites, training customers, and creating patches to resolve issues \n\u2022\tDemonstrated usage of DFT/HA core components in a distributed SS7 layer stack at the CeBit tradeshow. The entire stack was run on a Ziatech 5084 chassis using Ziatech 5550 and 5541 line card blades \n\u2022\tDesigned a feasibility assessment on creating a mapping layer in a hybrid SS7 stack between DataKinetics implementation of ISUP and Trillium implementation of SIGTRAN Consultant Team Trading Company November 1999  \u2013  May 2000  (7 months) \u2022\tSetup a Local Area Network (LAN) by installing and configuring a Windows NT server and several Windows 98 client machines.  \n\u2022\tDesigned, implemented and installed a custom based SQL database application on the server, and conducted training sessions for usage of this software Programmer iEntertainment Network August 1999  \u2013  October 1999  (3 months) Created and incorporated newer images, and modified Java applets and C server code to improve online casino game performance and to add better functionality System Analyst IBM January 1999  \u2013  March 1999  (3 months) Supported Data Link Switch (DLSw) Router code written in C that established communication between network configurations by making use of various data link control protocols, such as LLC and SDLC Associate Vocal Technologies March 1998  \u2013  October 1998  (8 months) Implemented and integrated Call Signaling (Q.931) and Media Stream (H.225) protocols required for the point-to-point connection establishment and termination phases, and the real time communication phase of the ITU-H.323 compliant Desktop Videoconferencing System. The entire project was developed in C on the Windows 95 platform Senior Validation Engineer Intel Corp. May 2012  \u2013 Present (3 years 4 months) Hillsboro, OR \u2022\tFocal point for the group on all technical matters concerning Identity Protection Technology. This includes setting up IPT servers on Linux and Windows 7; enabling Android and Windows based sample apps on various tablet and mobile phone platforms before releasing them; and providing technical support to customers \n\u2022\tChampioned the delivery of the Identity Protection Technology stack on Intel\u2019s Bay Trail tablets. Coordinated with cross site groups to integrate the required ingredients on a system, and led the validation team to test and validate One Time Password, Near Field Communication and Protection Transaction Display features on the Windows 8.1 platform. \n\u2022\tDrove the execution of the Windows Hardware Certification Kit and Windows App Certification Kit certifications on Intel\u2019s User Mode Driver. Senior Validation Engineer Intel Corp. May 2012  \u2013 Present (3 years 4 months) Hillsboro, OR \u2022\tFocal point for the group on all technical matters concerning Identity Protection Technology. This includes setting up IPT servers on Linux and Windows 7; enabling Android and Windows based sample apps on various tablet and mobile phone platforms before releasing them; and providing technical support to customers \n\u2022\tChampioned the delivery of the Identity Protection Technology stack on Intel\u2019s Bay Trail tablets. Coordinated with cross site groups to integrate the required ingredients on a system, and led the validation team to test and validate One Time Password, Near Field Communication and Protection Transaction Display features on the Windows 8.1 platform. \n\u2022\tDrove the execution of the Windows Hardware Certification Kit and Windows App Certification Kit certifications on Intel\u2019s User Mode Driver. Senior Validation Engineer Intel Corporation January 2011  \u2013  April 2012  (1 year 4 months) Hillsboro, OR \u2022\tLed the One Trunk Model Bootloader validation team in delivering the OTM code on different platforms by using Agile/Scrum methodologies to plan out validation teams\u2019 schedule with the project architects and other team leads. Senior Validation Engineer Intel Corporation January 2011  \u2013  April 2012  (1 year 4 months) Hillsboro, OR \u2022\tLed the One Trunk Model Bootloader validation team in delivering the OTM code on different platforms by using Agile/Scrum methodologies to plan out validation teams\u2019 schedule with the project architects and other team leads. Senior Validation Engineer Intel Corporation July 2007  \u2013  December 2010  (3 years 6 months) Hillsboro, OR \u2022\tLed effort in testing Adobe\u2019s Flash certification tests in house and testing different Flash components on the CE4100 platform. This included working with external vendors on understanding test requirements and communicating test results \n\u2022\tTested interoperability of the Netflix stack with the Widget Channel stack, and ensured that media from different servers could be streamed via either stack without issues \n\u2022\tAutomated and tested several MultiApp Framework and Youngstown middleware components on CE3100 and CE4100 platforms using C++ and CPPUnit, and used Bullsye for test code coverage Senior Validation Engineer Intel Corporation July 2007  \u2013  December 2010  (3 years 6 months) Hillsboro, OR \u2022\tLed effort in testing Adobe\u2019s Flash certification tests in house and testing different Flash components on the CE4100 platform. This included working with external vendors on understanding test requirements and communicating test results \n\u2022\tTested interoperability of the Netflix stack with the Widget Channel stack, and ensured that media from different servers could be streamed via either stack without issues \n\u2022\tAutomated and tested several MultiApp Framework and Youngstown middleware components on CE3100 and CE4100 platforms using C++ and CPPUnit, and used Bullsye for test code coverage Network Software Engineer Intel Corp March 2003  \u2013  July 2006  (3 years 5 months) \u2022\tValidated wireless capabilities of Intel Centrino product in the WiFi arena by using various vendors\u2019 Access Points and RADIUS servers using tools such as Ethereal and Airopeak. Also certified Centrino for Cisco Compatible eXtensions certification  \n\u2022\tCreated scripts using Visual Basic and Tcl/Tk on Windows and Linux platforms to automate different CCX and VoIP tests. Also automated different vendors\u2019 802.11n APs using Visual Basic Network Software Engineer Intel Corp March 2003  \u2013  July 2006  (3 years 5 months) \u2022\tValidated wireless capabilities of Intel Centrino product in the WiFi arena by using various vendors\u2019 Access Points and RADIUS servers using tools such as Ethereal and Airopeak. Also certified Centrino for Cisco Compatible eXtensions certification  \n\u2022\tCreated scripts using Visual Basic and Tcl/Tk on Windows and Linux platforms to automate different CCX and VoIP tests. Also automated different vendors\u2019 802.11n APs using Visual Basic Customer Support Engineer Intel Corp May 2000  \u2013  February 2003  (2 years 10 months) \u2022\tSupported and maintained code written in C for DFT/HA core components and distributed, fault tolerant and conventional modes of the ISDN User Part (ISUP) protocol layer. This included providing customer support at customer sites, training customers, and creating patches to resolve issues \n\u2022\tDemonstrated usage of DFT/HA core components in a distributed SS7 layer stack at the CeBit tradeshow. The entire stack was run on a Ziatech 5084 chassis using Ziatech 5550 and 5541 line card blades \n\u2022\tDesigned a feasibility assessment on creating a mapping layer in a hybrid SS7 stack between DataKinetics implementation of ISUP and Trillium implementation of SIGTRAN Customer Support Engineer Intel Corp May 2000  \u2013  February 2003  (2 years 10 months) \u2022\tSupported and maintained code written in C for DFT/HA core components and distributed, fault tolerant and conventional modes of the ISDN User Part (ISUP) protocol layer. This included providing customer support at customer sites, training customers, and creating patches to resolve issues \n\u2022\tDemonstrated usage of DFT/HA core components in a distributed SS7 layer stack at the CeBit tradeshow. The entire stack was run on a Ziatech 5084 chassis using Ziatech 5550 and 5541 line card blades \n\u2022\tDesigned a feasibility assessment on creating a mapping layer in a hybrid SS7 stack between DataKinetics implementation of ISUP and Trillium implementation of SIGTRAN Consultant Team Trading Company November 1999  \u2013  May 2000  (7 months) \u2022\tSetup a Local Area Network (LAN) by installing and configuring a Windows NT server and several Windows 98 client machines.  \n\u2022\tDesigned, implemented and installed a custom based SQL database application on the server, and conducted training sessions for usage of this software Consultant Team Trading Company November 1999  \u2013  May 2000  (7 months) \u2022\tSetup a Local Area Network (LAN) by installing and configuring a Windows NT server and several Windows 98 client machines.  \n\u2022\tDesigned, implemented and installed a custom based SQL database application on the server, and conducted training sessions for usage of this software Programmer iEntertainment Network August 1999  \u2013  October 1999  (3 months) Created and incorporated newer images, and modified Java applets and C server code to improve online casino game performance and to add better functionality Programmer iEntertainment Network August 1999  \u2013  October 1999  (3 months) Created and incorporated newer images, and modified Java applets and C server code to improve online casino game performance and to add better functionality System Analyst IBM January 1999  \u2013  March 1999  (3 months) Supported Data Link Switch (DLSw) Router code written in C that established communication between network configurations by making use of various data link control protocols, such as LLC and SDLC System Analyst IBM January 1999  \u2013  March 1999  (3 months) Supported Data Link Switch (DLSw) Router code written in C that established communication between network configurations by making use of various data link control protocols, such as LLC and SDLC Associate Vocal Technologies March 1998  \u2013  October 1998  (8 months) Implemented and integrated Call Signaling (Q.931) and Media Stream (H.225) protocols required for the point-to-point connection establishment and termination phases, and the real time communication phase of the ITU-H.323 compliant Desktop Videoconferencing System. The entire project was developed in C on the Windows 95 platform Associate Vocal Technologies March 1998  \u2013  October 1998  (8 months) Implemented and integrated Call Signaling (Q.931) and Media Stream (H.225) protocols required for the point-to-point connection establishment and termination phases, and the real time communication phase of the ITU-H.323 compliant Desktop Videoconferencing System. The entire project was developed in C on the Windows 95 platform Skills Skills     Education University at Buffalo Masters of Science,  Computer Science & Engineering 1996  \u2013 1998 State University of New York College at Buffalo Bachelors of Science,  Electrical & Computer Enigneering 1991  \u2013 1996 University at Buffalo Masters of Science,  Computer Science & Engineering 1996  \u2013 1998 University at Buffalo Masters of Science,  Computer Science & Engineering 1996  \u2013 1998 University at Buffalo Masters of Science,  Computer Science & Engineering 1996  \u2013 1998 State University of New York College at Buffalo Bachelors of Science,  Electrical & Computer Enigneering 1991  \u2013 1996 State University of New York College at Buffalo Bachelors of Science,  Electrical & Computer Enigneering 1991  \u2013 1996 State University of New York College at Buffalo Bachelors of Science,  Electrical & Computer Enigneering 1991  \u2013 1996 ", "Experience Senior validation engineer Intel Corporation December 2011  \u2013 Present (3 years 9 months) Senior QA Engineer Slingmedia January 2007  \u2013  November 2011  (4 years 11 months) Bangalore Senior validation engineer Intel Corporation December 2011  \u2013 Present (3 years 9 months) Senior validation engineer Intel Corporation December 2011  \u2013 Present (3 years 9 months) Senior QA Engineer Slingmedia January 2007  \u2013  November 2011  (4 years 11 months) Bangalore Senior QA Engineer Slingmedia January 2007  \u2013  November 2011  (4 years 11 months) Bangalore Skills Top Skills 5 Test Automation 4 Test Planning 3 Manual Testing 3 Agile Methodologies 1 Software Quality... 1 Test Cases 0 Regression Testing 0 Test Management 0 Quality Center 0 Testing kiran also knows about... 0 System Testing 0 SDLC 0 Linux 0 Quality Assurance 0 Unix Skills  Top Skills 5 Test Automation 4 Test Planning 3 Manual Testing 3 Agile Methodologies 1 Software Quality... 1 Test Cases 0 Regression Testing 0 Test Management 0 Quality Center 0 Testing kiran also knows about... 0 System Testing 0 SDLC 0 Linux 0 Quality Assurance 0 Unix Top Skills 5 Test Automation 4 Test Planning 3 Manual Testing 3 Agile Methodologies 1 Software Quality... 1 Test Cases 0 Regression Testing 0 Test Management 0 Quality Center 0 Testing kiran also knows about... 0 System Testing 0 SDLC 0 Linux 0 Quality Assurance 0 Unix Top Skills 5 Test Automation 4 Test Planning 3 Manual Testing 3 Agile Methodologies 1 Software Quality... 1 Test Cases 0 Regression Testing 0 Test Management 0 Quality Center 0 Testing kiran also knows about... 0 System Testing 0 SDLC 0 Linux 0 Quality Assurance 0 Unix                     0 System Testing 0 SDLC 0 Linux 0 Quality Assurance 0 Unix Education BIET JBVM BIET BIET BIET JBVM JBVM JBVM "]}