0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/imports/new/testbench8_2_1.v,1585596052,verilog,,,,testbench8_2_1,,,,,,,,
C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd,1585595789,vhdl,,,,c_counter_binary_0,,,,,,,,
