/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [15:0] _01_;
  wire [7:0] _02_;
  reg [10:0] _03_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_17z;
  wire [22:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [10:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_51z;
  wire [13:0] celloutsig_0_54z;
  wire [8:0] celloutsig_0_55z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [15:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_14z & celloutsig_0_18z[4]);
  assign celloutsig_0_40z = ~(celloutsig_0_4z & celloutsig_0_26z);
  assign celloutsig_0_44z = ~(celloutsig_0_12z & celloutsig_0_38z[1]);
  assign celloutsig_0_14z = ~(in_data[2] & celloutsig_0_10z);
  assign celloutsig_0_3z = ~(celloutsig_0_1z | celloutsig_0_0z[6]);
  assign celloutsig_0_47z = ~(celloutsig_0_38z[1] | celloutsig_0_41z);
  assign celloutsig_0_12z = ~(celloutsig_0_8z | celloutsig_0_10z);
  assign celloutsig_0_25z = ~(celloutsig_0_20z | celloutsig_0_8z);
  assign celloutsig_0_36z = ~((celloutsig_0_21z | celloutsig_0_12z) & celloutsig_0_21z);
  assign celloutsig_0_41z = ~((celloutsig_0_7z | celloutsig_0_32z) & celloutsig_0_29z[3]);
  assign celloutsig_1_15z = ~((in_data[174] | celloutsig_1_13z[3]) & celloutsig_1_10z[3]);
  assign celloutsig_0_34z = in_data[39] | ~(celloutsig_0_22z[2]);
  assign celloutsig_0_4z = ~(in_data[80] ^ celloutsig_0_0z[6]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[4] ^ in_data[12]);
  assign celloutsig_0_20z = ~(celloutsig_0_13z ^ celloutsig_0_9z[15]);
  assign celloutsig_0_23z = ~(celloutsig_0_3z ^ celloutsig_0_10z);
  assign celloutsig_0_38z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_37z } + celloutsig_0_18z[21:19];
  assign celloutsig_1_0z = in_data[169:165] + in_data[174:170];
  assign celloutsig_1_10z = { in_data[107:105], celloutsig_1_1z, celloutsig_1_1z } + { in_data[126:118], celloutsig_1_1z };
  reg [7:0] _23_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 8'h00;
    else _23_ <= in_data[138:131];
  assign { _02_[7], _00_, _02_[5:0] } = _23_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _03_ <= 11'h000;
    else _03_ <= { celloutsig_0_18z[15:11], celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_14z };
  reg [14:0] _25_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _25_ <= 15'h0000;
    else _25_ <= { celloutsig_0_18z[13:4], celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_25z };
  assign _01_[14:0] = _25_;
  assign celloutsig_0_0z = in_data[77:70] & in_data[38:31];
  assign celloutsig_0_51z = _01_[12:3] & { in_data[75], celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_42z, celloutsig_0_47z };
  assign celloutsig_1_13z = celloutsig_1_1z[3:0] & in_data[132:129];
  assign celloutsig_0_15z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z } & { in_data[19:7], celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_1_1z = { celloutsig_1_0z[2], celloutsig_1_0z } / { 1'h1, celloutsig_1_0z[4:1], in_data[96] };
  assign celloutsig_0_46z = celloutsig_0_27z <= celloutsig_0_27z;
  assign celloutsig_0_11z = { celloutsig_0_5z[5:1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z } <= { in_data[7:5], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_32z = in_data[50] & ~(celloutsig_0_2z);
  assign celloutsig_1_5z = _02_[7] & ~(celloutsig_1_0z[0]);
  assign celloutsig_0_6z = celloutsig_0_2z & ~(celloutsig_0_3z);
  assign celloutsig_0_7z = celloutsig_0_6z & ~(celloutsig_0_6z);
  assign celloutsig_0_10z = celloutsig_0_2z & ~(celloutsig_0_8z);
  assign celloutsig_0_21z = celloutsig_0_19z & ~(celloutsig_0_12z);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(in_data[95]);
  assign celloutsig_0_55z = { celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_40z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_41z, celloutsig_0_34z, celloutsig_0_44z } * { celloutsig_0_17z[4], celloutsig_0_23z, celloutsig_0_40z, celloutsig_0_34z, celloutsig_0_37z, celloutsig_0_22z, celloutsig_0_13z };
  assign celloutsig_1_18z = { celloutsig_1_11z[6:2], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_5z } * { celloutsig_1_10z[10:0], celloutsig_1_0z };
  assign celloutsig_0_42z = celloutsig_0_32z ? { celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_41z } : { in_data[71:69], celloutsig_0_14z };
  assign celloutsig_0_5z = celloutsig_0_2z ? { 1'h1, celloutsig_0_0z } : { celloutsig_0_0z[6:1], celloutsig_0_3z, 1'h0, celloutsig_0_4z };
  assign celloutsig_0_54z = celloutsig_0_1z ? { celloutsig_0_51z[6:4], celloutsig_0_49z[10:6], 1'h0, celloutsig_0_49z[4:0] } : _01_[13:0];
  assign celloutsig_0_29z = celloutsig_0_15z[10] ? { _03_[4:2], celloutsig_0_13z } : celloutsig_0_9z[7:4];
  assign celloutsig_1_19z = - celloutsig_1_11z[8:1];
  assign celloutsig_0_9z = - { celloutsig_0_0z[7:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_18z = - { celloutsig_0_0z[5:4], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_22z = - { celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_27z = - in_data[20:18];
  assign celloutsig_0_33z = & { celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_5z[7:3] };
  assign celloutsig_1_8z = & in_data[179:177];
  assign celloutsig_0_8z = & { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z[6] };
  assign celloutsig_0_26z = & { celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z[7:1], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_13z = | { celloutsig_0_11z, celloutsig_0_8z, in_data[62:52] };
  assign celloutsig_0_19z = | { celloutsig_0_4z, in_data[14:4] };
  assign celloutsig_0_17z = { in_data[22:21], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_5z } >> { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_11z = { _02_[1:0], celloutsig_1_8z, celloutsig_1_1z } ^ { celloutsig_1_0z[3], _02_[7], _00_, _02_[5:0] };
  assign celloutsig_0_24z = ~((celloutsig_0_22z[2] & celloutsig_0_22z[2]) | (celloutsig_0_9z[8] & celloutsig_0_4z));
  assign { celloutsig_0_49z[7], celloutsig_0_49z[3:0], celloutsig_0_49z[6], celloutsig_0_49z[9:8], celloutsig_0_49z[4], celloutsig_0_49z[10] } = { celloutsig_0_46z, celloutsig_0_44z, celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z } ^ { celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_36z, celloutsig_0_24z, celloutsig_0_41z, celloutsig_0_21z, celloutsig_0_9z[14:13], celloutsig_0_47z, celloutsig_0_9z[15] };
  assign _01_[15] = celloutsig_0_2z;
  assign _02_[6] = _00_;
  assign celloutsig_0_49z[5] = 1'h0;
  assign { out_data[143:128], out_data[103:96], out_data[45:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
