 ```verilog
always @(posedge clk) begin
    case (sel)
        0 : out <= in[0];
        1 : out <= in[1];
        2 : out <= in[2];
        ... (Repeat for all 256 cases up to sel = 255)
        default : out <= 1'bx; // Replace 'x' with an appropriate value for undefined sel
    endcase
end