<html><head></head><body>
<ul>
<li><b></b><a href=preface.html#preface>Preface</a></li>
<li><b>1</b><a href=intro.html#introduction>Introduction</a><ul>
  <li><b>1.1</b><a href=intro.html#risc-v-hardware-platform-terminology>RISC-V Hardware Platform Terminology</a></li>
  <li><b>1.2</b><a href=intro.html#risc-v-software-execution-environments-and-harts>RISC-V Software Execution Environments and Harts</a></li>
  <li><b>1.3</b><a href=intro.html#risc-v-isa-overview>RISC-V ISA Overview</a></li>
  <li><b>1.4</b><a href=intro.html#memory>Memory</a></li>
  <li><b>1.5</b><a href=intro.html#base-instruction-length-encoding>Base Instruction-Length Encoding</a></li>
  <li><b>1.6</b><a href=intro.html#exceptions-traps-and-interrupts>Exceptions, Traps, and Interrupts</a></li>
</ul>
</li>
<li><b>2</b><a href=rv32.html#rv32>RV32I Base Integer Instruction Set, Version 2.1</a><ul>
  <li><b>2.1</b><a href=rv32.html#programmers-model-for-base-integer-isa>Programmers Model for Base Integer ISA</a></li>
  <li><b>2.2</b><a href=rv32.html#base-instruction-formats>Base Instruction Formats</a></li>
  <li><b>2.3</b><a href=rv32.html#immediate-encoding-variants>Immediate Encoding Variants</a></li>
  <li><b>2.4</b><a href=rv32.html#integer-computational-instructions>Integer Computational Instructions</a></li>
  <li><b>2.5</b><a href=rv32.html#control-transfer-instructions>Control Transfer Instructions</a></li>
  <li><b>2.6</b><a href=rv32.html#load-and-store-instructions>Load and Store Instructions</a></li>
  <li><b>2.7</b><a href=rv32.html#sec:fence>Memory Ordering Instructions</a></li>
  <li><b>2.8</b><a href=rv32.html#environment-call-and-breakpoints>Environment Call and Breakpoints</a></li>
  <li><b>2.9</b><a href=rv32.html#sec:rv32i-hints>HINT Instructions</a></li>
</ul>
</li>
<li><b>3</b><a href=zifencei.html#chap:zifencei>Zifencei Instruction-Fetch Fence, Version 2.0</a></li>
<li><b>5</b><a href=rv32e.html#rv32e>RV32E Base Integer Instruction Set, Version 1.9</a><ul>
  <li><b>5.1</b><a href=rv32e.html#rv32e-programmers-model>RV32E Programmers Model</a></li>
  <li><b>5.2</b><a href=rv32e.html#rv32e-instruction-set>RV32E Instruction Set</a></li>
</ul>
</li>
<li><b>6</b><a href=rv64.html#rv64>RV64I Base Integer Instruction Set, Version 2.1</a><ul>
  <li><b>6.1</b><a href=rv64.html#register-state>Register State</a></li>
  <li><b>6.2</b><a href=rv64.html#integer-computational-instructions>Integer Computational Instructions</a></li>
  <li><b>6.3</b><a href=rv64.html#load-and-store-instructions>Load and Store Instructions</a></li>
  <li><b>6.4</b><a href=rv64.html#sec:rv64i-hints>HINT Instructions</a></li>
</ul>
</li>
<li><b>7</b><a href=rv128.html#rv128>RV128I Base Integer Instruction Set, Version 1.7</a></li>
<li><b>8</b><a href=m.html#m-standard-extension-for-integer-multiplication-and-division-version-2.0>M Standard Extension for Integer Multiplication and</a><ul>
  <li><b>8.1</b><a href=m.html#multiplication-operations>Multiplication Operations</a></li>
  <li><b>8.2</b><a href=m.html#division-operations>Division Operations</a></li>
</ul>
</li>
<li><b>9</b><a href=a.html#atomics>A Standard Extension for Atomic Instructions, Version 2.0</a><ul>
  <li><b>9.1</b><a href=a.html#specifying-ordering-of-atomic-instructions>Specifying Ordering of Atomic Instructions</a></li>
  <li><b>9.2</b><a href=a.html#sec:lrsc>Load-Reserved/Store-Conditional Instructions</a></li>
  <li><b>9.3</b><a href=a.html#sec:amo>Atomic Memory Operations</a></li>
</ul>
</li>
<li><b>10</b><a href=csr.html#csrinsts>Zicsr, Control and Status Register (CSR) Instructions, Version 2.0</a><ul>
  <li><b>10.1</b><a href=csr.html#csr-instructions>CSR Instructions</a></li>
</ul>
</li>
<li><b>11</b><a href=counters.html#counters>Counters</a><ul>
  <li><b>11.1</b><a href=counters.html#base-counters-and-timers>Base Counters and Timers</a></li>
  <li><b>11.2</b><a href=counters.html#hardware-performance-counters>Hardware Performance Counters</a></li>
</ul>
</li>
<li><b>12</b><a href=f.html#sec:single-float>F Standard Extension for Single-Precision Floating-Point,</a><ul>
  <li><b>12.1</b><a href=f.html#f-register-state>F Register State</a></li>
  <li><b>12.2</b><a href=f.html#floating-point-control-and-status-register>Floating-Point Control and Status Register</a></li>
  <li><b>12.3</b><a href=f.html#nan-generation-and-propagation>NaN Generation and Propagation</a></li>
  <li><b>12.4</b><a href=f.html#subnormal-arithmetic>Subnormal Arithmetic</a></li>
  <li><b>12.5</b><a href=f.html#single-precision-load-and-store-instructions>Single-Precision Load and Store Instructions</a></li>
  <li><b>12.6</b><a href=f.html#sec:single-float-compute>Single-Precision Floating-Point Computational Instructions</a></li>
  <li><b>12.7</b><a href=f.html#single-precision-floating-point-conversion-and-move-instructions>Single-Precision Floating-Point Conversion and Move <span>Instructions</span></a></li>
  <li><b>12.8</b><a href=f.html#single-precision-floating-point-compare-instructions>Single-Precision Floating-Point Compare Instructions</a></li>
  <li><b>12.9</b><a href=f.html#single-precision-floating-point-classify-instruction>Single-Precision Floating-Point Classify Instruction</a></li>
</ul>
</li>
<li><b>13</b><a href=d.html#d-standard-extension-for-double-precision-floating-point-version-2.2>D Standard Extension for Double-Precision Floating-Point,</a><ul>
  <li><b>13.1</b><a href=d.html#d-register-state>D Register State</a></li>
  <li><b>13.2</b><a href=d.html#nanboxing>NaN Boxing of Narrower Values</a></li>
  <li><b>13.3</b><a href=d.html#fld_fsd>Double-Precision Load and Store Instructions</a></li>
  <li><b>13.4</b><a href=d.html#double-precision-floating-point-computational-instructions>Double-Precision Floating-Point Computational Instructions</a></li>
  <li><b>13.5</b><a href=d.html#double-precision-floating-point-conversion-and-move-instructions>Double-Precision Floating-Point Conversion and Move Instructions</a></li>
  <li><b>13.6</b><a href=d.html#double-precision-floating-point-compare-instructions>Double-Precision Floating-Point Compare Instructions</a></li>
  <li><b>13.7</b><a href=d.html#double-precision-floating-point-classify-instruction>Double-Precision Floating-Point Classify Instruction</a></li>
</ul>
</li>
<li><b>14</b><a href=q.html#q-standard-extension-for-quad-precision-floating-point-version-2.2>Q Standard Extension for Quad-Precision Floating-Point,</a><ul>
  <li><b>14.1</b><a href=q.html#quad-precision-load-and-store-instructions>Quad-Precision Load and Store Instructions</a></li>
  <li><b>14.2</b><a href=q.html#quad-precision-computational-instructions>Quad-Precision Computational Instructions</a></li>
  <li><b>14.3</b><a href=q.html#quad-precision-convert-and-move-instructions>Quad-Precision Convert and Move Instructions</a></li>
  <li><b>14.4</b><a href=q.html#quad-precision-floating-point-compare-instructions>Quad-Precision Floating-Point Compare Instructions</a></li>
  <li><b>14.5</b><a href=q.html#quad-precision-floating-point-classify-instruction>Quad-Precision Floating-Point Classify Instruction</a></li>
</ul>
</li>
<li><b>16</b><a href=rvwmo.html#ch:memorymodel>RVWMO Memory Consistency Model, Version 0.1</a><ul>
  <li><b>16.1</b><a href=rvwmo.html#sec:rvwmo>Definition of the RVWMO Memory Model</a></li>
</ul>
</li>
<li><b>17</b><a href=c.html#compressed>C Standard Extension for Compressed Instructions, Version</a><ul>
  <li><b>17.1</b><a href=c.html#overview>Overview</a></li>
  <li><b>17.2</b><a href=c.html#compressed-instruction-formats>Compressed Instruction Formats</a></li>
  <li><b>17.3</b><a href=c.html#load-and-store-instructions>Load and Store Instructions</a></li>
  <li><b>17.4</b><a href=c.html#control-transfer-instructions>Control Transfer Instructions</a></li>
  <li><b>17.5</b><a href=c.html#integer-computational-instructions>Integer Computational Instructions</a></li>
  <li><b>17.6</b><a href=c.html#usage-of-c-instructions-in-lrsc-sequences>Usage of C Instructions in LR/SC Sequences</a></li>
  <li><b>17.7</b><a href=c.html#sec:rvc-hints>HINT Instructions</a></li>
  <li><b>17.8</b><a href=c.html#rvc-instruction-set-listings>RVC Instruction Set Listings</a></li>
</ul>
</li>
<li><b>18</b><a href=b.html#sec:bits>B Standard Extension for Bit Manipulation, Version 0.0</a></li>
<li><b>19</b><a href=j.html#sec:j>J Standard Extension for Dynamically Translated Languages, Version 0.0</a></li>
<li><b>20</b><a href=p.html#sec:packedsimd>P Standard Extension for Packed-SIMD Instructions,</a></li>
<li><b>21</b><a href=v.html#sec:vector>V Standard Extension for Vector Operations, Version 0.7</a></li>
<li><b>22</b><a href=zam.html#sec:zam>Zam Standard Extension for Misaligned Atomics, v0.1</a></li>
<li><b>24</b><a href=ztso.html#sec:ztso>Ztso Standard Extension for Total Store Ordering, v0.1</a></li>
<li><b>25</b><a href=gmaps.html#rv3264g-instruction-set-listings>RV32/64G Instruction Set Listings</a></li>
<li><b>26</b><a href=extensions.html#extensions>Extending RISC-V</a><ul>
  <li><b>26.1</b><a href=extensions.html#extension-terminology>Extension Terminology</a></li>
  <li><b>26.2</b><a href=extensions.html#risc-v-extension-design-philosophy>RISC-V Extension Design Philosophy</a></li>
  <li><b>26.3</b><a href=extensions.html#fix32b>Extensions within fixed-width 32-bit instruction format</a></li>
  <li><b>26.4</b><a href=extensions.html#adding-aligned-64-bit-instruction-extensions>Adding aligned 64-bit instruction extensions</a></li>
  <li><b>26.5</b><a href=extensions.html#supporting-vliw-encodings>Supporting VLIW encodings</a></li>
</ul>
</li>
<li><b>27</b><a href=naming.html#naming>ISA Extension Naming Conventions</a><ul>
  <li><b>27.1</b><a href=naming.html#case-sensitivity>Case Sensitivity</a></li>
  <li><b>27.2</b><a href=naming.html#base-integer-isa>Base Integer ISA</a></li>
  <li><b>27.3</b><a href=naming.html#instruction-set-extension-names>Instruction-Set Extension Names</a></li>
  <li><b>27.4</b><a href=naming.html#version-numbers>Version Numbers</a></li>
  <li><b>27.5</b><a href=naming.html#underscores>Underscores</a></li>
  <li><b>27.6</b><a href=naming.html#additional-standard-extension-names>Additional Standard Extension Names</a></li>
  <li><b>27.7</b><a href=naming.html#supervisor-level-instruction-set-extensions>Supervisor-level Instruction-Set Extensions</a></li>
  <li><b>27.8</b><a href=naming.html#hypervisor-level-instruction-set-extensions>Hypervisor-level Instruction-Set Extensions</a></li>
  <li><b>27.9</b><a href=naming.html#machine-level-instruction-set-extensions>Machine-level Instruction-Set Extensions</a></li>
  <li><b>27.10</b><a href=naming.html#non-standard-extension-names>Non-Standard Extension Names</a></li>
  <li><b>27.11</b><a href=naming.html#subset-naming-convention>Subset Naming Convention</a></li>
</ul>
</li>
<li><b>28</b><a href=history.html#history>History and Acknowledgments</a><ul>
  <li><b>28.1</b><a href=history.html#why-develop-a-new-isa-rationale-from-berkeley-group>Why Develop a new ISA? Rationale from Berkeley Group</a></li>
  <li><b>28.2</b><a href=history.html#history-from-revision-1.0-of-isa-manual>History from Revision 1.0 of ISA manual</a></li>
  <li><b>28.3</b><a href=history.html#history-from-revision-2.0-of-isa-manual>History from Revision 2.0 of ISA manual</a></li>
  <li><b>28.4</b><a href=history.html#history-from-revision-2.1>History from Revision 2.1</a></li>
  <li><b>28.5</b><a href=history.html#history-from-revision-2.2>History from Revision 2.2</a></li>
  <li><b>28.6</b><a href=history.html#history-for-revision-2.3>History for Revision 2.3</a></li>
  <li><b>28.7</b><a href=history.html#funding>Funding</a></li>
</ul>
</li>
<li><b></b><a href=dep-table.html#sec:csr-granularity>CSR Dependency Tracking Granularity</a></li>
<li><b></b><a href=dep-table.html#sec:source-dest-regs>Source and Destination Register Listings</a></li>
<li><b></b><a href=memory.html#sec:memorymodelexplanation>RVWMO Explanatory Material, Version 0.1</a><ul>
  <li><b></b><a href=memory.html#sec:whyrvwmo>Why RVWMO?</a></li>
  <li><b></b><a href=memory.html#sec:litmustests>Litmus Tests</a></li>
  <li><b></b><a href=memory.html#explaining-the-rvwmo-rules>Explaining the RVWMO Rules</a><ul>
    <li><b></b><a href=memory.html#preserved-program-order-and-global-memory-order>Preserved Program Order and Global Memory Order</a></li>
    <li><b></b><a href=memory.html#sec:memory:overlap>Overlapping-Address Orderings (Rules<a href="#ppo:-&gt;st" data-reference-type="ref" data-reference="ppo:-&gt;st">[ppo:-&gt;st]</a><a href="rvwmo.html#ppo:amoforward" data-reference-type="ref" data-reference="ppo:amoforward">[ppo:amoforward]</a>)</a></li>
    <li><b></b><a href=memory.html#sec:mm:fence>Fences (Rule<a href="rvwmo.html#ppo:fence" data-reference-type="ref" data-reference="ppo:fence">[ppo:fence]</a>)</a></li>
    <li><b></b><a href=memory.html#sec:memory:acqrel>Explicit Synchronization (Rules<a href="rvwmo.html#ppo:acquire" data-reference-type="ref" data-reference="ppo:acquire">[ppo:acquire]</a><a href="rvwmo.html#ppo:pair" data-reference-type="ref" data-reference="ppo:pair">[ppo:pair]</a>)</a></li>
    <li><b></b><a href=memory.html#sec:memory:dependencies>Syntactic Dependencies (Rules<a href="rvwmo.html#ppo:addr" data-reference-type="ref" data-reference="ppo:addr">[ppo:addr]</a><a href="rvwmo.html#ppo:ctrl" data-reference-type="ref" data-reference="ppo:ctrl">[ppo:ctrl]</a>)</a></li>
    <li><b></b><a href=memory.html#sec:memory:ppopipeline>Pipeline Dependencies (Rules<a href="rvwmo.html#ppo:addrdatarfi" data-reference-type="ref" data-reference="ppo:addrdatarfi">[ppo:addrdatarfi]</a><a href="rvwmo.html#ppo:addrpo" data-reference-type="ref" data-reference="ppo:addrpo">[ppo:addrpo]</a>)</a></li>
</ul>
</li>
  <li><b></b><a href=memory.html#beyond-main-memory>Beyond Main Memory</a><ul>
    <li><b></b><a href=memory.html#coherence-and-cacheability>Coherence and Cacheability</a></li>
    <li><b></b><a href=memory.html#io-ordering>I/O Ordering</a></li>
</ul>
</li>
  <li><b></b><a href=memory.html#sec:memory:porting>Code Porting and Mapping Guidelines</a></li>
  <li><b></b><a href=memory.html#implementation-guidelines>Implementation Guidelines</a><ul>
    <li><b></b><a href=memory.html#possible-future-extensions>Possible Future Extensions</a></li>
</ul>
</li>
  <li><b></b><a href=memory.html#sec:memory:discrepancies>Known Issues</a><ul>
    <li><b></b><a href=memory.html#sec:memory:discrepancies:mixedrsw>Mixed-size RSW</a></li>
</ul>
</li>
</ul>
</li>
<li><b></b><a href=memory.html#formal-memory-model-specifications-version-0.1>Formal Memory Model Specifications, Version 0.1</a></li>
<li><b></b><a href=memory-model-alloy.html#sec:alloy>Formal Axiomatic Specification in Alloy</a></li>
<li><b></b><a href=memory-model-herd.html#sec:herd>Formal Axiomatic Specification in Herd</a></li>
<li><b></b><a href=memory-model-operational.html#sec:operational>An Operational Memory Model</a><ul>
  <li><b></b><a href=memory-model-operational.html#sec:omm:pseudocode_exec>Intra-instruction Pseudocode Execution</a></li>
  <li><b></b><a href=memory-model-operational.html#sec:omm:inst_state>Instruction Instance State</a></li>
  <li><b></b><a href=memory-model-operational.html#hart-state>Hart State</a></li>
  <li><b></b><a href=memory-model-operational.html#shared-memory-state>Shared Memory State</a></li>
  <li><b></b><a href=memory-model-operational.html#sec:omm:transitions>Transitions</a></li>
  <li><b></b><a href=memory-model-operational.html#sec:omm:limitations>Limitations</a></li>
</ul>
</li>
</ul>
</body></html>
