// Seed: 3533105836
module module_0 (
    output tri id_0
);
  wire id_2;
  wire id_3;
  logic [1 : -1 'd0] id_4;
  ;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1,
    output wire id_2,
    input  tri  id_3
);
  wire id_5;
  assign id_5 = id_5;
  wire [1 'b0 : -1] id_6;
  module_0 modCall_1 (id_2);
  assign id_6 = 1;
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
