// Seed: 2973513940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  assign module_1.id_6 = 0;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_17;
  specify
    specparam id_18 = id_5;
  endspecify
endmodule
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wand id_3,
    input wire id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri id_7,
    output tri id_8,
    input uwire id_9,
    output tri0 id_10,
    output uwire id_11,
    input tri1 id_12,
    output wand id_13,
    input wire id_14,
    input supply0 module_1,
    input wand id_16
    , id_18
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
