<stg><name>process_U_row</name>


<trans_list>

<trans id="129" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="3" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1 %k_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %p_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %p_read_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="2">
<![CDATA[
entry:11 %idxprom = zext i2 %k_read

]]></Node>
<StgValue><ssdm name="idxprom"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:12 %tmp_9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:13 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i2 %k_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:14 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i2 %k_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:15 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i2 %k_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %U_0_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_0

]]></Node>
<StgValue><ssdm name="U_0_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %U_1_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_1

]]></Node>
<StgValue><ssdm name="U_1_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %U_2_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_2

]]></Node>
<StgValue><ssdm name="U_2_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %U_3_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_3

]]></Node>
<StgValue><ssdm name="U_3_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %store_ln53 = store i64 %idxprom, i64 %j

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
entry:21 %br_ln53 = br void %VITIS_LOOP_56_2

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_56_2:0 %j_1 = load i64 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="64">
<![CDATA[
VITIS_LOOP_56_2:1 %trunc_ln60 = trunc i64 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_56_2:2 %add_ln60 = add i4 %tmp_9, i4 %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_56_2:3 %zext_ln60 = zext i4 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_56_2:4 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_56_2:5 %icmp_ln53 = icmp_eq  i64 %j_1, i64 4

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_56_2:6 %br_ln53 = br i1 %icmp_ln53, void %VITIS_LOOP_56_2.split, void %for.end21

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_56_2.split:0 %specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln54"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_56_2.split:1 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="64">
<![CDATA[
VITIS_LOOP_56_2.split:2 %trunc_ln53 = trunc i64 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_56_2.split:3 %icmp_ln56 = icmp_ne  i2 %k_read, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_56_2.split:4 %select_ln56 = select i1 %icmp_ln56, i2 %k_read, i2 1

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_56_2.split:5 %U_013_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_013

]]></Node>
<StgValue><ssdm name="U_013_read"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_56_2.split:6 %U_014_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_014

]]></Node>
<StgValue><ssdm name="U_014_read"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_56_2.split:7 %U_116_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_116

]]></Node>
<StgValue><ssdm name="U_116_read"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_56_2.split:8 %U_117_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_117

]]></Node>
<StgValue><ssdm name="U_117_read"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_56_2.split:9 %U_219_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_219

]]></Node>
<StgValue><ssdm name="U_219_read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_56_2.split:10 %U_220_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_220

]]></Node>
<StgValue><ssdm name="U_220_read"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_56_2.split:11 %U_322_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_322

]]></Node>
<StgValue><ssdm name="U_322_read"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_56_2.split:12 %U_323_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %U_323

]]></Node>
<StgValue><ssdm name="U_323_read"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_56_2.split:13 %br_ln56 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0">
<![CDATA[
for.end21:0 %ret_ln62 = ret

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc:0 %p = phi i2 %add_ln56, void %for.inc.split, i2 0, void %VITIS_LOOP_56_2.split

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %sum = phi i32 %sum_1, void %for.inc.split, i32 0, void %VITIS_LOOP_56_2.split

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:2 %icmp_ln56_1 = icmp_eq  i2 %p, i2 %select_ln56

]]></Node>
<StgValue><ssdm name="icmp_ln56_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:4 %add_ln56 = add i2 %p, i2 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln56 = br i1 %icmp_ln56_1, void %for.inc.split, void %for.inc19

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="2">
<![CDATA[
for.inc.split:1 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3float.float.i2, i2 0, i32 %tmp_2, i2 1, i32 %tmp_3, i2 2, i32 %tmp_4, i32 <undef>, i2 %p

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
<literal name="trunc_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc.split:2 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %U_0_read, i32 %U_013_read, i32 %U_014_read, i32 <undef>, i2 %p

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
<literal name="trunc_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc.split:3 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %U_1_read, i32 %U_116_read, i32 %U_117_read, i32 <undef>, i2 %p

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
<literal name="trunc_ln53" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc.split:4 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %U_2_read, i32 %U_219_read, i32 %U_220_read, i32 <undef>, i2 %p

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
<literal name="trunc_ln53" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc.split:5 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %U_3_read, i32 %U_322_read, i32 %U_323_read, i32 <undef>, i2 %p

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc.split:6 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i2, i2 0, i32 %tmp_5, i2 1, i32 %tmp_6, i2 2, i32 %tmp_7, i2 3, i32 %tmp_8, i32 <undef>, i2 %trunc_ln53

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
for.inc19:0 %A_load = load i4 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %mul = fmul i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %mul = fmul i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %mul = fmul i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %mul = fmul i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %sum_1 = fadd i32 %sum, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %sum_1 = fadd i32 %sum, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %sum_1 = fadd i32 %sum, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %sum_1 = fadd i32 %sum, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %sum_1 = fadd i32 %sum, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:9 %br_ln56 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="87" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
for.inc19:0 %A_load = load i4 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="88" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19:1 %sub = fsub i32 %A_load, i32 %sum

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="89" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19:1 %sub = fsub i32 %A_load, i32 %sum

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="90" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19:1 %sub = fsub i32 %A_load, i32 %sum

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="91" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19:1 %sub = fsub i32 %A_load, i32 %sum

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="92" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc19:1 %sub = fsub i32 %A_load, i32 %sum

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="93" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc19:2 %switch_ln60 = switch i2 %trunc_ln53, void %arrayidx1825.case.3, i2 0, void %arrayidx1825.case.0, i2 1, void %arrayidx1825.case.1, i2 2, void %arrayidx1825.case.2

]]></Node>
<StgValue><ssdm name="switch_ln60"/></StgValue>
</operation>

<operation id="94" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1825.case.2:0 %switch_ln60 = switch i2 %k_read, void %branch11, i2 2, void %branch10, i2 1, void %branch9

]]></Node>
<StgValue><ssdm name="switch_ln60"/></StgValue>
</operation>

<operation id="95" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-2"/>
<literal name="k_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch9:0 %write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_219, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-2"/>
<literal name="k_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln60 = br void %arrayidx1825.case.274

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="97" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-2"/>
<literal name="k_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch10:0 %write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_220, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="98" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-2"/>
<literal name="k_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln60 = br void %arrayidx1825.case.274

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="99" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-2"/>
<literal name="k_read" val="!2"/>
<literal name="k_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch11:0 %write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_221, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-2"/>
<literal name="k_read" val="!2"/>
<literal name="k_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln60 = br void %arrayidx1825.case.274

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1825.case.274:0 %br_ln60 = br void %arrayidx1825.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1825.case.1:0 %switch_ln60 = switch i2 %k_read, void %branch7, i2 2, void %branch6, i2 1, void %branch5

]]></Node>
<StgValue><ssdm name="switch_ln60"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="1"/>
<literal name="k_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch5:0 %write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_116, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="1"/>
<literal name="k_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln60 = br void %arrayidx1825.case.163

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="1"/>
<literal name="k_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch6:0 %write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_117, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="1"/>
<literal name="k_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln60 = br void %arrayidx1825.case.163

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="1"/>
<literal name="k_read" val="!2"/>
<literal name="k_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch7:0 %write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_118, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="1"/>
<literal name="k_read" val="!2"/>
<literal name="k_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln60 = br void %arrayidx1825.case.163

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1825.case.163:0 %br_ln60 = br void %arrayidx1825.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1825.case.0:0 %switch_ln60 = switch i2 %k_read, void %branch3, i2 2, void %branch2, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln60"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="0"/>
<literal name="k_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch1:0 %write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_013, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="0"/>
<literal name="k_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln60 = br void %arrayidx1825.case.052

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="0"/>
<literal name="k_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch2:0 %write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_014, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="0"/>
<literal name="k_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln60 = br void %arrayidx1825.case.052

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="0"/>
<literal name="k_read" val="!2"/>
<literal name="k_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch3:0 %write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_015, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="0"/>
<literal name="k_read" val="!2"/>
<literal name="k_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln60 = br void %arrayidx1825.case.052

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1825.case.052:0 %br_ln60 = br void %arrayidx1825.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx1825.case.3:0 %switch_ln60 = switch i2 %k_read, void %branch15, i2 2, void %branch14, i2 1, void %branch13

]]></Node>
<StgValue><ssdm name="switch_ln60"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-1"/>
<literal name="k_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch13:0 %write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_322, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-1"/>
<literal name="k_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln60 = br void %arrayidx1825.case.385

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-1"/>
<literal name="k_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch14:0 %write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_323, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-1"/>
<literal name="k_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln60 = br void %arrayidx1825.case.385

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-1"/>
<literal name="k_read" val="!2"/>
<literal name="k_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch15:0 %write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %U_324, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-1"/>
<literal name="k_read" val="!2"/>
<literal name="k_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln60 = br void %arrayidx1825.case.385

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln53" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1825.case.385:0 %br_ln60 = br void %arrayidx1825.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1825.exit:0 %add_ln53 = add i64 %j_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1825.exit:1 %store_ln53 = store i64 %add_ln53, i64 %j

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1825.exit:2 %br_ln53 = br void %VITIS_LOOP_56_2

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
