[
    {
        "id": "0_0001",
        "sva1": "property p_past_val_12;\n@(posedge clk)     $past(ready, 3) && !ready |-> $past(start, 2);\nendproperty",
        "sva2": "property p_PastReady_Start;\n@(posedge clk)     ($past(ready, 3) && !ready) |-> $past(start, 2);\nendproperty\nassert_p_PastReady_Start:assert property (p_PastReady_Start) else $error(\"\");"
    },
    {
        "id": "1_0002",
        "sva1": "property p_past_val_10;\n@(posedge clk)     $past(timeout, 5) |-> $past(retry_count, 4) < max_retries;\nendproperty",
        "sva2": "property p_Retry_Count_Check;\n@(posedge clk)     $past(timeout, 5) |-> $past(retry_count, 4) < max_retries;\nendproperty\nassert_p_Retry_Count_Check:assert property (p_Retry_Count_Check) else $error(\"\");"
    },
    {
        "id": "2_0003",
        "sva1": "property p_past_val_11;\n@(posedge clk)     $past(crc_error, 1) |-> $past(crc_check, 2) == 1'b1;\nendproperty",
        "sva2": "property p_Past_CRC_Error_Check;\n@(posedge clk)     $past(crc_error, 1) |-> $past(crc_check, 2) == 1'b1;\nendproperty\nassert_p_Past_CRC_Error_Check:assert property (p_Past_CRC_Error_Check) else $error(\"\");"
    },
    {
        "id": "3_0004",
        "sva1": "property p_past_val_13;\n@(posedge clk)     $past(overflow, 1) |-> $past(underflow, 1) == 0;\nendproperty",
        "sva2": "property p_Overflow_Underflow_Check;\n@(posedge clk)     $past(overflow, 1) |-> $past(underflow, 1) == 0;\nendproperty\nassert_p_Overflow_Underflow_Check:assert property (p_Overflow_Underflow_Check) else $error(\"\");"
    },
    {
        "id": "4_0005",
        "sva1": "property p_past_val_16;\n@(posedge clk)     $past(valid_in, 2) && !valid_out |-> $past(busy, 1);\nendproperty",
        "sva2": "property p_past_valid_in_no_valid_out;\n@(posedge clk)         $past(valid_in, 2) && !valid_out |-> $past(busy, 1);\nendproperty\nassert_p_past_valid_in_no_valid_out:assert property (p_past_valid_in_no_valid_out) else $error(\"\");"
    },
    {
        "id": "5_0006",
        "sva1": "property p_past_val_17;\n@(posedge clk)     $past(flush, 1) |-> $past(cache_hit, 2) == 0;\nendproperty",
        "sva2": "property p_Flush_Cache_Hit_Check;\n@(posedge clk)         $past(flush, 1) |-> $past(cache_hit, 2) == 0;\nendproperty\nassert_p_Flush_Cache_Hit_Check:assert property (p_Flush_Cache_Hit_Check) else $error(\"\");"
    },
    {
        "id": "6_0007",
        "sva1": "property p_past_val_18;\n@(posedge clk)     $past(align_err, 3) |-> $past(data_size, 4) != WORD;\nendproperty",
        "sva2": "property p_PastAlignErr_DataSize;\n@(posedge clk)     $past(align_err, 3) |-> $past(data_size, 4) != WORD;\nendproperty\nassert_p_PastAlignErr_DataSize:assert property (p_PastAlignErr_DataSize) else $error(\"\");"
    },
    {
        "id": "7_0008",
        "sva1": "property p_past_val_19;\n@(posedge clk)     $past(restart, 2) |-> $past(complete, 1) == 1'b1;\nendproperty",
        "sva2": "property p_Past_Restart_Complete;\n@(posedge clk)         $past(restart, 2) |-> $past(complete, 1) == 1'b1;\nendproperty\nassert_p_Past_Restart_Complete:assert property (p_Past_Restart_Complete) else $error(\"\");"
    },
    {
        "id": "8_0009",
        "sva1": "property p_past_val_1;\n@(posedge clk)     $past(data_valid, 2) |-> (data_out == $past(data_in, 3));\nendproperty",
        "sva2": "property p_data_out_after_valid;\n@(posedge clk)         $past(data_valid, 2) |-> (data_out == $past(data_in, 3));\nendproperty\nassert_p_data_out_after_valid:assert property (p_data_out_after_valid) else $error(\"\");"
    },
    {
        "id": "9_0010",
        "sva1": "property p_past_val_20;\n@(posedge clk)     $past(credit_avail, 1) |-> $past(credit_consume, 2) <= credit_max;\nendproperty",
        "sva2": "property p_Credit_Check;\n@(posedge clk)     $past(credit_avail, 1) |-> $past(credit_consume, 2) <= credit_max;\nendproperty\nassert_p_Credit_Check:assert property (p_Credit_Check) else $error(\"\");"
    },
    {
        "id": "10_0011",
        "sva1": "property p_past_val_21;\n@(posedge clk)     $past(packet_start, 3) |-> $past(header_valid, 2);\nendproperty",
        "sva2": "property p_Packet_Start_Header_Valid;\n@(posedge clk)         $past(packet_start, 3) |-> $past(header_valid, 2);\nendproperty\nassert_p_Packet_Start_Header_Valid:assert property (p_Packet_Start_Header_Valid) else $error(\"\");"
    },
    {
        "id": "11_0012",
        "sva1": "property p_past_val_22;\n@(posedge clk)     $past(checksum_err, 1) |-> $past(checksum_en, 2);\nendproperty",
        "sva2": "property p_checksum_err_to_en;\n@(posedge clk)     $past(checksum_err, 1) |-> $past(checksum_en, 2);\nendproperty\nassert_p_checksum_err_to_en:assert property (p_checksum_err_to_en) else $error(\"\");"
    },
    {
        "id": "12_0013",
        "sva1": "property p_past_val_23;\n@(posedge clk)     $past(threshold_exceeded, 4) |-> $past(warning_issued, 3);\nendproperty",
        "sva2": "property p_Warning_After_Threshold;\n@(posedge clk)         $past(threshold_exceeded, 4) |-> $past(warning_issued, 3);\nendproperty\nassert_p_Warning_After_Threshold:assert property (p_Warning_After_Threshold) else $error(\"\");"
    },
    {
        "id": "13_0014",
        "sva1": "property p_past_val_24;\n@(posedge clk)     $past(update_reg, 2) |-> $past(reg_select, 1) inside {[0:15]};\nendproperty",
        "sva2": "property p_PastUpdateReg_SelectRange;\n@(posedge clk)     $past(update_reg, 2) |-> $past(reg_select, 1) inside {[0:15]};\nendproperty\nassert_p_PastUpdateReg_SelectRange:assert property (p_PastUpdateReg_SelectRange) else $error(\"\");"
    },
    {
        "id": "14_0015",
        "sva1": "property p_past_val_25;\n@(posedge clk)     $past(abort_cmd, 1) |-> $past(cmd_valid, 2) == 1'b1;\nendproperty",
        "sva2": "property p_abort_cmd_requires_prev_valid;\n@(posedge clk)         $past(abort_cmd, 1) |-> $past(cmd_valid, 2) == 1'b1;\nendproperty\nassert_p_abort_cmd_requires_prev_valid:assert property (p_abort_cmd_requires_prev_valid) else $error(\"\");"
    },
    {
        "id": "15_0016",
        "sva1": "property p_past_val_27;\n@(posedge clk)     $past(wr_pointer, 1) == wr_pointer |-> !$past(wr_en, 2);\nendproperty",
        "sva2": "property p_WrPointerStable;\n@(posedge clk)     ($past(wr_pointer, 1) == wr_pointer) |-> !$past(wr_en, 2);\nendproperty\nassert_p_WrPointerStable:assert property (p_WrPointerStable) else $error(\"\");"
    },
    {
        "id": "16_0017",
        "sva1": "property p_past_val_26;\n@(posedge clk)     $past(rd_pointer, 3) != rd_pointer |-> $past(rd_en, 2);\nendproperty",
        "sva2": "property p_rd_pointer_change_implies_past_rd_en;\n@(posedge clk)     $past(rd_pointer, 3) != rd_pointer |-> $past(rd_en, 2);\nendproperty\nassert_p_rd_pointer_change_implies_past_rd_en:assert property (p_rd_pointer_change_implies_past_rd_en) else $error(\"\");"
    },
    {
        "id": "17_0018",
        "sva1": "property p_past_val_29;\n@(posedge clk)     $past(debug_en, 4) |-> $past(debug_data, 3) != '0;\nendproperty",
        "sva2": "property p_Debug_Data_NonZero_After_Enable;\n@(posedge clk)         $past(debug_en, 4) |-> $past(debug_data, 3) != '0;\nendproperty\nassert_p_Debug_Data_NonZero_After_Enable:assert property (p_Debug_Data_NonZero_After_Enable) else $error(\"\");"
    },
    {
        "id": "18_0019",
        "sva1": "property p_past_val_28;\n@(posedge clk)     $past(calibration_done, 2) |-> $past(calibration_start, 3);\nendproperty",
        "sva2": "property p_Calibration_Start_After_Done;\n@(posedge clk)         $past(calibration_done, 2) |-> $past(calibration_start, 3);\nendproperty\nassert_p_Calibration_Start_After_Done:assert property (p_Calibration_Start_After_Done) else $error(\"\");"
    },
    {
        "id": "19_0020",
        "sva1": "property p_past_val_2;\n@(posedge clk)     $fell(enable) |-> $past(error_flag, 1) == 0;\nendproperty",
        "sva2": "property p_Fell_Enable_Error_Flag;\n@(posedge clk)     $fell(enable) |-> $past(error_flag, 1) == 0;\nendproperty\nassert_p_Fell_Enable_Error_Flag:assert property (p_Fell_Enable_Error_Flag) else $error(\"\");"
    },
    {
        "id": "20_0021",
        "sva1": "property p_past_val_30;\n@(posedge clk)     $past(interrupt_pending, 1) |-> $past(interrupt_enable, 2);\nendproperty",
        "sva2": "property p_Interrupt_Pending_Enable;\n@(posedge clk)         $past(interrupt_pending, 1) |-> $past(interrupt_enable, 2);\nendproperty\nassert_p_Interrupt_Pending_Enable:assert property (p_Interrupt_Pending_Enable) else $error(\"\");"
    },
    {
        "id": "21_0022",
        "sva1": "property p_past_val_31;\n@(posedge clk)     $past(reset_asserted, 5) |-> $past(init_done, 4) == 0;\nendproperty",
        "sva2": "property p_Reset_Asserted_Init_Done;\n@(posedge clk)     $past(reset_asserted, 5) |-> $past(init_done, 4) == 0;\nendproperty\nassert_p_Reset_Asserted_Init_Done:assert property (p_Reset_Asserted_Init_Done) else $error(\"\");"
    },
    {
        "id": "22_0023",
        "sva1": "property p_past_val_33;\n@(posedge clk)     $past(phase_err, 1) |-> $past(phase_lock, 2) == 0;\nendproperty",
        "sva2": "property p_Past_Phase_Err_Lock;\n@(posedge clk)     $past(phase_err, 1) |-> $past(phase_lock, 2) == 0;\nendproperty\nassert_p_Past_Phase_Err_Lock:assert property (p_Past_Phase_Err_Lock) else $error(\"\");"
    },
    {
        "id": "23_0024",
        "sva1": "property p_past_val_32;\n@(posedge clk)     $past(sync_pulse, 2) |-> $past(sync_req, 3);\nendproperty",
        "sva2": "property p_Sync_Req_After_Pulse;\n@(posedge clk)         $past(sync_pulse, 2) |-> $past(sync_req, 3);\nendproperty\nassert_p_Sync_Req_After_Pulse:assert property (p_Sync_Req_After_Pulse) else $error(\"\");"
    },
    {
        "id": "24_0025",
        "sva1": "property p_past_val_35;\n@(posedge clk)     $past(heartbeat, 2) |-> $past(alive_counter, 1) != 0;\nendproperty",
        "sva2": "property p_Heartbeat_Alive_Counter_Check;\n@(posedge clk)         $past(heartbeat, 2) |-> $past(alive_counter, 1) != 0;\nendproperty\nassert_p_Heartbeat_Alive_Counter_Check:assert property (p_Heartbeat_Alive_Counter_Check) else $error(\"\");"
    },
    {
        "id": "25_0026",
        "sva1": "property p_past_val_36;\n@(posedge clk)     $past(backpressure, 1) |-> $past(fifo_level, 2) > threshold;\nendproperty",
        "sva2": "property p_Past_Backpressure_Check;\n@(posedge clk)     $past(backpressure, 1) |-> $past(fifo_level, 2) > threshold;\nendproperty\nassert_p_Past_Backpressure_Check:assert property (p_Past_Backpressure_Check) else $error(\"\");"
    },
    {
        "id": "26_0027",
        "sva1": "property p_past_val_37;\n@(posedge clk)     $past(clock_gate_en, 3) |-> $past(clock_active, 4);\nendproperty",
        "sva2": "property p_Past_Clock_Gate_Enable;\n@(posedge clk)         $past(clock_gate_en, 3) |-> $past(clock_active, 4);\nendproperty\nassert_p_Past_Clock_Gate_Enable:assert property (p_Past_Clock_Gate_Enable) else $error(\"\");"
    },
    {
        "id": "27_0028",
        "sva1": "property p_past_val_34;\n@(posedge clk)     $past(security_err, 3) |-> $past(access_denied, 4);\nendproperty",
        "sva2": "property p_Security_Err_Access_Denied;\n@(posedge clk)     $past(security_err, 3) |-> $past(access_denied, 4);\nendproperty\nassert_p_Security_Err_Access_Denied:assert property (p_Security_Err_Access_Denied) else $error(\"\");"
    },
    {
        "id": "28_0029",
        "sva1": "property p_past_val_3;\n@(posedge clk)     $past(cnt, 4) != cnt |=> cnt == $past(cnt, 4) + 1;\nendproperty",
        "sva2": "property p_cnt_increment_after_change;\n@(posedge clk)     ($past(cnt, 4) != cnt) |=> (cnt == $past(cnt, 4) + 1);\nendproperty\nassert_p_cnt_increment_after_change:assert property (p_cnt_increment_after_change) else $error(\"\");"
    },
    {
        "id": "29_0030",
        "sva1": "property p_past_val_40;\n@(posedge clk)     $past(soft_reset, 3) |-> $past(hard_reset, 4) == 0;\nendproperty",
        "sva2": "property p_Past_Reset_Check;\n@(posedge clk)     $past(soft_reset, 3) |-> $past(hard_reset, 4) == 0;\nendproperty\nassert_p_Past_Reset_Check:assert property (p_Past_Reset_Check) else $error(\"\");"
    },
    {
        "id": "30_0031",
        "sva1": "property p_past_val_38;\n@(posedge clk)     $past(power_down, 2) |-> $past(power_good, 1) == 0;\nendproperty",
        "sva2": "property p_PowerDown_PowerGood;\n@(posedge clk)     $past(power_down, 2) |-> $past(power_good, 1) == 0;\nendproperty\nassert_p_PowerDown_PowerGood:assert property (p_PowerDown_PowerGood) else $error(\"\");"
    },
    {
        "id": "31_0032",
        "sva1": "property p_past_val_39;\n@(posedge clk)     $past(scan_enable, 1) |-> $past(test_mode, 2);\nendproperty",
        "sva2": "property p_Past_Scan_Enable_Implies_Past_Test_Mode;\n@(posedge clk)     $past(scan_enable, 1) |-> $past(test_mode, 2);\nendproperty\nassert_p_Past_Scan_Enable_Implies_Past_Test_Mode:assert property (p_Past_Scan_Enable_Implies_Past_Test_Mode) else $error(\"\");"
    },
    {
        "id": "32_0033",
        "sva1": "property p_past_val_42;\n@(posedge clk)     $past(temp_alert, 1) |-> $past(temp_read, 2) > max_temp;\nendproperty",
        "sva2": "property p_Temp_Alert_Check;\n@(posedge clk)         $past(temp_alert, 1) |-> $past(temp_read, 2) > max_temp;\nendproperty\nassert_p_Temp_Alert_Check:assert property (p_Temp_Alert_Check) else $error(\"\");"
    },
    {
        "id": "33_0034",
        "sva1": "property p_past_val_41;\n@(posedge clk)     $past(voltage_alert, 2) |-> $past(voltage_level, 1) > max_voltage;\nendproperty",
        "sva2": "property p_Voltage_Alert_Check;\n@(posedge clk)         $past(voltage_alert, 2) |-> $past(voltage_level, 1) > max_voltage;\nendproperty\nassert_p_Voltage_Alert_Check:assert property (p_Voltage_Alert_Check) else $error(\"\");"
    },
    {
        "id": "34_0035",
        "sva1": "property p_past_val_43;\n@(posedge clk)     $past(ecc_error, 3) |-> $past(ecc_enable, 4);\nendproperty",
        "sva2": "property p_Ecc_Error_Past_Check;\n@(posedge clk)         $past(ecc_error, 3) |-> $past(ecc_enable, 4);\nendproperty\nassert_p_Ecc_Error_Past_Check:assert property (p_Ecc_Error_Past_Check) else $error(\"\");"
    },
    {
        "id": "35_0036",
        "sva1": "property p_past_val_44;\n@(posedge clk)     $past(parity_error, 2) |-> $past(parity_enable, 1);\nendproperty",
        "sva2": "property p_Parity_Error_Enable_Check;\n@(posedge clk)         $past(parity_error, 2) |-> $past(parity_enable, 1);\nendproperty\nassert_p_Parity_Error_Enable_Check:assert property (p_Parity_Error_Enable_Check) else $error(\"\");"
    },
    {
        "id": "36_0037",
        "sva1": "property p_past_val_46;\n@(posedge clk)     $past(calibration_err, 3) |-> $past(calibration_attempts, 4) < max_attempts;\nendproperty",
        "sva2": "property p_Calibration_Attempts_Check;\n@(posedge clk)         $past(calibration_err, 3) |-> $past(calibration_attempts, 4) < max_attempts;\nendproperty\nassert_p_Calibration_Attempts_Check:assert property (p_Calibration_Attempts_Check) else $error(\"\");"
    },
    {
        "id": "37_0038",
        "sva1": "property p_past_val_45;\n@(posedge clk)     $past(bist_start, 1) |-> $past(bist_done, 2) == 0;\nendproperty",
        "sva2": "property p_Bist_Start_To_Done;\n@(posedge clk)         $past(bist_start, 1) |-> $past(bist_done, 2) == 0;\nendproperty\nassert_p_Bist_Start_To_Done:assert property (p_Bist_Start_To_Done) else $error(\"\");"
    },
    {
        "id": "38_0039",
        "sva1": "property p_past_val_47;\n@(posedge clk)     $past(clock_switch, 2) |-> $past(clock_stable, 3);\nendproperty",
        "sva2": "property p_Clock_Stable_After_Switch;\n@(posedge clk)     $past(clock_switch, 2) |-> $past(clock_stable, 3);\nendproperty\nassert_p_Clock_Stable_After_Switch:assert property (p_Clock_Stable_After_Switch) else $error(\"\");"
    },
    {
        "id": "39_0040",
        "sva1": "property p_past_val_48;\n@(posedge clk)     $past(pll_lock, 1) |-> $past(pll_enable, 2);\nendproperty",
        "sva2": "property p_Pll_Enable_After_Lock;\n@(posedge clk)     $past(pll_lock, 1) |-> $past(pll_enable, 2);\nendproperty\nassert_p_Pll_Enable_After_Lock:assert property (p_Pll_Enable_After_Lock) else $error(\"\");"
    },
    {
        "id": "40_0041",
        "sva1": "property p_past_val_49;\n@(posedge clk)     $past(security_lock, 4) |-> $past(security_key, 3) == master_key;\nendproperty",
        "sva2": "property p_security_key_check;\n@(posedge clk)         $past(security_lock, 4) |-> $past(security_key, 3) == master_key;\nendproperty\nassert_p_security_key_check:assert property (p_security_key_check) else $error(\"\");"
    },
    {
        "id": "41_0042",
        "sva1": "property p_past_val_50;\n@(posedge clk)     $past(watchdog_timeout, 2) |-> $past(watchdog_feed, 1) == 0;\nendproperty",
        "sva2": "property p_Watchdog_Timeout_Feed;\n@(posedge clk)     $past(watchdog_timeout, 2) |-> $past(watchdog_feed, 1) == 0;\nendproperty\nassert_p_Watchdog_Timeout_Feed:assert property (p_Watchdog_Timeout_Feed) else $error(\"\");"
    },
    {
        "id": "42_0043",
        "sva1": "property p_past_val_5;\n@(posedge clk)     $rose(interrupt) |-> $past(irq_mask, 1) == 0;\nendproperty",
        "sva2": "property p_Interrupt_Unmasked;\n@(posedge clk)         $rose(interrupt) |-> $past(irq_mask, 1) == 0;\nendproperty\nassert_p_Interrupt_Unmasked:assert property (p_Interrupt_Unmasked) else $error(\"\");"
    },
    {
        "id": "43_0044",
        "sva1": "property p_past_val_4;\n@(posedge clk)     $past(ack, 2) && !ack |-> $past(req, 3);\nendproperty",
        "sva2": "property p_ack_req_timing;\n@(posedge clk)         $past(ack, 2) && !ack |-> $past(req, 3);\nendproperty\nassert_p_ack_req_timing:assert property (p_ack_req_timing) else $error(\"\");"
    },
    {
        "id": "44_0045",
        "sva1": "property p_past_val_6;\n@(posedge clk)     $past(fifo_full, 3) |-> !$past(fifo_push, 2);\nendproperty",
        "sva2": "property p_Fifo_Full_Push_Check;\n@(posedge clk)     $past(fifo_full, 3) |-> !$past(fifo_push, 2);\nendproperty\nassert_p_Fifo_Full_Push_Check:assert property (p_Fifo_Full_Push_Check) else $error(\"\");"
    },
    {
        "id": "45_0046",
        "sva1": "property p_past_val_8;\n@(posedge clk)     $past(parity_err, 4) |-> $past(data_corrupt, 3);\nendproperty",
        "sva2": "property p_ParityErr_DataCorrupt;\n@(posedge clk)         $past(parity_err, 4) |-> $past(data_corrupt, 3);\nendproperty\nassert_p_ParityErr_DataCorrupt:assert property (p_ParityErr_DataCorrupt) else $error(\"\");"
    },
    {
        "id": "46_0047",
        "sva1": "property p_past_val_7;\n@(posedge clk)     $past(state, 1) == IDLE |-> $past(cmd, 2) == NOP;\nendproperty",
        "sva2": "property p_State_Idle_Past_Cmd_Nop;\n@(posedge clk)         $past(state, 1) == IDLE |-> $past(cmd, 2) == NOP;\nendproperty\nassert_p_State_Idle_Past_Cmd_Nop:assert property (p_State_Idle_Past_Cmd_Nop) else $error(\"\");"
    },
    {
        "id": "47_0048",
        "sva1": "property p_past_val_9;\n@(posedge clk)     $past(wr_en, 2) && !wr_en |-> $past(addr, 1) == last_addr;\nendproperty",
        "sva2": "property p_Addr_After_Wr_En;\n@(posedge clk)         $past(wr_en, 2) && !wr_en |-> $past(addr, 1) == last_addr;\nendproperty\nassert_p_Addr_After_Wr_En:assert property (p_Addr_After_Wr_En) else $error(\"\");"
    },
    {
        "id": "48_0049",
        "sva1": "property p_and_11;\n@(posedge clk)     (start && (config_reg == 8'hFF)) |=> busy\nendproperty",
        "sva2": "property p_Start_Config_Busy;\n@(posedge clk)         (start && (config_reg == 8'hFF)) |=> busy;\nendproperty\nassert_p_Start_Config_Busy:assert property (p_Start_Config_Busy) else $error(\"\");"
    },
    {
        "id": "49_0050",
        "sva1": "property p_and_10;\n@(posedge clk)     (fifo_empty && rd_en) |-> ##1 underflow\nendproperty",
        "sva2": "property p_Fifo_Underflow;\n@(posedge clk)         fifo_empty && rd_en |-> ##1 underflow;\nendproperty\nassert_p_Fifo_Underflow:assert property (p_Fifo_Underflow) else $error(\"\");"
    },
    {
        "id": "50_0051",
        "sva1": "property p_and_12;\n@(posedge clk)     (ack && !err) && (timeout_counter == 0) |-> complete\nendproperty",
        "sva2": "property p_AckNoErrTimeoutComplete;\n@(posedge clk)         (ack && !err) && (timeout_counter == 0) |-> complete;\nendproperty\nassert_p_AckNoErrTimeoutComplete:assert property (p_AckNoErrTimeoutComplete) else $error(\"\");"
    },
    {
        "id": "51_0052",
        "sva1": "property p_and_13;\n@(posedge clk)     (power_good && !reset) |-> ##[1:5] initialized\nendproperty",
        "sva2": "property p_PowerGood_Initialized;\n@(posedge clk)         (power_good && !reset) |-> ##[1:5] initialized;\nendproperty\nassert_p_PowerGood_Initialized:assert property (p_PowerGood_Initialized) else $error(\"\");"
    },
    {
        "id": "52_0053",
        "sva1": "property p_and_15;\n@(posedge clk)     (tx_ready && rx_empty) && !flow_ctrl |-> tx_start\nendproperty",
        "sva2": "property p_Tx_Start_Condition;\n@(posedge clk)         (tx_ready && rx_empty) && !flow_ctrl |-> tx_start;\nendproperty\nassert_p_Tx_Start_Condition:assert property (p_Tx_Start_Condition) else $error(\"\");"
    },
    {
        "id": "53_0054",
        "sva1": "property p_and_17;\n@(posedge clk)     (parity_ok && crc_ok) && eof |-> packet_valid\nendproperty",
        "sva2": "property p_packet_valid;\n@(posedge clk)         (parity_ok && crc_ok) && eof |-> packet_valid;\nendproperty\nassert_p_packet_valid:assert property (p_packet_valid) else $error(\"\");"
    },
    {
        "id": "54_0055",
        "sva1": "property p_and_18;\n@(posedge clk)     (sync_pulse && !calibration_mode) |-> ##1 sampling_enable\nendproperty",
        "sva2": "property p_Sampling_Enable_After_Sync_Pulse;\n@(posedge clk)         (sync_pulse && !calibration_mode) |-> ##1 sampling_enable;\nendproperty\nassert_p_Sampling_Enable_After_Sync_Pulse:assert property (p_Sampling_Enable_After_Sync_Pulse) else $error(\"\");"
    },
    {
        "id": "55_0056",
        "sva1": "property p_and_19;\n@(posedge clk)     (temp_high && !fan_on) |-> ##[1:3] fan_start\nendproperty",
        "sva2": "property p_Fan_Start_After_Temp_High;\n@(posedge clk)         (temp_high && !fan_on) |-> ##[1:3] fan_start;\nendproperty\nassert_p_Fan_Start_After_Temp_High:assert property (p_Fan_Start_After_Temp_High) else $error(\"\");"
    },
    {
        "id": "56_0057",
        "sva1": "property p_and_1;\n@(posedge clk)     req && !busy |-> grant\nendproperty",
        "sva2": "property p_req_grant;\n@(posedge clk)         (req && !busy) |-> grant;\nendproperty\nassert_p_req_grant:assert property (p_req_grant) else $error(\"\");"
    },
    {
        "id": "57_0058",
        "sva1": "property p_and_20;\n@(posedge clk)     (key_pressed && !locked) && (attempts < 3) |-> ##1 check_key\nendproperty",
        "sva2": "property p_Key_Check_After_Press;\n@(posedge clk)     (key_pressed && !locked && (attempts < 3)) |-> ##1 check_key;\nendproperty\nassert_p_Key_Check_After_Press:assert property (p_Key_Check_After_Press) else $error(\"\");"
    },
    {
        "id": "58_0059",
        "sva1": "property p_and_21;\n@(posedge clk)     (phase_locked && ref_clk_stable) |-> clock_valid\nendproperty",
        "sva2": "property p_Clock_Valid;\n@(posedge clk)         (phase_locked && ref_clk_stable) |-> clock_valid;\nendproperty\nassert_p_Clock_Valid:assert property (p_Clock_Valid) else $error(\"\");"
    },
    {
        "id": "59_0060",
        "sva1": "property p_and_22;\n@(posedge clk)     (dma_req && mem_ready) && !bus_error |-> dma_ack\nendproperty",
        "sva2": "property p_dma_ack_after_req;\n@(posedge clk)         (dma_req && mem_ready) && !bus_error |-> dma_ack;\nendproperty\nassert_p_dma_ack_after_req:assert property (p_dma_ack_after_req) else $error(\"\");"
    },
    {
        "id": "60_0061",
        "sva1": "property p_and_23;\n@(posedge clk)     (sensor_trigger && !sensor_busy) |-> ##1 sensor_read\nendproperty",
        "sva2": "property p_Sensor_Trigger_Read;\n@(posedge clk)         (sensor_trigger && !sensor_busy) |-> ##1 sensor_read;\nendproperty\nassert_p_Sensor_Trigger_Read:assert property (p_Sensor_Trigger_Read) else $error(\"\");"
    },
    {
        "id": "61_0062",
        "sva1": "property p_and_25;\n@(posedge clk)     (frame_start && line_valid) && pixel_ready |-> pixel_out\nendproperty",
        "sva2": "property p_Pixel_Output_Valid;\n@(posedge clk)         (frame_start && line_valid && pixel_ready) |-> pixel_out;\nendproperty\nassert_p_Pixel_Output_Valid:assert property (p_Pixel_Output_Valid) else $error(\"\");"
    },
    {
        "id": "62_0063",
        "sva1": "property p_and_24;\n@(posedge clk)     (voltage_ok && current_ok) && !fault |-> power_on\nendproperty",
        "sva2": "property p_power_on_condition;\n@(posedge clk)         (voltage_ok && current_ok) && !fault |-> power_on;\nendproperty\nassert_p_power_on_condition:assert property (p_power_on_condition) else $error(\"\");"
    },
    {
        "id": "63_0064",
        "sva1": "property p_and_26;\n@(posedge clk)     (intr_req && intr_enable) && !intr_mask |-> intr_ack\nendproperty",
        "sva2": "property p_Intr_Ack;\n@(posedge clk)         (intr_req && intr_enable && !intr_mask) |-> intr_ack;\nendproperty\nassert_p_Intr_Ack:assert property (p_Intr_Ack) else $error(\"\");"
    },
    {
        "id": "64_0065",
        "sva1": "property p_and_27;\n@(posedge clk)     (cache_hit && !cache_invalid) |-> data_ready\nendproperty",
        "sva2": "property p_cache_hit_data_ready;\n@(posedge clk)         (cache_hit && !cache_invalid) |-> data_ready;\nendproperty\nassert_p_cache_hit_data_ready:assert property (p_cache_hit_data_ready) else $error(\"\");"
    },
    {
        "id": "65_0066",
        "sva1": "property p_and_2;\n@(posedge clk)     $rose(start) && $fell(reset) |=> valid\nendproperty",
        "sva2": "property p_valid_after_start_reset;\n@(posedge clk)         ($rose(start) && $fell(reset)) |=> valid;\nendproperty\nassert_p_valid_after_start_reset:assert property (p_valid_after_start_reset) else $error(\"\");"
    },
    {
        "id": "66_0067",
        "sva1": "property p_and_30;\n@(posedge clk)     (pwr_down && !wakeup_req) |-> ##[1:10] low_power_mode\nendproperty",
        "sva2": "property p_Low_Power_Mode_Activation;\n@(posedge clk)         (pwr_down && !wakeup_req) |-> ##[1:10] low_power_mode;\nendproperty\nassert_p_Low_Power_Mode_Activation:assert property (p_Low_Power_Mode_Activation) else $error(\"\");"
    },
    {
        "id": "67_0068",
        "sva1": "property p_and_29;\n@(posedge clk)     (encrypt_en && !decrypt_en) && data_available |-> ##1 encrypt_start\nendproperty",
        "sva2": "property p_Encrypt_Start_Condition;\n@(posedge clk)         (encrypt_en && !decrypt_en) && data_available |-> ##1 encrypt_start;\nendproperty\nassert_p_Encrypt_Start_Condition:assert property (p_Encrypt_Start_Condition) else $error(\"\");"
    },
    {
        "id": "68_0069",
        "sva1": "property p_and_31;\n@(posedge clk)     (test_mode && scan_enable) && !bist_active |-> scan_out_valid\nendproperty",
        "sva2": "property p_scan_out_valid;\n@(posedge clk)     (test_mode && scan_enable) && !bist_active |-> scan_out_valid;\nendproperty\nassert_p_scan_out_valid:assert property (p_scan_out_valid) else $error(\"\");"
    },
    {
        "id": "69_0070",
        "sva1": "property p_and_32;\n@(posedge clk)     (fifo_almost_full && wr_en) |-> ##1 fifo_full\nendproperty",
        "sva2": "property p_fifo_full_after_almost_full;\n@(posedge clk)     fifo_almost_full && wr_en |-> ##1 fifo_full;\nendproperty\nassert_p_fifo_full_after_almost_full:assert property (p_fifo_full_after_almost_full) else $error(\"\");"
    },
    {
        "id": "70_0071",
        "sva1": "property p_and_33;\n@(posedge clk)     (burst_start && !burst_pause) && (burst_count < 8) |-> ##1 burst_next\nendproperty",
        "sva2": "property p_burst_next;\n@(posedge clk)         (burst_start && !burst_pause) && (burst_count < 8) |-> ##1 burst_next;\nendproperty\nassert_p_burst_next:assert property (p_burst_next) else $error(\"\");"
    },
    {
        "id": "71_0072",
        "sva1": "property p_and_35;\n@(posedge clk)     (pll_locked && refclk_stable) && !reset |-> clock_out_valid\nendproperty",
        "sva2": "property p_clock_out_valid;\n@(posedge clk)     (pll_locked && refclk_stable && !reset) |-> clock_out_valid;\nendproperty\nassert_p_clock_out_valid:assert property (p_clock_out_valid) else $error(\"\");"
    },
    {
        "id": "72_0073",
        "sva1": "property p_and_34;\n@(posedge clk)     (auth_valid && !auth_fail) && (auth_level >= 2) |-> access_granted\nendproperty",
        "sva2": "property p_Auth_Access_Granted;\n@(posedge clk)         (auth_valid && !auth_fail) && (auth_level >= 2) |-> access_granted;\nendproperty\nassert_p_Auth_Access_Granted:assert property (p_Auth_Access_Granted) else $error(\"\");"
    },
    {
        "id": "73_0074",
        "sva1": "property p_and_36;\n@(posedge clk)     (packet_start && !crc_error) && (length < 1024) |-> ##[1:8] packet_valid\nendproperty",
        "sva2": "property p_Packet_Valid_After_Start;\n@(posedge clk)     (packet_start && !crc_error && (length < 1024)) |-> ##[1:8] packet_valid;\nendproperty\nassert_p_Packet_Valid_After_Start:assert property (p_Packet_Valid_After_Start) else $error(\"\");"
    },
    {
        "id": "74_0075",
        "sva1": "property p_and_37;\n@(posedge clk)     (dsp_ready && coeff_loaded) && !dsp_error |-> dsp_start\nendproperty",
        "sva2": "property p_dsp_start_condition;\n@(posedge clk)         (dsp_ready && coeff_loaded && !dsp_error) |-> dsp_start;\nendproperty\nassert_p_dsp_start_condition:assert property (p_dsp_start_condition) else $error(\"\");"
    },
    {
        "id": "75_0076",
        "sva1": "property p_and_38;\n@(posedge clk)     (adc_convert && !adc_busy) && channel_selected |-> ##1 adc_data_valid\nendproperty",
        "sva2": "property p_adc_data_valid_after_convert;\n@(posedge clk)     (adc_convert && !adc_busy && channel_selected) |-> ##1 adc_data_valid;\nendproperty\nassert_p_adc_data_valid_after_convert:assert property (p_adc_data_valid_after_convert) else $error(\"\");"
    },
    {
        "id": "76_0077",
        "sva1": "property p_and_39;\n@(posedge clk)     (vga_hsync && vga_vsync) && pixel_enable |-> pixel_data\nendproperty",
        "sva2": "property p_Pixel_Data_Valid;\n@(posedge clk)         (vga_hsync && vga_vsync && pixel_enable) |-> pixel_data;\nendproperty\nassert_p_Pixel_Data_Valid:assert property (p_Pixel_Data_Valid) else $error(\"\");"
    },
    {
        "id": "77_0078",
        "sva1": "property p_and_3;\n@(posedge clk)     (a && b) && (c || d) |-> e\nendproperty",
        "sva2": "property p_a_b_c_d_implies_e;\n@(posedge clk)         (a && b) && (c || d) |-> e;\nendproperty\nassert_p_a_b_c_d_implies_e:assert property (p_a_b_c_d_implies_e) else $error(\"\");"
    },
    {
        "id": "78_0079",
        "sva1": "property p_and_40;\n@(posedge clk)     (pwm_enable && !pwm_fault) && (duty_cycle > 0) |-> pwm_out\nendproperty",
        "sva2": "property p_pwm_output;\n@(posedge clk)         (pwm_enable && !pwm_fault) && (duty_cycle > 0) |-> pwm_out;\nendproperty\nassert_p_pwm_output:assert property (p_pwm_output) else $error(\"\");"
    },
    {
        "id": "79_0080",
        "sva1": "property p_and_41;\n@(posedge clk)     (i2c_start && !i2c_busy) && address_match |-> ##1 i2c_ack\nendproperty",
        "sva2": "property p_i2c_ack_after_start;\n@(posedge clk)         (i2c_start && !i2c_busy && address_match) |-> ##1 i2c_ack;\nendproperty\nassert_p_i2c_ack_after_start:assert property (p_i2c_ack_after_start) else $error(\"\");"
    },
    {
        "id": "80_0081",
        "sva1": "property p_and_42;\n@(posedge clk)     (spi_select && spi_ready) && !spi_error |-> spi_transfer\nendproperty",
        "sva2": "property p_spi_transfer;\n@(posedge clk)     (spi_select && spi_ready) && !spi_error |-> spi_transfer;\nendproperty\nassert_p_spi_transfer:assert property (p_spi_transfer) else $error(\"\");"
    },
    {
        "id": "81_0082",
        "sva1": "property p_and_43;\n@(posedge clk)     (uart_tx_empty && uart_tx_en) && !uart_busy |-> uart_tx_start\nendproperty",
        "sva2": "property p_uart_tx_start;\n@(posedge clk)         (uart_tx_empty && uart_tx_en) && !uart_busy |-> uart_tx_start;\nendproperty\nassert_p_uart_tx_start:assert property (p_uart_tx_start) else $error(\"\");"
    },
    {
        "id": "82_0083",
        "sva1": "property p_and_45;\n@(posedge clk)     (eth_frame_valid && !eth_collision) && crc_ok |-> eth_tx_done\nendproperty",
        "sva2": "property p_eth_tx_done;\n@(posedge clk)         (eth_frame_valid && !eth_collision && crc_ok) |-> eth_tx_done;\nendproperty\nassert_p_eth_tx_done:assert property (p_eth_tx_done) else $error(\"\");"
    },
    {
        "id": "83_0084",
        "sva1": "property p_and_46;\n@(posedge clk)     (usb_packet_start && !usb_error) && pid_match |-> usb_packet_valid\nendproperty",
        "sva2": "property p_usb_packet_valid_check;\n@(posedge clk)         (usb_packet_start && !usb_error) && pid_match |-> usb_packet_valid;\nendproperty\nassert_p_usb_packet_valid_check:assert property (p_usb_packet_valid_check) else $error(\"\");"
    },
    {
        "id": "84_0085",
        "sva1": "property p_and_47;\n@(posedge clk)     (pcie_tlp_valid && !pcie_retry) && header_ok |-> pcie_accept\nendproperty",
        "sva2": "property p_pcie_accept;\n@(posedge clk)         (pcie_tlp_valid && !pcie_retry) && header_ok |-> pcie_accept;\nendproperty\nassert_p_pcie_accept:assert property (p_pcie_accept) else $error(\"\");"
    },
    {
        "id": "85_0086",
        "sva1": "property p_and_44;\n@(posedge clk)     (can_tx_req && !can_bus_off) && arbitration_won |-> can_tx_start\nendproperty",
        "sva2": "property p_can_tx_start_condition;\n@(posedge clk)         (can_tx_req && !can_bus_off) && arbitration_won |-> can_tx_start;\nendproperty\nassert_p_can_tx_start_condition:assert property (p_can_tx_start_condition) else $error(\"\");"
    },
    {
        "id": "86_0087",
        "sva1": "property p_and_48;\n@(posedge clk)     (sd_cmd_valid && !sd_busy) && cmd_ready |-> sd_cmd_response\nendproperty",
        "sva2": "property p_sd_cmd_response;\n@(posedge clk)     (sd_cmd_valid && !sd_busy && cmd_ready) |-> sd_cmd_response;\nendproperty\nassert_p_sd_cmd_response:assert property (p_sd_cmd_response) else $error(\"\");"
    },
    {
        "id": "87_0088",
        "sva1": "property p_and_49;\n@(posedge clk)     (hdmi_vsync && hdmi_hsync) && data_enable |-> hdmi_data_valid\nendproperty",
        "sva2": "property p_hdmi_data_valid;\n@(posedge clk)         (hdmi_vsync && hdmi_hsync && data_enable) |-> hdmi_data_valid;\nendproperty\nassert_p_hdmi_data_valid:assert property (p_hdmi_data_valid) else $error(\"\");"
    },
    {
        "id": "88_0089",
        "sva1": "property p_and_4;\n@(posedge clk)     (data_valid && !error) |-> ##1 ready\nendproperty",
        "sva2": "property p_Ready_After_Valid;\n@(posedge clk)         (data_valid && !error) |-> ##1 ready;\nendproperty\nassert_p_Ready_After_Valid:assert property (p_Ready_After_Valid) else $error(\"\");"
    },
    {
        "id": "89_0090",
        "sva1": "property p_and_50;\n@(posedge clk)     (sata_phy_ready && !sata_error) && link_up |-> sata_transmit\nendproperty",
        "sva2": "property p_Sata_Transmit_Condition;\n@(posedge clk)     (sata_phy_ready && !sata_error) && link_up |-> sata_transmit;\nendproperty\nassert_p_Sata_Transmit_Condition:assert property (p_Sata_Transmit_Condition) else $error(\"\");"
    },
    {
        "id": "90_0091",
        "sva1": "property p_and_5;\n@(posedge clk)     $fell(enable) && (count > 8'h0) |=> done\nendproperty",
        "sva2": "property p_Done_After_Fell_Enable;\n@(posedge clk)         ($fell(enable) && (count > 8'h0)) |=> done;\nendproperty\nassert_p_Done_After_Fell_Enable:assert property (p_Done_After_Fell_Enable) else $error(\"\");"
    },
    {
        "id": "91_0092",
        "sva1": "property p_and_6;\n@(posedge clk)     (wr_en && full) |-> ##[1:3] overflow\nendproperty",
        "sva2": "property p_WrEn_Full_Overflow;\n@(posedge clk)         (wr_en && full) |-> ##[1:3] overflow;\nendproperty\nassert_p_WrEn_Full_Overflow:assert property (p_WrEn_Full_Overflow) else $error(\"\");"
    },
    {
        "id": "92_0093",
        "sva1": "property p_and_7;\n@(posedge clk)     (req_type == 2'b01) && (req_size < 16'h100) |-> grant\nendproperty",
        "sva2": "property p_Req_Grant;\n@(posedge clk)         (req_type == 2'b01) && (req_size < 16'h100) |-> grant;\nendproperty\nassert_p_Req_Grant:assert property (p_Req_Grant) else $error(\"\");"
    },
    {
        "id": "93_0094",
        "sva1": "property p_and_8;\n@(posedge clk)     $stable(data_in) && data_valid |-> data_out == $past(data_in)\nendproperty",
        "sva2": "property p_Stable_Data_Valid_Output;\n@(posedge clk)     ($stable(data_in) && data_valid == 1'b1) |-> (data_out == $past(data_in));\nendproperty\nassert_p_Stable_Data_Valid_Output:assert property (p_Stable_Data_Valid_Output) else $error(\"\");"
    },
    {
        "id": "94_0095",
        "sva1": "property p_or_10;\n@(posedge clk)     $stable(sig_a) || $changed(sig_b) |-> ##1 check_point\nendproperty",
        "sva2": "property p_sig_stability_check;\n@(posedge clk)         ($stable(sig_a) || $changed(sig_b)) |-> ##1 check_point;\nendproperty\nassert_p_sig_stability_check:assert property (p_sig_stability_check) else $error(\"\");"
    },
    {
        "id": "95_0096",
        "sva1": "property p_and_9;\n@(posedge clk)     (mode[0] && !mode[1]) && enable |-> ##2 output_en\nendproperty",
        "sva2": "property p_mode_enable_output;\n@(posedge clk)         ((mode[0] && !mode[1]) && enable) |-> ##2 output_en;\nendproperty\nassert_p_mode_enable_output:assert property (p_mode_enable_output) else $error(\"\");"
    },
    {
        "id": "96_0097",
        "sva1": "property p_or_11;\n@(posedge clk)     (fifo_overflow || fifo_underflow) |-> ##1 error_interrupt\nendproperty",
        "sva2": "property p_Error_Interrupt_On_Fifo_Error;\n@(posedge clk)         (fifo_overflow || fifo_underflow) |-> ##1 error_interrupt;\nendproperty\nassert_p_Error_Interrupt_On_Fifo_Error:assert property (p_Error_Interrupt_On_Fifo_Error) else $error(\"\");"
    },
    {
        "id": "97_0098",
        "sva1": "property p_or_12;\n@(posedge clk)     (power_good || reset_override) |=> system_ready\nendproperty",
        "sva2": "property p_system_ready_after_power_or_reset;\n@(posedge clk)     (power_good || reset_override) |=> system_ready;\nendproperty\nassert_p_system_ready_after_power_or_reset:assert property (p_system_ready_after_power_or_reset) else $error(\"\");"
    },
    {
        "id": "98_0099",
        "sva1": "property p_or_13;\n@(posedge clk)     (test_mode || debug_mode) |-> diag_active\nendproperty",
        "sva2": "property p_Diag_Active_In_Special_Modes;\n@(posedge clk)     (test_mode || debug_mode) |-> diag_active;\nendproperty\nassert_p_Diag_Active_In_Special_Modes:assert property (p_Diag_Active_In_Special_Modes) else $error(\"\");"
    },
    {
        "id": "99_0100",
        "sva1": "property p_or_14;\n@(posedge clk)     (burst_start || single_transfer) |-> addr_valid\nendproperty",
        "sva2": "property p_Addr_Valid_On_Transfer;\n@(posedge clk)     (burst_start || single_transfer) |-> addr_valid;\nendproperty\nassert_p_Addr_Valid_On_Transfer:assert property (p_Addr_Valid_On_Transfer) else $error(\"\");"
    },
    {
        "id": "100_0101",
        "sva1": "property p_or_15;\n@(posedge clk)     (parity_err || crc_err) |-> ##1 abort_transfer\nendproperty",
        "sva2": "property p_Error_Abort_Transfer;\n@(posedge clk)         (parity_err || crc_err) |-> ##1 abort_transfer;\nendproperty\nassert_p_Error_Abort_Transfer:assert property (p_Error_Abort_Transfer) else $error(\"\");"
    },
    {
        "id": "101_0102",
        "sva1": "property p_or_16;\n@(posedge clk)     (low_battery || over_temp) |-> shutdown_sequence\nendproperty",
        "sva2": "property p_Shutdown_On_Fault;\n@(posedge clk)     (low_battery || over_temp) |-> shutdown_sequence;\nendproperty\nassert_p_Shutdown_On_Fault:assert property (p_Shutdown_On_Fault) else $error(\"\");"
    },
    {
        "id": "102_0103",
        "sva1": "property p_or_17;\n@(posedge clk)     (dma_req || irq_pending) |-> processor_ack\nendproperty",
        "sva2": "property p_Processor_Ack_On_Request;\n@(posedge clk)         (dma_req || irq_pending) |-> processor_ack;\nendproperty\nassert_p_Processor_Ack_On_Request:assert property (p_Processor_Ack_On_Request) else $error(\"\");"
    },
    {
        "id": "103_0104",
        "sva1": "property p_or_19;\n@(posedge clk)     (calib_start || manual_override) |-> calib_active\nendproperty",
        "sva2": "property p_calib_activation;\n@(posedge clk)         (calib_start || manual_override) |-> calib_active;\nendproperty\nassert_p_calib_activation:assert property (p_calib_activation) else $error(\"\");"
    },
    {
        "id": "104_0105",
        "sva1": "property p_or_1;\n@(posedge clk)     req_1 || req_2 |-> ##1 ack\nendproperty",
        "sva2": "property p_Req_Ack;\n@(posedge clk)         (req_1 || req_2) |-> ##1 ack;\nendproperty\nassert_p_Req_Ack:assert property (p_Req_Ack) else $error(\"\");"
    },
    {
        "id": "105_0106",
        "sva1": "property p_or_18;\n@(posedge clk)     (sync_pulse || async_event) |-> event_handled\nendproperty",
        "sva2": "property p_Event_Handling;\n@(posedge clk)         (sync_pulse || async_event) |-> event_handled;\nendproperty\nassert_p_Event_Handling:assert property (p_Event_Handling) else $error(\"\");"
    },
    {
        "id": "106_0107",
        "sva1": "property p_or_21;\n@(posedge clk)     (soft_reset || hard_reset) |=> ##1 reset_state\nendproperty",
        "sva2": "property p_Reset_State_After_Reset;\n@(posedge clk)     (soft_reset || hard_reset) |=> ##1 reset_state;\nendproperty\nassert_p_Reset_State_After_Reset:assert property (p_Reset_State_After_Reset) else $error(\"\");"
    },
    {
        "id": "107_0108",
        "sva1": "property p_or_20;\n@(posedge clk)     (phase_lock || freq_lock) |-> pll_locked\nendproperty",
        "sva2": "property p_PLL_Locked;\n@(posedge clk)         (phase_lock || freq_lock) |-> pll_locked;\nendproperty\nassert_p_PLL_Locked:assert property (p_PLL_Locked) else $error(\"\");"
    },
    {
        "id": "108_0109",
        "sva1": "property p_or_22;\n@(posedge clk)     (data_valid || parity_valid) |-> ##1 store_data\nendproperty",
        "sva2": "property p_Data_Or_Parity_Valid_Store;\n@(posedge clk)     (data_valid || parity_valid) |-> ##1 store_data;\nendproperty\nassert_p_Data_Or_Parity_Valid_Store:assert property (p_Data_Or_Parity_Valid_Store) else $error(\"\");"
    },
    {
        "id": "109_0110",
        "sva1": "property p_or_23;\n@(posedge clk)     (frame_start || packet_start) |-> header_valid\nendproperty",
        "sva2": "property p_header_valid_on_start;\n@(posedge clk)         (frame_start || packet_start) |-> header_valid;\nendproperty\nassert_p_header_valid_on_start:assert property (p_header_valid_on_start) else $error(\"\");"
    },
    {
        "id": "110_0111",
        "sva1": "property p_or_25;\n@(posedge clk)     (timeout || max_retries) |-> abort_sequence\nendproperty",
        "sva2": "property p_Abort_Sequence;\n@(posedge clk)         (timeout || max_retries) |-> abort_sequence;\nendproperty\nassert_p_Abort_Sequence:assert property (p_Abort_Sequence) else $error(\"\");"
    },
    {
        "id": "111_0112",
        "sva1": "property p_or_26;\n@(posedge clk)     (sensor_a_alert || sensor_b_alert) |-> safety_trigger\nendproperty",
        "sva2": "property p_Sensor_Alert_Trigger;\n@(posedge clk)         (sensor_a_alert || sensor_b_alert) |-> safety_trigger;\nendproperty\nassert_p_Sensor_Alert_Trigger:assert property (p_Sensor_Alert_Trigger) else $error(\"\");"
    },
    {
        "id": "112_0113",
        "sva1": "property p_or_24;\n@(posedge clk)     (low_power || standby) |-> clock_gated\nendproperty",
        "sva2": "property p_Clock_Gating_Condition;\n@(posedge clk)         (low_power || standby) |-> clock_gated;\nendproperty\nassert_p_Clock_Gating_Condition:assert property (p_Clock_Gating_Condition) else $error(\"\");"
    },
    {
        "id": "113_0114",
        "sva1": "property p_or_28;\n@(posedge clk)     (cache_hit || prefetch_hit) |-> data_available\nendproperty",
        "sva2": "property p_Data_Available_On_Hit;\n@(posedge clk)         (cache_hit || prefetch_hit) |-> data_available;\nendproperty\nassert_p_Data_Available_On_Hit:assert property (p_Data_Available_On_Hit) else $error(\"\");"
    },
    {
        "id": "114_0115",
        "sva1": "property p_or_27;\n@(posedge clk)     (encrypt_req || decrypt_req) |-> key_ready\nendproperty",
        "sva2": "property p_Key_Ready_On_Req;\n@(posedge clk)         (encrypt_req || decrypt_req) |-> key_ready;\nendproperty\nassert_p_Key_Ready_On_Req:assert property (p_Key_Ready_On_Req) else $error(\"\");"
    },
    {
        "id": "115_0116",
        "sva1": "property p_or_29;\n@(posedge clk)     (voltage_high || voltage_low) |-> power_adjust\nendproperty",
        "sva2": "property p_Power_Adjust_On_Voltage;\n@(posedge clk)         (voltage_high || voltage_low) |-> power_adjust;\nendproperty\nassert_p_Power_Adjust_On_Voltage:assert property (p_Power_Adjust_On_Voltage) else $error(\"\");"
    },
    {
        "id": "116_0117",
        "sva1": "property p_or_2;\n@(posedge clk)     $rose(en) || $fell(reset_n) |=> valid\nendproperty",
        "sva2": "property p_valid_trigger;\n@(posedge clk)         ($rose(en) || $fell(reset_n)) |=> valid;\nendproperty\nassert_p_valid_trigger:assert property (p_valid_trigger) else $error(\"\");"
    },
    {
        "id": "117_0118",
        "sva1": "property p_or_30;\n@(posedge clk)     (pattern_match || force_match) |-> match_flag\nendproperty",
        "sva2": "property p_match_flag_assertion;\n@(posedge clk)     (pattern_match || force_match) |-> match_flag;\nendproperty\nassert_p_match_flag_assertion:assert property (p_match_flag_assertion) else $error(\"\");"
    },
    {
        "id": "118_0119",
        "sva1": "property p_or_31;\n@(posedge clk)     (scan_en || test_en) |-> scan_mode\nendproperty",
        "sva2": "property p_scan_mode_enable;\n@(posedge clk)         (scan_en || test_en) |-> scan_mode;\nendproperty\nassert_p_scan_mode_enable:assert property (p_scan_mode_enable) else $error(\"\");"
    },
    {
        "id": "119_0120",
        "sva1": "property p_or_32;\n@(posedge clk)     (phase_err || freq_err) |-> pll_adjust\nendproperty",
        "sva2": "property p_PLL_Adjust_On_Error;\n@(posedge clk)         (phase_err || freq_err) |-> pll_adjust;\nendproperty\nassert_p_PLL_Adjust_On_Error:assert property (p_PLL_Adjust_On_Error) else $error(\"\");"
    },
    {
        "id": "120_0121",
        "sva1": "property p_or_33;\n@(posedge clk)     (data_strobe || addr_strobe) |-> bus_grant\nendproperty",
        "sva2": "property p_BusGrant_OnStrobe;\n@(posedge clk)         (data_strobe || addr_strobe) |-> bus_grant;\nendproperty\nassert_p_BusGrant_OnStrobe:assert property (p_BusGrant_OnStrobe) else $error(\"\");"
    },
    {
        "id": "121_0122",
        "sva1": "property p_or_34;\n@(posedge clk)     (mem_read || mem_write) |-> mem_ready\nendproperty",
        "sva2": "property p_mem_access_ready;\n@(posedge clk)         (mem_read || mem_write) |-> mem_ready;\nendproperty\nassert_p_mem_access_ready:assert property (p_mem_access_ready) else $error(\"\");"
    },
    {
        "id": "122_0123",
        "sva1": "property p_or_35;\n@(posedge clk)     (int_req || ext_req) |-> req_ack\nendproperty",
        "sva2": "property p_Req_Ack;\n@(posedge clk)         (int_req || ext_req) |-> req_ack;\nendproperty\nassert_p_Req_Ack:assert property (p_Req_Ack) else $error(\"\");"
    },
    {
        "id": "123_0124",
        "sva1": "property p_or_36;\n@(posedge clk)     (sync_reset || async_reset) |=> ##1 in_reset\nendproperty",
        "sva2": "property p_Reset_Sequence;\n@(posedge clk)         (sync_reset || async_reset) |=> ##1 in_reset;\nendproperty\nassert_p_Reset_Sequence:assert property (p_Reset_Sequence) else $error(\"\");"
    },
    {
        "id": "124_0125",
        "sva1": "property p_or_37;\n@(posedge clk)     (fifo_half_full || fifo_half_empty) |-> flow_control\nendproperty",
        "sva2": "property p_Flow_Control_On_Fifo_Status;\n@(posedge clk)         (fifo_half_full || fifo_half_empty) |-> flow_control;\nendproperty\nassert_p_Flow_Control_On_Fifo_Status:assert property (p_Flow_Control_On_Fifo_Status) else $error(\"\");"
    },
    {
        "id": "125_0126",
        "sva1": "property p_or_38;\n@(posedge clk)     (cmd_valid || data_valid) |-> interface_ready\nendproperty",
        "sva2": "property p_interface_ready_on_valid;\n@(posedge clk)     (cmd_valid || data_valid) |-> interface_ready;\nendproperty\nassert_p_interface_ready_on_valid:assert property (p_interface_ready_on_valid) else $error(\"\");"
    },
    {
        "id": "126_0127",
        "sva1": "property p_or_39;\n@(posedge clk)     (bit_err || frame_err) |-> ##1 retry_sequence\nendproperty",
        "sva2": "property p_Error_Retry_Sequence;\n@(posedge clk)     (bit_err || frame_err) |-> ##1 retry_sequence;\nendproperty\nassert_p_Error_Retry_Sequence:assert property (p_Error_Retry_Sequence) else $error(\"\");"
    },
    {
        "id": "127_0128",
        "sva1": "property p_or_3;\n@(posedge clk)     (start || timeout) && !error |-> ##[1:3] done\nendproperty",
        "sva2": "property p_done_after_start_or_timeout;\n@(posedge clk)     (start || timeout) && !error |-> ##[1:3] done;\nendproperty\nassert_p_done_after_start_or_timeout:assert property (p_done_after_start_or_timeout) else $error(\"\");"
    },
    {
        "id": "128_0129",
        "sva1": "property p_or_40;\n@(posedge clk)     (clock_stable || reset_released) |-> init_sequence\nendproperty",
        "sva2": "property p_Init_Sequence_Trigger;\n@(posedge clk)         (clock_stable || reset_released) |-> init_sequence;\nendproperty\nassert_p_Init_Sequence_Trigger:assert property (p_Init_Sequence_Trigger) else $error(\"\");"
    },
    {
        "id": "129_0130",
        "sva1": "property p_or_41;\n@(posedge clk)     (addr_match || range_match) |-> select_enable\nendproperty",
        "sva2": "property p_Select_Enable_On_Match;\n@(posedge clk)         (addr_match || range_match) |-> select_enable;\nendproperty\nassert_p_Select_Enable_On_Match:assert property (p_Select_Enable_On_Match) else $error(\"\");"
    },
    {
        "id": "130_0131",
        "sva1": "property p_or_42;\n@(posedge clk)     (burst_end || single_end) |-> transfer_complete\nendproperty",
        "sva2": "property p_transfer_complete;\n@(posedge clk)         (burst_end || single_end) |-> transfer_complete;\nendproperty\nassert_p_transfer_complete:assert property (p_transfer_complete) else $error(\"\");"
    },
    {
        "id": "131_0132",
        "sva1": "property p_or_43;\n@(posedge clk)     (low_speed || high_speed) |-> clock_select\nendproperty",
        "sva2": "property p_Clock_Select;\n@(posedge clk)         (low_speed || high_speed) |-> clock_select;\nendproperty\nassert_p_Clock_Select:assert property (p_Clock_Select) else $error(\"\");"
    },
    {
        "id": "132_0133",
        "sva1": "property p_or_44;\n@(posedge clk)     (pattern_detect || force_detect) |-> detect_flag\nendproperty",
        "sva2": "property p_detect_flag_assertion;\n@(posedge clk)         (pattern_detect || force_detect) |-> detect_flag;\nendproperty\nassert_p_detect_flag_assertion:assert property (p_detect_flag_assertion) else $error(\"\");"
    },
    {
        "id": "133_0134",
        "sva1": "property p_or_45;\n@(posedge clk)     (queue_full || queue_empty) |-> flow_ctrl\nendproperty",
        "sva2": "property p_Flow_Ctrl_On_Queue_Status;\n@(posedge clk)     (queue_full || queue_empty) |-> flow_ctrl;\nendproperty\nassert_p_Flow_Ctrl_On_Queue_Status:assert property (p_Flow_Ctrl_On_Queue_Status) else $error(\"\");"
    },
    {
        "id": "134_0135",
        "sva1": "property p_or_46;\n@(posedge clk)     (crc_match || ecc_match) |-> data_correct\nendproperty",
        "sva2": "property p_Data_Correct_On_Match;\n@(posedge clk)         (crc_match || ecc_match) |-> data_correct;\nendproperty\nassert_p_Data_Correct_On_Match:assert property (p_Data_Correct_On_Match) else $error(\"\");"
    },
    {
        "id": "135_0136",
        "sva1": "property p_or_47;\n@(posedge clk)     (temp_high || temp_low) |-> thermal_ctrl\nendproperty",
        "sva2": "property p_Thermal_Ctrl;\n@(posedge clk)         (temp_high || temp_low) |-> thermal_ctrl;\nendproperty\nassert_p_Thermal_Ctrl:assert property (p_Thermal_Ctrl) else $error(\"\");"
    },
    {
        "id": "136_0137",
        "sva1": "property p_or_48;\n@(posedge clk)     (voltage_ok || current_ok) |-> power_ok\nendproperty",
        "sva2": "property p_power_ok_check;\n@(posedge clk)         (voltage_ok || current_ok) |-> power_ok;\nendproperty\nassert_p_power_ok_check:assert property (p_power_ok_check) else $error(\"\");"
    },
    {
        "id": "137_0138",
        "sva1": "property p_or_49;\n@(posedge clk)     (sync_ok || async_ok) |-> interface_ok\nendproperty",
        "sva2": "property p_interface_ok_when_sync_or_async_ok;\n@(posedge clk)     (sync_ok || async_ok) |-> interface_ok;\nendproperty\nassert_p_interface_ok_when_sync_or_async_ok:assert property (p_interface_ok_when_sync_or_async_ok) else $error(\"\");"
    },
    {
        "id": "138_0139",
        "sva1": "property p_or_4;\n@(posedge clk)     (wr_en || rd_en) |-> !(full || empty)\nendproperty",
        "sva2": "property p_Write_Read_Enable_Check;\n@(posedge clk)     (wr_en || rd_en) |-> !(full || empty);\nendproperty\nassert_p_Write_Read_Enable_Check:assert property (p_Write_Read_Enable_Check) else $error(\"\");"
    },
    {
        "id": "139_0140",
        "sva1": "property p_or_50;\n@(posedge clk)     (test_pass || force_pass) |-> result_valid\nendproperty",
        "sva2": "property p_Result_Valid_On_Pass;\n@(posedge clk)     (test_pass || force_pass) |-> result_valid;\nendproperty\nassert_p_Result_Valid_On_Pass:assert property (p_Result_Valid_On_Pass) else $error(\"\");"
    },
    {
        "id": "140_0141",
        "sva1": "property p_or_5;\n@(posedge clk)     $fell(flag_a) || $rose(flag_b) |-> ##2 status_change\nendproperty",
        "sva2": "property p_status_change_trigger;\n@(posedge clk)         ($fell(flag_a) || $rose(flag_b)) |-> ##2 status_change;\nendproperty\nassert_p_status_change_trigger:assert property (p_status_change_trigger) else $error(\"\");"
    },
    {
        "id": "141_0142",
        "sva1": "property p_or_6;\n@(posedge clk)     (data_ready || force_read) |=> ##1 read_complete\nendproperty",
        "sva2": "property p_Read_Complete_After_Trigger;\n@(posedge clk)     (data_ready || force_read) |=> ##1 read_complete;\nendproperty\nassert_p_Read_Complete_After_Trigger:assert property (p_Read_Complete_After_Trigger) else $error(\"\");"
    },
    {
        "id": "142_0143",
        "sva1": "property p_or_7;\n@(posedge clk)     (err_code[0] || err_code[1]) |-> err_flag\nendproperty",
        "sva2": "property p_Err_Flag_On_Err_Code;\n@(posedge clk)     (err_code[0] || err_code[1]) |-> err_flag;\nendproperty\nassert_p_Err_Flag_On_Err_Code:assert property (p_Err_Flag_On_Err_Code) else $error(\"\");"
    },
    {
        "id": "143_0144",
        "sva1": "property p_or_8;\n@(posedge clk)     (tx_start || rx_start) |-> !(tx_busy || rx_busy)\nendproperty",
        "sva2": "property p_Start_When_Not_Busy;\n@(posedge clk)         (tx_start || rx_start) |-> !(tx_busy || rx_busy);\nendproperty\nassert_p_Start_When_Not_Busy:assert property (p_Start_When_Not_Busy) else $error(\"\");"
    },
    {
        "id": "144_0145",
        "sva1": "property p_or_9;\n@(posedge clk)     (mode_a || mode_b) |-> ##[1:5] config_done\nendproperty",
        "sva2": "property p_Config_Done_After_Mode;\n@(posedge clk)     (mode_a || mode_b) |-> ##[1:5] config_done;\nendproperty\nassert_p_Config_Done_After_Mode:assert property (p_Config_Done_After_Mode) else $error(\"\");"
    },
    {
        "id": "145_0146",
        "sva1": "property p_not_10;\n@(posedge clk) !(data_valid && !ready) |=> data_stable;\nendproperty",
        "sva2": "property p_data_stable;\n@(posedge clk)         !(data_valid && !ready) |=> data_stable;\nendproperty\nassert_p_data_stable:assert property (p_data_stable) else $error(\"\");"
    },
    {
        "id": "146_0147",
        "sva1": "property p_not_11;\n@(posedge clk) !(fifo_empty && read_enable) |-> data_out_valid;\nendproperty",
        "sva2": "property p_Data_Out_Valid;\n@(posedge clk)         !(fifo_empty && read_enable) |-> data_out_valid;\nendproperty\nassert_p_Data_Out_Valid:assert property (p_Data_Out_Valid) else $error(\"\");"
    },
    {
        "id": "147_0148",
        "sva1": "property p_not_12;\n@(posedge clk) !(fifo_full && write_enable) |-> write_success;\nendproperty",
        "sva2": "property p_Write_Success_When_Not_Full;\n@(posedge clk)         !(fifo_full && write_enable) |-> write_success;\nendproperty\nassert_p_Write_Success_When_Not_Full:assert property (p_Write_Success_When_Not_Full) else $error(\"\");"
    },
    {
        "id": "148_0149",
        "sva1": "property p_not_13;\n@(posedge clk) !(error1 && error2) |-> ##1 recovery;\nendproperty",
        "sva2": "property p_Recovery_After_Error;\n@(posedge clk)         !(error1 && error2) |-> ##1 recovery;\nendproperty\nassert_p_Recovery_After_Error:assert property (p_Recovery_After_Error) else $error(\"\");"
    },
    {
        "id": "149_0150",
        "sva1": "property p_not_15;\n@(posedge clk) !(start && !initialized) |-> proper_execution;\nendproperty",
        "sva2": "property p_Proper_Execution_After_Start;\n@(posedge clk)         !(start && !initialized) |-> proper_execution;\nendproperty\nassert_p_Proper_Execution_After_Start:assert property (p_Proper_Execution_After_Start) else $error(\"\");"
    },
    {
        "id": "150_0151",
        "sva1": "property p_not_14;\n@(posedge clk) $past(!reset) |-> stable_state;\nendproperty",
        "sva2": "property p_Stable_State_After_Reset;\n@(posedge clk)     $past(!reset) |-> stable_state;\nendproperty\nassert_p_Stable_State_After_Reset:assert property (p_Stable_State_After_Reset) else $error(\"\");"
    },
    {
        "id": "151_0152",
        "sva1": "property p_not_16;\n@(posedge clk) !(cmd_valid && !cmd_ready) |=> cmd_processed;\nendproperty",
        "sva2": "property p_cmd_processed_after_valid_ready;\n@(posedge clk)     !(cmd_valid && !cmd_ready) |=> cmd_processed;\nendproperty\nassert_p_cmd_processed_after_valid_ready:assert property (p_cmd_processed_after_valid_ready) else $error(\"\");"
    },
    {
        "id": "152_0153",
        "sva1": "property p_not_17;\n@(posedge clk) !(busy && new_request) |-> request_accepted;\nendproperty",
        "sva2": "property p_Request_Accepted;\n@(posedge clk)         !(busy && new_request) |-> request_accepted;\nendproperty\nassert_p_Request_Accepted:assert property (p_Request_Accepted) else $error(\"\");"
    },
    {
        "id": "153_0154",
        "sva1": "property p_not_18;\n@(posedge clk) !(power_down && wakeup_signal) |-> ##2 power_up;\nendproperty",
        "sva2": "property p_Power_Up_Check;\n@(posedge clk)         !(power_down && wakeup_signal) |-> ##2 power_up;\nendproperty\nassert_p_Power_Up_Check:assert property (p_Power_Up_Check) else $error(\"\");"
    },
    {
        "id": "154_0155",
        "sva1": "property p_not_19;\n@(posedge clk) !(test_mode && !test_complete) |-> normal_operation;\nendproperty",
        "sva2": "property p_Normal_Operation_Check;\n@(posedge clk)         !(test_mode && !test_complete) |-> normal_operation;\nendproperty\nassert_p_Normal_Operation_Check:assert property (p_Normal_Operation_Check) else $error(\"\");"
    },
    {
        "id": "155_0156",
        "sva1": "property p_not_1;\n@(posedge clk) !error |-> valid;\nendproperty",
        "sva2": "property p_Valid_Without_Error;\n@(posedge clk)         !error |-> valid;\nendproperty\nassert_p_Valid_Without_Error:assert property (p_Valid_Without_Error) else $error(\"\");"
    },
    {
        "id": "156_0157",
        "sva1": "property p_not_20;\n@(posedge clk) !(lock && access_request) |-> access_granted;\nendproperty",
        "sva2": "property p_access_granted;\n@(posedge clk)         !(lock && access_request) |-> access_granted;\nendproperty\nassert_p_access_granted:assert property (p_access_granted) else $error(\"\");"
    },
    {
        "id": "157_0158",
        "sva1": "property p_not_21;\n@(posedge clk) !(data_corrupt && data_valid) |-> data_correct;\nendproperty",
        "sva2": "property p_Data_Correct_When_Not_Corrupt_Valid;\n@(posedge clk)         !(data_corrupt && data_valid) |-> data_correct;\nendproperty\nassert_p_Data_Correct_When_Not_Corrupt_Valid:assert property (p_Data_Correct_When_Not_Corrupt_Valid) else $error(\"\");"
    },
    {
        "id": "158_0159",
        "sva1": "property p_not_22;\n@(posedge clk) !(parity_error && data_valid) |-> parity_ok;\nendproperty",
        "sva2": "property p_Parity_Check;\n@(posedge clk)         !(parity_error && data_valid) |-> parity_ok;\nendproperty\nassert_p_Parity_Check:assert property (p_Parity_Check) else $error(\"\");"
    },
    {
        "id": "159_0160",
        "sva1": "property p_not_23;\n@(posedge clk) !(crc_error && packet_valid) |-> crc_ok;\nendproperty",
        "sva2": "property p_CRC_Error_Valid_Check;\n@(posedge clk)         !(crc_error && packet_valid) |-> crc_ok;\nendproperty\nassert_p_CRC_Error_Valid_Check:assert property (p_CRC_Error_Valid_Check) else $error(\"\");"
    },
    {
        "id": "160_0161",
        "sva1": "property p_not_24;\n@(posedge clk) !(fatal_error && !safe_mode) |-> continue_operation;\nendproperty",
        "sva2": "property p_Continue_Operation_Safe;\n@(posedge clk)         !(fatal_error && !safe_mode) |-> continue_operation;\nendproperty\nassert_p_Continue_Operation_Safe:assert property (p_Continue_Operation_Safe) else $error(\"\");"
    },
    {
        "id": "161_0162",
        "sva1": "property p_not_25;\n@(posedge clk) !(watchdog_timeout && !reset) |-> system_alive;\nendproperty",
        "sva2": "property p_system_alive;\n@(posedge clk)         !(watchdog_timeout && !reset) |-> system_alive;\nendproperty\nassert_p_system_alive:assert property (p_system_alive) else $error(\"\");"
    },
    {
        "id": "162_0163",
        "sva1": "property p_not_26;\n@(posedge clk) !(voltage_drop && critical_operation) |-> voltage_ok;\nendproperty",
        "sva2": "property p_Voltage_Check;\n@(posedge clk)         !(voltage_drop && critical_operation) |-> voltage_ok;\nendproperty\nassert_p_Voltage_Check:assert property (p_Voltage_Check) else $error(\"\");"
    },
    {
        "id": "163_0164",
        "sva1": "property p_not_27;\n@(posedge clk) !(temperature_high && !shutdown) |-> temperature_normal;\nendproperty",
        "sva2": "property p_Temperature_Check;\n@(posedge clk)         !(temperature_high && !shutdown) |-> temperature_normal;\nendproperty\nassert_p_Temperature_Check:assert property (p_Temperature_Check) else $error(\"\");"
    },
    {
        "id": "164_0165",
        "sva1": "property p_not_28;\n@(posedge clk) !(clock_stop && !backup_clock) |-> clock_running;\nendproperty",
        "sva2": "property p_Clock_Running;\n@(posedge clk)         !(clock_stop && !backup_clock) |-> clock_running;\nendproperty\nassert_p_Clock_Running:assert property (p_Clock_Running) else $error(\"\");"
    },
    {
        "id": "165_0166",
        "sva1": "property p_not_2;\n@(posedge clk) $fell(!enable) |-> ##1 start;\nendproperty",
        "sva2": "property p_Start_After_Enable_Fall;\n@(posedge clk)         $fell(!enable) |-> ##1 start;\nendproperty\nassert_p_Start_After_Enable_Fall:assert property (p_Start_After_Enable_Fall) else $error(\"\");"
    },
    {
        "id": "166_0167",
        "sva1": "property p_not_30;\n@(posedge clk) !(security_violation && !lockdown) |-> secure_state;\nendproperty",
        "sva2": "property p_Secure_State_Check;\n@(posedge clk)     !(security_violation && !lockdown) |-> secure_state;\nendproperty\nassert_p_Secure_State_Check:assert property (p_Secure_State_Check) else $error(\"\");"
    },
    {
        "id": "167_0168",
        "sva1": "property p_not_31;\n@(posedge clk) !(sync_lost && !resync) |-> in_sync;\nendproperty",
        "sva2": "property p_in_sync_check;\n@(posedge clk)         !(sync_lost && !resync) |-> in_sync;\nendproperty\nassert_p_in_sync_check:assert property (p_in_sync_check) else $error(\"\");"
    },
    {
        "id": "168_0169",
        "sva1": "property p_not_29;\n@(posedge clk) !(memory_leak && !reset) |-> memory_stable;\nendproperty",
        "sva2": "property p_Memory_Stable;\n@(posedge clk)         !(memory_leak && !reset) |-> memory_stable;\nendproperty\nassert_p_Memory_Stable:assert property (p_Memory_Stable) else $error(\"\");"
    },
    {
        "id": "169_0170",
        "sva1": "property p_not_32;\n@(posedge clk) !(calibration_error && !recalibrate) |-> calibrated;\nendproperty",
        "sva2": "property p_Calibration_Check;\n@(posedge clk)         !(calibration_error && !recalibrate) |-> calibrated;\nendproperty\nassert_p_Calibration_Check:assert property (p_Calibration_Check) else $error(\"\");"
    },
    {
        "id": "170_0171",
        "sva1": "property p_not_33;\n@(posedge clk) !(checksum_fail && data_valid) |-> checksum_ok;\nendproperty",
        "sva2": "property p_Checksum_Valid;\n@(posedge clk)         !(checksum_fail && data_valid) |-> checksum_ok;\nendproperty\nassert_p_Checksum_Valid:assert property (p_Checksum_Valid) else $error(\"\");"
    },
    {
        "id": "171_0172",
        "sva1": "property p_not_34;\n@(posedge clk) !(authentication_fail && !retry) |-> authenticated;\nendproperty",
        "sva2": "property p_Authentication_Check;\n@(posedge clk)         !(authentication_fail && !retry) |-> authenticated;\nendproperty\nassert_p_Authentication_Check:assert property (p_Authentication_Check) else $error(\"\");"
    },
    {
        "id": "172_0173",
        "sva1": "property p_not_35;\n@(posedge clk) !(encryption_error && !reset) |-> encryption_ok;\nendproperty",
        "sva2": "property p_encryption_ok;\n@(posedge clk)         !(encryption_error && !reset) |-> encryption_ok;\nendproperty\nassert_p_encryption_ok:assert property (p_encryption_ok) else $error(\"\");"
    },
    {
        "id": "173_0174",
        "sva1": "property p_not_36;\n@(posedge clk) !(decryption_error && !reset) |-> decryption_ok;\nendproperty",
        "sva2": "property p_decryption_status;\n@(posedge clk)         !(decryption_error && !reset) |-> decryption_ok;\nendproperty\nassert_p_decryption_status:assert property (p_decryption_status) else $error(\"\");"
    },
    {
        "id": "174_0175",
        "sva1": "property p_not_37;\n@(posedge clk) !(protocol_error && !reset) |-> protocol_ok;\nendproperty",
        "sva2": "property p_Protocol_Check;\n@(posedge clk)     !(protocol_error && !reset) |-> protocol_ok;\nendproperty\nassert_p_Protocol_Check:assert property (p_Protocol_Check) else $error(\"\");"
    },
    {
        "id": "175_0176",
        "sva1": "property p_not_38;\n@(posedge clk) !(handshake_fail && !retry) |-> handshake_ok;\nendproperty",
        "sva2": "property p_handshake_check;\n@(posedge clk)         !(handshake_fail && !retry) |-> handshake_ok;\nendproperty\nassert_p_handshake_check:assert property (p_handshake_check) else $error(\"\");"
    },
    {
        "id": "176_0177",
        "sva1": "property p_not_39;\n@(posedge clk) !(bus_error && !reset) |-> bus_ok;\nendproperty",
        "sva2": "property p_bus_ok_after_no_error;\n@(posedge clk)         !(bus_error && !reset) |-> bus_ok;\nendproperty\nassert_p_bus_ok_after_no_error:assert property (p_bus_ok_after_no_error) else $error(\"\");"
    },
    {
        "id": "177_0178",
        "sva1": "property p_not_3;\n@(posedge clk) !(req && !grant) |=> ack;\nendproperty",
        "sva2": "property p_ReqGrantAck;\n@(posedge clk)         !(req && !grant) |=> ack;\nendproperty\nassert_p_ReqGrantAck:assert property (p_ReqGrantAck) else $error(\"\");"
    },
    {
        "id": "178_0179",
        "sva1": "property p_not_40;\n@(posedge clk) !(dma_error && !abort) |-> dma_ok;\nendproperty",
        "sva2": "property p_Dma_Ok_When_No_Error;\n@(posedge clk)         !(dma_error && !abort) |-> dma_ok;\nendproperty\nassert_p_Dma_Ok_When_No_Error:assert property (p_Dma_Ok_When_No_Error) else $error(\"\");"
    },
    {
        "id": "179_0180",
        "sva1": "property p_not_41;\n@(posedge clk) !(interrupt_lost && !reinstate) |-> interrupt_ok;\nendproperty",
        "sva2": "property p_Interrupt_Ok;\n@(posedge clk)         !(interrupt_lost && !reinstate) |-> interrupt_ok;\nendproperty\nassert_p_Interrupt_Ok:assert property (p_Interrupt_Ok) else $error(\"\");"
    },
    {
        "id": "180_0181",
        "sva1": "property p_not_42;\n@(posedge clk) !(cache_miss && critical_path) |-> cache_hit;\nendproperty",
        "sva2": "property p_cache_hit_condition;\n@(posedge clk)         !(cache_miss && critical_path) |-> cache_hit;\nendproperty\nassert_p_cache_hit_condition:assert property (p_cache_hit_condition) else $error(\"\");"
    },
    {
        "id": "181_0182",
        "sva1": "property p_not_44;\n@(posedge clk) !(branch_mispredict && !flush) |-> branch_correct;\nendproperty",
        "sva2": "property p_branch_correct;\n@(posedge clk)         !(branch_mispredict && !flush) |-> branch_correct;\nendproperty\nassert_p_branch_correct:assert property (p_branch_correct) else $error(\"\");"
    },
    {
        "id": "182_0183",
        "sva1": "property p_not_45;\n@(posedge clk) !(speculative_error && !rollback) |-> speculation_ok;\nendproperty",
        "sva2": "property p_Speculation_Ok;\n@(posedge clk)         !(speculative_error && !rollback) |-> speculation_ok;\nendproperty\nassert_p_Speculation_Ok:assert property (p_Speculation_Ok) else $error(\"\");"
    },
    {
        "id": "183_0184",
        "sva1": "property p_not_43;\n@(posedge clk) !(pipeline_stall && !flush) |-> pipeline_flow;\nendproperty",
        "sva2": "property p_pipeline_flow;\n@(posedge clk)         !(pipeline_stall && !flush) |-> pipeline_flow;\nendproperty\nassert_p_pipeline_flow:assert property (p_pipeline_flow) else $error(\"\");"
    },
    {
        "id": "184_0185",
        "sva1": "property p_not_48;\n@(posedge clk) !(segmentation_fault && !terminate) |-> memory_ok;\nendproperty",
        "sva2": "property p_Memory_Ok_When_No_SegFault;\n@(posedge clk)         !(segmentation_fault && !terminate) |-> memory_ok;\nendproperty\nassert_p_Memory_Ok_When_No_SegFault:assert property (p_Memory_Ok_When_No_SegFault) else $error(\"\");"
    },
    {
        "id": "185_0186",
        "sva1": "property p_not_46;\n@(posedge clk) !(tlb_miss && !reload) |-> tlb_hit;\nendproperty",
        "sva2": "property p_Tlb_Hit_On_No_Miss_Or_Reload;\n@(posedge clk)         !(tlb_miss && !reload) |-> tlb_hit;\nendproperty\nassert_p_Tlb_Hit_On_No_Miss_Or_Reload:assert property (p_Tlb_Hit_On_No_Miss_Or_Reload) else $error(\"\");"
    },
    {
        "id": "186_0187",
        "sva1": "property p_not_49;\n@(posedge clk) !(stack_overflow && !reset) |-> stack_ok;\nendproperty",
        "sva2": "property p_Stack_Overflow_Check;\n@(posedge clk)     !(stack_overflow && !reset) |-> stack_ok;\nendproperty\nassert_p_Stack_Overflow_Check:assert property (p_Stack_Overflow_Check) else $error(\"\");"
    },
    {
        "id": "187_0188",
        "sva1": "property p_not_47;\n@(posedge clk) !(page_fault && !handle) |-> page_ok;\nendproperty",
        "sva2": "property p_Page_Fault_Handling;\n@(posedge clk)         !(page_fault && !handle) |-> page_ok;\nendproperty\nassert_p_Page_Fault_Handling:assert property (p_Page_Fault_Handling) else $error(\"\");"
    },
    {
        "id": "188_0189",
        "sva1": "property p_not_50;\n@(posedge clk) !(heap_overflow && !reset) |-> heap_ok;\nendproperty",
        "sva2": "property p_heap_ok;\n@(posedge clk)         !(heap_overflow && !reset) |-> heap_ok;\nendproperty\nassert_p_heap_ok:assert property (p_heap_ok) else $error(\"\");"
    },
    {
        "id": "189_0190",
        "sva1": "property p_not_4;\n@(posedge clk) !reset_n |-> ##1 !active;\nendproperty",
        "sva2": "property p_Reset_Active;\n@(posedge clk)         !reset_n |-> ##1 !active;\nendproperty\nassert_p_Reset_Active:assert property (p_Reset_Active) else $error(\"\");"
    },
    {
        "id": "190_0191",
        "sva1": "property p_not_5;\n@(posedge clk) !full |-> ready ##1 write;\nendproperty",
        "sva2": "property p_Ready_Write_When_Not_Full;\n@(posedge clk)     !full |-> ready ##1 write;\nendproperty\nassert_p_Ready_Write_When_Not_Full:assert property (p_Ready_Write_When_Not_Full) else $error(\"\");"
    },
    {
        "id": "191_0192",
        "sva1": "property p_not_6;\n@(posedge clk) !empty |-> read_enable;\nendproperty",
        "sva2": "property p_Read_When_Not_Empty;\n@(posedge clk)         !empty |-> read_enable;\nendproperty\nassert_p_Read_When_Not_Empty:assert property (p_Read_When_Not_Empty) else $error(\"\");"
    },
    {
        "id": "192_0193",
        "sva1": "property p_not_8;\n@(posedge clk) !(overflow || underflow) |-> normal_operation;\nendproperty",
        "sva2": "property p_Normal_Operation;\n@(posedge clk)         !(overflow || underflow) |-> normal_operation;\nendproperty\nassert_p_Normal_Operation:assert property (p_Normal_Operation) else $error(\"\");"
    },
    {
        "id": "193_0194",
        "sva1": "property p_not_7;\n@(posedge clk) $rose(!suspend) |-> ##2 resume;\nendproperty",
        "sva2": "property p_Resume_After_Suspend_Rose;\n@(posedge clk)     $rose(!suspend) |-> ##2 resume;\nendproperty\nassert_p_Resume_After_Suspend_Rose:assert property (p_Resume_After_Suspend_Rose) else $error(\"\");"
    },
    {
        "id": "194_0195",
        "sva1": "property p_not_9;\n@(posedge clk) !timeout |-> ##1 response;\nendproperty",
        "sva2": "property p_No_Timeout_Response;\n@(posedge clk)         !timeout |-> ##1 response;\nendproperty\nassert_p_No_Timeout_Response:assert property (p_No_Timeout_Response) else $error(\"\");"
    },
    {
        "id": "195_0196",
        "sva1": "property p_cond_12;\n@(posedge clk)     if (debug_en) dbg_req |-> ##1 dbg_ack else dbg_req |-> ##3 dbg_ack\nendproperty",
        "sva2": "property p_dbg_req_ack;\n@(posedge clk)     if (debug_en) (         dbg_req |-> ##1 dbg_ack     ) else (         dbg_req |-> ##3 dbg_ack     );\nendproperty\nassert_p_dbg_req_ack:assert property (p_dbg_req_ack) else $error(\"\");"
    },
    {
        "id": "196_0197",
        "sva1": "property p_cond_15;\n@(posedge clk)     if (atomic_op) lock |-> ##1 unlock else lock |-> ##2 unlock\nendproperty",
        "sva2": "property p_lock_unlock_sequence;\n@(posedge clk)     lock == 1'b1 |->      if (atomic_op)          ##1 unlock == 1'b1     else         ##2 unlock == 1'b1;\nendproperty\nassert_p_lock_unlock_sequence:assert property (p_lock_unlock_sequence) else $error(\"\");"
    },
    {
        "id": "197_0198",
        "sva1": "property p_cond_16;\n@(posedge clk)     if (irq_pending) irq_ack |-> ##1 irq_clear else irq_ack |-> ##2 irq_clear\nendproperty",
        "sva2": "property p_irq_clear_sequence;\n@(posedge clk)     irq_ack == 1'b1 |->      if (irq_pending)          ##1 irq_clear     else          ##2 irq_clear;\nendproperty\nassert_p_irq_clear_sequence:assert property (p_irq_clear_sequence) else $error(\"\");"
    },
    {
        "id": "198_0199",
        "sva1": "property p_cond_19;\n@(posedge clk)     if (prediction_en) predict |-> ##1 result else predict |-> ##3 result\nendproperty",
        "sva2": "property p_Prediction_Result;\n@(posedge clk)     predict |->      if (prediction_en == 1'b1)          ##1 result     else          ##3 result;\nendproperty\nassert_p_Prediction_Result:assert property (p_Prediction_Result) else $error(\"\");"
    },
    {
        "id": "199_0200",
        "sva1": "property p_cond_20;\n@(posedge clk)     if (vector_mode) vec_op |-> ##1 vec_result else vec_op |-> ##2 scalar_result\nendproperty",
        "sva2": "property p_Vector_Scalar_Result;\n@(posedge clk)     vec_op == 1'b1 |->      if (vector_mode)          ##1 vec_result     else         ##2 scalar_result;\nendproperty\nassert_p_Vector_Scalar_Result:assert property (p_Vector_Scalar_Result) else $error(\"\");"
    },
    {
        "id": "200_0201",
        "sva1": "property p_cond_25;\n@(posedge clk)     if (ecc_en) ecc_encode |-> ##1 ecc_out else ecc_encode |-> ##1 data_out\nendproperty",
        "sva2": "property p_ecc_encode_output;\n@(posedge clk)     ecc_encode == 1'b1 |->      if (ecc_en == 1'b1)          ##1 ecc_out     else          ##1 data_out;\nendproperty\nassert_p_ecc_encode_output:assert property (p_ecc_encode_output) else $error(\"\");"
    },
    {
        "id": "201_0202",
        "sva1": "property p_cond_29;\n@(posedge clk)     if (qos_en) qos_req |-> ##1 qos_ack else qos_req |-> ##2 qos_ack\nendproperty",
        "sva2": "property p_qos_ack_after_req;\n@(posedge clk)     qos_req == 1'b1 |->      if (qos_en == 1'b1)          ##1 qos_ack == 1'b1     else         ##2 qos_ack == 1'b1;\nendproperty\nassert_p_qos_ack_after_req:assert property (p_qos_ack_after_req) else $error(\"\");"
    },
    {
        "id": "202_0203",
        "sva1": "property p_cond_2;\n@(posedge clk)     if (en) data_valid |-> ##1 grant else data_valid |-> ##3 grant\nendproperty",
        "sva2": "property p_grant_after_data_valid;\n@(posedge clk)     data_valid == 1'b1 |->      if (en == 1'b1)         ##1 grant     else         ##3 grant;\nendproperty\nassert_p_grant_after_data_valid:assert property (p_grant_after_data_valid) else $error(\"\");"
    },
    {
        "id": "203_0204",
        "sva1": "property p_cond_36;\n@(posedge clk)     if (adaptive_clk) clk_req |-> ##2 clk_ack else clk_req |-> ##1 clk_ack\nendproperty",
        "sva2": "property p_adaptive_clk_handshake;\n@(posedge clk)     clk_req == 1'b1 |->      if (adaptive_clk)          ##2 clk_ack == 1'b1     else         ##1 clk_ack == 1'b1;\nendproperty\nassert_p_adaptive_clk_handshake:assert property (p_adaptive_clk_handshake) else $error(\"\");"
    },
    {
        "id": "204_0205",
        "sva1": "property p_cond_37;\n@(posedge clk)     if (dynamic_vdd) vdd_req |-> ##3 vdd_ack else vdd_req |-> ##1 vdd_ack\nendproperty",
        "sva2": "property p_vdd_req_ack_timing;\n@(posedge clk)     if (dynamic_vdd) (         vdd_req == 1'b1 |-> ##3 vdd_ack == 1'b1     ) else (         vdd_req == 1'b1 |-> ##1 vdd_ack == 1'b1     );\nendproperty\nassert_p_vdd_req_ack_timing:assert property (p_vdd_req_ack_timing) else $error(\"\");"
    },
    {
        "id": "205_0206",
        "sva1": "property p_cond_35;\n@(posedge clk)     if (loopback_en) tx_data |-> ##1 rx_data else tx_data |-> ##1 external_data\nendproperty",
        "sva2": "property p_loopback_data_path;\n@(posedge clk)         tx_data |->          if (loopback_en)              ##1 rx_data         else              ##1 external_data;\nendproperty\nassert_p_loopback_data_path:assert property (p_loopback_data_path) else $error(\"\");"
    },
    {
        "id": "206_0207",
        "sva1": "property p_cond_40;\n@(posedge clk)     if (fault_inj) fault_trigger |-> ##1 fault_detect else fault_trigger |-> ##1 normal_op\nendproperty",
        "sva2": "property p_fault_trigger_response;\n@(posedge clk)         fault_trigger |->          if (fault_inj)              ##1 fault_detect         else             ##1 normal_op;\nendproperty\nassert_p_fault_trigger_response:assert property (p_fault_trigger_response) else $error(\"\");"
    },
    {
        "id": "207_0208",
        "sva1": "property p_cond_42;\n@(posedge clk)     if (recovery_en) recover |-> ##3 restored else recover |-> ##1 normal\nendproperty",
        "sva2": "property p_Recovery_Check;\n@(posedge clk)     recover == 1'b1 |->          if (recovery_en == 1'b1)             ##3 restored == 1'b1         else             ##1 normal == 1'b1;\nendproperty\nassert_p_Recovery_Check:assert property (p_Recovery_Check) else $error(\"\");"
    },
    {
        "id": "208_0209",
        "sva1": "property p_cond_49;\n@(posedge clk)     if (pipeline_stall) stall_req |-> ##1 stall_ack else stall_req |-> ##1 no_stall\nendproperty",
        "sva2": "property p_stall_handling;\n@(posedge clk)     if (pipeline_stall) (         stall_req |-> ##1 stall_ack     ) else (         stall_req |-> ##1 no_stall     );\nendproperty\nassert_p_stall_handling:assert property (p_stall_handling) else $error(\"\");"
    },
    {
        "id": "209_0210",
        "sva1": "property p_cond_9;\n@(posedge clk)     if (fifo_full) wr_en |-> ##1 fifo_ack else wr_en |-> ##1 fifo_nack\nendproperty",
        "sva2": "property p_fifo_response;\n@(posedge clk)         wr_en == 1'b1 |->              if (fifo_full == 1'b1)                 ##1 fifo_ack             else                 ##1 fifo_nack;\nendproperty\nassert_p_fifo_response:assert property (p_fifo_response) else $error(\"\");"
    },
    {
        "id": "210_0211",
        "sva1": "property p_data_consistency;\n@(posedge clk) disable iff (reset)     (valid_out && ready_in) |-> $stable(data_out);\nendproperty",
        "sva2": "property p_stable_data_out;\n@(posedge clk) disable iff (reset)         valid_out && ready_in |-> $stable(data_out);\nendproperty\nassert_p_stable_data_out:assert property (p_stable_data_out) else $error(\"\");"
    },
    {
        "id": "211_0212",
        "sva1": "property p_data_handshake;\n@(posedge clk) disable iff (reset)     valid_in && ready_out |=> ##1 !valid_in;\nendproperty",
        "sva2": "property p_valid_in_ready_out;\n@(posedge clk) disable iff (reset)         valid_in && ready_out |=> ##1 !valid_in;\nendproperty\nassert_p_valid_in_ready_out:assert property (p_valid_in_ready_out) else $error(\"\");"
    },
    {
        "id": "212_0213",
        "sva1": "property p_data_latency;\n@(posedge clk) disable iff (reset)     data_in_valid |-> ##[2:4] data_out_valid;\nendproperty",
        "sva2": "property p_data_out_valid_after_data_in;\n@(posedge clk) disable iff (reset)     data_in_valid == 1'b1 |-> ##[2:4] data_out_valid == 1'b1;\nendproperty\nassert_p_data_out_valid_after_data_in:assert property (p_data_out_valid_after_data_in) else $error(\"\");"
    },
    {
        "id": "213_0214",
        "sva1": "property p_data_match;\n@(posedge clk) disable iff (reset)     (data_in == expected_data) |-> match_flag;\nendproperty",
        "sva2": "property p_data_match;\n@(posedge clk) disable iff (reset)         (data_in == expected_data) |-> match_flag;\nendproperty\nassert_p_data_match:assert property (p_data_match) else $error(\"\");"
    },
    {
        "id": "214_0215",
        "sva1": "property p_setup_time;\n@(posedge clk) disable iff (reset)     $rose(signal_in) |-> ##[1:2] $rose(signal_out);\nendproperty",
        "sva2": "property p_SignalOut_After_SignalIn;\n@(posedge clk) disable iff (reset)     $rose(signal_in) |-> ##[1:2] $rose(signal_out);\nendproperty\nassert_p_SignalOut_After_SignalIn:assert property (p_SignalOut_After_SignalIn) else $error(\"\");"
    },
    {
        "id": "215_0216",
        "sva1": "property p_hold_time;\n@(posedge clk) disable iff (reset)     $fell(enable) |-> ##1 $stable(data_out);\nendproperty",
        "sva2": "property p_fell_enable_stable_data;\n@(posedge clk) disable iff (reset)         $fell(enable) |-> ##1 $stable(data_out);\nendproperty\nassert_p_fell_enable_stable_data:assert property (p_fell_enable_stable_data) else $error(\"\");"
    },
    {
        "id": "216_0217",
        "sva1": "property p_clock_gating;\n@(posedge clk) disable iff (reset)     !clock_enable |=> $stable(gated_clock);\nendproperty",
        "sva2": "property p_gated_clock_stable;\n@(posedge clk) disable iff (reset)         !clock_enable |=> $stable(gated_clock);\nendproperty\nassert_p_gated_clock_stable:assert property (p_gated_clock_stable) else $error(\"\");"
    },
    {
        "id": "217_0218",
        "sva1": "property p_pulse_width;\n@(posedge clk) disable iff (reset)     $rose(pulse) |-> ##[3:5] $fell(pulse);\nendproperty",
        "sva2": "property p_Pulse_Width_Check;\n@(posedge clk) disable iff (reset)         $rose(pulse) |-> ##[3:5] $fell(pulse);\nendproperty\nassert_p_Pulse_Width_Check:assert property (p_Pulse_Width_Check) else $error(\"\");"
    },
    {
        "id": "218_0219",
        "sva1": "property p_control_ack;\n@(posedge clk) disable iff (reset)     req |-> ##1 ack;\nendproperty",
        "sva2": "property p_req_ack;\n@(posedge clk) disable iff (reset)         req == 1'b1 |-> ##1 ack == 1'b1;\nendproperty\nassert_p_req_ack:assert property (p_req_ack) else $error(\"\");"
    },
    {
        "id": "219_0220",
        "sva1": "property p_periodic_signal;\n@(posedge clk) disable iff (reset)     $rose(periodic_sig) |-> ##10 $rose(periodic_sig);\nendproperty",
        "sva2": "property p_Periodic_Signal_Check;\n@(posedge clk) disable iff (reset)     $rose(periodic_sig) |-> ##10 $rose(periodic_sig);\nendproperty\nassert_p_Periodic_Signal_Check:assert property (p_Periodic_Signal_Check) else $error(\"\");"
    },
    {
        "id": "220_0221",
        "sva1": "property p_mem_write;\n@(posedge clk) disable iff (reset)     (write_en && addr_valid) |-> ##1 mem_data == write_data;\nendproperty",
        "sva2": "property p_mem_data_write;\n@(posedge clk) disable iff (reset)         (write_en && addr_valid) |-> ##1 mem_data == write_data;\nendproperty\nassert_p_mem_data_write:assert property (p_mem_data_write) else $error(\"\");"
    },
    {
        "id": "221_0222",
        "sva1": "property p_mem_read;\n@(posedge clk) disable iff (reset)     (read_en && addr_valid) |-> ##1 read_data == $past(mem_data);\nendproperty",
        "sva2": "property p_Read_Data_Valid;\n@(posedge clk) disable iff (reset)         (read_en && addr_valid) |-> ##1 read_data == $past(mem_data);\nendproperty\nassert_p_Read_Data_Valid:assert property (p_Read_Data_Valid) else $error(\"\");"
    },
    {
        "id": "222_0223",
        "sva1": "property p_mem_addr_stable;\n@(posedge clk) disable iff (!mem_en)     $stable(mem_addr);\nendproperty",
        "sva2": "property p_Stable_Mem_Addr;\n@(posedge clk) disable iff (!mem_en)     $stable(mem_addr);\nendproperty\nassert_p_Stable_Mem_Addr:assert property (p_Stable_Mem_Addr) else $error(\"\");"
    },
    {
        "id": "223_0224",
        "sva1": "property p_mem_burst;\n@(posedge clk) disable iff (reset)     burst_start |-> ##[1:8] burst_done;\nendproperty",
        "sva2": "property p_burst_start_to_done;\n@(posedge clk) disable iff (reset)         burst_start == 1'b1 |-> ##[1:8] burst_done == 1'b1;\nendproperty\nassert_p_burst_start_to_done:assert property (p_burst_start_to_done) else $error(\"\");"
    },
    {
        "id": "224_0225",
        "sva1": "property p_mem_page_hit;\n@(posedge clk) disable iff (reset)     same_page_access |-> ##1 page_hit;\nendproperty",
        "sva2": "property p_same_page_access_hit;\n@(posedge clk) disable iff (reset)         same_page_access == 1'b1 |-> ##1 page_hit == 1'b1;\nendproperty\nassert_p_same_page_access_hit:assert property (p_same_page_access_hit) else $error(\"\");"
    },
    {
        "id": "225_0226",
        "sva1": "property p_bus_lock;\n@(posedge clk) disable iff (reset)     bus_lock |=> $stable(bus_owner);\nendproperty",
        "sva2": "property p_bus_lock_stable_owner;\n@(posedge clk) disable iff (reset)         bus_lock == 1'b1 |=> $stable(bus_owner);\nendproperty\nassert_p_bus_lock_stable_owner:assert property (p_bus_lock_stable_owner) else $error(\"\");"
    },
    {
        "id": "226_0227",
        "sva1": "property p_bus_arbitration;\n@(posedge clk) disable iff (reset)     (bus_request[0] && !bus_request[1]) |-> bus_grant[0];\nendproperty",
        "sva2": "property p_Bus_Grant_On_Request;\n@(posedge clk) disable iff (reset)     (bus_request[0] && !bus_request[1]) |-> bus_grant[0];\nendproperty\nassert_p_Bus_Grant_On_Request:assert property (p_Bus_Grant_On_Request) else $error(\"\");"
    },
    {
        "id": "227_0228",
        "sva1": "property p_bus_timeout;\n@(posedge clk) disable iff (reset)     bus_wait && !bus_ack |-> ##16 bus_timeout;\nendproperty",
        "sva2": "property p_bus_timeout;\n@(posedge clk) disable iff (reset)         (bus_wait && !bus_ack) |-> ##16 bus_timeout;\nendproperty\nassert_p_bus_timeout:assert property (p_bus_timeout) else $error(\"\");"
    },
    {
        "id": "228_0229",
        "sva1": "property p_bus_grant;\n@(posedge clk) disable iff (reset)     bus_request |-> ##[1:3] bus_grant;\nendproperty",
        "sva2": "property p_bus_request_grant;\n@(posedge clk) disable iff (reset)         bus_request == 1'b1 |-> ##[1:3] bus_grant == 1'b1;\nendproperty\nassert_p_bus_request_grant:assert property (p_bus_request_grant) else $error(\"\");"
    },
    {
        "id": "229_0230",
        "sva1": "property p_bus_priority;\n@(posedge clk) disable iff (reset)     high_priority_req |-> ##1 !low_priority_grant;\nendproperty",
        "sva2": "property p_High_Priority_Req_Grant;\n@(posedge clk) disable iff (reset)     high_priority_req == 1'b1 |-> ##1 !low_priority_grant;\nendproperty\nassert_p_High_Priority_Req_Grant:assert property (p_High_Priority_Req_Grant) else $error(\"\");"
    },
    {
        "id": "230_0231",
        "sva1": "property p_error_detection;\n@(posedge clk) disable iff (reset)     parity_error |-> ##1 error_flag;\nendproperty",
        "sva2": "property p_ParityErrorToFlag;\n@(posedge clk) disable iff (reset)         parity_error |-> ##1 error_flag;\nendproperty\nassert_p_ParityErrorToFlag:assert property (p_ParityErrorToFlag) else $error(\"\");"
    },
    {
        "id": "231_0232",
        "sva1": "property p_error_recovery;\n@(posedge clk) disable iff (reset)     error_state && recovery_cmd |=> ##2 !error_state;\nendproperty",
        "sva2": "property p_Error_State_Recovery;\n@(posedge clk) disable iff (reset)     (error_state && recovery_cmd) |=> ##2 !error_state;\nendproperty\nassert_p_Error_State_Recovery:assert property (p_Error_State_Recovery) else $error(\"\");"
    },
    {
        "id": "232_0233",
        "sva1": "property p_error_mask;\n@(posedge clk) disable iff (reset)     error_mask_en |-> ##1 !error_interrupt;\nendproperty",
        "sva2": "property p_Error_Interrupt_After_Mask;\n@(posedge clk) disable iff (reset)     error_mask_en == 1'b1 |-> ##1 !error_interrupt;\nendproperty\nassert_p_Error_Interrupt_After_Mask:assert property (p_Error_Interrupt_After_Mask) else $error(\"\");"
    },
    {
        "id": "233_0234",
        "sva1": "property p_error_threshold;\n@(posedge clk) disable iff (reset)     (error_count >= threshold) |-> fatal_error;\nendproperty",
        "sva2": "property p_Fatal_Error_Threshold;\n@(posedge clk) disable iff (reset)         error_count >= threshold |-> fatal_error;\nendproperty\nassert_p_Fatal_Error_Threshold:assert property (p_Fatal_Error_Threshold) else $error(\"\");"
    },
    {
        "id": "234_0235",
        "sva1": "property p_power_down;\n@(posedge clk) disable iff (reset)     power_down_cmd |=> ##3 all_modules_off;\nendproperty",
        "sva2": "property p_Power_Down_Sequence;\n@(posedge clk) disable iff (reset)     power_down_cmd == 1'b1 |=> ##3 all_modules_off == 1'b1;\nendproperty\nassert_p_Power_Down_Sequence:assert property (p_Power_Down_Sequence) else $error(\"\");"
    },
    {
        "id": "235_0236",
        "sva1": "property p_power_up;\n@(posedge clk) disable iff (reset)     power_up_cmd |-> ##[5:10] power_good;\nendproperty",
        "sva2": "property p_power_good_after_cmd;\n@(posedge clk) disable iff (reset)         power_up_cmd == 1'b1 |-> ##[5:10] power_good == 1'b1;\nendproperty\nassert_p_power_good_after_cmd:assert property (p_power_good_after_cmd) else $error(\"\");"
    },
    {
        "id": "236_0237",
        "sva1": "property p_clock_stop;\n@(posedge clk) disable iff (reset)     stop_clock_cmd |=> ##1 clock_stopped;\nendproperty",
        "sva2": "property p_clock_stop_sequence;\n@(posedge clk) disable iff (reset)     stop_clock_cmd == 1'b1 |=> ##1 clock_stopped == 1'b1;\nendproperty\nassert_p_clock_stop_sequence:assert property (p_clock_stop_sequence) else $error(\"\");"
    },
    {
        "id": "237_0238",
        "sva1": "property p_voltage_scale;\n@(posedge clk) disable iff (reset)     voltage_scale_cmd |-> ##2 voltage_stable;\nendproperty",
        "sva2": "property p_voltage_scale_cmd_stable;\n@(posedge clk) disable iff (reset)     voltage_scale_cmd == 1'b1 |-> ##2 voltage_stable == 1'b1;\nendproperty\nassert_p_voltage_scale_cmd_stable:assert property (p_voltage_scale_cmd_stable) else $error(\"\");"
    },
    {
        "id": "238_0239",
        "sva1": "property p_ready_valid;\n@(posedge clk) disable iff (reset)     valid_in |-> ready_out;\nendproperty",
        "sva2": "property p_valid_in_ready_out;\n@(posedge clk) disable iff (reset)         valid_in == 1'b1 |-> ready_out == 1'b1;\nendproperty\nassert_p_valid_in_ready_out:assert property (p_valid_in_ready_out) else $error(\"\");"
    },
    {
        "id": "239_0240",
        "sva1": "property p_power_state;\n@(posedge clk) disable iff (reset)     $changed(power_state) |-> ##1 power_state_valid;\nendproperty",
        "sva2": "property p_Power_State_Change_Valid;\n@(posedge clk) disable iff (reset)     $changed(power_state) |-> ##1 power_state_valid;\nendproperty\nassert_p_Power_State_Change_Valid:assert property (p_Power_State_Change_Valid) else $error(\"\");"
    },
    {
        "id": "240_0241",
        "sva1": "property p_auth_success;\n@(posedge clk) disable iff (reset)     auth_request && valid_credential |-> ##1 auth_grant;\nendproperty",
        "sva2": "property p_auth_grant_after_request;\n@(posedge clk) disable iff (reset)         (auth_request && valid_credential) |-> ##1 auth_grant;\nendproperty\nassert_p_auth_grant_after_request:assert property (p_auth_grant_after_request) else $error(\"\");"
    },
    {
        "id": "241_0242",
        "sva1": "property p_auth_failure;\n@(posedge clk) disable iff (reset)     auth_request && !valid_credential |-> ##1 auth_deny;\nendproperty",
        "sva2": "property p_auth_deny_after_invalid_request;\n@(posedge clk) disable iff (reset)     (auth_request && !valid_credential) |-> ##1 auth_deny;\nendproperty\nassert_p_auth_deny_after_invalid_request:assert property (p_auth_deny_after_invalid_request) else $error(\"\");"
    },
    {
        "id": "242_0243",
        "sva1": "property p_secure_access;\n@(posedge clk) disable iff (reset)     secure_mode |-> ##1 !unsecure_access;\nendproperty",
        "sva2": "property p_secure_mode_access;\n@(posedge clk) disable iff (reset)     secure_mode == 1'b1 |-> ##1 !unsecure_access;\nendproperty\nassert_p_secure_mode_access:assert property (p_secure_mode_access) else $error(\"\");"
    },
    {
        "id": "243_0244",
        "sva1": "property p_key_rotation;\n@(posedge clk) disable iff (reset)     key_rotate_cmd |-> ##1 new_key_active;\nendproperty",
        "sva2": "property p_key_rotate_cmd_implies_new_key_active;\n@(posedge clk) disable iff (reset)     key_rotate_cmd == 1'b1 |-> ##1 new_key_active;\nendproperty\nassert_p_key_rotate_cmd_implies_new_key_active:assert property (p_key_rotate_cmd_implies_new_key_active) else $error(\"\");"
    },
    {
        "id": "244_0245",
        "sva1": "property p_tamper_detect;\n@(posedge clk) disable iff (reset)     tamper_signal |-> ##1 security_lockdown;\nendproperty",
        "sva2": "property p_Tamper_Signal_Lockdown;\n@(posedge clk) disable iff (reset)     tamper_signal == 1'b1 |-> ##1 security_lockdown == 1'b1;\nendproperty\nassert_p_Tamper_Signal_Lockdown:assert property (p_Tamper_Signal_Lockdown) else $error(\"\");"
    },
    {
        "id": "245_0246",
        "sva1": "property p_serial_start;\n@(posedge clk) disable iff (reset)     $fell(serial_start) |-> ##8 serial_done;\nendproperty",
        "sva2": "property p_serial_start_to_done;\n@(posedge clk) disable iff (reset)     $fell(serial_start) |-> ##8 serial_done;\nendproperty\nassert_p_serial_start_to_done:assert property (p_serial_start_to_done) else $error(\"\");"
    },
    {
        "id": "246_0247",
        "sva1": "property p_parallel_valid;\n@(posedge clk) disable iff (reset)     parallel_en |-> ##1 parallel_data_valid;\nendproperty",
        "sva2": "property p_parallel_en_to_data_valid;\n@(posedge clk) disable iff (reset)         parallel_en == 1'b1 |-> ##1 parallel_data_valid == 1'b1;\nendproperty\nassert_p_parallel_en_to_data_valid:assert property (p_parallel_en_to_data_valid) else $error(\"\");"
    },
    {
        "id": "247_0248",
        "sva1": "property p_spi_transfer;\n@(posedge clk) disable iff (reset)     spi_select |-> ##[8:16] !spi_select;\nendproperty",
        "sva2": "property p_spi_select_deassertion;\n@(posedge clk) disable iff (reset)     spi_select == 1'b1 |-> ##[8:16] !spi_select;\nendproperty\nassert_p_spi_select_deassertion:assert property (p_spi_select_deassertion) else $error(\"\");"
    },
    {
        "id": "248_0249",
        "sva1": "property p_i2c_start;\n@(posedge clk) disable iff (reset)     i2c_start |-> ##1 i2c_ack;\nendproperty",
        "sva2": "property p_i2c_start_ack;\n@(posedge clk) disable iff (reset)         i2c_start == 1'b1 |-> ##1 i2c_ack;\nendproperty\nassert_p_i2c_start_ack:assert property (p_i2c_start_ack) else $error(\"\");"
    },
    {
        "id": "249_0250",
        "sva1": "property p_fifo_empty;\n@(posedge clk) disable iff (reset)     fifo_empty |-> !fifo_full;\nendproperty",
        "sva2": "property p_fifo_empty_not_full;\n@(posedge clk) disable iff (reset)     fifo_empty == 1'b1 |-> !fifo_full;\nendproperty\nassert_p_fifo_empty_not_full:assert property (p_fifo_empty_not_full) else $error(\"\");"
    },
    {
        "id": "250_0251",
        "sva1": "property p_uart_parity;\n@(posedge clk) disable iff (reset)     uart_transmit |-> parity_bit == ^tx_data;\nendproperty",
        "sva2": "property p_uart_parity_check;\n@(posedge clk) disable iff (reset)     uart_transmit == 1'b1 |-> parity_bit == ^tx_data;\nendproperty\nassert_p_uart_parity_check:assert property (p_uart_parity_check) else $error(\"\");"
    },
    {
        "id": "251_0252",
        "sva1": "property p_counter_overflow;\n@(posedge clk) disable iff (reset)     (counter == max_count) |-> ##1 (counter == 0);\nendproperty",
        "sva2": "property p_Counter_Reset_After_Max;\n@(posedge clk) disable iff (reset)         (counter == max_count) |-> ##1 (counter == 0);\nendproperty\nassert_p_Counter_Reset_After_Max:assert property (p_Counter_Reset_After_Max) else $error(\"\");"
    },
    {
        "id": "252_0253",
        "sva1": "property p_fifo_pointer;\n@(posedge clk) disable iff (reset)     fifo_write && !fifo_full |-> write_ptr == $past(write_ptr) + 1;\nendproperty",
        "sva2": "property p_fifo_write_ptr_increment;\n@(posedge clk) disable iff (reset)         (fifo_write && !fifo_full) |-> (write_ptr == ($past(write_ptr) + 1));\nendproperty\nassert_p_fifo_write_ptr_increment:assert property (p_fifo_write_ptr_increment) else $error(\"\");"
    },
    {
        "id": "253_0254",
        "sva1": "property p_interrupt_mask;\n@(posedge clk) disable iff (reset)     int_mask[3] |-> !interrupt[3];\nendproperty",
        "sva2": "property p_Interrupt_Mask_Check;\n@(posedge clk) disable iff (reset)     int_mask[3] == 1'b1 |-> !interrupt[3];\nendproperty\nassert_p_Interrupt_Mask_Check:assert property (p_Interrupt_Mask_Check) else $error(\"\");"
    },
    {
        "id": "254_0255",
        "sva1": "property p_watchdog_reset;\n@(posedge clk) disable iff (reset)     !watchdog_feed |-> ##16 system_reset;\nendproperty",
        "sva2": "property p_watchdog_reset;\n@(posedge clk) disable iff (reset)         !watchdog_feed |-> ##16 system_reset;\nendproperty\nassert_p_watchdog_reset:assert property (p_watchdog_reset) else $error(\"\");"
    },
    {
        "id": "255_0256",
        "sva1": "property p_glitch_filter;\n@(posedge clk) disable iff (reset)     $rose(noisy_signal) |-> ##[3:5] filtered_signal;\nendproperty",
        "sva2": "property p_FilteredSignalAfterNoiseRise;\n@(posedge clk) disable iff (reset)     $rose(noisy_signal) |-> ##[3:5] filtered_signal;\nendproperty\nassert_p_FilteredSignalAfterNoiseRise:assert property (p_FilteredSignalAfterNoiseRise) else $error(\"\");"
    },
    {
        "id": "256_0257",
        "sva1": "property p_interrupt_clear;\n@(posedge clk) disable iff (reset)     int_clear |=> !interrupt;\nendproperty",
        "sva2": "property p_interrupt_clear;\n@(posedge clk) disable iff (reset)     int_clear |=> !interrupt;\nendproperty\nassert_p_interrupt_clear:assert property (p_interrupt_clear) else $error(\"\");"
    },
    {
        "id": "257_0258",
        "sva1": "property p_state_timeout;\n@(posedge clk) disable iff (reset)     (state == WAIT) && timeout |-> ##1 (state == ERROR);\nendproperty",
        "sva2": "property p_State_Transition_On_Timeout;\n@(posedge clk) disable iff (reset)         (state == WAIT) && timeout |-> ##1 (state == ERROR);\nendproperty\nassert_p_State_Transition_On_Timeout:assert property (p_State_Transition_On_Timeout) else $error(\"\");"
    },
    {
        "id": "258_0259",
        "sva1": "property p_state_stable;\n@(posedge clk) disable iff (!fsm_en)     $stable(state);\nendproperty",
        "sva2": "property p_Stable_State;\n@(posedge clk) disable iff (!fsm_en)     $stable(state);\nendproperty\nassert_p_Stable_State:assert property (p_Stable_State) else $error(\"\");"
    },
    {
        "id": "259_0260",
        "sva1": "property p_state_completion;\n@(posedge clk) disable iff (reset)     (state == PROCESS) && done |=> (state == COMPLETE);\nendproperty",
        "sva2": "property p_State_Transition_On_Done;\n@(posedge clk) disable iff (reset)     (state == PROCESS) && done |=> (state == COMPLETE);\nendproperty\nassert_p_State_Transition_On_Done:assert property (p_State_Transition_On_Done) else $error(\"\");"
    },
    {
        "id": "260_0261",
        "sva1": "property p_fixed_delay_10;\n@(posedge clk)     (timer_expire && !sleep_mode) |-> ##2 wakeup_signal;\nendproperty",
        "sva2": "property p_wakeup_signal_after_timer_expire;\n@(posedge clk)     (timer_expire && !sleep_mode) |-> ##2 wakeup_signal;\nendproperty\nassert_p_wakeup_signal_after_timer_expire:assert property (p_wakeup_signal_after_timer_expire) else $error(\"\");"
    },
    {
        "id": "261_0262",
        "sva1": "property p_fixed_delay_11;\n@(posedge clk)     (cache_miss && !stall) |-> ##7 cache_fill_done;\nendproperty",
        "sva2": "property p_cache_fill_done;\n@(posedge clk)         (cache_miss && !stall) |-> ##7 cache_fill_done;\nendproperty\nassert_p_cache_fill_done:assert property (p_cache_fill_done) else $error(\"\");"
    },
    {
        "id": "262_0263",
        "sva1": "property p_fixed_delay_12;\n@(posedge clk)     (pwr_good && !low_pwr_mode) |-> ##1 clk_stable;\nendproperty",
        "sva2": "property p_Clk_Stable_After_Pwr_Good;\n@(posedge clk)     (pwr_good && !low_pwr_mode) |-> ##1 clk_stable;\nendproperty\nassert_p_Clk_Stable_After_Pwr_Good:assert property (p_Clk_Stable_After_Pwr_Good) else $error(\"\");"
    },
    {
        "id": "263_0264",
        "sva1": "property p_fixed_delay_13;\n@(posedge clk)     (sync_pulse && pll_locked) |-> ##2 frame_start;\nendproperty",
        "sva2": "property p_Frame_Start_After_PLL_Locked;\n@(posedge clk)         (sync_pulse && pll_locked) |-> ##2 frame_start;\nendproperty\nassert_p_Frame_Start_After_PLL_Locked:assert property (p_Frame_Start_After_PLL_Locked) else $error(\"\");"
    },
    {
        "id": "264_0265",
        "sva1": "property p_fixed_delay_14;\n@(posedge clk)     (tx_enable && !fifo_empty) |-> ##3 tx_active;\nendproperty",
        "sva2": "property p_tx_activation;\n@(posedge clk)         (tx_enable && !fifo_empty) |-> ##3 tx_active;\nendproperty\nassert_p_tx_activation:assert property (p_tx_activation) else $error(\"\");"
    },
    {
        "id": "265_0266",
        "sva1": "property p_fixed_delay_15;\n@(posedge clk)     (rx_valid && !parity_error) |-> ##1 rx_ready;\nendproperty",
        "sva2": "property p_rx_ready_after_valid;\n@(posedge clk)     (rx_valid && !parity_error) |-> ##1 rx_ready;\nendproperty\nassert_p_rx_ready_after_valid:assert property (p_rx_ready_after_valid) else $error(\"\");"
    },
    {
        "id": "266_0267",
        "sva1": "property p_fixed_delay_16;\n@(posedge clk)     (branch_taken && !pipeline_stall) |-> ##4 pc_updated;\nendproperty",
        "sva2": "property p_PC_Update_After_Branch;\n@(posedge clk)     (branch_taken && !pipeline_stall) |-> ##4 pc_updated;\nendproperty\nassert_p_PC_Update_After_Branch:assert property (p_PC_Update_After_Branch) else $error(\"\");"
    },
    {
        "id": "267_0268",
        "sva1": "property p_fixed_delay_17;\n@(posedge clk)     (sensor_trigger && calib_done) |-> ##6 adc_data_valid;\nendproperty",
        "sva2": "property p_SensorTrigger_CalibDone_AdcValid;\n@(posedge clk)         (sensor_trigger && calib_done) |-> ##6 adc_data_valid;\nendproperty\nassert_p_SensorTrigger_CalibDone_AdcValid:assert property (p_SensorTrigger_CalibDone_AdcValid) else $error(\"\");"
    },
    {
        "id": "268_0269",
        "sva1": "property p_fixed_delay_18;\n@(posedge clk)     (key_pressed && !debounce_active) |-> ##2 key_valid;\nendproperty",
        "sva2": "property p_Key_Valid_After_Press;\n@(posedge clk)         (key_pressed && !debounce_active) |-> ##2 key_valid;\nendproperty\nassert_p_Key_Valid_After_Press:assert property (p_Key_Valid_After_Press) else $error(\"\");"
    },
    {
        "id": "269_0270",
        "sva1": "property p_fixed_delay_20;\n@(posedge clk)     (enc_posedge && !direction) |-> ##2 counter_dec;\nendproperty",
        "sva2": "property p_counter_dec_on_enc_posedge;\n@(posedge clk)         (enc_posedge && !direction) |-> ##2 counter_dec;\nendproperty\nassert_p_counter_dec_on_enc_posedge:assert property (p_counter_dec_on_enc_posedge) else $error(\"\");"
    },
    {
        "id": "270_0271",
        "sva1": "property p_fixed_delay_21;\n@(posedge clk)     (spi_cs_fall && !spi_busy) |-> ##4 spi_first_bit;\nendproperty",
        "sva2": "property p_spi_first_bit_after_cs_fall;\n@(posedge clk)         (spi_cs_fall && !spi_busy) |-> ##4 spi_first_bit;\nendproperty\nassert_p_spi_first_bit_after_cs_fall:assert property (p_spi_first_bit_after_cs_fall) else $error(\"\");"
    },
    {
        "id": "271_0272",
        "sva1": "property p_fixed_delay_22;\n@(posedge clk)     (i2c_start && !arb_lost) |-> ##3 i2c_sda_low;\nendproperty",
        "sva2": "property p_i2c_sda_low_after_start;\n@(posedge clk)         (i2c_start && !arb_lost) |-> ##3 i2c_sda_low;\nendproperty\nassert_p_i2c_sda_low_after_start:assert property (p_i2c_sda_low_after_start) else $error(\"\");"
    },
    {
        "id": "272_0273",
        "sva1": "property p_fixed_delay_23;\n@(posedge clk)     (uart_break_detect && !fifo_full) |-> ##1 uart_irq;\nendproperty",
        "sva2": "property p_Uart_Irq_On_Break_Detect;\n@(posedge clk)         (uart_break_detect && !fifo_full) |-> ##1 uart_irq;\nendproperty\nassert_p_Uart_Irq_On_Break_Detect:assert property (p_Uart_Irq_On_Break_Detect) else $error(\"\");"
    },
    {
        "id": "273_0274",
        "sva1": "property p_fixed_delay_24;\n@(posedge clk)     (can_tx_req && !bus_off) |-> ##5 can_tx_start;\nendproperty",
        "sva2": "property p_can_tx_start_after_req;\n@(posedge clk)     (can_tx_req && !bus_off) |-> ##5 can_tx_start;\nendproperty\nassert_p_can_tx_start_after_req:assert property (p_can_tx_start_after_req) else $error(\"\");"
    },
    {
        "id": "274_0275",
        "sva1": "property p_fixed_delay_25;\n@(posedge clk)     (eth_collision && !jamming) |-> ##2 eth_retransmit;\nendproperty",
        "sva2": "property p_Eth_Retransmit_After_Collision;\n@(posedge clk)         (eth_collision && !jamming) |-> ##2 eth_retransmit;\nendproperty\nassert_p_Eth_Retransmit_After_Collision:assert property (p_Eth_Retransmit_After_Collision) else $error(\"\");"
    },
    {
        "id": "275_0276",
        "sva1": "property p_fixed_delay_26;\n@(posedge clk)     (usb_reset && !suspend) |-> ##1 usb_reset_detect;\nendproperty",
        "sva2": "property p_Usb_Reset_Detect;\n@(posedge clk)         usb_reset && !suspend |-> ##1 usb_reset_detect;\nendproperty\nassert_p_Usb_Reset_Detect:assert property (p_Usb_Reset_Detect) else $error(\"\");"
    },
    {
        "id": "276_0277",
        "sva1": "property p_fixed_delay_27;\n@(posedge clk)     (pcie_tlp_received && !malformed) |-> ##3 pcie_ack_sent;\nendproperty",
        "sva2": "property p_Pcie_Ack_After_Valid_Tlp;\n@(posedge clk)         (pcie_tlp_received && !malformed) |-> ##3 pcie_ack_sent;\nendproperty\nassert_p_Pcie_Ack_After_Valid_Tlp:assert property (p_Pcie_Ack_After_Valid_Tlp) else $error(\"\");"
    },
    {
        "id": "277_0278",
        "sva1": "property p_fixed_delay_28;\n@(posedge clk)     (sd_cmd_sent && !crc_error) |-> ##8 sd_response_ready;\nendproperty",
        "sva2": "property p_SD_Response_Ready_After_CMD_Sent;\n@(posedge clk)     (sd_cmd_sent && !crc_error) |-> ##8 sd_response_ready;\nendproperty\nassert_p_SD_Response_Ready_After_CMD_Sent:assert property (p_SD_Response_Ready_After_CMD_Sent) else $error(\"\");"
    },
    {
        "id": "278_0279",
        "sva1": "property p_fixed_delay_29;\n@(posedge clk)     (hdmi_vsync && !blanking) |-> ##1 hdmi_new_line;\nendproperty",
        "sva2": "property p_hdmi_new_line_after_vsync;\n@(posedge clk)         (hdmi_vsync && !blanking) |-> ##1 hdmi_new_line;\nendproperty\nassert_p_hdmi_new_line_after_vsync:assert property (p_hdmi_new_line_after_vsync) else $error(\"\");"
    },
    {
        "id": "279_0280",
        "sva1": "property p_fixed_delay_2;\n@(posedge clk)     (req && !busy) |-> ##2 (ack || timeout);\nendproperty",
        "sva2": "property p_req_ack_timeout;\n@(posedge clk)         (req && !busy) |-> ##2 (ack || timeout);\nendproperty\nassert_p_req_ack_timeout:assert property (p_req_ack_timeout) else $error(\"\");"
    },
    {
        "id": "280_0281",
        "sva1": "property p_fixed_delay_30;\n@(posedge clk)     (vga_hsync && !vblank) |-> ##2 vga_pixel_valid;\nendproperty",
        "sva2": "property p_VGA_Pixel_Valid_After_Hsync;\n@(posedge clk)     (vga_hsync && !vblank) |-> ##2 vga_pixel_valid;\nendproperty\nassert_p_VGA_Pixel_Valid_After_Hsync:assert property (p_VGA_Pixel_Valid_After_Hsync) else $error(\"\");"
    },
    {
        "id": "281_0282",
        "sva1": "property p_fixed_delay_31;\n@(posedge clk)     (dvi_preamble && !link_down) |-> ##4 dvi_data_valid;\nendproperty",
        "sva2": "property p_Dvi_Data_Valid_After_Preamble;\n@(posedge clk)         (dvi_preamble && !link_down) |-> ##4 dvi_data_valid;\nendproperty\nassert_p_Dvi_Data_Valid_After_Preamble:assert property (p_Dvi_Data_Valid_After_Preamble) else $error(\"\");"
    },
    {
        "id": "282_0283",
        "sva1": "property p_fixed_delay_32;\n@(posedge clk)     (sata_phy_ready && !reset) |-> ##3 sata_oob_complete;\nendproperty",
        "sva2": "property p_Sata_Oob_Complete;\n@(posedge clk)     (sata_phy_ready && !reset) |-> ##3 sata_oob_complete;\nendproperty\nassert_p_Sata_Oob_Complete:assert property (p_Sata_Oob_Complete) else $error(\"\");"
    },
    {
        "id": "283_0284",
        "sva1": "property p_fixed_delay_33;\n@(posedge clk)     (sas_frame_start && !crc_error) |-> ##6 sas_frame_end;\nendproperty",
        "sva2": "property p_sas_frame_end_after_start;\n@(posedge clk)     (sas_frame_start && !crc_error) |-> ##6 sas_frame_end;\nendproperty\nassert_p_sas_frame_end_after_start:assert property (p_sas_frame_end_after_start) else $error(\"\");"
    },
    {
        "id": "284_0285",
        "sva1": "property p_fixed_delay_34;\n@(posedge clk)     (fibre_channel_arb_won && !link_fault) |-> ##2 fibre_channel_tx;\nendproperty",
        "sva2": "property p_FibreChannelTx_After_ArbWon;\n@(posedge clk)         (fibre_channel_arb_won && !link_fault) |-> ##2 fibre_channel_tx;\nendproperty\nassert_p_FibreChannelTx_After_ArbWon:assert property (p_FibreChannelTx_After_ArbWon) else $error(\"\");"
    },
    {
        "id": "285_0286",
        "sva1": "property p_fixed_delay_35;\n@(posedge clk)     (infiniband_packet_valid && !congestion) |-> ##4 infiniband_ack;\nendproperty",
        "sva2": "property p_Infiniband_Ack_After_Valid;\n@(posedge clk)         (infiniband_packet_valid && !congestion) |-> ##4 infiniband_ack;\nendproperty\nassert_p_Infiniband_Ack_After_Valid:assert property (p_Infiniband_Ack_After_Valid) else $error(\"\");"
    },
    {
        "id": "286_0287",
        "sva1": "property p_fixed_delay_36;\n@(posedge clk)     (thunderbolt_wake && !low_power) |-> ##1 thunderbolt_active;\nendproperty",
        "sva2": "property p_Thunderbolt_Wake_Active;\n@(posedge clk)     thunderbolt_wake && !low_power |-> ##1 thunderbolt_active;\nendproperty\nassert_p_Thunderbolt_Wake_Active:assert property (p_Thunderbolt_Wake_Active) else $error(\"\");"
    },
    {
        "id": "287_0288",
        "sva1": "property p_fixed_delay_37;\n@(posedge clk)     (mipi_dsi_hs_request && !lp_mode) |-> ##3 mipi_dsi_hs_mode;\nendproperty",
        "sva2": "property p_mipi_dsi_hs_mode_activation;\n@(posedge clk)         (mipi_dsi_hs_request && !lp_mode) |-> ##3 mipi_dsi_hs_mode;\nendproperty\nassert_p_mipi_dsi_hs_mode_activation:assert property (p_mipi_dsi_hs_mode_activation) else $error(\"\");"
    },
    {
        "id": "288_0289",
        "sva1": "property p_fixed_delay_38;\n@(posedge clk)     (lvds_sync_acquired && !deskew_active) |-> ##2 lvds_data_valid;\nendproperty",
        "sva2": "property p_lvds_data_valid_after_sync;\n@(posedge clk)     (lvds_sync_acquired && !deskew_active) |-> ##2 lvds_data_valid;\nendproperty\nassert_p_lvds_data_valid_after_sync:assert property (p_lvds_data_valid_after_sync) else $error(\"\");"
    },
    {
        "id": "289_0290",
        "sva1": "property p_fixed_delay_39;\n@(posedge clk)     (display_port_link_trained && !scramble_reset) |-> ##5 display_port_active;\nendproperty",
        "sva2": "property p_DisplayPort_Active_After_Trained;\n@(posedge clk)         (display_port_link_trained && !scramble_reset) |-> ##5 display_port_active;\nendproperty\nassert_p_DisplayPort_Active_After_Trained:assert property (p_DisplayPort_Active_After_Trained) else $error(\"\");"
    },
    {
        "id": "290_0291",
        "sva1": "property p_fixed_delay_3;\n@(posedge clk)     $fell(reset_n) |-> ##1 (state == idle);\nendproperty",
        "sva2": "property p_State_After_Reset_Fall;\n@(posedge clk)     $fell(reset_n) |-> ##1 (state == idle);\nendproperty\nassert_p_State_After_Reset_Fall:assert property (p_State_After_Reset_Fall) else $error(\"\");"
    },
    {
        "id": "291_0292",
        "sva1": "property p_fixed_delay_40;\n@(posedge clk)     (edp_panel_power_on && !backlight_off) |-> ##1 edp_video_on;\nendproperty",
        "sva2": "property p_edp_video_on_after_power_on;\n@(posedge clk)     (edp_panel_power_on && !backlight_off) |-> ##1 edp_video_on;\nendproperty\nassert_p_edp_video_on_after_power_on:assert property (p_edp_video_on_after_power_on) else $error(\"\");"
    },
    {
        "id": "292_0293",
        "sva1": "property p_fixed_delay_41;\n@(posedge clk)     (touch_screen_press && !calibration_mode) |-> ##3 touch_coord_valid;\nendproperty",
        "sva2": "property p_Touch_Coord_Valid_After_Press;\n@(posedge clk)     (touch_screen_press && !calibration_mode) |-> ##3 touch_coord_valid;\nendproperty\nassert_p_Touch_Coord_Valid_After_Press:assert property (p_Touch_Coord_Valid_After_Press) else $error(\"\");"
    },
    {
        "id": "293_0294",
        "sva1": "property p_fixed_delay_42;\n@(posedge clk)     (thermal_threshold && !shutdown) |-> ##2 fan_speed_increase;\nendproperty",
        "sva2": "property p_fan_speed_increase_after_threshold;\n@(posedge clk)         (thermal_threshold && !shutdown) |-> ##2 fan_speed_increase;\nendproperty\nassert_p_fan_speed_increase_after_threshold:assert property (p_fan_speed_increase_after_threshold) else $error(\"\");"
    },
    {
        "id": "294_0295",
        "sva1": "property p_fixed_delay_43;\n@(posedge clk)     (voltage_drop && !battery_low) |-> ##1 regulator_boost;\nendproperty",
        "sva2": "property p_Regulator_Boost_On_Drop;\n@(posedge clk)     (voltage_drop && !battery_low) |-> ##1 regulator_boost;\nendproperty\nassert_p_Regulator_Boost_On_Drop:assert property (p_Regulator_Boost_On_Drop) else $error(\"\");"
    },
    {
        "id": "295_0296",
        "sva1": "property p_fixed_delay_44;\n@(posedge clk)     (current_surge && !fuse_blown) |-> ##4 current_limit_active;\nendproperty",
        "sva2": "property p_CurrentLimitActivation;\n@(posedge clk)         (current_surge && !fuse_blown) |-> ##4 current_limit_active;\nendproperty\nassert_p_CurrentLimitActivation:assert property (p_CurrentLimitActivation) else $error(\"\");"
    },
    {
        "id": "296_0297",
        "sva1": "property p_fixed_delay_45;\n@(posedge clk)     (watchdog_timeout && !reset_active) |-> ##1 system_reset;\nendproperty",
        "sva2": "property p_watchdog_timeout_reset;\n@(posedge clk)         (watchdog_timeout && !reset_active) |-> ##1 system_reset;\nendproperty\nassert_p_watchdog_timeout_reset:assert property (p_watchdog_timeout_reset) else $error(\"\");"
    },
    {
        "id": "297_0298",
        "sva1": "property p_fixed_delay_46;\n@(posedge clk)     (bist_start && !test_mode) |-> ##6 bist_done;\nendproperty",
        "sva2": "property p_bist_start_to_done;\n@(posedge clk)         (bist_start && !test_mode) |-> ##6 bist_done;\nendproperty\nassert_p_bist_start_to_done:assert property (p_bist_start_to_done) else $error(\"\");"
    },
    {
        "id": "298_0299",
        "sva1": "property p_fixed_delay_47;\n@(posedge clk)     (scan_enable && !test_reset) |-> ##3 scan_data_valid;\nendproperty",
        "sva2": "property p_scan_data_valid;\n@(posedge clk)         (scan_enable && !test_reset) |-> ##3 scan_data_valid;\nendproperty\nassert_p_scan_data_valid:assert property (p_scan_data_valid) else $error(\"\");"
    },
    {
        "id": "299_0300",
        "sva1": "property p_fixed_delay_48;\n@(posedge clk)     (jtag_ir_shift && !bypass_mode) |-> ##2 jtag_ir_capture;\nendproperty",
        "sva2": "property p_JtagIrCapture;\n@(posedge clk)         (jtag_ir_shift && !bypass_mode) |-> ##2 jtag_ir_capture;\nendproperty\nassert_p_JtagIrCapture:assert property (p_JtagIrCapture) else $error(\"\");"
    },
    {
        "id": "300_0301",
        "sva1": "property p_fixed_delay_49;\n@(posedge clk)     (boundary_scan_load && !extest_mode) |-> ##5 boundary_scan_update;\nendproperty",
        "sva2": "property p_boundary_scan_update;\n@(posedge clk)         (boundary_scan_load && !extest_mode) |-> ##5 boundary_scan_update;\nendproperty\nassert_p_boundary_scan_update:assert property (p_boundary_scan_update) else $error(\"\");"
    },
    {
        "id": "301_0302",
        "sva1": "property p_fixed_delay_4;\n@(posedge clk)     (fifo_full && write_en) |-> ##1 fifo_error;\nendproperty",
        "sva2": "property p_Fifo_Error_On_Full_Write;\n@(posedge clk)         fifo_full && write_en |-> ##1 fifo_error;\nendproperty\nassert_p_Fifo_Error_On_Full_Write:assert property (p_Fifo_Error_On_Full_Write) else $error(\"\");"
    },
    {
        "id": "302_0303",
        "sva1": "property p_fixed_delay_50;\n@(posedge clk)     (analog_test_enable && !calibration_active) |-> ##7 adc_test_result_valid;\nendproperty",
        "sva2": "property p_Adc_Test_Result_Valid;\n@(posedge clk)     (analog_test_enable && !calibration_active) |-> ##7 adc_test_result_valid;\nendproperty\nassert_p_Adc_Test_Result_Valid:assert property (p_Adc_Test_Result_Valid) else $error(\"\");"
    },
    {
        "id": "303_0304",
        "sva1": "property p_fixed_delay_7;\n@(posedge clk)     (irq_pending && !irq_mask) |-> ##1 irq_asserted;\nendproperty",
        "sva2": "property p_irq_assertion;\n@(posedge clk)     (irq_pending && !irq_mask) |-> ##1 irq_asserted;\nendproperty\nassert_p_irq_assertion:assert property (p_irq_assertion) else $error(\"\");"
    },
    {
        "id": "304_0305",
        "sva1": "property p_fixed_delay_8;\n@(posedge clk)     (packet_start && crc_ok) |-> ##5 packet_end;\nendproperty",
        "sva2": "property p_packet_end_after_start_crc_ok;\n@(posedge clk)         (packet_start && crc_ok) |-> ##5 packet_end;\nendproperty\nassert_p_packet_end_after_start_crc_ok:assert property (p_packet_end_after_start_crc_ok) else $error(\"\");"
    },
    {
        "id": "305_0306",
        "sva1": "property p_fixed_delay_9;\n@(posedge clk)     (dma_req && bus_free) |-> ##3 dma_ack;\nendproperty",
        "sva2": "property p_Dma_Ack_After_Req;\n@(posedge clk)         (dma_req && bus_free) |-> ##3 dma_ack;\nendproperty\nassert_p_Dma_Ack_After_Req:assert property (p_Dma_Ack_After_Req) else $error(\"\");"
    },
    {
        "id": "306_0307",
        "sva1": "property p_var_delay_10;\n@(posedge clk) addr_match |-> ##[3:8] data_ready;\nendproperty",
        "sva2": "property p_addr_match_to_data_ready;\n@(posedge clk)     addr_match == 1'b1 |-> ##[3:8] data_ready;\nendproperty\nassert_p_addr_match_to_data_ready:assert property (p_addr_match_to_data_ready) else $error(\"\");"
    },
    {
        "id": "307_0308",
        "sva1": "property p_var_delay_11;\n@(posedge clk) $fell(pwr_good) |-> ##[1:4] $rose(pwr_fail);\nendproperty",
        "sva2": "property p_Pwr_Fail_After_Pwr_Good_Fall;\n@(posedge clk)     $fell(pwr_good) |-> ##[1:4] $rose(pwr_fail);\nendproperty\nassert_p_Pwr_Fail_After_Pwr_Good_Fall:assert property (p_Pwr_Fail_After_Pwr_Good_Fall) else $error(\"\");"
    },
    {
        "id": "308_0309",
        "sva1": "property p_var_delay_12;\n@(posedge clk) sync_pulse |-> ##[2:5] sync_ack;\nendproperty",
        "sva2": "property p_sync_ack_after_pulse;\n@(posedge clk)     sync_pulse == 1'b1 |-> ##[2:5] sync_ack;\nendproperty\nassert_p_sync_ack_after_pulse:assert property (p_sync_ack_after_pulse) else $error(\"\");"
    },
    {
        "id": "309_0310",
        "sva1": "property p_var_delay_13;\n@(posedge clk) dma_req |-> ##[4:9] dma_ack;\nendproperty",
        "sva2": "property p_dma_ack_after_req;\n@(posedge clk)     dma_req == 1'b1 |-> ##[4:9] dma_ack;\nendproperty\nassert_p_dma_ack_after_req:assert property (p_dma_ack_after_req) else $error(\"\");"
    },
    {
        "id": "310_0311",
        "sva1": "property p_var_delay_14;\n@(posedge clk) $rose(calib_start) |-> ##[8:16] calib_done;\nendproperty",
        "sva2": "property p_calib_done_after_start;\n@(posedge clk)         $rose(calib_start) |-> ##[8:16] calib_done;\nendproperty\nassert_p_calib_done_after_start:assert property (p_calib_done_after_start) else $error(\"\");"
    },
    {
        "id": "311_0312",
        "sva1": "property p_var_delay_16;\n@(posedge clk) rx_valid |-> ##[1:3] rx_ack;\nendproperty",
        "sva2": "property p_rx_ack_after_valid;\n@(posedge clk)         rx_valid == 1'b1 |-> ##[1:3] rx_ack;\nendproperty\nassert_p_rx_ack_after_valid:assert property (p_rx_ack_after_valid) else $error(\"\");"
    },
    {
        "id": "312_0313",
        "sva1": "property p_past_val_14;\n@(posedge clk)     $past(lock_acquired, 2) |-> $past(lock_request, 3);\nendproperty",
        "sva2": "property p_Past_Lock_Acquired_Request;\n@(posedge clk)         $past(lock_acquired, 2) |-> $past(lock_request, 3);\nendproperty\nassert_p_Past_Lock_Acquired_Request:assert property (p_Past_Lock_Acquired_Request) else $error(\"\");"
    },
    {
        "id": "313_0314",
        "sva1": "property p_var_delay_17;\n@(posedge clk) $fell(lock) |-> ##[2:5] $rose(alarm);\nendproperty",
        "sva2": "property p_alarm_after_lock_fall;\n@(posedge clk)     $fell(lock) |-> ##[2:5] $rose(alarm);\nendproperty\nassert_p_alarm_after_lock_fall:assert property (p_alarm_after_lock_fall) else $error(\"\");"
    },
    {
        "id": "314_0315",
        "sva1": "property p_var_delay_18;\n@(posedge clk) mem_write |-> ##[5:10] mem_read;\nendproperty",
        "sva2": "property p_mem_write_to_read;\n@(posedge clk)         mem_write == 1'b1 |-> ##[5:10] mem_read == 1'b1;\nendproperty\nassert_p_mem_write_to_read:assert property (p_mem_write_to_read) else $error(\"\");"
    },
    {
        "id": "315_0316",
        "sva1": "property p_var_delay_19;\n@(posedge clk) $rose(phase_adj) |-> ##[4:8] phase_locked;\nendproperty",
        "sva2": "property p_PhaseAdj_To_PhaseLocked;\n@(posedge clk)         $rose(phase_adj) |-> ##[4:8] phase_locked;\nendproperty\nassert_p_PhaseAdj_To_PhaseLocked:assert property (p_PhaseAdj_To_PhaseLocked) else $error(\"\");"
    },
    {
        "id": "316_0317",
        "sva1": "property p_var_delay_1;\n@(posedge clk) req |-> ##[3:8] ack;\nendproperty",
        "sva2": "property p_req_to_ack_delay;\n@(posedge clk)     req == 1'b1 |-> ##[3:8] ack == 1'b1;\nendproperty\nassert_p_req_to_ack_delay:assert property (p_req_to_ack_delay) else $error(\"\");"
    },
    {
        "id": "317_0318",
        "sva1": "property p_var_delay_20;\n@(posedge clk) crc_error |-> ##[1:3] retry_start;\nendproperty",
        "sva2": "property p_crc_error_retry;\n@(posedge clk)         crc_error == 1'b1 |-> ##[1:3] retry_start;\nendproperty\nassert_p_crc_error_retry:assert property (p_crc_error_retry) else $error(\"\");"
    },
    {
        "id": "318_0319",
        "sva1": "property p_var_delay_22;\n@(posedge clk) timeout |-> ##[3:6] reset_active;\nendproperty",
        "sva2": "property p_Timeout_Reset_Active;\n@(posedge clk)         timeout == 1'b1 |-> ##[3:6] reset_active;\nendproperty\nassert_p_Timeout_Reset_Active:assert property (p_Timeout_Reset_Active) else $error(\"\");"
    },
    {
        "id": "319_0320",
        "sva1": "property p_var_delay_23;\n@(posedge clk) $rose(scan_en) |-> ##[5:12] scan_done;\nendproperty",
        "sva2": "property p_scan_done_after_rose_scan_en;\n@(posedge clk)     $rose(scan_en) |-> ##[5:12] scan_done;\nendproperty\nassert_p_scan_done_after_rose_scan_en:assert property (p_scan_done_after_rose_scan_en) else $error(\"\");"
    },
    {
        "id": "320_0321",
        "sva1": "property p_var_delay_24;\n@(posedge clk) parity_err |-> ##[1:2] $fell(data_valid);\nendproperty",
        "sva2": "property p_parity_err_to_data_valid_fall;\n@(posedge clk)     parity_err == 1'b1 |-> ##[1:2] $fell(data_valid);\nendproperty\nassert_p_parity_err_to_data_valid_fall:assert property (p_parity_err_to_data_valid_fall) else $error(\"\");"
    },
    {
        "id": "321_0322",
        "sva1": "property p_var_delay_25;\n@(posedge clk) burst_start |-> ##[4:8] burst_end;\nendproperty",
        "sva2": "property p_burst_start_to_end;\n@(posedge clk)         burst_start == 1'b1 |-> ##[4:8] burst_end;\nendproperty\nassert_p_burst_start_to_end:assert property (p_burst_start_to_end) else $error(\"\");"
    },
    {
        "id": "322_0323",
        "sva1": "property p_var_delay_26;\n@(posedge clk) $fell(oe_n) |-> ##[1:3] data_out_valid;\nendproperty",
        "sva2": "property p_data_out_valid_after_oe_n_fall;\n@(posedge clk)     $fell(oe_n) |-> ##[1:3] data_out_valid;\nendproperty\nassert_p_data_out_valid_after_oe_n_fall:assert property (p_data_out_valid_after_oe_n_fall) else $error(\"\");"
    },
    {
        "id": "323_0324",
        "sva1": "property p_var_delay_27;\n@(posedge clk) frame_start |-> ##[6:12] frame_end;\nendproperty",
        "sva2": "property p_frame_start_to_end;\n@(posedge clk)     frame_start == 1'b1 |-> ##[6:12] frame_end == 1'b1;\nendproperty\nassert_p_frame_start_to_end:assert property (p_frame_start_to_end) else $error(\"\");"
    },
    {
        "id": "324_0325",
        "sva1": "property p_var_delay_28;\n@(posedge clk) $rose(pll_en) |-> ##[8:16] pll_lock;\nendproperty",
        "sva2": "property p_Pll_Lock_After_Enable;\n@(posedge clk)     $rose(pll_en) |-> ##[8:16] pll_lock;\nendproperty\nassert_p_Pll_Lock_After_Enable:assert property (p_Pll_Lock_After_Enable) else $error(\"\");"
    },
    {
        "id": "325_0326",
        "sva1": "property p_var_delay_29;\n@(posedge clk) ecc_error |-> ##[2:5] ecc_corrected;\nendproperty",
        "sva2": "property p_ecc_error_to_corrected;\n@(posedge clk)     ecc_error == 1'b1 |-> ##[2:5] ecc_corrected == 1'b1;\nendproperty\nassert_p_ecc_error_to_corrected:assert property (p_ecc_error_to_corrected) else $error(\"\");"
    },
    {
        "id": "326_0327",
        "sva1": "property p_var_delay_2;\n@(posedge clk) $rose(en) |-> ##[1:4] $fell(rst_n);\nendproperty",
        "sva2": "property p_Rose_En_Fell_Rst;\n@(posedge clk)         $rose(en) |-> ##[1:4] $fell(rst_n);\nendproperty\nassert_p_Rose_En_Fell_Rst:assert property (p_Rose_En_Fell_Rst) else $error(\"\");"
    },
    {
        "id": "327_0328",
        "sva1": "property p_var_delay_30;\n@(posedge clk) $fell(cs_n) |-> ##[1:4] cmd_valid;\nendproperty",
        "sva2": "property p_cmd_valid_after_cs_fall;\n@(posedge clk)     $fell(cs_n) |-> ##[1:4] cmd_valid;\nendproperty\nassert_p_cmd_valid_after_cs_fall:assert property (p_cmd_valid_after_cs_fall) else $error(\"\");"
    },
    {
        "id": "328_0329",
        "sva1": "property p_var_delay_31;\n@(posedge clk) $rose(adc_start) |-> ##[4:8] adc_done;\nendproperty",
        "sva2": "property p_adc_done_after_start;\n@(posedge clk)     $rose(adc_start) |-> ##[4:8] adc_done;\nendproperty\nassert_p_adc_done_after_start:assert property (p_adc_done_after_start) else $error(\"\");"
    },
    {
        "id": "329_0330",
        "sva1": "property p_var_delay_32;\n@(posedge clk) ddr_cal_start |-> ##[10:20] ddr_cal_done;\nendproperty",
        "sva2": "property p_ddr_cal_done_after_start;\n@(posedge clk)         ddr_cal_start == 1'b1 |-> ##[10:20] ddr_cal_done;\nendproperty\nassert_p_ddr_cal_done_after_start:assert property (p_ddr_cal_done_after_start) else $error(\"\");"
    },
    {
        "id": "330_0331",
        "sva1": "property p_var_delay_33;\n@(posedge clk) $fell(we_n) |-> ##[2:5] $stable(wr_data);\nendproperty",
        "sva2": "property p_Stable_Wr_Data_After_We_N_Fall;\n@(posedge clk)     $fell(we_n) |-> ##[2:5] $stable(wr_data);\nendproperty\nassert_p_Stable_Wr_Data_After_We_N_Fall:assert property (p_Stable_Wr_Data_After_We_N_Fall) else $error(\"\");"
    },
    {
        "id": "331_0332",
        "sva1": "property p_var_delay_3;\n@(posedge clk) start_transfer |-> ##[2:5] data_valid;\nendproperty",
        "sva2": "property p_Start_Transfer_Data_Valid;\n@(posedge clk)         start_transfer == 1'b1 |-> ##[2:5] data_valid;\nendproperty\nassert_p_Start_Transfer_Data_Valid:assert property (p_Start_Transfer_Data_Valid) else $error(\"\");"
    },
    {
        "id": "332_0333",
        "sva1": "property p_var_delay_34;\n@(posedge clk) $rose(serdes_en) |-> ##[6:12] serdes_ready;\nendproperty",
        "sva2": "property p_serdes_ready_after_enable;\n@(posedge clk)     $rose(serdes_en) |-> ##[6:12] serdes_ready;\nendproperty\nassert_p_serdes_ready_after_enable:assert property (p_serdes_ready_after_enable) else $error(\"\");"
    },
    {
        "id": "333_0334",
        "sva1": "property p_var_delay_35;\n@(posedge clk) $fell(rdy) |-> ##[1:3] $rose(busy);\nendproperty",
        "sva2": "property p_Fell_Rdy_Rose_Busy;\n@(posedge clk)     $fell(rdy) |-> ##[1:3] $rose(busy);\nendproperty\nassert_p_Fell_Rdy_Rose_Busy:assert property (p_Fell_Rdy_Rose_Busy) else $error(\"\");"
    },
    {
        "id": "334_0335",
        "sva1": "property p_var_delay_36;\n@(posedge clk) $rose(tsu_violation) |-> ##[1:2] $rose(thold_violation);\nendproperty",
        "sva2": "property p_Tsu_Thold_Violation;\n@(posedge clk)         $rose(tsu_violation) |-> ##[1:2] $rose(thold_violation);\nendproperty\nassert_p_Tsu_Thold_Violation:assert property (p_Tsu_Thold_Violation) else $error(\"\");"
    },
    {
        "id": "335_0336",
        "sva1": "property p_var_delay_38;\n@(posedge clk) $rose(init_cal) |-> ##[8:16] cal_done;\nendproperty",
        "sva2": "property p_Cal_Done_After_Init;\n@(posedge clk)     $rose(init_cal) |-> ##[8:16] cal_done;\nendproperty\nassert_p_Cal_Done_After_Init:assert property (p_Cal_Done_After_Init) else $error(\"\");"
    },
    {
        "id": "336_0337",
        "sva1": "property p_var_delay_37;\n@(posedge clk) $fell(pwr_down) |-> ##[4:8] $rose(clk_en);\nendproperty",
        "sva2": "property p_ClkEn_After_PwrDown;\n@(posedge clk)     $fell(pwr_down) |-> ##[4:8] $rose(clk_en);\nendproperty\nassert_p_ClkEn_After_PwrDown:assert property (p_ClkEn_After_PwrDown) else $error(\"\");"
    },
    {
        "id": "337_0338",
        "sva1": "property p_var_delay_39;\n@(posedge clk) $fell(sel) |-> ##[1:3] $stable(mux_out);\nendproperty",
        "sva2": "property p_StableMuxAfterSelFall;\n@(posedge clk)         $fell(sel) |-> ##[1:3] $stable(mux_out);\nendproperty\nassert_p_StableMuxAfterSelFall:assert property (p_StableMuxAfterSelFall) else $error(\"\");"
    },
    {
        "id": "338_0339",
        "sva1": "property p_var_delay_40;\n@(posedge clk) $rose(load) |-> ##[2:5] $fell(empty);\nendproperty",
        "sva2": "property p_Load_Rose_Empty_Fell;\n@(posedge clk)         $rose(load) |-> ##[2:5] $fell(empty);\nendproperty\nassert_p_Load_Rose_Empty_Fell:assert property (p_Load_Rose_Empty_Fell) else $error(\"\");"
    },
    {
        "id": "339_0340",
        "sva1": "property p_var_delay_41;\n@(posedge clk) $fell(align_en) |-> ##[3:6] $rose(align_done);\nendproperty",
        "sva2": "property p_Align_Done_After_Fell;\n@(posedge clk)     $fell(align_en) |-> ##[3:6] $rose(align_done);\nendproperty\nassert_p_Align_Done_After_Fell:assert property (p_Align_Done_After_Fell) else $error(\"\");"
    },
    {
        "id": "340_0341",
        "sva1": "property p_var_delay_42;\n@(posedge clk) $rose(trim_start) |-> ##[5:10] trim_done;\nendproperty",
        "sva2": "property p_Trim_Start_To_Done;\n@(posedge clk)     $rose(trim_start) |-> ##[5:10] trim_done;\nendproperty\nassert_p_Trim_Start_To_Done:assert property (p_Trim_Start_To_Done) else $error(\"\");"
    },
    {
        "id": "341_0342",
        "sva1": "property p_var_delay_43;\n@(posedge clk) $fell(iso_en) |-> ##[2:4] $rose(pwr_ok);\nendproperty",
        "sva2": "property p_iso_en_pwr_ok_check;\n@(posedge clk)     $fell(iso_en) |-> ##[2:4] $rose(pwr_ok);\nendproperty\nassert_p_iso_en_pwr_ok_check:assert property (p_iso_en_pwr_ok_check) else $error(\"\");"
    },
    {
        "id": "342_0343",
        "sva1": "property p_var_delay_44;\n@(posedge clk) $rose(loop_en) |-> ##[4:8] loop_locked;\nendproperty",
        "sva2": "property p_loop_locked_after_rose;\n@(posedge clk)         $rose(loop_en) |-> ##[4:8] loop_locked;\nendproperty\nassert_p_loop_locked_after_rose:assert property (p_loop_locked_after_rose) else $error(\"\");"
    },
    {
        "id": "343_0344",
        "sva1": "property p_var_delay_45;\n@(posedge clk) $fell(bypass) |-> ##[3:6] $rose(pll_lock);\nendproperty",
        "sva2": "property p_PllLock_After_BypassFall;\n@(posedge clk)         $fell(bypass) |-> ##[3:6] $rose(pll_lock);\nendproperty\nassert_p_PllLock_After_BypassFall:assert property (p_PllLock_After_BypassFall) else $error(\"\");"
    },
    {
        "id": "344_0345",
        "sva1": "property p_var_delay_46;\n@(posedge clk) $rose(div_change) |-> ##[5:9] $stable(clk_out);\nendproperty",
        "sva2": "property p_Stable_Clk_Out_After_Div_Change;\n@(posedge clk)     $rose(div_change) |-> ##[5:9] $stable(clk_out);\nendproperty\nassert_p_Stable_Clk_Out_After_Div_Change:assert property (p_Stable_Clk_Out_After_Div_Change) else $error(\"\");"
    },
    {
        "id": "345_0346",
        "sva1": "property p_var_delay_47;\n@(posedge clk) $fell(scan_mode) |-> ##[2:5] $rose(func_mode);\nendproperty",
        "sva2": "property p_FuncMode_After_ScanModeFall;\n@(posedge clk)     $fell(scan_mode) |-> ##[2:5] $rose(func_mode);\nendproperty\nassert_p_FuncMode_After_ScanModeFall:assert property (p_FuncMode_After_ScanModeFall) else $error(\"\");"
    },
    {
        "id": "346_0347",
        "sva1": "property p_var_delay_48;\n@(posedge clk) $rose(afe_cal) |-> ##[6:12] afe_ready;\nendproperty",
        "sva2": "property p_afe_ready_after_cal;\n@(posedge clk)     $rose(afe_cal) |-> ##[6:12] afe_ready;\nendproperty\nassert_p_afe_ready_after_cal:assert property (p_afe_ready_after_cal) else $error(\"\");"
    },
    {
        "id": "347_0348",
        "sva1": "property p_var_delay_49;\n@(posedge clk) $fell(hold_n) |-> ##[1:3] $stable(data_out);\nendproperty",
        "sva2": "property p_Stable_Data_After_Hold_Fall;\n@(posedge clk)     $fell(hold_n) |-> ##[1:3] $stable(data_out);\nendproperty\nassert_p_Stable_Data_After_Hold_Fall:assert property (p_Stable_Data_After_Hold_Fall) else $error(\"\");"
    },
    {
        "id": "348_0349",
        "sva1": "property p_var_delay_4;\n@(posedge clk) $fell(ready) |-> ##[3:7] $stable(data_in);\nendproperty",
        "sva2": "property p_Data_Stable_After_Ready_Fall;\n@(posedge clk)     $fell(ready) |-> ##[3:7] $stable(data_in);\nendproperty\nassert_p_Data_Stable_After_Ready_Fall:assert property (p_Data_Stable_After_Ready_Fall) else $error(\"\");"
    },
    {
        "id": "349_0350",
        "sva1": "property p_var_delay_50;\n@(posedge clk) $rose(comp_en) |-> ##[4:7] comp_done;\nendproperty",
        "sva2": "property p_comp_done_after_comp_en;\n@(posedge clk)     $rose(comp_en) |-> ##[4:7] comp_done;\nendproperty\nassert_p_comp_done_after_comp_en:assert property (p_comp_done_after_comp_en) else $error(\"\");"
    },
    {
        "id": "350_0351",
        "sva1": "property p_var_delay_5;\n@(posedge clk) write_en |-> ##[4:10] read_en;\nendproperty",
        "sva2": "property p_write_en_to_read_en;\n@(posedge clk)     write_en == 1'b1 |-> ##[4:10] read_en == 1'b1;\nendproperty\nassert_p_write_en_to_read_en:assert property (p_write_en_to_read_en) else $error(\"\");"
    },
    {
        "id": "351_0352",
        "sva1": "property p_var_delay_6;\n@(posedge clk) (err_detected && !err_mask) |-> ##[1:3] int_asserted;\nendproperty",
        "sva2": "property p_Err_Detected_Int_Asserted;\n@(posedge clk)     (err_detected && !err_mask) |-> ##[1:3] int_asserted;\nendproperty\nassert_p_Err_Detected_Int_Asserted:assert property (p_Err_Detected_Int_Asserted) else $error(\"\");"
    },
    {
        "id": "352_0353",
        "sva1": "property p_var_delay_7;\n@(posedge clk) fifo_full |-> ##[2:6] fifo_rd_en;\nendproperty",
        "sva2": "property p_Fifo_Read_After_Full;\n@(posedge clk)     fifo_full == 1'b1 |-> ##[2:6] fifo_rd_en == 1'b1;\nendproperty\nassert_p_Fifo_Read_After_Full:assert property (p_Fifo_Read_After_Full) else $error(\"\");"
    },
    {
        "id": "353_0354",
        "sva1": "property p_var_delay_8;\n@(posedge clk) cmd_valid |-> ##[1:5] cmd_complete;\nendproperty",
        "sva2": "property p_cmd_complete_after_valid;\n@(posedge clk)     cmd_valid == 1'b1 |-> ##[1:5] cmd_complete == 1'b1;\nendproperty\nassert_p_cmd_complete_after_valid:assert property (p_cmd_complete_after_valid) else $error(\"\");"
    },
    {
        "id": "354_0355",
        "sva1": "property p_var_delay_9;\n@(posedge clk) $rose(init) |-> ##[5:12] config_done;\nendproperty",
        "sva2": "property p_Config_Done_After_Init;\n@(posedge clk)     $rose(init) |-> ##[5:12] config_done;\nendproperty\nassert_p_Config_Done_After_Init:assert property (p_Config_Done_After_Init) else $error(\"\");"
    },
    {
        "id": "355_0356",
        "sva1": "property p_power_down_sequence;\n@(posedge clk)     power_down_req |-> (power_ack && !power_up_req);\nendproperty",
        "sva2": "property p_power_down_req_ack;\n@(posedge clk)     power_down_req == 1'b1 |-> (power_ack && !power_up_req);\nendproperty\nassert_p_power_down_req_ack:assert property (p_power_down_req_ack) else $error(\"\");"
    },
    {
        "id": "356_0357",
        "sva1": "property p_credit_empty_stop;\n@(posedge clk)     credit_empty |-> (!tx_enable && credit_avail == 0);\nendproperty",
        "sva2": "property p_credit_empty_check;\n@(posedge clk)         credit_empty == 1'b1 |-> (!tx_enable && credit_avail == 0);\nendproperty\nassert_p_credit_empty_check:assert property (p_credit_empty_check) else $error(\"\");"
    },
    {
        "id": "357_0358",
        "sva1": "property p_crc_error_retransmit;\n@(posedge clk)     crc_error |-> (retransmit_request && !crc_ok);\nendproperty",
        "sva2": "property p_crc_error_retransmit;\n@(posedge clk)     crc_error == 1'b1 |-> (retransmit_request && !crc_ok);\nendproperty\nassert_p_crc_error_retransmit:assert property (p_crc_error_retransmit) else $error(\"\");"
    },
    {
        "id": "358_0359",
        "sva1": "property p_timeout_reset_counter;\n@(posedge clk)     timeout |-> (counter_reset && !timeout_clear);\nendproperty",
        "sva2": "property p_timeout_check;\n@(posedge clk)         timeout == 1'b1 |-> (counter_reset && !timeout_clear);\nendproperty\nassert_p_timeout_check:assert property (p_timeout_check) else $error(\"\");"
    },
    {
        "id": "359_0360",
        "sva1": "property p_thermal_shutdown;\n@(posedge clk)     (temp_high && !temp_override) |-> (shutdown && !normal_op);\nendproperty",
        "sva2": "property p_TempHigh_NoOverride_Shutdown;\n@(posedge clk)         (temp_high && !temp_override) |-> (shutdown && !normal_op);\nendproperty\nassert_p_TempHigh_NoOverride_Shutdown:assert property (p_TempHigh_NoOverride_Shutdown) else $error(\"\");"
    },
    {
        "id": "360_0361",
        "sva1": "property p_write_protect_error;\n@(posedge clk)     (write_attempt && write_protect) |-> (write_error && !write_success);\nendproperty",
        "sva2": "property p_Write_Error_On_Protected_Write;\n@(posedge clk)         (write_attempt && write_protect) |-> (write_error && !write_success);\nendproperty\nassert_p_Write_Error_On_Protected_Write:assert property (p_Write_Error_On_Protected_Write) else $error(\"\");"
    },
    {
        "id": "361_0362",
        "sva1": "property p_illegal_opcode_trap;\n@(posedge clk)     illegal_opcode |-> (trap_handler && !normal_exec);\nendproperty",
        "sva2": "property p_Illegal_Opcode_Handler;\n@(posedge clk)     illegal_opcode == 1'b1 |-> (trap_handler && !normal_exec);\nendproperty\nassert_p_Illegal_Opcode_Handler:assert property (p_Illegal_Opcode_Handler) else $error(\"\");"
    },
    {
        "id": "362_0363",
        "sva1": "property p_buffer_full_stall;\n@(posedge clk)     buffer_full |-> (stall && !buffer_empty);\nendproperty",
        "sva2": "property p_buffer_full_stall;\n@(posedge clk)         buffer_full == 1'b1 |-> (stall && !buffer_empty);\nendproperty\nassert_p_buffer_full_stall:assert property (p_buffer_full_stall) else $error(\"\");"
    },
    {
        "id": "363_0364",
        "sva1": "property p_parity_error_correct;\n@(posedge clk)     parity_error |-> (error_correct && !parity_ok);\nendproperty",
        "sva2": "property p_Parity_Error_Check;\n@(posedge clk)         parity_error == 1'b1 |-> (error_correct && !parity_ok);\nendproperty\nassert_p_Parity_Error_Check:assert property (p_Parity_Error_Check) else $error(\"\");"
    },
    {
        "id": "364_0365",
        "sva1": "property p_req_grant_with_data;\n@(posedge clk)     (req && data_valid) |-> (grant && data_ready);\nendproperty",
        "sva2": "property p_req_data_valid_grant_ready;\n@(posedge clk)     (req && data_valid) |-> (grant && data_ready);\nendproperty\nassert_p_req_data_valid_grant_ready:assert property (p_req_data_valid_grant_ready) else $error(\"\");"
    },
    {
        "id": "365_0366",
        "sva1": "property p_bus_request_grant;\n@(posedge clk)     bus_request |-> (bus_grant && !bus_release);\nendproperty",
        "sva2": "property p_bus_request_grant;\n@(posedge clk)         bus_request == 1'b1 |-> bus_grant && !bus_release;\nendproperty\nassert_p_bus_request_grant:assert property (p_bus_request_grant) else $error(\"\");"
    },
    {
        "id": "366_0367",
        "sva1": "property p_watchdog_timeout_reset;\n@(posedge clk)     watchdog_timeout |-> (system_reset && !watchdog_disabled);\nendproperty",
        "sva2": "property p_watchdog_timeout_reset;\n@(posedge clk)         watchdog_timeout == 1'b1 |-> system_reset && !watchdog_disabled;\nendproperty\nassert_p_watchdog_timeout_reset:assert property (p_watchdog_timeout_reset) else $error(\"\");"
    },
    {
        "id": "367_0368",
        "sva1": "property p_frame_sync_data_valid;\n@(posedge clk)     frame_sync |-> (data_valid && !frame_error);\nendproperty",
        "sva2": "property p_frame_sync_to_data_valid;\n@(posedge clk)         frame_sync == 1'b1 |-> (data_valid && !frame_error);\nendproperty\nassert_p_frame_sync_to_data_valid:assert property (p_frame_sync_to_data_valid) else $error(\"\");"
    },
    {
        "id": "368_0369",
        "sva1": "property p_align_error_adjust;\n@(posedge clk)     align_error |-> (adjust_pointer && !align_ok);\nendproperty",
        "sva2": "property p_align_error;\n@(posedge clk)         align_error == 1'b1 |-> (adjust_pointer && !align_ok);\nendproperty\nassert_p_align_error:assert property (p_align_error) else $error(\"\");"
    },
    {
        "id": "369_0370",
        "sva1": "property p_scan_enable_bypass;\n@(posedge clk)     scan_enable |-> (scan_bypass && !functional_mode);\nendproperty",
        "sva2": "property p_scan_enable_check;\n@(posedge clk)     scan_enable == 1'b1 |-> (scan_bypass && !functional_mode);\nendproperty\nassert_p_scan_enable_check:assert property (p_scan_enable_check) else $error(\"\");"
    },
    {
        "id": "370_0371",
        "sva1": "property p_voltage_drop_throttle;\n@(posedge clk)     (voltage_low && !voltage_override) |-> (throttle_en && !full_speed);\nendproperty",
        "sva2": "property p_Voltage_Low_Throttle;\n@(posedge clk)     (voltage_low && !voltage_override) |-> (throttle_en && !full_speed);\nendproperty\nassert_p_Voltage_Low_Throttle:assert property (p_Voltage_Low_Throttle) else $error(\"\");"
    },
    {
        "id": "371_0372",
        "sva1": "property p_debug_halt_ack;\n@(posedge clk)     debug_halt_req |-> (debug_halt_ack && !debug_run);\nendproperty",
        "sva2": "property p_debug_halt_req_ack;\n@(posedge clk)         debug_halt_req == 1'b1 |-> (debug_halt_ack && !debug_run);\nendproperty\nassert_p_debug_halt_req_ack:assert property (p_debug_halt_req_ack) else $error(\"\");"
    },
    {
        "id": "372_0373",
        "sva1": "property p_sensor_trigger_sample;\n@(posedge clk)     sensor_trigger |-> (sample_start && !sample_done);\nendproperty",
        "sva2": "property p_sensor_trigger_to_sample;\n@(posedge clk)     sensor_trigger == 1'b1 |-> (sample_start && !sample_done);\nendproperty\nassert_p_sensor_trigger_to_sample:assert property (p_sensor_trigger_to_sample) else $error(\"\");"
    },
    {
        "id": "373_0374",
        "sva1": "property p_boundary_error_stop;\n@(posedge clk)     boundary_error |-> (transaction_stop && !boundary_ok);\nendproperty",
        "sva2": "property p_boundary_error_check;\n@(posedge clk)         boundary_error == 1'b1 |-> (transaction_stop && !boundary_ok);\nendproperty\nassert_p_boundary_error_check:assert property (p_boundary_error_check) else $error(\"\");"
    },
    {
        "id": "374_0375",
        "sva1": "property p_encryption_start_ready;\n@(posedge clk)     encryption_start |-> (encryption_ready && !encryption_busy);\nendproperty",
        "sva2": "property p_encryption_start_ready;\n@(posedge clk)     encryption_start == 1'b1 |-> encryption_ready && !encryption_busy;\nendproperty\nassert_p_encryption_start_ready:assert property (p_encryption_start_ready) else $error(\"\");"
    },
    {
        "id": "375_0376",
        "sva1": "property p_error_abort_with_status;\n@(posedge clk)     (error && error_type == 2'b01) |-> (abort && status != 3'b000);\nendproperty",
        "sva2": "property p_Error_Abort_Status;\n@(posedge clk)     (error && (error_type == 2'b01)) |-> (abort && (status != 3'b000));\nendproperty\nassert_p_Error_Abort_Status:assert property (p_Error_Abort_Status) else $error(\"\");"
    },
    {
        "id": "376_0377",
        "sva1": "property p_pipeline_flush_req;\n@(posedge clk)     pipeline_flush |-> (flush_ack && !pipeline_exec);\nendproperty",
        "sva2": "property p_Pipeline_Flush;\n@(posedge clk)         pipeline_flush == 1'b1 |-> flush_ack && !pipeline_exec;\nendproperty\nassert_p_Pipeline_Flush:assert property (p_Pipeline_Flush) else $error(\"\");"
    },
    {
        "id": "377_0378",
        "sva1": "property p_clock_switch_stable;\n@(posedge clk)     clock_switch_req |-> (clock_stable && !clock_unstable);\nendproperty",
        "sva2": "property p_clock_switch_req;\n@(posedge clk)     clock_switch_req == 1'b1 |-> (clock_stable && !clock_unstable);\nendproperty\nassert_p_clock_switch_req:assert property (p_clock_switch_req) else $error(\"\");"
    },
    {
        "id": "378_0379",
        "sva1": "property p_memory_protect_fault;\n@(posedge clk)     (memory_access && protect_enable) |-> (protection_fault && !access_grant);\nendproperty",
        "sva2": "property p_Memory_Access_Protection;\n@(posedge clk)     (memory_access && protect_enable) |-> (protection_fault && !access_grant);\nendproperty\nassert_p_Memory_Access_Protection:assert property (p_Memory_Access_Protection) else $error(\"\");"
    },
    {
        "id": "379_0380",
        "sva1": "property p_power_good_initialized;\n@(posedge clk)     power_good |-> (initialized && !reset_active);\nendproperty",
        "sva2": "property p_Power_Good_Initialized;\n@(posedge clk)     power_good == 1'b1 |-> initialized && !reset_active;\nendproperty\nassert_p_Power_Good_Initialized:assert property (p_Power_Good_Initialized) else $error(\"\");"
    },
    {
        "id": "380_0381",
        "sva1": "property p_bist_start_complete;\n@(posedge clk)     bist_start |-> (bist_complete && !bist_error);\nendproperty",
        "sva2": "property p_bist_start_complete;\n@(posedge clk)         bist_start == 1'b1 |-> bist_complete && !bist_error;\nendproperty\nassert_p_bist_start_complete:assert property (p_bist_start_complete) else $error(\"\");"
    },
    {
        "id": "381_0382",
        "sva1": "property p_phase_lock_locked;\n@(posedge clk)     phase_lock_enable |-> (pll_locked && !pll_unlocked);\nendproperty",
        "sva2": "property p_phase_lock_enable;\n@(posedge clk)         phase_lock_enable == 1'b1 |-> (pll_locked && !pll_unlocked);\nendproperty\nassert_p_phase_lock_enable:assert property (p_phase_lock_enable) else $error(\"\");"
    },
    {
        "id": "382_0383",
        "sva1": "property p_fifo_underflow_error;\n@(posedge clk)     fifo_underflow |-> (error_flag && !fifo_overflow);\nendproperty",
        "sva2": "property p_fifo_underflow_error;\n@(posedge clk)         fifo_underflow == 1'b1 |-> error_flag == 1'b1 && fifo_overflow == 1'b0;\nendproperty\nassert_p_fifo_underflow_error:assert property (p_fifo_underflow_error) else $error(\"\");"
    },
    {
        "id": "383_0384",
        "sva1": "property p_interrupt_mask_ack;\n@(posedge clk)     interrupt_mask |-> (mask_ack && !interrupt_pending);\nendproperty",
        "sva2": "property p_Interrupt_Mask_Ack;\n@(posedge clk)     interrupt_mask == 1'b1 |-> mask_ack && !interrupt_pending;\nendproperty\nassert_p_Interrupt_Mask_Ack:assert property (p_Interrupt_Mask_Ack) else $error(\"\");"
    },
    {
        "id": "384_0385",
        "sva1": "property p_ddr_calib_done;\n@(posedge clk)     ddr_calib_start |-> (calib_done && !calib_error);\nendproperty",
        "sva2": "property p_ddr_calib_start;\n@(posedge clk)     ddr_calib_start == 1'b1 |-> (calib_done && !calib_error);\nendproperty\nassert_p_ddr_calib_start:assert property (p_ddr_calib_start) else $error(\"\");"
    },
    {
        "id": "385_0386",
        "sva1": "property p_serdes_lock_valid;\n@(posedge clk)     serdes_lock |-> (data_valid && !serdes_unlock);\nendproperty",
        "sva2": "property p_serdes_lock_to_data_valid;\n@(posedge clk)     serdes_lock == 1'b1 |-> (data_valid && !serdes_unlock);\nendproperty\nassert_p_serdes_lock_to_data_valid:assert property (p_serdes_lock_to_data_valid) else $error(\"\");"
    },
    {
        "id": "386_0387",
        "sva1": "property p_fifo_full_stop_write;\n@(posedge clk)     fifo_full |-> !write_enable;\nendproperty",
        "sva2": "property p_Full_Fifo_No_Write;\n@(posedge clk)         fifo_full == 1'b1 |-> write_enable == 1'b0;\nendproperty\nassert_p_Full_Fifo_No_Write:assert property (p_Full_Fifo_No_Write) else $error(\"\");"
    },
    {
        "id": "387_0388",
        "sva1": "property p_scan_chain_shift;\n@(posedge clk)     scan_shift_en |-> (scan_data_out && !scan_capture);\nendproperty",
        "sva2": "property p_scan_shift_en_check;\n@(posedge clk)     scan_shift_en == 1'b1 |-> (scan_data_out && !scan_capture);\nendproperty\nassert_p_scan_shift_en_check:assert property (p_scan_shift_en_check) else $error(\"\");"
    },
    {
        "id": "388_0389",
        "sva1": "property p_voltage_monitor_alert;\n@(posedge clk)     (voltage_out_of_range && monitor_en) |-> (alert && !voltage_ok);\nendproperty",
        "sva2": "property p_Voltage_Alert;\n@(posedge clk)         (voltage_out_of_range && monitor_en) |-> (alert && !voltage_ok);\nendproperty\nassert_p_Voltage_Alert:assert property (p_Voltage_Alert) else $error(\"\");"
    },
    {
        "id": "389_0390",
        "sva1": "property p_reset_extension_hold;\n@(posedge clk)     reset_extend |-> (reset_hold && !reset_release);\nendproperty",
        "sva2": "property p_reset_extend;\n@(posedge clk)         reset_extend == 1'b1 |-> reset_hold && !reset_release;\nendproperty\nassert_p_reset_extend:assert property (p_reset_extend) else $error(\"\");"
    },
    {
        "id": "390_0391",
        "sva1": "property p_clock_divider_locked;\n@(posedge clk)     div_lock_enable |-> (div_locked && !div_unlocked);\nendproperty",
        "sva2": "property p_div_lock_enable;\n@(posedge clk)         div_lock_enable == 1'b1 |-> (div_locked && !div_unlocked);\nendproperty\nassert_p_div_lock_enable:assert property (p_div_lock_enable) else $error(\"\");"
    },
    {
        "id": "391_0392",
        "sva1": "property p_security_violation_log;\n@(posedge clk)     security_violation |-> (violation_logged && !security_ok);\nendproperty",
        "sva2": "property p_security_violation_response;\n@(posedge clk)     security_violation == 1'b1 |-> (violation_logged && !security_ok);\nendproperty\nassert_p_security_violation_response:assert property (p_security_violation_response) else $error(\"\");"
    },
    {
        "id": "392_0393",
        "sva1": "property p_power_cycle_sequence;\n@(posedge clk)     power_cycle_req |-> (cycle_ack && !power_stable);\nendproperty",
        "sva2": "property p_Power_Cycle_Req;\n@(posedge clk)         power_cycle_req == 1'b1 |-> cycle_ack && !power_stable;\nendproperty\nassert_p_Power_Cycle_Req:assert property (p_Power_Cycle_Req) else $error(\"\");"
    },
    {
        "id": "393_0394",
        "sva1": "property p_bus_error_terminate;\n@(posedge clk)     bus_error |-> (transaction_terminate && !bus_ok);\nendproperty",
        "sva2": "property p_Bus_Error_Check;\n@(posedge clk)         bus_error == 1'b1 |-> (transaction_terminate && !bus_ok);\nendproperty\nassert_p_Bus_Error_Check:assert property (p_Bus_Error_Check) else $error(\"\");"
    },
    {
        "id": "394_0395",
        "sva1": "property p_temperature_sample_valid;\n@(posedge clk)     temp_sample_en |-> (temp_valid && !temp_invalid);\nendproperty",
        "sva2": "property p_temp_valid_after_en;\n@(posedge clk)         temp_sample_en == 1'b1 |-> (temp_valid && !temp_invalid);\nendproperty\nassert_p_temp_valid_after_en:assert property (p_temp_valid_after_en) else $error(\"\");"
    },
    {
        "id": "395_0396",
        "sva1": "property p_clock_domain_crossing_sync;\n@(posedge clk)     cdc_signal |-> (cdc_sync && !cdc_async);\nendproperty",
        "sva2": "property p_cdc_signal_check;\n@(posedge clk)         cdc_signal == 1'b1 |-> (cdc_sync && !cdc_async);\nendproperty\nassert_p_cdc_signal_check:assert property (p_cdc_signal_check) else $error(\"\");"
    },
    {
        "id": "396_0397",
        "sva1": "property p_debug_breakpoint_halt;\n@(posedge clk)     breakpoint_hit |-> (debug_halt && !debug_run);\nendproperty",
        "sva2": "property p_breakpoint_hit_to_debug_state;\n@(posedge clk)         breakpoint_hit == 1'b1 |-> (debug_halt && !debug_run);\nendproperty\nassert_p_breakpoint_hit_to_debug_state:assert property (p_breakpoint_hit_to_debug_state) else $error(\"\");"
    },
    {
        "id": "397_0398",
        "sva1": "property p_cache_hit_valid_data;\n@(posedge clk)     cache_hit |-> (data_valid && !cache_miss);\nendproperty",
        "sva2": "property p_cache_hit_data_valid;\n@(posedge clk)         cache_hit == 1'b1 |-> data_valid && !cache_miss;\nendproperty\nassert_p_cache_hit_data_valid:assert property (p_cache_hit_data_valid) else $error(\"\");"
    },
    {
        "id": "398_0399",
        "sva1": "property p_packet_end_eop;\n@(posedge clk)     packet_end |-> (eop && !sop && crc_ok);\nendproperty",
        "sva2": "property p_Packet_End_Check;\n@(posedge clk)     packet_end == 1'b1 |-> (eop && !sop && crc_ok);\nendproperty\nassert_p_Packet_End_Check:assert property (p_Packet_End_Check) else $error(\"\");"
    },
    {
        "id": "399_0400",
        "sva1": "property p_irq_ack_with_id;\n@(posedge clk)     irq_request |-> (irq_ack && irq_id == irq_request_id);\nendproperty",
        "sva2": "property p_irq_ack_with_id;\n@(posedge clk)     irq_request == 1'b1 |-> (irq_ack && irq_id == irq_request_id);\nendproperty\nassert_p_irq_ack_with_id:assert property (p_irq_ack_with_id) else $error(\"\");"
    },
    {
        "id": "400_0401",
        "sva1": "property p_packet_start_sop;\n@(posedge clk)     packet_start |-> (sop && !eop && packet_valid);\nendproperty",
        "sva2": "property p_Packet_Start_Valid;\n@(posedge clk)         packet_start == 1'b1 |-> (sop && !eop && packet_valid);\nendproperty\nassert_p_Packet_Start_Valid:assert property (p_Packet_Start_Valid) else $error(\"\");"
    },
    {
        "id": "401_0402",
        "sva1": "property p_overflow_error_flag;\n@(posedge clk)     (overflow && error_enable) |-> (error_flag && !underflow);\nendproperty",
        "sva2": "property p_Error_Flag_On_Overflow;\n@(posedge clk)         (overflow && error_enable) |-> (error_flag && !underflow);\nendproperty\nassert_p_Error_Flag_On_Overflow:assert property (p_Error_Flag_On_Overflow) else $error(\"\");"
    },
    {
        "id": "402_0403",
        "sva1": "property p_auth_fail_lockout;\n@(posedge clk)     (auth_fail && fail_count == 3) |-> (lockout && !auth_success);\nendproperty",
        "sva2": "property p_Auth_Fail_Lockout;\n@(posedge clk)     (auth_fail && (fail_count == 3)) |-> (lockout && !auth_success);\nendproperty\nassert_p_Auth_Fail_Lockout:assert property (p_Auth_Fail_Lockout) else $error(\"\");"
    },
    {
        "id": "403_0404",
        "sva1": "property p_dma_start_addr_valid;\n@(posedge clk)     dma_start |-> (addr_valid && !dma_busy);\nendproperty",
        "sva2": "property p_dma_start_valid;\n@(posedge clk)         dma_start == 1'b1 |-> (addr_valid && !dma_busy);\nendproperty\nassert_p_dma_start_valid:assert property (p_dma_start_valid) else $error(\"\");"
    },
    {
        "id": "404_0405",
        "sva1": "property p_packet_start_sequence;\n@(posedge clk)     start_packet |=> ##1 sync_header[0];\nendproperty",
        "sva2": "property p_start_packet_sync_header;\n@(posedge clk)         start_packet == 1'b1 |=> ##1 sync_header[0] == 1'b1;\nendproperty\nassert_p_start_packet_sync_header:assert property (p_start_packet_sync_header) else $error(\"\");"
    },
    {
        "id": "405_0406",
        "sva1": "property p_fifo_empty_after_reset;\n@(posedge clk)     fifo_reset |=> fifo_empty;\nendproperty",
        "sva2": "property p_fifo_empty_after_reset;\n@(posedge clk)     fifo_reset == 1'b1 |=> fifo_empty == 1'b1;\nendproperty\nassert_p_fifo_empty_after_reset:assert property (p_fifo_empty_after_reset) else $error(\"\");"
    },
    {
        "id": "406_0407",
        "sva1": "property p_hold_data_until_ack;\n@(posedge clk)     data_valid |=> data_ack || $stable(data_bus);\nendproperty",
        "sva2": "property p_data_valid_ack_or_stable;\n@(posedge clk)         data_valid == 1'b1 |=> (data_ack == 1'b1 || $stable(data_bus));\nendproperty\nassert_p_data_valid_ack_or_stable:assert property (p_data_valid_ack_or_stable) else $error(\"\");"
    },
    {
        "id": "407_0408",
        "sva1": "property p_pipeline_stage_valid;\n@(posedge clk)     stage1_valid |=> stage2_valid;\nendproperty",
        "sva2": "property p_Stage1_to_Stage2_Valid;\n@(posedge clk)         stage1_valid == 1'b1 |=> stage2_valid == 1'b1;\nendproperty\nassert_p_Stage1_to_Stage2_Valid:assert property (p_Stage1_to_Stage2_Valid) else $error(\"\");"
    },
    {
        "id": "408_0409",
        "sva1": "property p_arbiter_grant_sequence;\n@(posedge clk)     req[0] |=> ##[1:3] gnt[0];\nendproperty",
        "sva2": "property p_req_gnt_delay;\n@(posedge clk)     req[0] == 1'b1 |=> ##[1:3] gnt[0] == 1'b1;\nendproperty\nassert_p_req_gnt_delay:assert property (p_req_gnt_delay) else $error(\"\");"
    },
    {
        "id": "409_0410",
        "sva1": "property p_clock_gating_valid;\n@(posedge clk)     clock_enable |=> gated_clock == clk;\nendproperty",
        "sva2": "property p_gated_clock_activation;\n@(posedge clk)     clock_enable == 1'b1 |=> gated_clock == clk;\nendproperty\nassert_p_gated_clock_activation:assert property (p_gated_clock_activation) else $error(\"\");"
    },
    {
        "id": "410_0411",
        "sva1": "property p_power_down_sequence;\n@(posedge clk)     power_down_req |=> ##1 !power_good;\nendproperty",
        "sva2": "property p_Power_Down_Req_To_Power_Good;\n@(posedge clk)         power_down_req == 1'b1 |=> ##1 !power_good;\nendproperty\nassert_p_Power_Down_Req_To_Power_Good:assert property (p_Power_Down_Req_To_Power_Good) else $error(\"\");"
    },
    {
        "id": "411_0412",
        "sva1": "property p_bus_request_priority;\n@(posedge clk)     high_priority_req |=> !low_priority_gnt;\nendproperty",
        "sva2": "property p_High_Priority_Req_Low_Priority_Gnt;\n@(posedge clk)     high_priority_req == 1'b1 |=> !low_priority_gnt;\nendproperty\nassert_p_High_Priority_Req_Low_Priority_Gnt:assert property (p_High_Priority_Req_Low_Priority_Gnt) else $error(\"\");"
    },
    {
        "id": "412_0413",
        "sva1": "property p_cache_invalidate_complete;\n@(posedge clk)     invalidate_req |=> ##1 !cache_dirty;\nendproperty",
        "sva2": "property p_invalidate_req_cache_dirty;\n@(posedge clk)     invalidate_req == 1'b1 |=> ##1 !cache_dirty;\nendproperty\nassert_p_invalidate_req_cache_dirty:assert property (p_invalidate_req_cache_dirty) else $error(\"\");"
    },
    {
        "id": "413_0414",
        "sva1": "property p_dma_transfer_complete;\n@(posedge clk)     dma_start |=> ##[1:8] dma_done;\nendproperty",
        "sva2": "property p_dma_start_to_done;\n@(posedge clk)         dma_start == 1'b1 |=> ##[1:8] dma_done == 1'b1;\nendproperty\nassert_p_dma_start_to_done:assert property (p_dma_start_to_done) else $error(\"\");"
    },
    {
        "id": "414_0415",
        "sva1": "property p_ack_after_req;\n@(posedge clk)     req |=> ##1 ack;\nendproperty",
        "sva2": "property p_req_ack;\n@(posedge clk)     req == 1'b1 |=> ##1 ack == 1'b1;\nendproperty\nassert_p_req_ack:assert property (p_req_ack) else $error(\"\");"
    },
    {
        "id": "415_0416",
        "sva1": "property p_serial_data_complete;\n@(posedge clk)     start_bit |=> ##8 stop_bit;\nendproperty",
        "sva2": "property p_Start_Bit_Stop_Bit;\n@(posedge clk)     start_bit == 1'b1 |=> ##8 stop_bit == 1'b1;\nendproperty\nassert_p_Start_Bit_Stop_Bit:assert property (p_Start_Bit_Stop_Bit) else $error(\"\");"
    },
    {
        "id": "416_0417",
        "sva1": "property p_watchdog_timeout;\n@(posedge clk)     !watchdog_refresh |=> ##16 watchdog_reset;\nendproperty",
        "sva2": "property p_watchdog_reset_after_no_refresh;\n@(posedge clk)     !watchdog_refresh |=> ##16 watchdog_reset;\nendproperty\nassert_p_watchdog_reset_after_no_refresh:assert property (p_watchdog_reset_after_no_refresh) else $error(\"\");"
    },
    {
        "id": "417_0418",
        "sva1": "property p_voltage_stable_after_power_on;\n@(posedge clk)     power_on |=> ##4 voltage_ok;\nendproperty",
        "sva2": "property p_power_on_voltage_ok;\n@(posedge clk)         power_on |=> ##4 voltage_ok;\nendproperty\nassert_p_power_on_voltage_ok:assert property (p_power_on_voltage_ok) else $error(\"\");"
    },
    {
        "id": "418_0419",
        "sva1": "property p_temperature_monitor;\n@(posedge clk)     temp_high |=> ##1 cooling_fan_on;\nendproperty",
        "sva2": "property p_temp_high_cooling_fan_on;\n@(posedge clk)     temp_high == 1'b1 |=> ##1 cooling_fan_on == 1'b1;\nendproperty\nassert_p_temp_high_cooling_fan_on:assert property (p_temp_high_cooling_fan_on) else $error(\"\");"
    },
    {
        "id": "419_0420",
        "sva1": "property p_battery_low_warning;\n@(posedge clk)     battery_low |=> ##1 low_battery_led;\nendproperty",
        "sva2": "property p_battery_low_led;\n@(posedge clk)         battery_low == 1'b1 |=> ##1 low_battery_led == 1'b1;\nendproperty\nassert_p_battery_low_led:assert property (p_battery_low_led) else $error(\"\");"
    },
    {
        "id": "420_0421",
        "sva1": "property p_sensor_data_valid;\n@(posedge clk)     sensor_trigger |=> ##2 sensor_data_valid;\nendproperty",
        "sva2": "property p_sensor_data_valid_after_trigger;\n@(posedge clk)     sensor_trigger == 1'b1 |=> ##2 sensor_data_valid == 1'b1;\nendproperty\nassert_p_sensor_data_valid_after_trigger:assert property (p_sensor_data_valid_after_trigger) else $error(\"\");"
    },
    {
        "id": "421_0422",
        "sva1": "property p_encryption_start;\n@(posedge clk)     encrypt_cmd |=> ##1 encrypt_busy;\nendproperty",
        "sva2": "property p_encrypt_cmd_busy;\n@(posedge clk)         encrypt_cmd == 1'b1 |=> ##1 encrypt_busy == 1'b1;\nendproperty\nassert_p_encrypt_cmd_busy:assert property (p_encrypt_cmd_busy) else $error(\"\");"
    },
    {
        "id": "422_0423",
        "sva1": "property p_var_delay_15;\n@(posedge clk) tx_start |-> ##[3:7] tx_done;\nendproperty",
        "sva2": "property p_tx_start_to_tx_done;\n@(posedge clk)     tx_start == 1'b1 |-> ##[3:7] tx_done == 1'b1;\nendproperty\nassert_p_tx_start_to_tx_done:assert property (p_tx_start_to_tx_done) else $error(\"\");"
    },
    {
        "id": "423_0424",
        "sva1": "property p_clock_gate_enable;\n@(posedge clk)     clock_gate_req |-> (clock_gate_ack && !clock_active);\nendproperty",
        "sva2": "property p_clock_gate_handshake;\n@(posedge clk)     clock_gate_req == 1'b1 |-> (clock_gate_ack && !clock_active);\nendproperty\nassert_p_clock_gate_handshake:assert property (p_clock_gate_handshake) else $error(\"\");"
    },
    {
        "id": "424_0425",
        "sva1": "property p_decryption_complete;\n@(posedge clk)     decrypt_start |=> ##[2:5] decrypt_done;\nendproperty",
        "sva2": "property p_decrypt_sequence;\n@(posedge clk)         decrypt_start == 1'b1 |=> ##[2:5] decrypt_done == 1'b1;\nendproperty\nassert_p_decrypt_sequence:assert property (p_decrypt_sequence) else $error(\"\");"
    },
    {
        "id": "425_0426",
        "sva1": "property p_register_write_protect;\n@(posedge clk)     write_protect_en |=> ##1 !reg_write;\nendproperty",
        "sva2": "property p_Write_Protect_Disable;\n@(posedge clk)     write_protect_en == 1'b1 |=> ##1 !reg_write;\nendproperty\nassert_p_Write_Protect_Disable:assert property (p_Write_Protect_Disable) else $error(\"\");"
    },
    {
        "id": "426_0427",
        "sva1": "property p_memory_refresh_cycle;\n@(posedge clk)     refresh_req |=> ##1 refresh_ack;\nendproperty",
        "sva2": "property p_refresh_ack_after_req;\n@(posedge clk)     refresh_req == 1'b1 |=> ##1 refresh_ack == 1'b1;\nendproperty\nassert_p_refresh_ack_after_req:assert property (p_refresh_ack_after_req) else $error(\"\");"
    },
    {
        "id": "427_0428",
        "sva1": "property p_no_reset_on_valid_rise;\n@(posedge clk)     $rose(valid) |=> !reset;\nendproperty",
        "sva2": "property p_Valid_Rose_No_Reset;\n@(posedge clk)         $rose(valid) |=> !reset;\nendproperty\nassert_p_Valid_Rose_No_Reset:assert property (p_Valid_Rose_No_Reset) else $error(\"\");"
    },
    {
        "id": "428_0429",
        "sva1": "property p_bus_lock_sequence;\n@(posedge clk)     bus_lock |=> ##1 bus_grant;\nendproperty",
        "sva2": "property p_bus_lock_to_grant;\n@(posedge clk)         bus_lock == 1'b1 |=> ##1 bus_grant == 1'b1;\nendproperty\nassert_p_bus_lock_to_grant:assert property (p_bus_lock_to_grant) else $error(\"\");"
    },
    {
        "id": "429_0430",
        "sva1": "property p_interrupt_mask_update;\n@(posedge clk)     mask_update |=> ##1 !interrupt_pending;\nendproperty",
        "sva2": "property p_Interrupt_After_Mask_Update;\n@(posedge clk)         mask_update == 1'b1 |=> ##1 !interrupt_pending;\nendproperty\nassert_p_Interrupt_After_Mask_Update:assert property (p_Interrupt_After_Mask_Update) else $error(\"\");"
    },
    {
        "id": "430_0431",
        "sva1": "property p_pwm_duty_cycle_update;\n@(posedge clk)     pwm_update |=> ##1 (pwm_out == new_duty_cycle);\nendproperty",
        "sva2": "property p_pwm_update_to_output;\n@(posedge clk)         pwm_update == 1'b1 |=> ##1 (pwm_out == new_duty_cycle);\nendproperty\nassert_p_pwm_update_to_output:assert property (p_pwm_update_to_output) else $error(\"\");"
    },
    {
        "id": "431_0432",
        "sva1": "property p_adc_conversion_complete;\n@(posedge clk)     adc_start |=> ##8 adc_done;\nendproperty",
        "sva2": "property p_adc_start_to_done;\n@(posedge clk)         adc_start == 1'b1 |=> ##8 adc_done == 1'b1;\nendproperty\nassert_p_adc_start_to_done:assert property (p_adc_start_to_done) else $error(\"\");"
    },
    {
        "id": "432_0433",
        "sva1": "property p_uart_tx_complete;\n@(posedge clk)     tx_start |=> ##10 tx_done;\nendproperty",
        "sva2": "property p_tx_start_to_tx_done;\n@(posedge clk)     tx_start == 1'b1 |=> ##10 tx_done == 1'b1;\nendproperty\nassert_p_tx_start_to_tx_done:assert property (p_tx_start_to_tx_done) else $error(\"\");"
    },
    {
        "id": "433_0434",
        "sva1": "property p_spi_transfer_complete;\n@(posedge clk)     spi_start |=> ##16 spi_done;\nendproperty",
        "sva2": "property p_spi_start_to_done;\n@(posedge clk)         spi_start == 1'b1 |=> ##16 spi_done == 1'b1;\nendproperty\nassert_p_spi_start_to_done:assert property (p_spi_start_to_done) else $error(\"\");"
    },
    {
        "id": "434_0435",
        "sva1": "property p_i2c_start_condition;\n@(posedge clk)     i2c_start |=> ##1 sda_falling;\nendproperty",
        "sva2": "property p_i2c_start_sda_falling;\n@(posedge clk)     i2c_start == 1'b1 |=> ##1 sda_falling == 1'b1;\nendproperty\nassert_p_i2c_start_sda_falling:assert property (p_i2c_start_sda_falling) else $error(\"\");"
    },
    {
        "id": "435_0436",
        "sva1": "property p_pll_lock_time;\n@(posedge clk)     pll_enable |=> ##32 pll_locked;\nendproperty",
        "sva2": "property p_pll_lock_after_enable;\n@(posedge clk)     pll_enable == 1'b1 |=> ##32 pll_locked == 1'b1;\nendproperty\nassert_p_pll_lock_after_enable:assert property (p_pll_lock_after_enable) else $error(\"\");"
    },
    {
        "id": "436_0437",
        "sva1": "property p_data_stable_after_enable;\n@(posedge clk)     enable |=> $stable(data);\nendproperty",
        "sva2": "property p_Stable_Data_After_Enable;\n@(posedge clk)     enable == 1'b1 |=> $stable(data);\nendproperty\nassert_p_Stable_Data_After_Enable:assert property (p_Stable_Data_After_Enable) else $error(\"\");"
    },
    {
        "id": "437_0438",
        "sva1": "property p_reset_sequence_complete;\n@(posedge clk)     power_on_reset |=> ##8 !reset_active;\nendproperty",
        "sva2": "property p_Power_On_Reset_Deassertion;\n@(posedge clk)     power_on_reset == 1'b1 |=> ##8 !reset_active;\nendproperty\nassert_p_Power_On_Reset_Deassertion:assert property (p_Power_On_Reset_Deassertion) else $error(\"\");"
    },
    {
        "id": "438_0439",
        "sva1": "property p_boot_sequence_complete;\n@(posedge clk)     boot_start |=> ##64 boot_done;\nendproperty",
        "sva2": "property p_boot_sequence;\n@(posedge clk)         boot_start == 1'b1 |=> ##64 boot_done == 1'b1;\nendproperty\nassert_p_boot_sequence:assert property (p_boot_sequence) else $error(\"\");"
    },
    {
        "id": "439_0440",
        "sva1": "property p_thermal_shutdown;\n@(posedge clk)     temp_critical |=> ##1 shutdown;\nendproperty",
        "sva2": "property p_temp_critical_shutdown;\n@(posedge clk)         temp_critical == 1'b1 |=> ##1 shutdown == 1'b1;\nendproperty\nassert_p_temp_critical_shutdown:assert property (p_temp_critical_shutdown) else $error(\"\");"
    },
    {
        "id": "440_0441",
        "sva1": "property p_voltage_regulator_stable;\n@(posedge clk)     regulator_enable |=> ##4 voltage_stable;\nendproperty",
        "sva2": "property p_voltage_stable_after_enable;\n@(posedge clk)     regulator_enable == 1'b1 |=> ##4 voltage_stable == 1'b1;\nendproperty\nassert_p_voltage_stable_after_enable:assert property (p_voltage_stable_after_enable) else $error(\"\");"
    },
    {
        "id": "441_0442",
        "sva1": "property p_clock_switch_complete;\n@(posedge clk)     clock_switch_req |=> ##2 new_clock_active;\nendproperty",
        "sva2": "property p_Clock_Switch_Req_To_Active;\n@(posedge clk)         clock_switch_req == 1'b1 |=> ##2 new_clock_active == 1'b1;\nendproperty\nassert_p_Clock_Switch_Req_To_Active:assert property (p_Clock_Switch_Req_To_Active) else $error(\"\");"
    },
    {
        "id": "442_0443",
        "sva1": "property p_debounced_input;\n@(posedge clk)     raw_input |=> ##4 debounced_output;\nendproperty",
        "sva2": "property p_raw_input_debounced_output;\n@(posedge clk)         raw_input == 1'b1 |=> ##4 debounced_output == 1'b1;\nendproperty\nassert_p_raw_input_debounced_output:assert property (p_raw_input_debounced_output) else $error(\"\");"
    },
    {
        "id": "443_0444",
        "sva1": "property p_sram_write_protect;\n@(posedge clk)     write_protect |=> ##1 !sram_write_enable;\nendproperty",
        "sva2": "property p_Write_Protect_Block;\n@(posedge clk)     write_protect == 1'b1 |=> ##1 !sram_write_enable;\nendproperty\nassert_p_Write_Protect_Block:assert property (p_Write_Protect_Block) else $error(\"\");"
    },
    {
        "id": "444_0445",
        "sva1": "property p_flash_erase_complete;\n@(posedge clk)     erase_cmd |=> ##256 erase_done;\nendproperty",
        "sva2": "property p_erase_cmd_to_done;\n@(posedge clk)         erase_cmd == 1'b1 |=> ##256 erase_done == 1'b1;\nendproperty\nassert_p_erase_cmd_to_done:assert property (p_erase_cmd_to_done) else $error(\"\");"
    },
    {
        "id": "445_0446",
        "sva1": "property p_ddr_calibration_complete;\n@(posedge clk)     calibration_start |=> ##128 calibration_done;\nendproperty",
        "sva2": "property p_calibration_sequence;\n@(posedge clk)         calibration_start == 1'b1 |=> ##128 calibration_done == 1'b1;\nendproperty\nassert_p_calibration_sequence:assert property (p_calibration_sequence) else $error(\"\");"
    },
    {
        "id": "446_0447",
        "sva1": "property p_power_good_sequence;\n@(posedge clk)     power_on |=> ##1 power_good;\nendproperty",
        "sva2": "property p_Power_Good_After_Power_On;\n@(posedge clk)     power_on == 1'b1 |=> ##1 power_good == 1'b1;\nendproperty\nassert_p_Power_Good_After_Power_On:assert property (p_Power_Good_After_Power_On) else $error(\"\");"
    },
    {
        "id": "447_0448",
        "sva1": "property p_fifo_not_full_after_pop;\n@(posedge clk)     pop |=> !fifo_full;\nendproperty",
        "sva2": "property p_Pop_Not_Full;\n@(posedge clk)         pop == 1'b1 |=> !fifo_full;\nendproperty\nassert_p_Pop_Not_Full:assert property (p_Pop_Not_Full) else $error(\"\");"
    },
    {
        "id": "448_0449",
        "sva1": "property p_system_initialization;\n@(posedge clk)     init_start |=> ##16 init_done;\nendproperty",
        "sva2": "property p_init_done_after_start;\n@(posedge clk)         init_start == 1'b1 |=> ##16 init_done == 1'b1;\nendproperty\nassert_p_init_done_after_start:assert property (p_init_done_after_start) else $error(\"\");"
    },
    {
        "id": "449_0450",
        "sva1": "property p_interrupt_cleared_after_ack;\n@(posedge clk)     int_ack |=> !interrupt;\nendproperty",
        "sva2": "property p_Interrupt_Acknowledge;\n@(posedge clk)         int_ack == 1'b1 |=> !interrupt;\nendproperty\nassert_p_Interrupt_Acknowledge:assert property (p_Interrupt_Acknowledge) else $error(\"\");"
    },
    {
        "id": "450_0451",
        "sva1": "property p_write_followed_by_ready;\n@(posedge clk)     write_req |=> ##2 ready;\nendproperty",
        "sva2": "property p_write_req_to_ready;\n@(posedge clk)         write_req == 1'b1 |=> ##2 ready == 1'b1;\nendproperty\nassert_p_write_req_to_ready:assert property (p_write_req_to_ready) else $error(\"\");"
    },
    {
        "id": "451_0452",
        "sva1": "property p_error_flag_cleared;\n@(posedge clk)     error_clear |=> !error_flag;\nendproperty",
        "sva2": "property p_Error_Clear_Flag;\n@(posedge clk)         error_clear == 1'b1 |=> !error_flag;\nendproperty\nassert_p_Error_Clear_Flag:assert property (p_Error_Clear_Flag) else $error(\"\");"
    },
    {
        "id": "452_0453",
        "sva1": "property p_state_transition;\n@(posedge clk)     (state == IDLE) |=> (state == ACTIVE);\nendproperty",
        "sva2": "property p_State_Transition_IDLE_to_ACTIVE;\n@(posedge clk)         state == IDLE |=> state == ACTIVE;\nendproperty\nassert_p_State_Transition_IDLE_to_ACTIVE:assert property (p_State_Transition_IDLE_to_ACTIVE) else $error(\"\");"
    },
    {
        "id": "453_0454",
        "sva1": "property p_10;\n@(posedge clk)     (start_transfer && !busy) |=> data_valid[*4] ##1 transfer_done;\nendproperty",
        "sva2": "property p_Transfer_Sequence;\n@(posedge clk)         (start_transfer && !busy) |=> (data_valid[*4] ##1 transfer_done);\nendproperty\nassert_p_Transfer_Sequence:assert property (p_Transfer_Sequence) else $error(\"\");"
    },
    {
        "id": "454_0455",
        "sva1": "property p_11;\n@(negedge clk)     config_mode |-> (config_data[*3] ##1 config_done);\nendproperty",
        "sva2": "property p_config_mode_to_done;\n@(negedge clk)     config_mode == 1'b1 |-> config_data[*3] ##1 config_done == 1'b1;\nendproperty\nassert_p_config_mode_to_done:assert property (p_config_mode_to_done) else $error(\"\");"
    },
    {
        "id": "455_0456",
        "sva1": "property p_12;\n@(posedge clk)     $changed(addr)[*2] |-> $stable(data_in)[*1];\nendproperty",
        "sva2": "property p_Addr_Change_Data_Stable;\n@(posedge clk)         $changed(addr)[*2] |-> $stable(data_in)[*1];\nendproperty\nassert_p_Addr_Change_Data_Stable:assert property (p_Addr_Change_Data_Stable) else $error(\"\");"
    },
    {
        "id": "456_0457",
        "sva1": "property p_13;\n@(posedge clk)     (error_flag && !reset)[*3] |-> system_halt;\nendproperty",
        "sva2": "property p_Error_Flag_Halt;\n@(posedge clk)     (error_flag && !reset)[*3] |-> system_halt;\nendproperty\nassert_p_Error_Flag_Halt:assert property (p_Error_Flag_Halt) else $error(\"\");"
    },
    {
        "id": "457_0458",
        "sva1": "property p_15;\n@(posedge clk)     (sync_pulse[*2] ##1 !sync_pulse[*2]) |-> sync_done;\nendproperty",
        "sva2": "property p_sync_done;\n@(posedge clk)         (sync_pulse[*2] ##1 !sync_pulse[*2]) |-> sync_done;\nendproperty\nassert_p_sync_done:assert property (p_sync_done) else $error(\"\");"
    },
    {
        "id": "458_0459",
        "sva1": "property p_16;\n@(posedge clk)     $fell(enable) |-> (status_clean[*2] ##1 idle_state);\nendproperty",
        "sva2": "property p_Status_Clean_After_Enable_Fall;\n@(posedge clk)     $fell(enable) |-> status_clean[*2] ##1 idle_state;\nendproperty\nassert_p_Status_Clean_After_Enable_Fall:assert property (p_Status_Clean_After_Enable_Fall) else $error(\"\");"
    },
    {
        "id": "459_0460",
        "sva1": "property p_18;\n@(posedge clk)     (fifo_write && !fifo_full)[*3] |-> fifo_almost_full;\nendproperty",
        "sva2": "property p_FifoAlmostFullAfterThreeWrites;\n@(posedge clk)     (fifo_write && !fifo_full)[*3] |-> fifo_almost_full;\nendproperty\nassert_p_FifoAlmostFullAfterThreeWrites:assert property (p_FifoAlmostFullAfterThreeWrites) else $error(\"\");"
    },
    {
        "id": "460_0461",
        "sva1": "property p_19;\n@(posedge clk)     $stable(clock_enable)[*5] |-> $stable(output_data)[*2];\nendproperty",
        "sva2": "property p_Stable_Output_After_Stable_Enable;\n@(posedge clk)     $stable(clock_enable)[*5] |-> $stable(output_data)[*2];\nendproperty\nassert_p_Stable_Output_After_Stable_Enable:assert property (p_Stable_Output_After_Stable_Enable) else $error(\"\");"
    },
    {
        "id": "461_0462",
        "sva1": "property p_1;\n@(posedge clk)     start |-> ##1 data_valid[*3] ##1 done;\nendproperty",
        "sva2": "property p_start_to_data_valid_to_done;\n@(posedge clk)         start == 1'b1 |-> ##1 data_valid[*3] ##1 done;\nendproperty\nassert_p_start_to_data_valid_to_done:assert property (p_start_to_data_valid_to_done) else $error(\"\");"
    },
    {
        "id": "462_0463",
        "sva1": "property p_20;\n@(negedge clk)     (calibration_start && !calibration_done)[*4] |-> calibration_error;\nendproperty",
        "sva2": "property p_Calibration_Error_After_Start;\n@(negedge clk)     (calibration_start && !calibration_done)[*4] |-> calibration_error;\nendproperty\nassert_p_Calibration_Error_After_Start:assert property (p_Calibration_Error_After_Start) else $error(\"\");"
    },
    {
        "id": "463_0464",
        "sva1": "property p_21;\n@(posedge clk)     $rose(serial_start) |-> (serial_data[*8] ##1 serial_stop);\nendproperty",
        "sva2": "property p_serial_transmission;\n@(posedge clk)     $rose(serial_start) |-> serial_data[*8] ##1 serial_stop;\nendproperty\nassert_p_serial_transmission:assert property (p_serial_transmission) else $error(\"\");"
    },
    {
        "id": "464_0465",
        "sva1": "property p_22;\n@(posedge clk)     (pipeline_stall[*2] ##1 !pipeline_stall[*3]) |-> pipeline_ready;\nendproperty",
        "sva2": "property p_pipeline_ready_after_stall;\n@(posedge clk)         pipeline_stall[*2] ##1 !pipeline_stall[*3] |-> pipeline_ready;\nendproperty\nassert_p_pipeline_ready_after_stall:assert property (p_pipeline_ready_after_stall) else $error(\"\");"
    },
    {
        "id": "465_0466",
        "sva1": "property p_24;\n@(posedge clk)     (burst_start && burst_enable)[*4] |-> burst_complete;\nendproperty",
        "sva2": "property p_burst_complete;\n@(posedge clk)         (burst_start && burst_enable)[*4] |-> burst_complete;\nendproperty\nassert_p_burst_complete:assert property (p_burst_complete) else $error(\"\");"
    },
    {
        "id": "466_0467",
        "sva1": "property p_25;\n@(posedge clk)     $stable(test_mode)[*3] |-> $stable(test_results)[*2];\nendproperty",
        "sva2": "property p_stable_test_results_after_stable_mode;\n@(posedge clk)     $stable(test_mode)[*3] |-> $stable(test_results)[*2];\nendproperty\nassert_p_stable_test_results_after_stable_mode:assert property (p_stable_test_results_after_stable_mode) else $error(\"\");"
    },
    {
        "id": "467_0468",
        "sva1": "property p_27;\n@(posedge clk)     (sensor_trigger[*3] ##1 sensor_read)[*2] |-> sensor_done;\nendproperty",
        "sva2": "property p_sensor_sequence;\n@(posedge clk)         (sensor_trigger[*3] ##1 sensor_read)[*2] |-> sensor_done;\nendproperty\nassert_p_sensor_sequence:assert property (p_sensor_sequence) else $error(\"\");"
    },
    {
        "id": "468_0469",
        "sva1": "property p_28;\n@(posedge clk)     $fell(standby_mode) |-> (wakeup_seq[*4] ##1 active_mode);\nendproperty",
        "sva2": "property p_Wakeup_Sequence_After_Standby;\n@(posedge clk)     $fell(standby_mode) |-> wakeup_seq[*4] ##1 active_mode;\nendproperty\nassert_p_Wakeup_Sequence_After_Standby:assert property (p_Wakeup_Sequence_After_Standby) else $error(\"\");"
    },
    {
        "id": "469_0470",
        "sva1": "property p_29;\n@(negedge clk)     (pll_locked && !pll_reset)[*5] |-> clock_stable;\nendproperty",
        "sva2": "property p_clock_stable_after_pll_locked;\n@(negedge clk)     (pll_locked && !pll_reset)[*5] |-> clock_stable;\nendproperty\nassert_p_clock_stable_after_pll_locked:assert property (p_clock_stable_after_pll_locked) else $error(\"\");"
    },
    {
        "id": "470_0471",
        "sva1": "property p_2;\n@(negedge clk)     $fell(reset_n) |-> busy[*5] ##1 !busy;\nendproperty",
        "sva2": "property p_Busy_After_Reset_Fall;\n@(negedge clk)     $fell(reset_n) |-> busy[*5] ##1 !busy;\nendproperty\nassert_p_Busy_After_Reset_Fall:assert property (p_Busy_After_Reset_Fall) else $error(\"\");"
    },
    {
        "id": "471_0472",
        "sva1": "property p_30;\n@(posedge clk)     (dma_request && dma_ack)[*2] |-> dma_transfer;\nendproperty",
        "sva2": "property p_dma_transfer_after_request_ack;\n@(posedge clk)     (dma_request && dma_ack)[*2] |-> dma_transfer;\nendproperty\nassert_p_dma_transfer_after_request_ack:assert property (p_dma_transfer_after_request_ack) else $error(\"\");"
    },
    {
        "id": "472_0473",
        "sva1": "property p_31;\n@(posedge clk)     $stable(control_reg)[*3] |-> $stable(status_reg)[*2];\nendproperty",
        "sva2": "property p_Stable_Control_Status;\n@(posedge clk)     $stable(control_reg)[*3] |-> $stable(status_reg)[*2];\nendproperty\nassert_p_Stable_Control_Status:assert property (p_Stable_Control_Status) else $error(\"\");"
    },
    {
        "id": "473_0474",
        "sva1": "property p_32;\n@(negedge clk)     (crc_check && !crc_error)[*4] |-> crc_valid;\nendproperty",
        "sva2": "property p_crc_valid_after_checks;\n@(negedge clk)     (crc_check && !crc_error)[*4] |-> crc_valid;\nendproperty\nassert_p_crc_valid_after_checks:assert property (p_crc_valid_after_checks) else $error(\"\");"
    },
    {
        "id": "474_0475",
        "sva1": "property p_33;\n@(posedge clk)     (packet_start && !packet_error)[*6] |-> packet_complete;\nendproperty",
        "sva2": "property p_packet_complete_after_start;\n@(posedge clk)         (packet_start && !packet_error)[*6] |-> packet_complete;\nendproperty\nassert_p_packet_complete_after_start:assert property (p_packet_complete_after_start) else $error(\"\");"
    },
    {
        "id": "475_0476",
        "sva1": "property p_34;\n@(posedge clk)     $rose(debug_enable) |-> (debug_data[*4] ##1 debug_done);\nendproperty",
        "sva2": "property p_debug_sequence;\n@(posedge clk)     $rose(debug_enable) |-> debug_data[*4] ##1 debug_done;\nendproperty\nassert_p_debug_sequence:assert property (p_debug_sequence) else $error(\"\");"
    },
    {
        "id": "476_0477",
        "sva1": "property p_35;\n@(negedge clk)     (adc_convert && !adc_busy)[*3] |-> adc_data_ready;\nendproperty",
        "sva2": "property p_adc_data_ready_after_convert;\n@(negedge clk)     (adc_convert && !adc_busy)[*3] |-> adc_data_ready;\nendproperty\nassert_p_adc_data_ready_after_convert:assert property (p_adc_data_ready_after_convert) else $error(\"\");"
    },
    {
        "id": "477_0478",
        "sva1": "property p_36;\n@(posedge clk)     (pwm_high[*2] ##1 pwm_low[*2])[*3] |-> pwm_cycle_complete;\nendproperty",
        "sva2": "property p_pwm_cycle_complete;\n@(posedge clk)         (pwm_high[*2] ##1 pwm_low[*2])[*3] |-> pwm_cycle_complete;\nendproperty\nassert_p_pwm_cycle_complete:assert property (p_pwm_cycle_complete) else $error(\"\");"
    },
    {
        "id": "478_0479",
        "sva1": "property p_37;\n@(posedge clk)     $stable(baud_rate)[*4] |-> $stable(uart_tx)[*3];\nendproperty",
        "sva2": "property p_Stable_UART_TX_After_Stable_Baud_Rate;\n@(posedge clk)     $stable(baud_rate)[*4] |-> $stable(uart_tx)[*3];\nendproperty\nassert_p_Stable_UART_TX_After_Stable_Baud_Rate:assert property (p_Stable_UART_TX_After_Stable_Baud_Rate) else $error(\"\");"
    },
    {
        "id": "479_0480",
        "sva1": "property p_38;\n@(negedge clk)     (spi_select && spi_clock)[*8] |-> spi_transfer_done;\nendproperty",
        "sva2": "property p_spi_transfer_done;\n@(negedge clk)     (spi_select && spi_clock)[*8] |-> spi_transfer_done;\nendproperty\nassert_p_spi_transfer_done:assert property (p_spi_transfer_done) else $error(\"\");"
    },
    {
        "id": "480_0481",
        "sva1": "property p_39;\n@(posedge clk)     (i2c_start && !i2c_stop)[*5] |-> i2c_arbitration_lost;\nendproperty",
        "sva2": "property p_i2c_arbitration_lost_after_start;\n@(posedge clk)         (i2c_start && !i2c_stop)[*5] |-> i2c_arbitration_lost;\nendproperty\nassert_p_i2c_arbitration_lost_after_start:assert property (p_i2c_arbitration_lost_after_start) else $error(\"\");"
    },
    {
        "id": "481_0482",
        "sva1": "property p_3;\n@(posedge clk)     req |-> grant[*2] ##1 data_transfer;\nendproperty",
        "sva2": "property p_req_grant_data_transfer;\n@(posedge clk)         req == 1'b1 |-> grant[*2] ##1 data_transfer;\nendproperty\nassert_p_req_grant_data_transfer:assert property (p_req_grant_data_transfer) else $error(\"\");"
    },
    {
        "id": "482_0483",
        "sva1": "property p_40;\n@(posedge clk)     $fell(enable_filter) |-> (filter_disable_seq[*3] ##1 filter_off);\nendproperty",
        "sva2": "property p_Filter_Disable_Sequence;\n@(posedge clk)         $fell(enable_filter) |-> filter_disable_seq[*3] ##1 filter_off;\nendproperty\nassert_p_Filter_Disable_Sequence:assert property (p_Filter_Disable_Sequence) else $error(\"\");"
    },
    {
        "id": "483_0484",
        "sva1": "property p_41;\n@(negedge clk)     (memory_write && !memory_busy)[*2] |-> memory_ready;\nendproperty",
        "sva2": "property p_memory_ready_after_write;\n@(negedge clk)     (memory_write && !memory_busy)[*2] |-> memory_ready;\nendproperty\nassert_p_memory_ready_after_write:assert property (p_memory_ready_after_write) else $error(\"\");"
    },
    {
        "id": "484_0485",
        "sva1": "property p_42;\n@(posedge clk)     (watchdog_feed[*3] ##1 !watchdog_feed)[*2] |-> watchdog_bark;\nendproperty",
        "sva2": "property p_watchdog_bark_sequence;\n@(posedge clk)     (watchdog_feed[*3] ##1 !watchdog_feed)[*2] |-> watchdog_bark;\nendproperty\nassert_p_watchdog_bark_sequence:assert property (p_watchdog_bark_sequence) else $error(\"\");"
    },
    {
        "id": "485_0486",
        "sva1": "property p_43;\n@(posedge clk)     $stable(temperature)[*5] |-> $stable(cooling_fan)[*2];\nendproperty",
        "sva2": "property p_Stable_Temperature_Cooling_Fan;\n@(posedge clk)     $stable(temperature)[*5] |-> $stable(cooling_fan)[*2];\nendproperty\nassert_p_Stable_Temperature_Cooling_Fan:assert property (p_Stable_Temperature_Cooling_Fan) else $error(\"\");"
    },
    {
        "id": "486_0487",
        "sva1": "property p_44;\n@(negedge clk)     (encryption_start && !encryption_done)[*4] |-> encryption_error;\nendproperty",
        "sva2": "property p_Encryption_Error_After_Start;\n@(negedge clk)     (encryption_start && !encryption_done)[*4] |-> encryption_error;\nendproperty\nassert_p_Encryption_Error_After_Start:assert property (p_Encryption_Error_After_Start) else $error(\"\");"
    },
    {
        "id": "487_0488",
        "sva1": "property p_46;\n@(posedge clk)     $rose(data_stream_en) |-> (data_chunk[*4] ##1 stream_done);\nendproperty",
        "sva2": "property p_Data_Stream_Completion;\n@(posedge clk)     $rose(data_stream_en) |-> (data_chunk[*4] ##1 stream_done);\nendproperty\nassert_p_Data_Stream_Completion:assert property (p_Data_Stream_Completion) else $error(\"\");"
    },
    {
        "id": "488_0489",
        "sva1": "property p_47;\n@(negedge clk)     (fifo_read && !fifo_empty)[*3] |-> fifo_almost_empty;\nendproperty",
        "sva2": "property p_FifoAlmostEmptyAfterThreeReads;\n@(negedge clk)     (fifo_read && !fifo_empty)[*3] |-> fifo_almost_empty;\nendproperty\nassert_p_FifoAlmostEmptyAfterThreeReads:assert property (p_FifoAlmostEmptyAfterThreeReads) else $error(\"\");"
    },
    {
        "id": "489_0490",
        "sva1": "property p_48;\n@(posedge clk)     (bit_sync[*2] ##1 byte_sync[*2]) |-> frame_sync;\nendproperty",
        "sva2": "property p_frame_sync_after_sync_pattern;\n@(posedge clk)         (bit_sync[*2] ##1 byte_sync[*2]) |-> frame_sync;\nendproperty\nassert_p_frame_sync_after_sync_pattern:assert property (p_frame_sync_after_sync_pattern) else $error(\"\");"
    },
    {
        "id": "490_0491",
        "sva1": "property p_49;\n@(posedge clk)     $stable(reference_voltage)[*4] |-> adc_conversion_valid[*2];\nendproperty",
        "sva2": "property p_Stable_Reference_Voltage_To_ADC_Valid;\n@(posedge clk)     $stable(reference_voltage)[*4] |-> adc_conversion_valid[*2];\nendproperty\nassert_p_Stable_Reference_Voltage_To_ADC_Valid:assert property (p_Stable_Reference_Voltage_To_ADC_Valid) else $error(\"\");"
    },
    {
        "id": "491_0492",
        "sva1": "property p_50;\n@(negedge clk)     (security_check && !security_alert)[*5] |-> system_secure;\nendproperty",
        "sva2": "property p_System_Security_Check;\n@(negedge clk)     (security_check && !security_alert)[*5] |-> system_secure;\nendproperty\nassert_p_System_Security_Check:assert property (p_System_Security_Check) else $error(\"\");"
    },
    {
        "id": "492_0493",
        "sva1": "property p_6;\n@(posedge clk)     $stable(control_sig)[*2] |-> $changed(data_out)[*1];\nendproperty",
        "sva2": "property p_StableControlSig_ChangedDataOut;\n@(posedge clk)         $stable(control_sig)[*2] |-> $changed(data_out)[*1];\nendproperty\nassert_p_StableControlSig_ChangedDataOut:assert property (p_StableControlSig_ChangedDataOut) else $error(\"\");"
    },
    {
        "id": "493_0494",
        "sva1": "property p_var_rep_11;\n@(posedge clk)     (cmd_valid[*2:5] ##1 cmd_ack) |-> resp_ready\nendproperty",
        "sva2": "property p_cmd_valid_to_resp_ready;\n@(posedge clk)     cmd_valid[*2:5] ##1 cmd_ack |-> resp_ready;\nendproperty\nassert_p_cmd_valid_to_resp_ready:assert property (p_cmd_valid_to_resp_ready) else $error(\"\");"
    },
    {
        "id": "494_0495",
        "sva1": "property p_var_rep_13;\n@(posedge clk)     (addr_valid[*3:7] ##1 data_valid[*1:2]) |-> mem_access\nendproperty",
        "sva2": "property p_Mem_Access_After_Valid_Sequence;\n@(posedge clk)     (addr_valid[*3:7] ##1 data_valid[*1:2]) |-> mem_access;\nendproperty\nassert_p_Mem_Access_After_Valid_Sequence:assert property (p_Mem_Access_After_Valid_Sequence) else $error(\"\");"
    },
    {
        "id": "495_0496",
        "sva1": "property p_var_rep_16;\n@(posedge clk)     (sensor_trigger[*2:5] ##1 sensor_ready[*1:2]) |-> data_capture\nendproperty",
        "sva2": "property p_sensor_trigger_to_data_capture;\n@(posedge clk)         (sensor_trigger[*2:5] ##1 sensor_ready[*1:2]) |-> data_capture;\nendproperty\nassert_p_sensor_trigger_to_data_capture:assert property (p_sensor_trigger_to_data_capture) else $error(\"\");"
    },
    {
        "id": "496_0497",
        "sva1": "property p_var_rep_18;\n@(posedge clk)     (uart_tx[*3:8] ##1 uart_done) |-> uart_ack\nendproperty",
        "sva2": "property p_uart_ack_after_tx;\n@(posedge clk)     uart_tx[*3:8] ##1 uart_done |-> uart_ack;\nendproperty\nassert_p_uart_ack_after_tx:assert property (p_uart_ack_after_tx) else $error(\"\");"
    },
    {
        "id": "497_0498",
        "sva1": "property p_var_rep_1;\n@(posedge clk)     req[*2:5] |-> ##1 ack\nendproperty",
        "sva2": "property p_req_to_ack;\n@(posedge clk)     req[*2:5] |-> ##1 ack;\nendproperty\nassert_p_req_to_ack:assert property (p_req_to_ack) else $error(\"\");"
    },
    {
        "id": "498_0499",
        "sva1": "property p_var_rep_20;\n@(posedge clk)     (i2c_start[*1:2] ##1 i2c_stop[*1:2]) |-> i2c_ready\nendproperty",
        "sva2": "property p_i2c_ready_after_start_stop;\n@(posedge clk)         (i2c_start[*1:2] ##1 i2c_stop[*1:2]) |-> i2c_ready;\nendproperty\nassert_p_i2c_ready_after_start_stop:assert property (p_i2c_ready_after_start_stop) else $error(\"\");"
    },
    {
        "id": "499_0500",
        "sva1": "property p_var_rep_26;\n@(posedge clk)     (crc_valid[*2:4] ##1 crc_match[*1:2]) |-> data_correct\nendproperty",
        "sva2": "property p_crc_valid_to_data_correct;\n@(posedge clk)     (crc_valid[*2:4] ##1 crc_match[*1:2]) |-> data_correct;\nendproperty\nassert_p_crc_valid_to_data_correct:assert property (p_crc_valid_to_data_correct) else $error(\"\");"
    },
    {
        "id": "500_0501",
        "sva1": "property p_var_rep_2;\n@(posedge clk)     !err[*1:3] |=> data_valid\nendproperty",
        "sva2": "property p_data_valid_after_no_error;\n@(posedge clk)     !err[*1:3] |=> data_valid;\nendproperty\nassert_p_data_valid_after_no_error:assert property (p_data_valid_after_no_error) else $error(\"\");"
    },
    {
        "id": "501_0502",
        "sva1": "property p_var_rep_30;\n@(posedge clk)     (bus_grant[*2:5] ##1 bus_req[*1:2]) |-> bus_transfer\nendproperty",
        "sva2": "property p_bus_transfer_after_grant_req;\n@(posedge clk)     (bus_grant[*2:5] ##1 bus_req[*1:2]) |-> bus_transfer;\nendproperty\nassert_p_bus_transfer_after_grant_req:assert property (p_bus_transfer_after_grant_req) else $error(\"\");"
    },
    {
        "id": "502_0503",
        "sva1": "property p_var_rep_34;\n@(posedge clk)     (eth_tx[*3:8] ##1 eth_rx[*1:3]) |-> eth_link\nendproperty",
        "sva2": "property eth_link_sequence_check;\n@(posedge clk)     (eth_tx[*3:8] ##1 eth_rx[*1:3]) |-> eth_link;\nendproperty\nassert_eth_link_sequence_check:assert property (eth_link_sequence_check) else $error(\"\");"
    },
    {
        "id": "503_0504",
        "sva1": "property p_var_rep_38;\n@(posedge clk)     (lcd_en[*4:8] ##1 lcd_rs[*1:3]) |-> lcd_data\nendproperty",
        "sva2": "property p_lcd_data_sequence;\n@(posedge clk)     lcd_en[*4:8] ##1 lcd_rs[*1:3] |-> lcd_data;\nendproperty\nassert_p_lcd_data_sequence:assert property (p_lcd_data_sequence) else $error(\"\");"
    },
    {
        "id": "504_0505",
        "sva1": "property p_var_rep_3;\n@(posedge clk)     start[*3:8] ##1 done\nendproperty",
        "sva2": "property check_start_done_sequence;\n@(posedge clk)     start[*3:8] ##1 done;\nendproperty\nassert_check_start_done_sequence:assert property (check_start_done_sequence) else $error(\"\");"
    },
    {
        "id": "505_0506",
        "sva1": "property p_var_rep_40;\n@(posedge clk)     (hdmi_tx[*3:6] ##1 hdmi_rx[*1:3]) |-> hdmi_link\nendproperty",
        "sva2": "property p_hdmi_link_sequence;\n@(posedge clk)         (hdmi_tx[*3:6] ##1 hdmi_rx[*1:3]) |-> hdmi_link;\nendproperty\nassert_p_hdmi_link_sequence:assert property (p_hdmi_link_sequence) else $error(\"\");"
    },
    {
        "id": "506_0507",
        "sva1": "property p_var_rep_43;\n@(posedge clk)     (gpio_set[*3:7] ##1 gpio_clr[*1:2]) |-> gpio_toggle\nendproperty",
        "sva2": "property p_gpio_toggle_sequence;\n@(posedge clk)     (gpio_set[*3:7] ##1 gpio_clr[*1:2]) |-> gpio_toggle;\nendproperty\nassert_p_gpio_toggle_sequence:assert property (p_gpio_toggle_sequence) else $error(\"\");"
    },
    {
        "id": "507_0508",
        "sva1": "property p_var_rep_45;\n@(posedge clk)     (led_on[*4:6] ##1 led_off[*1:3]) |-> led_blink\nendproperty",
        "sva2": "property p_led_blink_pattern;\n@(posedge clk)     (led_on[*4:6] ##1 led_off[*1:3]) |-> led_blink;\nendproperty\nassert_p_led_blink_pattern:assert property (p_led_blink_pattern) else $error(\"\");"
    },
    {
        "id": "508_0509",
        "sva1": "property p_var_rep_47;\n@(posedge clk)     (temp_high[*3:8] ##1 temp_low[*1:2]) |-> temp_alert\nendproperty",
        "sva2": "property p_temp_alert_check;\n@(posedge clk)         (temp_high[*3:8] ##1 temp_low[*1:2]) |-> temp_alert;\nendproperty\nassert_p_temp_alert_check:assert property (p_temp_alert_check) else $error(\"\");"
    },
    {
        "id": "509_0510",
        "sva1": "property p_var_rep_49;\n@(posedge clk)     (clk_div[*4:7] ##1 clk_sync[*1:2]) |-> clk_locked\nendproperty",
        "sva2": "property p_Clk_Locked_After_Sequence;\n@(posedge clk)     (clk_div[*4:7] ##1 clk_sync[*1:2]) |-> clk_locked;\nendproperty\nassert_p_Clk_Locked_After_Sequence:assert property (p_Clk_Locked_After_Sequence) else $error(\"\");"
    },
    {
        "id": "510_0511",
        "sva1": "property p_var_rep_5;\n@(posedge clk)     (wr_en && rd_en)[*1:2] |=> !fifo_full\nendproperty",
        "sva2": "property p_wr_rd_fifo_full;\n@(posedge clk)     (wr_en && rd_en)[*1:2] |=> !fifo_full;\nendproperty\nassert_p_wr_rd_fifo_full:assert property (p_wr_rd_fifo_full) else $error(\"\");"
    },
    {
        "id": "511_0512",
        "sva1": "property p_var_rep_6;\n@(posedge clk)     (data_ready[*2:4] ##1 data_stable[*1:3]) |-> data_captured\nendproperty",
        "sva2": "property p_data_capture_check;\n@(posedge clk)         (data_ready[*2:4] ##1 data_stable[*1:3]) |-> data_captured;\nendproperty\nassert_p_data_capture_check:assert property (p_data_capture_check) else $error(\"\");"
    },
    {
        "id": "512_0513",
        "sva1": "property p_var_rep_8;\n@(posedge clk)     (tx_active[*5:10] ##1 tx_done) |-> rx_ready\nendproperty",
        "sva2": "property p_tx_active_to_rx_ready;\n@(posedge clk)     tx_active[*5:10] ##1 tx_done |-> rx_ready;\nendproperty\nassert_p_tx_active_to_rx_ready:assert property (p_tx_active_to_rx_ready) else $error(\"\");"
    },
    {
        "id": "513_0514",
        "sva1": "property p_rose_10;\n@(posedge clk) $rose(select) |-> (##1 !select && data_valid)\nendproperty",
        "sva2": "property p_Select_Rose_Data_Valid;\n@(posedge clk)         $rose(select) |-> ##1 !select && data_valid;\nendproperty\nassert_p_Select_Rose_Data_Valid:assert property (p_Select_Rose_Data_Valid) else $error(\"\");"
    },
    {
        "id": "514_0515",
        "sva1": "property p_rose_11;\n@(posedge clk) $rose(launch) |=> (##3 capture)\nendproperty",
        "sva2": "property p_launch_to_capture;\n@(posedge clk)     $rose(launch) |=> ##3 capture;\nendproperty\nassert_p_launch_to_capture:assert property (p_launch_to_capture) else $error(\"\");"
    },
    {
        "id": "515_0516",
        "sva1": "property p_rose_14;\n@(posedge clk) $rose(inc_counter) |-> (counter != prev_counter)\nendproperty",
        "sva2": "property p_counter_change_on_inc;\n@(posedge clk)         $rose(inc_counter) |-> (counter != prev_counter);\nendproperty\nassert_p_counter_change_on_inc:assert property (p_counter_change_on_inc) else $error(\"\");"
    },
    {
        "id": "516_0517",
        "sva1": "property p_rose_15;\n@(posedge clk) $rose(set_flag) |=> (flag throughout ##1 clear_flag)\nendproperty",
        "sva2": "property p_Flag_Set_Clear;\n@(posedge clk)         $rose(set_flag) |=> (flag throughout ##1 clear_flag);\nendproperty\nassert_p_Flag_Set_Clear:assert property (p_Flag_Set_Clear) else $error(\"\");"
    },
    {
        "id": "517_0518",
        "sva1": "property p_rose_18;\n@(posedge clk) $rose(lock) |-> (##[2:8] unlock)\nendproperty",
        "sva2": "property p_lock_to_unlock;\n@(posedge clk)     $rose(lock) |-> ##[2:8] unlock;\nendproperty\nassert_p_lock_to_unlock:assert property (p_lock_to_unlock) else $error(\"\");"
    },
    {
        "id": "518_0519",
        "sva1": "property p_rose_1;\n@(posedge clk) $rose(en) |-> req\nendproperty",
        "sva2": "property p_Req_On_En_Rise;\n@(posedge clk)         $rose(en) |-> req;\nendproperty\nassert_p_Req_On_En_Rise:assert property (p_Req_On_En_Rise) else $error(\"\");"
    },
    {
        "id": "519_0520",
        "sva1": "property p_rose_21;\n@(posedge clk) $rose(enter_state) |=> (next_state != curr_state)\nendproperty",
        "sva2": "property p_State_Transition;\n@(posedge clk)         $rose(enter_state) |=> (next_state != curr_state);\nendproperty\nassert_p_State_Transition:assert property (p_State_Transition) else $error(\"\");"
    },
    {
        "id": "520_0521",
        "sva1": "property p_rose_22;\n@(posedge clk) $rose(inc_ptr) |-> (ptr_value == $past(ptr_value) + 1)\nendproperty",
        "sva2": "property p_ptr_increment;\n@(posedge clk)         $rose(inc_ptr) |-> (ptr_value == $past(ptr_value) + 1);\nendproperty\nassert_p_ptr_increment:assert property (p_ptr_increment) else $error(\"\");"
    },
    {
        "id": "521_0522",
        "sva1": "property p_rose_23;\n@(posedge clk) $rose(assert_ctrl) |=> (##1 !assert_ctrl || ctrl_ack)\nendproperty",
        "sva2": "property p_AssertCtrl_Ack;\n@(posedge clk)         $rose(assert_ctrl) |=> ##1 (!assert_ctrl || ctrl_ack);\nendproperty\nassert_p_AssertCtrl_Ack:assert property (p_AssertCtrl_Ack) else $error(\"\");"
    },
    {
        "id": "522_0523",
        "sva1": "property p_rose_24;\n@(posedge clk) $rose(rd_en) |-> (##1 data_out_valid)\nendproperty",
        "sva2": "property p_RdEn_To_DataOutValid;\n@(posedge clk)         $rose(rd_en) |-> ##1 data_out_valid;\nendproperty\nassert_p_RdEn_To_DataOutValid:assert property (p_RdEn_To_DataOutValid) else $error(\"\");"
    },
    {
        "id": "523_0524",
        "sva1": "property p_rose_25;\n@(posedge clk) $rose(wr_en) |=> (##1 !wr_en || wr_ack)\nendproperty",
        "sva2": "property p_WrEn_Rose_To_Ack;\n@(posedge clk)         $rose(wr_en) |=> ##1 (!wr_en || wr_ack);\nendproperty\nassert_p_WrEn_Rose_To_Ack:assert property (p_WrEn_Rose_To_Ack) else $error(\"\");"
    },
    {
        "id": "524_0525",
        "sva1": "property p_rose_27;\n@(posedge clk) $rose(raise_irq) |=> (##1 irq_ack || irq_mask)\nendproperty",
        "sva2": "property p_irq_handling;\n@(posedge clk)         $rose(raise_irq) |=> ##1 (irq_ack || irq_mask);\nendproperty\nassert_p_irq_handling:assert property (p_irq_handling) else $error(\"\");"
    },
    {
        "id": "525_0526",
        "sva1": "property p_rose_29;\n@(posedge clk) $rose(assert_req) |=> (##[1:8] grant || !assert_req)\nendproperty",
        "sva2": "property p_Grant_After_AssertReq;\n@(posedge clk)         $rose(assert_req) |=> ##[1:8] (grant || !assert_req);\nendproperty\nassert_p_Grant_After_AssertReq:assert property (p_Grant_After_AssertReq) else $error(\"\");"
    },
    {
        "id": "526_0527",
        "sva1": "property p_rose_2;\n@(posedge clk) $rose(start) |=> done\nendproperty",
        "sva2": "property p_Start_Rose_To_Done;\n@(posedge clk)         $rose(start) |=> done;\nendproperty\nassert_p_Start_Rose_To_Done:assert property (p_Start_Rose_To_Done) else $error(\"\");"
    },
    {
        "id": "527_0528",
        "sva1": "property p_rose_30;\n@(posedge clk) $rose(inc_index) |-> (index != $past(index))\nendproperty",
        "sva2": "property p_Index_Change_On_Rose;\n@(posedge clk)         $rose(inc_index) |-> (index != $past(index));\nendproperty\nassert_p_Index_Change_On_Rose:assert property (p_Index_Change_On_Rose) else $error(\"\");"
    },
    {
        "id": "528_0529",
        "sva1": "property p_rose_31;\n@(posedge clk) $rose(load_reg) |=> (reg_valid throughout ##1 reg_ready)\nendproperty",
        "sva2": "property p_Reg_Valid_After_Load;\n@(posedge clk)     $rose(load_reg) |=> (reg_valid throughout ##1 reg_ready);\nendproperty\nassert_p_Reg_Valid_After_Load:assert property (p_Reg_Valid_After_Load) else $error(\"\");"
    },
    {
        "id": "529_0530",
        "sva1": "property p_rose_33;\n@(posedge clk) $rose(assert_sig) |=> (##1 deassert_sig || sig_ack)\nendproperty",
        "sva2": "property p_assert_sig_deassert_ack;\n@(posedge clk)         $rose(assert_sig) |=> ##1 (deassert_sig || sig_ack);\nendproperty\nassert_p_assert_sig_deassert_ack:assert property (p_assert_sig_deassert_ack) else $error(\"\");"
    },
    {
        "id": "530_0531",
        "sva1": "property p_rose_34;\n@(posedge clk) $rose(update_ptr) |-> (ptr_value == $past(ptr_value) + offset)\nendproperty",
        "sva2": "property p_ptr_update;\n@(posedge clk)         $rose(update_ptr) |-> (ptr_value == $past(ptr_value) + offset);\nendproperty\nassert_p_ptr_update:assert property (p_ptr_update) else $error(\"\");"
    },
    {
        "id": "531_0532",
        "sva1": "property p_rose_35;\n@(posedge clk) $rose(inc_count) |=> (count_value == $past(count_value) + 1)\nendproperty",
        "sva2": "property p_Count_Increment;\n@(posedge clk)         $rose(inc_count) |=> (count_value == $past(count_value) + 1);\nendproperty\nassert_p_Count_Increment:assert property (p_Count_Increment) else $error(\"\");"
    },
    {
        "id": "532_0533",
        "sva1": "property p_rose_36;\n@(posedge clk) $rose(set_mode) |-> (mode_changed throughout ##1 mode_stable)\nendproperty",
        "sva2": "property p_mode_change_stability;\n@(posedge clk)         $rose(set_mode) |-> (mode_changed throughout ##1 mode_stable);\nendproperty\nassert_p_mode_change_stability:assert property (p_mode_change_stability) else $error(\"\");"
    },
    {
        "id": "533_0534",
        "sva1": "property p_rose_38;\n@(posedge clk) $rose(enable_feature) |-> (feature_active throughout ##1 feature_ready)\nendproperty",
        "sva2": "property p_Feature_Activation;\n@(posedge clk)     $rose(enable_feature) |-> (feature_active throughout ##1 feature_ready);\nendproperty\nassert_p_Feature_Activation:assert property (p_Feature_Activation) else $error(\"\");"
    },
    {
        "id": "534_0535",
        "sva1": "property p_rose_3;\n@(posedge clk) $rose(valid) |-> (data_ready throughout ##1 ack)\nendproperty",
        "sva2": "property p_valid_rose_to_data_ready_ack;\n@(posedge clk)     $rose(valid) |-> (data_ready throughout ##1 ack);\nendproperty\nassert_p_valid_rose_to_data_ready_ack:assert property (p_valid_rose_to_data_ready_ack) else $error(\"\");"
    },
    {
        "id": "535_0536",
        "sva1": "property p_rose_42;\n@(posedge clk) $rose(inc_addr) |-> (addr == $past(addr) + stride)\nendproperty",
        "sva2": "property p_Addr_Increment;\n@(posedge clk)         $rose(inc_addr) |-> (addr == $past(addr) + stride);\nendproperty\nassert_p_Addr_Increment:assert property (p_Addr_Increment) else $error(\"\");"
    },
    {
        "id": "536_0537",
        "sva1": "property p_rose_43;\n@(posedge clk) $rose(set_param) |=> (param_valid throughout ##1 param_ack)\nendproperty",
        "sva2": "property p_param_valid_after_set;\n@(posedge clk)         $rose(set_param) |=> (param_valid throughout ##1 param_ack);\nendproperty\nassert_p_param_valid_after_set:assert property (p_param_valid_after_set) else $error(\"\");"
    },
    {
        "id": "537_0538",
        "sva1": "property p_rose_46;\n@(posedge clk) $rose(enable_block) |-> (block_active throughout ##1 block_ready)\nendproperty",
        "sva2": "property p_Block_Activation_After_Enable;\n@(posedge clk)     $rose(enable_block) |-> (block_active throughout ##1 block_ready);\nendproperty\nassert_p_Block_Activation_After_Enable:assert property (p_Block_Activation_After_Enable) else $error(\"\");"
    },
    {
        "id": "538_0539",
        "sva1": "property p_rose_4;\n@(posedge clk) $rose(enable) |-> (##[1:3] grant)\nendproperty",
        "sva2": "property p_grant_after_enable;\n@(posedge clk)         $rose(enable) |-> ##[1:3] grant;\nendproperty\nassert_p_grant_after_enable:assert property (p_grant_after_enable) else $error(\"\");"
    },
    {
        "id": "539_0540",
        "sva1": "property p_rose_5;\n@(posedge clk) $rose(init) |=> (ready until err)\nendproperty",
        "sva2": "property p_Ready_Until_Error;\n@(posedge clk)     $rose(init) |=> (ready until err);\nendproperty\nassert_p_Ready_Until_Error:assert property (p_Ready_Until_Error) else $error(\"\");"
    },
    {
        "id": "540_0541",
        "sva1": "property p_rose_7;\n@(posedge clk) $rose(trigger) |=> (##2 status == 2'b01)\nendproperty",
        "sva2": "property p_Trigger_Status_Check;\n@(posedge clk)         $rose(trigger) |=> ##2 status == 2'b01;\nendproperty\nassert_p_Trigger_Status_Check:assert property (p_Trigger_Status_Check) else $error(\"\");"
    },
    {
        "id": "541_0542",
        "sva1": "property p_rose_8;\n@(posedge clk) $rose(load) |-> (fifo_empty throughout ##1 fifo_full)\nendproperty",
        "sva2": "property p_Load_Rose_Fifo_Status;\n@(posedge clk)     $rose(load) |-> (fifo_empty throughout ##1 fifo_full);\nendproperty\nassert_p_Load_Rose_Fifo_Status:assert property (p_Load_Rose_Fifo_Status) else $error(\"\");"
    },
    {
        "id": "542_0543",
        "sva1": "property p_rose_9;\n@(posedge clk) $rose(activate) |=> (##[1:5] deactivate)\nendproperty",
        "sva2": "property p_Activate_Deactivate_Sequence;\n@(posedge clk)     $rose(activate) |=> ##[1:5] deactivate;\nendproperty\nassert_p_Activate_Deactivate_Sequence:assert property (p_Activate_Deactivate_Sequence) else $error(\"\");"
    },
    {
        "id": "543_0544",
        "sva1": "property p_fell_select_addr_stable;\n@(posedge clk)     $fell(select) |=> $stable(addr);\nendproperty",
        "sva2": "property p_Stable_Addr_After_Fell_Select;\n@(posedge clk)     $fell(select) |=> $stable(addr);\nendproperty\nassert_p_Stable_Addr_After_Fell_Select:assert property (p_Stable_Addr_After_Fell_Select) else $error(\"\");"
    },
    {
        "id": "544_0545",
        "sva1": "property p_fell_frame_packet_done;\n@(posedge clk)     $fell(frame) |=> packet_done;\nendproperty",
        "sva2": "property p_Packet_Done_After_Frame_Fall;\n@(posedge clk)     $fell(frame) |=> packet_done;\nendproperty\nassert_p_Packet_Done_After_Frame_Fall:assert property (p_Packet_Done_After_Frame_Fall) else $error(\"\");"
    },
    {
        "id": "545_0546",
        "sva1": "property p_fell_load_counter_eq_zero;\n@(posedge clk)     $fell(load) |-> counter == 0;\nendproperty",
        "sva2": "property p_Counter_Zero_On_Load_Fall;\n@(posedge clk)         $fell(load) |-> counter == 0;\nendproperty\nassert_p_Counter_Zero_On_Load_Fall:assert property (p_Counter_Zero_On_Load_Fall) else $error(\"\");"
    },
    {
        "id": "546_0547",
        "sva1": "property p_fell_stop_check_idle;\n@(posedge clk)     $fell(stop) |-> idle;\nendproperty",
        "sva2": "property p_Idle_After_Stop_Fall;\n@(posedge clk)         $fell(stop) |-> idle;\nendproperty\nassert_p_Idle_After_Stop_Fall:assert property (p_Idle_After_Stop_Fall) else $error(\"\");"
    },
    {
        "id": "547_0548",
        "sva1": "property p_fell_sync_data_ready;\n@(posedge clk)     $fell(sync) |=> data_ready;\nendproperty",
        "sva2": "property p_Fell_Sync_Data_Ready;\n@(posedge clk)     $fell(sync) |=> data_ready;\nendproperty\nassert_p_Fell_Sync_Data_Ready:assert property (p_Fell_Sync_Data_Ready) else $error(\"\");"
    },
    {
        "id": "548_0549",
        "sva1": "property p_fell_init_no_busy;\n@(posedge clk)     $fell(init) |-> ##1 !busy;\nendproperty",
        "sva2": "property p_Fell_Init_Not_Busy;\n@(posedge clk)         $fell(init) |-> ##1 !busy;\nendproperty\nassert_p_Fell_Init_Not_Busy:assert property (p_Fell_Init_Not_Busy) else $error(\"\");"
    },
    {
        "id": "549_0550",
        "sva1": "property p_fell_ce_check_output_en;\n@(posedge clk)     $fell(ce) |-> output_en;\nendproperty",
        "sva2": "property p_Fell_CE_Output_En;\n@(posedge clk)     $fell(ce) |-> output_en;\nendproperty\nassert_p_Fell_CE_Output_En:assert property (p_Fell_CE_Output_En) else $error(\"\");"
    },
    {
        "id": "550_0551",
        "sva1": "property p_fell_pwr_down_standby;\n@(posedge clk)     $fell(pwr_down) |=> standby;\nendproperty",
        "sva2": "property p_Standby_After_PowerDown;\n@(posedge clk)     $fell(pwr_down) |=> standby;\nendproperty\nassert_p_Standby_After_PowerDown:assert property (p_Standby_After_PowerDown) else $error(\"\");"
    },
    {
        "id": "551_0552",
        "sva1": "property p_fell_reset_no_err;\n@(posedge clk)     $fell(reset) |-> ##1 !err;\nendproperty",
        "sva2": "property p_Err_After_Reset_Fall;\n@(posedge clk)     $fell(reset) |-> ##1 !err;\nendproperty\nassert_p_Err_After_Reset_Fall:assert property (p_Err_After_Reset_Fall) else $error(\"\");"
    },
    {
        "id": "552_0553",
        "sva1": "property p_fell_test_mode_normal_op;\n@(posedge clk)     $fell(test_mode) |-> normal_op;\nendproperty",
        "sva2": "property p_Normal_Op_After_Test_Mode_Fall;\n@(posedge clk)     $fell(test_mode) |-> normal_op;\nendproperty\nassert_p_Normal_Op_After_Test_Mode_Fall:assert property (p_Normal_Op_After_Test_Mode_Fall) else $error(\"\");"
    },
    {
        "id": "553_0554",
        "sva1": "property p_fell_debug_no_trace;\n@(posedge clk)     $fell(debug) |-> ##1 !trace;\nendproperty",
        "sva2": "property p_Debug_Fell_No_Trace;\n@(posedge clk)     $fell(debug) |-> ##1 !trace;\nendproperty\nassert_p_Debug_Fell_No_Trace:assert property (p_Debug_Fell_No_Trace) else $error(\"\");"
    },
    {
        "id": "554_0555",
        "sva1": "property p_fell_burst_last_in_packet;\n@(posedge clk)     $fell(burst) |-> in_packet;\nendproperty",
        "sva2": "property p_Fell_Burst_In_Packet;\n@(posedge clk)         $fell(burst) |-> in_packet;\nendproperty\nassert_p_Fell_Burst_In_Packet:assert property (p_Fell_Burst_In_Packet) else $error(\"\");"
    },
    {
        "id": "555_0556",
        "sva1": "property p_fell_crc_error_retry;\n@(posedge clk)     $fell(crc_error) |=> retry;\nendproperty",
        "sva2": "property p_Retry_After_CRC_Error_Fall;\n@(posedge clk)         $fell(crc_error) |=> retry;\nendproperty\nassert_p_Retry_After_CRC_Error_Fall:assert property (p_Retry_After_CRC_Error_Fall) else $error(\"\");"
    },
    {
        "id": "556_0557",
        "sva1": "property p_fell_timeout_check_status;\n@(posedge clk)     $fell(timeout) |-> status_reg == 8'hFF;\nendproperty",
        "sva2": "property p_Status_Reg_On_Timeout_Fall;\n@(posedge clk)     $fell(timeout) |-> (status_reg == 8'hFF);\nendproperty\nassert_p_Status_Reg_On_Timeout_Fall:assert property (p_Status_Reg_On_Timeout_Fall) else $error(\"\");"
    },
    {
        "id": "557_0558",
        "sva1": "property p_fell_wait_state_active;\n@(posedge clk)     $fell(wait_state) |-> active;\nendproperty",
        "sva2": "property p_Fell_Wait_State_Active;\n@(posedge clk)         $fell(wait_state) |-> active;\nendproperty\nassert_p_Fell_Wait_State_Active:assert property (p_Fell_Wait_State_Active) else $error(\"\");"
    },
    {
        "id": "558_0559",
        "sva1": "property p_fell_fifo_full_no_write;\n@(posedge clk)     $fell(fifo_full) |-> ##1 !write;\nendproperty",
        "sva2": "property p_FifoFull_Fell_NoWrite;\n@(posedge clk)     $fell(fifo_full) |-> ##1 !write;\nendproperty\nassert_p_FifoFull_Fell_NoWrite:assert property (p_FifoFull_Fell_NoWrite) else $error(\"\");"
    },
    {
        "id": "559_0560",
        "sva1": "property p_fell_cache_hit_read_done;\n@(posedge clk)     $fell(cache_hit) |=> read_done;\nendproperty",
        "sva2": "property p_Fell_Cache_Hit_Read_Done;\n@(posedge clk)         $fell(cache_hit) |=> read_done;\nendproperty\nassert_p_Fell_Cache_Hit_Read_Done:assert property (p_Fell_Cache_Hit_Read_Done) else $error(\"\");"
    },
    {
        "id": "560_0561",
        "sva1": "property p_fell_dma_req_ack_in_2;\n@(posedge clk)     $fell(dma_req) |-> ##2 dma_ack;\nendproperty",
        "sva2": "property p_dma_ack_after_req_fall;\n@(posedge clk)         $fell(dma_req) |-> ##2 dma_ack;\nendproperty\nassert_p_dma_ack_after_req_fall:assert property (p_dma_ack_after_req_fall) else $error(\"\");"
    },
    {
        "id": "561_0562",
        "sva1": "property p_fell_pipeline_flush_complete;\n@(posedge clk)     $fell(pipeline_flush) |=> complete;\nendproperty",
        "sva2": "property p_Fell_Pipeline_Flush_Complete;\n@(posedge clk)         $fell(pipeline_flush) |=> complete;\nendproperty\nassert_p_Fell_Pipeline_Flush_Complete:assert property (p_Fell_Pipeline_Flush_Complete) else $error(\"\");"
    },
    {
        "id": "562_0563",
        "sva1": "property p_fell_valid_stable_data;\n@(posedge clk)     $fell(valid) |=> $stable(data);\nendproperty",
        "sva2": "property p_Valid_Fell_Data_Stable;\n@(posedge clk)     $fell(valid) |=> $stable(data);\nendproperty\nassert_p_Valid_Fell_Data_Stable:assert property (p_Valid_Fell_Data_Stable) else $error(\"\");"
    },
    {
        "id": "563_0564",
        "sva1": "property p_fell_snoop_hit_invalidate;\n@(posedge clk)     $fell(snoop_hit) |-> invalidate;\nendproperty",
        "sva2": "property p_SnoopHit_Fell_Invalidate;\n@(posedge clk)         $fell(snoop_hit) |-> invalidate;\nendproperty\nassert_p_SnoopHit_Fell_Invalidate:assert property (p_SnoopHit_Fell_Invalidate) else $error(\"\");"
    },
    {
        "id": "564_0565",
        "sva1": "property p_fell_parity_error_correct;\n@(posedge clk)     $fell(parity_error) |=> correct;\nendproperty",
        "sva2": "property p_Parity_Error_Correct;\n@(posedge clk)     $fell(parity_error) |=> correct;\nendproperty\nassert_p_Parity_Error_Correct:assert property (p_Parity_Error_Correct) else $error(\"\");"
    },
    {
        "id": "565_0566",
        "sva1": "property p_fell_overflow_underflow;\n@(posedge clk)     $fell(overflow) |-> underflow;\nendproperty",
        "sva2": "property p_Fell_Overflow_Underflow;\n@(posedge clk)     $fell(overflow) |-> underflow;\nendproperty\nassert_p_Fell_Overflow_Underflow:assert property (p_Fell_Overflow_Underflow) else $error(\"\");"
    },
    {
        "id": "566_0567",
        "sva1": "property p_fell_thermal_trip_throttle;\n@(posedge clk)     $fell(thermal_trip) |=> throttle;\nendproperty",
        "sva2": "property p_Throttle_After_Thermal_Trip_Fall;\n@(posedge clk)         $fell(thermal_trip) |=> throttle;\nendproperty\nassert_p_Throttle_After_Thermal_Trip_Fall:assert property (p_Throttle_After_Thermal_Trip_Fall) else $error(\"\");"
    },
    {
        "id": "567_0568",
        "sva1": "property p_fell_voltage_drop_recovery;\n@(posedge clk)     $fell(voltage_drop) |=> recovery;\nendproperty",
        "sva2": "property p_Voltage_Drop_Recovery;\n@(posedge clk)     $fell(voltage_drop) |=> recovery;\nendproperty\nassert_p_Voltage_Drop_Recovery:assert property (p_Voltage_Drop_Recovery) else $error(\"\");"
    },
    {
        "id": "568_0569",
        "sva1": "property p_fell_clock_stop_check_mode;\n@(posedge clk)     $fell(clock_stop) |-> mode == 2'b01;\nendproperty",
        "sva2": "property p_mode_after_clock_stop_fall;\n@(posedge clk)     $fell(clock_stop) |-> mode == 2'b01;\nendproperty\nassert_p_mode_after_clock_stop_fall:assert property (p_mode_after_clock_stop_fall) else $error(\"\");"
    },
    {
        "id": "569_0570",
        "sva1": "property p_fell_reset_soft_no_hard;\n@(posedge clk)     $fell(reset_soft) |-> ##1 !reset_hard;\nendproperty",
        "sva2": "property p_Reset_Hard_After_Soft_Fall;\n@(posedge clk)     $fell(reset_soft) |-> ##1 !reset_hard;\nendproperty\nassert_p_Reset_Hard_After_Soft_Fall:assert property (p_Reset_Hard_After_Soft_Fall) else $error(\"\");"
    },
    {
        "id": "570_0571",
        "sva1": "property p_fell_power_good_initialized;\n@(posedge clk)     $fell(power_good) |=> initialized;\nendproperty",
        "sva2": "property p_Fell_Power_Good_Then_Initialized;\n@(posedge clk)     $fell(power_good) |=> initialized;\nendproperty\nassert_p_Fell_Power_Good_Then_Initialized:assert property (p_Fell_Power_Good_Then_Initialized) else $error(\"\");"
    },
    {
        "id": "571_0572",
        "sva1": "property p_fell_bist_start_complete;\n@(posedge clk)     $fell(bist_start) |=> complete;\nendproperty",
        "sva2": "property p_Complete_After_BistStart_Fall;\n@(posedge clk)     $fell(bist_start) |=> complete;\nendproperty\nassert_p_Complete_After_BistStart_Fall:assert property (p_Complete_After_BistStart_Fall) else $error(\"\");"
    },
    {
        "id": "572_0573",
        "sva1": "property p_fell_ecc_error_corrected;\n@(posedge clk)     $fell(ecc_error) |=> corrected;\nendproperty",
        "sva2": "property p_Fell_Ecc_Error_Then_Corrected;\n@(posedge clk)     $fell(ecc_error) |=> corrected;\nendproperty\nassert_p_Fell_Ecc_Error_Then_Corrected:assert property (p_Fell_Ecc_Error_Then_Corrected) else $error(\"\");"
    },
    {
        "id": "573_0574",
        "sva1": "property p_fell_enable_no_write;\n@(posedge clk)     $fell(enable) |-> ##2 !write_en;\nendproperty",
        "sva2": "property p_Fell_Enable_Write_En;\n@(posedge clk)     $fell(enable) |-> ##2 !write_en;\nendproperty\nassert_p_Fell_Enable_Write_En:assert property (p_Fell_Enable_Write_En) else $error(\"\");"
    },
    {
        "id": "574_0575",
        "sva1": "property p_fell_watchdog_bark_reboot;\n@(posedge clk)     $fell(watchdog_bark) |=> reboot;\nendproperty",
        "sva2": "property p_Reboot_After_Watchdog_Fall;\n@(posedge clk)         $fell(watchdog_bark) |=> reboot;\nendproperty\nassert_p_Reboot_After_Watchdog_Fall:assert property (p_Reboot_After_Watchdog_Fall) else $error(\"\");"
    },
    {
        "id": "575_0576",
        "sva1": "property p_fell_scan_enable_normal;\n@(posedge clk)     $fell(scan_enable) |-> normal;\nendproperty",
        "sva2": "property p_fell_scan_enable;\n@(posedge clk)         $fell(scan_enable) |-> normal;\nendproperty\nassert_p_fell_scan_enable:assert property (p_fell_scan_enable) else $error(\"\");"
    },
    {
        "id": "576_0577",
        "sva1": "property p_fell_jtag_tdo_stable;\n@(posedge clk)     $fell(jtag_tdo) |=> $stable(jtag_tdi);\nendproperty",
        "sva2": "property p_Fell_Tdo_Stable_Tdi;\n@(posedge clk)     $fell(jtag_tdo) |=> $stable(jtag_tdi);\nendproperty\nassert_p_Fell_Tdo_Stable_Tdi:assert property (p_Fell_Tdo_Stable_Tdi) else $error(\"\");"
    },
    {
        "id": "577_0578",
        "sva1": "property p_fell_pll_lock_stable_clk;\n@(posedge clk)     $fell(pll_lock) |=> $stable(clk_div);\nendproperty",
        "sva2": "property p_Stable_ClkDiv_After_PllLock_Fall;\n@(posedge clk)     $fell(pll_lock) |=> $stable(clk_div);\nendproperty\nassert_p_Stable_ClkDiv_After_PllLock_Fall:assert property (p_Stable_ClkDiv_After_PllLock_Fall) else $error(\"\");"
    },
    {
        "id": "578_0579",
        "sva1": "property p_fell_calibration_done_accurate;\n@(posedge clk)     $fell(calibration_done) |=> accurate;\nendproperty",
        "sva2": "property p_Accurate_After_Calibration_Done_Fall;\n@(posedge clk)         $fell(calibration_done) |=> accurate;\nendproperty\nassert_p_Accurate_After_Calibration_Done_Fall:assert property (p_Accurate_After_Calibration_Done_Fall) else $error(\"\");"
    },
    {
        "id": "579_0580",
        "sva1": "property p_fell_standby_active_power;\n@(posedge clk)     $fell(standby) |=> active_power;\nendproperty",
        "sva2": "property p_active_power_after_standby_fall;\n@(posedge clk)         $fell(standby) |=> active_power;\nendproperty\nassert_p_active_power_after_standby_fall:assert property (p_active_power_after_standby_fall) else $error(\"\");"
    },
    {
        "id": "580_0581",
        "sva1": "property p_fell_retention_exit_valid;\n@(posedge clk)     $fell(retention_exit) |=> valid;\nendproperty",
        "sva2": "property p_Valid_After_RetentionExit_Fall;\n@(posedge clk)     $fell(retention_exit) |=> valid;\nendproperty\nassert_p_Valid_After_RetentionExit_Fall:assert property (p_Valid_After_RetentionExit_Fall) else $error(\"\");"
    },
    {
        "id": "581_0582",
        "sva1": "property p_fell_clock_gate_enabled;\n@(posedge clk)     $fell(clock_gate) |=> enabled;\nendproperty",
        "sva2": "property p_fell_clock_gate_enabled;\n@(posedge clk)     $fell(clock_gate) |=> enabled;\nendproperty\nassert_p_fell_clock_gate_enabled:assert property (p_fell_clock_gate_enabled) else $error(\"\");"
    },
    {
        "id": "582_0583",
        "sva1": "property p_fell_voltage_scale_complete;\n@(posedge clk)     $fell(voltage_scale) |=> complete;\nendproperty",
        "sva2": "property p_Fell_Voltage_Scale_Complete;\n@(posedge clk)         $fell(voltage_scale) |=> complete;\nendproperty\nassert_p_Fell_Voltage_Scale_Complete:assert property (p_Fell_Voltage_Scale_Complete) else $error(\"\");"
    },
    {
        "id": "583_0584",
        "sva1": "property p_crc_check_valid;\n@(posedge clk)     crc_calculate |=> ##1 crc_valid;\nendproperty",
        "sva2": "property p_crc_valid_after_calculate;\n@(posedge clk)         crc_calculate == 1'b1 |=> ##1 crc_valid == 1'b1;\nendproperty\nassert_p_crc_valid_after_calculate:assert property (p_crc_valid_after_calculate) else $error(\"\");"
    },
    {
        "id": "584_0585",
        "sva1": "property p_fell_power_switch_on_state;\n@(posedge clk)     $fell(power_switch) |=> on_state;\nendproperty",
        "sva2": "property p_on_state_after_power_switch_fall;\n@(posedge clk)         $fell(power_switch) |=> on_state;\nendproperty\nassert_p_on_state_after_power_switch_fall:assert property (p_on_state_after_power_switch_fall) else $error(\"\");"
    },
    {
        "id": "585_0586",
        "sva1": "property p_fell_ack_complete_next;\n@(posedge clk)     $fell(ack) |=> complete;\nendproperty",
        "sva2": "property p_Fell_Ack_Imply_Complete;\n@(posedge clk)         $fell(ack) |=> complete;\nendproperty\nassert_p_Fell_Ack_Imply_Complete:assert property (p_Fell_Ack_Imply_Complete) else $error(\"\");"
    },
    {
        "id": "586_0587",
        "sva1": "property p_fell_frequency_change_done;\n@(posedge clk)     $fell(frequency_change) |=> done;\nendproperty",
        "sva2": "property p_Done_After_Frequency_Change;\n@(posedge clk)     $fell(frequency_change) |=> done;\nendproperty\nassert_p_Done_After_Frequency_Change:assert property (p_Done_After_Frequency_Change) else $error(\"\");"
    },
    {
        "id": "587_0588",
        "sva1": "property p_fell_start_check_ready;\n@(posedge clk)     $fell(start) |-> ready;\nendproperty",
        "sva2": "property p_Ready_After_Start_Fall;\n@(posedge clk)     $fell(start) |-> ready;\nendproperty\nassert_p_Ready_After_Start_Fall:assert property (p_Ready_After_Start_Fall) else $error(\"\");"
    },
    {
        "id": "588_0589",
        "sva1": "property p_fell_hold_data_valid;\n@(posedge clk)     $fell(hold) |=> data_valid;\nendproperty",
        "sva2": "property p_data_valid_after_hold_fall;\n@(posedge clk)     $fell(hold) |=> data_valid;\nendproperty\nassert_p_data_valid_after_hold_fall:assert property (p_data_valid_after_hold_fall) else $error(\"\");"
    },
    {
        "id": "589_0590",
        "sva1": "property p_fell_cmd_check_status;\n@(posedge clk)     $fell(cmd) |-> status == 2'b00;\nendproperty",
        "sva2": "property p_status_after_cmd_fall;\n@(posedge clk)         $fell(cmd) |-> status == 2'b00;\nendproperty\nassert_p_status_after_cmd_fall:assert property (p_status_after_cmd_fall) else $error(\"\");"
    },
    {
        "id": "590_0591",
        "sva1": "property p_fell_req_grant_in_3;\n@(posedge clk)     $fell(req) |-> ##3 grant;\nendproperty",
        "sva2": "property p_Grant_After_Req_Fall;\n@(posedge clk)         $fell(req) |-> ##3 grant;\nendproperty\nassert_p_Grant_After_Req_Fall:assert property (p_Grant_After_Req_Fall) else $error(\"\");"
    },
    {
        "id": "591_0592",
        "sva1": "property p_fell_irq_no_fault;\n@(posedge clk)     $fell(irq) |-> ##1 !fault;\nendproperty",
        "sva2": "property p_IRQ_Fell_No_Fault;\n@(posedge clk)     $fell(irq) |-> ##1 !fault;\nendproperty\nassert_p_IRQ_Fell_No_Fault:assert property (p_IRQ_Fell_No_Fault) else $error(\"\");"
    },
    {
        "id": "592_0593",
        "sva1": "property p_stable_data_during_hold;\n@(posedge clk)     hold_req |-> $stable(data_bus);\nendproperty",
        "sva2": "property p_hold_req_stable_data;\n@(posedge clk)         hold_req == 1'b1 |-> $stable(data_bus);\nendproperty\nassert_p_hold_req_stable_data:assert property (p_hold_req_stable_data) else $error(\"\");"
    },
    {
        "id": "593_0594",
        "sva1": "property p_stable_debug_during_trace;\n@(posedge clk)     trace_enable |-> $stable(debug_port);\nendproperty",
        "sva2": "property p_Trace_Enable_Stable_Debug_Port;\n@(posedge clk)     trace_enable == 1'b1 |-> $stable(debug_port);\nendproperty\nassert_p_Trace_Enable_Stable_Debug_Port:assert property (p_Trace_Enable_Stable_Debug_Port) else $error(\"\");"
    },
    {
        "id": "594_0595",
        "sva1": "property p_stable_thresh_during_calib;\n@(posedge clk)     calibration_active |-> $stable(threshold_val);\nendproperty",
        "sva2": "property p_Stable_Threshold_Val;\n@(posedge clk)         calibration_active == 1'b1 |-> $stable(threshold_val);\nendproperty\nassert_p_Stable_Threshold_Val:assert property (p_Stable_Threshold_Val) else $error(\"\");"
    },
    {
        "id": "595_0596",
        "sva1": "property p_stable_setup_during_config;\n@(posedge clk)     config_lock |-> $stable(setup_reg);\nendproperty",
        "sva2": "property p_config_lock_stable_setup_reg;\n@(posedge clk)     config_lock == 1'b1 |-> $stable(setup_reg);\nendproperty\nassert_p_config_lock_stable_setup_reg:assert property (p_config_lock_stable_setup_reg) else $error(\"\");"
    },
    {
        "id": "596_0597",
        "sva1": "property p_stable_vector_during_int;\n@(posedge clk)     int_service |-> $stable(int_vector);\nendproperty",
        "sva2": "property p_Int_Service_Stable_Vector;\n@(posedge clk)     int_service == 1'b1 |-> $stable(int_vector);\nendproperty\nassert_p_Int_Service_Stable_Vector:assert property (p_Int_Service_Stable_Vector) else $error(\"\");"
    },
    {
        "id": "597_0598",
        "sva1": "property p_stable_prescaler_after_load;\n@(posedge clk)     load_prescale |=> $stable(prescaler_reg)[*2];\nendproperty",
        "sva2": "property p_Stable_Prescaler_After_Load;\n@(posedge clk)         load_prescale == 1'b1 |=> $stable(prescaler_reg)[*2];\nendproperty\nassert_p_Stable_Prescaler_After_Load:assert property (p_Stable_Prescaler_After_Load) else $error(\"\");"
    },
    {
        "id": "598_0599",
        "sva1": "property p_stable_freq_during_pll_lock;\n@(posedge clk)     pll_locked |-> $stable(freq_ctrl);\nendproperty",
        "sva2": "property p_pll_locked_stable_freq_ctrl;\n@(posedge clk)         pll_locked == 1'b1 |-> $stable(freq_ctrl);\nendproperty\nassert_p_pll_locked_stable_freq_ctrl:assert property (p_pll_locked_stable_freq_ctrl) else $error(\"\");"
    },
    {
        "id": "599_0600",
        "sva1": "property p_stable_temp_during_sense;\n@(posedge clk)     temp_sensing |-> $stable(temp_readout);\nendproperty",
        "sva2": "property p_temp_sensing_stable;\n@(posedge clk)         temp_sensing == 1'b1 |-> $stable(temp_readout);\nendproperty\nassert_p_temp_sensing_stable:assert property (p_temp_sensing_stable) else $error(\"\");"
    },
    {
        "id": "600_0601",
        "sva1": "property p_stable_voltage_during_adc;\n@(posedge clk)     adc_convert |-> $stable(voltage_ref);\nendproperty",
        "sva2": "property p_adc_convert_stable_voltage_ref;\n@(posedge clk)     adc_convert == 1'b1 |-> $stable(voltage_ref);\nendproperty\nassert_p_adc_convert_stable_voltage_ref:assert property (p_adc_convert_stable_voltage_ref) else $error(\"\");"
    },
    {
        "id": "601_0602",
        "sva1": "property p_stable_bias_during_tune;\n@(posedge clk)     tune_active |-> $stable(bias_ctrl);\nendproperty",
        "sva2": "property p_Stable_Bias_Ctrl;\n@(posedge clk)         tune_active == 1'b1 |-> $stable(bias_ctrl);\nendproperty\nassert_p_Stable_Bias_Ctrl:assert property (p_Stable_Bias_Ctrl) else $error(\"\");"
    },
    {
        "id": "602_0603",
        "sva1": "property p_stable_gain_during_amp;\n@(posedge clk)     amp_enable |-> $stable(gain_setting);\nendproperty",
        "sva2": "property p_amp_enable_stable_gain;\n@(posedge clk)         amp_enable == 1'b1 |-> $stable(gain_setting);\nendproperty\nassert_p_amp_enable_stable_gain:assert property (p_amp_enable_stable_gain) else $error(\"\");"
    },
    {
        "id": "603_0604",
        "sva1": "property p_stable_filter_during_prog;\n@(posedge clk)     filter_prog |-> $stable(filter_coeff);\nendproperty",
        "sva2": "property p_Filter_Prog_Stable_Coeff;\n@(posedge clk)     filter_prog == 1'b1 |-> $stable(filter_coeff);\nendproperty\nassert_p_Filter_Prog_Stable_Coeff:assert property (p_Filter_Prog_Stable_Coeff) else $error(\"\");"
    },
    {
        "id": "604_0605",
        "sva1": "property p_stable_dac_during_update;\n@(posedge clk)     dac_update |-> $stable(dac_value);\nendproperty",
        "sva2": "property p_Dac_Value_Stable;\n@(posedge clk)     dac_update == 1'b1 |-> $stable(dac_value);\nendproperty\nassert_p_Dac_Value_Stable:assert property (p_Dac_Value_Stable) else $error(\"\");"
    },
    {
        "id": "605_0606",
        "sva1": "property p_stable_pwm_during_gen;\n@(posedge clk)     pwm_generate |-> $stable(pwm_duty);\nendproperty",
        "sva2": "property p_pwm_stable;\n@(posedge clk)         pwm_generate == 1'b1 |-> $stable(pwm_duty);\nendproperty\nassert_p_pwm_stable:assert property (p_pwm_stable) else $error(\"\");"
    },
    {
        "id": "606_0607",
        "sva1": "property p_stable_baud_during_tx;\n@(posedge clk)     uart_transmit |-> $stable(baud_rate);\nendproperty",
        "sva2": "property p_uart_transmit_stable_baud;\n@(posedge clk)         uart_transmit == 1'b1 |-> $stable(baud_rate);\nendproperty\nassert_p_uart_transmit_stable_baud:assert property (p_uart_transmit_stable_baud) else $error(\"\");"
    },
    {
        "id": "607_0608",
        "sva1": "property p_stable_parity_during_frame;\n@(posedge clk)     frame_active |-> $stable(parity_set);\nendproperty",
        "sva2": "property p_Frame_Active_Stable_Parity;\n@(posedge clk)     frame_active == 1'b1 |-> $stable(parity_set);\nendproperty\nassert_p_Frame_Active_Stable_Parity:assert property (p_Frame_Active_Stable_Parity) else $error(\"\");"
    },
    {
        "id": "608_0609",
        "sva1": "property p_stable_crc_during_calc;\n@(posedge clk)     crc_calculate |-> $stable(crc_poly);\nendproperty",
        "sva2": "property p_crc_stable;\n@(posedge clk)         crc_calculate == 1'b1 |-> $stable(crc_poly);\nendproperty\nassert_p_crc_stable:assert property (p_crc_stable) else $error(\"\");"
    },
    {
        "id": "609_0610",
        "sva1": "property p_stable_addr_phase1;\n@(posedge clk)     phase1_active |-> $stable(mem_addr);\nendproperty",
        "sva2": "property p_phase1_active_stable_addr;\n@(posedge clk)         phase1_active == 1'b1 |-> $stable(mem_addr);\nendproperty\nassert_p_phase1_active_stable_addr:assert property (p_phase1_active_stable_addr) else $error(\"\");"
    },
    {
        "id": "610_0611",
        "sva1": "property p_stable_ctrl_phase3;\n@(posedge clk)     phase3_active |-> $stable(mem_ctrl);\nendproperty",
        "sva2": "property p_phase3_active_stable_mem_ctrl;\n@(posedge clk)         phase3_active == 1'b1 |-> $stable(mem_ctrl);\nendproperty\nassert_p_phase3_active_stable_mem_ctrl:assert property (p_phase3_active_stable_mem_ctrl) else $error(\"\");"
    },
    {
        "id": "611_0612",
        "sva1": "property p_stable_data_phase2;\n@(posedge clk)     phase2_active |-> $stable(mem_data);\nendproperty",
        "sva2": "property p_phase2_active_stable_mem_data;\n@(posedge clk)         phase2_active == 1'b1 |-> $stable(mem_data);\nendproperty\nassert_p_phase2_active_stable_mem_data:assert property (p_phase2_active_stable_mem_data) else $error(\"\");"
    },
    {
        "id": "612_0613",
        "sva1": "property p_stable_data_after_reset;\n@(posedge clk)     $fell(rst_n) |=> $stable(data_in)[*4];\nendproperty",
        "sva2": "property p_Stable_Data_After_Reset_Fall;\n@(posedge clk)     $fell(rst_n) |=> $stable(data_in)[*4];\nendproperty\nassert_p_Stable_Data_After_Reset_Fall:assert property (p_Stable_Data_After_Reset_Fall) else $error(\"\");"
    },
    {
        "id": "613_0614",
        "sva1": "property p_stable_stat_while_stb;\n@(posedge clk)     stb_asserted |-> $stable(stat_reg);\nendproperty",
        "sva2": "property p_stb_asserted_stable_stat_reg;\n@(posedge clk)         stb_asserted |-> $stable(stat_reg);\nendproperty\nassert_p_stb_asserted_stable_stat_reg:assert property (p_stb_asserted_stable_stat_reg) else $error(\"\");"
    },
    {
        "id": "614_0615",
        "sva1": "property p_stable_cmd_while_rdy;\n@(posedge clk)     rdy_for_cmd |-> $stable(cmd_reg);\nendproperty",
        "sva2": "property p_Stable_Cmd_When_Ready;\n@(posedge clk)         rdy_for_cmd == 1'b1 |-> $stable(cmd_reg);\nendproperty\nassert_p_Stable_Cmd_When_Ready:assert property (p_Stable_Cmd_When_Ready) else $error(\"\");"
    },
    {
        "id": "615_0616",
        "sva1": "property p_stable_fifo_during_full;\n@(posedge clk)     fifo_full |-> $stable(fifo_wr_data);\nendproperty",
        "sva2": "property p_Fifo_Full_Stable_Data;\n@(posedge clk)     fifo_full == 1'b1 |-> $stable(fifo_wr_data);\nendproperty\nassert_p_Fifo_Full_Stable_Data:assert property (p_Fifo_Full_Stable_Data) else $error(\"\");"
    },
    {
        "id": "616_0617",
        "sva1": "property p_stable_ptr_during_empty;\n@(posedge clk)     fifo_empty |-> $stable(rd_ptr);\nendproperty",
        "sva2": "property p_FifoEmpty_StableRdPtr;\n@(posedge clk)         fifo_empty == 1'b1 |-> $stable(rd_ptr);\nendproperty\nassert_p_FifoEmpty_StableRdPtr:assert property (p_FifoEmpty_StableRdPtr) else $error(\"\");"
    },
    {
        "id": "617_0618",
        "sva1": "property p_stable_latency_after_set;\n@(posedge clk)     set_latency |=> $stable(latency_val)[*3];\nendproperty",
        "sva2": "property p_set_latency_stable;\n@(posedge clk)     set_latency |=> $stable(latency_val)[*3];\nendproperty\nassert_p_set_latency_stable:assert property (p_set_latency_stable) else $error(\"\");"
    },
    {
        "id": "618_0619",
        "sva1": "property p_stable_timeout_during_wait;\n@(posedge clk)     wait_state |-> $stable(timeout_val);\nendproperty",
        "sva2": "property p_wait_state_stable_timeout;\n@(posedge clk)         wait_state == 1'b1 |-> $stable(timeout_val);\nendproperty\nassert_p_wait_state_stable_timeout:assert property (p_wait_state_stable_timeout) else $error(\"\");"
    },
    {
        "id": "619_0620",
        "sva1": "property p_stable_irq_during_mask;\n@(posedge clk)     irq_masked |-> $stable(irq_src);\nendproperty",
        "sva2": "property p_irq_masked_stable;\n@(posedge clk)         irq_masked == 1'b1 |-> $stable(irq_src);\nendproperty\nassert_p_irq_masked_stable:assert property (p_irq_masked_stable) else $error(\"\");"
    },
    {
        "id": "620_0621",
        "sva1": "property p_stable_dma_during_xfer;\n@(posedge clk)     dma_xfer |-> $stable(dma_ctrl);\nendproperty",
        "sva2": "property p_dma_xfer_stable_ctrl;\n@(posedge clk)         dma_xfer == 1'b1 |-> $stable(dma_ctrl);\nendproperty\nassert_p_dma_xfer_stable_ctrl:assert property (p_dma_xfer_stable_ctrl) else $error(\"\");"
    },
    {
        "id": "621_0622",
        "sva1": "property p_stable_burst_during_req;\n@(posedge clk)     burst_req |-> $stable(burst_len);\nendproperty",
        "sva2": "property p_burst_req_stable_len;\n@(posedge clk)         burst_req == 1'b1 |-> $stable(burst_len);\nendproperty\nassert_p_burst_req_stable_len:assert property (p_burst_req_stable_len) else $error(\"\");"
    },
    {
        "id": "622_0623",
        "sva1": "property p_stable_cache_during_flush;\n@(posedge clk)     cache_flush |-> $stable(cache_tag);\nendproperty",
        "sva2": "property p_cache_flush_stable_tag;\n@(posedge clk)         cache_flush == 1'b1 |-> $stable(cache_tag);\nendproperty\nassert_p_cache_flush_stable_tag:assert property (p_cache_flush_stable_tag) else $error(\"\");"
    },
    {
        "id": "623_0624",
        "sva1": "property p_stable_config_3cycles;\n@(posedge clk)     $stable(config_reg)[*3];\nendproperty",
        "sva2": "property p_stable_config_reg;\n@(posedge clk)     $stable(config_reg)[*3];\nendproperty\nassert_p_stable_config_reg:assert property (p_stable_config_reg) else $error(\"\");"
    },
    {
        "id": "624_0625",
        "sva1": "property p_stable_pipeline_during_stall;\n@(posedge clk)     pipeline_stall |-> $stable(pipeline_reg);\nendproperty",
        "sva2": "property p_Pipeline_Stall_Stable;\n@(posedge clk)     pipeline_stall == 1'b1 |-> $stable(pipeline_reg);\nendproperty\nassert_p_Pipeline_Stall_Stable:assert property (p_Pipeline_Stall_Stable) else $error(\"\");"
    },
    {
        "id": "625_0626",
        "sva1": "property p_stable_tlb_during_inval;\n@(posedge clk)     tlb_invalidate |-> $stable(tlb_entry);\nendproperty",
        "sva2": "property p_Tlb_Invalidate_Stable;\n@(posedge clk)         tlb_invalidate == 1'b1 |-> $stable(tlb_entry);\nendproperty\nassert_p_Tlb_Invalidate_Stable:assert property (p_Tlb_Invalidate_Stable) else $error(\"\");"
    },
    {
        "id": "626_0627",
        "sva1": "property p_stable_branch_during_pred;\n@(posedge clk)     branch_pred |-> $stable(branch_addr);\nendproperty",
        "sva2": "property p_branch_pred_stable_addr;\n@(posedge clk)         branch_pred == 1'b1 |-> $stable(branch_addr);\nendproperty\nassert_p_branch_pred_stable_addr:assert property (p_branch_pred_stable_addr) else $error(\"\");"
    },
    {
        "id": "627_0628",
        "sva1": "property p_stable_alu_during_exec;\n@(posedge clk)     alu_execute |-> $stable(alu_op);\nendproperty",
        "sva2": "property p_Stable_Alu_Op;\n@(posedge clk)         alu_execute == 1'b1 |-> $stable(alu_op);\nendproperty\nassert_p_Stable_Alu_Op:assert property (p_Stable_Alu_Op) else $error(\"\");"
    },
    {
        "id": "628_0629",
        "sva1": "property p_stable_fpu_during_round;\n@(posedge clk)     fpu_round |-> $stable(fpu_mode);\nendproperty",
        "sva2": "property p_fpu_round_stable_mode;\n@(posedge clk)         fpu_round == 1'b1 |-> $stable(fpu_mode);\nendproperty\nassert_p_fpu_round_stable_mode:assert property (p_fpu_round_stable_mode) else $error(\"\");"
    },
    {
        "id": "629_0630",
        "sva1": "property p_stable_vec_during_simd;\n@(posedge clk)     simd_op |-> $stable(vector_reg);\nendproperty",
        "sva2": "property p_simd_op_stable_vector_reg;\n@(posedge clk)         simd_op == 1'b1 |-> $stable(vector_reg);\nendproperty\nassert_p_simd_op_stable_vector_reg:assert property (p_simd_op_stable_vector_reg) else $error(\"\");"
    },
    {
        "id": "630_0631",
        "sva1": "property p_stable_key_during_aes;\n@(posedge clk)     aes_encrypt |-> $stable(crypto_key);\nendproperty",
        "sva2": "property p_aes_encrypt_stable_key;\n@(posedge clk)     aes_encrypt == 1'b1 |-> $stable(crypto_key);\nendproperty\nassert_p_aes_encrypt_stable_key:assert property (p_aes_encrypt_stable_key) else $error(\"\");"
    },
    {
        "id": "631_0632",
        "sva1": "property p_stable_hash_during_sha;\n@(posedge clk)     sha_process |-> $stable(hash_init);\nendproperty",
        "sva2": "property p_sha_process_stable_hash_init;\n@(posedge clk)         sha_process == 1'b1 |-> $stable(hash_init);\nendproperty\nassert_p_sha_process_stable_hash_init:assert property (p_sha_process_stable_hash_init) else $error(\"\");"
    },
    {
        "id": "632_0633",
        "sva1": "property p_stable_seed_during_prng;\n@(posedge clk)     prng_gen |-> $stable(random_seed);\nendproperty",
        "sva2": "property p_Stable_Random_Seed;\n@(posedge clk)         prng_gen == 1'b1 |-> $stable(random_seed);\nendproperty\nassert_p_Stable_Random_Seed:assert property (p_Stable_Random_Seed) else $error(\"\");"
    },
    {
        "id": "633_0634",
        "sva1": "property p_stable_poly_during_ecc;\n@(posedge clk)     ecc_calculate |-> $stable(ecc_poly);\nendproperty",
        "sva2": "property p_ecc_calculate_stable_poly;\n@(posedge clk)     ecc_calculate == 1'b1 |-> $stable(ecc_poly);\nendproperty\nassert_p_ecc_calculate_stable_poly:assert property (p_ecc_calculate_stable_poly) else $error(\"\");"
    },
    {
        "id": "634_0635",
        "sva1": "property p_stable_ctrl_during_valid;\n@(posedge clk)     valid & !err |-> $stable(ctrl_sig);\nendproperty",
        "sva2": "property p_Stable_Ctrl_Sig_On_Valid_No_Err;\n@(posedge clk)     (valid == 1'b1 && err == 1'b0) |-> $stable(ctrl_sig);\nendproperty\nassert_p_Stable_Ctrl_Sig_On_Valid_No_Err:assert property (p_Stable_Ctrl_Sig_On_Valid_No_Err) else $error(\"\");"
    },
    {
        "id": "635_0636",
        "sva1": "property p_stable_scan_during_test;\n@(posedge clk)     test_mode |-> $stable(scan_chain);\nendproperty",
        "sva2": "property p_test_mode_scan_chain_stable;\n@(posedge clk)     test_mode == 1'b1 |-> $stable(scan_chain);\nendproperty\nassert_p_test_mode_scan_chain_stable:assert property (p_test_mode_scan_chain_stable) else $error(\"\");"
    },
    {
        "id": "636_0637",
        "sva1": "property p_stable_jtag_during_shift;\n@(posedge clk)     shift_dr |-> $stable(jtag_data);\nendproperty",
        "sva2": "property p_ShiftDr_StableJtagData;\n@(posedge clk)         shift_dr == 1'b1 |-> $stable(jtag_data);\nendproperty\nassert_p_ShiftDr_StableJtagData:assert property (p_ShiftDr_StableJtagData) else $error(\"\");"
    },
    {
        "id": "637_0638",
        "sva1": "property p_stable_status_after_ack;\n@(posedge clk)     ack |=> $stable(status_reg)[*2];\nendproperty",
        "sva2": "property p_Ack_Stable_Status;\n@(posedge clk)     ack == 1'b1 |=> $stable(status_reg)[*2];\nendproperty\nassert_p_Ack_Stable_Status:assert property (p_Ack_Stable_Status) else $error(\"\");"
    },
    {
        "id": "638_0639",
        "sva1": "property p_stable_mode_during_pwr_up;\n@(posedge clk)     pwr_good |-> $stable(operating_mode);\nendproperty",
        "sva2": "property p_pwr_good_stable_mode;\n@(posedge clk)         pwr_good == 1'b1 |-> $stable(operating_mode);\nendproperty\nassert_p_pwr_good_stable_mode:assert property (p_pwr_good_stable_mode) else $error(\"\");"
    },
    {
        "id": "639_0640",
        "sva1": "property p_stable_cmd_while_busy;\n@(posedge clk)     busy |-> $stable(command_reg);\nendproperty",
        "sva2": "property p_Busy_Stable_Command;\n@(posedge clk)     busy == 1'b1 |-> $stable(command_reg);\nendproperty\nassert_p_Busy_Stable_Command:assert property (p_Busy_Stable_Command) else $error(\"\");"
    },
    {
        "id": "640_0641",
        "sva1": "property p_stable_param_during_init;\n@(posedge clk)     init_phase |-> $stable(param_reg);\nendproperty",
        "sva2": "property p_Stable_Param_Reg_During_Init;\n@(posedge clk)         init_phase == 1'b1 |-> $stable(param_reg);\nendproperty\nassert_p_Stable_Param_Reg_During_Init:assert property (p_Stable_Param_Reg_During_Init) else $error(\"\");"
    },
    {
        "id": "641_0642",
        "sva1": "property p_stable_addr_after_grant;\n@(posedge clk)     grant |=> $stable(address_bus)[*3];\nendproperty",
        "sva2": "property p_Stable_Address_After_Grant;\n@(posedge clk)     grant == 1'b1 |=> $stable(address_bus)[*3];\nendproperty\nassert_p_Stable_Address_After_Grant:assert property (p_Stable_Address_After_Grant) else $error(\"\");"
    },
    {
        "id": "642_0643",
        "sva1": "property p_fell_trigger_sample_valid;\n@(posedge clk)     $fell(trigger) |=> sample_valid;\nendproperty",
        "sva2": "property p_Fell_Trigger_To_Sample_Valid;\n@(posedge clk)     $fell(trigger) |=> sample_valid;\nendproperty\nassert_p_Fell_Trigger_To_Sample_Valid:assert property (p_Fell_Trigger_To_Sample_Valid) else $error(\"\");"
    },
    {
        "id": "643_0644",
        "sva1": "property p_fell_lock_mem_access;\n@(posedge clk)     $fell(lock) |-> mem_access;\nendproperty",
        "sva2": "property p_Fell_Lock_Implies_Mem_Access;\n@(posedge clk)     $fell(lock) |-> mem_access;\nendproperty\nassert_p_Fell_Lock_Implies_Mem_Access:assert property (p_Fell_Lock_Implies_Mem_Access) else $error(\"\");"
    },
    {
        "id": "644_0645",
        "sva1": "property p_fifo_empty_consistency;\n@(posedge clk)     $past(rd_ptr,2) == $past(wr_ptr,2) |-> empty;\nendproperty",
        "sva2": "property p_Empty_Check;\n@(posedge clk)         $past(rd_ptr, 2) == $past(wr_ptr, 2) |-> empty;\nendproperty\nassert_p_Empty_Check:assert property (p_Empty_Check) else $error(\"\");"
    },
    {
        "id": "645_0646",
        "sva1": "property p_interrupt_latency;\n@(posedge clk)     $past(intr_req,6) && $past(intr_mask,6) |-> ##[1:3] intr_handler_active;\nendproperty",
        "sva2": "property p_Intr_Handler_Activation;\n@(posedge clk)     ($past(intr_req, 6) && $past(intr_mask, 6)) |-> ##[1:3] intr_handler_active;\nendproperty\nassert_p_Intr_Handler_Activation:assert property (p_Intr_Handler_Activation) else $error(\"\");"
    },
    {
        "id": "646_0647",
        "sva1": "property p_power_down_sequence;\n@(posedge clk)     $past(pwr_down_req,3) |-> ##2 $past(pwr_ok,1) && pwr_off;\nendproperty",
        "sva2": "property p_Power_Down_Request;\n@(posedge clk)     $past(pwr_down_req, 3) |-> ##2 ($past(pwr_ok, 1) && pwr_off);\nendproperty\nassert_p_Power_Down_Request:assert property (p_Power_Down_Request) else $error(\"\");"
    },
    {
        "id": "647_0648",
        "sva1": "property p_burst_length;\n@(posedge clk)     $rose(burst_en) |-> ##[1:8] $past(burst_cnt,1) == burst_len-1;\nendproperty",
        "sva2": "property p_Burst_Completion;\n@(posedge clk)         $rose(burst_en) |-> ##[1:8] ($past(burst_cnt, 1) == (burst_len - 1));\nendproperty\nassert_p_Burst_Completion:assert property (p_Burst_Completion) else $error(\"\");"
    },
    {
        "id": "648_0649",
        "sva1": "property p_ram_write_propagation;\n@(posedge clk)     $past(wr_en,2) |-> $past(wr_data,1) == ram[$past(wr_addr,1)];\nendproperty",
        "sva2": "property p_Past_Wr_En_To_Data_Match;\n@(posedge clk)     $past(wr_en, 2) |-> $past(wr_data, 1) == ram[$past(wr_addr, 1)];\nendproperty\nassert_p_Past_Wr_En_To_Data_Match:assert property (p_Past_Wr_En_To_Data_Match) else $error(\"\");"
    },
    {
        "id": "649_0650",
        "sva1": "property p_ack_timeout;\n@(posedge clk)     $past(req,7) && !$past(ack,7) |-> timeout;\nendproperty",
        "sva2": "property p_Timeout_After_Req_NoAck;\n@(posedge clk)     $past(req, 7) && !$past(ack, 7) |-> timeout;\nendproperty\nassert_p_Timeout_After_Req_NoAck:assert property (p_Timeout_After_Req_NoAck) else $error(\"\");"
    },
    {
        "id": "650_0651",
        "sva1": "property p_clock_gating_qualifier;\n@(posedge clk)     $past(clk_en,4) == 0 |-> $past(clk_out,3) == 0;\nendproperty",
        "sva2": "property p_Past_ClkEn_ClkOut;\n@(posedge clk)         $past(clk_en, 4) == 0 |-> $past(clk_out, 3) == 0;\nendproperty\nassert_p_Past_ClkEn_ClkOut:assert property (p_Past_ClkEn_ClkOut) else $error(\"\");"
    },
    {
        "id": "651_0652",
        "sva1": "property p_pipeline_stall;\n@(posedge clk)     $past(stall,1) |-> $past(instr_valid,2) == instr_valid;\nendproperty",
        "sva2": "property p_stall_instr_valid_consistency;\n@(posedge clk)         $past(stall, 1) |-> $past(instr_valid, 2) == instr_valid;\nendproperty\nassert_p_stall_instr_valid_consistency:assert property (p_stall_instr_valid_consistency) else $error(\"\");"
    },
    {
        "id": "652_0653",
        "sva1": "property p_multicast_ack_all;\n@(posedge clk)     $past(mcast_req,5) |-> $past(ack[0],4) && $past(ack[1],4);\nendproperty",
        "sva2": "property p_mcast_req_to_ack;\n@(posedge clk)     $past(mcast_req, 5) |-> ($past(ack[0], 4) && $past(ack[1], 4));\nendproperty\nassert_p_mcast_req_to_ack:assert property (p_mcast_req_to_ack) else $error(\"\");"
    },
    {
        "id": "653_0654",
        "sva1": "property p_data_stable_after_valid;\n@(posedge clk)     $rose(valid) |-> ##1 data == $past(data,1);\nendproperty",
        "sva2": "property p_Valid_Rise_Data_Stable;\n@(posedge clk)         $rose(valid) |-> ##1 data == $past(data, 1);\nendproperty\nassert_p_Valid_Rise_Data_Stable:assert property (p_Valid_Rise_Data_Stable) else $error(\"\");"
    },
    {
        "id": "654_0655",
        "sva1": "property p_ddr_cas_latency;\n@(posedge clk)     $past(cas_cmd,3) |-> ##2 $past(dq_valid,1);\nendproperty",
        "sva2": "property p_PastCasCmdToDqValid;\n@(posedge clk)     $past(cas_cmd, 3) |-> ##2 $past(dq_valid, 1);\nendproperty\nassert_p_PastCasCmdToDqValid:assert property (p_PastCasCmdToDqValid) else $error(\"\");"
    },
    {
        "id": "655_0656",
        "sva1": "property p_watchdog_timeout;\n@(posedge clk)     $past(wdt_en,8) && !$past(wdt_clr,8) |-> wdt_expired;\nendproperty",
        "sva2": "property p_WDT_Expired_After_Enable_No_Clear;\n@(posedge clk)         $past(wdt_en, 8) && !$past(wdt_clr, 8) |-> wdt_expired;\nendproperty\nassert_p_WDT_Expired_After_Enable_No_Clear:assert property (p_WDT_Expired_After_Enable_No_Clear) else $error(\"\");"
    },
    {
        "id": "656_0657",
        "sva1": "property p_adc_conversion_time;\n@(posedge clk)     $past(conv_start,5) |-> $past(data_ready,1);\nendproperty",
        "sva2": "property p_Past_Conv_Start_To_Data_Ready;\n@(posedge clk)     $past(conv_start, 5) |-> $past(data_ready, 1);\nendproperty\nassert_p_Past_Conv_Start_To_Data_Ready:assert property (p_Past_Conv_Start_To_Data_Ready) else $error(\"\");"
    },
    {
        "id": "657_0658",
        "sva1": "property p_cache_hit_consistency;\n@(posedge clk)     $past(tag_match,2) |-> $past(cache_hit,1);\nendproperty",
        "sva2": "property p_TagMatch_Implies_CacheHit;\n@(posedge clk)         $past(tag_match, 2) |-> $past(cache_hit, 1);\nendproperty\nassert_p_TagMatch_Implies_CacheHit:assert property (p_TagMatch_Implies_CacheHit) else $error(\"\");"
    },
    {
        "id": "658_0659",
        "sva1": "property p_uart_parity_check;\n@(posedge clk)     $past(rx_done,1) |-> ^$past(rx_data,1) == $past(parity_bit,1);\nendproperty",
        "sva2": "property p_Parity_Check_After_Rx_Done;\n@(posedge clk)         $past(rx_done, 1) |-> (^$past(rx_data, 1)) == $past(parity_bit, 1);\nendproperty\nassert_p_Parity_Check_After_Rx_Done:assert property (p_Parity_Check_After_Rx_Done) else $error(\"\");"
    },
    {
        "id": "659_0660",
        "sva1": "property p_dma_chaining;\n@(posedge clk)     $past(dma_done,2) && $past(chain_en,2) |-> dma_start;\nendproperty",
        "sva2": "property p_Dma_Start_After_Done_And_Chain_En;\n@(posedge clk)     ($past(dma_done, 2) && $past(chain_en, 2)) |-> dma_start;\nendproperty\nassert_p_Dma_Start_After_Done_And_Chain_En:assert property (p_Dma_Start_After_Done_And_Chain_En) else $error(\"\");"
    },
    {
        "id": "660_0661",
        "sva1": "property p_pwm_duty_cycle;\n@(posedge clk)     $past(pwm_en,6) |-> $past(pwm_out,5) == ($past(duty_reg,4) > cnt_val);\nendproperty",
        "sva2": "property p_PWM_Output_Check;\n@(posedge clk)         $past(pwm_en, 6) |-> $past(pwm_out, 5) == ($past(duty_reg, 4) > cnt_val);\nendproperty\nassert_p_PWM_Output_Check:assert property (p_PWM_Output_Check) else $error(\"\");"
    },
    {
        "id": "661_0662",
        "sva1": "property p_retry_mechanism;\n@(posedge clk)     $past(err,3) && $past(retry_en,3) |-> $past(req,1);\nendproperty",
        "sva2": "property p_Past_Err_Retry_Req;\n@(posedge clk)         ($past(err,3) && $past(retry_en,3)) |-> $past(req,1);\nendproperty\nassert_p_Past_Err_Retry_Req:assert property (p_Past_Err_Retry_Req) else $error(\"\");"
    },
    {
        "id": "662_0663",
        "sva1": "property p_fifo_ptr_wrap;\n@(posedge clk)     $past(wr_ptr,3) == 'h1F && $past(wr_ptr,2) == 'h20 |-> wr_ptr == 'h21;\nendproperty",
        "sva2": "property p_wr_ptr_sequence;\n@(posedge clk)         ($past(wr_ptr,3) == 'h1F && $past(wr_ptr,2) == 'h20) |-> (wr_ptr == 'h21);\nendproperty\nassert_p_wr_ptr_sequence:assert property (p_wr_ptr_sequence) else $error(\"\");"
    },
    {
        "id": "663_0664",
        "sva1": "property p_thermal_shutdown;\n@(posedge clk)     $past(temp_high,4) |-> $past(pwr_down,2);\nendproperty",
        "sva2": "property p_Past_Temp_High_Implies_Past_Pwr_Down;\n@(posedge clk)     $past(temp_high, 4) |-> $past(pwr_down, 2);\nendproperty\nassert_p_Past_Temp_High_Implies_Past_Pwr_Down:assert property (p_Past_Temp_High_Implies_Past_Pwr_Down) else $error(\"\");"
    },
    {
        "id": "664_0665",
        "sva1": "property p_frame_sync_delay;\n@(posedge clk)     $past(vsync,2) |-> ##1 $past(hsync,1);\nendproperty",
        "sva2": "property p_Vsync_Hsync_Sequence;\n@(posedge clk)     $past(vsync, 2) |-> ##1 $past(hsync, 1);\nendproperty\nassert_p_Vsync_Hsync_Sequence:assert property (p_Vsync_Hsync_Sequence) else $error(\"\");"
    },
    {
        "id": "665_0666",
        "sva1": "property p_clock_switch_glitch_free;\n@(posedge clk)     $past(clk_sel,4) != $past(clk_sel,3) |-> $past(clk_out,2) == 0;\nendproperty",
        "sva2": "property p_ClkOut_After_ClkSel_Change;\n@(posedge clk)     $past(clk_sel,4) != $past(clk_sel,3) |-> $past(clk_out,2) == 0;\nendproperty\nassert_p_ClkOut_After_ClkSel_Change:assert property (p_ClkOut_After_ClkSel_Change) else $error(\"\");"
    },
    {
        "id": "666_0667",
        "sva1": "property p_debounced_input;\n@(posedge clk)     $past(raw_in,5) == $past(raw_in,4) |-> debounced_in;\nendproperty",
        "sva2": "property p_Debounced_Input;\n@(posedge clk)     $past(raw_in, 5) == $past(raw_in, 4) |-> debounced_in;\nendproperty\nassert_p_Debounced_Input:assert property (p_Debounced_Input) else $error(\"\");"
    },
    {
        "id": "667_0668",
        "sva1": "property p_async_fifo_full;\n@(posedge clk)     $past(wr_ptr_gray,2) == ~$past(rd_ptr_gray,2) |-> full;\nendproperty",
        "sva2": "property p_Full_Check;\n@(posedge clk)         $past(wr_ptr_gray, 2) == ~$past(rd_ptr_gray, 2) |-> full;\nendproperty\nassert_p_Full_Check:assert property (p_Full_Check) else $error(\"\");"
    },
    {
        "id": "668_0669",
        "sva1": "property p_pipeline_flush;\n@(posedge clk)     $past(flush,1) |-> $past(pipe_valid,3) == 0;\nendproperty",
        "sva2": "property p_Past_Flush_Implies_No_Pipe_Valid;\n@(posedge clk)     $past(flush, 1) |-> $past(pipe_valid, 3) == 0;\nendproperty\nassert_p_Past_Flush_Implies_No_Pipe_Valid:assert property (p_Past_Flush_Implies_No_Pipe_Valid) else $error(\"\");"
    },
    {
        "id": "669_0670",
        "sva1": "property p_bus_parking;\n@(posedge clk)     $past(bus_req,6) == 0 |-> $past(bus_grant,5) == default_master;\nendproperty",
        "sva2": "property p_Bus_Grant_After_Req;\n@(posedge clk)     $past(bus_req, 6) == 0 |-> $past(bus_grant, 5) == default_master;\nendproperty\nassert_p_Bus_Grant_After_Req:assert property (p_Bus_Grant_After_Req) else $error(\"\");"
    },
    {
        "id": "670_0671",
        "sva1": "property p_scan_chain_shift;\n@(posedge clk)     $past(scan_en,3) |-> $past(scan_out,2) == $past(scan_in,3);\nendproperty",
        "sva2": "property p_scan_past_check;\n@(posedge clk)     $past(scan_en, 3) |-> $past(scan_out, 2) == $past(scan_in, 3);\nendproperty\nassert_p_scan_past_check:assert property (p_scan_past_check) else $error(\"\");"
    },
    {
        "id": "671_0672",
        "sva1": "property p_voltage_ramp;\n@(posedge clk)     $past(pwr_up,4) |-> $past(voltage,3) < voltage;\nendproperty",
        "sva2": "property p_Voltage_Check_After_Power_Up;\n@(posedge clk)     $past(pwr_up, 4) |-> $past(voltage, 3) < voltage;\nendproperty\nassert_p_Voltage_Check_After_Power_Up:assert property (p_Voltage_Check_After_Power_Up) else $error(\"\");"
    },
    {
        "id": "672_0673",
        "sva1": "property p_err_cleared_after_3cycles;\n@(posedge clk)     $fell(err) |-> ##3 !err && $past(err,2) && $past(err,1);\nendproperty",
        "sva2": "property p_Err_Fell_Check;\n@(posedge clk)     $fell(err) |-> ##3 (!err && $past(err,2) && $past(err,1));\nendproperty\nassert_p_Err_Fell_Check:assert property (p_Err_Fell_Check) else $error(\"\");"
    },
    {
        "id": "673_0674",
        "sva1": "property p_sdram_refresh;\n@(posedge clk)     $past(ref_cnt,7) == 0 |-> $past(ref_req,1);\nendproperty",
        "sva2": "property p_RefReq_After_ZeroRefCnt;\n@(posedge clk)         $past(ref_cnt, 7) == 0 |-> $past(ref_req, 1);\nendproperty\nassert_p_RefReq_After_ZeroRefCnt:assert property (p_RefReq_After_ZeroRefCnt) else $error(\"\");"
    },
    {
        "id": "674_0675",
        "sva1": "property p_ethernet_carrier_sense;\n@(posedge clk)     $past(crs,3) && !$past(tx_en,3) |-> $past(rx_en,1);\nendproperty",
        "sva2": "property p_Past_CRS_TX_EN_RX_EN;\n@(posedge clk)     ($past(crs, 3) && !$past(tx_en, 3)) |-> $past(rx_en, 1);\nendproperty\nassert_p_Past_CRS_TX_EN_RX_EN:assert property (p_Past_CRS_TX_EN_RX_EN) else $error(\"\");"
    },
    {
        "id": "675_0676",
        "sva1": "property p_spi_mode_change;\n@(posedge clk)     $past(spi_mode,2) != spi_mode |-> $past(cs_n,1);\nendproperty",
        "sva2": "property p_spi_mode_change_cs_n;\n@(posedge clk)     ($past(spi_mode, 2) != spi_mode) |-> $past(cs_n, 1);\nendproperty\nassert_p_spi_mode_change_cs_n:assert property (p_spi_mode_change_cs_n) else $error(\"\");"
    },
    {
        "id": "676_0677",
        "sva1": "property p_pcie_completion_timeout;\n@(posedge clk)     $past(cpl_expect,8) && !$past(cpl_received,8) |-> cpl_timeout;\nendproperty",
        "sva2": "property p_cpl_timeout_check;\n@(posedge clk)     $past(cpl_expect,8) && !$past(cpl_received,8) |-> cpl_timeout;\nendproperty\nassert_p_cpl_timeout_check:assert property (p_cpl_timeout_check) else $error(\"\");"
    },
    {
        "id": "677_0678",
        "sva1": "property p_ddr_init_delay;\n@(posedge clk)     $past(init_start,200) |-> $past(init_done,100);\nendproperty",
        "sva2": "property p_Past_Init_Start_Implies_Past_Init_Done;\n@(posedge clk)     $past(init_start, 200) |-> $past(init_done, 100);\nendproperty\nassert_p_Past_Init_Start_Implies_Past_Init_Done:assert property (p_Past_Init_Start_Implies_Past_Init_Done) else $error(\"\");"
    },
    {
        "id": "678_0679",
        "sva1": "property p_i2c_start_condition;\n@(posedge clk)     $fell(sda) && $past(scl,1) |-> $past(i2c_start,1);\nendproperty",
        "sva2": "property p_SDA_Fall_With_Past_SCL;\n@(posedge clk)         ($fell(sda) && $past(scl, 1)) |-> $past(i2c_start, 1);\nendproperty\nassert_p_SDA_Fall_With_Past_SCL:assert property (p_SDA_Fall_With_Past_SCL) else $error(\"\");"
    },
    {
        "id": "679_0680",
        "sva1": "property p_axis_tlast_required;\n@(posedge clk)     $past(tvalid,4) && !$past(tlast,4) |-> $past(tvalid,1) || tlast;\nendproperty",
        "sva2": "property p_Tvalid_Tlast_Sequence;\n@(posedge clk)         ($past(tvalid, 4) && !$past(tlast, 4)) |-> ($past(tvalid, 1) || tlast);\nendproperty\nassert_p_Tvalid_Tlast_Sequence:assert property (p_Tvalid_Tlast_Sequence) else $error(\"\");"
    },
    {
        "id": "680_0681",
        "sva1": "property p_clock_domain_crossing;\n@(posedge clk)     $past(sync_stage1,2) == $past(sync_stage2,1);\nendproperty",
        "sva2": "property p_Sync_Stages_Match;\n@(posedge clk)     $past(sync_stage1, 2) == $past(sync_stage2, 1);\nendproperty\nassert_p_Sync_Stages_Match:assert property (p_Sync_Stages_Match) else $error(\"\");"
    },
    {
        "id": "681_0682",
        "sva1": "property p_pll_lock_time;\n@(posedge clk)     $past(pll_pd,5) == 0 |-> $past(pll_lock,4);\nendproperty",
        "sva2": "property p_past_pll_pd_lock;\n@(posedge clk)         $past(pll_pd, 5) == 0 |-> $past(pll_lock, 4);\nendproperty\nassert_p_past_pll_pd_lock:assert property (p_past_pll_pd_lock) else $error(\"\");"
    },
    {
        "id": "682_0683",
        "sva1": "property p_serial_to_parallel;\n@(posedge clk)     $past(ser_en,8) |-> $past(par_data,1) == {ser_in,$past(par_data[6:0],1)};\nendproperty",
        "sva2": "property p_Ser_To_Par_Conversion;\n@(posedge clk)     $past(ser_en, 8) |-> $past(par_data, 1) == {ser_in, $past(par_data[6:0], 1)};\nendproperty\nassert_p_Ser_To_Par_Conversion:assert property (p_Ser_To_Par_Conversion) else $error(\"\");"
    },
    {
        "id": "683_0684",
        "sva1": "property p_packet_sync;\n@(posedge clk)     $past(sync_pulse,2) |-> $past(pkt_start,1) && pkt_valid;\nendproperty",
        "sva2": "property p_pkt_start_valid_after_sync;\n@(posedge clk)         $past(sync_pulse, 2) |-> $past(pkt_start, 1) && pkt_valid;\nendproperty\nassert_p_pkt_start_valid_after_sync:assert property (p_pkt_start_valid_after_sync) else $error(\"\");"
    },
    {
        "id": "684_0685",
        "sva1": "property p_fsm_state_transition;\n@(posedge clk)     $past(state,3) == IDLE && $past(state,2) == START |-> state == DATA;\nendproperty",
        "sva2": "property p_State_Transition_From_IDLE_START;\n@(posedge clk)         ($past(state,3) == IDLE && $past(state,2) == START) |-> state == DATA;\nendproperty\nassert_p_State_Transition_From_IDLE_START:assert property (p_State_Transition_From_IDLE_START) else $error(\"\");"
    },
    {
        "id": "685_0686",
        "sva1": "property p_grant_after_arb;\n@(posedge clk)     $past(arb_req,4) && !$past(arb_grant,4) |-> ##[1:4] arb_grant;\nendproperty",
        "sva2": "property p_arb_grant_after_req;\n@(posedge clk)     $past(arb_req, 4) && !$past(arb_grant, 4) |-> ##[1:4] arb_grant;\nendproperty\nassert_p_arb_grant_after_req:assert property (p_arb_grant_after_req) else $error(\"\");"
    },
    {
        "id": "686_0687",
        "sva1": "property p_counter_overflow;\n@(posedge clk)     $past(cnt,8) == 'hFE |-> ##1 cnt == 'hFF;\nendproperty",
        "sva2": "property p_cnt_sequence;\n@(posedge clk)         $past(cnt, 8) == 'hFE |-> ##1 cnt == 'hFF;\nendproperty\nassert_p_cnt_sequence:assert property (p_cnt_sequence) else $error(\"\");"
    },
    {
        "id": "687_0688",
        "sva1": "property p_data_hold_after_en;\n@(posedge clk)     $fell(data_en) |-> $past(data,2) == $past(data,1) && data == $past(data,1);\nendproperty",
        "sva2": "property p_Data_Stable_After_Fall;\n@(posedge clk)     $fell(data_en) |-> ($past(data, 2) == $past(data, 1)) && (data == $past(data, 1));\nendproperty\nassert_p_Data_Stable_After_Fall:assert property (p_Data_Stable_After_Fall) else $error(\"\");"
    },
    {
        "id": "688_0689",
        "sva1": "property p_handshake_completion;\n@(posedge clk)     $past(req,5) && !$past(ack,5) |-> $past(ack,1) || ack;\nendproperty",
        "sva2": "property p_Req_Ack_Handshake;\n@(posedge clk)         $past(req, 5) && !$past(ack, 5) |-> $past(ack, 1) || ack;\nendproperty\nassert_p_Req_Ack_Handshake:assert property (p_Req_Ack_Handshake) else $error(\"\");"
    },
    {
        "id": "689_0690",
        "sva1": "property p_and_11;\n@(posedge clk) (intr_pending && intr_enable) |-> $past(ack, 2) == 1'b0;\nendproperty",
        "sva2": "property p_Intr_Pending_With_Ack;\n@(posedge clk)         (intr_pending && intr_enable) |-> ($past(ack, 2) == 1'b0);\nendproperty\nassert_p_Intr_Pending_With_Ack:assert property (p_Intr_Pending_With_Ack) else $error(\"\");"
    },
    {
        "id": "690_0691",
        "sva1": "property p_and_10;\n@(posedge clk) (mem_req && mem_rdy) |-> (mem_addr inside {[16'h1000:16'h1FFF]});\nendproperty",
        "sva2": "property p_Mem_Addr_Range;\n@(posedge clk)     (mem_req && mem_rdy) |-> (mem_addr inside {[16'h1000:16'h1FFF]});\nendproperty\nassert_p_Mem_Addr_Range:assert property (p_Mem_Addr_Range) else $error(\"\");"
    },
    {
        "id": "691_0692",
        "sva1": "property p_and_13;\n@(posedge clk) (data_strobe && parity_ok) |-> (data_valid until ack);\nendproperty",
        "sva2": "property p_data_valid_until_ack;\n@(posedge clk)     (data_strobe && parity_ok) |-> data_valid until ack;\nendproperty\nassert_p_data_valid_until_ack:assert property (p_data_valid_until_ack) else $error(\"\");"
    },
    {
        "id": "692_0693",
        "sva1": "property p_and_14;\n@(posedge clk) (burst_en && (beat_count == 4'hF)) |-> last_beat;\nendproperty",
        "sva2": "property p_Last_Beat_On_Burst_End;\n@(posedge clk)         burst_en && (beat_count == 4'hF) |-> last_beat;\nendproperty\nassert_p_Last_Beat_On_Burst_End:assert property (p_Last_Beat_On_Burst_End) else $error(\"\");"
    },
    {
        "id": "693_0694",
        "sva1": "property p_and_15;\n@(negedge clk) (power_on && !bypass_mode) |=> initialized;\nendproperty",
        "sva2": "property p_Initialized_After_PowerOn;\n@(negedge clk)     (power_on && !bypass_mode) |=> initialized;\nendproperty\nassert_p_Initialized_After_PowerOn:assert property (p_Initialized_After_PowerOn) else $error(\"\");"
    },
    {
        "id": "694_0695",
        "sva1": "property p_and_16;\n@(posedge clk) (fifo_empty && read_req) |-> underflow;\nendproperty",
        "sva2": "property p_Fifo_Underflow;\n@(posedge clk)         (fifo_empty && read_req) |-> underflow;\nendproperty\nassert_p_Fifo_Underflow:assert property (p_Fifo_Underflow) else $error(\"\");"
    },
    {
        "id": "695_0696",
        "sva1": "property p_and_17;\n@(posedge clk) (dma_req && dma_ack) |-> (dma_addr == $past(dma_addr) + dma_len);\nendproperty",
        "sva2": "property p_Dma_Addr_Update;\n@(posedge clk)         (dma_req && dma_ack) |-> (dma_addr == ($past(dma_addr) + dma_len));\nendproperty\nassert_p_Dma_Addr_Update:assert property (p_Dma_Addr_Update) else $error(\"\");"
    },
    {
        "id": "696_0697",
        "sva1": "property p_and_18;\n@(negedge clk) (calib_start && !calib_done) |=> calib_active;\nendproperty",
        "sva2": "property p_calib_active;\n@(negedge clk)     (calib_start && !calib_done) |=> calib_active;\nendproperty\nassert_p_calib_active:assert property (p_calib_active) else $error(\"\");"
    },
    {
        "id": "697_0698",
        "sva1": "property p_and_19;\n@(posedge clk) (pwr_ok && !fault_detected) |-> (output_enable throughout next_state);\nendproperty",
        "sva2": "property p_PwrOk_NoFault_OutputEnable;\n@(posedge clk)         (pwr_ok && !fault_detected) |-> output_enable throughout next_state;\nendproperty\nassert_p_PwrOk_NoFault_OutputEnable:assert property (p_PwrOk_NoFault_OutputEnable) else $error(\"\");"
    },
    {
        "id": "698_0699",
        "sva1": "property p_and_1;\n@(posedge clk) req && !busy |-> grant;\nendproperty",
        "sva2": "property p_Req_Grant;\n@(posedge clk)         (req && !busy) |-> grant;\nendproperty\nassert_p_Req_Grant:assert property (p_Req_Grant) else $error(\"\");"
    },
    {
        "id": "699_0700",
        "sva1": "property p_and_21;\n@(negedge clk) (frame_start && (header_valid == 3'b111)) |=> payload_valid;\nendproperty",
        "sva2": "property p_Payload_Valid_After_Frame_Start;\n@(negedge clk)     (frame_start && (header_valid == 3'b111)) |=> payload_valid;\nendproperty\nassert_p_Payload_Valid_After_Frame_Start:assert property (p_Payload_Valid_After_Frame_Start) else $error(\"\");"
    },
    {
        "id": "700_0701",
        "sva1": "property p_and_22;\n@(posedge clk) (sensor_alert && (temp > 8'h80)) |-> shutdown;\nendproperty",
        "sva2": "property p_Sensor_Alert_Shutdown;\n@(posedge clk)         (sensor_alert && (temp > 8'h80)) |-> shutdown;\nendproperty\nassert_p_Sensor_Alert_Shutdown:assert property (p_Sensor_Alert_Shutdown) else $error(\"\");"
    },
    {
        "id": "701_0702",
        "sva1": "property p_and_23;\n@(posedge clk) (write_back && cache_hit) |-> (mem_write == $past(mem_write));\nendproperty",
        "sva2": "property p_WriteBack_CacheHit_MemWrite;\n@(posedge clk)         (write_back && cache_hit) |-> (mem_write == $past(mem_write));\nendproperty\nassert_p_WriteBack_CacheHit_MemWrite:assert property (p_WriteBack_CacheHit_MemWrite) else $error(\"\");"
    },
    {
        "id": "702_0703",
        "sva1": "property p_and_24;\n@(negedge clk) (encrypt_en && key_ready) |=> (cipher_busy until data_done);\nendproperty",
        "sva2": "property p_cipher_busy_until_data_done;\n@(negedge clk)     (encrypt_en && key_ready) |=> (cipher_busy until data_done);\nendproperty\nassert_p_cipher_busy_until_data_done:assert property (p_cipher_busy_until_data_done) else $error(\"\");"
    },
    {
        "id": "703_0704",
        "sva1": "property p_and_25;\n@(posedge clk) (debug_mode && trace_enable) |-> (trace_data != 32'h0);\nendproperty",
        "sva2": "property p_DebugModeTraceData;\n@(posedge clk)         (debug_mode && trace_enable) |-> (trace_data != 32'h0);\nendproperty\nassert_p_DebugModeTraceData:assert property (p_DebugModeTraceData) else $error(\"\");"
    },
    {
        "id": "704_0705",
        "sva1": "property p_and_26;\n@(posedge clk) (pipeline_full && !stall) |-> (throughput == $past(throughput) + 1);\nendproperty",
        "sva2": "property p_throughput_increment;\n@(posedge clk)         (pipeline_full && !stall) |-> (throughput == $past(throughput) + 1);\nendproperty\nassert_p_throughput_increment:assert property (p_throughput_increment) else $error(\"\");"
    },
    {
        "id": "705_0706",
        "sva1": "property p_and_27;\n@(negedge clk) (crc_match && eop_detected) |=> packet_done;\nendproperty",
        "sva2": "property p_crc_match_eop_to_packet_done;\n@(negedge clk)     (crc_match && eop_detected) |=> packet_done;\nendproperty\nassert_p_crc_match_eop_to_packet_done:assert property (p_crc_match_eop_to_packet_done) else $error(\"\");"
    },
    {
        "id": "706_0707",
        "sva1": "property p_and_28;\n@(posedge clk) (atomic_op && locked) |-> (shared_access == $past(shared_access));\nendproperty",
        "sva2": "property p_AtomicOp_Locked_SharedAccess;\n@(posedge clk)     (atomic_op && locked) |-> (shared_access == $past(shared_access));\nendproperty\nassert_p_AtomicOp_Locked_SharedAccess:assert property (p_AtomicOp_Locked_SharedAccess) else $error(\"\");"
    },
    {
        "id": "707_0708",
        "sva1": "property p_and_29;\n@(posedge clk) (vld_in && (sel == 2'b10)) |-> (out == in_b);\nendproperty",
        "sva2": "property p_Out_When_Selected;\n@(posedge clk)         (vld_in && (sel == 2'b10)) |-> (out == in_b);\nendproperty\nassert_p_Out_When_Selected:assert property (p_Out_When_Selected) else $error(\"\");"
    },
    {
        "id": "708_0709",
        "sva1": "property p_and_2;\n@(negedge clk) $rose(start) && $fell(reset) |=> ready;\nendproperty",
        "sva2": "property p_Ready_After_Start_Reset;\n@(negedge clk)     ($rose(start) && $fell(reset)) |=> ready;\nendproperty\nassert_p_Ready_After_Start_Reset:assert property (p_Ready_After_Start_Reset) else $error(\"\");"
    },
    {
        "id": "709_0710",
        "sva1": "property p_and_30;\n@(negedge clk) (scan_en && test_mode) |=> !normal_operation;\nendproperty",
        "sva2": "property p_ScanMode_NormalOperation;\n@(negedge clk)     (scan_en && test_mode) |=> !normal_operation;\nendproperty\nassert_p_ScanMode_NormalOperation:assert property (p_ScanMode_NormalOperation) else $error(\"\");"
    },
    {
        "id": "710_0711",
        "sva1": "property p_and_31;\n@(posedge clk) (queue_push && !queue_full) |-> (queue_ptr == $past(queue_ptr) + 1);\nendproperty",
        "sva2": "property p_Queue_Push_Pointer_Update;\n@(posedge clk)         (queue_push && !queue_full) |-> (queue_ptr == ($past(queue_ptr) + 1));\nendproperty\nassert_p_Queue_Push_Pointer_Update:assert property (p_Queue_Push_Pointer_Update) else $error(\"\");"
    },
    {
        "id": "711_0712",
        "sva1": "property p_and_32;\n@(posedge clk) (irq_asserted && !irq_mask) |-> (pc == $past(pc) + 4);\nendproperty",
        "sva2": "property p_irq_asserted_pc_update;\n@(posedge clk)         (irq_asserted && !irq_mask) |-> (pc == ($past(pc) + 4));\nendproperty\nassert_p_irq_asserted_pc_update:assert property (p_irq_asserted_pc_update) else $error(\"\");"
    },
    {
        "id": "712_0713",
        "sva1": "property p_and_33;\n@(negedge clk) (sync_req && clock_stable) |=> sync_ack;\nendproperty",
        "sva2": "property p_sync_ack_after_req;\n@(negedge clk)     (sync_req && clock_stable) |=> sync_ack;\nendproperty\nassert_p_sync_ack_after_req:assert property (p_sync_ack_after_req) else $error(\"\");"
    },
    {
        "id": "713_0714",
        "sva1": "property p_and_34;\n@(posedge clk) (branch_taken && (prediction == 1'b0)) |-> flush_pipeline;\nendproperty",
        "sva2": "property p_Flush_Pipeline_On_Branch_Misprediction;\n@(posedge clk)         (branch_taken && (prediction == 1'b0)) |-> flush_pipeline;\nendproperty\nassert_p_Flush_Pipeline_On_Branch_Misprediction:assert property (p_Flush_Pipeline_On_Branch_Misprediction) else $error(\"\");"
    },
    {
        "id": "714_0715",
        "sva1": "property p_and_35;\n@(posedge clk) (auth_valid && (auth_mode == 2'b11)) |-> (digest == $past(digest));\nendproperty",
        "sva2": "property p_auth_valid_digest_stable;\n@(posedge clk)     (auth_valid && (auth_mode == 2'b11)) |-> (digest == $past(digest));\nendproperty\nassert_p_auth_valid_digest_stable:assert property (p_auth_valid_digest_stable) else $error(\"\");"
    },
    {
        "id": "715_0716",
        "sva1": "property p_and_36;\n@(negedge clk) (power_save && !active_mode) |=> (clock_div == 4'hF);\nendproperty",
        "sva2": "property p_Power_Save_Clock_Div;\n@(negedge clk)     (power_save && !active_mode) |=> (clock_div == 4'hF);\nendproperty\nassert_p_Power_Save_Clock_Div:assert property (p_Power_Save_Clock_Div) else $error(\"\");"
    },
    {
        "id": "716_0717",
        "sva1": "property p_and_37;\n@(posedge clk) (dma_start && dma_enable) |-> (dma_count == $past(dma_count) - 1)[*8];\nendproperty",
        "sva2": "property p_DMA_Count_Decrement;\n@(posedge clk)         (dma_start && dma_enable) |-> (dma_count == $past(dma_count) - 1)[*8];\nendproperty\nassert_p_DMA_Count_Decrement:assert property (p_DMA_Count_Decrement) else $error(\"\");"
    },
    {
        "id": "717_0718",
        "sva1": "property p_and_38;\n@(posedge clk) (fifo_almost_full && write_en) |-> (watermark == $past(watermark));\nendproperty",
        "sva2": "property p_FifoAlmostFullWriteEn;\n@(posedge clk)         fifo_almost_full && write_en |-> watermark == $past(watermark);\nendproperty\nassert_p_FifoAlmostFullWriteEn:assert property (p_FifoAlmostFullWriteEn) else $error(\"\");"
    },
    {
        "id": "718_0719",
        "sva1": "property p_and_39;\n@(negedge clk) (link_up && training_done) |=> (data_rate == 5'h1F);\nendproperty",
        "sva2": "property p_Data_Rate_After_Training;\n@(negedge clk)     (link_up && training_done) |=> (data_rate == 5'h1F);\nendproperty\nassert_p_Data_Rate_After_Training:assert property (p_Data_Rate_After_Training) else $error(\"\");"
    },
    {
        "id": "719_0720",
        "sva1": "property p_and_3;\n@(posedge clk) (valid_in && (data_in > 8'h20)) |-> (data_out == data_in + 1);\nendproperty",
        "sva2": "property p_data_out_after_valid_in;\n@(posedge clk)         valid_in && (data_in > 8'h20) |-> data_out == (data_in + 1);\nendproperty\nassert_p_data_out_after_valid_in:assert property (p_data_out_after_valid_in) else $error(\"\");"
    },
    {
        "id": "720_0721",
        "sva1": "property p_and_40;\n@(posedge clk) (cache_miss && !stall) |-> (mem_access until cache_fill);\nendproperty",
        "sva2": "property p_cache_miss_mem_access;\n@(posedge clk)         (cache_miss && !stall) |-> (mem_access until cache_fill);\nendproperty\nassert_p_cache_miss_mem_access:assert property (p_cache_miss_mem_access) else $error(\"\");"
    },
    {
        "id": "721_0722",
        "sva1": "property p_and_41;\n@(posedge clk) (pkt_start && (pkt_type == 4'hA)) |-> (payload_len == 16'h0100);\nendproperty",
        "sva2": "property p_Pkt_Start_Type_A;\n@(posedge clk)         pkt_start && (pkt_type == 4'hA) |-> payload_len == 16'h0100;\nendproperty\nassert_p_Pkt_Start_Type_A:assert property (p_Pkt_Start_Type_A) else $error(\"\");"
    },
    {
        "id": "722_0723",
        "sva1": "property p_and_42;\n@(negedge clk) (calib_done && !calib_error) |=> normal_operation;\nendproperty",
        "sva2": "property p_Normal_Operation_After_Calib;\n@(negedge clk)     (calib_done && !calib_error) |=> normal_operation;\nendproperty\nassert_p_Normal_Operation_After_Calib:assert property (p_Normal_Operation_After_Calib) else $error(\"\");"
    },
    {
        "id": "723_0724",
        "sva1": "property p_and_44;\n@(posedge clk) (intr_asserted && (intr_prio > 3'h4)) |-> (handler_addr == 32'hFFFF0000);\nendproperty",
        "sva2": "property p_Intr_Handler_Addr_High_Prio;\n@(posedge clk)         (intr_asserted && (intr_prio > 3'h4)) |-> (handler_addr == 32'hFFFF0000);\nendproperty\nassert_p_Intr_Handler_Addr_High_Prio:assert property (p_Intr_Handler_Addr_High_Prio) else $error(\"\");"
    },
    {
        "id": "724_0725",
        "sva1": "property p_and_45;\n@(negedge clk) (pll_locked && refclk_stable) |=> (clk_valid until reset);\nendproperty",
        "sva2": "property p_clk_valid_until_reset;\n@(negedge clk)     (pll_locked && refclk_stable) |=> (clk_valid until reset);\nendproperty\nassert_p_clk_valid_until_reset:assert property (p_clk_valid_until_reset) else $error(\"\");"
    },
    {
        "id": "725_0726",
        "sva1": "property p_and_46;\n@(posedge clk) (tag_match && way_hit) |-> (cache_data == $past(mem_data));\nendproperty",
        "sva2": "property p_cache_data_match;\n@(posedge clk)         (tag_match && way_hit) |-> (cache_data == $past(mem_data));\nendproperty\nassert_p_cache_data_match:assert property (p_cache_data_match) else $error(\"\");"
    },
    {
        "id": "726_0727",
        "sva1": "property p_and_47;\n@(posedge clk) (token_valid && (token_type == 3'b001)) |-> (token_count == $past(token_count) + 1);\nendproperty",
        "sva2": "property p_token_count_increment;\n@(posedge clk)         (token_valid && (token_type == 3'b001)) |-> (token_count == ($past(token_count) + 1));\nendproperty\nassert_p_token_count_increment:assert property (p_token_count_increment) else $error(\"\");"
    },
    {
        "id": "727_0728",
        "sva1": "property p_and_48;\n@(negedge clk) (bist_start && !bist_done) |=> (bist_status != 2'b00);\nendproperty",
        "sva2": "property p_bist_status_non_zero;\n@(negedge clk)     (bist_start && !bist_done) |=> (bist_status != 2'b00);\nendproperty\nassert_p_bist_status_non_zero:assert property (p_bist_status_non_zero) else $error(\"\");"
    },
    {
        "id": "728_0729",
        "sva1": "property p_and_49;\n@(posedge clk) (vote_ready && (vote_count > 16'h8000)) |-> consensus_reached;\nendproperty",
        "sva2": "property p_Consensus_Reached;\n@(posedge clk)     vote_ready && (vote_count > 16'h8000) |-> consensus_reached;\nendproperty\nassert_p_Consensus_Reached:assert property (p_Consensus_Reached) else $error(\"\");"
    },
    {
        "id": "729_0730",
        "sva1": "property p_and_4;\n@(posedge clk) (enable && (select == 2'b01)) |-> (out == in_a);\nendproperty",
        "sva2": "property p_out_eq_in_a_when_enable_and_select_01;\n@(posedge clk)         (enable && (select == 2'b01)) |-> (out == in_a);\nendproperty\nassert_p_out_eq_in_a_when_enable_and_select_01:assert property (p_out_eq_in_a_when_enable_and_select_01) else $error(\"\");"
    },
    {
        "id": "730_0731",
        "sva1": "property p_and_5;\n@(negedge clk) (fifo_full && write_en) |-> $past(error, 1);\nendproperty",
        "sva2": "property p_FifoFull_WriteEn_Error;\n@(negedge clk)     (fifo_full && write_en) |-> $past(error, 1);\nendproperty\nassert_p_FifoFull_WriteEn_Error:assert property (p_FifoFull_WriteEn_Error) else $error(\"\");"
    },
    {
        "id": "731_0732",
        "sva1": "property p_and_6;\n@(posedge clk) (cmd_valid && (cmd_type == 3'b101)) |-> (resp == 2'b01);\nendproperty",
        "sva2": "property p_cmd_valid_resp_check;\n@(posedge clk)         (cmd_valid && (cmd_type == 3'b101)) |-> (resp == 2'b01);\nendproperty\nassert_p_cmd_valid_resp_check:assert property (p_cmd_valid_resp_check) else $error(\"\");"
    },
    {
        "id": "732_0733",
        "sva1": "property p_and_7;\n@(posedge clk) (tx_ready && rx_valid) |-> tx_data == $past(rx_data, 2);\nendproperty",
        "sva2": "property p_tx_data_after_rx_valid;\n@(posedge clk)     (tx_ready && rx_valid) |-> (tx_data == $past(rx_data, 2));\nendproperty\nassert_p_tx_data_after_rx_valid:assert property (p_tx_data_after_rx_valid) else $error(\"\");"
    },
    {
        "id": "733_0734",
        "sva1": "property p_and_8;\n@(negedge clk) (power_good && !test_mode) |=> (status[0] == 1'b1);\nendproperty",
        "sva2": "property p_status_after_power_good;\n@(negedge clk)     (power_good && !test_mode) |=> (status[0] == 1'b1);\nendproperty\nassert_p_status_after_power_good:assert property (p_status_after_power_good) else $error(\"\");"
    },
    {
        "id": "734_0735",
        "sva1": "property p_and_9;\n@(posedge clk) (config_valid && config_lock) |-> !$isunknown(config_data);\nendproperty",
        "sva2": "property p_Config_Valid_Lock_Data_Unknown;\n@(posedge clk)         (config_valid && config_lock) |-> !$isunknown(config_data);\nendproperty\nassert_p_Config_Valid_Lock_Data_Unknown:assert property (p_Config_Valid_Lock_Data_Unknown) else $error(\"\");"
    },
    {
        "id": "735_0736",
        "sva1": "property p_or_13;\n@(posedge clk)     (port_a_sel || port_b_sel) |-> data_out_valid\nendproperty",
        "sva2": "property p_data_out_valid;\n@(posedge clk)         (port_a_sel || port_b_sel) |-> data_out_valid;\nendproperty\nassert_p_data_out_valid:assert property (p_data_out_valid) else $error(\"\");"
    },
    {
        "id": "736_0737",
        "sva1": "property p_or_14;\n@(posedge clk)     (low_power || shutdown) |-> !clock_en\nendproperty",
        "sva2": "property p_LowPower_Shutdown_ClockEn;\n@(posedge clk)     (low_power || shutdown) |-> !clock_en;\nendproperty\nassert_p_LowPower_Shutdown_ClockEn:assert property (p_LowPower_Shutdown_ClockEn) else $error(\"\");"
    },
    {
        "id": "737_0738",
        "sva1": "property p_or_15;\n@(posedge clk)     (config_err || parity_err) |-> error_flag\nendproperty",
        "sva2": "property p_Error_Flag_On_Error;\n@(posedge clk)     (config_err || parity_err) |-> error_flag;\nendproperty\nassert_p_Error_Flag_On_Error:assert property (p_Error_Flag_On_Error) else $error(\"\");"
    },
    {
        "id": "738_0739",
        "sva1": "property p_or_16;\n@(posedge clk)     (write_req || read_req) && grant |-> ##1 data_transfer\nendproperty",
        "sva2": "property p_Data_Transfer_After_Grant;\n@(posedge clk)         ((write_req || read_req) && grant) |-> ##1 data_transfer;\nendproperty\nassert_p_Data_Transfer_After_Grant:assert property (p_Data_Transfer_After_Grant) else $error(\"\");"
    },
    {
        "id": "739_0740",
        "sva1": "property p_or_17;\n@(posedge clk)     $past(en_a,2) || $past(en_b,2) |-> current_state\nendproperty",
        "sva2": "property p_Current_State_Trigger;\n@(posedge clk)         ($past(en_a, 2) || $past(en_b, 2)) |-> current_state;\nendproperty\nassert_p_Current_State_Trigger:assert property (p_Current_State_Trigger) else $error(\"\");"
    },
    {
        "id": "740_0741",
        "sva1": "property p_or_18;\n@(posedge clk)     (overflow || underflow) |-> ##[1:2] fifo_reset\nendproperty",
        "sva2": "property p_OverflowUnderflow_Reset;\n@(posedge clk)         (overflow || underflow) |-> ##[1:2] fifo_reset;\nendproperty\nassert_p_OverflowUnderflow_Reset:assert property (p_OverflowUnderflow_Reset) else $error(\"\");"
    },
    {
        "id": "741_0742",
        "sva1": "property p_or_19;\n@(posedge clk)     (sync_pulse || async_pulse) |-> latch_data\nendproperty",
        "sva2": "property p_Latch_Data_On_Pulse;\n@(posedge clk)         (sync_pulse || async_pulse) |-> latch_data;\nendproperty\nassert_p_Latch_Data_On_Pulse:assert property (p_Latch_Data_On_Pulse) else $error(\"\");"
    },
    {
        "id": "742_0743",
        "sva1": "property p_or_1;\n@(posedge clk)     req_a || req_b |-> ##1 ack\nendproperty",
        "sva2": "property p_req_ack;\n@(posedge clk)         (req_a || req_b) |-> ##1 ack;\nendproperty\nassert_p_req_ack:assert property (p_req_ack) else $error(\"\");"
    },
    {
        "id": "743_0744",
        "sva1": "property p_or_20;\n@(posedge clk)     (phase_a || phase_b) && !hold |-> next_phase\nendproperty",
        "sva2": "property p_Phase_Transition;\n@(posedge clk)         (phase_a || phase_b) && !hold |-> next_phase;\nendproperty\nassert_p_Phase_Transition:assert property (p_Phase_Transition) else $error(\"\");"
    },
    {
        "id": "744_0745",
        "sva1": "property p_or_21;\n@(posedge clk)     (counter_max || manual_reset) |-> counter_zero\nendproperty",
        "sva2": "property p_Counter_Reset;\n@(posedge clk)         (counter_max || manual_reset) |-> counter_zero;\nendproperty\nassert_p_Counter_Reset:assert property (p_Counter_Reset) else $error(\"\");"
    },
    {
        "id": "745_0746",
        "sva1": "property p_or_22;\n@(posedge clk)     (scan_mode || test_enable) |-> !functional_mode\nendproperty",
        "sva2": "property p_Scan_Test_Mode_Functional;\n@(posedge clk)     (scan_mode || test_enable) |-> !functional_mode;\nendproperty\nassert_p_Scan_Test_Mode_Functional:assert property (p_Scan_Test_Mode_Functional) else $error(\"\");"
    },
    {
        "id": "746_0747",
        "sva1": "property p_or_23;\n@(posedge clk)     (data_match || addr_match) |-> select_signal\nendproperty",
        "sva2": "property p_select_signal_trigger;\n@(posedge clk)         (data_match || addr_match) |-> select_signal;\nendproperty\nassert_p_select_signal_trigger:assert property (p_select_signal_trigger) else $error(\"\");"
    },
    {
        "id": "747_0748",
        "sva1": "property p_or_24;\n@(posedge clk)     $stable(ref_clk) || $changed(alt_clk) |-> clock_sel\nendproperty",
        "sva2": "property p_clock_sel_trigger;\n@(posedge clk)     ($stable(ref_clk) || $changed(alt_clk)) |-> clock_sel;\nendproperty\nassert_p_clock_sel_trigger:assert property (p_clock_sel_trigger) else $error(\"\");"
    },
    {
        "id": "748_0749",
        "sva1": "property p_or_25;\n@(posedge clk)     (pwr_good || pwr_fail) |-> pwr_state\nendproperty",
        "sva2": "property p_Pwr_State_Check;\n@(posedge clk)         (pwr_good || pwr_fail) |-> pwr_state;\nendproperty\nassert_p_Pwr_State_Check:assert property (p_Pwr_State_Check) else $error(\"\");"
    },
    {
        "id": "749_0750",
        "sva1": "property p_or_26;\n@(posedge clk)     (mem_rdy || dma_req) && !conflict |-> ##1 mem_access\nendproperty",
        "sva2": "property p_mem_access_after_request;\n@(posedge clk)     (mem_rdy || dma_req) && !conflict |-> ##1 mem_access;\nendproperty\nassert_p_mem_access_after_request:assert property (p_mem_access_after_request) else $error(\"\");"
    },
    {
        "id": "750_0751",
        "sva1": "property p_or_27;\n@(posedge clk)     (crc_err || ecc_err) |-> retry_operation\nendproperty",
        "sva2": "property p_Error_Retry;\n@(posedge clk)     (crc_err || ecc_err) |-> retry_operation;\nendproperty\nassert_p_Error_Retry:assert property (p_Error_Retry) else $error(\"\");"
    },
    {
        "id": "751_0752",
        "sva1": "property p_or_28;\n@(posedge clk)     (burst_end || single_end) |-> stop_transfer\nendproperty",
        "sva2": "property p_Stop_Transfer;\n@(posedge clk)         (burst_end || single_end) |-> stop_transfer;\nendproperty\nassert_p_Stop_Transfer:assert property (p_Stop_Transfer) else $error(\"\");"
    },
    {
        "id": "752_0753",
        "sva1": "property p_or_29;\n@(posedge clk)     (frame_start || packet_start) |-> header_valid\nendproperty",
        "sva2": "property p_header_valid;\n@(posedge clk)         (frame_start || packet_start) |-> header_valid;\nendproperty\nassert_p_header_valid:assert property (p_header_valid) else $error(\"\");"
    },
    {
        "id": "753_0754",
        "sva1": "property p_or_2;\n@(posedge clk)     $rose(sig_a) || $fell(sig_b) |=> en\nendproperty",
        "sva2": "property p_sig_change_to_en;\n@(posedge clk)     ($rose(sig_a) || $fell(sig_b)) |=> en;\nendproperty\nassert_p_sig_change_to_en:assert property (p_sig_change_to_en) else $error(\"\");"
    },
    {
        "id": "754_0755",
        "sva1": "property p_or_30;\n@(posedge clk)     (temp_high || volt_high) |-> throttle\nendproperty",
        "sva2": "property p_throttle_on_high_temp_or_volt;\n@(posedge clk)     (temp_high || volt_high) |-> throttle;\nendproperty\nassert_p_throttle_on_high_temp_or_volt:assert property (p_throttle_on_high_temp_or_volt) else $error(\"\");"
    },
    {
        "id": "755_0756",
        "sva1": "property p_or_31;\n@(posedge clk)     (sync_reset || async_reset) |-> !reg_value\nendproperty",
        "sva2": "property p_Reset_Reg_Value;\n@(posedge clk)     (sync_reset || async_reset) |-> !reg_value;\nendproperty\nassert_p_Reset_Reg_Value:assert property (p_Reset_Reg_Value) else $error(\"\");"
    },
    {
        "id": "756_0757",
        "sva1": "property p_or_32;\n@(posedge clk)     (pattern_a || pattern_b) |-> match_found\nendproperty",
        "sva2": "property p_match_found;\n@(posedge clk)         (pattern_a || pattern_b) |-> match_found;\nendproperty\nassert_p_match_found:assert property (p_match_found) else $error(\"\");"
    },
    {
        "id": "757_0758",
        "sva1": "property p_or_33;\n@(posedge clk)     (first_beat || last_beat) |-> beat_count\nendproperty",
        "sva2": "property p_beat_count_check;\n@(posedge clk)     (first_beat || last_beat) |-> beat_count;     // WARNING: Consequent 'beat_count' appears incomplete - typically should include comparison/operation     // Example expected format: (first_beat || last_beat) |-> (beat_count == expected_value)\nendproperty\nassert_p_beat_count_check:assert property (p_beat_count_check) else $error(\"\");"
    },
    {
        "id": "758_0759",
        "sva1": "property p_or_34;\n@(posedge clk)     (timeout_a || timeout_b) |-> abort_operation\nendproperty",
        "sva2": "property p_Abort_On_Timeout;\n@(posedge clk)     (timeout_a || timeout_b) |-> abort_operation;\nendproperty\nassert_p_Abort_On_Timeout:assert property (p_Abort_On_Timeout) else $error(\"\");"
    },
    {
        "id": "759_0760",
        "sva1": "property p_or_35;\n@(posedge clk)     (calib_done || calib_skip) |-> normal_operation\nendproperty",
        "sva2": "property p_Normal_Operation_After_Calib;\n@(posedge clk)     (calib_done || calib_skip) |-> normal_operation;\nendproperty\nassert_p_Normal_Operation_After_Calib:assert property (p_Normal_Operation_After_Calib) else $error(\"\");"
    },
    {
        "id": "760_0761",
        "sva1": "property p_or_36;\n@(posedge clk)     (queue_full || priority_req) |-> service_request\nendproperty",
        "sva2": "property p_Service_Request;\n@(posedge clk)         (queue_full || priority_req) |-> service_request;\nendproperty\nassert_p_Service_Request:assert property (p_Service_Request) else $error(\"\");"
    },
    {
        "id": "761_0762",
        "sva1": "property p_or_37;\n@(posedge clk)     (phase_lock || freq_lock) |-> locked_status\nendproperty",
        "sva2": "property p_Locked_Status;\n@(posedge clk)         (phase_lock || freq_lock) |-> locked_status;\nendproperty\nassert_p_Locked_Status:assert property (p_Locked_Status) else $error(\"\");"
    },
    {
        "id": "762_0763",
        "sva1": "property p_or_38;\n@(posedge clk)     (soft_reset || hard_reset) |-> init_state\nendproperty",
        "sva2": "property p_Reset_To_Init_State;\n@(posedge clk)     (soft_reset || hard_reset) |-> init_state;\nendproperty\nassert_p_Reset_To_Init_State:assert property (p_Reset_To_Init_State) else $error(\"\");"
    },
    {
        "id": "763_0764",
        "sva1": "property p_or_39;\n@(posedge clk)     (data_ready || cmd_valid) |-> processing\nendproperty",
        "sva2": "property p_Processing_On_DataReady_Or_CmdValid;\n@(posedge clk)         (data_ready || cmd_valid) |-> processing;\nendproperty\nassert_p_Processing_On_DataReady_Or_CmdValid:assert property (p_Processing_On_DataReady_Or_CmdValid) else $error(\"\");"
    },
    {
        "id": "764_0765",
        "sva1": "property p_or_3;\n@(posedge clk)     (valid || bypass) && ready |-> ##2 done\nendproperty",
        "sva2": "property p_valid_bypass_ready_to_done;\n@(posedge clk)         ((valid || bypass) && ready) |-> ##2 done;\nendproperty\nassert_p_valid_bypass_ready_to_done:assert property (p_valid_bypass_ready_to_done) else $error(\"\");"
    },
    {
        "id": "765_0766",
        "sva1": "property p_or_40;\n@(posedge clk)     (addr_valid || data_valid) && !stall |-> ##1 transaction\nendproperty",
        "sva2": "property p_Transaction_After_Valid;\n@(posedge clk)         (addr_valid || data_valid) && !stall |-> ##1 transaction;\nendproperty\nassert_p_Transaction_After_Valid:assert property (p_Transaction_After_Valid) else $error(\"\");"
    },
    {
        "id": "766_0767",
        "sva1": "property p_or_41;\n@(posedge clk)     (watchdog_expire || software_stop) |-> halt_operation\nendproperty",
        "sva2": "property p_Halt_Operation_Trigger;\n@(posedge clk)         (watchdog_expire || software_stop) |-> halt_operation;\nendproperty\nassert_p_Halt_Operation_Trigger:assert property (p_Halt_Operation_Trigger) else $error(\"\");"
    },
    {
        "id": "767_0768",
        "sva1": "property p_or_42;\n@(posedge clk)     (channel_a_act || channel_b_act) |-> mux_select\nendproperty",
        "sva2": "property p_Mux_Select_Activation;\n@(posedge clk)         (channel_a_act || channel_b_act) |-> mux_select;\nendproperty\nassert_p_Mux_Select_Activation:assert property (p_Mux_Select_Activation) else $error(\"\");"
    },
    {
        "id": "768_0769",
        "sva1": "property p_or_43;\n@(posedge clk)     (voltage_ok || current_ok) |-> power_on\nendproperty",
        "sva2": "property p_Power_On_Condition;\n@(posedge clk)         (voltage_ok || current_ok) |-> power_on;\nendproperty\nassert_p_Power_On_Condition:assert property (p_Power_On_Condition) else $error(\"\");"
    },
    {
        "id": "769_0770",
        "sva1": "property p_or_44;\n@(posedge clk)     (fifo_empty || buffer_empty) |-> refill_request\nendproperty",
        "sva2": "property p_Refill_Request_On_Empty;\n@(posedge clk)         (fifo_empty || buffer_empty) |-> refill_request;\nendproperty\nassert_p_Refill_Request_On_Empty:assert property (p_Refill_Request_On_Empty) else $error(\"\");"
    },
    {
        "id": "770_0771",
        "sva1": "property p_or_45;\n@(posedge clk)     (test_pass || test_skip) |-> test_complete\nendproperty",
        "sva2": "property p_test_complete;\n@(posedge clk)         (test_pass || test_skip) |-> test_complete;\nendproperty\nassert_p_test_complete:assert property (p_test_complete) else $error(\"\");"
    },
    {
        "id": "771_0772",
        "sva1": "property p_or_46;\n@(posedge clk)     (core_idle || io_idle) |-> system_idle\nendproperty",
        "sva2": "property p_system_idle_check;\n@(posedge clk)         (core_idle || io_idle) |-> system_idle;\nendproperty\nassert_p_system_idle_check:assert property (p_system_idle_check) else $error(\"\");"
    },
    {
        "id": "772_0773",
        "sva1": "property p_or_47;\n@(posedge clk)     (bit_error || word_error) |-> error_correct\nendproperty",
        "sva2": "property p_Error_Correct;\n@(posedge clk)         (bit_error || word_error) |-> error_correct;\nendproperty\nassert_p_Error_Correct:assert property (p_Error_Correct) else $error(\"\");"
    },
    {
        "id": "773_0774",
        "sva1": "property p_or_48;\n@(posedge clk)     (clock_stable || reset_deassert) |-> startup_complete\nendproperty",
        "sva2": "property p_Startup_Complete;\n@(posedge clk)     (clock_stable || reset_deassert) |-> startup_complete;\nendproperty\nassert_p_Startup_Complete:assert property (p_Startup_Complete) else $error(\"\");"
    },
    {
        "id": "774_0775",
        "sva1": "property p_or_49;\n@(posedge clk)     (param_a_set || param_b_set) |-> config_valid\nendproperty",
        "sva2": "property p_config_valid;\n@(posedge clk)         (param_a_set || param_b_set) |-> config_valid;\nendproperty\nassert_p_config_valid:assert property (p_config_valid) else $error(\"\");"
    },
    {
        "id": "775_0776",
        "sva1": "property p_or_4;\n@(posedge clk)     start || reset |-> ##[1:3] active\nendproperty",
        "sva2": "property p_start_reset_to_active;\n@(posedge clk)         (start || reset) |-> ##[1:3] active;\nendproperty\nassert_p_start_reset_to_active:assert property (p_start_reset_to_active) else $error(\"\");"
    },
    {
        "id": "776_0777",
        "sva1": "property p_or_50;\n@(posedge clk)     (sensor_a_alert || sensor_b_alert) |-> safety_trigger\nendproperty",
        "sva2": "property p_Sensor_Alert_Trigger;\n@(posedge clk)         (sensor_a_alert || sensor_b_alert) |-> safety_trigger;\nendproperty\nassert_p_Sensor_Alert_Trigger:assert property (p_Sensor_Alert_Trigger) else $error(\"\");"
    },
    {
        "id": "777_0778",
        "sva1": "property p_or_5;\n@(posedge clk)     (mode_a || mode_b) && !error |-> out_valid\nendproperty",
        "sva2": "property p_out_valid_condition;\n@(posedge clk)         (mode_a || mode_b) && !error |-> out_valid;\nendproperty\nassert_p_out_valid_condition:assert property (p_out_valid_condition) else $error(\"\");"
    },
    {
        "id": "778_0779",
        "sva1": "property p_or_6;\n@(posedge clk)     $past(flag_a) || $past(flag_b) |-> status\nendproperty",
        "sva2": "property p_Status_After_Flags;\n@(posedge clk)         ($past(flag_a) || $past(flag_b)) |-> status;\nendproperty\nassert_p_Status_After_Flags:assert property (p_Status_After_Flags) else $error(\"\");"
    },
    {
        "id": "779_0780",
        "sva1": "property p_or_11;\n@(posedge clk)     (first_phase || second_phase) && enable |-> next_state\nendproperty",
        "sva2": "property p_Next_State_Check;\n@(posedge clk)         (first_phase || second_phase) && enable |-> next_state;\nendproperty\nassert_p_Next_State_Check:assert property (p_Next_State_Check) else $error(\"\");"
    },
    {
        "id": "780_0781",
        "sva1": "property p_or_7;\n@(posedge clk)     (data_ready || force_read) && !busy |-> ##1 read_en\nendproperty",
        "sva2": "property p_Read_Enable_Trigger;\n@(posedge clk)         (data_ready || force_read) && !busy |-> ##1 read_en;\nendproperty\nassert_p_Read_Enable_Trigger:assert property (p_Read_Enable_Trigger) else $error(\"\");"
    },
    {
        "id": "781_0782",
        "sva1": "property p_or_8;\n@(posedge clk)     $stable(ctrl_a) || $changed(ctrl_b) |-> ##2 result\nendproperty",
        "sva2": "property p_StableCtrlA_Or_ChangedCtrlB_LeadsTo_Result;\n@(posedge clk)         ($stable(ctrl_a) || $changed(ctrl_b)) |-> ##2 result;\nendproperty\nassert_p_StableCtrlA_Or_ChangedCtrlB_LeadsTo_Result:assert property (p_StableCtrlA_Or_ChangedCtrlB_LeadsTo_Result) else $error(\"\");"
    },
    {
        "id": "782_0783",
        "sva1": "property p_or_9;\n@(posedge clk)     (test_mode || debug_mode) |-> !normal_op\nendproperty",
        "sva2": "property p_TestDebug_Mode_NormalOp;\n@(posedge clk)     (test_mode || debug_mode) |-> !normal_op;\nendproperty\nassert_p_TestDebug_Mode_NormalOp:assert property (p_TestDebug_Mode_NormalOp) else $error(\"\");"
    },
    {
        "id": "783_0784",
        "sva1": "property p_not_10;\n@(posedge clk) !(!sync && enable) |-> locked;\nendproperty",
        "sva2": "property p_Locked_When_Not_Sync_Enable;\n@(posedge clk)         !(!sync && enable) |-> locked;\nendproperty\nassert_p_Locked_When_Not_Sync_Enable:assert property (p_Locked_When_Not_Sync_Enable) else $error(\"\");"
    },
    {
        "id": "784_0785",
        "sva1": "property p_not_11;\n@(posedge clk) !(overflow && !underflow) |-> !error_flag;\nendproperty",
        "sva2": "property p_Error_Flag_Check;\n@(posedge clk)         !(overflow && !underflow) |-> !error_flag;\nendproperty\nassert_p_Error_Flag_Check:assert property (p_Error_Flag_Check) else $error(\"\");"
    },
    {
        "id": "785_0786",
        "sva1": "property p_not_12;\n@(posedge clk) $stable(!power_down) |-> !sleep_mode;\nendproperty",
        "sva2": "property p_StablePowerDown_NoSleepMode;\n@(posedge clk)     $stable(!power_down) |-> !sleep_mode;\nendproperty\nassert_p_StablePowerDown_NoSleepMode:assert property (p_StablePowerDown_NoSleepMode) else $error(\"\");"
    },
    {
        "id": "786_0787",
        "sva1": "property p_not_13;\n@(posedge clk) !(!init_done && config_start) |-> config_busy;\nendproperty",
        "sva2": "property p_Config_Busy_When_Not_Init;\n@(posedge clk)     !(!init_done && config_start) |-> config_busy;\nendproperty\nassert_p_Config_Busy_When_Not_Init:assert property (p_Config_Busy_When_Not_Init) else $error(\"\");"
    },
    {
        "id": "787_0788",
        "sva1": "property p_not_14;\n@(posedge clk) !(!calib_done || calib_start) |-> calib_error;\nendproperty",
        "sva2": "property p_Calib_Error_Check;\n@(posedge clk)     !(!calib_done || calib_start) |-> calib_error;\nendproperty\nassert_p_Calib_Error_Check:assert property (p_Calib_Error_Check) else $error(\"\");"
    },
    {
        "id": "788_0789",
        "sva1": "property p_not_16;\n@(posedge clk) !(!parity_error && !crc_error) |-> !fatal_error;\nendproperty",
        "sva2": "property p_Fatal_Error_Check;\n@(posedge clk)     !(!parity_error && !crc_error) |-> !fatal_error;\nendproperty\nassert_p_Fatal_Error_Check:assert property (p_Fatal_Error_Check) else $error(\"\");"
    },
    {
        "id": "789_0790",
        "sva1": "property p_not_17;\n@(posedge clk) $changed(!test_mode) |-> !normal_mode;\nendproperty",
        "sva2": "property p_Changed_Test_Mode_No_Normal_Mode;\n@(posedge clk)     $changed(!test_mode) |-> !normal_mode;\nendproperty\nassert_p_Changed_Test_Mode_No_Normal_Mode:assert property (p_Changed_Test_Mode_No_Normal_Mode) else $error(\"\");"
    },
    {
        "id": "790_0791",
        "sva1": "property p_not_18;\n@(posedge clk) !(!debug_en && trace_on) |-> debug_active;\nendproperty",
        "sva2": "property p_Debug_Active_Condition;\n@(posedge clk)         !(!debug_en && trace_on) |-> debug_active;\nendproperty\nassert_p_Debug_Active_Condition:assert property (p_Debug_Active_Condition) else $error(\"\");"
    },
    {
        "id": "791_0792",
        "sva1": "property p_not_19;\n@(posedge clk) !(!soft_reset || hard_reset) |-> !module_active;\nendproperty",
        "sva2": "property p_Module_Active_After_Reset;\n@(posedge clk)         !(!soft_reset || hard_reset) |-> !module_active;\nendproperty\nassert_p_Module_Active_After_Reset:assert property (p_Module_Active_After_Reset) else $error(\"\");"
    },
    {
        "id": "792_0793",
        "sva1": "property p_not_1;\n@(posedge clk) !reset_n |-> !enable;\nendproperty",
        "sva2": "property p_Reset_Disable_Enable;\n@(posedge clk)         !reset_n |-> !enable;\nendproperty\nassert_p_Reset_Disable_Enable:assert property (p_Reset_Disable_Enable) else $error(\"\");"
    },
    {
        "id": "793_0794",
        "sva1": "property p_not_20;\n@(posedge clk) !(!pipeline_stall && !data_hazard) |-> pipeline_advance;\nendproperty",
        "sva2": "property p_Pipeline_Advance;\n@(posedge clk)     !(!pipeline_stall && !data_hazard) |-> pipeline_advance;\nendproperty\nassert_p_Pipeline_Advance:assert property (p_Pipeline_Advance) else $error(\"\");"
    },
    {
        "id": "794_0795",
        "sva1": "property p_not_21;\n@(posedge clk) !(!mem_ready && mem_req) |-> mem_wait;\nendproperty",
        "sva2": "property p_mem_wait_check;\n@(posedge clk)     (mem_ready || !mem_req) |-> mem_wait;\nendproperty\nassert_p_mem_wait_check:assert property (p_mem_wait_check) else $error(\"\");"
    },
    {
        "id": "795_0796",
        "sva1": "property p_not_22;\n@(posedge clk) !(!dma_req && dma_ack) |-> dma_complete;\nendproperty",
        "sva2": "property p_DMA_Complete;\n@(posedge clk)         !(!dma_req && dma_ack) |-> dma_complete;\nendproperty\nassert_p_DMA_Complete:assert property (p_DMA_Complete) else $error(\"\");"
    },
    {
        "id": "796_0797",
        "sva1": "property p_not_23;\n@(posedge clk) $past(!fifo_almost_full, 2) |-> !fifo_push;\nendproperty",
        "sva2": "property p_FifoPush_WhenNotAlmostFull;\n@(posedge clk)     $past(!fifo_almost_full, 2) |-> !fifo_push;\nendproperty\nassert_p_FifoPush_WhenNotAlmostFull:assert property (p_FifoPush_WhenNotAlmostFull) else $error(\"\");"
    },
    {
        "id": "797_0798",
        "sva1": "property p_not_24;\n@(posedge clk) !(!tx_empty && !rx_full) |-> uart_busy;\nendproperty",
        "sva2": "property p_Uart_Busy_Condition;\n@(posedge clk)         !(!tx_empty && !rx_full) |-> uart_busy;\nendproperty\nassert_p_Uart_Busy_Condition:assert property (p_Uart_Busy_Condition) else $error(\"\");"
    },
    {
        "id": "798_0799",
        "sva1": "property p_not_25;\n@(posedge clk) !(!pwr_good && !low_voltage) |-> shutdown;\nendproperty",
        "sva2": "property p_Shutdown_Condition;\n@(posedge clk)         (pwr_good || low_voltage) |-> shutdown;\nendproperty\nassert_p_Shutdown_Condition:assert property (p_Shutdown_Condition) else $error(\"\");"
    },
    {
        "id": "799_0800",
        "sva1": "property p_not_26;\n@(posedge clk) !(!chip_select && !write_enable) |-> output_enable;\nendproperty",
        "sva2": "property p_Output_Enable_Condition;\n@(posedge clk)     !(!chip_select && !write_enable) |-> output_enable;\nendproperty\nassert_p_Output_Enable_Condition:assert property (p_Output_Enable_Condition) else $error(\"\");"
    },
    {
        "id": "800_0801",
        "sva1": "property p_not_27;\n@(posedge clk) !(!addr_valid && data_valid) |-> bus_error;\nendproperty",
        "sva2": "property p_bus_error_check;\n@(posedge clk)         !(!addr_valid && data_valid) |-> bus_error;\nendproperty\nassert_p_bus_error_check:assert property (p_bus_error_check) else $error(\"\");"
    },
    {
        "id": "801_0802",
        "sva1": "property p_not_28;\n@(posedge clk) $past(!clock_enable, 1) |-> !clock_gated;\nendproperty",
        "sva2": "property p_ClockGatingCheck;\n@(posedge clk)         $past(!clock_enable, 1) |-> !clock_gated;\nendproperty\nassert_p_ClockGatingCheck:assert property (p_ClockGatingCheck) else $error(\"\");"
    },
    {
        "id": "802_0803",
        "sva1": "property p_not_29;\n@(posedge clk) !(!burst_end && burst_start) |-> burst_active;\nendproperty",
        "sva2": "property p_Burst_Active;\n@(posedge clk)         !(!burst_end && burst_start) |-> burst_active;\nendproperty\nassert_p_Burst_Active:assert property (p_Burst_Active) else $error(\"\");"
    },
    {
        "id": "803_0804",
        "sva1": "property p_not_2;\n@(posedge clk) $fell(!interrupt) |-> !busy;\nendproperty",
        "sva2": "property p_Fell_Interrupt_Not_Busy;\n@(posedge clk)     $fell(!interrupt) |-> !busy;\nendproperty\nassert_p_Fell_Interrupt_Not_Busy:assert property (p_Fell_Interrupt_Not_Busy) else $error(\"\");"
    },
    {
        "id": "804_0805",
        "sva1": "property p_not_30;\n@(posedge clk) !(!scan_enable && test_mode) |-> scan_active;\nendproperty",
        "sva2": "property p_scan_active_check;\n@(posedge clk)         !(!scan_enable && test_mode) |-> scan_active;\nendproperty\nassert_p_scan_active_check:assert property (p_scan_active_check) else $error(\"\");"
    },
    {
        "id": "805_0806",
        "sva1": "property p_not_31;\n@(posedge clk) !(!sync_reset && async_reset) |-> reset_active;\nendproperty",
        "sva2": "property p_Reset_Active;\n@(posedge clk)         !(!sync_reset && async_reset) |-> reset_active;\nendproperty\nassert_p_Reset_Active:assert property (p_Reset_Active) else $error(\"\");"
    },
    {
        "id": "806_0807",
        "sva1": "property p_not_32;\n@(posedge clk) !(!cmd_valid && cmd_ready) |-> cmd_error;\nendproperty",
        "sva2": "property p_cmd_error_check;\n@(posedge clk)         !(!cmd_valid && cmd_ready) |-> cmd_error;\nendproperty\nassert_p_cmd_error_check:assert property (p_cmd_error_check) else $error(\"\");"
    },
    {
        "id": "807_0808",
        "sva1": "property p_not_33;\n@(posedge clk) $fell(!backpressure) |-> !flow_control;\nendproperty",
        "sva2": "property p_Fell_Backpressure_FlowControl;\n@(posedge clk)     $fell(!backpressure) |-> !flow_control;\nendproperty\nassert_p_Fell_Backpressure_FlowControl:assert property (p_Fell_Backpressure_FlowControl) else $error(\"\");"
    },
    {
        "id": "808_0809",
        "sva1": "property p_not_34;\n@(posedge clk) !(!load_en && shift_en) |-> reg_update;\nendproperty",
        "sva2": "property p_Reg_Update_Condition;\n@(posedge clk)         !(!load_en && shift_en) |-> reg_update;\nendproperty\nassert_p_Reg_Update_Condition:assert property (p_Reg_Update_Condition) else $error(\"\");"
    },
    {
        "id": "809_0810",
        "sva1": "property p_not_35;\n@(posedge clk) !(!preamble_detect && !sfd_detect) |-> frame_start;\nendproperty",
        "sva2": "property p_Frame_Start;\n@(posedge clk)         !(!preamble_detect && !sfd_detect) |-> frame_start;\nendproperty\nassert_p_Frame_Start:assert property (p_Frame_Start) else $error(\"\");"
    },
    {
        "id": "810_0811",
        "sva1": "property p_not_36;\n@(posedge clk) !(!ecc_error && !parity_error) |-> data_correct;\nendproperty",
        "sva2": "property p_Data_Correct_On_Error;\n@(posedge clk)         (ecc_error || parity_error) |-> data_correct;\nendproperty\nassert_p_Data_Correct_On_Error:assert property (p_Data_Correct_On_Error) else $error(\"\");"
    },
    {
        "id": "811_0812",
        "sva1": "property p_not_37;\n@(posedge clk) $past(!fifo_almost_empty, 3) |-> !fifo_pop;\nendproperty",
        "sva2": "property p_FifoPop_After_AlmostEmpty;\n@(posedge clk)         $past(!fifo_almost_empty, 3) |-> !fifo_pop;\nendproperty\nassert_p_FifoPop_After_AlmostEmpty:assert property (p_FifoPop_After_AlmostEmpty) else $error(\"\");"
    },
    {
        "id": "812_0813",
        "sva1": "property p_not_38;\n@(posedge clk) !(!pwm_enable && pwm_start) |-> pwm_running;\nendproperty",
        "sva2": "property p_pwm_running_check;\n@(posedge clk)         !(!pwm_enable && pwm_start) |-> pwm_running;\nendproperty\nassert_p_pwm_running_check:assert property (p_pwm_running_check) else $error(\"\");"
    },
    {
        "id": "813_0814",
        "sva1": "property p_not_39;\n@(posedge clk) !(!adc_start && adc_busy) |-> adc_done;\nendproperty",
        "sva2": "property p_adc_done_check;\n@(posedge clk)     !(!adc_start && adc_busy) |-> adc_done;\nendproperty\nassert_p_adc_done_check:assert property (p_adc_done_check) else $error(\"\");"
    },
    {
        "id": "814_0815",
        "sva1": "property p_not_3;\n@(posedge clk) !valid && ready |-> !error;\nendproperty",
        "sva2": "property p_Valid_Ready_No_Error;\n@(posedge clk)         !valid && ready |-> !error;\nendproperty\nassert_p_Valid_Ready_No_Error:assert property (p_Valid_Ready_No_Error) else $error(\"\");"
    },
    {
        "id": "815_0816",
        "sva1": "property p_not_40;\n@(posedge clk) !(!dac_update && dac_ready) |-> dac_active;\nendproperty",
        "sva2": "property p_Dac_Active_Condition;\n@(posedge clk)     !(!dac_update && dac_ready) |-> dac_active;\nendproperty\nassert_p_Dac_Active_Condition:assert property (p_Dac_Active_Condition) else $error(\"\");"
    },
    {
        "id": "816_0817",
        "sva1": "property p_not_41;\n@(posedge clk) !(!pll_lock && pll_enable) |-> pll_bypass;\nendproperty",
        "sva2": "property p_pll_bypass_check;\n@(posedge clk)         !(!pll_lock && pll_enable) |-> pll_bypass;\nendproperty\nassert_p_pll_bypass_check:assert property (p_pll_bypass_check) else $error(\"\");"
    },
    {
        "id": "817_0818",
        "sva1": "property p_not_42;\n@(posedge clk) $rose(!watchdog_reset) |-> !watchdog_active;\nendproperty",
        "sva2": "property p_Watchdog_Reset_Active;\n@(posedge clk)     $rose(!watchdog_reset) |-> !watchdog_active;\nendproperty\nassert_p_Watchdog_Reset_Active:assert property (p_Watchdog_Reset_Active) else $error(\"\");"
    },
    {
        "id": "818_0819",
        "sva1": "property p_not_43;\n@(posedge clk) !(!temp_alert && !voltage_alert) |-> system_ok;\nendproperty",
        "sva2": "property p_system_ok_check;\n@(posedge clk)     !(!temp_alert && !voltage_alert) |-> system_ok;\nendproperty\nassert_p_system_ok_check:assert property (p_system_ok_check) else $error(\"\");"
    },
    {
        "id": "819_0820",
        "sva1": "property p_not_44;\n@(posedge clk) !(!encrypt_en && decrypt_en) |-> crypto_busy;\nendproperty",
        "sva2": "property p_Crypto_Busy_Check;\n@(posedge clk)         !(!encrypt_en && decrypt_en) |-> crypto_busy;\nendproperty\nassert_p_Crypto_Busy_Check:assert property (p_Crypto_Busy_Check) else $error(\"\");"
    },
    {
        "id": "820_0821",
        "sva1": "property p_not_45;\n@(posedge clk) $stable(!bist_start) |-> !bist_done;\nendproperty",
        "sva2": "property p_Stable_Bist_Start_No_Done;\n@(posedge clk)     $stable(!bist_start) |-> !bist_done;\nendproperty\nassert_p_Stable_Bist_Start_No_Done:assert property (p_Stable_Bist_Start_No_Done) else $error(\"\");"
    },
    {
        "id": "821_0822",
        "sva1": "property p_not_46;\n@(posedge clk) !(!sensor_alert && sensor_enable) |-> sensor_ready;\nendproperty",
        "sva2": "property p_sensor_ready_check;\n@(posedge clk)     !(!sensor_alert && sensor_enable) |-> sensor_ready;\nendproperty\nassert_p_sensor_ready_check:assert property (p_sensor_ready_check) else $error(\"\");"
    },
    {
        "id": "822_0823",
        "sva1": "property p_not_47;\n@(posedge clk) !(!cache_hit && cache_access) |-> cache_miss;\nendproperty",
        "sva2": "property p_cache_miss_check;\n@(posedge clk)         !(!cache_hit && cache_access) |-> cache_miss;\nendproperty\nassert_p_cache_miss_check:assert property (p_cache_miss_check) else $error(\"\");"
    },
    {
        "id": "823_0824",
        "sva1": "property p_not_48;\n@(posedge clk) !(!tcam_match && tcam_search) |-> tcam_miss;\nendproperty",
        "sva2": "property p_TcamMiss;\n@(posedge clk)         !(!tcam_match && tcam_search) |-> tcam_miss;\nendproperty\nassert_p_TcamMiss:assert property (p_TcamMiss) else $error(\"\");"
    },
    {
        "id": "824_0825",
        "sva1": "property p_not_49;\n@(posedge clk) $changed(!clock_divider) |-> !clock_stable;\nendproperty",
        "sva2": "property p_Clock_Stable_On_Change;\n@(posedge clk)     $changed(!clock_divider) |-> !clock_stable;\nendproperty\nassert_p_Clock_Stable_On_Change:assert property (p_Clock_Stable_On_Change) else $error(\"\");"
    },
    {
        "id": "825_0826",
        "sva1": "property p_not_50;\n@(posedge clk) !(!security_en && secure_mode) |-> security_error;\nendproperty",
        "sva2": "property p_security_error_check;\n@(posedge clk)         !(!security_en && secure_mode) |-> security_error;\nendproperty\nassert_p_security_error_check:assert property (p_security_error_check) else $error(\"\");"
    },
    {
        "id": "826_0827",
        "sva1": "property p_not_4;\n@(posedge clk) !(!start || stop) |-> data_ready;\nendproperty",
        "sva2": "property p_data_ready_check;\n@(posedge clk)         !(!start || stop) |-> data_ready;\nendproperty\nassert_p_data_ready_check:assert property (p_data_ready_check) else $error(\"\");"
    },
    {
        "id": "827_0828",
        "sva1": "property p_not_5;\n@(posedge clk) !(wr_en && !full) |-> !rd_en;\nendproperty",
        "sva2": "property p_NoReadWhenWriteAndNotFull;\n@(posedge clk)     !(wr_en && !full) |-> !rd_en;\nendproperty\nassert_p_NoReadWhenWriteAndNotFull:assert property (p_NoReadWhenWriteAndNotFull) else $error(\"\");"
    },
    {
        "id": "828_0829",
        "sva1": "property p_not_6;\n@(posedge clk) !(!fifo_empty && pop) |-> fifo_full;\nendproperty",
        "sva2": "property p_Fifo_Full_When_Not_Popping;\n@(posedge clk)     !(!fifo_empty && pop) |-> fifo_full;\nendproperty\nassert_p_Fifo_Full_When_Not_Popping:assert property (p_Fifo_Full_When_Not_Popping) else $error(\"\");"
    },
    {
        "id": "829_0830",
        "sva1": "property p_not_7;\n@(posedge clk) $rose(!halt) |-> !stall;\nendproperty",
        "sva2": "property p_NoStall_OnHaltRise;\n@(posedge clk)         $rose(!halt) |-> !stall;\nendproperty\nassert_p_NoStall_OnHaltRise:assert property (p_NoStall_OnHaltRise) else $error(\"\");"
    },
    {
        "id": "830_0831",
        "sva1": "property p_not_8;\n@(posedge clk) !(!ack || !req) |=> grant;\nendproperty",
        "sva2": "property p_grant_after_valid_handshake;\n@(posedge clk)     (ack && req) |=> grant;\nendproperty\nassert_p_grant_after_valid_handshake:assert property (p_grant_after_valid_handshake) else $error(\"\");"
    },
    {
        "id": "831_0832",
        "sva1": "property p_not_9;\n@(posedge clk) !timeout |-> !retry;\nendproperty",
        "sva2": "property p_NoRetryDuringTimeout;\n@(posedge clk)         !timeout |-> !retry;\nendproperty\nassert_p_NoRetryDuringTimeout:assert property (p_NoRetryDuringTimeout) else $error(\"\");"
    },
    {
        "id": "832_0833",
        "sva1": "property cond_prop_11;\n@(negedge clk)     if (async_mode) (tx_start |=> rx_ready) else (tx_start |-> ##2 rx_ready)\nendproperty",
        "sva2": "property p_tx_start_rx_ready;\n@(negedge clk)     if (async_mode) (tx_start |=> rx_ready) else (tx_start |-> ##2 rx_ready);\nendproperty\nassert_p_tx_start_rx_ready:assert property (p_tx_start_rx_ready) else $error(\"\");"
    },
    {
        "id": "833_0834",
        "sva1": "property cond_prop_13;\n@(posedge clk)     if (irq_mask) (irq |-> ##1 irq_ack) else (irq |-> ##4 irq_ack)\nendproperty",
        "sva2": "property p_irq_ack_delay;\n@(posedge clk)     if (irq_mask)          irq |-> ##1 irq_ack;     else         irq |-> ##4 irq_ack;\nendproperty\nassert_p_irq_ack_delay:assert property (p_irq_ack_delay) else $error(\"\");"
    },
    {
        "id": "834_0835",
        "sva1": "property cond_prop_14;\n@(negedge clk)     if (fifo_mode) (push |-> ##1 !full) else (push |-> ##2 !full)\nendproperty",
        "sva2": "property p_push_full_relation;\n@(negedge clk)     push == 1'b1 |->      if (fifo_mode == 1'b1)          ##1 !full     else         ##2 !full;\nendproperty\nassert_p_push_full_relation:assert property (p_push_full_relation) else $error(\"\");"
    },
    {
        "id": "835_0836",
        "sva1": "property cond_prop_20;\n@(negedge clk)     if (loopback) (txd |-> ##1 rxd) else (txd |-> ##3 rxd)\nendproperty",
        "sva2": "property p_loopback_txd_rxd;\n@(negedge clk)     txd == 1'b1 |->      if (loopback == 1'b1)          ##1 rxd == 1'b1     else         ##3 rxd == 1'b1;\nendproperty\nassert_p_loopback_txd_rxd:assert property (p_loopback_txd_rxd) else $error(\"\");"
    },
    {
        "id": "836_0837",
        "sva1": "property cond_prop_26;\n@(negedge clk)     if (watchdog_en) (feed_dog |-> ##1 !timeout) else (feed_dog |-> ##2 !timeout)\nendproperty",
        "sva2": "property p_watchdog_feed_check;\n@(negedge clk)     if (watchdog_en) (         feed_dog == 1'b1 |-> ##1 !timeout     ) else (         feed_dog == 1'b1 |-> ##2 !timeout     );\nendproperty\nassert_p_watchdog_feed_check:assert property (p_watchdog_feed_check) else $error(\"\");"
    },
    {
        "id": "837_0838",
        "sva1": "property p_or_10;\n@(posedge clk)     (fifo_full || timeout) |-> flush\nendproperty",
        "sva2": "property p_Flush_On_Full_Or_Timeout;\n@(posedge clk)         (fifo_full || timeout) |-> flush;\nendproperty\nassert_p_Flush_On_Full_Or_Timeout:assert property (p_Flush_On_Full_Or_Timeout) else $error(\"\");"
    },
    {
        "id": "838_0839",
        "sva1": "property cond_prop_29;\n@(negedge clk)     if (dac_mode) (dac_load |-> ##1 dac_ready) else (dac_load |-> ##3 dac_ready)\nendproperty",
        "sva2": "property p_dac_load_to_ready;\n@(negedge clk)     dac_load == 1'b1 |->      if (dac_mode == 1'b1)         ##1 dac_ready == 1'b1     else         ##3 dac_ready == 1'b1;\nendproperty\nassert_p_dac_load_to_ready:assert property (p_dac_load_to_ready) else $error(\"\");"
    },
    {
        "id": "839_0840",
        "sva1": "property cond_prop_2;\n@(negedge clk)     if (enable) start |=> done else start |-> ##3 done\nendproperty",
        "sva2": "property p_start_done_conditional;\n@(negedge clk)     if (enable) start |=> done else start |-> ##3 done;\nendproperty\nassert_p_start_done_conditional:assert property (p_start_done_conditional) else $error(\"\");"
    },
    {
        "id": "840_0841",
        "sva1": "property cond_prop_33;\n@(posedge clk)     if (timer_en) (timer_start |-> ##1 timer_end) else (timer_start |-> ##3 timer_end)\nendproperty",
        "sva2": "property p_Timer_Start_End;\n@(posedge clk)     if (timer_en == 1'b1) (         timer_start == 1'b1 |-> ##1 timer_end == 1'b1     ) else (         timer_start == 1'b1 |-> ##3 timer_end == 1'b1     );\nendproperty\nassert_p_Timer_Start_End:assert property (p_Timer_Start_End) else $error(\"\");"
    },
    {
        "id": "841_0842",
        "sva1": "property cond_prop_35;\n@(negedge clk)     if (dram_ref) (refresh |-> ##1 !busy) else (refresh |-> ##2 !busy)\nendproperty",
        "sva2": "property p_refresh_busy_behavior;\n@(negedge clk)     if (dram_ref) (         refresh == 1'b1 |-> ##1 !busy     ) else (         refresh == 1'b1 |-> ##2 !busy     );\nendproperty\nassert_p_refresh_busy_behavior:assert property (p_refresh_busy_behavior) else $error(\"\");"
    },
    {
        "id": "842_0843",
        "sva1": "property cond_prop_37;\n@(posedge clk)     if (ecc_en) (mem_write |-> ##1 mem_read) else (mem_write |-> ##4 mem_read)\nendproperty",
        "sva2": "property p_mem_write_read_sequence;\n@(posedge clk)     if (ecc_en == 1'b1)         mem_write == 1'b1 |-> ##1 mem_read == 1'b1;     else         mem_write == 1'b1 |-> ##4 mem_read == 1'b1;\nendproperty\nassert_p_mem_write_read_sequence:assert property (p_mem_write_read_sequence) else $error(\"\");"
    },
    {
        "id": "843_0844",
        "sva1": "property cond_prop_3;\n@(posedge clk)     if (reset) data_valid |-> ##1 $stable(data) else data_valid |-> ##2 $stable(data)\nendproperty",
        "sva2": "property p_data_valid_stable;\n@(posedge clk)     data_valid == 1'b1 |->      if (reset)          ##1 $stable(data)     else          ##2 $stable(data);\nendproperty\nassert_p_data_valid_stable:assert property (p_data_valid_stable) else $error(\"\");"
    },
    {
        "id": "844_0845",
        "sva1": "property cond_prop_39;\n@(posedge clk)     if (mmu_en) (tlb_miss |-> ##1 tlb_hit) else (tlb_miss |-> ##5 tlb_hit)\nendproperty",
        "sva2": "property p_TLB_Miss_Hit_Sequence;\n@(posedge clk)     if (mmu_en) (         tlb_miss |-> ##1 tlb_hit     ) else (         tlb_miss |-> ##5 tlb_hit     );\nendproperty\nassert_p_TLB_Miss_Hit_Sequence:assert property (p_TLB_Miss_Hit_Sequence) else $error(\"\");"
    },
    {
        "id": "845_0846",
        "sva1": "property cond_prop_40;\n@(posedge clk)     if (fpu_en) (fop_start |-> ##1 fop_done) else (fop_start |-> ##2 fop_done)\nendproperty",
        "sva2": "property p_fop_done_after_start;\n@(posedge clk)     if (fpu_en == 1'b1) (         fop_start == 1'b1 |-> ##1 fop_done == 1'b1     ) else (         fop_start == 1'b1 |-> ##2 fop_done == 1'b1     );\nendproperty\nassert_p_fop_done_after_start:assert property (p_fop_done_after_start) else $error(\"\");"
    },
    {
        "id": "846_0847",
        "sva1": "property cond_prop_42;\n@(posedge clk)     if (simd_en) (simd_in |-> ##1 simd_out) else (simd_in |-> ##4 simd_out)\nendproperty",
        "sva2": "property p_simd_output_delay;\n@(posedge clk)     (simd_in == 1'b1) |->      if (simd_en == 1'b1)          ##1 simd_out     else         ##4 simd_out;\nendproperty\nassert_p_simd_output_delay:assert property (p_simd_output_delay) else $error(\"\");"
    },
    {
        "id": "847_0848",
        "sva1": "property cond_prop_45;\n@(posedge clk)     if (pipe_flush) (flush |-> ##1 !stall) else (flush |-> ##3 !stall)\nendproperty",
        "sva2": "property p_flush_to_stall;\n@(posedge clk)     if (pipe_flush) (         flush == 1'b1 |-> ##1 !stall     ) else (         flush == 1'b1 |-> ##3 !stall     );\nendproperty\nassert_p_flush_to_stall:assert property (p_flush_to_stall) else $error(\"\");"
    },
    {
        "id": "848_0849",
        "sva1": "property cond_prop_46;\n@(posedge clk)     if (mem_bypass) (load |-> ##1 store) else (load |-> ##5 store)\nendproperty",
        "sva2": "property p_load_store_sequence;\n@(posedge clk)     if (mem_bypass == 1'b1) (         load == 1'b1 |-> ##1 store == 1'b1     ) else (         load == 1'b1 |-> ##5 store == 1'b1     );\nendproperty\nassert_p_load_store_sequence:assert property (p_load_store_sequence) else $error(\"\");"
    },
    {
        "id": "849_0850",
        "sva1": "property cond_prop_47;\n@(negedge clk)     if (atomic_en) (atomic_req |-> ##1 atomic_ack) else (atomic_req |-> ##2 atomic_ack)\nendproperty",
        "sva2": "property p_atomic_req_ack;\n@(negedge clk)     if (atomic_en == 1'b1) (         atomic_req == 1'b1 |-> ##1 atomic_ack == 1'b1     ) else (         atomic_req == 1'b1 |-> ##2 atomic_ack == 1'b1     );\nendproperty\nassert_p_atomic_req_ack:assert property (p_atomic_req_ack) else $error(\"\");"
    },
    {
        "id": "850_0851",
        "sva1": "property p_error_check_1;\n@(posedge clk) disable iff(reset) error_detected |-> ##1 error_flag;\nendproperty",
        "sva2": "property p_error_detected_to_flag;\n@(posedge clk) disable iff (reset)     error_detected == 1'b1 |-> ##1 error_flag;\nendproperty\nassert_p_error_detected_to_flag:assert property (p_error_detected_to_flag) else $error(\"\");"
    },
    {
        "id": "851_0852",
        "sva1": "property p_counter_overflow_1;\n@(posedge clk) disable iff(cnt_rst) counter == max_val |-> ##1 counter == 0;\nendproperty",
        "sva2": "property p_counter_reset;\n@(posedge clk) disable iff (cnt_rst)         counter == max_val |-> ##1 counter == 0;\nendproperty\nassert_p_counter_reset:assert property (p_counter_reset) else $error(\"\");"
    },
    {
        "id": "852_0853",
        "sva1": "property p_handshake_1;\n@(posedge clk) disable iff(!hs_en) req |=> ack ##1 !req;\nendproperty",
        "sva2": "property p_req_ack_sequence;\n@(posedge clk) disable iff (!hs_en)     req |=> ack ##1 !req;\nendproperty\nassert_p_req_ack_sequence:assert property (p_req_ack_sequence) else $error(\"\");"
    },
    {
        "id": "853_0854",
        "sva1": "property p_bus_contention_1;\n@(posedge clk) disable iff(bus_reset) !(bus_drive_a && bus_drive_b);\nendproperty",
        "sva2": "property p_No_Simultaneous_Bus_Drive;\n@(posedge clk) disable iff (bus_reset)         !(bus_drive_a && bus_drive_b);\nendproperty\nassert_p_No_Simultaneous_Bus_Drive:assert property (p_No_Simultaneous_Bus_Drive) else $error(\"\");"
    },
    {
        "id": "854_0855",
        "sva1": "property p_fsm_entry_1;\n@(posedge clk) disable iff(fsm_reset) $rose(state_enable) |-> ##1 state != PREV_STATE;\nendproperty",
        "sva2": "property p_State_Change_After_Enable;\n@(posedge clk) disable iff (fsm_reset)     $rose(state_enable) |-> ##1 state != PREV_STATE;\nendproperty\nassert_p_State_Change_After_Enable:assert property (p_State_Change_After_Enable) else $error(\"\");"
    },
    {
        "id": "855_0856",
        "sva1": "property p_clock_domain_1;\n@(posedge clk) disable iff(cdc_reset) fast_pulse |-> ##[1:2] slow_sample;\nendproperty",
        "sva2": "property p_fast_pulse_to_slow_sample;\n@(posedge clk) disable iff (cdc_reset)     fast_pulse |-> ##[1:2] slow_sample;\nendproperty\nassert_p_fast_pulse_to_slow_sample:assert property (p_fast_pulse_to_slow_sample) else $error(\"\");"
    },
    {
        "id": "856_0857",
        "sva1": "property p_power_gate_1;\n@(posedge clk) disable iff(power_reset) power_down |-> ##10 !active;\nendproperty",
        "sva2": "property p_Power_Down_Check;\n@(posedge clk) disable iff (power_reset)     power_down == 1'b1 |-> ##10 !active;\nendproperty\nassert_p_Power_Down_Check:assert property (p_Power_Down_Check) else $error(\"\");"
    },
    {
        "id": "857_0858",
        "sva1": "property p_interrupt_ack_1;\n@(posedge clk) disable iff(int_reset) int_req |-> ##[1:4] int_ack;\nendproperty",
        "sva2": "property p_int_req_ack;\n@(posedge clk) disable iff (int_reset)         int_req == 1'b1 |-> ##[1:4] int_ack == 1'b1;\nendproperty\nassert_p_int_req_ack:assert property (p_int_req_ack) else $error(\"\");"
    },
    {
        "id": "858_0859",
        "sva1": "property p_data_flow_1;\n@(posedge clk) disable iff(flow_reset) data_valid |-> ##1 data_consumed;\nendproperty",
        "sva2": "property p_data_valid_consumed;\n@(posedge clk) disable iff (flow_reset)         data_valid == 1'b1 |-> ##1 data_consumed == 1'b1;\nendproperty\nassert_p_data_valid_consumed:assert property (p_data_valid_consumed) else $error(\"\");"
    },
    {
        "id": "859_0860",
        "sva1": "property p_timeout_check_1;\n@(posedge clk) disable iff(timeout_rst) start_timer |-> ##[100:200] timeout;\nendproperty",
        "sva2": "property p_Timeout_After_Start;\n@(posedge clk) disable iff (timeout_rst)         start_timer == 1'b1 |-> ##[100:200] timeout == 1'b1;\nendproperty\nassert_p_Timeout_After_Start:assert property (p_Timeout_After_Start) else $error(\"\");"
    },
    {
        "id": "860_0861",
        "sva1": "property p_reset_check_1;\n@(posedge clk) disable iff(reset) !reset |-> $stable(data_bus);\nendproperty",
        "sva2": "property p_stable_data_bus_after_reset;\n@(posedge clk) disable iff (reset)         !reset |-> $stable(data_bus);\nendproperty\nassert_p_stable_data_bus_after_reset:assert property (p_stable_data_bus_after_reset) else $error(\"\");"
    },
    {
        "id": "861_0862",
        "sva1": "property p_parity_check_1;\n@(posedge clk) disable iff(parity_rst) data_transfer |-> ^data_bus == parity_bit;\nendproperty",
        "sva2": "property p_data_transfer_parity_check;\n@(posedge clk) disable iff (parity_rst)     data_transfer |-> ^data_bus == parity_bit;\nendproperty\nassert_p_data_transfer_parity_check:assert property (p_data_transfer_parity_check) else $error(\"\");"
    },
    {
        "id": "862_0863",
        "sva1": "property p_sequence_detection_1;\n@(posedge clk) disable iff(seq_rst) pattern_match |-> ##3 sequence_found;\nendproperty",
        "sva2": "property p_pattern_match_to_sequence_found;\n@(posedge clk) disable iff (seq_rst)         pattern_match == 1'b1 |-> ##3 sequence_found == 1'b1;\nendproperty\nassert_p_pattern_match_to_sequence_found:assert property (p_pattern_match_to_sequence_found) else $error(\"\");"
    },
    {
        "id": "863_0864",
        "sva1": "property p_buffer_full_1;\n@(posedge clk) disable iff(buf_reset) buffer_count == buffer_size |-> !buffer_write;\nendproperty",
        "sva2": "property p_Buffer_Write_When_Full;\n@(posedge clk) disable iff (buf_reset)         (buffer_count == buffer_size) |-> !buffer_write;\nendproperty\nassert_p_Buffer_Write_When_Full:assert property (p_Buffer_Write_When_Full) else $error(\"\");"
    },
    {
        "id": "864_0865",
        "sva1": "property p_clock_ratio_1;\n@(posedge clk) disable iff(ratio_rst) fast_clk_en |-> ##2 slow_clk_sync;\nendproperty",
        "sva2": "property p_fast_clk_en_to_slow_clk_sync;\n@(posedge clk) disable iff (ratio_rst)         fast_clk_en == 1'b1 |-> ##2 slow_clk_sync;\nendproperty\nassert_p_fast_clk_en_to_slow_clk_sync:assert property (p_fast_clk_en_to_slow_clk_sync) else $error(\"\");"
    },
    {
        "id": "865_0866",
        "sva1": "property p_register_write_1;\n@(posedge clk) disable iff(reg_reset) wr_en |-> ##1 reg_data == wr_data;\nendproperty",
        "sva2": "property p_wr_data_check;\n@(posedge clk) disable iff (reg_reset)         wr_en == 1'b1 |-> ##1 reg_data == wr_data;\nendproperty\nassert_p_wr_data_check:assert property (p_wr_data_check) else $error(\"\");"
    },
    {
        "id": "866_0867",
        "sva1": "property p_burst_transfer_1;\n@(posedge clk) disable iff(burst_rst) burst_start |-> ##4 burst_end;\nendproperty",
        "sva2": "property p_burst_sequence;\n@(posedge clk) disable iff (burst_rst)         burst_start == 1'b1 |-> ##4 burst_end == 1'b1;\nendproperty\nassert_p_burst_sequence:assert property (p_burst_sequence) else $error(\"\");"
    },
    {
        "id": "867_0868",
        "sva1": "property p_voltage_check_1;\n@(posedge clk) disable iff(vmon_rst) voltage_low |-> ##1 power_save_mode;\nendproperty",
        "sva2": "property p_Voltage_Low_Power_Save;\n@(posedge clk) disable iff (vmon_rst)         voltage_low == 1'b1 |-> ##1 power_save_mode == 1'b1;\nendproperty\nassert_p_Voltage_Low_Power_Save:assert property (p_Voltage_Low_Power_Save) else $error(\"\");"
    },
    {
        "id": "868_0869",
        "sva1": "property p_temperature_mon_1;\n@(posedge clk) disable iff(temp_rst) temp_high |-> ##[1:5] throttle_en;\nendproperty",
        "sva2": "property p_temp_high_to_throttle_en;\n@(posedge clk) disable iff (temp_rst)     temp_high == 1'b1 |-> ##[1:5] throttle_en == 1'b1;\nendproperty\nassert_p_temp_high_to_throttle_en:assert property (p_temp_high_to_throttle_en) else $error(\"\");"
    },
    {
        "id": "869_0870",
        "sva1": "property p_debug_halt_1;\n@(posedge clk) disable iff(debug_rst) debug_req |-> ##1 cpu_halt;\nendproperty",
        "sva2": "property p_debug_req_halt;\n@(posedge clk) disable iff (debug_rst)         debug_req == 1'b1 |-> ##1 cpu_halt == 1'b1;\nendproperty\nassert_p_debug_req_halt:assert property (p_debug_req_halt) else $error(\"\");"
    },
    {
        "id": "870_0871",
        "sva1": "property p_dma_transfer_1;\n@(posedge clk) disable iff(dma_rst) dma_start |-> ##[10:20] dma_done;\nendproperty",
        "sva2": "property p_dma_start_to_done;\n@(posedge clk) disable iff (dma_rst)         dma_start == 1'b1 |-> ##[10:20] dma_done;\nendproperty\nassert_p_dma_start_to_done:assert property (p_dma_start_to_done) else $error(\"\");"
    },
    {
        "id": "871_0872",
        "sva1": "property p_enable_guard_1;\n@(posedge clk) disable iff(!enable) enable |-> ##1 valid;\nendproperty",
        "sva2": "property p_enable_to_valid;\n@(posedge clk) disable iff (!enable)         enable == 1'b1 |-> ##1 valid;\nendproperty\nassert_p_enable_to_valid:assert property (p_enable_to_valid) else $error(\"\");"
    },
    {
        "id": "872_0873",
        "sva1": "property p_cache_invalid_1;\n@(posedge clk) disable iff(cache_rst) invalidate |-> ##1 !cache_valid;\nendproperty",
        "sva2": "property p_invalidate_to_cache_valid;\n@(posedge clk) disable iff (cache_rst)     invalidate == 1'b1 |-> ##1 !cache_valid;\nendproperty\nassert_p_invalidate_to_cache_valid:assert property (p_invalidate_to_cache_valid) else $error(\"\");"
    },
    {
        "id": "873_0874",
        "sva1": "property p_pipeline_flush_1;\n@(posedge clk) disable iff(pipe_rst) flush |-> ##3 !pipeline_active;\nendproperty",
        "sva2": "property p_Flush_Deactivates_Pipeline;\n@(posedge clk) disable iff (pipe_rst)     flush == 1'b1 |-> ##3 !pipeline_active;\nendproperty\nassert_p_Flush_Deactivates_Pipeline:assert property (p_Flush_Deactivates_Pipeline) else $error(\"\");"
    },
    {
        "id": "874_0875",
        "sva1": "property p_bus_arbitration_1;\n@(posedge clk) disable iff(arb_rst) bus_request |-> ##[1:3] bus_grant;\nendproperty",
        "sva2": "property p_bus_grant_after_request;\n@(posedge clk) disable iff (arb_rst)     bus_request == 1'b1 |-> ##[1:3] bus_grant == 1'b1;\nendproperty\nassert_p_bus_grant_after_request:assert property (p_bus_grant_after_request) else $error(\"\");"
    },
    {
        "id": "875_0876",
        "sva1": "property p_clock_gating_1;\n@(posedge clk) disable iff(gate_rst) !clock_enable |-> ##1 !gated_clock;\nendproperty",
        "sva2": "property p_gated_clock_disable;\n@(posedge clk) disable iff (gate_rst)     !clock_enable |-> ##1 !gated_clock;\nendproperty\nassert_p_gated_clock_disable:assert property (p_gated_clock_disable) else $error(\"\");"
    },
    {
        "id": "876_0877",
        "sva1": "property p_watchdog_timer_1;\n@(posedge clk) disable iff(wdog_rst) !watchdog_feed |-> ##1000 watchdog_reset;\nendproperty",
        "sva2": "property p_watchdog_reset;\n@(posedge clk) disable iff (wdog_rst)     !watchdog_feed |-> ##1000 watchdog_reset;\nendproperty\nassert_p_watchdog_reset:assert property (p_watchdog_reset) else $error(\"\");"
    },
    {
        "id": "877_0878",
        "sva1": "property p_power_on_reset_1;\n@(posedge clk) disable iff(por_rst) power_good |-> ##10 !reset_state;\nendproperty",
        "sva2": "property p_Power_Good_Reset_State;\n@(posedge clk) disable iff (por_rst)         power_good == 1'b1 |-> ##10 !reset_state;\nendproperty\nassert_p_Power_Good_Reset_State:assert property (p_Power_Good_Reset_State) else $error(\"\");"
    },
    {
        "id": "878_0879",
        "sva1": "property p_analog_compare_1;\n@(posedge clk) disable iff(acmp_rst) analog_high |-> ##1 digital_out;\nendproperty",
        "sva2": "property p_analog_high_to_digital_out;\n@(posedge clk) disable iff (acmp_rst)     analog_high == 1'b1 |-> ##1 digital_out == 1'b1;\nendproperty\nassert_p_analog_high_to_digital_out:assert property (p_analog_high_to_digital_out) else $error(\"\");"
    },
    {
        "id": "879_0880",
        "sva1": "property p_pll_lock_1;\n@(posedge clk) disable iff(pll_rst) pll_enable |-> ##100 pll_locked;\nendproperty",
        "sva2": "property p_pll_locked_after_enable;\n@(posedge clk) disable iff (pll_rst)     pll_enable == 1'b1 |-> ##100 pll_locked == 1'b1;\nendproperty\nassert_p_pll_locked_after_enable:assert property (p_pll_locked_after_enable) else $error(\"\");"
    },
    {
        "id": "880_0881",
        "sva1": "property p_crc_check_1;\n@(posedge clk) disable iff(crc_rst) packet_end |-> crc_match;\nendproperty",
        "sva2": "property p_crc_match_after_packet_end;\n@(posedge clk) disable iff (crc_rst)         packet_end == 1'b1 |-> crc_match == 1'b1;\nendproperty\nassert_p_crc_match_after_packet_end:assert property (p_crc_match_after_packet_end) else $error(\"\");"
    },
    {
        "id": "881_0882",
        "sva1": "property p_serial_sync_1;\n@(posedge clk) disable iff(ser_rst) sync_pattern |-> ##1 data_valid;\nendproperty",
        "sva2": "property p_Sync_Pattern_Data_Valid;\n@(posedge clk) disable iff (ser_rst)     sync_pattern |-> ##1 data_valid;\nendproperty\nassert_p_Sync_Pattern_Data_Valid:assert property (p_Sync_Pattern_Data_Valid) else $error(\"\");"
    },
    {
        "id": "882_0883",
        "sva1": "property p_data_integrity_1;\n@(posedge clk) disable iff(reset) req |=> ack ##[1:3] done;\nendproperty",
        "sva2": "property req_ack_done_sequence;\n@(posedge clk)     disable iff (reset)     req == 1'b1 |=> ack ##[1:3] done;\nendproperty\nassert_req_ack_done_sequence:assert property (req_ack_done_sequence) else $error(\"\");"
    },
    {
        "id": "883_0884",
        "sva1": "property p_bus_timeout_1;\n@(posedge clk) disable iff(bus_rst) bus_request && !bus_ack |-> ##32 bus_error;\nendproperty",
        "sva2": "property p_bus_error_after_request;\n@(posedge clk) disable iff (bus_rst)         (bus_request && !bus_ack) |-> ##32 bus_error;\nendproperty\nassert_p_bus_error_after_request:assert property (p_bus_error_after_request) else $error(\"\");"
    },
    {
        "id": "884_0885",
        "sva1": "property p_voltage_glitch_1;\n@(posedge clk) disable iff(glitch_rst) voltage_drop |-> ##1 brownout_reset;\nendproperty",
        "sva2": "property p_voltage_drop_to_brownout_reset;\n@(posedge clk) disable iff (glitch_rst)         voltage_drop == 1'b1 |-> ##1 brownout_reset == 1'b1;\nendproperty\nassert_p_voltage_drop_to_brownout_reset:assert property (p_voltage_drop_to_brownout_reset) else $error(\"\");"
    },
    {
        "id": "885_0886",
        "sva1": "property p_clock_switch_1;\n@(posedge clk) disable iff(clk_rst) switch_clocks |-> ##5 new_clock_stable;\nendproperty",
        "sva2": "property p_switch_clocks_stable;\n@(posedge clk) disable iff (clk_rst)     switch_clocks == 1'b1 |-> ##5 new_clock_stable == 1'b1;\nendproperty\nassert_p_switch_clocks_stable:assert property (p_switch_clocks_stable) else $error(\"\");"
    },
    {
        "id": "886_0887",
        "sva1": "property p_memory_init_1;\n@(posedge clk) disable iff(mem_rst) init_start |-> ##100 init_done;\nendproperty",
        "sva2": "property p_init_done_after_start;\n@(posedge clk) disable iff (mem_rst)         init_start == 1'b1 |-> ##100 init_done == 1'b1;\nendproperty\nassert_p_init_done_after_start:assert property (p_init_done_after_start) else $error(\"\");"
    },
    {
        "id": "887_0888",
        "sva1": "property p_sensor_read_1;\n@(posedge clk) disable iff(sens_rst) sensor_start |-> ##[5:10] sensor_ready;\nendproperty",
        "sva2": "property p_sensor_start_to_ready;\n@(posedge clk) disable iff (sens_rst)         sensor_start == 1'b1 |-> ##[5:10] sensor_ready;\nendproperty\nassert_p_sensor_start_to_ready:assert property (p_sensor_start_to_ready) else $error(\"\");"
    },
    {
        "id": "888_0889",
        "sva1": "property p_frequency_mon_1;\n@(posedge clk) disable iff(fmon_rst) freq_out_of_range |-> ##1 clock_switch;\nendproperty",
        "sva2": "property p_Freq_Out_Of_Range;\n@(posedge clk) disable iff (fmon_rst)     freq_out_of_range == 1'b1 |-> ##1 clock_switch == 1'b1;\nendproperty\nassert_p_Freq_Out_Of_Range:assert property (p_Freq_Out_Of_Range) else $error(\"\");"
    },
    {
        "id": "889_0890",
        "sva1": "property p_security_check_1;\n@(posedge clk) disable iff(sec_rst) auth_fail |-> ##1 security_lock;\nendproperty",
        "sva2": "property p_auth_fail_security_lock;\n@(posedge clk) disable iff (sec_rst)     auth_fail == 1'b1 |-> ##1 security_lock == 1'b1;\nendproperty\nassert_p_auth_fail_security_lock:assert property (p_auth_fail_security_lock) else $error(\"\");"
    },
    {
        "id": "890_0891",
        "sva1": "property p_battery_mon_1;\n@(posedge clk) disable iff(batt_rst) battery_low |-> ##1 power_warning;\nendproperty",
        "sva2": "property p_battery_low_power_warning;\n@(posedge clk) disable iff (batt_rst)     battery_low == 1'b1 |-> ##1 power_warning == 1'b1;\nendproperty\nassert_p_battery_low_power_warning:assert property (p_battery_low_power_warning) else $error(\"\");"
    },
    {
        "id": "891_0892",
        "sva1": "property p_sleep_mode_1;\n@(posedge clk) disable iff(sleep_rst) sleep_req |-> ##10 sleep_ack;\nendproperty",
        "sva2": "property p_sleep_req_ack;\n@(posedge clk) disable iff (sleep_rst)     sleep_req == 1'b1 |-> ##10 sleep_ack == 1'b1;\nendproperty\nassert_p_sleep_req_ack:assert property (p_sleep_req_ack) else $error(\"\");"
    },
    {
        "id": "892_0893",
        "sva1": "property p_data_encrypt_1;\n@(posedge clk) disable iff(enc_rst) data_in |-> ##2 data_out != data_in;\nendproperty",
        "sva2": "property p_data_out_after_data_in;\n@(posedge clk) disable iff (enc_rst)         data_in == 1'b1 |-> ##2 data_out != data_in;\nendproperty\nassert_p_data_out_after_data_in:assert property (p_data_out_after_data_in) else $error(\"\");"
    },
    {
        "id": "893_0894",
        "sva1": "property p_fifo_check_1;\n@(posedge clk) disable iff(fifo_reset) !fifo_empty |-> ##1 fifo_rd_en;\nendproperty",
        "sva2": "property p_Fifo_Read_Enable;\n@(posedge clk) disable iff (fifo_reset)         !fifo_empty |-> ##1 fifo_rd_en;\nendproperty\nassert_p_Fifo_Read_Enable:assert property (p_Fifo_Read_Enable) else $error(\"\");"
    },
    {
        "id": "894_0895",
        "sva1": "property p_signal_integrity_1;\n@(posedge clk) disable iff(sig_rst) $fell(valid_signal) |-> ##1 !data_ready;\nendproperty",
        "sva2": "property p_Fell_Valid_Signal;\n@(posedge clk) disable iff (sig_rst)     $fell(valid_signal) |-> ##1 !data_ready;\nendproperty\nassert_p_Fell_Valid_Signal:assert property (p_Fell_Valid_Signal) else $error(\"\");"
    },
    {
        "id": "895_0896",
        "sva1": "property p_state_transition_1;\n@(posedge clk) disable iff(sys_reset) state == IDLE |-> ##1 (state == WORK || state == WAIT);\nendproperty",
        "sva2": "property p_State_Transition_From_IDLE;\n@(posedge clk) disable iff (sys_reset)         state == IDLE |-> ##1 (state == WORK || state == WAIT);\nendproperty\nassert_p_State_Transition_From_IDLE:assert property (p_State_Transition_From_IDLE) else $error(\"\");"
    },
    {
        "id": "896_0897",
        "sva1": "property p_arbiter_priority_1;\n@(posedge clk) disable iff(!arb_en) req[0] && !req[1] |-> ##1 grant[0];\nendproperty",
        "sva2": "property p_Req0_Grant0;\n@(posedge clk) disable iff (!arb_en)         req[0] && !req[1] |-> ##1 grant[0];\nendproperty\nassert_p_Req0_Grant0:assert property (p_Req0_Grant0) else $error(\"\");"
    },
    {
        "id": "897_0898",
        "sva1": "property p_pipeline_stall_1;\n@(posedge clk) disable iff(pipeline_flush) stall |-> $stable(pipeline_reg);\nendproperty",
        "sva2": "property p_Stall_Stable_Pipeline_Reg;\n@(posedge clk) disable iff (pipeline_flush)     stall |-> $stable(pipeline_reg);\nendproperty\nassert_p_Stall_Stable_Pipeline_Reg:assert property (p_Stall_Stable_Pipeline_Reg) else $error(\"\");"
    },
    {
        "id": "898_0899",
        "sva1": "property p_mem_access_1;\n@(posedge clk) disable iff(mem_reset) mem_req |-> ##[1:8] mem_ack;\nendproperty",
        "sva2": "property p_mem_ack_after_req;\n@(posedge clk) disable iff (mem_reset)     mem_req == 1'b1 |-> ##[1:8] mem_ack;\nendproperty\nassert_p_mem_ack_after_req:assert property (p_mem_ack_after_req) else $error(\"\");"
    },
    {
        "id": "899_0900",
        "sva1": "property p_packet_sync_1;\n@(posedge clk) disable iff(!sync_en) packet_start |-> ##3 packet_end;\nendproperty",
        "sva2": "property p_packet_start_to_end;\n@(posedge clk) disable iff (!sync_en)     packet_start == 1'b1 |-> ##3 packet_end == 1'b1;\nendproperty\nassert_p_packet_start_to_end:assert property (p_packet_start_to_end) else $error(\"\");"
    },
    {
        "id": "900_0901",
        "sva1": "property p_status_update_after_cfg;\n@(posedge clk)     cfg_done |-> ##3 status_update;\nendproperty",
        "sva2": "property p_status_update_after_cfg_done;\n@(posedge clk)     cfg_done == 1'b1 |-> ##3 status_update == 1'b1;\nendproperty\nassert_p_status_update_after_cfg_done:assert property (p_status_update_after_cfg_done) else $error(\"\");"
    },
    {
        "id": "901_0902",
        "sva1": "property p_tx_complete_after_eot;\n@(posedge clk)     eot |-> ##4 tx_complete;\nendproperty",
        "sva2": "property p_eot_to_tx_complete;\n@(posedge clk)         eot == 1'b1 |-> ##4 tx_complete == 1'b1;\nendproperty\nassert_p_eot_to_tx_complete:assert property (p_eot_to_tx_complete) else $error(\"\");"
    },
    {
        "id": "902_0903",
        "sva1": "property p_wait_after_busy;\n@(posedge clk)     busy |-> ##2 wait_state;\nendproperty",
        "sva2": "property p_busy_to_wait_state;\n@(posedge clk)         busy == 1'b1 |-> ##2 wait_state == 1'b1;\nendproperty\nassert_p_busy_to_wait_state:assert property (p_busy_to_wait_state) else $error(\"\");"
    },
    {
        "id": "903_0904",
        "sva1": "property p_crc_valid_after_eop;\n@(posedge clk)     eop |-> ##1 crc_valid;\nendproperty",
        "sva2": "property p_eop_to_crc_valid;\n@(posedge clk)         eop == 1'b1 |-> ##1 crc_valid == 1'b1;\nendproperty\nassert_p_eop_to_crc_valid:assert property (p_eop_to_crc_valid) else $error(\"\");"
    },
    {
        "id": "904_0905",
        "sva1": "property p_lock_acquired_after_req;\n@(posedge clk)     lock_req |-> ##3 lock_ack;\nendproperty",
        "sva2": "property p_lock_ack_after_req;\n@(posedge clk)         lock_req == 1'b1 |-> ##3 lock_ack == 1'b1;\nendproperty\nassert_p_lock_ack_after_req:assert property (p_lock_ack_after_req) else $error(\"\");"
    },
    {
        "id": "905_0906",
        "sva1": "property p_mem_ready_after_init;\n@(posedge clk)     mem_init |-> ##8 mem_ready;\nendproperty",
        "sva2": "property p_mem_init_to_ready;\n@(posedge clk)         mem_init == 1'b1 |-> ##8 mem_ready == 1'b1;\nendproperty\nassert_p_mem_init_to_ready:assert property (p_mem_init_to_ready) else $error(\"\");"
    },
    {
        "id": "906_0907",
        "sva1": "property p_pipeline_full_after_start;\n@(posedge clk)     pipeline_start |-> ##6 pipeline_full;\nendproperty",
        "sva2": "property p_pipeline_full_after_start;\n@(posedge clk)         pipeline_start == 1'b1 |-> ##6 pipeline_full == 1'b1;\nendproperty\nassert_p_pipeline_full_after_start:assert property (p_pipeline_full_after_start) else $error(\"\");"
    },
    {
        "id": "907_0908",
        "sva1": "property p_quiesce_after_stop;\n@(posedge clk)     stop |-> ##2 quiesce;\nendproperty",
        "sva2": "property p_stop_to_quiesce;\n@(posedge clk)         stop == 1'b1 |-> ##2 quiesce == 1'b1;\nendproperty\nassert_p_stop_to_quiesce:assert property (p_stop_to_quiesce) else $error(\"\");"
    },
    {
        "id": "908_0909",
        "sva1": "property p_retry_after_nack;\n@(posedge clk)     nack |-> ##1 retry;\nendproperty",
        "sva2": "property p_Nack_Retry;\n@(posedge clk)         nack == 1'b1 |-> ##1 retry == 1'b1;\nendproperty\nassert_p_Nack_Retry:assert property (p_Nack_Retry) else $error(\"\");"
    },
    {
        "id": "909_0910",
        "sva1": "property p_sync_done_after_sync_req;\n@(posedge clk)     sync_req |-> ##7 sync_done;\nendproperty",
        "sva2": "property p_sync_req_to_done;\n@(posedge clk)         sync_req == 1'b1 |-> ##7 sync_done == 1'b1;\nendproperty\nassert_p_sync_req_to_done:assert property (p_sync_req_to_done) else $error(\"\");"
    },
    {
        "id": "910_0911",
        "sva1": "property p_ack_after_req;\n@(posedge clk)     req |-> ##2 ack;\nendproperty",
        "sva2": "property p_req_ack;\n@(posedge clk)         req == 1'b1 |-> ##2 ack == 1'b1;\nendproperty\nassert_p_req_ack:assert property (p_req_ack) else $error(\"\");"
    },
    {
        "id": "911_0912",
        "sva1": "property p_timeout_after_no_ack;\n@(posedge clk)     no_ack |-> ##20 timeout;\nendproperty",
        "sva2": "property p_No_Ack_Timeout;\n@(posedge clk)         no_ack == 1'b1 |-> ##20 timeout == 1'b1;\nendproperty\nassert_p_No_Ack_Timeout:assert property (p_No_Ack_Timeout) else $error(\"\");"
    },
    {
        "id": "912_0913",
        "sva1": "property p_update_after_sample;\n@(posedge clk)     sample_done |-> ##2 update_reg;\nendproperty",
        "sva2": "property p_sample_done_to_update;\n@(posedge clk)     sample_done == 1'b1 |-> ##2 update_reg;\nendproperty\nassert_p_sample_done_to_update:assert property (p_sample_done_to_update) else $error(\"\");"
    },
    {
        "id": "913_0914",
        "sva1": "property p_valid_after_align;\n@(posedge clk)     align_done |-> ##1 data_valid;\nendproperty",
        "sva2": "property p_align_done_data_valid;\n@(posedge clk)         align_done == 1'b1 |-> ##1 data_valid == 1'b1;\nendproperty\nassert_p_align_done_data_valid:assert property (p_align_done_data_valid) else $error(\"\");"
    },
    {
        "id": "914_0915",
        "sva1": "property p_wakeup_after_pwr_on;\n@(posedge clk)     pwr_on |-> ##15 wakeup;\nendproperty",
        "sva2": "property p_wakeup_after_pwr_on;\n@(posedge clk)     pwr_on == 1'b1 |-> ##15 wakeup == 1'b1;\nendproperty\nassert_p_wakeup_after_pwr_on:assert property (p_wakeup_after_pwr_on) else $error(\"\");"
    },
    {
        "id": "915_0916",
        "sva1": "property p_xfer_done_after_last_beat;\n@(posedge clk)     last_beat |-> ##1 xfer_done;\nendproperty",
        "sva2": "property p_last_beat_xfer_done;\n@(posedge clk)         last_beat == 1'b1 |-> ##1 xfer_done == 1'b1;\nendproperty\nassert_p_last_beat_xfer_done:assert property (p_last_beat_xfer_done) else $error(\"\");"
    },
    {
        "id": "916_0917",
        "sva1": "property p_yield_after_high_prio;\n@(posedge clk)     high_prio_req |-> ##1 yield;\nendproperty",
        "sva2": "property p_high_prio_req_yield;\n@(posedge clk)     high_prio_req == 1'b1 |-> ##1 yield == 1'b1;\nendproperty\nassert_p_high_prio_req_yield:assert property (p_high_prio_req_yield) else $error(\"\");"
    },
    {
        "id": "917_0918",
        "sva1": "property p_zero_count_after_clear;\n@(posedge clk)     cnt_clear |-> ##1 (count == 0);\nendproperty",
        "sva2": "property p_Cnt_Clear_Zero;\n@(posedge clk)         cnt_clear == 1'b1 |-> ##1 (count == 0);\nendproperty\nassert_p_Cnt_Clear_Zero:assert property (p_Cnt_Clear_Zero) else $error(\"\");"
    },
    {
        "id": "918_0919",
        "sva1": "property p_addr_match_after_decode;\n@(posedge clk)     decode_done |-> ##2 addr_match;\nendproperty",
        "sva2": "property p_Decode_Done_Addr_Match;\n@(posedge clk)         decode_done == 1'b1 |-> ##2 addr_match == 1'b1;\nendproperty\nassert_p_Decode_Done_Addr_Match:assert property (p_Decode_Done_Addr_Match) else $error(\"\");"
    },
    {
        "id": "919_0920",
        "sva1": "property p_burst_done_after_last;\n@(posedge clk)     last_in_burst |-> ##1 burst_done;\nendproperty",
        "sva2": "property p_last_in_burst_to_burst_done;\n@(posedge clk)         last_in_burst == 1'b1 |-> ##1 burst_done == 1'b1;\nendproperty\nassert_p_last_in_burst_to_burst_done:assert property (p_last_in_burst_to_burst_done) else $error(\"\");"
    },
    {
        "id": "920_0921",
        "sva1": "property p_cmd_accept_after_valid;\n@(posedge clk)     cmd_valid |-> ##1 cmd_accept;\nendproperty",
        "sva2": "property p_cmd_valid_accept;\n@(posedge clk)         cmd_valid == 1'b1 |-> ##1 cmd_accept == 1'b1;\nendproperty\nassert_p_cmd_valid_accept:assert property (p_cmd_valid_accept) else $error(\"\");"
    },
    {
        "id": "921_0922",
        "sva1": "property p_busy_fall_after_en_rise;\n@(posedge clk)     $rose(en) |-> ##1 !busy;\nendproperty",
        "sva2": "property p_Rose_En_Not_Busy;\n@(posedge clk)         $rose(en) |-> ##1 !busy;\nendproperty\nassert_p_Rose_En_Not_Busy:assert property (p_Rose_En_Not_Busy) else $error(\"\");"
    },
    {
        "id": "922_0923",
        "sva1": "property p_div_lock_after_init;\n@(posedge clk)     div_init |-> ##50 div_lock;\nendproperty",
        "sva2": "property p_div_lock_after_init;\n@(posedge clk)         div_init == 1'b1 |-> ##50 div_lock == 1'b1;\nendproperty\nassert_p_div_lock_after_init:assert property (p_div_lock_after_init) else $error(\"\");"
    },
    {
        "id": "923_0924",
        "sva1": "property p_ecc_error_after_invalid;\n@(posedge clk)     invalid_access |-> ##3 ecc_error;\nendproperty",
        "sva2": "property p_Invalid_Access_Ecc_Error;\n@(posedge clk)         invalid_access == 1'b1 |-> ##3 ecc_error == 1'b1;\nendproperty\nassert_p_Invalid_Access_Ecc_Error:assert property (p_Invalid_Access_Ecc_Error) else $error(\"\");"
    },
    {
        "id": "924_0925",
        "sva1": "property p_fsm_idle_after_done;\n@(posedge clk)     fsm_done |-> ##1 fsm_idle;\nendproperty",
        "sva2": "property p_Fsm_Done_Idle;\n@(posedge clk)         fsm_done == 1'b1 |-> ##1 fsm_idle == 1'b1;\nendproperty\nassert_p_Fsm_Done_Idle:assert property (p_Fsm_Done_Idle) else $error(\"\");"
    },
    {
        "id": "925_0926",
        "sva1": "property p_gclk_stable_after_en;\n@(posedge clk)     gclk_en |-> ##5 gclk_stable;\nendproperty",
        "sva2": "property p_gclk_stable_after_enable;\n@(posedge clk)     gclk_en == 1'b1 |-> ##5 gclk_stable;\nendproperty\nassert_p_gclk_stable_after_enable:assert property (p_gclk_stable_after_enable) else $error(\"\");"
    },
    {
        "id": "926_0927",
        "sva1": "property p_halt_after_error;\n@(posedge clk)     fatal_error |-> ##1 halt;\nendproperty",
        "sva2": "property p_Fatal_Error_Halt;\n@(posedge clk)     fatal_error == 1'b1 |-> ##1 halt == 1'b1;\nendproperty\nassert_p_Fatal_Error_Halt:assert property (p_Fatal_Error_Halt) else $error(\"\");"
    },
    {
        "id": "927_0928",
        "sva1": "property p_init_done_after_power_good;\n@(posedge clk)     power_good |-> ##100 init_done;\nendproperty",
        "sva2": "property p_Power_Good_Init_Done;\n@(posedge clk)     power_good == 1'b1 |-> ##100 init_done == 1'b1;\nendproperty\nassert_p_Power_Good_Init_Done:assert property (p_Power_Good_Init_Done) else $error(\"\");"
    },
    {
        "id": "928_0929",
        "sva1": "property p_jtag_reset_after_tms_high;\n@(posedge clk)     tms_high |-> ##5 jtag_reset;\nendproperty",
        "sva2": "property p_Tms_High_To_Jtag_Reset;\n@(posedge clk)     tms_high == 1'b1 |-> ##5 jtag_reset == 1'b1;\nendproperty\nassert_p_Tms_High_To_Jtag_Reset:assert property (p_Tms_High_To_Jtag_Reset) else $error(\"\");"
    },
    {
        "id": "929_0930",
        "sva1": "property p_kickstart_after_enable;\n@(posedge clk)     enable |-> ##2 kickstart;\nendproperty",
        "sva2": "property p_enable_kickstart;\n@(posedge clk)         enable |-> ##2 kickstart;\nendproperty\nassert_p_enable_kickstart:assert property (p_enable_kickstart) else $error(\"\");"
    },
    {
        "id": "930_0931",
        "sva1": "property p_low_power_after_idle;\n@(posedge clk)     idle_timeout |-> ##3 low_power;\nendproperty",
        "sva2": "property p_Idle_Timeout_Low_Power;\n@(posedge clk)         idle_timeout == 1'b1 |-> ##3 low_power == 1'b1;\nendproperty\nassert_p_Idle_Timeout_Low_Power:assert property (p_Idle_Timeout_Low_Power) else $error(\"\");"
    },
    {
        "id": "931_0932",
        "sva1": "property p_master_sync_after_slave;\n@(posedge clk)     slave_sync |-> ##1 master_sync;\nendproperty",
        "sva2": "property p_slave_to_master_sync;\n@(posedge clk)         slave_sync == 1'b1 |-> ##1 master_sync == 1'b1;\nendproperty\nassert_p_slave_to_master_sync:assert property (p_slave_to_master_sync) else $error(\"\");"
    },
    {
        "id": "932_0933",
        "sva1": "property p_data_valid_after_start;\n@(posedge clk)     start |-> ##3 data_valid;\nendproperty",
        "sva2": "property p_Start_To_DataValid;\n@(posedge clk)         start == 1'b1 |-> ##3 data_valid;\nendproperty\nassert_p_Start_To_DataValid:assert property (p_Start_To_DataValid) else $error(\"\");"
    },
    {
        "id": "933_0934",
        "sva1": "property p_new_config_after_update;\n@(posedge clk)     update_cfg |-> ##4 new_cfg_valid;\nendproperty",
        "sva2": "property p_update_cfg_to_valid;\n@(posedge clk)         update_cfg == 1'b1 |-> ##4 new_cfg_valid == 1'b1;\nendproperty\nassert_p_update_cfg_to_valid:assert property (p_update_cfg_to_valid) else $error(\"\");"
    },
    {
        "id": "934_0935",
        "sva1": "property p_overflow_after_max;\n@(posedge clk)     cnt_max |-> ##1 overflow;\nendproperty",
        "sva2": "property p_cnt_max_overflow;\n@(posedge clk)         cnt_max == 1'b1 |-> ##1 overflow == 1'b1;\nendproperty\nassert_p_cnt_max_overflow:assert property (p_cnt_max_overflow) else $error(\"\");"
    },
    {
        "id": "935_0936",
        "sva1": "property p_phase_locked_after_ref;\n@(posedge clk)     ref_clk |-> ##100 phase_locked;\nendproperty",
        "sva2": "property p_Phase_Locked_After_Ref_Clk;\n@(posedge clk)     ref_clk == 1'b1 |-> ##100 phase_locked == 1'b1;\nendproperty\nassert_p_Phase_Locked_After_Ref_Clk:assert property (p_Phase_Locked_After_Ref_Clk) else $error(\"\");"
    },
    {
        "id": "936_0937",
        "sva1": "property q_ram_ready_after_cal;\n@(posedge clk)     cal_done |-> ##2 ram_ready;\nendproperty",
        "sva2": "property p_cal_done_ram_ready;\n@(posedge clk)         cal_done == 1'b1 |-> ##2 ram_ready == 1'b1;\nendproperty\nassert_p_cal_done_ram_ready:assert property (p_cal_done_ram_ready) else $error(\"\");"
    },
    {
        "id": "937_0938",
        "sva1": "property p_scan_done_after_start;\n@(posedge clk)     scan_start |-> ##200 scan_done;\nendproperty",
        "sva2": "property p_scan_start_to_done;\n@(posedge clk)         scan_start == 1'b1 |-> ##200 scan_done == 1'b1;\nendproperty\nassert_p_scan_start_to_done:assert property (p_scan_start_to_done) else $error(\"\");"
    },
    {
        "id": "938_0939",
        "sva1": "property p_training_done_after_pattern;\n@(posedge clk)     training_pattern |-> ##10 training_done;\nendproperty",
        "sva2": "property p_training_done_after_pattern;\n@(posedge clk)     training_pattern == 1'b1 |-> ##10 training_done == 1'b1;\nendproperty\nassert_p_training_done_after_pattern:assert property (p_training_done_after_pattern) else $error(\"\");"
    },
    {
        "id": "939_0940",
        "sva1": "property p_underrun_after_empty;\n@(posedge clk)     fifo_empty |-> ##1 underrun;\nendproperty",
        "sva2": "property p_FifoEmpty_Underrun;\n@(posedge clk)         fifo_empty == 1'b1 |-> ##1 underrun == 1'b1;\nendproperty\nassert_p_FifoEmpty_Underrun:assert property (p_FifoEmpty_Underrun) else $error(\"\");"
    },
    {
        "id": "940_0941",
        "sva1": "property p_vco_cal_done_after_start;\n@(posedge clk)     vco_cal_start |-> ##50 vco_cal_done;\nendproperty",
        "sva2": "property p_vco_cal_done_after_start;\n@(posedge clk)     vco_cal_start == 1'b1 |-> ##50 vco_cal_done == 1'b1;\nendproperty\nassert_p_vco_cal_done_after_start:assert property (p_vco_cal_done_after_start) else $error(\"\");"
    },
    {
        "id": "941_0942",
        "sva1": "property p_watchdog_bark_after_timeout;\n@(posedge clk)     wdt_timeout |-> ##1 watchdog_bark;\nendproperty",
        "sva2": "property p_wdt_timeout_to_bark;\n@(posedge clk)         wdt_timeout == 1'b1 |-> ##1 watchdog_bark;\nendproperty\nassert_p_wdt_timeout_to_bark:assert property (p_wdt_timeout_to_bark) else $error(\"\");"
    },
    {
        "id": "942_0943",
        "sva1": "property p_xmit_complete_after_last_bit;\n@(posedge clk)     last_bit |-> ##1 xmit_complete;\nendproperty",
        "sva2": "property p_Last_Bit_Xmit_Complete;\n@(posedge clk)     last_bit == 1'b1 |-> ##1 xmit_complete == 1'b1;\nendproperty\nassert_p_Last_Bit_Xmit_Complete:assert property (p_Last_Bit_Xmit_Complete) else $error(\"\");"
    },
    {
        "id": "943_0944",
        "sva1": "property p_yield_arb_after_release;\n@(posedge clk)     arb_release |-> ##1 yield_arb;\nendproperty",
        "sva2": "property p_arb_release_yield;\n@(posedge clk)         arb_release == 1'b1 |-> ##1 yield_arb == 1'b1;\nendproperty\nassert_p_arb_release_yield:assert property (p_arb_release_yield) else $error(\"\");"
    },
    {
        "id": "944_0945",
        "sva1": "property p_error_after_invalid_cmd;\n@(posedge clk)     invalid_cmd |-> ##4 error;\nendproperty",
        "sva2": "property p_invalid_cmd_error;\n@(posedge clk)         invalid_cmd == 1'b1 |-> ##4 error == 1'b1;\nendproperty\nassert_p_invalid_cmd_error:assert property (p_invalid_cmd_error) else $error(\"\");"
    },
    {
        "id": "945_0946",
        "sva1": "property p_grant_after_arb_req;\n@(posedge clk)     arb_req |-> ##2 grant;\nendproperty",
        "sva2": "property p_arb_req_grant;\n@(posedge clk)         arb_req == 1'b1 |-> ##2 grant == 1'b1;\nendproperty\nassert_p_arb_req_grant:assert property (p_arb_req_grant) else $error(\"\");"
    },
    {
        "id": "946_0947",
        "sva1": "property p_fifo_empty_after_flush;\n@(posedge clk)     flush |-> ##5 fifo_empty;\nendproperty",
        "sva2": "property p_Flush_To_Fifo_Empty;\n@(posedge clk)         flush == 1'b1 |-> ##5 fifo_empty == 1'b1;\nendproperty\nassert_p_Flush_To_Fifo_Empty:assert property (p_Flush_To_Fifo_Empty) else $error(\"\");"
    },
    {
        "id": "947_0948",
        "sva1": "property p_intr_clear_after_ack;\n@(posedge clk)     intr_ack |-> ##1 !intr;\nendproperty",
        "sva2": "property p_Intr_Ack_To_Intr_Clear;\n@(posedge clk)         intr_ack == 1'b1 |-> ##1 !intr;\nendproperty\nassert_p_Intr_Ack_To_Intr_Clear:assert property (p_Intr_Ack_To_Intr_Clear) else $error(\"\");"
    },
    {
        "id": "948_0949",
        "sva1": "property p_packet_done_after_last;\n@(posedge clk)     last_byte |-> ##2 packet_done;\nendproperty",
        "sva2": "property p_Last_Byte_Packet_Done;\n@(posedge clk)         last_byte == 1'b1 |-> ##2 packet_done == 1'b1;\nendproperty\nassert_p_Last_Byte_Packet_Done:assert property (p_Last_Byte_Packet_Done) else $error(\"\");"
    },
    {
        "id": "949_0950",
        "sva1": "property p_ready_after_reset;\n@(posedge clk)     !reset_n |-> ##10 ready;\nendproperty",
        "sva2": "property p_Ready_After_Reset;\n@(posedge clk)         !reset_n |-> ##10 ready;\nendproperty\nassert_p_Ready_After_Reset:assert property (p_Ready_After_Reset) else $error(\"\");"
    },
    {
        "id": "950_0951",
        "sva1": "property p_reset_sequence_completion;\n@(posedge clk) reset_assert |-> ##[5:20] reset_deassert;\nendproperty",
        "sva2": "property p_reset_deassert_after_assert;\n@(posedge clk)         reset_assert == 1'b1 |-> ##[5:20] reset_deassert == 1'b1;\nendproperty\nassert_p_reset_deassert_after_assert:assert property (p_reset_deassert_after_assert) else $error(\"\");"
    },
    {
        "id": "951_0952",
        "sva1": "property p_dma_transfer_completion;\n@(posedge clk) dma_start |-> ##[10:25] dma_done;\nendproperty",
        "sva2": "property p_dma_done_after_start;\n@(posedge clk)         dma_start == 1'b1 |-> ##[10:25] dma_done;\nendproperty\nassert_p_dma_done_after_start:assert property (p_dma_done_after_start) else $error(\"\");"
    },
    {
        "id": "952_0953",
        "sva1": "property p_wait_states_insertion;\n@(posedge clk) wait_request |-> ##[1:4] wait_complete;\nendproperty",
        "sva2": "property p_wait_complete_after_request;\n@(posedge clk)         wait_request == 1'b1 |-> ##[1:4] wait_complete == 1'b1;\nendproperty\nassert_p_wait_complete_after_request:assert property (p_wait_complete_after_request) else $error(\"\");"
    },
    {
        "id": "953_0954",
        "sva1": "property p_or_12;\n@(posedge clk)     $fell(interrupt) || $rose(alert) |-> ##1 irq\nendproperty",
        "sva2": "property p_Interrupt_Alert_IRQ;\n@(posedge clk)         ($fell(interrupt) || $rose(alert)) |-> ##1 irq;\nendproperty\nassert_p_Interrupt_Alert_IRQ:assert property (p_Interrupt_Alert_IRQ) else $error(\"\");"
    },
    {
        "id": "954_0955",
        "sva1": "property p_bus_arbitration_latency;\n@(posedge clk) bus_request |-> ##[2:8] bus_grant;\nendproperty",
        "sva2": "property p_bus_grant_after_request;\n@(posedge clk)     bus_request == 1'b1 |-> ##[2:8] bus_grant == 1'b1;\nendproperty\nassert_p_bus_grant_after_request:assert property (p_bus_grant_after_request) else $error(\"\");"
    },
    {
        "id": "955_0956",
        "sva1": "property p_pipeline_stall_recovery;\n@(posedge clk) pipeline_stall |-> ##[3:6] pipeline_resume;\nendproperty",
        "sva2": "property p_pipeline_stall_to_resume;\n@(posedge clk)         pipeline_stall == 1'b1 |-> ##[3:6] pipeline_resume == 1'b1;\nendproperty\nassert_p_pipeline_stall_to_resume:assert property (p_pipeline_stall_to_resume) else $error(\"\");"
    },
    {
        "id": "956_0957",
        "sva1": "property p_memory_refresh_interval;\n@(posedge clk) refresh_req |-> ##[7:15] refresh_done;\nendproperty",
        "sva2": "property p_refresh_sequence;\n@(posedge clk)     refresh_req == 1'b1 |-> ##[7:15] refresh_done;\nendproperty\nassert_p_refresh_sequence:assert property (p_refresh_sequence) else $error(\"\");"
    },
    {
        "id": "957_0958",
        "sva1": "property p_voltage_scale_completion;\n@(posedge clk) voltage_scale_req |-> ##[8:16] voltage_scale_ack;\nendproperty",
        "sva2": "property p_voltage_scale_ack_delay;\n@(posedge clk)     voltage_scale_req == 1'b1 |-> ##[8:16] voltage_scale_ack;\nendproperty\nassert_p_voltage_scale_ack_delay:assert property (p_voltage_scale_ack_delay) else $error(\"\");"
    },
    {
        "id": "958_0959",
        "sva1": "property p_crc_check_duration;\n@(posedge clk) crc_start |-> ##[4:9] crc_done;\nendproperty",
        "sva2": "property p_crc_start_to_done;\n@(posedge clk)     crc_start == 1'b1 |-> ##[4:9] crc_done == 1'b1;\nendproperty\nassert_p_crc_start_to_done:assert property (p_crc_start_to_done) else $error(\"\");"
    },
    {
        "id": "959_0960",
        "sva1": "property p_encryption_block_latency;\n@(posedge clk) encrypt_req |-> ##[6:14] encrypt_done;\nendproperty",
        "sva2": "property p_encrypt_req_to_done;\n@(posedge clk)         encrypt_req == 1'b1 |-> ##[6:14] encrypt_done == 1'b1;\nendproperty\nassert_p_encrypt_req_to_done:assert property (p_encrypt_req_to_done) else $error(\"\");"
    },
    {
        "id": "960_0961",
        "sva1": "property p_vld_data_stable_after_fall;\n@(posedge clk) $fell(valid) |-> ##[1:4] $stable(data);\nendproperty",
        "sva2": "property p_ValidFell_DataStable;\n@(posedge clk)     $fell(valid) |-> ##[1:4] $stable(data);\nendproperty\nassert_p_ValidFell_DataStable:assert property (p_ValidFell_DataStable) else $error(\"\");"
    },
    {
        "id": "961_0962",
        "sva1": "property p_decryption_block_latency;\n@(posedge clk) decrypt_req |-> ##[6:14] decrypt_done;\nendproperty",
        "sva2": "property p_decrypt_req_to_done;\n@(posedge clk)     decrypt_req == 1'b1 |-> ##[6:14] decrypt_done == 1'b1;\nendproperty\nassert_p_decrypt_req_to_done:assert property (p_decrypt_req_to_done) else $error(\"\");"
    },
    {
        "id": "962_0963",
        "sva1": "property p_data_sync_completion;\n@(posedge clk) sync_start |-> ##[3:8] sync_done;\nendproperty",
        "sva2": "property p_sync_done_after_start;\n@(posedge clk)     sync_start == 1'b1 |-> ##[3:8] sync_done;\nendproperty\nassert_p_sync_done_after_start:assert property (p_sync_done_after_start) else $error(\"\");"
    },
    {
        "id": "963_0964",
        "sva1": "property p_fsm_state_transition_delay;\n@(posedge clk) fsm_state_change |-> ##[2:5] fsm_state_stable;\nendproperty",
        "sva2": "property p_fsm_state_change_stable;\n@(posedge clk)     fsm_state_change == 1'b1 |-> ##[2:5] fsm_state_stable;\nendproperty\nassert_p_fsm_state_change_stable:assert property (p_fsm_state_change_stable) else $error(\"\");"
    },
    {
        "id": "964_0965",
        "sva1": "property p_register_write_propagation;\n@(posedge clk) reg_write |-> ##[1:3] reg_update;\nendproperty",
        "sva2": "property p_reg_update_after_write;\n@(posedge clk)         reg_write == 1'b1 |-> ##[1:3] reg_update;\nendproperty\nassert_p_reg_update_after_write:assert property (p_reg_update_after_write) else $error(\"\");"
    },
    {
        "id": "965_0966",
        "sva1": "property p_sensor_sample_ready;\n@(posedge clk) sample_start |-> ##[5:10] sample_ready;\nendproperty",
        "sva2": "property p_sample_ready_after_start;\n@(posedge clk)     sample_start == 1'b1 |-> ##[5:10] sample_ready;\nendproperty\nassert_p_sample_ready_after_start:assert property (p_sample_ready_after_start) else $error(\"\");"
    },
    {
        "id": "966_0967",
        "sva1": "property p_adc_conversion_time;\n@(posedge clk) adc_start |-> ##[4:8] adc_done;\nendproperty",
        "sva2": "property p_adc_start_to_done;\n@(posedge clk)         adc_start == 1'b1 |-> ##[4:8] adc_done;\nendproperty\nassert_p_adc_start_to_done:assert property (p_adc_start_to_done) else $error(\"\");"
    },
    {
        "id": "967_0968",
        "sva1": "property p_dac_settling_time;\n@(posedge clk) dac_update |-> ##[3:7] dac_ready;\nendproperty",
        "sva2": "property p_dac_ready_after_update;\n@(posedge clk)     dac_update == 1'b1 |-> ##[3:7] dac_ready;\nendproperty\nassert_p_dac_ready_after_update:assert property (p_dac_ready_after_update) else $error(\"\");"
    },
    {
        "id": "968_0969",
        "sva1": "property p_pll_lock_time;\n@(posedge clk) pll_reset |-> ##[10:20] pll_locked;\nendproperty",
        "sva2": "property p_pll_locked_after_reset;\n@(posedge clk)     pll_reset == 1'b1 |-> ##[10:20] pll_locked;\nendproperty\nassert_p_pll_locked_after_reset:assert property (p_pll_locked_after_reset) else $error(\"\");"
    },
    {
        "id": "969_0970",
        "sva1": "property p_clock_divider_sync;\n@(posedge clk) div_ratio_change |-> ##[2:6] div_clock_stable;\nendproperty",
        "sva2": "property p_div_ratio_change_stable;\n@(posedge clk)         div_ratio_change == 1'b1 |-> ##[2:6] div_clock_stable == 1'b1;\nendproperty\nassert_p_div_ratio_change_stable:assert property (p_div_ratio_change_stable) else $error(\"\");"
    },
    {
        "id": "970_0971",
        "sva1": "property p_watchdog_timeout_period;\n@(posedge clk) watchdog_enable |-> ##[16:32] watchdog_bark;\nendproperty",
        "sva2": "property p_watchdog_bark_after_enable;\n@(posedge clk)     watchdog_enable == 1'b1 |-> ##[16:32] watchdog_bark;\nendproperty\nassert_p_watchdog_bark_after_enable:assert property (p_watchdog_bark_after_enable) else $error(\"\");"
    },
    {
        "id": "971_0972",
        "sva1": "property p_req_ack_within_cycles;\n@(posedge clk) req |-> ##[3:8] ack;\nendproperty",
        "sva2": "property p_req_to_ack_delay;\n@(posedge clk)     req == 1'b1 |-> ##[3:8] ack == 1'b1;\nendproperty\nassert_p_req_to_ack_delay:assert property (p_req_to_ack_delay) else $error(\"\");"
    },
    {
        "id": "972_0973",
        "sva1": "property p_temp_sensor_response;\n@(posedge clk) temp_read |-> ##[5:12] temp_valid;\nendproperty",
        "sva2": "property p_temp_read_to_valid;\n@(posedge clk)     temp_read == 1'b1 |-> ##[5:12] temp_valid;\nendproperty\nassert_p_temp_read_to_valid:assert property (p_temp_read_to_valid) else $error(\"\");"
    },
    {
        "id": "973_0974",
        "sva1": "property p_power_good_delay;\n@(posedge clk) power_on |-> ##[8:16] power_good;\nendproperty",
        "sva2": "property p_Power_Good_After_Power_On;\n@(posedge clk)     power_on == 1'b1 |-> ##[8:16] power_good == 1'b1;\nendproperty\nassert_p_Power_Good_After_Power_On:assert property (p_Power_Good_After_Power_On) else $error(\"\");"
    },
    {
        "id": "974_0975",
        "sva1": "property p_boot_rom_access_time;\n@(posedge clk) boot_read |-> ##[3:6] boot_data_valid;\nendproperty",
        "sva2": "property p_boot_read_to_data_valid;\n@(posedge clk)         boot_read == 1'b1 |-> ##[3:6] boot_data_valid;\nendproperty\nassert_p_boot_read_to_data_valid:assert property (p_boot_read_to_data_valid) else $error(\"\");"
    },
    {
        "id": "975_0976",
        "sva1": "property p_flash_program_time;\n@(posedge clk) flash_prog |-> ##[20:50] flash_ready;\nendproperty",
        "sva2": "property p_flash_prog_to_ready;\n@(posedge clk)         flash_prog == 1'b1 |-> ##[20:50] flash_ready == 1'b1;\nendproperty\nassert_p_flash_prog_to_ready:assert property (p_flash_prog_to_ready) else $error(\"\");"
    },
    {
        "id": "976_0977",
        "sva1": "property p_eeprom_write_time;\n@(posedge clk) eeprom_write |-> ##[10:25] eeprom_ready;\nendproperty",
        "sva2": "property p_eeprom_write_to_ready;\n@(posedge clk)     eeprom_write == 1'b1 |-> ##[10:25] eeprom_ready == 1'b1;\nendproperty\nassert_p_eeprom_write_to_ready:assert property (p_eeprom_write_to_ready) else $error(\"\");"
    },
    {
        "id": "977_0978",
        "sva1": "property p_uart_tx_completion;\n@(posedge clk) uart_tx_start |-> ##[8:16] uart_tx_done;\nendproperty",
        "sva2": "property p_uart_tx_start_to_done;\n@(posedge clk)     uart_tx_start == 1'b1 |-> ##[8:16] uart_tx_done == 1'b1;\nendproperty\nassert_p_uart_tx_start_to_done:assert property (p_uart_tx_start_to_done) else $error(\"\");"
    },
    {
        "id": "978_0979",
        "sva1": "property p_spi_transfer_completion;\n@(posedge clk) spi_xfer_start |-> ##[4:12] spi_xfer_done;\nendproperty",
        "sva2": "property p_spi_xfer_done_after_start;\n@(posedge clk)     spi_xfer_start == 1'b1 |-> ##[4:12] spi_xfer_done;\nendproperty\nassert_p_spi_xfer_done_after_start:assert property (p_spi_xfer_done_after_start) else $error(\"\");"
    },
    {
        "id": "979_0980",
        "sva1": "property p_i2c_transaction_time;\n@(posedge clk) i2c_start |-> ##[6:14] i2c_stop;\nendproperty",
        "sva2": "property p_i2c_start_to_stop;\n@(posedge clk)     i2c_start == 1'b1 |-> ##[6:14] i2c_stop == 1'b1;\nendproperty\nassert_p_i2c_start_to_stop:assert property (p_i2c_start_to_stop) else $error(\"\");"
    },
    {
        "id": "980_0981",
        "sva1": "property p_pwm_period_adjustment;\n@(posedge clk) pwm_period_change |-> ##[2:5] pwm_output_stable;\nendproperty",
        "sva2": "property p_pwm_output_stable_after_period_change;\n@(posedge clk)         pwm_period_change == 1'b1 |-> ##[2:5] pwm_output_stable;\nendproperty\nassert_p_pwm_output_stable_after_period_change:assert property (p_pwm_output_stable_after_period_change) else $error(\"\");"
    },
    {
        "id": "981_0982",
        "sva1": "property p_timer_expiration_delay;\n@(posedge clk) timer_start |-> ##[15:30] timer_expire;\nendproperty",
        "sva2": "property p_timer_start_to_expire;\n@(posedge clk)         timer_start == 1'b1 |-> ##[15:30] timer_expire == 1'b1;\nendproperty\nassert_p_timer_start_to_expire:assert property (p_timer_start_to_expire) else $error(\"\");"
    },
    {
        "id": "982_0983",
        "sva1": "property p_start_done_range;\n@(posedge clk) start_signal |-> ##[5:10] done_flag;\nendproperty",
        "sva2": "property p_Start_Signal_Done_Flag;\n@(posedge clk)         start_signal == 1'b1 |-> ##[5:10] done_flag == 1'b1;\nendproperty\nassert_p_Start_Signal_Done_Flag:assert property (p_Start_Signal_Done_Flag) else $error(\"\");"
    },
    {
        "id": "983_0984",
        "sva1": "property p_interrupt_mask_propagation;\n@(posedge clk) int_mask_change |-> ##[1:3] int_status_update;\nendproperty",
        "sva2": "property p_int_mask_change_status_update;\n@(posedge clk)     int_mask_change == 1'b1 |-> ##[1:3] int_status_update;\nendproperty\nassert_p_int_mask_change_status_update:assert property (p_int_mask_change_status_update) else $error(\"\");"
    },
    {
        "id": "984_0985",
        "sva1": "property p_debug_halt_ack_delay;\n@(posedge clk) debug_halt_req |-> ##[2:8] debug_halt_ack;\nendproperty",
        "sva2": "property p_debug_halt_ack_after_req;\n@(posedge clk)         debug_halt_req == 1'b1 |-> ##[2:8] debug_halt_ack == 1'b1;\nendproperty\nassert_p_debug_halt_ack_after_req:assert property (p_debug_halt_ack_after_req) else $error(\"\");"
    },
    {
        "id": "985_0986",
        "sva1": "property p_ethernet_packet_gap;\n@(posedge clk) eth_pkt_end |-> ##[4:12] eth_pkt_start;\nendproperty",
        "sva2": "property p_eth_pkt_start_after_end;\n@(posedge clk)     eth_pkt_end == 1'b1 |-> ##[4:12] eth_pkt_start;\nendproperty\nassert_p_eth_pkt_start_after_end:assert property (p_eth_pkt_start_after_end) else $error(\"\");"
    },
    {
        "id": "986_0987",
        "sva1": "property p_trace_buffer_full;\n@(posedge clk) trace_enable |-> ##[32:64] trace_buffer_full;\nendproperty",
        "sva2": "property p_trace_buffer_full_after_enable;\n@(posedge clk)     trace_enable == 1'b1 |-> ##[32:64] trace_buffer_full;\nendproperty\nassert_p_trace_buffer_full_after_enable:assert property (p_trace_buffer_full_after_enable) else $error(\"\");"
    },
    {
        "id": "987_0988",
        "sva1": "property p_usb_packet_response;\n@(posedge clk) usb_pkt_sent |-> ##[3:8] usb_pkt_ack;\nendproperty",
        "sva2": "property p_usb_pkt_ack_after_sent;\n@(posedge clk)     usb_pkt_sent == 1'b1 |-> ##[3:8] usb_pkt_ack;\nendproperty\nassert_p_usb_pkt_ack_after_sent:assert property (p_usb_pkt_ack_after_sent) else $error(\"\");"
    },
    {
        "id": "988_0989",
        "sva1": "property p_pcie_completion_timeout;\n@(posedge clk) pcie_req |-> ##[8:16] pcie_comp;\nendproperty",
        "sva2": "property p_pcie_req_to_comp;\n@(posedge clk)         pcie_req == 1'b1 |-> ##[8:16] pcie_comp == 1'b1;\nendproperty\nassert_p_pcie_req_to_comp:assert property (p_pcie_req_to_comp) else $error(\"\");"
    },
    {
        "id": "989_0990",
        "sva1": "property p_sd_card_read_latency;\n@(posedge clk) sd_read_cmd |-> ##[5:10] sd_data_ready;\nendproperty",
        "sva2": "property p_sd_read_cmd_to_data_ready;\n@(posedge clk)         sd_read_cmd == 1'b1 |-> ##[5:10] sd_data_ready;\nendproperty\nassert_p_sd_read_cmd_to_data_ready:assert property (p_sd_read_cmd_to_data_ready) else $error(\"\");"
    },
    {
        "id": "990_0991",
        "sva1": "property p_hdmi_clock_recovery;\n@(posedge clk) hdmi_reset |-> ##[10:20] hdmi_clock_locked;\nendproperty",
        "sva2": "property p_hdmi_clock_locked_after_reset;\n@(posedge clk)     hdmi_reset == 1'b1 |-> ##[10:20] hdmi_clock_locked;\nendproperty\nassert_p_hdmi_clock_locked_after_reset:assert property (p_hdmi_clock_locked_after_reset) else $error(\"\");"
    },
    {
        "id": "991_0992",
        "sva1": "property p_video_frame_sync;\n@(posedge clk) vsync_pulse |-> ##[512:1024] next_vsync_pulse;\nendproperty",
        "sva2": "property p_vsync_pulse_sequence;\n@(posedge clk)     vsync_pulse == 1'b1 |-> ##[512:1024] next_vsync_pulse;\nendproperty\nassert_p_vsync_pulse_sequence:assert property (p_vsync_pulse_sequence) else $error(\"\");"
    },
    {
        "id": "992_0993",
        "sva1": "property p_audio_sample_interval;\n@(posedge clk) audio_sample_start |-> ##[3:6] audio_sample_done;\nendproperty",
        "sva2": "property p_audio_sample_done_after_start;\n@(posedge clk)         audio_sample_start == 1'b1 |-> ##[3:6] audio_sample_done == 1'b1;\nendproperty\nassert_p_audio_sample_done_after_start:assert property (p_audio_sample_done_after_start) else $error(\"\");"
    },
    {
        "id": "993_0994",
        "sva1": "property p_error_recovery_time;\n@(posedge clk) error_detected |-> ##[2:6] recovery_complete;\nendproperty",
        "sva2": "property p_error_detected_recovery;\n@(posedge clk)     error_detected == 1'b1 |-> ##[2:6] recovery_complete == 1'b1;\nendproperty\nassert_p_error_detected_recovery:assert property (p_error_detected_recovery) else $error(\"\");"
    },
    {
        "id": "994_0995",
        "sva1": "property p_security_key_handshake;\n@(posedge clk) key_exchange_start |-> ##[8:16] key_exchange_done;\nendproperty",
        "sva2": "property p_key_exchange_timing;\n@(posedge clk)     key_exchange_start == 1'b1 |-> ##[8:16] key_exchange_done;\nendproperty\nassert_p_key_exchange_timing:assert property (p_key_exchange_timing) else $error(\"\");"
    },
    {
        "id": "995_0996",
        "sva1": "property p_fifo_push_pop_delay;\n@(posedge clk) fifo_push |-> ##[1:3] fifo_pop;\nendproperty",
        "sva2": "property p_fifo_push_to_pop;\n@(posedge clk)         fifo_push == 1'b1 |-> ##[1:3] fifo_pop == 1'b1;\nendproperty\nassert_p_fifo_push_to_pop:assert property (p_fifo_push_to_pop) else $error(\"\");"
    },
    {
        "id": "996_0997",
        "sva1": "property p_not_15;\n@(posedge clk) !(!frame_valid && line_valid) |-> data_valid;\nendproperty",
        "sva2": "property p_data_valid_condition;\n@(posedge clk)         !(!frame_valid && line_valid) |-> data_valid;\nendproperty\nassert_p_data_valid_condition:assert property (p_data_valid_condition) else $error(\"\");"
    },
    {
        "id": "997_0998",
        "sva1": "property p_interrupt_handling_latency;\n@(posedge clk) int_req |-> ##[4:12] int_ack;\nendproperty",
        "sva2": "property p_int_ack_after_req;\n@(posedge clk)     int_req == 1'b1 |-> ##[4:12] int_ack;\nendproperty\nassert_p_int_ack_after_req:assert property (p_int_ack_after_req) else $error(\"\");"
    },
    {
        "id": "998_0999",
        "sva1": "property p_packet_start_end;\n@(posedge clk) packet_start |-> ##[8:16] packet_end;\nendproperty",
        "sva2": "property p_packet_start_to_end;\n@(posedge clk)     packet_start == 1'b1 |-> ##[8:16] packet_end == 1'b1;\nendproperty\nassert_p_packet_start_to_end:assert property (p_packet_start_to_end) else $error(\"\");"
    },
    {
        "id": "999_1000",
        "sva1": "property p_cache_hit_miss_delay;\n@(posedge clk) cache_access |-> ##[1:5] cache_hit;\nendproperty",
        "sva2": "property p_cache_hit_after_access;\n@(posedge clk)         cache_access == 1'b1 |-> ##[1:5] cache_hit;\nendproperty\nassert_p_cache_hit_after_access:assert property (p_cache_hit_after_access) else $error(\"\");"
    },
    {
        "id": "1000_1001",
        "sva1": "property p_power_down_sequence;\n@(posedge clk) power_down_req |-> ##[3:7] power_down_ack;\nendproperty",
        "sva2": "property p_power_down_ack_after_req;\n@(posedge clk)         power_down_req == 1'b1 |-> ##[3:7] power_down_ack;\nendproperty\nassert_p_power_down_ack_after_req:assert property (p_power_down_ack_after_req) else $error(\"\");"
    },
    {
        "id": "1001_1002",
        "sva1": "property p_10;\n@(posedge clk)     (mem_access && mem_protect_en) |-> (mem_protect_ok || mem_error);\nendproperty",
        "sva2": "property p_mem_access_protection;\n@(posedge clk)         mem_access && mem_protect_en |-> mem_protect_ok || mem_error;\nendproperty\nassert_p_mem_access_protection:assert property (p_mem_access_protection) else $error(\"\");"
    },
    {
        "id": "1002_1003",
        "sva1": "property p_11;\n@(posedge clk)     (tx_fifo_not_empty && tx_ready) |-> tx_valid;\nendproperty",
        "sva2": "property p_tx_valid_assertion;\n@(posedge clk)         tx_fifo_not_empty && tx_ready |-> tx_valid;\nendproperty\nassert_p_tx_valid_assertion:assert property (p_tx_valid_assertion) else $error(\"\");"
    },
    {
        "id": "1003_1004",
        "sva1": "property p_12;\n@(posedge clk)     (dma_req && dma_priority[2]) |-> dma_ack;\nendproperty",
        "sva2": "property p_dma_ack_with_priority;\n@(posedge clk)         dma_req && dma_priority[2] |-> dma_ack;\nendproperty\nassert_p_dma_ack_with_priority:assert property (p_dma_ack_with_priority) else $error(\"\");"
    },
    {
        "id": "1004_1005",
        "sva1": "property p_13;\n@(posedge clk)     (config_update && config_lock) |-> config_error;\nendproperty",
        "sva2": "property p_config_error_check;\n@(posedge clk)         (config_update && config_lock) |-> config_error;\nendproperty\nassert_p_config_error_check:assert property (p_config_error_check) else $error(\"\");"
    },
    {
        "id": "1005_1006",
        "sva1": "property p_14;\n@(posedge clk)     (power_gate_req && !power_gate_block) |-> power_gate_ack;\nendproperty",
        "sva2": "property p_power_gate_ack;\n@(posedge clk)         (power_gate_req && !power_gate_block) |-> power_gate_ack;\nendproperty\nassert_p_power_gate_ack:assert property (p_power_gate_ack) else $error(\"\");"
    },
    {
        "id": "1006_1007",
        "sva1": "property p_16;\n@(posedge clk)     (key_valid && key_type == admin) |-> (access_granted && !access_denied);\nendproperty",
        "sva2": "property p_Access_Granted_For_Admin;\n@(posedge clk)         (key_valid && (key_type == admin)) |-> (access_granted && !access_denied);\nendproperty\nassert_p_Access_Granted_For_Admin:assert property (p_Access_Granted_For_Admin) else $error(\"\");"
    },
    {
        "id": "1007_1008",
        "sva1": "property p_17;\n@(posedge clk)     (cache_miss && cache_enable) |-> mem_fetch_start;\nendproperty",
        "sva2": "property p_CacheMiss_FetchStart;\n@(posedge clk)         (cache_miss && cache_enable) |-> mem_fetch_start;\nendproperty\nassert_p_CacheMiss_FetchStart:assert property (p_CacheMiss_FetchStart) else $error(\"\");"
    },
    {
        "id": "1008_1009",
        "sva1": "property p_18;\n@(posedge clk)     (pipeline_flush && !stall) |-> (pc_reset && reg_clear);\nendproperty",
        "sva2": "property p_Pipeline_Flush_Effects;\n@(posedge clk)         (pipeline_flush && !stall) |-> (pc_reset && reg_clear);\nendproperty\nassert_p_Pipeline_Flush_Effects:assert property (p_Pipeline_Flush_Effects) else $error(\"\");"
    },
    {
        "id": "1009_1010",
        "sva1": "property p_19;\n@(posedge clk)     (encrypt_start && key_loaded) |-> encrypt_busy;\nendproperty",
        "sva2": "property p_encrypt_start_key_loaded;\n@(posedge clk)     encrypt_start && key_loaded |-> encrypt_busy;\nendproperty\nassert_p_encrypt_start_key_loaded:assert property (p_encrypt_start_key_loaded) else $error(\"\");"
    },
    {
        "id": "1010_1011",
        "sva1": "property p_1;\n@(posedge clk)     (req_type_a && enable) |-> (grant_a || grant_b);\nendproperty",
        "sva2": "property p_req_type_a_enable_grant;\n@(posedge clk)         (req_type_a && enable) |-> (grant_a || grant_b);\nendproperty\nassert_p_req_type_a_enable_grant:assert property (p_req_type_a_enable_grant) else $error(\"\");"
    },
    {
        "id": "1011_1012",
        "sva1": "property p_20;\n@(posedge clk)     (debug_mode && debug_cmd_valid) |-> debug_resp_ready;\nendproperty",
        "sva2": "property p_debug_resp_ready;\n@(posedge clk)         (debug_mode && debug_cmd_valid) |-> debug_resp_ready;\nendproperty\nassert_p_debug_resp_ready:assert property (p_debug_resp_ready) else $error(\"\");"
    },
    {
        "id": "1012_1013",
        "sva1": "property p_21;\n@(posedge clk)     (watchdog_timeout && !watchdog_disabled) |-> system_reset;\nendproperty",
        "sva2": "property p_Watchdog_Timeout_Reset;\n@(posedge clk)         (watchdog_timeout && !watchdog_disabled) |-> system_reset;\nendproperty\nassert_p_Watchdog_Timeout_Reset:assert property (p_Watchdog_Timeout_Reset) else $error(\"\");"
    },
    {
        "id": "1013_1014",
        "sva1": "property p_22;\n@(posedge clk)     (atomic_op && !atomic_lock) |-> (atomic_ack || atomic_error);\nendproperty",
        "sva2": "property p_atomic_op_response;\n@(posedge clk)         (atomic_op && !atomic_lock) |-> (atomic_ack || atomic_error);\nendproperty\nassert_p_atomic_op_response:assert property (p_atomic_op_response) else $error(\"\");"
    },
    {
        "id": "1014_1015",
        "sva1": "property p_23;\n@(posedge clk)     (bus_request && bus_priority > current_priority) |-> bus_grant;\nendproperty",
        "sva2": "property p_bus_grant_priority;\n@(posedge clk)         (bus_request && (bus_priority > current_priority)) |-> bus_grant;\nendproperty\nassert_p_bus_grant_priority:assert property (p_bus_grant_priority) else $error(\"\");"
    },
    {
        "id": "1015_1016",
        "sva1": "property p_24;\n@(posedge clk)     (pcie_packet_valid && pcie_packet[0]) |-> pcie_ack;\nendproperty",
        "sva2": "property p_Pcie_Ack_On_Valid_Packet;\n@(posedge clk)         pcie_packet_valid && pcie_packet[0] |-> pcie_ack;\nendproperty\nassert_p_Pcie_Ack_On_Valid_Packet:assert property (p_Pcie_Ack_On_Valid_Packet) else $error(\"\");"
    },
    {
        "id": "1016_1017",
        "sva1": "property p_25;\n@(posedge clk)     (thermal_critical && !thermal_override) |-> throttle_enable;\nendproperty",
        "sva2": "property p_Throttle_On_Thermal_Critical;\n@(posedge clk)         (thermal_critical && !thermal_override) |-> throttle_enable;\nendproperty\nassert_p_Throttle_On_Thermal_Critical:assert property (p_Throttle_On_Thermal_Critical) else $error(\"\");"
    },
    {
        "id": "1017_1018",
        "sva1": "property p_26;\n@(posedge clk)     (security_violation && security_en) |-> (security_lockdown || security_irq);\nendproperty",
        "sva2": "property p_security_response;\n@(posedge clk)         (security_violation && security_en) |-> (security_lockdown || security_irq);\nendproperty\nassert_p_security_response:assert property (p_security_response) else $error(\"\");"
    },
    {
        "id": "1018_1019",
        "sva1": "property p_27;\n@(posedge clk)     (adc_sample_ready && adc_chan_en[3]) |-> adc_data_valid[3];\nendproperty",
        "sva2": "property p_adc_data_valid_chan3;\n@(posedge clk)         (adc_sample_ready && adc_chan_en[3]) |-> adc_data_valid[3];\nendproperty\nassert_p_adc_data_valid_chan3:assert property (p_adc_data_valid_chan3) else $error(\"\");"
    },
    {
        "id": "1019_1020",
        "sva1": "property p_28;\n@(posedge clk)     (pwm_cfg_update && pwm_en) |-> pwm_cfg_ack;\nendproperty",
        "sva2": "property p_pwm_cfg_ack;\n@(posedge clk)         (pwm_cfg_update && pwm_en) |-> pwm_cfg_ack;\nendproperty\nassert_p_pwm_cfg_ack:assert property (p_pwm_cfg_ack) else $error(\"\");"
    },
    {
        "id": "1020_1021",
        "sva1": "property p_29;\n@(posedge clk)     (spi_cs_assert && spi_busy) |-> spi_error;\nendproperty",
        "sva2": "property p_spi_error_check;\n@(posedge clk)     (spi_cs_assert && spi_busy) |-> spi_error;\nendproperty\nassert_p_spi_error_check:assert property (p_spi_error_check) else $error(\"\");"
    },
    {
        "id": "1021_1022",
        "sva1": "property p_2;\n@(posedge clk)     (fifo_empty && rd_en) |-> data_valid;\nendproperty",
        "sva2": "property p_FifoEmpty_ReadEn_DataValid;\n@(posedge clk)         (fifo_empty && rd_en) |-> data_valid;\nendproperty\nassert_p_FifoEmpty_ReadEn_DataValid:assert property (p_FifoEmpty_ReadEn_DataValid) else $error(\"\");"
    },
    {
        "id": "1022_1023",
        "sva1": "property p_30;\n@(posedge clk)     (i2c_start && i2c_bus_free) |-> i2c_busy;\nendproperty",
        "sva2": "property p_i2c_start_busy;\n@(posedge clk)         (i2c_start && i2c_bus_free) |-> i2c_busy;\nendproperty\nassert_p_i2c_start_busy:assert property (p_i2c_start_busy) else $error(\"\");"
    },
    {
        "id": "1023_1024",
        "sva1": "property p_31;\n@(posedge clk)     (uart_tx_byte_valid && !uart_tx_fifo_full) |-> uart_tx_start;\nendproperty",
        "sva2": "property p_UartTxStart;\n@(posedge clk)         (uart_tx_byte_valid && !uart_tx_fifo_full) |-> uart_tx_start;\nendproperty\nassert_p_UartTxStart:assert property (p_UartTxStart) else $error(\"\");"
    },
    {
        "id": "1024_1025",
        "sva1": "property p_32;\n@(posedge clk)     (timer_expire && timer_auto_reload) |-> timer_reload;\nendproperty",
        "sva2": "property p_Timer_Reload_On_Expire;\n@(posedge clk)         (timer_expire && timer_auto_reload) |-> timer_reload;\nendproperty\nassert_p_Timer_Reload_On_Expire:assert property (p_Timer_Reload_On_Expire) else $error(\"\");"
    },
    {
        "id": "1025_1026",
        "sva1": "property p_33;\n@(posedge clk)     (dsp_coeff_update && dsp_en) |-> dsp_coeff_ready;\nendproperty",
        "sva2": "property p_dsp_coeff_update_en;\n@(posedge clk)         (dsp_coeff_update && dsp_en) |-> dsp_coeff_ready;\nendproperty\nassert_p_dsp_coeff_update_en:assert property (p_dsp_coeff_update_en) else $error(\"\");"
    },
    {
        "id": "1026_1027",
        "sva1": "property p_34;\n@(posedge clk)     (video_frame_start && video_en) |-> video_line_counter_reset;\nendproperty",
        "sva2": "property p_Video_Line_Counter_Reset;\n@(posedge clk)         (video_frame_start && video_en) |-> video_line_counter_reset;\nendproperty\nassert_p_Video_Line_Counter_Reset:assert property (p_Video_Line_Counter_Reset) else $error(\"\");"
    },
    {
        "id": "1027_1028",
        "sva1": "property p_35;\n@(posedge clk)     (audio_sample_req && audio_dma_en) |-> audio_sample_valid;\nendproperty",
        "sva2": "property p_audio_sample_valid;\n@(posedge clk)         (audio_sample_req && audio_dma_en) |-> audio_sample_valid;\nendproperty\nassert_p_audio_sample_valid:assert property (p_audio_sample_valid) else $error(\"\");"
    },
    {
        "id": "1028_1029",
        "sva1": "property p_36;\n@(posedge clk)     (eth_packet_valid && eth_crc_check) |-> eth_crc_ok;\nendproperty",
        "sva2": "property p_eth_crc_check;\n@(posedge clk)     (eth_packet_valid && eth_crc_check) |-> eth_crc_ok;\nendproperty\nassert_p_eth_crc_check:assert property (p_eth_crc_check) else $error(\"\");"
    },
    {
        "id": "1029_1030",
        "sva1": "property p_37;\n@(posedge clk)     (usb_sof_detected && usb_en) |-> usb_frame_start;\nendproperty",
        "sva2": "property p_usb_frame_start;\n@(posedge clk)         usb_sof_detected && usb_en |-> usb_frame_start;\nendproperty\nassert_p_usb_frame_start:assert property (p_usb_frame_start) else $error(\"\");"
    },
    {
        "id": "1030_1031",
        "sva1": "property p_38;\n@(posedge clk)     (can_tx_ready && can_bus_idle) |-> can_tx_start;\nendproperty",
        "sva2": "property p_can_tx_start_condition;\n@(posedge clk)         can_tx_ready && can_bus_idle |-> can_tx_start;\nendproperty\nassert_p_can_tx_start_condition:assert property (p_can_tx_start_condition) else $error(\"\");"
    },
    {
        "id": "1031_1032",
        "sva1": "property p_39;\n@(posedge clk)     (sd_cmd_send && sd_card_present) |-> sd_cmd_ack;\nendproperty",
        "sva2": "property p_sd_cmd_ack;\n@(posedge clk)         (sd_cmd_send && sd_card_present) |-> sd_cmd_ack;\nendproperty\nassert_p_sd_cmd_ack:assert property (p_sd_cmd_ack) else $error(\"\");"
    },
    {
        "id": "1032_1033",
        "sva1": "property p_3;\n@(posedge clk)     (error_code == 4'h1) |-> (status_reg[0] && !status_reg[1]);\nendproperty",
        "sva2": "property p_ErrorCode_StatusReg;\n@(posedge clk)         error_code == 4'h1 |-> status_reg[0] && !status_reg[1];\nendproperty\nassert_p_ErrorCode_StatusReg:assert property (p_ErrorCode_StatusReg) else $error(\"\");"
    },
    {
        "id": "1033_1034",
        "sva1": "property p_40;\n@(posedge clk)     (flash_erase_req && flash_unlocked) |-> flash_erase_ack;\nendproperty",
        "sva2": "property p_flash_erase_ack;\n@(posedge clk)         (flash_erase_req && flash_unlocked) |-> flash_erase_ack;\nendproperty\nassert_p_flash_erase_ack:assert property (p_flash_erase_ack) else $error(\"\");"
    },
    {
        "id": "1034_1035",
        "sva1": "property p_41;\n@(posedge clk)     (gpio_int_rise && gpio_int_en) |-> gpio_int_status;\nendproperty",
        "sva2": "property p_gpio_int_status;\n@(posedge clk)         (gpio_int_rise && gpio_int_en) |-> gpio_int_status;\nendproperty\nassert_p_gpio_int_status:assert property (p_gpio_int_status) else $error(\"\");"
    },
    {
        "id": "1035_1036",
        "sva1": "property p_42;\n@(posedge clk)     (rtc_alarm_match && rtc_alarm_en) |-> rtc_alarm_irq;\nendproperty",
        "sva2": "property p_rtc_alarm_irq_trigger;\n@(posedge clk)     rtc_alarm_match && rtc_alarm_en |-> rtc_alarm_irq;\nendproperty\nassert_p_rtc_alarm_irq_trigger:assert property (p_rtc_alarm_irq_trigger) else $error(\"\");"
    },
    {
        "id": "1036_1037",
        "sva1": "property p_43;\n@(posedge clk)     (jtag_ir_shift && jtag_en) |-> jtag_ir_capture;\nendproperty",
        "sva2": "property p_jtag_ir_capture;\n@(posedge clk)         jtag_ir_shift && jtag_en |-> jtag_ir_capture;\nendproperty\nassert_p_jtag_ir_capture:assert property (p_jtag_ir_capture) else $error(\"\");"
    },
    {
        "id": "1037_1038",
        "sva1": "property p_44;\n@(posedge clk)     (crypto_key_ready && crypto_start) |-> crypto_busy;\nendproperty",
        "sva2": "property p_crypto_busy_trigger;\n@(posedge clk)         (crypto_key_ready && crypto_start) |-> crypto_busy;\nendproperty\nassert_p_crypto_busy_trigger:assert property (p_crypto_busy_trigger) else $error(\"\");"
    },
    {
        "id": "1038_1039",
        "sva1": "property p_45;\n@(posedge clk)     (dram_refresh_req && dram_init_done) |-> dram_refresh_ack;\nendproperty",
        "sva2": "property p_dram_refresh_ack;\n@(posedge clk)         (dram_refresh_req && dram_init_done) |-> dram_refresh_ack;\nendproperty\nassert_p_dram_refresh_ack:assert property (p_dram_refresh_ack) else $error(\"\");"
    },
    {
        "id": "1039_1040",
        "sva1": "property p_46;\n@(posedge clk)     (pcie_tlp_received && pcie_tlp_type == mem_rd) |-> pcie_tlp_processing;\nendproperty",
        "sva2": "property p_Pcie_Tlp_Processing;\n@(posedge clk)     (pcie_tlp_received && pcie_tlp_type == mem_rd) |-> pcie_tlp_processing;\nendproperty\nassert_p_Pcie_Tlp_Processing:assert property (p_Pcie_Tlp_Processing) else $error(\"\");"
    },
    {
        "id": "1040_1041",
        "sva1": "property p_47;\n@(posedge clk)     (sata_fis_received && sata_fis_type == dma_activate) |-> sata_dma_start;\nendproperty",
        "sva2": "property p_SATA_DMA_Start;\n@(posedge clk)     (sata_fis_received && (sata_fis_type == dma_activate)) |-> sata_dma_start;\nendproperty\nassert_p_SATA_DMA_Start:assert property (p_SATA_DMA_Start) else $error(\"\");"
    },
    {
        "id": "1041_1042",
        "sva1": "property p_48;\n@(posedge clk)     (sensor_data_ready && sensor_calib_en) |-> sensor_data_valid;\nendproperty",
        "sva2": "property p_sensor_data_valid;\n@(posedge clk)         sensor_data_ready && sensor_calib_en |-> sensor_data_valid;\nendproperty\nassert_p_sensor_data_valid:assert property (p_sensor_data_valid) else $error(\"\");"
    },
    {
        "id": "1042_1043",
        "sva1": "property p_49;\n@(posedge clk)     (battery_low && !charger_connected) |-> power_save_mode;\nendproperty",
        "sva2": "property p_Power_Save_Mode;\n@(posedge clk)         (battery_low && !charger_connected) |-> power_save_mode;\nendproperty\nassert_p_Power_Save_Mode:assert property (p_Power_Save_Mode) else $error(\"\");"
    },
    {
        "id": "1043_1044",
        "sva1": "property p_4;\n@(posedge clk)     (packet_start && crc_check_en) |-> crc_ready;\nendproperty",
        "sva2": "property p_crc_ready_on_packet_start;\n@(posedge clk)         (packet_start && crc_check_en) |-> crc_ready;\nendproperty\nassert_p_crc_ready_on_packet_start:assert property (p_crc_ready_on_packet_start) else $error(\"\");"
    },
    {
        "id": "1044_1045",
        "sva1": "property p_50;\n@(posedge clk)     (firmware_update_req && secure_boot_en) |-> firmware_verify_start;\nendproperty",
        "sva2": "property p_Firmware_Update_Req_With_Secure_Boot;\n@(posedge clk)     (firmware_update_req && secure_boot_en) |-> firmware_verify_start;\nendproperty\nassert_p_Firmware_Update_Req_With_Secure_Boot:assert property (p_Firmware_Update_Req_With_Secure_Boot) else $error(\"\");"
    },
    {
        "id": "1045_1046",
        "sva1": "property p_5;\n@(posedge clk)     (wr_en && fifo_full) |-> overflow_flag;\nendproperty",
        "sva2": "property p_overflow_flag;\n@(posedge clk)         (wr_en && fifo_full) |-> overflow_flag;\nendproperty\nassert_p_overflow_flag:assert property (p_overflow_flag) else $error(\"\");"
    },
    {
        "id": "1046_1047",
        "sva1": "property p_6;\n@(posedge clk)     (irq_pending && irq_enable) |-> irq_asserted;\nendproperty",
        "sva2": "property p_irq_asserted;\n@(posedge clk)         (irq_pending && irq_enable) |-> irq_asserted;\nendproperty\nassert_p_irq_asserted:assert property (p_irq_asserted) else $error(\"\");"
    },
    {
        "id": "1047_1048",
        "sva1": "property p_7;\n@(posedge clk)     (cmd_valid && (cmd_type == 3'b101)) |-> (resp_ready && resp_type == 2'b01);\nendproperty",
        "sva2": "property p_cmd_valid_resp_ready;\n@(posedge clk)     (cmd_valid && (cmd_type == 3'b101)) |-> (resp_ready && (resp_type == 2'b01));\nendproperty\nassert_p_cmd_valid_resp_ready:assert property (p_cmd_valid_resp_ready) else $error(\"\");"
    },
    {
        "id": "1048_1049",
        "sva1": "property p_8;\n@(posedge clk)     (state == idle && start_operation) |-> (next_state == init);\nendproperty",
        "sva2": "property p_State_Transition_Idle_To_Init;\n@(posedge clk)         (state == idle && start_operation) |-> (next_state == init);\nendproperty\nassert_p_State_Transition_Idle_To_Init:assert property (p_State_Transition_Idle_To_Init) else $error(\"\");"
    },
    {
        "id": "1049_1050",
        "sva1": "property p_9;\n@(posedge clk)     (data_in_valid && (data_in[31:28] == 4'b1100)) |-> (data_out_ready && data_out[0]);\nendproperty",
        "sva2": "property p_data_out_ready_on_valid_input;\n@(posedge clk)     (data_in_valid && (data_in[31:28] == 4'b1100)) |-> (data_out_ready && data_out[0]);\nendproperty\nassert_p_data_out_ready_on_valid_input:assert property (p_data_out_ready_on_valid_input) else $error(\"\");"
    },
    {
        "id": "1050_1051",
        "sva1": "property p_fsm_idle_after_done;\n@(posedge clk)     done |=> ##1 fsm_state == IDLE;\nendproperty",
        "sva2": "property p_done_to_idle;\n@(posedge clk)         done == 1'b1 |=> ##1 fsm_state == IDLE;\nendproperty\nassert_p_done_to_idle:assert property (p_done_to_idle) else $error(\"\");"
    },
    {
        "id": "1051_1052",
        "sva1": "property p_buffer_empty_after_flush;\n@(posedge clk)     flush |=> ##1 buffer_empty;\nendproperty",
        "sva2": "property p_flush_buffer_empty;\n@(posedge clk)         flush == 1'b1 |=> ##1 buffer_empty == 1'b1;\nendproperty\nassert_p_flush_buffer_empty:assert property (p_flush_buffer_empty) else $error(\"\");"
    },
    {
        "id": "1052_1053",
        "sva1": "property p_packet_valid_after_start;\n@(posedge clk)     pkt_start |=> ##4 pkt_valid;\nendproperty",
        "sva2": "property p_pkt_valid_after_start;\n@(posedge clk)     pkt_start == 1'b1 |=> ##4 pkt_valid == 1'b1;\nendproperty\nassert_p_pkt_valid_after_start:assert property (p_pkt_valid_after_start) else $error(\"\");"
    },
    {
        "id": "1053_1054",
        "sva1": "property p_counter_reset_after_overflow;\n@(posedge clk)     cnt_overflow |=> ##1 cnt == 0;\nendproperty",
        "sva2": "property p_cnt_overflow_reset;\n@(posedge clk)         cnt_overflow == 1'b1 |=> ##1 cnt == 0;\nendproperty\nassert_p_cnt_overflow_reset:assert property (p_cnt_overflow_reset) else $error(\"\");"
    },
    {
        "id": "1054_1055",
        "sva1": "property p_ready_after_init_complete;\n@(posedge clk)     init_done |=> ##1 ready;\nendproperty",
        "sva2": "property p_Ready_After_Init;\n@(posedge clk)         init_done == 1'b1 |=> ##1 ready == 1'b1;\nendproperty\nassert_p_Ready_After_Init:assert property (p_Ready_After_Init) else $error(\"\");"
    },
    {
        "id": "1055_1056",
        "sva1": "property p_data_latch_after_strobe;\n@(posedge clk)     data_strobe |=> ##1 data_latched;\nendproperty",
        "sva2": "property p_data_latched_after_strobe;\n@(posedge clk)         data_strobe == 1'b1 |=> ##1 data_latched;\nendproperty\nassert_p_data_latched_after_strobe:assert property (p_data_latched_after_strobe) else $error(\"\");"
    },
    {
        "id": "1056_1057",
        "sva1": "property p_power_down_after_timeout;\n@(posedge clk)     timeout |=> ##2 power_down;\nendproperty",
        "sva2": "property p_timeout_power_down;\n@(posedge clk)     timeout |=> ##2 power_down;\nendproperty\nassert_p_timeout_power_down:assert property (p_timeout_power_down) else $error(\"\");"
    },
    {
        "id": "1057_1058",
        "sva1": "property p_busy_cleared_after_transfer;\n@(posedge clk)     transfer_done |=> ##1 !busy;\nendproperty",
        "sva2": "property p_Transfer_Done_Not_Busy;\n@(posedge clk)         transfer_done == 1'b1 |=> ##1 !busy;\nendproperty\nassert_p_Transfer_Done_Not_Busy:assert property (p_Transfer_Done_Not_Busy) else $error(\"\");"
    },
    {
        "id": "1058_1059",
        "sva1": "property p_ack_in_two_cycles;\n@(posedge clk)     req |=> ##2 ack;\nendproperty",
        "sva2": "property p_req_to_ack;\n@(posedge clk)         req == 1'b1 |=> ##2 ack == 1'b1;\nendproperty\nassert_p_req_to_ack:assert property (p_req_to_ack) else $error(\"\");"
    },
    {
        "id": "1059_1060",
        "sva1": "property p_fifo_push_followed_by_not_empty;\n@(posedge clk)     push_en |=> ##1 !fifo_empty;\nendproperty",
        "sva2": "property p_push_en_fifo_empty;\n@(posedge clk)         push_en == 1'b1 |=> ##1 !fifo_empty;\nendproperty\nassert_p_push_en_fifo_empty:assert property (p_push_en_fifo_empty) else $error(\"\");"
    },
    {
        "id": "1060_1061",
        "sva1": "property p_config_update_after_write;\n@(posedge clk)     reg_write |=> ##1 config_updated;\nendproperty",
        "sva2": "property p_reg_write_config_updated;\n@(posedge clk)         reg_write == 1'b1 |=> ##1 config_updated == 1'b1;\nendproperty\nassert_p_reg_write_config_updated:assert property (p_reg_write_config_updated) else $error(\"\");"
    },
    {
        "id": "1061_1062",
        "sva1": "property p_interrupt_mask_after_set;\n@(posedge clk)     int_mask_set |=> ##1 int_masked;\nendproperty",
        "sva2": "property p_int_mask_set_to_masked;\n@(posedge clk)         int_mask_set == 1'b1 |=> ##1 int_masked == 1'b1;\nendproperty\nassert_p_int_mask_set_to_masked:assert property (p_int_mask_set_to_masked) else $error(\"\");"
    },
    {
        "id": "1062_1063",
        "sva1": "property p_clock_gated_after_enable_low;\n@(posedge clk)     !clk_enable |=> ##1 clk_gated;\nendproperty",
        "sva2": "property p_Clk_Gated_After_Disable;\n@(posedge clk)     !clk_enable |=> ##1 clk_gated;\nendproperty\nassert_p_Clk_Gated_After_Disable:assert property (p_Clk_Gated_After_Disable) else $error(\"\");"
    },
    {
        "id": "1063_1064",
        "sva1": "property p_data_valid_after_start;\n@(posedge clk)     start |=> ##3 data_valid;\nendproperty",
        "sva2": "property p_Start_To_DataValid;\n@(posedge clk)         start == 1'b1 |=> ##3 data_valid;\nendproperty\nassert_p_Start_To_DataValid:assert property (p_Start_To_DataValid) else $error(\"\");"
    },
    {
        "id": "1064_1065",
        "sva1": "property p_fifo_pop_followed_by_not_full;\n@(posedge clk)     pop_en |=> ##1 !fifo_full;\nendproperty",
        "sva2": "property p_pop_en_fifo_full;\n@(posedge clk)         pop_en == 1'b1 |=> ##1 !fifo_full;\nendproperty\nassert_p_pop_en_fifo_full:assert property (p_pop_en_fifo_full) else $error(\"\");"
    },
    {
        "id": "1065_1066",
        "sva1": "property p_state_change_after_cmd;\n@(posedge clk)     cmd_valid |=> ##1 next_state != curr_state;\nendproperty",
        "sva2": "property p_Next_State_Change;\n@(posedge clk)         cmd_valid == 1'b1 |=> ##1 next_state != curr_state;\nendproperty\nassert_p_Next_State_Change:assert property (p_Next_State_Change) else $error(\"\");"
    },
    {
        "id": "1066_1067",
        "sva1": "property p_address_stable_during_transfer;\n@(posedge clk)     transfer_active |=> $stable(address);\nendproperty",
        "sva2": "property p_Stable_Address_After_Transfer;\n@(posedge clk)         transfer_active == 1'b1 |=> $stable(address);\nendproperty\nassert_p_Stable_Address_After_Transfer:assert property (p_Stable_Address_After_Transfer) else $error(\"\");"
    },
    {
        "id": "1067_1068",
        "sva1": "property p_pipeline_stall_after_hazard;\n@(posedge clk)     hazard_detected |=> ##1 pipeline_stall;\nendproperty",
        "sva2": "property p_Hazard_Detected_Stall;\n@(posedge clk)         hazard_detected == 1'b1 |=> ##1 pipeline_stall == 1'b1;\nendproperty\nassert_p_Hazard_Detected_Stall:assert property (p_Hazard_Detected_Stall) else $error(\"\");"
    },
    {
        "id": "1068_1069",
        "sva1": "property p_cache_invalidate_complete_after_cmd;\n@(posedge clk)     invalidate_cmd |=> ##5 invalidate_done;\nendproperty",
        "sva2": "property p_invalidate_cmd_to_done;\n@(posedge clk)     invalidate_cmd == 1'b1 |=> ##5 invalidate_done == 1'b1;\nendproperty\nassert_p_invalidate_cmd_to_done:assert property (p_invalidate_cmd_to_done) else $error(\"\");"
    },
    {
        "id": "1069_1070",
        "sva1": "property p_no_reset_on_valid_rise;\n@(posedge clk)     $rose(valid) |=> !reset;\nendproperty",
        "sva2": "property p_Valid_Rose_Reset;\n@(posedge clk)         $rose(valid) |=> !reset;\nendproperty\nassert_p_Valid_Rose_Reset:assert property (p_Valid_Rose_Reset) else $error(\"\");"
    },
    {
        "id": "1070_1071",
        "sva1": "property p_data_ready_after_fetch;\n@(posedge clk)     fetch_complete |=> ##1 data_ready;\nendproperty",
        "sva2": "property p_fetch_complete_data_ready;\n@(posedge clk)         fetch_complete == 1'b1 |=> ##1 data_ready == 1'b1;\nendproperty\nassert_p_fetch_complete_data_ready:assert property (p_fetch_complete_data_ready) else $error(\"\");"
    },
    {
        "id": "1071_1072",
        "sva1": "property p_bus_request_granted;\n@(posedge clk)     bus_request |=> ##2 bus_grant;\nendproperty",
        "sva2": "property p_bus_grant_after_request;\n@(posedge clk)         bus_request == 1'b1 |=> ##2 bus_grant == 1'b1;\nendproperty\nassert_p_bus_grant_after_request:assert property (p_bus_grant_after_request) else $error(\"\");"
    },
    {
        "id": "1072_1073",
        "sva1": "property p_register_write_propagated;\n@(posedge clk)     reg_write |=> ##1 reg_updated;\nendproperty",
        "sva2": "property p_reg_updated_after_write;\n@(posedge clk)     reg_write == 1'b1 |=> ##1 reg_updated;\nendproperty\nassert_p_reg_updated_after_write:assert property (p_reg_updated_after_write) else $error(\"\");"
    },
    {
        "id": "1073_1074",
        "sva1": "property p_power_up_sequence_complete;\n@(posedge clk)     power_on |=> ##4 power_ready;\nendproperty",
        "sva2": "property p_power_sequence;\n@(posedge clk)         power_on |=> ##4 power_ready;\nendproperty\nassert_p_power_sequence:assert property (p_power_sequence) else $error(\"\");"
    },
    {
        "id": "1074_1075",
        "sva1": "property p_clock_switch_completion;\n@(posedge clk) clock_switch_start |-> ##[5:12] clock_switch_done;\nendproperty",
        "sva2": "property p_clock_switch_sequence;\n@(posedge clk)         clock_switch_start == 1'b1 |-> ##[5:12] clock_switch_done;\nendproperty\nassert_p_clock_switch_sequence:assert property (p_clock_switch_sequence) else $error(\"\");"
    },
    {
        "id": "1075_1076",
        "sva1": "property p_interrupt_pending_after_trigger;\n@(posedge clk)     int_trigger |=> ##1 int_pending;\nendproperty",
        "sva2": "property p_int_trigger_to_pending;\n@(posedge clk)         int_trigger == 1'b1 |=> ##1 int_pending == 1'b1;\nendproperty\nassert_p_int_trigger_to_pending:assert property (p_int_trigger_to_pending) else $error(\"\");"
    },
    {
        "id": "1076_1077",
        "sva1": "property p_fifo_overflow_after_full_and_push;\n@(posedge clk)     fifo_full && push_en |=> ##1 fifo_overflow;\nendproperty",
        "sva2": "property p_Fifo_Overflow_After_Push_When_Full;\n@(posedge clk)     (fifo_full && push_en) |=> ##1 fifo_overflow;\nendproperty\nassert_p_Fifo_Overflow_After_Push_When_Full:assert property (p_Fifo_Overflow_After_Push_When_Full) else $error(\"\");"
    },
    {
        "id": "1077_1078",
        "sva1": "property p_watchdog_timeout_reset;\n@(posedge clk)     watchdog_timeout |=> ##1 system_reset;\nendproperty",
        "sva2": "property p_watchdog_timeout_reset;\n@(posedge clk)         watchdog_timeout == 1'b1 |=> ##1 system_reset == 1'b1;\nendproperty\nassert_p_watchdog_timeout_reset:assert property (p_watchdog_timeout_reset) else $error(\"\");"
    },
    {
        "id": "1078_1079",
        "sva1": "property p_clock_switch_complete;\n@(posedge clk)     clk_switch_req |=> ##2 clk_switch_done;\nendproperty",
        "sva2": "property p_clk_switch_sequence;\n@(posedge clk)     clk_switch_req == 1'b1 |=> ##2 clk_switch_done == 1'b1;\nendproperty\nassert_p_clk_switch_sequence:assert property (p_clk_switch_sequence) else $error(\"\");"
    },
    {
        "id": "1079_1080",
        "sva1": "property p_data_corrected_after_ecc;\n@(posedge clk)     ecc_trigger |=> ##1 data_corrected;\nendproperty",
        "sva2": "property p_ecc_trigger_data_corrected;\n@(posedge clk)     ecc_trigger == 1'b1 |=> ##1 data_corrected == 1'b1;\nendproperty\nassert_p_ecc_trigger_data_corrected:assert property (p_ecc_trigger_data_corrected) else $error(\"\");"
    },
    {
        "id": "1080_1081",
        "sva1": "property p_data_stable_after_enable;\n@(posedge clk)     $fell(enable) |=> $stable(data);\nendproperty",
        "sva2": "property p_Stable_Data_After_Fell_Enable;\n@(posedge clk)     $fell(enable) |=> $stable(data);\nendproperty\nassert_p_Stable_Data_After_Fell_Enable:assert property (p_Stable_Data_After_Fell_Enable) else $error(\"\");"
    },
    {
        "id": "1081_1082",
        "sva1": "property p_bus_lock_released_after_transfer;\n@(posedge clk)     transfer_complete |=> ##1 !bus_lock;\nendproperty",
        "sva2": "property p_transfer_complete_unlock;\n@(posedge clk)         transfer_complete == 1'b1 |=> ##1 !bus_lock;\nendproperty\nassert_p_transfer_complete_unlock:assert property (p_transfer_complete_unlock) else $error(\"\");"
    },
    {
        "id": "1082_1083",
        "sva1": "property p_config_loaded_after_reset;\n@(posedge clk)     !reset_n |=> ##3 config_loaded;\nendproperty",
        "sva2": "property p_Config_Load_After_Reset;\n@(posedge clk)         !reset_n |=> ##3 config_loaded;\nendproperty\nassert_p_Config_Load_After_Reset:assert property (p_Config_Load_After_Reset) else $error(\"\");"
    },
    {
        "id": "1083_1084",
        "sva1": "property p_pipeline_flush_after_branch;\n@(posedge clk)     branch_taken |=> ##1 pipeline_flush;\nendproperty",
        "sva2": "property p_Branch_Taken_Flush;\n@(posedge clk)         branch_taken == 1'b1 |=> ##1 pipeline_flush == 1'b1;\nendproperty\nassert_p_Branch_Taken_Flush:assert property (p_Branch_Taken_Flush) else $error(\"\");"
    },
    {
        "id": "1084_1085",
        "sva1": "property p_thermal_shutdown_after_overheat;\n@(posedge clk)     overheat |=> ##2 thermal_shutdown;\nendproperty",
        "sva2": "property p_thermal_shutdown_after_overheat;\n@(posedge clk)     overheat == 1'b1 |=> ##2 thermal_shutdown == 1'b1;\nendproperty\nassert_p_thermal_shutdown_after_overheat:assert property (p_thermal_shutdown_after_overheat) else $error(\"\");"
    },
    {
        "id": "1085_1086",
        "sva1": "property p_memory_test_complete;\n@(posedge clk)     mem_test_start |=> ##8 mem_test_done;\nendproperty",
        "sva2": "property p_mem_test_sequence;\n@(posedge clk)     mem_test_start == 1'b1 |=> ##8 mem_test_done == 1'b1;\nendproperty\nassert_p_mem_test_sequence:assert property (p_mem_test_sequence) else $error(\"\");"
    },
    {
        "id": "1086_1087",
        "sva1": "property p_voltage_stable_after_power_good;\n@(posedge clk)     power_good |=> $stable(voltage);\nendproperty",
        "sva2": "property p_Voltage_Stable_After_Power_Good;\n@(posedge clk)     power_good == 1'b1 |=> $stable(voltage);\nendproperty\nassert_p_Voltage_Stable_After_Power_Good:assert property (p_Voltage_Stable_After_Power_Good) else $error(\"\");"
    },
    {
        "id": "1087_1088",
        "sva1": "property p_debug_mode_entered_after_trigger;\n@(posedge clk)     debug_trigger |=> ##1 debug_mode;\nendproperty",
        "sva2": "property p_debug_trigger_to_mode;\n@(posedge clk)     debug_trigger == 1'b1 |=> ##1 debug_mode == 1'b1;\nendproperty\nassert_p_debug_trigger_to_mode:assert property (p_debug_trigger_to_mode) else $error(\"\");"
    },
    {
        "id": "1088_1089",
        "sva1": "property p_bus_error_after_invalid_access;\n@(posedge clk)     invalid_access |=> ##1 bus_error;\nendproperty",
        "sva2": "property p_Invalid_Access_Bus_Error;\n@(posedge clk)         invalid_access |=> ##1 bus_error;\nendproperty\nassert_p_Invalid_Access_Bus_Error:assert property (p_Invalid_Access_Bus_Error) else $error(\"\");"
    },
    {
        "id": "1089_1090",
        "sva1": "property p_cache_hit_after_address_match;\n@(posedge clk)     address_match |=> ##1 cache_hit;\nendproperty",
        "sva2": "property p_address_match_to_cache_hit;\n@(posedge clk)         address_match == 1'b1 |=> ##1 cache_hit == 1'b1;\nendproperty\nassert_p_address_match_to_cache_hit:assert property (p_address_match_to_cache_hit) else $error(\"\");"
    },
    {
        "id": "1090_1091",
        "sva1": "property p_scan_chain_loaded_after_enable;\n@(posedge clk)     scan_enable |=> ##5 scan_loaded;\nendproperty",
        "sva2": "property p_scan_loaded_after_enable;\n@(posedge clk)     scan_enable == 1'b1 |=> ##5 scan_loaded == 1'b1;\nendproperty\nassert_p_scan_loaded_after_enable:assert property (p_scan_loaded_after_enable) else $error(\"\");"
    },
    {
        "id": "1091_1092",
        "sva1": "property p_fifo_not_full_after_pop;\n@(posedge clk)     pop_en |=> !fifo_full;\nendproperty",
        "sva2": "property p_Pop_En_Fifo_Full;\n@(posedge clk)         pop_en == 1'b1 |=> !fifo_full;\nendproperty\nassert_p_Pop_En_Fifo_Full:assert property (p_Pop_En_Fifo_Full) else $error(\"\");"
    },
    {
        "id": "1092_1093",
        "sva1": "property p_pll_locked_after_enable;\n@(posedge clk)     pll_enable |=> ##10 pll_locked;\nendproperty",
        "sva2": "property p_pll_lock_after_enable;\n@(posedge clk)     pll_enable == 1'b1 |=> ##10 pll_locked == 1'b1;\nendproperty\nassert_p_pll_lock_after_enable:assert property (p_pll_lock_after_enable) else $error(\"\");"
    },
    {
        "id": "1093_1094",
        "sva1": "property p_data_consistent_after_sync;\n@(posedge clk)     sync_pulse |=> $stable(sync_data);\nendproperty",
        "sva2": "property p_sync_data_stable_after_pulse;\n@(posedge clk)         sync_pulse == 1'b1 |=> $stable(sync_data);\nendproperty\nassert_p_sync_data_stable_after_pulse:assert property (p_sync_data_stable_after_pulse) else $error(\"\");"
    },
    {
        "id": "1094_1095",
        "sva1": "property p_interrupt_cleared_after_ack;\n@(posedge clk)     int_ack |=> ##1 !interrupt;\nendproperty",
        "sva2": "property p_Interrupt_Acknowledge;\n@(posedge clk)         int_ack == 1'b1 |=> ##1 !interrupt;\nendproperty\nassert_p_Interrupt_Acknowledge:assert property (p_Interrupt_Acknowledge) else $error(\"\");"
    },
    {
        "id": "1095_1096",
        "sva1": "property p_error_cleared_after_reset;\n@(posedge clk)     $rose(rst_n) |=> ##1 !err_flag;\nendproperty",
        "sva2": "property p_Err_Flag_After_Reset;\n@(posedge clk)     $rose(rst_n) |=> ##1 !err_flag;\nendproperty\nassert_p_Err_Flag_After_Reset:assert property (p_Err_Flag_After_Reset) else $error(\"\");"
    },
    {
        "id": "1096_1097",
        "sva1": "property p_grant_after_3_cycles_of_req;\n@(posedge clk)     req |=> ##3 grant;\nendproperty",
        "sva2": "property p_req_to_grant;\n@(posedge clk)     req == 1'b1 |=> ##3 grant == 1'b1;\nendproperty\nassert_p_req_to_grant:assert property (p_req_to_grant) else $error(\"\");"
    },
    {
        "id": "1097_1098",
        "sva1": "property p_write_followed_by_read_ready;\n@(posedge clk)     write_en |=> ##2 read_ready;\nendproperty",
        "sva2": "property p_write_en_to_read_ready;\n@(posedge clk)     write_en == 1'b1 |=> ##2 read_ready == 1'b1;\nendproperty\nassert_p_write_en_to_read_ready:assert property (p_write_en_to_read_ready) else $error(\"\");"
    },
    {
        "id": "1098_1099",
        "sva1": "property p_status_update_after_cmd;\n@(posedge clk)     cmd_valid |=> ##1 status_update;\nendproperty",
        "sva2": "property p_cmd_valid_status_update;\n@(posedge clk)         cmd_valid == 1'b1 |=> ##1 status_update == 1'b1;\nendproperty\nassert_p_cmd_valid_status_update:assert property (p_cmd_valid_status_update) else $error(\"\");"
    },
    {
        "id": "1099_1100",
        "sva1": "property p_fixed_rep_13;\n@(posedge clk) (intr_pending)[*4] |-> intr_handler_active;\nendproperty",
        "sva2": "property p_intr_handler_active;\n@(posedge clk)         intr_pending[*4] |-> intr_handler_active;\nendproperty\nassert_p_intr_handler_active:assert property (p_intr_handler_active) else $error(\"\");"
    },
    {
        "id": "1100_1101",
        "sva1": "property p_fixed_rep_14;\n@(posedge clk) (power_down)[*5] |-> power_ok == 0;\nendproperty",
        "sva2": "property p_Power_Down_To_Power_Ok;\n@(posedge clk)         power_down[*5] |-> power_ok == 0;\nendproperty\nassert_p_Power_Down_To_Power_Ok:assert property (p_Power_Down_To_Power_Ok) else $error(\"\");"
    },
    {
        "id": "1101_1102",
        "sva1": "property p_fixed_rep_15;\n@(posedge clk) (tx_busy)[*8] |-> ##8 tx_done;\nendproperty",
        "sva2": "property p_tx_done_after_busy;\n@(posedge clk)     tx_busy[*8] |-> ##8 tx_done;\nendproperty\nassert_p_tx_done_after_busy:assert property (p_tx_done_after_busy) else $error(\"\");"
    },
    {
        "id": "1102_1103",
        "sva1": "property p_fixed_rep_16;\n@(posedge clk) (crc_match)[*3] |-> crc_valid;\nendproperty",
        "sva2": "property p_crc_match_to_valid;\n@(posedge clk)     crc_match[*3] |-> crc_valid;\nendproperty\nassert_p_crc_match_to_valid:assert property (p_crc_match_to_valid) else $error(\"\");"
    },
    {
        "id": "1103_1104",
        "sva1": "property p_fixed_rep_17;\n@(posedge clk) (fifo_level > threshold)[*2] |-> fifo_almost_full;\nendproperty",
        "sva2": "property p_fifo_almost_full;\n@(posedge clk)         (fifo_level > threshold)[*2] |-> fifo_almost_full;\nendproperty\nassert_p_fifo_almost_full:assert property (p_fifo_almost_full) else $error(\"\");"
    },
    {
        "id": "1104_1105",
        "sva1": "property p_fixed_rep_18;\n@(posedge clk) (calibration_active)[*10] |-> calibration_done;\nendproperty",
        "sva2": "property p_calibration_done;\n@(posedge clk)     calibration_active[*10] |-> calibration_done;\nendproperty\nassert_p_calibration_done:assert property (p_calibration_done) else $error(\"\");"
    },
    {
        "id": "1105_1106",
        "sva1": "property p_fixed_rep_19;\n@(posedge clk) (sensor_ready)[*4] |-> sensor_data_valid;\nendproperty",
        "sva2": "property p_sensor_data_valid_after_ready;\n@(posedge clk)     sensor_ready[*4] |-> sensor_data_valid;\nendproperty\nassert_p_sensor_data_valid_after_ready:assert property (p_sensor_data_valid_after_ready) else $error(\"\");"
    },
    {
        "id": "1106_1107",
        "sva1": "property p_fixed_rep_1;\n@(posedge clk) ready[*3] |-> ##2 done;\nendproperty",
        "sva2": "property p_ready_to_done;\n@(posedge clk)         ready[*3] |-> ##2 done;\nendproperty\nassert_p_ready_to_done:assert property (p_ready_to_done) else $error(\"\");"
    },
    {
        "id": "1107_1108",
        "sva1": "property p_fixed_rep_20;\n@(posedge clk) (pll_locked)[*3] |-> clock_stable;\nendproperty",
        "sva2": "property p_clock_stable_after_pll_locked;\n@(posedge clk)         pll_locked[*3] |-> clock_stable;\nendproperty\nassert_p_clock_stable_after_pll_locked:assert property (p_clock_stable_after_pll_locked) else $error(\"\");"
    },
    {
        "id": "1108_1109",
        "sva1": "property p_fixed_rep_22;\n@(posedge clk) (dma_req)[*2] |-> ##2 dma_ack;\nendproperty",
        "sva2": "property p_dma_ack_after_req;\n@(posedge clk)     (dma_req[*2]) |-> ##2 dma_ack;\nendproperty\nassert_p_dma_ack_after_req:assert property (p_dma_ack_after_req) else $error(\"\");"
    },
    {
        "id": "1109_1110",
        "sva1": "property p_fixed_rep_23;\n@(posedge clk) (cache_hit)[*5] |-> !cache_miss;\nendproperty",
        "sva2": "property p_Cache_Hit_No_Miss;\n@(posedge clk)         cache_hit[*5] |-> !cache_miss;\nendproperty\nassert_p_Cache_Hit_No_Miss:assert property (p_Cache_Hit_No_Miss) else $error(\"\");"
    },
    {
        "id": "1110_1111",
        "sva1": "property p_fixed_rep_24;\n@(posedge clk) (watchdog_active)[*8] |-> watchdog_reset;\nendproperty",
        "sva2": "property p_watchdog_reset_after_active;\n@(posedge clk)     watchdog_active[*8] |-> watchdog_reset;\nendproperty\nassert_p_watchdog_reset_after_active:assert property (p_watchdog_reset_after_active) else $error(\"\");"
    },
    {
        "id": "1111_1112",
        "sva1": "property p_fixed_rep_25;\n@(posedge clk) (encryption_busy)[*12] |-> encryption_done;\nendproperty",
        "sva2": "property p_encryption_busy_to_done;\n@(posedge clk)     encryption_busy[*12] |-> encryption_done;\nendproperty\nassert_p_encryption_busy_to_done:assert property (p_encryption_busy_to_done) else $error(\"\");"
    },
    {
        "id": "1112_1113",
        "sva1": "property p_fixed_rep_26;\n@(posedge clk) (debug_mode)[*3] |-> debug_data_valid;\nendproperty",
        "sva2": "property p_debug_data_valid;\n@(posedge clk)     debug_mode[*3] |-> debug_data_valid;\nendproperty\nassert_p_debug_data_valid:assert property (p_debug_data_valid) else $error(\"\");"
    },
    {
        "id": "1113_1114",
        "sva1": "property p_fixed_rep_27;\n@(posedge clk) (sync_pulse)[*4] |-> sync_achieved;\nendproperty",
        "sva2": "property p_sync_achieved;\n@(posedge clk)         sync_pulse[*4] |-> sync_achieved;\nendproperty\nassert_p_sync_achieved:assert property (p_sync_achieved) else $error(\"\");"
    },
    {
        "id": "1114_1115",
        "sva1": "property p_fixed_rep_28;\n@(posedge clk) (test_mode)[*7] |-> test_complete;\nendproperty",
        "sva2": "property p_test_complete;\n@(posedge clk)     test_mode[*7] |-> test_complete;\nendproperty\nassert_p_test_complete:assert property (p_test_complete) else $error(\"\");"
    },
    {
        "id": "1115_1116",
        "sva1": "property p_fixed_rep_29;\n@(posedge clk) (pipeline_stall)[*5] |-> pipeline_flush;\nendproperty",
        "sva2": "property p_Pipeline_Stall_Flush;\n@(posedge clk)     pipeline_stall[*5] |-> pipeline_flush;\nendproperty\nassert_p_Pipeline_Stall_Flush:assert property (p_Pipeline_Stall_Flush) else $error(\"\");"
    },
    {
        "id": "1116_1117",
        "sva1": "property p_fixed_rep_2;\n@(posedge clk) $fell(reset_n)[*2] |=> !error;\nendproperty",
        "sva2": "property p_Error_After_Reset_Fell_Twice;\n@(posedge clk)         $fell(reset_n)[*2] |=> !error;\nendproperty\nassert_p_Error_After_Reset_Fell_Twice:assert property (p_Error_After_Reset_Fell_Twice) else $error(\"\");"
    },
    {
        "id": "1117_1118",
        "sva1": "property p_fixed_rep_30;\n@(posedge clk) (security_error)[*3] |-> system_halt;\nendproperty",
        "sva2": "property p_security_error_halt;\n@(posedge clk)     security_error[*3] |-> system_halt;\nendproperty\nassert_p_security_error_halt:assert property (p_security_error_halt) else $error(\"\");"
    },
    {
        "id": "1118_1119",
        "sva1": "property p_fixed_rep_31;\n@(posedge clk) (voltage_low)[*4] |-> brownout_reset;\nendproperty",
        "sva2": "property p_Voltage_Low_Brownout_Reset;\n@(posedge clk)     voltage_low[*4] |-> brownout_reset;\nendproperty\nassert_p_Voltage_Low_Brownout_Reset:assert property (p_Voltage_Low_Brownout_Reset) else $error(\"\");"
    },
    {
        "id": "1119_1120",
        "sva1": "property p_fixed_rep_32;\n@(posedge clk) (temperature_high)[*6] |-> thermal_shutdown;\nendproperty",
        "sva2": "property p_Thermal_Shutdown;\n@(posedge clk)         temperature_high[*6] |-> thermal_shutdown;\nendproperty\nassert_p_Thermal_Shutdown:assert property (p_Thermal_Shutdown) else $error(\"\");"
    },
    {
        "id": "1120_1121",
        "sva1": "property p_fixed_rep_33;\n@(posedge clk) (rx_error)[*2] |-> rx_reset;\nendproperty",
        "sva2": "property p_Rx_Error_To_Reset;\n@(posedge clk)     rx_error[*2] |-> rx_reset;\nendproperty\nassert_p_Rx_Error_To_Reset:assert property (p_Rx_Error_To_Reset) else $error(\"\");"
    },
    {
        "id": "1121_1122",
        "sva1": "property p_fixed_rep_34;\n@(posedge clk) (clock_div_active)[*8] |-> clock_div_locked;\nendproperty",
        "sva2": "property p_clock_div_locked;\n@(posedge clk)     clock_div_active[*8] |-> clock_div_locked;\nendproperty\nassert_p_clock_div_locked:assert property (p_clock_div_locked) else $error(\"\");"
    },
    {
        "id": "1122_1123",
        "sva1": "property p_fixed_rep_35;\n@(posedge clk) (mem_init)[*10] |-> mem_ready;\nendproperty",
        "sva2": "property p_mem_ready_after_init;\n@(posedge clk)     mem_init[*10] |-> mem_ready;\nendproperty\nassert_p_mem_ready_after_init:assert property (p_mem_ready_after_init) else $error(\"\");"
    },
    {
        "id": "1123_1124",
        "sva1": "property p_fixed_rep_37;\n@(posedge clk) (pwm_enabled)[*3] |-> pwm_output_active;\nendproperty",
        "sva2": "property p_pwm_output_active_after_enable;\n@(posedge clk)         (pwm_enabled[*3]) |-> pwm_output_active;\nendproperty\nassert_p_pwm_output_active_after_enable:assert property (p_pwm_output_active_after_enable) else $error(\"\");"
    },
    {
        "id": "1124_1125",
        "sva1": "property p_fixed_rep_36;\n@(posedge clk) (adc_converting)[*5] |-> adc_data_ready;\nendproperty",
        "sva2": "property p_adc_converting_to_ready;\n@(posedge clk)         adc_converting[*5] |-> adc_data_ready;\nendproperty\nassert_p_adc_converting_to_ready:assert property (p_adc_converting_to_ready) else $error(\"\");"
    },
    {
        "id": "1125_1126",
        "sva1": "property p_fixed_rep_38;\n@(posedge clk) (spi_cs_active)[*4] |-> spi_transfer_done;\nendproperty",
        "sva2": "property p_spi_transfer_done_after_cs_active;\n@(posedge clk)     spi_cs_active[*4] |-> spi_transfer_done;\nendproperty\nassert_p_spi_transfer_done_after_cs_active:assert property (p_spi_transfer_done_after_cs_active) else $error(\"\");"
    },
    {
        "id": "1126_1127",
        "sva1": "property p_fixed_rep_39;\n@(posedge clk) (i2c_start)[*2] |-> i2c_busy;\nendproperty",
        "sva2": "property p_i2c_start_to_busy;\n@(posedge clk)     (i2c_start)[*2] |-> i2c_busy;\nendproperty\nassert_p_i2c_start_to_busy:assert property (p_i2c_start_to_busy) else $error(\"\");"
    },
    {
        "id": "1127_1128",
        "sva1": "property p_fixed_rep_40;\n@(posedge clk) (uart_tx_empty)[*3] |-> uart_tx_idle;\nendproperty",
        "sva2": "property p_uart_tx_idle_after_empty;\n@(posedge clk)     uart_tx_empty[*3] |-> uart_tx_idle;\nendproperty\nassert_p_uart_tx_idle_after_empty:assert property (p_uart_tx_idle_after_empty) else $error(\"\");"
    },
    {
        "id": "1128_1129",
        "sva1": "property p_fixed_rep_41;\n@(posedge clk) (can_bus_off)[*5] |-> can_recovery_mode;\nendproperty",
        "sva2": "property p_Can_Recovery_Mode;\n@(posedge clk)     can_bus_off[*5] |-> can_recovery_mode;\nendproperty\nassert_p_Can_Recovery_Mode:assert property (p_Can_Recovery_Mode) else $error(\"\");"
    },
    {
        "id": "1129_1130",
        "sva1": "property p_fixed_rep_42;\n@(posedge clk) (eth_collision)[*2] |-> eth_retransmit;\nendproperty",
        "sva2": "property p_eth_retransmit_on_collision;\n@(posedge clk)         (eth_collision[*2]) |-> eth_retransmit;\nendproperty\nassert_p_eth_retransmit_on_collision:assert property (p_eth_retransmit_on_collision) else $error(\"\");"
    },
    {
        "id": "1130_1131",
        "sva1": "property p_fixed_rep_43;\n@(posedge clk) (usb_reset)[*3] |-> usb_enumeration;\nendproperty",
        "sva2": "property p_usb_enumeration_after_reset;\n@(posedge clk)     usb_reset[*3] |-> usb_enumeration;\nendproperty\nassert_p_usb_enumeration_after_reset:assert property (p_usb_enumeration_after_reset) else $error(\"\");"
    },
    {
        "id": "1131_1132",
        "sva1": "property p_fixed_rep_45;\n@(posedge clk) (flash_erase)[*100] |-> flash_erase_done;\nendproperty",
        "sva2": "property p_flash_erase_completion;\n@(posedge clk)         (flash_erase)[*100] |-> flash_erase_done;\nendproperty\nassert_p_flash_erase_completion:assert property (p_flash_erase_completion) else $error(\"\");"
    },
    {
        "id": "1132_1133",
        "sva1": "property p_fixed_rep_44;\n@(posedge clk) (sd_card_busy)[*8] |-> sd_card_ready;\nendproperty",
        "sva2": "property p_sd_card_ready_after_busy;\n@(posedge clk)     sd_card_busy[*8] |-> sd_card_ready;\nendproperty\nassert_p_sd_card_ready_after_busy:assert property (p_sd_card_ready_after_busy) else $error(\"\");"
    },
    {
        "id": "1133_1134",
        "sva1": "property p_fixed_rep_46;\n@(posedge clk) (dsp_processing)[*20] |-> dsp_done;\nendproperty",
        "sva2": "property p_dsp_processing_to_done;\n@(posedge clk)         (dsp_processing[*20]) |-> dsp_done;\nendproperty\nassert_p_dsp_processing_to_done:assert property (p_dsp_processing_to_done) else $error(\"\");"
    },
    {
        "id": "1134_1135",
        "sva1": "property p_fixed_rep_47;\n@(posedge clk) (fpu_operation)[*5] |-> fpu_result_valid;\nendproperty",
        "sva2": "property p_FPU_Operation_To_Valid;\n@(posedge clk)     fpu_operation[*5] |-> fpu_result_valid;\nendproperty\nassert_p_FPU_Operation_To_Valid:assert property (p_FPU_Operation_To_Valid) else $error(\"\");"
    },
    {
        "id": "1135_1136",
        "sva1": "property p_fixed_rep_48;\n@(posedge clk) (crypto_key_loaded)[*3] |-> crypto_ready;\nendproperty",
        "sva2": "property p_Crypto_Ready_After_Key_Loaded;\n@(posedge clk)     crypto_key_loaded[*3] |-> crypto_ready;\nendproperty\nassert_p_Crypto_Ready_After_Key_Loaded:assert property (p_Crypto_Ready_After_Key_Loaded) else $error(\"\");"
    },
    {
        "id": "1136_1137",
        "sva1": "property p_fixed_rep_49;\n@(posedge clk) (sensor_calibrating)[*15] |-> sensor_accurate;\nendproperty",
        "sva2": "property p_sensor_accuracy_during_calibration;\n@(posedge clk)     sensor_calibrating[*15] |-> sensor_accurate;\nendproperty\nassert_p_sensor_accuracy_during_calibration:assert property (p_sensor_accuracy_during_calibration) else $error(\"\");"
    },
    {
        "id": "1137_1138",
        "sva1": "property p_fixed_rep_4;\n@(posedge clk) $stable(data_in)[*5] |-> data_out == $past(data_in,5);\nendproperty",
        "sva2": "property p_Stable_Data_In_To_Data_Out;\n@(posedge clk)     $stable(data_in)[*5] |-> data_out == $past(data_in, 5);\nendproperty\nassert_p_Stable_Data_In_To_Data_Out:assert property (p_Stable_Data_In_To_Data_Out) else $error(\"\");"
    },
    {
        "id": "1138_1139",
        "sva1": "property p_fixed_rep_50;\n@(posedge clk) (radio_tuning)[*25] |-> radio_locked;\nendproperty",
        "sva2": "property p_radio_locked_after_tuning;\n@(posedge clk)     (radio_tuning[*25]) |-> radio_locked;\nendproperty\nassert_p_radio_locked_after_tuning:assert property (p_radio_locked_after_tuning) else $error(\"\");"
    },
    {
        "id": "1139_1140",
        "sva1": "property p_fixed_rep_5;\n@(posedge clk) req[*3] |-> ##[1:3] ack;\nendproperty",
        "sva2": "property p_req_ack_timing;\n@(posedge clk)         req[*3] |-> ##[1:3] ack;\nendproperty\nassert_p_req_ack_timing:assert property (p_req_ack_timing) else $error(\"\");"
    },
    {
        "id": "1140_1141",
        "sva1": "property p_fixed_rep_6;\n@(posedge clk) (en && !full)[*2] |=> $rose(wr_en);\nendproperty",
        "sva2": "property p_wr_en_after_two_en_non_full_cycles;\n@(posedge clk)     (en && !full)[*2] |=> $rose(wr_en);\nendproperty\nassert_p_wr_en_after_two_en_non_full_cycles:assert property (p_wr_en_after_two_en_non_full_cycles) else $error(\"\");"
    },
    {
        "id": "1141_1142",
        "sva1": "property p_fixed_rep_7;\n@(posedge clk) sync[*4] |-> ##4 $stable(signal);\nendproperty",
        "sva2": "property p_sync_stable_signal;\n@(posedge clk)         sync[*4] |-> ##4 $stable(signal);\nendproperty\nassert_p_sync_stable_signal:assert property (p_sync_stable_signal) else $error(\"\");"
    },
    {
        "id": "1142_1143",
        "sva1": "property p_fixed_rep_9;\n@(posedge clk) (parity == $past(parity))[*6] |-> parity_valid;\nendproperty",
        "sva2": "property p_Parity_Stable_Then_Valid;\n@(posedge clk)         (parity == $past(parity))[*6] |-> parity_valid;\nendproperty\nassert_p_Parity_Stable_Then_Valid:assert property (p_Parity_Stable_Then_Valid) else $error(\"\");"
    },
    {
        "id": "1143_1144",
        "sva1": "property prop_11;\n@(posedge clk)      (cache_hit && !cache_update)[*3:8] |-> ##2 cache_miss\nendproperty",
        "sva2": "property p_cache_hit_to_miss;\n@(posedge clk)     (cache_hit && !cache_update)[*3:8] |-> ##2 cache_miss;\nendproperty\nassert_p_cache_hit_to_miss:assert property (p_cache_hit_to_miss) else $error(\"\");"
    },
    {
        "id": "1144_1145",
        "sva1": "property prop_12;\n@(posedge clk)      (interrupt_pending && !interrupt_ack)[*1:4] |=> $past(interrupt_mask,2)\nendproperty",
        "sva2": "property p_Interrupt_Pending_To_Mask;\n@(posedge clk)         (interrupt_pending && !interrupt_ack)[*1:4] |=> $past(interrupt_mask, 2);\nendproperty\nassert_p_Interrupt_Pending_To_Mask:assert property (p_Interrupt_Pending_To_Mask) else $error(\"\");"
    },
    {
        "id": "1145_1146",
        "sva1": "property prop_13;\n@(posedge clk)      (pipeline_stall && !pipeline_flush)[*5:7] |-> ##4 pipeline_ready\nendproperty",
        "sva2": "property p_pipeline_ready_after_stall;\n@(posedge clk)     (pipeline_stall && !pipeline_flush)[*5:7] |-> ##4 pipeline_ready;\nendproperty\nassert_p_pipeline_ready_after_stall:assert property (p_pipeline_ready_after_stall) else $error(\"\");"
    },
    {
        "id": "1146_1147",
        "sva1": "property prop_14;\n@(posedge clk)      (sync_req && !sync_ack)[*2:6] |=> $stable(sync_data)\nendproperty",
        "sva2": "property p_sync_data_stable_after_req;\n@(posedge clk)     (sync_req && !sync_ack)[*2:6] |=> $stable(sync_data);\nendproperty\nassert_p_sync_data_stable_after_req:assert property (p_sync_data_stable_after_req) else $error(\"\");"
    },
    {
        "id": "1147_1148",
        "sva1": "property prop_15;\n@(posedge clk)      (fifo_almost_full && !fifo_read)[*3:5] |-> ##1 fifo_overflow\nendproperty",
        "sva2": "property p_fifo_overflow_after_almost_full;\n@(posedge clk)         (fifo_almost_full && !fifo_read)[*3:5] |-> ##1 fifo_overflow;\nendproperty\nassert_p_fifo_overflow_after_almost_full:assert property (p_fifo_overflow_after_almost_full) else $error(\"\");"
    },
    {
        "id": "1148_1149",
        "sva1": "property prop_16;\n@(posedge clk)      (watchdog_active && !watchdog_feed)[*8:12] |=> watchdog_timeout\nendproperty",
        "sva2": "property p_watchdog_timeout;\n@(posedge clk)     (watchdog_active && !watchdog_feed)[*8:12] |=> watchdog_timeout;\nendproperty\nassert_p_watchdog_timeout:assert property (p_watchdog_timeout) else $error(\"\");"
    },
    {
        "id": "1149_1150",
        "sva1": "property prop_17;\n@(posedge clk)      (encrypt_busy && !decrypt_busy)[*4:9] |-> ##3 crypto_done\nendproperty",
        "sva2": "property p_crypto_done_after_encrypt;\n@(posedge clk)     (encrypt_busy && !decrypt_busy)[*4:9] |-> ##3 crypto_done;\nendproperty\nassert_p_crypto_done_after_encrypt:assert property (p_crypto_done_after_encrypt) else $error(\"\");"
    },
    {
        "id": "1150_1151",
        "sva1": "property prop_18;\n@(posedge clk)      (pll_locked && !pll_bypass)[*6:10] |=> stable_clock\nendproperty",
        "sva2": "property p_stable_clock_after_pll_locked;\n@(posedge clk)     (pll_locked && !pll_bypass)[*6:10] |=> stable_clock;\nendproperty\nassert_p_stable_clock_after_pll_locked:assert property (p_stable_clock_after_pll_locked) else $error(\"\");"
    },
    {
        "id": "1151_1152",
        "sva1": "property p_15;\n@(posedge clk)     (sensor_alert && sensor_en) |-> (alert_status || system_reset);\nendproperty",
        "sva2": "property p_sensor_alert_status;\n@(posedge clk)         (sensor_alert && sensor_en) |-> (alert_status || system_reset);\nendproperty\nassert_p_sensor_alert_status:assert property (p_sensor_alert_status) else $error(\"\");"
    },
    {
        "id": "1152_1153",
        "sva1": "property prop_1;\n@(posedge clk)      req[*2:5] |-> ##1 ack\nendproperty",
        "sva2": "property p_req_to_ack;\n@(posedge clk)     req[*2:5] |-> ##1 ack;\nendproperty\nassert_p_req_to_ack:assert property (p_req_to_ack) else $error(\"\");"
    },
    {
        "id": "1153_1154",
        "sva1": "property prop_20;\n@(posedge clk)      (dsp_busy && !dsp_error)[*5:8] |=> dsp_result_valid\nendproperty",
        "sva2": "property p_Dsp_Result_Valid_After_Busy;\n@(posedge clk)     (dsp_busy && !dsp_error)[*5:8] |=> dsp_result_valid;\nendproperty\nassert_p_Dsp_Result_Valid_After_Busy:assert property (p_Dsp_Result_Valid_After_Busy) else $error(\"\");"
    },
    {
        "id": "1154_1155",
        "sva1": "property prop_21;\n@(posedge clk)      (mem_write && !mem_ready)[*3:6] |-> ##1 mem_error\nendproperty",
        "sva2": "property p_mem_error_after_write;\n@(posedge clk)     (mem_write && !mem_ready)[*3:6] |-> ##1 mem_error;\nendproperty\nassert_p_mem_error_after_write:assert property (p_mem_error_after_write) else $error(\"\");"
    },
    {
        "id": "1155_1156",
        "sva1": "property prop_22;\n@(posedge clk)      (uart_tx && !uart_tx_ready)[*4:7] |=> uart_tx_done\nendproperty",
        "sva2": "property p_uart_tx_done_after_transmit;\n@(posedge clk)     (uart_tx && !uart_tx_ready)[*4:7] |=> uart_tx_done;\nendproperty\nassert_p_uart_tx_done_after_transmit:assert property (p_uart_tx_done_after_transmit) else $error(\"\");"
    },
    {
        "id": "1156_1157",
        "sva1": "property prop_23;\n@(posedge clk)      (spi_active && !spi_cs_n)[*2:5] |-> ##3 spi_complete\nendproperty",
        "sva2": "property p_spi_complete_after_active;\n@(posedge clk)     (spi_active && !spi_cs_n)[*2:5] |-> ##3 spi_complete;\nendproperty\nassert_p_spi_complete_after_active:assert property (p_spi_complete_after_active) else $error(\"\");"
    },
    {
        "id": "1157_1158",
        "sva1": "property prop_24;\n@(posedge clk)      (i2c_start && !i2c_stop)[*1:4] |=> i2c_ack\nendproperty",
        "sva2": "property p_i2c_ack_after_start;\n@(posedge clk)     (i2c_start && !i2c_stop)[*1:4] |=> i2c_ack;\nendproperty\nassert_p_i2c_ack_after_start:assert property (p_i2c_ack_after_start) else $error(\"\");"
    },
    {
        "id": "1158_1159",
        "sva1": "property prop_25;\n@(posedge clk)      (pwm_enable && !pwm_disable)[*5:9] |-> ##2 pwm_output\nendproperty",
        "sva2": "property p_PWM_Output_After_Enable;\n@(posedge clk)     (pwm_enable && !pwm_disable)[*5:9] |-> ##2 pwm_output;\nendproperty\nassert_p_PWM_Output_After_Enable:assert property (p_PWM_Output_After_Enable) else $error(\"\");"
    },
    {
        "id": "1159_1160",
        "sva1": "property prop_26;\n@(posedge clk)      (timer_running && !timer_paused)[*8:15] |=> timer_expired\nendproperty",
        "sva2": "property p_timer_expiration_sequence;\n@(posedge clk)         (timer_running && !timer_paused)[*8:15] |=> timer_expired;\nendproperty\nassert_p_timer_expiration_sequence:assert property (p_timer_expiration_sequence) else $error(\"\");"
    },
    {
        "id": "1160_1161",
        "sva1": "property prop_27;\n@(posedge clk)      (dma_read && !dma_write)[*3:7] |-> ##1 dma_complete\nendproperty",
        "sva2": "property p_dma_complete_after_read;\n@(posedge clk)     (dma_read && !dma_write)[*3:7] |-> ##1 dma_complete;\nendproperty\nassert_p_dma_complete_after_read:assert property (p_dma_complete_after_read) else $error(\"\");"
    },
    {
        "id": "1161_1162",
        "sva1": "property prop_28;\n@(posedge clk)      (eth_tx_en && !eth_tx_er)[*4:8] |=> eth_tx_done\nendproperty",
        "sva2": "property p_eth_tx_done_after_tx_en;\n@(posedge clk)     (eth_tx_en && !eth_tx_er)[*4:8] |=> eth_tx_done;\nendproperty\nassert_p_eth_tx_done_after_tx_en:assert property (p_eth_tx_done_after_tx_en) else $error(\"\");"
    },
    {
        "id": "1162_1163",
        "sva1": "property p_dma_transfer_start_after_request;\n@(posedge clk)     dma_req |=> ##3 dma_start;\nendproperty",
        "sva2": "property p_dma_start_after_req;\n@(posedge clk)     dma_req == 1'b1 |=> ##3 dma_start == 1'b1;\nendproperty\nassert_p_dma_start_after_req:assert property (p_dma_start_after_req) else $error(\"\");"
    },
    {
        "id": "1163_1164",
        "sva1": "property prop_2;\n@(posedge clk)      !reset_n[*1:3] |=> $past(data_valid,3)\nendproperty",
        "sva2": "property p_Reset_Data_Valid;\n@(posedge clk)     !reset_n[*1:3] |=> $past(data_valid, 3);\nendproperty\nassert_p_Reset_Data_Valid:assert property (p_Reset_Data_Valid) else $error(\"\");"
    },
    {
        "id": "1164_1165",
        "sva1": "property prop_30;\n@(posedge clk)      (can_tx && !can_rx)[*5:10] |=> can_ack\nendproperty",
        "sva2": "property p_can_ack_after_tx_no_rx;\n@(posedge clk)     (can_tx && !can_rx)[*5:10] |=> can_ack;\nendproperty\nassert_p_can_ack_after_tx_no_rx:assert property (p_can_ack_after_tx_no_rx) else $error(\"\");"
    },
    {
        "id": "1165_1166",
        "sva1": "property prop_31;\n@(posedge clk)      (sd_write && !sd_read)[*3:6] |-> ##2 sd_ready\nendproperty",
        "sva2": "property p_sd_ready_after_write;\n@(posedge clk)         (sd_write && !sd_read)[*3:6] |-> ##2 sd_ready;\nendproperty\nassert_p_sd_ready_after_write:assert property (p_sd_ready_after_write) else $error(\"\");"
    },
    {
        "id": "1166_1167",
        "sva1": "property prop_32;\n@(posedge clk)      (flash_erase && !flash_write)[*7:12] |=> flash_done\nendproperty",
        "sva2": "property p_flash_erase_to_done;\n@(posedge clk)     (flash_erase && !flash_write)[*7:12] |=> flash_done;\nendproperty\nassert_p_flash_erase_to_done:assert property (p_flash_erase_to_done) else $error(\"\");"
    },
    {
        "id": "1167_1168",
        "sva1": "property prop_33;\n@(posedge clk)      (gpio_out_en && !gpio_in_en)[*4:8] |-> ##1 gpio_irq\nendproperty",
        "sva2": "property p_gpio_irq_trigger;\n@(posedge clk)     (gpio_out_en && !gpio_in_en)[*4:8] |-> ##1 gpio_irq;\nendproperty\nassert_p_gpio_irq_trigger:assert property (p_gpio_irq_trigger) else $error(\"\");"
    },
    {
        "id": "1168_1169",
        "sva1": "property prop_34;\n@(posedge clk)      (sensor_trigger && !sensor_ready)[*2:5] |=> sensor_data\nendproperty",
        "sva2": "property p_sensor_trigger_to_data;\n@(posedge clk)         (sensor_trigger && !sensor_ready)[*2:5] |=> sensor_data;\nendproperty\nassert_p_sensor_trigger_to_data:assert property (p_sensor_trigger_to_data) else $error(\"\");"
    },
    {
        "id": "1169_1170",
        "sva1": "property prop_35;\n@(posedge clk)      (temp_alert && !temp_ok)[*3:7] |-> ##4 shutdown\nendproperty",
        "sva2": "property p_Temp_Alert_Shutdown;\n@(posedge clk)     (temp_alert && !temp_ok)[*3:7] |-> ##4 shutdown;\nendproperty\nassert_p_Temp_Alert_Shutdown:assert property (p_Temp_Alert_Shutdown) else $error(\"\");"
    },
    {
        "id": "1170_1171",
        "sva1": "property prop_36;\n@(posedge clk)      (voltage_low && !voltage_ok)[*5:9] |=> power_off\nendproperty",
        "sva2": "property p_power_off_after_voltage_low;\n@(posedge clk)         (voltage_low && !voltage_ok)[*5:9] |=> power_off;\nendproperty\nassert_p_power_off_after_voltage_low:assert property (p_power_off_after_voltage_low) else $error(\"\");"
    },
    {
        "id": "1171_1172",
        "sva1": "property prop_37;\n@(posedge clk)      (fan_on && !fan_off)[*6:10] |-> ##2 fan_error\nendproperty",
        "sva2": "property p_Fan_Error_After_On;\n@(posedge clk)     (fan_on && !fan_off)[*6:10] |-> ##2 fan_error;\nendproperty\nassert_p_Fan_Error_After_On:assert property (p_Fan_Error_After_On) else $error(\"\");"
    },
    {
        "id": "1172_1173",
        "sva1": "property prop_19;\n@(posedge clk)      (adc_start && !adc_done)[*7:12] |-> ##2 adc_data_valid\nendproperty",
        "sva2": "property p_adc_data_valid_after_start;\n@(posedge clk)     (adc_start && !adc_done)[*7:12] |-> ##2 adc_data_valid;\nendproperty\nassert_p_adc_data_valid_after_start:assert property (p_adc_data_valid_after_start) else $error(\"\");"
    },
    {
        "id": "1173_1174",
        "sva1": "property prop_39;\n@(posedge clk)      (button_pressed && !button_released)[*2:5] |-> ##1 debounced\nendproperty",
        "sva2": "property p_Debounce_Button;\n@(posedge clk)     (button_pressed && !button_released)[*2:5] |-> ##1 debounced;\nendproperty\nassert_p_Debounce_Button:assert property (p_Debounce_Button) else $error(\"\");"
    },
    {
        "id": "1174_1175",
        "sva1": "property prop_3;\n@(posedge clk)      (start_pulse && !busy)[*3:6] |-> ##[1:4] done\nendproperty",
        "sva2": "property p_StartPulse_To_Done;\n@(posedge clk)     (start_pulse && !busy)[*3:6] |-> ##[1:4] done;\nendproperty\nassert_p_StartPulse_To_Done:assert property (p_StartPulse_To_Done) else $error(\"\");"
    },
    {
        "id": "1175_1176",
        "sva1": "property prop_40;\n@(posedge clk)      (switch_on && !switch_off)[*3:6] |=> config_changed\nendproperty",
        "sva2": "property p_config_changed_after_switch;\n@(posedge clk)     (switch_on && !switch_off)[*3:6] |=> config_changed;\nendproperty\nassert_p_config_changed_after_switch:assert property (p_config_changed_after_switch) else $error(\"\");"
    },
    {
        "id": "1176_1177",
        "sva1": "property prop_41;\n@(posedge clk)      (alarm_active && !alarm_silenced)[*4:8] |-> ##3 alarm_triggered\nendproperty",
        "sva2": "property p_Alarm_Trigger_Sequence;\n@(posedge clk)     (alarm_active && !alarm_silenced)[*4:8] |-> ##3 alarm_triggered;\nendproperty\nassert_p_Alarm_Trigger_Sequence:assert property (p_Alarm_Trigger_Sequence) else $error(\"\");"
    },
    {
        "id": "1177_1178",
        "sva1": "property prop_42;\n@(posedge clk)      (battery_low && !battery_charging)[*5:7] |=> power_save_mode\nendproperty",
        "sva2": "property p_Battery_Low_To_Power_Save;\n@(posedge clk)     (battery_low && !battery_charging)[*5:7] |=> power_save_mode;\nendproperty\nassert_p_Battery_Low_To_Power_Save:assert property (p_Battery_Low_To_Power_Save) else $error(\"\");"
    },
    {
        "id": "1178_1179",
        "sva1": "property prop_43;\n@(posedge clk)      (rf_tx && !rf_rx)[*2:4] |-> ##2 rf_ack\nendproperty",
        "sva2": "property p_rf_ack_after_tx_no_rx;\n@(posedge clk)     (rf_tx && !rf_rx)[*2:4] |-> ##2 (rf_ack == 1'b1);\nendproperty\nassert_p_rf_ack_after_tx_no_rx:assert property (p_rf_ack_after_tx_no_rx) else $error(\"\");"
    },
    {
        "id": "1179_1180",
        "sva1": "property prop_44;\n@(posedge clk)      (zigbee_tx && !zigbee_rx)[*3:5] |=> zigbee_ack\nendproperty",
        "sva2": "property p_zigbee_ack_after_tx;\n@(posedge clk)     (zigbee_tx && !zigbee_rx)[*3:5] |=> zigbee_ack;\nendproperty\nassert_p_zigbee_ack_after_tx:assert property (p_zigbee_ack_after_tx) else $error(\"\");"
    },
    {
        "id": "1180_1181",
        "sva1": "property prop_45;\n@(posedge clk)      (bluetooth_on && !bluetooth_off)[*4:6] |-> ##1 bluetooth_connected\nendproperty",
        "sva2": "property p_Bluetooth_Connection_After_Activation;\n@(posedge clk)     (bluetooth_on && !bluetooth_off)[*4:6] |-> ##1 bluetooth_connected;\nendproperty\nassert_p_Bluetooth_Connection_After_Activation:assert property (p_Bluetooth_Connection_After_Activation) else $error(\"\");"
    },
    {
        "id": "1181_1182",
        "sva1": "property prop_46;\n@(posedge clk)      (wifi_connected && !wifi_disconnected)[*5:8] |=> data_transfer\nendproperty",
        "sva2": "property p_data_transfer_after_wifi_connection;\n@(posedge clk)     (wifi_connected && !wifi_disconnected)[*5:8] |=> data_transfer;\nendproperty\nassert_p_data_transfer_after_wifi_connection:assert property (p_data_transfer_after_wifi_connection) else $error(\"\");"
    },
    {
        "id": "1182_1183",
        "sva1": "property prop_47;\n@(posedge clk)      (gps_lock && !gps_lost)[*6:9] |-> ##2 position_valid\nendproperty",
        "sva2": "property p_position_valid_after_gps_lock;\n@(posedge clk)     (gps_lock && !gps_lost)[*6:9] |-> ##2 position_valid;\nendproperty\nassert_p_position_valid_after_gps_lock:assert property (p_position_valid_after_gps_lock) else $error(\"\");"
    },
    {
        "id": "1183_1184",
        "sva1": "property prop_48;\n@(posedge clk)      (nfc_active && !nfc_inactive)[*2:5] |=> nfc_complete\nendproperty",
        "sva2": "property p_nfc_complete_after_active;\n@(posedge clk)     (nfc_active && !nfc_inactive)[*2:5] |=> nfc_complete;\nendproperty\nassert_p_nfc_complete_after_active:assert property (p_nfc_complete_after_active) else $error(\"\");"
    },
    {
        "id": "1184_1185",
        "sva1": "property prop_49;\n@(posedge clk)      (ir_tx && !ir_rx)[*3:7] |-> ##1 ir_done\nendproperty",
        "sva2": "property p_ir_done_after_tx_no_rx;\n@(posedge clk)     (ir_tx && !ir_rx)[*3:7] |-> ##1 ir_done;\nendproperty\nassert_p_ir_done_after_tx_no_rx:assert property (p_ir_done_after_tx_no_rx) else $error(\"\");"
    },
    {
        "id": "1185_1186",
        "sva1": "property prop_4;\n@(posedge clk)      (fifo_empty && !read_en)[*4:8] |=> write_en\nendproperty",
        "sva2": "property p_write_en_after_fifo_empty;\n@(posedge clk)     (fifo_empty && !read_en)[*4:8] |=> write_en;\nendproperty\nassert_p_write_en_after_fifo_empty:assert property (p_write_en_after_fifo_empty) else $error(\"\");"
    },
    {
        "id": "1186_1187",
        "sva1": "property prop_50;\n@(posedge clk)      (modem_connected && !modem_disconnected)[*4:6] |=> data_received\nendproperty",
        "sva2": "property p_data_received_after_connection;\n@(posedge clk)     (modem_connected && !modem_disconnected)[*4:6] |=> data_received;\nendproperty\nassert_p_data_received_after_connection:assert property (p_data_received_after_connection) else $error(\"\");"
    },
    {
        "id": "1187_1188",
        "sva1": "property prop_5;\n@(posedge clk)      (error_flag || timeout)[*2:4] |-> ##2 $fell(status)\nendproperty",
        "sva2": "property p_ErrorOrTimeout_StatusFall;\n@(posedge clk)     (error_flag || timeout)[*2:4] |-> ##2 $fell(status);\nendproperty\nassert_p_ErrorOrTimeout_StatusFall:assert property (p_ErrorOrTimeout_StatusFall) else $error(\"\");"
    },
    {
        "id": "1188_1189",
        "sva1": "property prop_6;\n@(posedge clk)      (tx_valid && !tx_ready)[*5:10] |=> $rose(tx_done)\nendproperty",
        "sva2": "property p_TxDone_After_TxValidNotReady;\n@(posedge clk)     (tx_valid && !tx_ready)[*5:10] |=> $rose(tx_done);\nendproperty\nassert_p_TxDone_After_TxValidNotReady:assert property (p_TxDone_After_TxValidNotReady) else $error(\"\");"
    },
    {
        "id": "1189_1190",
        "sva1": "property prop_7;\n@(posedge clk)      (config_mode && !config_done)[*3:7] |-> ##3 $stable(config_data)\nendproperty",
        "sva2": "property p_Stable_Config_Data_After_Mode;\n@(posedge clk)     (config_mode && !config_done)[*3:7] |-> ##3 $stable(config_data);\nendproperty\nassert_p_Stable_Config_Data_After_Mode:assert property (p_Stable_Config_Data_After_Mode) else $error(\"\");"
    },
    {
        "id": "1190_1191",
        "sva1": "property prop_8;\n@(posedge clk)      (power_good && !low_power_mode)[*1:5] |=> !shutdown_req\nendproperty",
        "sva2": "property p_Shutdown_Req_After_Power_Good;\n@(posedge clk)     (power_good && !low_power_mode)[*1:5] |=> !shutdown_req;\nendproperty\nassert_p_Shutdown_Req_After_Power_Good:assert property (p_Shutdown_Req_After_Power_Good) else $error(\"\");"
    },
    {
        "id": "1191_1192",
        "sva1": "property prop_9;\n@(posedge clk)      (sensor_active && !calibration_done)[*4:6] |-> ##1 calibration_start\nendproperty",
        "sva2": "property p_sensor_active_to_calibration_start;\n@(posedge clk)     (sensor_active && !calibration_done)[*4:6] |-> ##1 calibration_start;\nendproperty\nassert_p_sensor_active_to_calibration_start:assert property (p_sensor_active_to_calibration_start) else $error(\"\");"
    },
    {
        "id": "1192_1193",
        "sva1": "property p_rose_10;\n@(posedge clk) $rose(go) |=> busy\nendproperty",
        "sva2": "property p_Busy_After_Go;\n@(posedge clk)         $rose(go) |=> busy;\nendproperty\nassert_p_Busy_After_Go:assert property (p_Busy_After_Go) else $error(\"\");"
    },
    {
        "id": "1193_1194",
        "sva1": "property p_rose_11;\n@(posedge clk) $rose(cmd) |-> ##1 (opcode == 8'hA5)\nendproperty",
        "sva2": "property p_Cmd_Rose_Opcode;\n@(posedge clk)     $rose(cmd) |-> ##1 (opcode == 8'hA5);\nendproperty\nassert_p_Cmd_Rose_Opcode:assert property (p_Cmd_Rose_Opcode) else $error(\"\");"
    },
    {
        "id": "1194_1195",
        "sva1": "property p_rose_12;\n@(posedge clk) $rose(enable) |-> !reset\nendproperty",
        "sva2": "property p_Reset_When_Enable_Rises;\n@(posedge clk)     $rose(enable) |-> !reset;\nendproperty\nassert_p_Reset_When_Enable_Rises:assert property (p_Reset_When_Enable_Rises) else $error(\"\");"
    },
    {
        "id": "1195_1196",
        "sva1": "property p_rose_13;\n@(posedge clk) $rose(select) |=> ##2 data_ready\nendproperty",
        "sva2": "property p_Data_Ready_After_Select;\n@(posedge clk)     $rose(select) |=> ##2 data_ready;\nendproperty\nassert_p_Data_Ready_After_Select:assert property (p_Data_Ready_After_Select) else $error(\"\");"
    },
    {
        "id": "1196_1197",
        "sva1": "property p_rose_14;\n@(posedge clk) $rose(active) |-> count == 0\nendproperty",
        "sva2": "property p_Count_Zero_On_Active_Rise;\n@(posedge clk)         $rose(active) |-> count == 0;\nendproperty\nassert_p_Count_Zero_On_Active_Rise:assert property (p_Count_Zero_On_Active_Rise) else $error(\"\");"
    },
    {
        "id": "1197_1198",
        "sva1": "property p_rose_15;\n@(posedge clk) $rose(phase) |-> ##3 next_phase\nendproperty",
        "sva2": "property p_Phase_Transition;\n@(posedge clk)         $rose(phase) |-> ##3 next_phase;\nendproperty\nassert_p_Phase_Transition:assert property (p_Phase_Transition) else $error(\"\");"
    },
    {
        "id": "1198_1199",
        "sva1": "property p_rose_16;\n@(posedge clk) $rose(strobe) |-> addr_valid\nendproperty",
        "sva2": "property p_Addr_Valid_On_Strobe_Rise;\n@(posedge clk)     $rose(strobe) |-> addr_valid;\nendproperty\nassert_p_Addr_Valid_On_Strobe_Rise:assert property (p_Addr_Valid_On_Strobe_Rise) else $error(\"\");"
    },
    {
        "id": "1199_1200",
        "sva1": "property p_rose_17;\n@(posedge clk) $rose(update) |=> ##1 reg_write\nendproperty",
        "sva2": "property p_reg_write_after_update;\n@(posedge clk)         $rose(update) |=> ##1 reg_write;\nendproperty\nassert_p_reg_write_after_update:assert property (p_reg_write_after_update) else $error(\"\");"
    },
    {
        "id": "1200_1201",
        "sva1": "property p_rose_18;\n@(posedge clk) $rose(lock) |-> !unlock\nendproperty",
        "sva2": "property p_Lock_Without_Unlock;\n@(posedge clk)         $rose(lock) |-> !unlock;\nendproperty\nassert_p_Lock_Without_Unlock:assert property (p_Lock_Without_Unlock) else $error(\"\");"
    },
    {
        "id": "1201_1202",
        "sva1": "property p_rose_19;\n@(posedge clk) $rose(pulse) |-> ##[2:5] response\nendproperty",
        "sva2": "property p_Response_After_Pulse;\n@(posedge clk)         $rose(pulse) |-> ##[2:5] response;\nendproperty\nassert_p_Response_After_Pulse:assert property (p_Response_After_Pulse) else $error(\"\");"
    },
    {
        "id": "1202_1203",
        "sva1": "property p_rose_1;\n@(posedge clk) $rose(sig_a) |-> ##1 sig_b\nendproperty",
        "sva2": "property p_SigB_After_SigARose;\n@(posedge clk)         $rose(sig_a) |-> ##1 sig_b;\nendproperty\nassert_p_SigB_After_SigARose:assert property (p_SigB_After_SigARose) else $error(\"\");"
    },
    {
        "id": "1203_1204",
        "sva1": "property p_rose_21;\n@(posedge clk) $rose(detect) |-> ##1 (status[3:0] == 4'b1010)\nendproperty",
        "sva2": "property p_Status_After_Detect;\n@(posedge clk)     $rose(detect) |-> ##1 (status[3:0] == 4'b1010);\nendproperty\nassert_p_Status_After_Detect:assert property (p_Status_After_Detect) else $error(\"\");"
    },
    {
        "id": "1204_1205",
        "sva1": "property p_rose_22;\n@(posedge clk) $rose(shift) |-> !hold\nendproperty",
        "sva2": "property p_Shift_Rose_No_Hold;\n@(posedge clk)         $rose(shift) |-> !hold;\nendproperty\nassert_p_Shift_Rose_No_Hold:assert property (p_Shift_Rose_No_Hold) else $error(\"\");"
    },
    {
        "id": "1205_1206",
        "sva1": "property p_rose_23;\n@(posedge clk) $rose(align) |=> ##2 sync_done\nendproperty",
        "sva2": "property p_Align_Sync_Done;\n@(posedge clk)         $rose(align) |=> ##2 sync_done;\nendproperty\nassert_p_Align_Sync_Done:assert property (p_Align_Sync_Done) else $error(\"\");"
    },
    {
        "id": "1206_1207",
        "sva1": "property p_rose_24;\n@(posedge clk) $rose(mode) |-> config_valid\nendproperty",
        "sva2": "property p_Mode_Rise_Config_Valid;\n@(posedge clk)         $rose(mode) |-> config_valid;\nendproperty\nassert_p_Mode_Rise_Config_Valid:assert property (p_Mode_Rise_Config_Valid) else $error(\"\");"
    },
    {
        "id": "1207_1208",
        "sva1": "property p_rose_25;\n@(posedge clk) $rose(step) |=> ##1 next_step\nendproperty",
        "sva2": "property p_Step_Transition;\n@(posedge clk)         $rose(step) |=> ##1 next_step;\nendproperty\nassert_p_Step_Transition:assert property (p_Step_Transition) else $error(\"\");"
    },
    {
        "id": "1208_1209",
        "sva1": "property p_rose_27;\n@(posedge clk) $rose(clock_en) |-> ##3 clock_stable\nendproperty",
        "sva2": "property p_clock_stable_after_rose;\n@(posedge clk)         $rose(clock_en) |-> ##3 clock_stable;\nendproperty\nassert_p_clock_stable_after_rose:assert property (p_clock_stable_after_rose) else $error(\"\");"
    },
    {
        "id": "1209_1210",
        "sva1": "property p_rose_28;\n@(posedge clk) $rose(parity_en) |=> parity_valid\nendproperty",
        "sva2": "property p_Parity_Valid_After_Enable;\n@(posedge clk)         $rose(parity_en) |=> parity_valid;\nendproperty\nassert_p_Parity_Valid_After_Enable:assert property (p_Parity_Valid_After_Enable) else $error(\"\");"
    },
    {
        "id": "1210_1211",
        "sva1": "property p_rose_29;\n@(posedge clk) $rose(scan_en) |-> !test_mode\nendproperty",
        "sva2": "property p_ScanEn_NoTestMode;\n@(posedge clk)         $rose(scan_en) |-> !test_mode;\nendproperty\nassert_p_ScanEn_NoTestMode:assert property (p_ScanEn_NoTestMode) else $error(\"\");"
    },
    {
        "id": "1211_1212",
        "sva1": "property p_rose_30;\n@(posedge clk) $rose(calibrate) |=> ##4 calibration_done\nendproperty",
        "sva2": "property p_calibration_done;\n@(posedge clk)         $rose(calibrate) |=> ##4 calibration_done;\nendproperty\nassert_p_calibration_done:assert property (p_calibration_done) else $error(\"\");"
    },
    {
        "id": "1212_1213",
        "sva1": "property p_rose_2;\n@(posedge clk) $rose(en) |-> req\nendproperty",
        "sva2": "property p_Req_On_En_Rise;\n@(posedge clk)         $rose(en) |-> req;\nendproperty\nassert_p_Req_On_En_Rise:assert property (p_Req_On_En_Rise) else $error(\"\");"
    },
    {
        "id": "1213_1214",
        "sva1": "property p_rose_31;\n@(posedge clk) $rose(sample) |-> data_latched\nendproperty",
        "sva2": "property p_data_latched_on_sample_rise;\n@(posedge clk)         $rose(sample) |-> data_latched;\nendproperty\nassert_p_data_latched_on_sample_rise:assert property (p_data_latched_on_sample_rise) else $error(\"\");"
    },
    {
        "id": "1214_1215",
        "sva1": "property p_rose_32;\n@(posedge clk) $rose(compare) |=> ##2 match\nendproperty",
        "sva2": "property p_match_after_compare;\n@(posedge clk)         $rose(compare) |=> ##2 match;\nendproperty\nassert_p_match_after_compare:assert property (p_match_after_compare) else $error(\"\");"
    },
    {
        "id": "1215_1216",
        "sva1": "property p_rose_33;\n@(posedge clk) $rose(incr) |-> counter_en\nendproperty",
        "sva2": "property p_counter_en_on_incr_rise;\n@(posedge clk)         $rose(incr) |-> counter_en;\nendproperty\nassert_p_counter_en_on_incr_rise:assert property (p_counter_en_on_incr_rise) else $error(\"\");"
    },
    {
        "id": "1216_1217",
        "sva1": "property p_rose_34;\n@(posedge clk) $rose(decr) |=> ##1 count_updated\nendproperty",
        "sva2": "property p_count_updated_after_decr;\n@(posedge clk)     $rose(decr) |=> ##1 count_updated;\nendproperty\nassert_p_count_updated_after_decr:assert property (p_count_updated_after_decr) else $error(\"\");"
    },
    {
        "id": "1217_1218",
        "sva1": "property p_rose_35;\n@(posedge clk) $rose(toggle) |-> !disabled\nendproperty",
        "sva2": "property p_Toggle_Not_Disabled;\n@(posedge clk)         $rose(toggle) |-> !disabled;\nendproperty\nassert_p_Toggle_Not_Disabled:assert property (p_Toggle_Not_Disabled) else $error(\"\");"
    },
    {
        "id": "1218_1219",
        "sva1": "property p_rose_37;\n@(posedge clk) $rose(underflow) |-> error_flag\nendproperty",
        "sva2": "property p_Underflow_Error;\n@(posedge clk)         $rose(underflow) |-> error_flag;\nendproperty\nassert_p_Underflow_Error:assert property (p_Underflow_Error) else $error(\"\");"
    },
    {
        "id": "1219_1220",
        "sva1": "property p_rose_36;\n@(posedge clk) $rose(overflow) |=> ##3 reset_count\nendproperty",
        "sva2": "property p_Overflow_Reset_Count;\n@(posedge clk)         $rose(overflow) |=> ##3 reset_count;\nendproperty\nassert_p_Overflow_Reset_Count:assert property (p_Overflow_Reset_Count) else $error(\"\");"
    },
    {
        "id": "1220_1221",
        "sva1": "property p_rose_38;\n@(posedge clk) $rose(timeout) |=> ##1 abort\nendproperty",
        "sva2": "property p_Abort_After_Timeout;\n@(posedge clk)     $rose(timeout) |=> ##1 abort;\nendproperty\nassert_p_Abort_After_Timeout:assert property (p_Abort_After_Timeout) else $error(\"\");"
    },
    {
        "id": "1221_1222",
        "sva1": "property p_rose_39;\n@(posedge clk) $rose(interrupt) |-> !masked\nendproperty",
        "sva2": "property p_Interrupt_Not_Masked;\n@(posedge clk)         $rose(interrupt) |-> !masked;\nendproperty\nassert_p_Interrupt_Not_Masked:assert property (p_Interrupt_Not_Masked) else $error(\"\");"
    },
    {
        "id": "1222_1223",
        "sva1": "property p_rose_3;\n@(posedge clk) $rose(start) |=> done\nendproperty",
        "sva2": "property p_Done_After_Start;\n@(posedge clk)         $rose(start) |=> done;\nendproperty\nassert_p_Done_After_Start:assert property (p_Done_After_Start) else $error(\"\");"
    },
    {
        "id": "1223_1224",
        "sva1": "property p_rose_40;\n@(posedge clk) $rose(clear) |=> ##2 fifo_empty\nendproperty",
        "sva2": "property p_Clear_To_FifoEmpty;\n@(posedge clk)         $rose(clear) |=> ##2 fifo_empty;\nendproperty\nassert_p_Clear_To_FifoEmpty:assert property (p_Clear_To_FifoEmpty) else $error(\"\");"
    },
    {
        "id": "1224_1225",
        "sva1": "property p_rose_41;\n@(posedge clk) $rose(edge_detect) |-> ##1 edge_flag\nendproperty",
        "sva2": "property p_Edge_Flag_After_Rose;\n@(posedge clk)     $rose(edge_detect) |-> ##1 edge_flag;\nendproperty\nassert_p_Edge_Flag_After_Rose:assert property (p_Edge_Flag_After_Rose) else $error(\"\");"
    },
    {
        "id": "1225_1226",
        "sva1": "property p_rose_42;\n@(posedge clk) $rose(level_high) |=> !level_low\nendproperty",
        "sva2": "property p_Level_High_Rose_No_Low;\n@(posedge clk)         $rose(level_high) |=> !level_low;\nendproperty\nassert_p_Level_High_Rose_No_Low:assert property (p_Level_High_Rose_No_Low) else $error(\"\");"
    },
    {
        "id": "1226_1227",
        "sva1": "property p_rose_43;\n@(posedge clk) $rose(polarity) |-> config_done\nendproperty",
        "sva2": "property p_Polarity_Rise_Config_Done;\n@(posedge clk)         $rose(polarity) |-> config_done;\nendproperty\nassert_p_Polarity_Rise_Config_Done:assert property (p_Polarity_Rise_Config_Done) else $error(\"\");"
    },
    {
        "id": "1227_1228",
        "sva1": "property p_rose_44;\n@(posedge clk) $rose(threshold) |=> ##3 limit_reached\nendproperty",
        "sva2": "property p_threshold_to_limit_reached;\n@(posedge clk)         $rose(threshold) |=> ##3 limit_reached;\nendproperty\nassert_p_threshold_to_limit_reached:assert property (p_threshold_to_limit_reached) else $error(\"\");"
    },
    {
        "id": "1228_1229",
        "sva1": "property p_rose_45;\n@(posedge clk) $rose(qualifier) |-> data_qualified\nendproperty",
        "sva2": "property p_Qualifier_Rise_Data_Qualified;\n@(posedge clk)         $rose(qualifier) |-> data_qualified;\nendproperty\nassert_p_Qualifier_Rise_Data_Qualified:assert property (p_Qualifier_Rise_Data_Qualified) else $error(\"\");"
    },
    {
        "id": "1229_1230",
        "sva1": "property p_rose_46;\n@(posedge clk) $rose(handshake) |=> ##1 ack_received\nendproperty",
        "sva2": "property p_handshake_ack;\n@(posedge clk)         $rose(handshake) |=> ##1 ack_received;\nendproperty\nassert_p_handshake_ack:assert property (p_handshake_ack) else $error(\"\");"
    },
    {
        "id": "1230_1231",
        "sva1": "property p_rose_47;\n@(posedge clk) $rose(protocol_en) |-> !protocol_err\nendproperty",
        "sva2": "property p_Protocol_Err_Check;\n@(posedge clk)     $rose(protocol_en) |-> !protocol_err;\nendproperty\nassert_p_Protocol_Err_Check:assert property (p_Protocol_Err_Check) else $error(\"\");"
    },
    {
        "id": "1231_1232",
        "sva1": "property p_rose_48;\n@(posedge clk) $rose(burst_en) |=> ##4 burst_done\nendproperty",
        "sva2": "property p_Burst_Completion;\n@(posedge clk)         $rose(burst_en) |=> ##4 burst_done;\nendproperty\nassert_p_Burst_Completion:assert property (p_Burst_Completion) else $error(\"\");"
    },
    {
        "id": "1232_1233",
        "sva1": "property p_rose_49;\n@(posedge clk) $rose(stream_en) |-> fifo_not_full\nendproperty",
        "sva2": "property p_Stream_En_Fifo_Not_Full;\n@(posedge clk)         $rose(stream_en) |-> fifo_not_full;\nendproperty\nassert_p_Stream_En_Fifo_Not_Full:assert property (p_Stream_En_Fifo_Not_Full) else $error(\"\");"
    },
    {
        "id": "1233_1234",
        "sva1": "property p_rose_4;\n@(posedge clk) $rose(valid) |-> ##2 ready\nendproperty",
        "sva2": "property p_Valid_Rose_To_Ready;\n@(posedge clk)         $rose(valid) |-> ##2 ready;\nendproperty\nassert_p_Valid_Rose_To_Ready:assert property (p_Valid_Rose_To_Ready) else $error(\"\");"
    },
    {
        "id": "1234_1235",
        "sva1": "property p_rose_50;\n@(posedge clk) $rose(pipeline_en) |=> ##2 pipeline_valid\nendproperty",
        "sva2": "property p_Pipeline_Valid_After_Enable;\n@(posedge clk)     $rose(pipeline_en) |=> ##2 pipeline_valid;\nendproperty\nassert_p_Pipeline_Valid_After_Enable:assert property (p_Pipeline_Valid_After_Enable) else $error(\"\");"
    },
    {
        "id": "1235_1236",
        "sva1": "property p_rose_5;\n@(posedge clk) $rose(flag) |-> !err\nendproperty",
        "sva2": "property p_FlagRise_NoErr;\n@(posedge clk)         $rose(flag) |-> !err;\nendproperty\nassert_p_FlagRise_NoErr:assert property (p_FlagRise_NoErr) else $error(\"\");"
    },
    {
        "id": "1236_1237",
        "sva1": "property p_rose_6;\n@(posedge clk) $rose(ctrl) |-> ##[1:3] ack\nendproperty",
        "sva2": "property p_Ack_After_Ctrl_Rise;\n@(posedge clk)     $rose(ctrl) |-> ##[1:3] ack;\nendproperty\nassert_p_Ack_After_Ctrl_Rise:assert property (p_Ack_After_Ctrl_Rise) else $error(\"\");"
    },
    {
        "id": "1237_1238",
        "sva1": "property p_rose_7;\n@(posedge clk) $rose(init) |=> ##1 (state == idle)\nendproperty",
        "sva2": "property p_State_After_Init;\n@(posedge clk)     $rose(init) |=> ##1 (state == idle);\nendproperty\nassert_p_State_After_Init:assert property (p_State_After_Init) else $error(\"\");"
    },
    {
        "id": "1238_1239",
        "sva1": "property p_rose_8;\n@(posedge clk) $rose(load) |-> fifo_empty\nendproperty",
        "sva2": "property p_Load_Rise_Fifo_Empty;\n@(posedge clk)         $rose(load) |-> fifo_empty;\nendproperty\nassert_p_Load_Rise_Fifo_Empty:assert property (p_Load_Rise_Fifo_Empty) else $error(\"\");"
    },
    {
        "id": "1239_1240",
        "sva1": "property p_rose_9;\n@(posedge clk) $rose(trigger) |-> ##4 data_valid\nendproperty",
        "sva2": "property p_Data_Valid_After_Trigger;\n@(posedge clk)         $rose(trigger) |-> ##4 data_valid;\nendproperty\nassert_p_Data_Valid_After_Trigger:assert property (p_Data_Valid_After_Trigger) else $error(\"\");"
    },
    {
        "id": "1240_1241",
        "sva1": "property p_fell_strobe_data_hold;\n@(posedge clk)     $fell(strobe) |=> $stable(data_in);\nendproperty",
        "sva2": "property p_Stable_Data_After_Fell_Strobe;\n@(posedge clk)         $fell(strobe) |=> $stable(data_in);\nendproperty\nassert_p_Stable_Data_After_Fell_Strobe:assert property (p_Stable_Data_After_Fell_Strobe) else $error(\"\");"
    },
    {
        "id": "1241_1242",
        "sva1": "property p_fell_request_grant_low;\n@(posedge clk)     $fell(request) |-> !grant;\nendproperty",
        "sva2": "property p_Fell_Request_No_Grant;\n@(posedge clk)     $fell(request) |-> !grant;\nendproperty\nassert_p_Fell_Request_No_Grant:assert property (p_Fell_Request_No_Grant) else $error(\"\");"
    },
    {
        "id": "1242_1243",
        "sva1": "property p_fell_select_no_transfer;\n@(posedge clk)     $fell(select) |=> !transfer;\nendproperty",
        "sva2": "property p_Fell_Select_No_Transfer;\n@(posedge clk)         $fell(select) |=> !transfer;\nendproperty\nassert_p_Fell_Select_No_Transfer:assert property (p_Fell_Select_No_Transfer) else $error(\"\");"
    },
    {
        "id": "1243_1244",
        "sva1": "property p_fell_en_q_no_dout;\n@(posedge clk)     $fell(en_q) |-> ##1 !dout_valid;\nendproperty",
        "sva2": "property p_Dout_Valid_After_Fell;\n@(posedge clk)     $fell(en_q) |-> ##1 !dout_valid;\nendproperty\nassert_p_Dout_Valid_After_Fell:assert property (p_Dout_Valid_After_Fell) else $error(\"\");"
    },
    {
        "id": "1244_1245",
        "sva1": "property p_fell_lock_free_bus;\n@(posedge clk)     $fell(lock) |=> bus_free;\nendproperty",
        "sva2": "property p_bus_free_after_lock_fall;\n@(posedge clk)     $fell(lock) |=> bus_free;\nendproperty\nassert_p_bus_free_after_lock_fall:assert property (p_bus_free_after_lock_fall) else $error(\"\");"
    },
    {
        "id": "1245_1246",
        "sva1": "property p_fell_sync_reset_state;\n@(posedge clk)     $fell(sync_reset) |-> state == IDLE;\nendproperty",
        "sva2": "property p_State_After_Sync_Reset_Fall;\n@(posedge clk)     $fell(sync_reset) |-> state == IDLE;\nendproperty\nassert_p_State_After_Sync_Reset_Fall:assert property (p_State_After_Sync_Reset_Fall) else $error(\"\");"
    },
    {
        "id": "1246_1247",
        "sva1": "property p_fell_wr_en_no_wr_data;\n@(posedge clk)     $fell(wr_en) |=> !wr_data_valid;\nendproperty",
        "sva2": "property p_Fell_Wr_En_No_Valid;\n@(posedge clk)     $fell(wr_en) |=> !wr_data_valid;\nendproperty\nassert_p_Fell_Wr_En_No_Valid:assert property (p_Fell_Wr_En_No_Valid) else $error(\"\");"
    },
    {
        "id": "1247_1248",
        "sva1": "property p_fell_rd_en_rd_data_stable;\n@(posedge clk)     $fell(rd_en) |-> $stable(rd_data);\nendproperty",
        "sva2": "property p_Stable_Rd_Data_After_Fell;\n@(posedge clk)         $fell(rd_en) |-> $stable(rd_data);\nendproperty\nassert_p_Stable_Rd_Data_After_Fell:assert property (p_Stable_Rd_Data_After_Fell) else $error(\"\");"
    },
    {
        "id": "1248_1249",
        "sva1": "property p_fell_oe_no_output;\n@(posedge clk)     $fell(oe) |-> !data_out_en;\nendproperty",
        "sva2": "property p_Fell_Oe_Disables_Data_Out;\n@(posedge clk)     $fell(oe) |-> !data_out_en;\nendproperty\nassert_p_Fell_Oe_Disables_Data_Out:assert property (p_Fell_Oe_Disables_Data_Out) else $error(\"\");"
    },
    {
        "id": "1249_1250",
        "sva1": "property p_fell_we_mem_idle;\n@(posedge clk)     $fell(we) |=> mem_state == IDLE;\nendproperty",
        "sva2": "property p_MemState_After_WeFell;\n@(posedge clk)         $fell(we) |=> (mem_state == IDLE);\nendproperty\nassert_p_MemState_After_WeFell:assert property (p_MemState_After_WeFell) else $error(\"\");"
    },
    {
        "id": "1250_1251",
        "sva1": "property p_fell_irq_ack_irq_clr;\n@(posedge clk)     $fell(irq_ack) |=> irq_pending == 0;\nendproperty",
        "sva2": "property p_irq_ack_fell_to_pending;\n@(posedge clk)         $fell(irq_ack) |=> (irq_pending == 0);\nendproperty\nassert_p_irq_ack_fell_to_pending:assert property (p_irq_ack_fell_to_pending) else $error(\"\");"
    },
    {
        "id": "1251_1252",
        "sva1": "property p_fell_tx_en_tx_idle;\n@(posedge clk)     $fell(tx_en) |-> ##2 tx_state == IDLE;\nendproperty",
        "sva2": "property p_Tx_State_After_Fell;\n@(posedge clk)     $fell(tx_en) |-> ##2 (tx_state == IDLE);\nendproperty\nassert_p_Tx_State_After_Fell:assert property (p_Tx_State_After_Fell) else $error(\"\");"
    },
    {
        "id": "1252_1253",
        "sva1": "property p_fell_rx_en_rx_idle;\n@(posedge clk)     $fell(rx_en) |=> rx_state == IDLE;\nendproperty",
        "sva2": "property p_Rx_State_After_Fell;\n@(posedge clk)     $fell(rx_en) |=> (rx_state == IDLE);\nendproperty\nassert_p_Rx_State_After_Fell:assert property (p_Rx_State_After_Fell) else $error(\"\");"
    },
    {
        "id": "1253_1254",
        "sva1": "property p_fell_dma_req_dma_ack;\n@(posedge clk)     $fell(dma_req) |=> dma_ack == 0;\nendproperty",
        "sva2": "property p_DmaAck_After_Fell;\n@(posedge clk)         $fell(dma_req) |=> dma_ack == 0;\nendproperty\nassert_p_DmaAck_After_Fell:assert property (p_DmaAck_After_Fell) else $error(\"\");"
    },
    {
        "id": "1254_1255",
        "sva1": "property p_fell_fifo_wr_fifo_full;\n@(posedge clk)     $fell(fifo_wr) |-> !fifo_full;\nendproperty",
        "sva2": "property p_FifoWr_Fell;\n@(posedge clk)         $fell(fifo_wr) |-> !fifo_full;\nendproperty\nassert_p_FifoWr_Fell:assert property (p_FifoWr_Fell) else $error(\"\");"
    },
    {
        "id": "1255_1256",
        "sva1": "property p_fell_fifo_rd_fifo_empty;\n@(posedge clk)     $fell(fifo_rd) |=> fifo_empty;\nendproperty",
        "sva2": "property p_Fifo_Empty_After_Fell;\n@(posedge clk)         $fell(fifo_rd) |=> fifo_empty;\nendproperty\nassert_p_Fifo_Empty_After_Fell:assert property (p_Fifo_Empty_After_Fell) else $error(\"\");"
    },
    {
        "id": "1256_1257",
        "sva1": "property p_fell_pkt_valid_pkt_done;\n@(posedge clk)     $fell(pkt_valid) |=> pkt_done;\nendproperty",
        "sva2": "property p_Pkt_Done_After_Fell;\n@(posedge clk)     $fell(pkt_valid) |=> pkt_done;\nendproperty\nassert_p_Pkt_Done_After_Fell:assert property (p_Pkt_Done_After_Fell) else $error(\"\");"
    },
    {
        "id": "1257_1258",
        "sva1": "property p_fell_crc_en_crc_done;\n@(posedge clk)     $fell(crc_en) |-> ##1 crc_done;\nendproperty",
        "sva2": "property p_crc_done_after_fell;\n@(posedge clk)         $fell(crc_en) |-> ##1 crc_done;\nendproperty\nassert_p_crc_done_after_fell:assert property (p_crc_done_after_fell) else $error(\"\");"
    },
    {
        "id": "1258_1259",
        "sva1": "property p_fell_enc_en_enc_done;\n@(posedge clk)     $fell(enc_en) |=> enc_done;\nendproperty",
        "sva2": "property p_enc_done_after_fell;\n@(posedge clk)     $fell(enc_en) |=> enc_done;\nendproperty\nassert_p_enc_done_after_fell:assert property (p_enc_done_after_fell) else $error(\"\");"
    },
    {
        "id": "1259_1260",
        "sva1": "property p_fell_dec_en_dec_done;\n@(posedge clk)     $fell(dec_en) |-> ##2 dec_done;\nendproperty",
        "sva2": "property p_Dec_Done_After_Fell;\n@(posedge clk)     $fell(dec_en) |-> ##2 dec_done;\nendproperty\nassert_p_Dec_Done_After_Fell:assert property (p_Dec_Done_After_Fell) else $error(\"\");"
    },
    {
        "id": "1260_1261",
        "sva1": "property p_fell_mode_sel_mode_stable;\n@(posedge clk)     $fell(mode_sel) |=> $stable(mode);\nendproperty",
        "sva2": "property p_mode_stable_after_fall;\n@(posedge clk)     $fell(mode_sel) |=> $stable(mode);\nendproperty\nassert_p_mode_stable_after_fall:assert property (p_mode_stable_after_fall) else $error(\"\");"
    },
    {
        "id": "1261_1262",
        "sva1": "property p_fell_test_en_test_done;\n@(posedge clk)     $fell(test_en) |=> test_done;\nendproperty",
        "sva2": "property p_test_done_after_fell;\n@(posedge clk)         $fell(test_en) |=> test_done;\nendproperty\nassert_p_test_done_after_fell:assert property (p_test_done_after_fell) else $error(\"\");"
    },
    {
        "id": "1262_1263",
        "sva1": "property p_fell_cal_en_cal_done;\n@(posedge clk)     $fell(cal_en) |-> ##3 cal_done;\nendproperty",
        "sva2": "property p_Cal_Done_After_Fell;\n@(posedge clk)         $fell(cal_en) |-> ##3 cal_done;\nendproperty\nassert_p_Cal_Done_After_Fell:assert property (p_Cal_Done_After_Fell) else $error(\"\");"
    },
    {
        "id": "1263_1264",
        "sva1": "property p_fell_trig_no_trigger;\n@(posedge clk)     $fell(trig) |=> !triggered;\nendproperty",
        "sva2": "property p_Fell_Trig_Not_Triggered;\n@(posedge clk)     $fell(trig) |=> !triggered;\nendproperty\nassert_p_Fell_Trig_Not_Triggered:assert property (p_Fell_Trig_Not_Triggered) else $error(\"\");"
    },
    {
        "id": "1264_1265",
        "sva1": "property p_fell_scan_en_scan_done;\n@(posedge clk)     $fell(scan_en) |-> ##1 scan_done;\nendproperty",
        "sva2": "property p_scan_done_on_fell_scan_en;\n@(posedge clk)     $fell(scan_en) |-> ##1 scan_done;\nendproperty\nassert_p_scan_done_on_fell_scan_en:assert property (p_scan_done_on_fell_scan_en) else $error(\"\");"
    },
    {
        "id": "1265_1266",
        "sva1": "property p_fell_samp_en_samp_done;\n@(posedge clk)     $fell(samp_en) |=> samp_done;\nendproperty",
        "sva2": "property p_Samp_Done_After_Fell;\n@(posedge clk)     $fell(samp_en) |=> samp_done;\nendproperty\nassert_p_Samp_Done_After_Fell:assert property (p_Samp_Done_After_Fell) else $error(\"\");"
    },
    {
        "id": "1266_1267",
        "sva1": "property p_fell_bist_en_bist_done;\n@(posedge clk)     $fell(bist_en) |=> bist_done;\nendproperty",
        "sva2": "property p_bist_done_after_fell;\n@(posedge clk)         $fell(bist_en) |=> bist_done;\nendproperty\nassert_p_bist_done_after_fell:assert property (p_bist_done_after_fell) else $error(\"\");"
    },
    {
        "id": "1267_1268",
        "sva1": "property p_fell_pwr_en_pwr_off;\n@(posedge clk)     $fell(pwr_en) |=> pwr_state == OFF;\nendproperty",
        "sva2": "property p_PwrState_After_Fell;\n@(posedge clk)         $fell(pwr_en) |=> (pwr_state == OFF);\nendproperty\nassert_p_PwrState_After_Fell:assert property (p_PwrState_After_Fell) else $error(\"\");"
    },
    {
        "id": "1268_1269",
        "sva1": "property p_fell_clk_en_no_clk;\n@(posedge clk)     $fell(clk_en) |=> !clk_out;\nendproperty",
        "sva2": "property p_ClkOut_After_Fell;\n@(posedge clk)     $fell(clk_en) |=> !clk_out;\nendproperty\nassert_p_ClkOut_After_Fell:assert property (p_ClkOut_After_Fell) else $error(\"\");"
    },
    {
        "id": "1269_1270",
        "sva1": "property p_fell_enable_no_write;\n@(posedge clk)     $fell(enable) |-> !write_en;\nendproperty",
        "sva2": "property p_Fell_Enable_No_Write;\n@(posedge clk)         $fell(enable) |-> !write_en;\nendproperty\nassert_p_Fell_Enable_No_Write:assert property (p_Fell_Enable_No_Write) else $error(\"\");"
    },
    {
        "id": "1270_1271",
        "sva1": "property p_fell_rst_n_no_reset;\n@(posedge clk)     $fell(rst_n) |-> !reset_active;\nendproperty",
        "sva2": "property p_Reset_Active_On_Falling_Rst;\n@(posedge clk)     $fell(rst_n) |-> !reset_active;\nendproperty\nassert_p_Reset_Active_On_Falling_Rst:assert property (p_Reset_Active_On_Falling_Rst) else $error(\"\");"
    },
    {
        "id": "1271_1272",
        "sva1": "property p_fell_init_done_init_idle;\n@(posedge clk)     $fell(init_done) |=> init_state == IDLE;\nendproperty",
        "sva2": "property p_Init_State_After_Fell;\n@(posedge clk)     $fell(init_done) |=> (init_state == IDLE);\nendproperty\nassert_p_Init_State_After_Fell:assert property (p_Init_State_After_Fell) else $error(\"\");"
    },
    {
        "id": "1272_1273",
        "sva1": "property p_fell_load_no_load;\n@(posedge clk)     $fell(load) |=> !loading;\nendproperty",
        "sva2": "property p_Fell_Load_Then_Not_Loading;\n@(posedge clk)         $fell(load) |=> !loading;\nendproperty\nassert_p_Fell_Load_Then_Not_Loading:assert property (p_Fell_Load_Then_Not_Loading) else $error(\"\");"
    },
    {
        "id": "1273_1274",
        "sva1": "property p_fell_update_no_update;\n@(posedge clk)     $fell(update) |-> ##1 !updating;\nendproperty",
        "sva2": "property p_Fell_Update_To_Not_Updating;\n@(posedge clk)         $fell(update) |-> ##1 !updating;\nendproperty\nassert_p_Fell_Update_To_Not_Updating:assert property (p_Fell_Update_To_Not_Updating) else $error(\"\");"
    },
    {
        "id": "1274_1275",
        "sva1": "property p_fell_clear_no_clear;\n@(posedge clk)     $fell(clear) |=> !clearing;\nendproperty",
        "sva2": "property p_Fell_Clear_Not_Clearing;\n@(posedge clk)     $fell(clear) |=> !clearing;\nendproperty\nassert_p_Fell_Clear_Not_Clearing:assert property (p_Fell_Clear_Not_Clearing) else $error(\"\");"
    },
    {
        "id": "1275_1276",
        "sva1": "property p_fell_set_no_set;\n@(posedge clk)     $fell(set) |=> !setting;\nendproperty",
        "sva2": "property p_Fell_Set_No_Setting;\n@(posedge clk)         $fell(set) |=> !setting;\nendproperty\nassert_p_Fell_Set_No_Setting:assert property (p_Fell_Set_No_Setting) else $error(\"\");"
    },
    {
        "id": "1276_1277",
        "sva1": "property p_fell_shift_no_shift;\n@(posedge clk)     $fell(shift) |=> !shifting;\nendproperty",
        "sva2": "property p_Shift_Fell_No_Shifting;\n@(posedge clk)         $fell(shift) |=> !shifting;\nendproperty\nassert_p_Shift_Fell_No_Shifting:assert property (p_Shift_Fell_No_Shifting) else $error(\"\");"
    },
    {
        "id": "1277_1278",
        "sva1": "property p_fell_count_no_count;\n@(posedge clk)     $fell(count) |=> !counting;\nendproperty",
        "sva2": "property p_Fell_Count_Stop_Counting;\n@(posedge clk)     $fell(count) |=> !counting;\nendproperty\nassert_p_Fell_Count_Stop_Counting:assert property (p_Fell_Count_Stop_Counting) else $error(\"\");"
    },
    {
        "id": "1278_1279",
        "sva1": "property p_fell_toggle_no_toggle;\n@(posedge clk)     $fell(toggle) |-> ##2 !toggling;\nendproperty",
        "sva2": "property p_Toggle_Fell_Check;\n@(posedge clk)         $fell(toggle) |-> ##2 !toggling;\nendproperty\nassert_p_Toggle_Fell_Check:assert property (p_Toggle_Fell_Check) else $error(\"\");"
    },
    {
        "id": "1279_1280",
        "sva1": "property p_fell_latch_no_latch;\n@(posedge clk)     $fell(latch) |-> ##1 !latched;\nendproperty",
        "sva2": "property p_Fell_Latch;\n@(posedge clk)     $fell(latch) |-> ##1 !latched;\nendproperty\nassert_p_Fell_Latch:assert property (p_Fell_Latch) else $error(\"\");"
    },
    {
        "id": "1280_1281",
        "sva1": "property p_fell_ready_fifo_empty;\n@(posedge clk)     $fell(ready) |=> fifo_empty;\nendproperty",
        "sva2": "property p_Fifo_Empty_After_Ready_Fall;\n@(posedge clk)         $fell(ready) |=> fifo_empty;\nendproperty\nassert_p_Fifo_Empty_After_Ready_Fall:assert property (p_Fifo_Empty_After_Ready_Fall) else $error(\"\");"
    },
    {
        "id": "1281_1282",
        "sva1": "property p_fell_sample_no_sample;\n@(posedge clk)     $fell(sample) |=> !sampling;\nendproperty",
        "sva2": "property p_Sampling_After_Fell;\n@(posedge clk)         $fell(sample) |=> !sampling;\nendproperty\nassert_p_Sampling_After_Fell:assert property (p_Sampling_After_Fell) else $error(\"\");"
    },
    {
        "id": "1282_1283",
        "sva1": "property p_fell_hold_no_hold;\n@(posedge clk)     $fell(hold) |=> !holding;\nendproperty",
        "sva2": "property p_Fell_Hold_No_Holding;\n@(posedge clk)     $fell(hold) |=> !holding;\nendproperty\nassert_p_Fell_Hold_No_Holding:assert property (p_Fell_Hold_No_Holding) else $error(\"\");"
    },
    {
        "id": "1283_1284",
        "sva1": "property p_fell_start_no_busy;\n@(posedge clk)     $fell(start) |-> ##2 !busy;\nendproperty",
        "sva2": "property p_Fell_Start_To_Busy;\n@(posedge clk)     $fell(start) |-> ##2 !busy;\nendproperty\nassert_p_Fell_Start_To_Busy:assert property (p_Fell_Start_To_Busy) else $error(\"\");"
    },
    {
        "id": "1284_1285",
        "sva1": "property p_fell_ack_complete;\n@(posedge clk)     $fell(ack) |=> complete;\nendproperty",
        "sva2": "property p_fell_ack_implies_complete;\n@(posedge clk)         $fell(ack) |=> complete;\nendproperty\nassert_p_fell_ack_implies_complete:assert property (p_fell_ack_implies_complete) else $error(\"\");"
    },
    {
        "id": "1285_1286",
        "sva1": "property p_fell_cmd_valid_addr_stable;\n@(posedge clk)     $fell(cmd_valid) |-> $stable(addr);\nendproperty",
        "sva2": "property p_Stable_Addr_On_Fell_Cmd_Valid;\n@(posedge clk)         $fell(cmd_valid) |-> $stable(addr);\nendproperty\nassert_p_Stable_Addr_On_Fell_Cmd_Valid:assert property (p_Stable_Addr_On_Fell_Cmd_Valid) else $error(\"\");"
    },
    {
        "id": "1286_1287",
        "sva1": "property p_fell_interrupt_clear_status;\n@(posedge clk)     $fell(interrupt) |=> status == 0;\nendproperty",
        "sva2": "property p_Status_After_Interrupt_Fall;\n@(posedge clk)     $fell(interrupt) |=> (status == 0);\nendproperty\nassert_p_Status_After_Interrupt_Fall:assert property (p_Status_After_Interrupt_Fall) else $error(\"\");"
    },
    {
        "id": "1287_1288",
        "sva1": "property p_fell_frame_check_idle;\n@(posedge clk)     $fell(frame) |-> ##3 idle;\nendproperty",
        "sva2": "property p_Fell_Frame_To_Idle;\n@(posedge clk)     $fell(frame) |-> ##3 idle;\nendproperty\nassert_p_Fell_Frame_To_Idle:assert property (p_Fell_Frame_To_Idle) else $error(\"\");"
    },
    {
        "id": "1288_1289",
        "sva1": "property p_stable_counter_during_hold;\n@(posedge clk)     counter_hold |-> $stable(count_value);\nendproperty",
        "sva2": "property p_counter_hold_stable;\n@(posedge clk)         counter_hold == 1'b1 |-> $stable(count_value);\nendproperty\nassert_p_counter_hold_stable:assert property (p_counter_hold_stable) else $error(\"\");"
    },
    {
        "id": "1289_1290",
        "sva1": "property p_stable_addr_after_select;\n@(posedge clk)     chip_select |=> $stable(mem_addr);\nendproperty",
        "sva2": "property p_Stable_Mem_Addr_After_Chip_Select;\n@(posedge clk)     chip_select == 1'b1 |=> $stable(mem_addr);\nendproperty\nassert_p_Stable_Mem_Addr_After_Chip_Select:assert property (p_Stable_Mem_Addr_After_Chip_Select) else $error(\"\");"
    },
    {
        "id": "1290_1291",
        "sva1": "property p_stable_cmd_during_exec;\n@(posedge clk)     cmd_exec |-> $stable(command_reg);\nendproperty",
        "sva2": "property p_cmd_exec_stable_command;\n@(posedge clk)         cmd_exec == 1'b1 |-> $stable(command_reg);\nendproperty\nassert_p_cmd_exec_stable_command:assert property (p_cmd_exec_stable_command) else $error(\"\");"
    },
    {
        "id": "1291_1292",
        "sva1": "property p_stable_divider_after_config;\n@(posedge clk)     div_config_done |=> $stable(div_ratio);\nendproperty",
        "sva2": "property p_div_ratio_stable_after_config;\n@(posedge clk)     div_config_done == 1'b1 |=> $stable(div_ratio);\nendproperty\nassert_p_div_ratio_stable_after_config:assert property (p_div_ratio_stable_after_config) else $error(\"\");"
    },
    {
        "id": "1292_1293",
        "sva1": "property p_stable_temp_during_read;\n@(posedge clk)     temp_read_en |-> $stable(temp_value);\nendproperty",
        "sva2": "property p_temp_value_stable;\n@(posedge clk)         temp_read_en == 1'b1 |-> $stable(temp_value);\nendproperty\nassert_p_temp_value_stable:assert property (p_temp_value_stable) else $error(\"\");"
    },
    {
        "id": "1293_1294",
        "sva1": "property p_stable_voltage_after_sample;\n@(posedge clk)     sample_done |=> $stable(voltage_level);\nendproperty",
        "sva2": "property p_Stable_Voltage_After_Sample;\n@(posedge clk)     sample_done == 1'b1 |=> $stable(voltage_level);\nendproperty\nassert_p_Stable_Voltage_After_Sample:assert property (p_Stable_Voltage_After_Sample) else $error(\"\");"
    },
    {
        "id": "1294_1295",
        "sva1": "property p_stable_gain_during_calib;\n@(posedge clk)     calib_active |-> $stable(amp_gain);\nendproperty",
        "sva2": "property p_CalibActive_StableAmpGain;\n@(posedge clk)     calib_active == 1'b1 |-> $stable(amp_gain);\nendproperty\nassert_p_CalibActive_StableAmpGain:assert property (p_CalibActive_StableAmpGain) else $error(\"\");"
    },
    {
        "id": "1295_1296",
        "sva1": "property p_stable_offset_after_adj;\n@(posedge clk)     offset_adj_done |=> $stable(dac_offset);\nendproperty",
        "sva2": "property p_Stable_Dac_Offset_After_Adj_Done;\n@(posedge clk)         offset_adj_done == 1'b1 |=> $stable(dac_offset);\nendproperty\nassert_p_Stable_Dac_Offset_After_Adj_Done:assert property (p_Stable_Dac_Offset_After_Adj_Done) else $error(\"\");"
    },
    {
        "id": "1296_1297",
        "sva1": "property p_stable_freq_during_pll_lock;\n@(posedge clk)     pll_locked |-> $stable(vco_freq);\nendproperty",
        "sva2": "property p_pll_locked_stable_vco_freq;\n@(posedge clk)         pll_locked == 1'b1 |-> $stable(vco_freq);\nendproperty\nassert_p_pll_locked_stable_vco_freq:assert property (p_pll_locked_stable_vco_freq) else $error(\"\");"
    },
    {
        "id": "1297_1298",
        "sva1": "property p_stable_delay_after_prog;\n@(posedge clk)     delay_prog |=> $stable(tap_delay);\nendproperty",
        "sva2": "property p_delay_prog_stable_tap_delay;\n@(posedge clk)         delay_prog == 1'b1 |=> $stable(tap_delay);\nendproperty\nassert_p_delay_prog_stable_tap_delay:assert property (p_delay_prog_stable_tap_delay) else $error(\"\");"
    },
    {
        "id": "1298_1299",
        "sva1": "property p_stable_addr_en;\n@(posedge clk)     en |-> $stable(addr);\nendproperty",
        "sva2": "property p_Stable_Addr_When_En;\n@(posedge clk)     en == 1'b1 |-> $stable(addr);\nendproperty\nassert_p_Stable_Addr_When_En:assert property (p_Stable_Addr_When_En) else $error(\"\");"
    },
    {
        "id": "1299_1300",
        "sva1": "property p_stable_bias_during_standby;\n@(posedge clk)     standby_mode |-> $stable(bias_current);\nendproperty",
        "sva2": "property p_StandbyMode_StableBiasCurrent;\n@(posedge clk)         standby_mode == 1'b1 |-> $stable(bias_current);\nendproperty\nassert_p_StandbyMode_StableBiasCurrent:assert property (p_StandbyMode_StableBiasCurrent) else $error(\"\");"
    },
    {
        "id": "1300_1301",
        "sva1": "property p_stable_ref_during_conv;\n@(posedge clk)     adc_convert |-> $stable(ref_voltage);\nendproperty",
        "sva2": "property p_adc_convert_stable_ref_voltage;\n@(posedge clk)     adc_convert == 1'b1 |-> $stable(ref_voltage);\nendproperty\nassert_p_adc_convert_stable_ref_voltage:assert property (p_adc_convert_stable_ref_voltage) else $error(\"\");"
    },
    {
        "id": "1301_1302",
        "sva1": "property p_stable_limit_after_set;\n@(posedge clk)     limit_set |=> $stable(upper_limit);\nendproperty",
        "sva2": "property p_limit_set_stable_upper_limit;\n@(posedge clk)         limit_set == 1'b1 |=> $stable(upper_limit);\nendproperty\nassert_p_limit_set_stable_upper_limit:assert property (p_limit_set_stable_upper_limit) else $error(\"\");"
    },
    {
        "id": "1302_1303",
        "sva1": "property p_stable_code_during_decode;\n@(posedge clk)     decode_en |-> $stable(error_code);\nendproperty",
        "sva2": "property p_Stable_Error_Code;\n@(posedge clk)         decode_en == 1'b1 |-> $stable(error_code);\nendproperty\nassert_p_Stable_Error_Code:assert property (p_Stable_Error_Code) else $error(\"\");"
    },
    {
        "id": "1303_1304",
        "sva1": "property p_stable_prescale_after_load;\n@(posedge clk)     prescale_load |=> $stable(timer_prescale);\nendproperty",
        "sva2": "property p_stable_timer_prescale_after_load;\n@(posedge clk)         prescale_load == 1'b1 |=> $stable(timer_prescale);\nendproperty\nassert_p_stable_timer_prescale_after_load:assert property (p_stable_timer_prescale_after_load) else $error(\"\");"
    },
    {
        "id": "1304_1305",
        "sva1": "property p_stable_pattern_during_test;\n@(posedge clk)     test_mode |-> $stable(test_pattern);\nendproperty",
        "sva2": "property p_test_mode_stable_pattern;\n@(posedge clk)         test_mode == 1'b1 |-> $stable(test_pattern);\nendproperty\nassert_p_test_mode_stable_pattern:assert property (p_test_mode_stable_pattern) else $error(\"\");"
    },
    {
        "id": "1305_1306",
        "sva1": "property p_stable_phase_after_align;\n@(posedge clk)     phase_align |=> $stable(clock_phase);\nendproperty",
        "sva2": "property p_phase_align_stable_clock_phase;\n@(posedge clk)     phase_align == 1'b1 |=> $stable(clock_phase);\nendproperty\nassert_p_phase_align_stable_clock_phase:assert property (p_phase_align_stable_clock_phase) else $error(\"\");"
    },
    {
        "id": "1306_1307",
        "sva1": "property p_stable_width_during_pwm;\n@(posedge clk)     pwm_enable |-> $stable(pulse_width);\nendproperty",
        "sva2": "property p_pwm_enable_stable_pulse_width;\n@(posedge clk)         pwm_enable == 1'b1 |-> $stable(pulse_width);\nendproperty\nassert_p_pwm_enable_stable_pulse_width:assert property (p_pwm_enable_stable_pulse_width) else $error(\"\");"
    },
    {
        "id": "1307_1308",
        "sva1": "property p_stable_filter_after_update;\n@(posedge clk)     filter_update |=> $stable(filter_coeff);\nendproperty",
        "sva2": "property p_filter_update_stable_coeff;\n@(posedge clk)         filter_update == 1'b1 |=> $stable(filter_coeff);\nendproperty\nassert_p_filter_update_stable_coeff:assert property (p_filter_update_stable_coeff) else $error(\"\");"
    },
    {
        "id": "1308_1309",
        "sva1": "property p_stable_data_3cycles;\n@(posedge clk)     $stable(data)[*3];\nendproperty",
        "sva2": "property p_Stable_Data;\n@(posedge clk)     $stable(data)[*3];\nendproperty\nassert_p_Stable_Data:assert property (p_Stable_Data) else $error(\"\");"
    },
    {
        "id": "1309_1310",
        "sva1": "property p_stable_level_during_mute;\n@(posedge clk)     audio_mute |-> $stable(output_level);\nendproperty",
        "sva2": "property p_audio_mute_stable_output;\n@(posedge clk)         audio_mute == 1'b1 |-> $stable(output_level);\nendproperty\nassert_p_audio_mute_stable_output:assert property (p_audio_mute_stable_output) else $error(\"\");"
    },
    {
        "id": "1310_1311",
        "sva1": "property p_stable_ratio_after_scale;\n@(posedge clk)     scale_apply |=> $stable(scale_ratio);\nendproperty",
        "sva2": "property p_scale_apply_stable_ratio;\n@(posedge clk)         scale_apply == 1'b1 |=> $stable(scale_ratio);\nendproperty\nassert_p_scale_apply_stable_ratio:assert property (p_scale_apply_stable_ratio) else $error(\"\");"
    },
    {
        "id": "1311_1312",
        "sva1": "property p_stable_bank_during_switch;\n@(posedge clk)     bank_switch |-> $stable(mem_bank);\nendproperty",
        "sva2": "property p_bank_switch_stable;\n@(posedge clk)         bank_switch == 1'b1 |-> $stable(mem_bank);\nendproperty\nassert_p_bank_switch_stable:assert property (p_bank_switch_stable) else $error(\"\");"
    },
    {
        "id": "1312_1313",
        "sva1": "property p_stable_window_during_meas;\n@(posedge clk)     measure_active |-> $stable(meas_window);\nendproperty",
        "sva2": "property p_measure_active_stable_meas_window;\n@(posedge clk)         measure_active == 1'b1 |-> $stable(meas_window);\nendproperty\nassert_p_measure_active_stable_meas_window:assert property (p_measure_active_stable_meas_window) else $error(\"\");"
    },
    {
        "id": "1313_1314",
        "sva1": "property p_stable_duty_after_set;\n@(posedge clk)     duty_set |=> $stable(duty_cycle);\nendproperty",
        "sva2": "property p_Duty_Set_Stable;\n@(posedge clk)         duty_set == 1'b1 |=> $stable(duty_cycle);\nendproperty\nassert_p_Duty_Set_Stable:assert property (p_Duty_Set_Stable) else $error(\"\");"
    },
    {
        "id": "1314_1315",
        "sva1": "property p_stable_depth_during_fifo;\n@(posedge clk)     fifo_write |-> $stable(fifo_depth);\nendproperty",
        "sva2": "property p_fifo_write_stable_depth;\n@(posedge clk)         fifo_write == 1'b1 |-> $stable(fifo_depth);\nendproperty\nassert_p_fifo_write_stable_depth:assert property (p_fifo_write_stable_depth) else $error(\"\");"
    },
    {
        "id": "1315_1316",
        "sva1": "property p_stable_trim_after_adjust;\n@(posedge clk)     trim_adj |=> $stable(osc_trim);\nendproperty",
        "sva2": "property p_trim_adj_stable_osc_trim;\n@(posedge clk)         trim_adj == 1'b1 |=> $stable(osc_trim);\nendproperty\nassert_p_trim_adj_stable_osc_trim:assert property (p_trim_adj_stable_osc_trim) else $error(\"\");"
    },
    {
        "id": "1316_1317",
        "sva1": "property p_stable_bias_during_powerdown;\n@(posedge clk)     power_down |-> $stable(bias_setting);\nendproperty",
        "sva2": "property p_PowerDown_StableBias;\n@(posedge clk)         power_down == 1'b1 |-> $stable(bias_setting);\nendproperty\nassert_p_PowerDown_StableBias:assert property (p_PowerDown_StableBias) else $error(\"\");"
    },
    {
        "id": "1317_1318",
        "sva1": "property p_stable_cal_during_startup;\n@(posedge clk)     startup_cal |-> $stable(cal_value);\nendproperty",
        "sva2": "property p_startup_cal_stable;\n@(posedge clk)     startup_cal == 1'b1 |-> $stable(cal_value);\nendproperty\nassert_p_startup_cal_stable:assert property (p_startup_cal_stable) else $error(\"\");"
    },
    {
        "id": "1318_1319",
        "sva1": "property p_stable_div_during_sync;\n@(posedge clk)     sync_active |-> $stable(div_value);\nendproperty",
        "sva2": "property p_sync_active_stable_div_value;\n@(posedge clk)     sync_active == 1'b1 |-> $stable(div_value);\nendproperty\nassert_p_sync_active_stable_div_value:assert property (p_sync_active_stable_div_value) else $error(\"\");"
    },
    {
        "id": "1319_1320",
        "sva1": "property p_stable_ctrl_after_req;\n@(posedge clk)     req |=> $stable(ctrl_reg);\nendproperty",
        "sva2": "property p_Req_Stable_CtrlReg;\n@(posedge clk)     req == 1'b1 |=> $stable(ctrl_reg);\nendproperty\nassert_p_Req_Stable_CtrlReg:assert property (p_Req_Stable_CtrlReg) else $error(\"\");"
    },
    {
        "id": "1320_1321",
        "sva1": "property p_stable_ref_during_pll;\n@(posedge clk)     pll_enable |-> $stable(ref_clock);\nendproperty",
        "sva2": "property p_pll_enable_stable_ref_clock;\n@(posedge clk)         pll_enable == 1'b1 |-> $stable(ref_clock);\nendproperty\nassert_p_pll_enable_stable_ref_clock:assert property (p_pll_enable_stable_ref_clock) else $error(\"\");"
    },
    {
        "id": "1321_1322",
        "sva1": "property p_stable_thresh_during_comp;\n@(posedge clk)     comp_enable |-> $stable(comp_thresh);\nendproperty",
        "sva2": "property p_comp_enable_stable_thresh;\n@(posedge clk)         comp_enable == 1'b1 |-> $stable(comp_thresh);\nendproperty\nassert_p_comp_enable_stable_thresh:assert property (p_comp_enable_stable_thresh) else $error(\"\");"
    },
    {
        "id": "1322_1323",
        "sva1": "property p_stable_addr_during_dma;\n@(posedge clk)     dma_active |-> $stable(dma_addr);\nendproperty",
        "sva2": "property p_Dma_Addr_Stable;\n@(posedge clk)     dma_active == 1'b1 |-> $stable(dma_addr);\nendproperty\nassert_p_Dma_Addr_Stable:assert property (p_Dma_Addr_Stable) else $error(\"\");"
    },
    {
        "id": "1323_1324",
        "sva1": "property p_stable_mode_during_sleep;\n@(posedge clk)     sleep_mode |-> $stable(op_mode);\nendproperty",
        "sva2": "property p_Sleep_Mode_Stable_Op_Mode;\n@(posedge clk)         sleep_mode == 1'b1 |-> $stable(op_mode);\nendproperty\nassert_p_Sleep_Mode_Stable_Op_Mode:assert property (p_Sleep_Mode_Stable_Op_Mode) else $error(\"\");"
    },
    {
        "id": "1324_1325",
        "sva1": "property p_stable_cfg_during_boot;\n@(posedge clk)     boot_active |-> $stable(boot_cfg);\nendproperty",
        "sva2": "property p_BootCfgStable;\n@(posedge clk)         boot_active == 1'b1 |-> $stable(boot_cfg);\nendproperty\nassert_p_BootCfgStable:assert property (p_BootCfgStable) else $error(\"\");"
    },
    {
        "id": "1325_1326",
        "sva1": "property p_stable_reg_during_scan;\n@(posedge clk)     scan_enable |-> $stable(scan_reg);\nendproperty",
        "sva2": "property p_scan_stable;\n@(posedge clk)         scan_enable == 1'b1 |-> $stable(scan_reg);\nendproperty\nassert_p_scan_stable:assert property (p_scan_stable) else $error(\"\");"
    },
    {
        "id": "1326_1327",
        "sva1": "property p_stable_set_during_hold;\n@(posedge clk)     hold_state |-> $stable(hold_set);\nendproperty",
        "sva2": "property p_hold_state_stable;\n@(posedge clk)         hold_state == 1'b1 |-> $stable(hold_set);\nendproperty\nassert_p_hold_state_stable:assert property (p_hold_state_stable) else $error(\"\");"
    },
    {
        "id": "1327_1328",
        "sva1": "property p_stable_val_during_sample;\n@(posedge clk)     sample_hold |-> $stable(sample_val);\nendproperty",
        "sva2": "property p_sample_hold_stable;\n@(posedge clk)         sample_hold == 1'b1 |-> $stable(sample_val);\nendproperty\nassert_p_sample_hold_stable:assert property (p_sample_hold_stable) else $error(\"\");"
    },
    {
        "id": "1328_1329",
        "sva1": "property p_stable_param_during_init;\n@(posedge clk)     init_phase |-> $stable(init_param);\nendproperty",
        "sva2": "property p_Init_Phase_Stable;\n@(posedge clk)         init_phase == 1'b1 |-> $stable(init_param);\nendproperty\nassert_p_Init_Phase_Stable:assert property (p_Init_Phase_Stable) else $error(\"\");"
    },
    {
        "id": "1329_1330",
        "sva1": "property p_stable_status_during_busy;\n@(posedge clk)     busy |-> $stable(status_sig);\nendproperty",
        "sva2": "property p_Busy_Stable_Status;\n@(posedge clk)     busy == 1'b1 |-> $stable(status_sig);\nendproperty\nassert_p_Busy_Stable_Status:assert property (p_Busy_Stable_Status) else $error(\"\");"
    },
    {
        "id": "1330_1331",
        "sva1": "property p_stable_code_during_error;\n@(posedge clk)     error_state |-> $stable(error_status);\nendproperty",
        "sva2": "property p_Error_State_Stable;\n@(posedge clk)         error_state == 1'b1 |-> $stable(error_status);\nendproperty\nassert_p_Error_State_Stable:assert property (p_Error_State_Stable) else $error(\"\");"
    },
    {
        "id": "1331_1332",
        "sva1": "property p_stable_config_after_init;\n@(posedge clk)     init_done |=> $stable(config_reg)[*2];\nendproperty",
        "sva2": "property p_Stable_Config_After_Init;\n@(posedge clk)     init_done == 1'b1 |=> $stable(config_reg)[*2];\nendproperty\nassert_p_Stable_Config_After_Init:assert property (p_Stable_Config_After_Init) else $error(\"\");"
    },
    {
        "id": "1332_1333",
        "sva1": "property p_stable_mode_during_lock;\n@(posedge clk)     lock_mode |-> $stable(operating_mode);\nendproperty",
        "sva2": "property p_LockMode_StableOperatingMode;\n@(posedge clk)     lock_mode == 1'b1 |-> $stable(operating_mode);\nendproperty\nassert_p_LockMode_StableOperatingMode:assert property (p_LockMode_StableOperatingMode) else $error(\"\");"
    },
    {
        "id": "1333_1334",
        "sva1": "property p_stable_state_during_reset;\n@(posedge clk)     reset_n |-> $stable(fsm_state);\nendproperty",
        "sva2": "property p_Stable_Fsm_State_After_Reset;\n@(posedge clk)         reset_n == 1'b1 |-> $stable(fsm_state);\nendproperty\nassert_p_Stable_Fsm_State_After_Reset:assert property (p_Stable_Fsm_State_After_Reset) else $error(\"\");"
    },
    {
        "id": "1334_1335",
        "sva1": "property prop_29;\n@(posedge clk)      (usb_rx_valid && !usb_rx_error)[*2:6] |-> ##3 usb_rx_ready\nendproperty",
        "sva2": "property p_usb_rx_ready_after_valid;\n@(posedge clk)     (usb_rx_valid && !usb_rx_error)[*2:6] |-> ##3 usb_rx_ready;\nendproperty\nassert_p_usb_rx_ready_after_valid:assert property (p_usb_rx_ready_after_valid) else $error(\"\");"
    },
    {
        "id": "1335_1336",
        "sva1": "property p_stable_param_after_write;\n@(posedge clk)     write_pulse |=> $stable(parameter_reg);\nendproperty",
        "sva2": "property p_Stable_Parameter_Reg_After_Write;\n@(posedge clk)     write_pulse == 1'b1 |=> $stable(parameter_reg);\nendproperty\nassert_p_Stable_Parameter_Reg_After_Write:assert property (p_Stable_Parameter_Reg_After_Write) else $error(\"\");"
    },
    {
        "id": "1336_1337",
        "sva1": "property p_stable_threshold_3phases;\n@(posedge clk)     $stable(threshold_val)[*3];\nendproperty",
        "sva2": "property p_stable_threshold_val;\n@(posedge clk)     $stable(threshold_val)[*3];\nendproperty\nassert_p_stable_threshold_val:assert property (p_stable_threshold_val) else $error(\"\");"
    },
    {
        "id": "1337_1338",
        "sva1": "property prop_38;\n@(posedge clk)      (led_on && !led_off)[*1:4] |=> led_fault\nendproperty",
        "sva2": "property p_led_fault_after_on;\n@(posedge clk)     (led_on && !led_off)[*1:4] |=> led_fault;\nendproperty\nassert_p_led_fault_after_on:assert property (p_led_fault_after_on) else $error(\"\");"
    },
    {
        "id": "1338_1339",
        "sva1": "property p_past_addr_range;\n@(posedge clk)     $past(addr_bus,6) inside {[32'h1000:32'h1FFF]} |-> mem_select;\nendproperty",
        "sva2": "property p_past_addr_range;\n@(posedge clk)     $past(addr_bus,6) inside {[32'h1000:32'h1FFF]} |-> mem_select;\nendproperty\nassert_p_past_addr_range:assert property (p_past_addr_range) else $error(\"\");"
    },
    {
        "id": "1339_1340",
        "sva1": "property p_past_sequence_match;\n@(posedge clk)     $past({cmd,data},2) == {8'hA5,8'h5A} |-> special_mode;\nendproperty",
        "sva2": "property p_past_sequence_match;\n@(posedge clk)     $past({cmd, data}, 2) == {8'hA5, 8'h5A} |-> special_mode;\nendproperty\nassert_p_past_sequence_match:assert property (p_past_sequence_match) else $error(\"\");"
    },
    {
        "id": "1340_1341",
        "sva1": "property p_past_timeout;\n@(posedge clk)     $past(timeout_cnt,7) == 16'hFFFF |-> reset_active;\nendproperty",
        "sva2": "property p_past_timeout;\n@(posedge clk)         ($past(timeout_cnt, 7) == 16'hFFFF) |-> reset_active;\nendproperty\nassert_p_past_timeout:assert property (p_past_timeout) else $error(\"\");"
    },
    {
        "id": "1341_1342",
        "sva1": "property p_past_packet_start;\n@(posedge clk)     $past(packet_start,1) |-> ##[1:3] packet_valid;\nendproperty",
        "sva2": "property p_past_packet_start;\n@(posedge clk)         $past(packet_start, 1) |-> ##[1:3] packet_valid;\nendproperty\nassert_p_past_packet_start:assert property (p_past_packet_start) else $error(\"\");"
    },
    {
        "id": "1342_1343",
        "sva1": "property p_past_fsm_transition;\n@(posedge clk)     $past(next_state,1) != curr_state |-> state_changed;\nendproperty",
        "sva2": "property p_past_fsm_transition;\n@(posedge clk)         $past(next_state, 1) != curr_state |-> state_changed;\nendproperty\nassert_p_past_fsm_transition:assert property (p_past_fsm_transition) else $error(\"\");"
    },
    {
        "id": "1343_1344",
        "sva1": "property p_past_fifo_level;\n@(posedge clk)     $past(fifo_level,4) > 8'd200 |-> fifo_read_enable;\nendproperty",
        "sva2": "property p_past_fifo_level;\n@(posedge clk)         $past(fifo_level, 4) > 8'd200 |-> fifo_read_enable;\nendproperty\nassert_p_past_fifo_level:assert property (p_past_fifo_level) else $error(\"\");"
    },
    {
        "id": "1344_1345",
        "sva1": "property p_past_irq_handled;\n@(posedge clk)     $past(irq_pending,2) |-> irq_acknowledged;\nendproperty",
        "sva2": "property p_past_irq_handled;\n@(posedge clk)     $past(irq_pending, 2) |-> irq_acknowledged;\nendproperty\nassert_p_past_irq_handled:assert property (p_past_irq_handled) else $error(\"\");"
    },
    {
        "id": "1345_1346",
        "sva1": "property p_past_crc_match;\n@(posedge clk)     $past(crc_value,3) == computed_crc |-> crc_valid;\nendproperty",
        "sva2": "property p_past_crc_match;\n@(posedge clk)         ($past(crc_value, 3) == computed_crc) |-> crc_valid;\nendproperty\nassert_p_past_crc_match:assert property (p_past_crc_match) else $error(\"\");"
    },
    {
        "id": "1346_1347",
        "sva1": "property p_past_data_stable_2cyc;\n@(posedge clk)     $past(data_valid,2) |-> data_stable;\nendproperty",
        "sva2": "property p_past_data_stable_2cyc;\n@(posedge clk)         $past(data_valid, 2) |-> data_stable;\nendproperty\nassert_p_past_data_stable_2cyc:assert property (p_past_data_stable_2cyc) else $error(\"\");"
    },
    {
        "id": "1347_1348",
        "sva1": "property p_past_data_unchanged;\n@(posedge clk)     $past(strobe,1) |-> $past(data_bus,1) == data_bus;\nendproperty",
        "sva2": "property p_past_data_unchanged;\n@(posedge clk)     $past(strobe, 1) |-> $past(data_bus, 1) == data_bus;\nendproperty\nassert_p_past_data_unchanged:assert property (p_past_data_unchanged) else $error(\"\");"
    },
    {
        "id": "1348_1349",
        "sva1": "property p_past_dma_active;\n@(posedge clk)     $past(dma_active,3) |-> !cpu_access;\nendproperty",
        "sva2": "property p_past_dma_active;\n@(posedge clk)         $past(dma_active, 3) |-> !cpu_access;\nendproperty\nassert_p_past_dma_active:assert property (p_past_dma_active) else $error(\"\");"
    },
    {
        "id": "1349_1350",
        "sva1": "property p_past_temp_threshold;\n@(posedge clk)     $past(temperature,4) > 125 |-> cooling_active;\nendproperty",
        "sva2": "property p_past_temp_threshold;\n@(posedge clk)         $past(temperature,4) > 125 |-> cooling_active;\nendproperty\nassert_p_past_temp_threshold:assert property (p_past_temp_threshold) else $error(\"\");"
    },
    {
        "id": "1350_1351",
        "sva1": "property p_past_error_cleared;\n@(posedge clk)     $past(error_status,2) |-> ##1 error_cleared;\nendproperty",
        "sva2": "property p_past_error_cleared;\n@(posedge clk)         $past(error_status, 2) |-> ##1 error_cleared;\nendproperty\nassert_p_past_error_cleared:assert property (p_past_error_cleared) else $error(\"\");"
    },
    {
        "id": "1351_1352",
        "sva1": "property p_past_voltage_monitor;\n@(posedge clk)     $past(voltage_ok,1) |-> !brownout_reset;\nendproperty",
        "sva2": "property p_past_voltage_monitor;\n@(posedge clk)         $past(voltage_ok, 1) |-> !brownout_reset;\nendproperty\nassert_p_past_voltage_monitor:assert property (p_past_voltage_monitor) else $error(\"\");"
    },
    {
        "id": "1352_1353",
        "sva1": "property p_past_watchdog;\n@(posedge clk)     $past(watchdog_cnt,6) == 0 |-> system_reset;\nendproperty",
        "sva2": "property p_past_watchdog;\n@(posedge clk)         ($past(watchdog_cnt, 6) == 0) |-> system_reset;\nendproperty\nassert_p_past_watchdog:assert property (p_past_watchdog) else $error(\"\");"
    },
    {
        "id": "1353_1354",
        "sva1": "property p_past_burst_count;\n@(posedge clk)     $past(burst_cnt,3) == 0 |-> burst_complete;\nendproperty",
        "sva2": "property p_past_burst_count;\n@(posedge clk)         $past(burst_cnt, 3) == 0 |-> burst_complete;\nendproperty\nassert_p_past_burst_count:assert property (p_past_burst_count) else $error(\"\");"
    },
    {
        "id": "1354_1355",
        "sva1": "property p_past_cmd_complete;\n@(posedge clk)     $past(cmd_sent,2) |-> cmd_complete;\nendproperty",
        "sva2": "property p_past_cmd_complete;\n@(posedge clk)         $past(cmd_sent, 2) |-> cmd_complete;\nendproperty\nassert_p_past_cmd_complete:assert property (p_past_cmd_complete) else $error(\"\");"
    },
    {
        "id": "1355_1356",
        "sva1": "property p_past_sync_pulse;\n@(posedge clk)     $past(sync_pulse,5) |-> frame_start;\nendproperty",
        "sva2": "property p_past_sync_pulse;\n@(posedge clk)     $past(sync_pulse, 5) |-> frame_start;\nendproperty\nassert_p_past_sync_pulse:assert property (p_past_sync_pulse) else $error(\"\");"
    },
    {
        "id": "1356_1357",
        "sva1": "property p_past_align_error;\n@(posedge clk)     $past(align_err,1) |-> ##2 align_corrected;\nendproperty",
        "sva2": "property p_past_align_error;\n@(posedge clk)         $past(align_err, 1) |-> ##2 align_corrected;\nendproperty\nassert_p_past_align_error:assert property (p_past_align_error) else $error(\"\");"
    },
    {
        "id": "1357_1358",
        "sva1": "property p_past_err_implies_ack;\n@(posedge clk)     $past(err_flag,1) |-> ##1 ack_received;\nendproperty",
        "sva2": "property p_past_err_implies_ack;\n@(posedge clk)     $past(err_flag, 1) |-> ##1 ack_received;\nendproperty\nassert_p_past_err_implies_ack:assert property (p_past_err_implies_ack) else $error(\"\");"
    },
    {
        "id": "1358_1359",
        "sva1": "property p_past_byte_enable;\n@(posedge clk)     $past(byte_en,4) != 4'b1111 |-> partial_write;\nendproperty",
        "sva2": "property p_past_byte_enable;\n@(posedge clk)         $past(byte_en, 4) != 4'b1111 |-> partial_write;\nendproperty\nassert_p_past_byte_enable:assert property (p_past_byte_enable) else $error(\"\");"
    },
    {
        "id": "1359_1360",
        "sva1": "property p_past_clock_switch;\n@(posedge clk)     $past(clk_sel,1) != clk_sel |-> pll_locked;\nendproperty",
        "sva2": "property p_past_clock_switch;\n@(posedge clk)     $past(clk_sel, 1) != clk_sel |-> pll_locked;\nendproperty\nassert_p_past_clock_switch:assert property (p_past_clock_switch) else $error(\"\");"
    },
    {
        "id": "1360_1361",
        "sva1": "property p_past_debug_mode;\n@(posedge clk)     $past(debug_en,7) |-> jtag_active;\nendproperty",
        "sva2": "property p_past_debug_mode;\n@(posedge clk)         $past(debug_en, 7) |-> jtag_active;\nendproperty\nassert_p_past_debug_mode:assert property (p_past_debug_mode) else $error(\"\");"
    },
    {
        "id": "1361_1362",
        "sva1": "property p_past_ecc_error;\n@(posedge clk)     $past(ecc_err,2) |-> ecc_corrected;\nendproperty",
        "sva2": "property p_past_ecc_error;\n@(posedge clk)     $past(ecc_err, 2) |-> ecc_corrected;\nendproperty\nassert_p_past_ecc_error:assert property (p_past_ecc_error) else $error(\"\");"
    },
    {
        "id": "1362_1363",
        "sva1": "property p_past_fault_condition;\n@(posedge clk)     $past(fault_status,3) != 0 |-> fault_handler_active;\nendproperty",
        "sva2": "property p_past_fault_condition;\n@(posedge clk)         $past(fault_status, 3) != 0 |-> fault_handler_active;\nendproperty\nassert_p_past_fault_condition:assert property (p_past_fault_condition) else $error(\"\");"
    },
    {
        "id": "1363_1364",
        "sva1": "property p_past_interrupt_mask;\n@(posedge clk)     $past(int_mask,4) == 8'h00 |-> interrupt_pending;\nendproperty",
        "sva2": "property p_past_interrupt_mask;\n@(posedge clk)         $past(int_mask, 4) == 8'h00 |-> interrupt_pending;\nendproperty\nassert_p_past_interrupt_mask:assert property (p_past_interrupt_mask) else $error(\"\");"
    },
    {
        "id": "1364_1365",
        "sva1": "property p_past_latency_count;\n@(posedge clk)     $past(latency_cnt,5) > 16'd1000 |-> latency_alert;\nendproperty",
        "sva2": "property p_past_latency_count;\n@(posedge clk)     ($past(latency_cnt, 5) > 16'd1000) |-> latency_alert;\nendproperty\nassert_p_past_latency_count:assert property (p_past_latency_count) else $error(\"\");"
    },
    {
        "id": "1365_1366",
        "sva1": "property p_past_mem_ready;\n@(posedge clk)     $past(mem_ready,1) |-> mem_data_valid;\nendproperty",
        "sva2": "property p_past_mem_ready;\n@(posedge clk)         $past(mem_ready, 1) |-> mem_data_valid;\nendproperty\nassert_p_past_mem_ready:assert property (p_past_mem_ready) else $error(\"\");"
    },
    {
        "id": "1366_1367",
        "sva1": "property p_past_no_response;\n@(posedge clk)     $past(req_sent,8) && !$past(resp_received,8) |-> timeout_error;\nendproperty",
        "sva2": "property p_past_no_response;\n@(posedge clk)         $past(req_sent, 8) && !$past(resp_received, 8) |-> timeout_error;\nendproperty\nassert_p_past_no_response:assert property (p_past_no_response) else $error(\"\");"
    },
    {
        "id": "1367_1368",
        "sva1": "property p_past_req_holds_3cyc;\n@(posedge clk)     $past(req_active,3) |-> req_active;\nendproperty",
        "sva2": "property p_past_req_holds_3cyc;\n@(posedge clk)         $past(req_active, 3) |-> req_active;\nendproperty\nassert_p_past_req_holds_3cyc:assert property (p_past_req_holds_3cyc) else $error(\"\");"
    },
    {
        "id": "1368_1369",
        "sva1": "property p_past_overflow_cond;\n@(posedge clk)     $past(overflow_flag,2) |-> scale_adjusted;\nendproperty",
        "sva2": "property p_past_overflow_cond;\n@(posedge clk)     $past(overflow_flag, 2) |-> scale_adjusted;\nendproperty\nassert_p_past_overflow_cond:assert property (p_past_overflow_cond) else $error(\"\");"
    },
    {
        "id": "1369_1370",
        "sva1": "property p_past_pipeline_stall;\n@(posedge clk)     $past(pipeline_stall,3) |-> !pipeline_advance;\nendproperty",
        "sva2": "property p_past_pipeline_stall;\n@(posedge clk)         $past(pipeline_stall, 3) |-> !pipeline_advance;\nendproperty\nassert_p_past_pipeline_stall:assert property (p_past_pipeline_stall) else $error(\"\");"
    },
    {
        "id": "1370_1371",
        "sva1": "property p_past_qos_level;\n@(posedge clk)     $past(qos_level,4) == HIGH_QOS |-> priority_grant;\nendproperty",
        "sva2": "property p_past_qos_level;\n@(posedge clk)         $past(qos_level, 4) == HIGH_QOS |-> priority_grant;\nendproperty\nassert_p_past_qos_level:assert property (p_past_qos_level) else $error(\"\");"
    },
    {
        "id": "1371_1372",
        "sva1": "property p_past_retry_count;\n@(posedge clk)     $past(retry_cnt,6) >= 3 |-> abort_transaction;\nendproperty",
        "sva2": "property p_past_retry_count;\n@(posedge clk)         $past(retry_cnt, 6) >= 3 |-> abort_transaction;\nendproperty\nassert_p_past_retry_count:assert property (p_past_retry_count) else $error(\"\");"
    },
    {
        "id": "1372_1373",
        "sva1": "property p_past_sensor_data;\n@(posedge clk)     $past(sensor_val,5) > threshold |-> alarm_triggered;\nendproperty",
        "sva2": "property p_past_sensor_data;\n@(posedge clk)     ($past(sensor_val, 5) > threshold) |-> alarm_triggered;\nendproperty\nassert_p_past_sensor_data:assert property (p_past_sensor_data) else $error(\"\");"
    },
    {
        "id": "1373_1374",
        "sva1": "property p_past_test_mode;\n@(posedge clk)     $past(test_enable,1) |-> scan_mode_active;\nendproperty",
        "sva2": "property p_past_test_mode;\n@(posedge clk)         $past(test_enable, 1) |-> scan_mode_active;\nendproperty\nassert_p_past_test_mode:assert property (p_past_test_mode) else $error(\"\");"
    },
    {
        "id": "1374_1375",
        "sva1": "property p_past_underrun_cond;\n@(posedge clk)     $past(underrun_flag,2) |-> buffer_refill;\nendproperty",
        "sva2": "property p_past_underrun_cond;\n@(posedge clk)     $past(underrun_flag, 2) |-> buffer_refill;\nendproperty\nassert_p_past_underrun_cond:assert property (p_past_underrun_cond) else $error(\"\");"
    },
    {
        "id": "1375_1376",
        "sva1": "property p_past_vco_calibration;\n@(posedge clk)     $past(vco_cal_start,7) |-> vco_locked;\nendproperty",
        "sva2": "property p_past_vco_calibration;\n@(posedge clk)         $past(vco_cal_start, 7) |-> vco_locked;\nendproperty\nassert_p_past_vco_calibration:assert property (p_past_vco_calibration) else $error(\"\");"
    },
    {
        "id": "1376_1377",
        "sva1": "property p_past_wait_states;\n@(posedge clk)     $past(wait_state_cnt,4) > 8'd10 |-> bus_timeout;\nendproperty",
        "sva2": "property p_past_wait_states;\n@(posedge clk)         ($past(wait_state_cnt, 4) > 8'd10) |-> bus_timeout;\nendproperty\nassert_p_past_wait_states:assert property (p_past_wait_states) else $error(\"\");"
    },
    {
        "id": "1377_1378",
        "sva1": "property p_past_xoff_condition;\n@(posedge clk)     $past(xoff_received,3) |-> !tx_enable;\nendproperty",
        "sva2": "property p_past_xoff_condition;\n@(posedge clk)         $past(xoff_received, 3) |-> !tx_enable;\nendproperty\nassert_p_past_xoff_condition:assert property (p_past_xoff_condition) else $error(\"\");"
    },
    {
        "id": "1378_1379",
        "sva1": "property p_fell_enable_past_data;\n@(posedge clk)     $fell(enable) |-> $past(data_bus,1) == 8'hFF;\nendproperty",
        "sva2": "property p_fell_enable_past_data;\n@(posedge clk)     $fell(enable) |-> $past(data_bus, 1) == 8'hFF;\nendproperty\nassert_p_fell_enable_past_data:assert property (p_fell_enable_past_data) else $error(\"\");"
    },
    {
        "id": "1379_1380",
        "sva1": "property p_past_yield_request;\n@(posedge clk)     $past(yield_req,5) |-> arbitration_grant;\nendproperty",
        "sva2": "property p_past_yield_request;\n@(posedge clk)         $past(yield_req, 5) |-> arbitration_grant;\nendproperty\nassert_p_past_yield_request:assert property (p_past_yield_request) else $error(\"\");"
    },
    {
        "id": "1380_1381",
        "sva1": "property p_past_zero_count;\n@(posedge clk)     $past(zero_detect,1) |-> divider_reset;\nendproperty",
        "sva2": "property p_past_zero_count;\n@(posedge clk)         $past(zero_detect, 1) |-> divider_reset;\nendproperty\nassert_p_past_zero_count:assert property (p_past_zero_count) else $error(\"\");"
    },
    {
        "id": "1381_1382",
        "sva1": "property p_past_state_match;\n@(posedge clk)     $past(curr_state,4) == IDLE |-> next_state != ERROR;\nendproperty",
        "sva2": "property p_past_state_match;\n@(posedge clk)         $past(curr_state, 4) == IDLE |-> next_state != ERROR;\nendproperty\nassert_p_past_state_match:assert property (p_past_state_match) else $error(\"\");"
    },
    {
        "id": "1382_1383",
        "sva1": "property p_past_counter_value;\n@(posedge clk)     $past(counter,5) > 8'd100 |-> counter_enable;\nendproperty",
        "sva2": "property p_past_counter_value;\n@(posedge clk)         $past(counter, 5) > 8'd100 |-> counter_enable;\nendproperty\nassert_p_past_counter_value:assert property (p_past_counter_value) else $error(\"\");"
    },
    {
        "id": "1383_1384",
        "sva1": "property p_past_fifo_empty;\n@(posedge clk)     $past(fifo_empty,3) |-> !fifo_overflow;\nendproperty",
        "sva2": "property p_past_fifo_empty;\n@(posedge clk)     $past(fifo_empty, 3) |-> !fifo_overflow;\nendproperty\nassert_p_past_fifo_empty:assert property (p_past_fifo_empty) else $error(\"\");"
    },
    {
        "id": "1384_1385",
        "sva1": "property p_past_two_signals;\n@(posedge clk)     $past(ready,2) && $past(valid,2) |-> data_transfer;\nendproperty",
        "sva2": "property p_past_two_signals;\n@(posedge clk)     ($past(ready, 2) && $past(valid, 2)) |-> data_transfer;\nendproperty\nassert_p_past_two_signals:assert property (p_past_two_signals) else $error(\"\");"
    },
    {
        "id": "1385_1386",
        "sva1": "property p_past_parity_error;\n@(posedge clk)     $past(parity_err,1) |-> ##2 parity_check_disabled;\nendproperty",
        "sva2": "property p_past_parity_error;\n@(posedge clk)         $past(parity_err, 1) |-> ##2 parity_check_disabled;\nendproperty\nassert_p_past_parity_error:assert property (p_past_parity_error) else $error(\"\");"
    },
    {
        "id": "1386_1387",
        "sva1": "property p_and_10;\n@(posedge clk)     (reset_asserted && power_on) |-> ##1 all_registers_zero\nendproperty",
        "sva2": "property p_and_10;\n@(posedge clk)         (reset_asserted && power_on) |-> ##1 all_registers_zero;\nendproperty\nassert_p_and_10:assert property (p_and_10) else $error(\"\");"
    },
    {
        "id": "1387_1388",
        "sva1": "property p_and_11;\n@(posedge clk)     (cache_hit && !cache_lock) |-> data_available\nendproperty",
        "sva2": "property p_and_11;\n@(posedge clk)         (cache_hit && !cache_lock) |-> data_available;\nendproperty\nassert_p_and_11:assert property (p_and_11) else $error(\"\");"
    },
    {
        "id": "1388_1389",
        "sva1": "property p_and_12;\n@(posedge clk)     (packet_start && crc_valid) |=> packet_accepted\nendproperty",
        "sva2": "property p_and_12;\n@(posedge clk)         (packet_start && crc_valid) |=> packet_accepted;\nendproperty\nassert_p_and_12:assert property (p_and_12) else $error(\"\");"
    },
    {
        "id": "1389_1390",
        "sva1": "property p_and_13;\n@(posedge clk)     (sensor_trigger && calibration_done) |-> sensor_data_valid\nendproperty",
        "sva2": "property p_and_13;\n@(posedge clk)         (sensor_trigger && calibration_done) |-> sensor_data_valid;\nendproperty\nassert_p_and_13:assert property (p_and_13) else $error(\"\");"
    },
    {
        "id": "1390_1391",
        "sva1": "property p_and_14;\n@(posedge clk)     (key_pressed && !key_locked) |-> key_event\nendproperty",
        "sva2": "property p_and_14;\n@(posedge clk)         (key_pressed && !key_locked) |-> key_event;\nendproperty\nassert_p_and_14:assert property (p_and_14) else $error(\"\");"
    },
    {
        "id": "1391_1392",
        "sva1": "property p_and_15;\n@(posedge clk)     (mode_select && config_valid) |=> ##2 new_mode_active\nendproperty",
        "sva2": "property p_and_15;\n@(posedge clk)         (mode_select && config_valid) |=> ##2 new_mode_active;\nendproperty\nassert_p_and_15:assert property (p_and_15) else $error(\"\");"
    },
    {
        "id": "1392_1393",
        "sva1": "property p_and_16;\n@(posedge clk)     (addr_match && !access_denied) |-> data_transfer\nendproperty",
        "sva2": "property p_and_16;\n@(posedge clk)         (addr_match && !access_denied) |-> data_transfer;\nendproperty\nassert_p_and_16:assert property (p_and_16) else $error(\"\");"
    },
    {
        "id": "1393_1394",
        "sva1": "property p_and_17;\n@(posedge clk)     (clock_div_en && !clock_div_reset) |=> ##1 clock_div_updated\nendproperty",
        "sva2": "property p_and_17;\n@(posedge clk)         (clock_div_en && !clock_div_reset) |=> ##1 clock_div_updated;\nendproperty\nassert_p_and_17:assert property (p_and_17) else $error(\"\");"
    },
    {
        "id": "1394_1395",
        "sva1": "property p_and_18;\n@(posedge clk)     (pwr_save_en && !pwr_critical) |-> pwr_save_active\nendproperty",
        "sva2": "property p_and_18;\n@(posedge clk)         pwr_save_en && !pwr_critical |-> pwr_save_active;\nendproperty\nassert_p_and_18:assert property (p_and_18) else $error(\"\");"
    },
    {
        "id": "1395_1396",
        "sva1": "property p_and_19;\n@(posedge clk)     (test_mode && scan_enable) |-> scan_data_out\nendproperty",
        "sva2": "property p_and_19;\n@(posedge clk)         (test_mode && scan_enable) |-> scan_data_out;\nendproperty\nassert_p_and_19:assert property (p_and_19) else $error(\"\");"
    },
    {
        "id": "1396_1397",
        "sva1": "property p_and_1;\n@(posedge clk)     req_0 && !busy_0 |-> grant_0\nendproperty",
        "sva2": "property p_and_1;\n@(posedge clk)         (req_0 && !busy_0) |-> grant_0;\nendproperty\nassert_p_and_1:assert property (p_and_1) else $error(\"\");"
    },
    {
        "id": "1397_1398",
        "sva1": "property p_and_20;\n@(posedge clk)     (sync_pulse && !sync_hold) |=> sync_complete\nendproperty",
        "sva2": "property p_and_20;\n@(posedge clk)         (sync_pulse && !sync_hold) |=> sync_complete;\nendproperty\nassert_p_and_20:assert property (p_and_20) else $error(\"\");"
    },
    {
        "id": "1398_1399",
        "sva1": "property p_and_21;\n@(posedge clk)     (burst_enable && !burst_pause) |-> ##[1:8] burst_complete\nendproperty",
        "sva2": "property p_and_21;\n@(posedge clk)         (burst_enable && !burst_pause) |-> ##[1:8] burst_complete;\nendproperty\nassert_p_and_21:assert property (p_and_21) else $error(\"\");"
    },
    {
        "id": "1399_1400",
        "sva1": "property p_and_22;\n@(posedge clk)     (encrypt_en && key_loaded) |=> encrypt_ready\nendproperty",
        "sva2": "property p_and_22;\n@(posedge clk)         encrypt_en && key_loaded |=> encrypt_ready;\nendproperty\nassert_p_and_22:assert property (p_and_22) else $error(\"\");"
    },
    {
        "id": "1400_1401",
        "sva1": "property p_and_23;\n@(posedge clk)     (debug_en && !debug_lock) |-> debug_data_out\nendproperty",
        "sva2": "property p_and_23;\n@(posedge clk)     (debug_en && !debug_lock) |-> debug_data_out;\nendproperty\nassert_p_and_23:assert property (p_and_23) else $error(\"\");"
    },
    {
        "id": "1401_1402",
        "sva1": "property p_and_24;\n@(posedge clk)     (queue_push && !queue_full) |-> queue_count_inc\nendproperty",
        "sva2": "property p_and_24;\n@(posedge clk)         (queue_push && !queue_full) |-> queue_count_inc;\nendproperty\nassert_p_and_24:assert property (p_and_24) else $error(\"\");"
    },
    {
        "id": "1402_1403",
        "sva1": "property p_and_26;\n@(posedge clk)     (watchdog_feed && !watchdog_disabled) |=> watchdog_counter_reset\nendproperty",
        "sva2": "property p_and_26;\n@(posedge clk)         (watchdog_feed && !watchdog_disabled) |=> watchdog_counter_reset;\nendproperty\nassert_p_and_26:assert property (p_and_26) else $error(\"\");"
    },
    {
        "id": "1403_1404",
        "sva1": "property p_and_25;\n@(posedge clk)     (queue_pop && !queue_empty) |-> queue_count_dec\nendproperty",
        "sva2": "property p_and_25;\n@(posedge clk)         (queue_pop && !queue_empty) |-> queue_count_dec;\nendproperty\nassert_p_and_25:assert property (p_and_25) else $error(\"\");"
    },
    {
        "id": "1404_1405",
        "sva1": "property p_and_27;\n@(posedge clk)     (adc_start && adc_calibrated) |-> ##3 adc_data_valid\nendproperty",
        "sva2": "property p_and_27;\n@(posedge clk)         (adc_start && adc_calibrated) |-> ##3 adc_data_valid;\nendproperty\nassert_p_and_27:assert property (p_and_27) else $error(\"\");"
    },
    {
        "id": "1405_1406",
        "sva1": "property p_and_28;\n@(posedge clk)     (dac_update && dac_ready) |=> dac_output_stable\nendproperty",
        "sva2": "property p_and_28;\n@(posedge clk)         (dac_update && dac_ready) |=> dac_output_stable;\nendproperty\nassert_p_and_28:assert property (p_and_28) else $error(\"\");"
    },
    {
        "id": "1406_1407",
        "sva1": "property p_and_29;\n@(posedge clk)     (pll_lock && !pll_reset) |-> clock_output_valid\nendproperty",
        "sva2": "property p_and_29;\n@(posedge clk)         (pll_lock && !pll_reset) |-> clock_output_valid;\nendproperty\nassert_p_and_29:assert property (p_and_29) else $error(\"\");"
    },
    {
        "id": "1407_1408",
        "sva1": "property p_and_2;\n@(posedge clk)     $rose(data_valid) && $fell(error_flag) |-> ##1 data_ready\nendproperty",
        "sva2": "property p_and_2;\n@(posedge clk)         ($rose(data_valid) && $fell(error_flag)) |-> ##1 data_ready;\nendproperty\nassert_p_and_2:assert property (p_and_2) else $error(\"\");"
    },
    {
        "id": "1408_1409",
        "sva1": "property p_and_30;\n@(posedge clk)     (pwm_enable && pwm_config_valid) |=> pwm_output_active\nendproperty",
        "sva2": "property p_and_30;\n@(posedge clk)         (pwm_enable && pwm_config_valid) |=> pwm_output_active;\nendproperty\nassert_p_and_30:assert property (p_and_30) else $error(\"\");"
    },
    {
        "id": "1409_1410",
        "sva1": "property p_and_31;\n@(posedge clk)     (uart_tx_start && uart_tx_ready) |-> ##1 uart_tx_busy\nendproperty",
        "sva2": "property p_and_31;\n@(posedge clk)         (uart_tx_start && uart_tx_ready) |-> ##1 uart_tx_busy;\nendproperty\nassert_p_and_31:assert property (p_and_31) else $error(\"\");"
    },
    {
        "id": "1410_1411",
        "sva1": "property p_and_32;\n@(posedge clk)     (uart_rx_valid && !uart_rx_error) |-> uart_rx_data_ready\nendproperty",
        "sva2": "property p_and_32;\n@(posedge clk)         (uart_rx_valid && !uart_rx_error) |-> uart_rx_data_ready;\nendproperty\nassert_p_and_32:assert property (p_and_32) else $error(\"\");"
    },
    {
        "id": "1411_1412",
        "sva1": "property p_and_33;\n@(posedge clk)     (spi_select && spi_clock_en) |-> spi_data_valid\nendproperty",
        "sva2": "property p_and_33;\n@(posedge clk)         (spi_select && spi_clock_en) |-> spi_data_valid;\nendproperty\nassert_p_and_33:assert property (p_and_33) else $error(\"\");"
    },
    {
        "id": "1412_1413",
        "sva1": "property p_and_34;\n@(posedge clk)     (i2c_start && i2c_bus_free) |=> i2c_bus_busy\nendproperty",
        "sva2": "property p_and_34;\n@(posedge clk)     (i2c_start && i2c_bus_free) |=> i2c_bus_busy;\nendproperty\nassert_p_and_34:assert property (p_and_34) else $error(\"\");"
    },
    {
        "id": "1413_1414",
        "sva1": "property p_and_35;\n@(posedge clk)     (timer_expired && !timer_disabled) |-> timer_interrupt\nendproperty",
        "sva2": "property p_and_35;\n@(posedge clk)         (timer_expired && !timer_disabled) |-> timer_interrupt;\nendproperty\nassert_p_and_35:assert property (p_and_35) else $error(\"\");"
    },
    {
        "id": "1414_1415",
        "sva1": "property p_and_36;\n@(posedge clk)     (dram_refresh && !dram_busy) |=> dram_refresh_ack\nendproperty",
        "sva2": "property p_and_36;\n@(posedge clk)         dram_refresh && !dram_busy |=> dram_refresh_ack;\nendproperty\nassert_p_and_36:assert property (p_and_36) else $error(\"\");"
    },
    {
        "id": "1415_1416",
        "sva1": "property p_and_37;\n@(posedge clk)     (flash_erase && flash_unlocked) |-> ##[100:1000] flash_ready\nendproperty",
        "sva2": "property p_and_37;\n@(posedge clk)         (flash_erase && flash_unlocked) |-> ##[100:1000] flash_ready;\nendproperty\nassert_p_and_37:assert property (p_and_37) else $error(\"\");"
    },
    {
        "id": "1416_1417",
        "sva1": "property p_and_38;\n@(posedge clk)     (sram_write && sram_select) |=> sram_data_stored\nendproperty",
        "sva2": "property p_and_38;\n@(posedge clk)         (sram_write && sram_select) |=> sram_data_stored;\nendproperty\nassert_p_and_38:assert property (p_and_38) else $error(\"\");"
    },
    {
        "id": "1417_1418",
        "sva1": "property p_and_39;\n@(posedge clk)     (eeprom_write && eeprom_ready) |-> ##10 eeprom_write_complete\nendproperty",
        "sva2": "property p_and_39;\n@(posedge clk)         (eeprom_write && eeprom_ready) |-> ##10 eeprom_write_complete;\nendproperty\nassert_p_and_39:assert property (p_and_39) else $error(\"\");"
    },
    {
        "id": "1418_1419",
        "sva1": "property p_and_3;\n@(posedge clk)     (start_transfer && fifo_not_empty) |=> transfer_complete\nendproperty",
        "sva2": "property p_and_3;\n@(posedge clk)         start_transfer && fifo_not_empty |=> transfer_complete;\nendproperty\nassert_p_and_3:assert property (p_and_3) else $error(\"\");"
    },
    {
        "id": "1419_1420",
        "sva1": "property p_and_40;\n@(posedge clk)     (usb_attach && usb_powered) |=> usb_enumeration_start\nendproperty",
        "sva2": "property p_and_40;\n@(posedge clk)         (usb_attach && usb_powered) |=> usb_enumeration_start;\nendproperty\nassert_p_and_40:assert property (p_and_40) else $error(\"\");"
    },
    {
        "id": "1420_1421",
        "sva1": "property p_and_41;\n@(posedge clk)     (ethernet_frame && crc_ok) |-> ethernet_packet_valid\nendproperty",
        "sva2": "property p_and_41;\n@(posedge clk)         (ethernet_frame && crc_ok) |-> ethernet_packet_valid;\nendproperty\nassert_p_and_41:assert property (p_and_41) else $error(\"\");"
    },
    {
        "id": "1421_1422",
        "sva1": "property p_and_43;\n@(posedge clk)     (hdmi_hsync && hdmi_vsync) |-> hdmi_active_video\nendproperty",
        "sva2": "property p_and_43;\n@(posedge clk)         hdmi_hsync && hdmi_vsync |-> hdmi_active_video;\nendproperty\nassert_p_and_43:assert property (p_and_43) else $error(\"\");"
    },
    {
        "id": "1422_1423",
        "sva1": "property p_and_42;\n@(posedge clk)     (pcie_tlp_valid && !pcie_error) |=> pcie_data_transfer\nendproperty",
        "sva2": "property p_and_42;\n@(posedge clk)         (pcie_tlp_valid && !pcie_error) |=> pcie_data_transfer;\nendproperty\nassert_p_and_42:assert property (p_and_42) else $error(\"\");"
    },
    {
        "id": "1423_1424",
        "sva1": "property p_and_44;\n@(posedge clk)     (audio_sample_ready && !audio_fifo_full) |-> audio_sample_accepted\nendproperty",
        "sva2": "property p_and_44;\n@(posedge clk)         (audio_sample_ready && !audio_fifo_full) |-> audio_sample_accepted;\nendproperty\nassert_p_and_44:assert property (p_and_44) else $error(\"\");"
    },
    {
        "id": "1424_1425",
        "sva1": "property p_and_45;\n@(posedge clk)     (video_line_start && video_enable) |=> video_data_out\nendproperty",
        "sva2": "property p_and_45;\n@(posedge clk)         (video_line_start && video_enable) |=> video_data_out;\nendproperty\nassert_p_and_45:assert property (p_and_45) else $error(\"\");"
    },
    {
        "id": "1425_1426",
        "sva1": "property p_and_46;\n@(posedge clk)     (sensor_data_ready && !sensor_fifo_full) |-> sensor_data_stored\nendproperty",
        "sva2": "property p_and_46;\n@(posedge clk)         (sensor_data_ready && !sensor_fifo_full) |-> sensor_data_stored;\nendproperty\nassert_p_and_46:assert property (p_and_46) else $error(\"\");"
    },
    {
        "id": "1426_1427",
        "sva1": "property p_and_48;\n@(posedge clk)     (can_tx_req && can_bus_idle) |=> can_tx_start\nendproperty",
        "sva2": "property p_and_48;\n@(posedge clk)         can_tx_req && can_bus_idle |=> can_tx_start;\nendproperty\nassert_p_and_48:assert property (p_and_48) else $error(\"\");"
    },
    {
        "id": "1427_1428",
        "sva1": "property p_and_49;\n@(posedge clk)     (modem_rx_en && modem_sync_detect) |-> modem_data_valid\nendproperty",
        "sva2": "property p_and_49;\n@(posedge clk)         (modem_rx_en && modem_sync_detect) |-> modem_data_valid;\nendproperty\nassert_p_and_49:assert property (p_and_49) else $error(\"\");"
    },
    {
        "id": "1428_1429",
        "sva1": "property p_and_47;\n@(posedge clk)     (gpio_int_en && gpio_edge_detect) |-> gpio_interrupt\nendproperty",
        "sva2": "property p_and_47;\n@(posedge clk)         (gpio_int_en && gpio_edge_detect) |-> gpio_interrupt;\nendproperty\nassert_p_and_47:assert property (p_and_47) else $error(\"\");"
    },
    {
        "id": "1429_1430",
        "sva1": "property p_and_50;\n@(posedge clk)     (rf_tx_enable && rf_pll_locked) |=> rf_transmit_active\nendproperty",
        "sva2": "property p_and_50;\n@(posedge clk)         (rf_tx_enable && rf_pll_locked) |=> rf_transmit_active;\nendproperty\nassert_p_and_50:assert property (p_and_50) else $error(\"\");"
    },
    {
        "id": "1430_1431",
        "sva1": "property p_and_5;\n@(posedge clk)     (power_good && clock_stable) |-> system_ready\nendproperty",
        "sva2": "property p_and_5;\n@(posedge clk)         (power_good && clock_stable) |-> system_ready;\nendproperty\nassert_p_and_5:assert property (p_and_5) else $error(\"\");"
    },
    {
        "id": "1431_1432",
        "sva1": "property p_and_6;\n@(posedge clk)     (tx_enable && rx_ready) |=> ##[1:3] data_transferred\nendproperty",
        "sva2": "property p_and_6;\n@(posedge clk)         (tx_enable && rx_ready) |=> ##[1:3] data_transferred;\nendproperty\nassert_p_and_6:assert property (p_and_6) else $error(\"\");"
    },
    {
        "id": "1432_1433",
        "sva1": "property p_and_7;\n@(posedge clk)     (fifo_full && !fifo_stop) |-> fifo_overflow\nendproperty",
        "sva2": "property p_and_7;\n@(posedge clk)         fifo_full && !fifo_stop |-> fifo_overflow;\nendproperty\nassert_p_and_7:assert property (p_and_7) else $error(\"\");"
    },
    {
        "id": "1433_1434",
        "sva1": "property p_and_8;\n@(posedge clk)     (interrupt_pending && !interrupt_mask) |-> interrupt_ack\nendproperty",
        "sva2": "property p_and_8;\n@(posedge clk)         (interrupt_pending && !interrupt_mask) |-> interrupt_ack;\nendproperty\nassert_p_and_8:assert property (p_and_8) else $error(\"\");"
    },
    {
        "id": "1434_1435",
        "sva1": "property p_and_9;\n@(posedge clk)     (dma_request && bus_grant) |=> dma_active\nendproperty",
        "sva2": "property p_and_9;\n@(posedge clk)         (dma_request && bus_grant) |=> dma_active;\nendproperty\nassert_p_and_9:assert property (p_and_9) else $error(\"\");"
    },
    {
        "id": "1435_1436",
        "sva1": "property p_or_10;\n@(posedge clk)     $fell(interrupt_a) || $rose(interrupt_b) |-> interrupt_handled\nendproperty",
        "sva2": "property p_or_10;\n@(posedge clk)         ($fell(interrupt_a) || $rose(interrupt_b)) |-> interrupt_handled;\nendproperty\nassert_p_or_10:assert property (p_or_10) else $error(\"\");"
    },
    {
        "id": "1436_1437",
        "sva1": "property p_or_11;\n@(posedge clk)     (port_a_ready || port_b_ready) && transfer_enable |-> data_transfer\nendproperty",
        "sva2": "property p_or_11;\n@(posedge clk)         ((port_a_ready || port_b_ready) && transfer_enable) |-> data_transfer;\nendproperty\nassert_p_or_11:assert property (p_or_11) else $error(\"\");"
    },
    {
        "id": "1437_1438",
        "sva1": "property p_or_12;\n@(posedge clk)     $changed(control_reg[3:0]) || $stable(status_reg[7:4]) |-> reg_update\nendproperty",
        "sva2": "property p_or_12;\n@(posedge clk)         ($changed(control_reg[3:0]) || $stable(status_reg[7:4])) |-> reg_update;\nendproperty\nassert_p_or_12:assert property (p_or_12) else $error(\"\");"
    },
    {
        "id": "1438_1439",
        "sva1": "property p_or_13;\n@(posedge clk)     cache_miss || tlb_miss |-> memory_stall\nendproperty",
        "sva2": "property p_or_13;\n@(posedge clk)         (cache_miss || tlb_miss) |-> memory_stall;\nendproperty\nassert_p_or_13:assert property (p_or_13) else $error(\"\");"
    },
    {
        "id": "1439_1440",
        "sva1": "property p_or_14;\n@(posedge clk)     (phase_a_complete || phase_b_complete) && !hold_state |-> next_phase\nendproperty",
        "sva2": "property p_or_14;\n@(posedge clk)         ((phase_a_complete || phase_b_complete) && !hold_state) |-> next_phase;\nendproperty\nassert_p_or_14:assert property (p_or_14) else $error(\"\");"
    },
    {
        "id": "1440_1441",
        "sva1": "property p_or_15;\n@(posedge clk)     $past(valid_input,3) || $past(force_valid,3) |-> current_processing\nendproperty",
        "sva2": "property p_or_15;\n@(posedge clk)         ($past(valid_input, 3) || $past(force_valid, 3)) |-> current_processing;\nendproperty\nassert_p_or_15:assert property (p_or_15) else $error(\"\");"
    },
    {
        "id": "1441_1442",
        "sva1": "property p_or_16;\n@(posedge clk)     parity_error || crc_error |-> data_invalid\nendproperty",
        "sva2": "property p_or_16;\n@(posedge clk)         (parity_error || crc_error) |-> data_invalid;\nendproperty\nassert_p_or_16:assert property (p_or_16) else $error(\"\");"
    },
    {
        "id": "1442_1443",
        "sva1": "property p_or_17;\n@(posedge clk)     (buffer_full || threshold_reached) && write_enable |-> flow_control\nendproperty",
        "sva2": "property p_or_17;\n@(posedge clk)         ((buffer_full || threshold_reached) && write_enable) |-> flow_control;\nendproperty\nassert_p_or_17:assert property (p_or_17) else $error(\"\");"
    },
    {
        "id": "1443_1444",
        "sva1": "property p_or_18;\n@(posedge clk)     $rose(dma_request) || $fell(irq_clear) |-> dma_acknowledge\nendproperty",
        "sva2": "property p_or_18;\n@(posedge clk)         ($rose(dma_request) || $fell(irq_clear)) |-> dma_acknowledge;\nendproperty\nassert_p_or_18:assert property (p_or_18) else $error(\"\");"
    },
    {
        "id": "1444_1445",
        "sva1": "property p_or_19;\n@(posedge clk)     (test_mode || scan_enable) && !normal_operation |-> test_data_valid\nendproperty",
        "sva2": "property p_or_19;\n@(posedge clk)         (test_mode || scan_enable) && !normal_operation |-> test_data_valid;\nendproperty\nassert_p_or_19:assert property (p_or_19) else $error(\"\");"
    },
    {
        "id": "1445_1446",
        "sva1": "property p_or_1;\n@(posedge clk)     req_a || req_b |-> ack\nendproperty",
        "sva2": "property p_or_1;\n@(posedge clk)         (req_a || req_b) |-> ack;\nendproperty\nassert_p_or_1:assert property (p_or_1) else $error(\"\");"
    },
    {
        "id": "1446_1447",
        "sva1": "property p_or_20;\n@(posedge clk)     $stable(clock_divider) || $changed(baud_rate) |-> comms_reset\nendproperty",
        "sva2": "property p_or_20;\n@(posedge clk)         ($stable(clock_divider) || $changed(baud_rate)) |-> comms_reset;\nendproperty\nassert_p_or_20:assert property (p_or_20) else $error(\"\");"
    },
    {
        "id": "1447_1448",
        "sva1": "property p_or_21;\n@(posedge clk)     (sensor_a_alert || sensor_b_alert) && !mute_alarms |-> system_alert\nendproperty",
        "sva2": "property p_or_21;\n@(posedge clk)         ((sensor_a_alert || sensor_b_alert) && !mute_alarms) |-> system_alert;\nendproperty\nassert_p_or_21:assert property (p_or_21) else $error(\"\");"
    },
    {
        "id": "1448_1449",
        "sva1": "property p_or_22;\n@(posedge clk)     $past(fifo_write,2) || $past(mem_write,2) |-> write_pending\nendproperty",
        "sva2": "property p_or_22;\n@(posedge clk)         ($past(fifo_write, 2) || $past(mem_write, 2)) |-> write_pending;\nendproperty\nassert_p_or_22:assert property (p_or_22) else $error(\"\");"
    },
    {
        "id": "1449_1450",
        "sva1": "property p_or_23;\n@(posedge clk)     voltage_low || temperature_high |-> power_management_active\nendproperty",
        "sva2": "property p_or_23;\n@(posedge clk)         (voltage_low || temperature_high) |-> power_management_active;\nendproperty\nassert_p_or_23:assert property (p_or_23) else $error(\"\");"
    },
    {
        "id": "1450_1451",
        "sva1": "property p_or_24;\n@(posedge clk)     (channel_a_active || channel_b_active) && !busy_state |-> data_available\nendproperty",
        "sva2": "property p_or_24;\n@(posedge clk)         ((channel_a_active || channel_b_active) && !busy_state) |-> data_available;\nendproperty\nassert_p_or_24:assert property (p_or_24) else $error(\"\");"
    },
    {
        "id": "1451_1452",
        "sva1": "property p_or_25;\n@(posedge clk)     $fell(enable_signal) || $rose(disable_signal) |-> module_inactive\nendproperty",
        "sva2": "property p_or_25;\n@(posedge clk)         ($fell(enable_signal) || $rose(disable_signal)) |-> module_inactive;\nendproperty\nassert_p_or_25:assert property (p_or_25) else $error(\"\");"
    },
    {
        "id": "1452_1453",
        "sva1": "property p_or_26;\n@(posedge clk)     (pattern_match || signature_detect) && validation_enable |-> match_flag\nendproperty",
        "sva2": "property p_or_26;\n@(posedge clk)         ((pattern_match || signature_detect) && validation_enable) |-> match_flag;\nendproperty\nassert_p_or_26:assert property (p_or_26) else $error(\"\");"
    },
    {
        "id": "1453_1454",
        "sva1": "property p_or_28;\n@(posedge clk)     (pipeline_stall || branch_mispredict) && !flush_pipeline |-> recovery_mode\nendproperty",
        "sva2": "property p_or_28;\n@(posedge clk)         (pipeline_stall || branch_mispredict) && !flush_pipeline |-> recovery_mode;\nendproperty\nassert_p_or_28:assert property (p_or_28) else $error(\"\");"
    },
    {
        "id": "1454_1455",
        "sva1": "property p_or_29;\n@(posedge clk)     $past(ready_signal,4) || $past(force_ready,4) |-> operation_complete\nendproperty",
        "sva2": "property p_or_29;\n@(posedge clk)         ($past(ready_signal, 4) || $past(force_ready, 4)) |-> operation_complete;\nendproperty\nassert_p_or_29:assert property (p_or_29) else $error(\"\");"
    },
    {
        "id": "1455_1456",
        "sva1": "property p_or_2;\n@(posedge clk)     $rose(signal_x) || $fell(signal_y) |=> valid\nendproperty",
        "sva2": "property p_or_2;\n@(posedge clk)         ($rose(signal_x) || $fell(signal_y)) |=> valid;\nendproperty\nassert_p_or_2:assert property (p_or_2) else $error(\"\");"
    },
    {
        "id": "1456_1457",
        "sva1": "property p_or_27;\n@(posedge clk)     $changed(config_bits[1:0]) || $stable(status_bits[3:2]) |-> config_update\nendproperty",
        "sva2": "property p_or_27;\n@(posedge clk)     ($changed(config_bits[1:0]) || $stable(status_bits[3:2])) |-> config_update;\nendproperty\nassert_p_or_27:assert property (p_or_27) else $error(\"\");"
    },
    {
        "id": "1457_1458",
        "sva1": "property p_or_30;\n@(posedge clk)     checksum_fail || protocol_error |-> packet_discard\nendproperty",
        "sva2": "property p_or_30;\n@(posedge clk)         (checksum_fail || protocol_error) |-> packet_discard;\nendproperty\nassert_p_or_30:assert property (p_or_30) else $error(\"\");"
    },
    {
        "id": "1458_1459",
        "sva1": "property p_or_31;\n@(posedge clk)     (queue_overflow || resource_exhausted) && !throttle_enabled |-> backpressure\nendproperty",
        "sva2": "property p_or_31;\n@(posedge clk)         (queue_overflow || resource_exhausted) && !throttle_enabled |-> backpressure;\nendproperty\nassert_p_or_31:assert property (p_or_31) else $error(\"\");"
    },
    {
        "id": "1459_1460",
        "sva1": "property p_or_32;\n@(posedge clk)     $rose(service_request) || $fell(priority_ack) |-> service_grant\nendproperty",
        "sva2": "property p_or_32;\n@(posedge clk)         ($rose(service_request) || $fell(priority_ack)) |-> service_grant;\nendproperty\nassert_p_or_32:assert property (p_or_32) else $error(\"\");"
    },
    {
        "id": "1460_1461",
        "sva1": "property p_or_33;\n@(posedge clk)     (calibration_mode || self_test_mode) && !normal_operation |-> test_results_valid\nendproperty",
        "sva2": "property p_or_33;\n@(posedge clk)         (calibration_mode || self_test_mode) && !normal_operation |-> test_results_valid;\nendproperty\nassert_p_or_33:assert property (p_or_33) else $error(\"\");"
    },
    {
        "id": "1461_1462",
        "sva1": "property p_or_34;\n@(posedge clk)     $stable(reference_clock) || $changed(timing_parameters) |-> pll_reset\nendproperty",
        "sva2": "property p_or_34;\n@(posedge clk)     ($stable(reference_clock) || $changed(timing_parameters)) |-> pll_reset;\nendproperty\nassert_p_or_34:assert property (p_or_34) else $error(\"\");"
    },
    {
        "id": "1462_1463",
        "sva1": "property p_or_35;\n@(posedge clk)     (sensor_x_active || sensor_y_active) && !sleep_mode |-> data_capture\nendproperty",
        "sva2": "property p_or_35;\n@(posedge clk)         ((sensor_x_active || sensor_y_active) && !sleep_mode) |-> data_capture;\nendproperty\nassert_p_or_35:assert property (p_or_35) else $error(\"\");"
    },
    {
        "id": "1463_1464",
        "sva1": "property p_or_36;\n@(posedge clk)     $past(write_op,3) || $past(read_op,3) |-> memory_access_complete\nendproperty",
        "sva2": "property p_or_36;\n@(posedge clk)         ($past(write_op, 3) || $past(read_op, 3)) |-> memory_access_complete;\nendproperty\nassert_p_or_36:assert property (p_or_36) else $error(\"\");"
    },
    {
        "id": "1464_1465",
        "sva1": "property p_or_37;\n@(posedge clk)     voltage_drop || current_surge |-> protection_trigger\nendproperty",
        "sva2": "property p_or_37;\n@(posedge clk)         (voltage_drop || current_surge) |-> protection_trigger;\nendproperty\nassert_p_or_37:assert property (p_or_37) else $error(\"\");"
    },
    {
        "id": "1465_1466",
        "sva1": "property p_or_38;\n@(posedge clk)     (lane0_valid || lane1_valid) && !link_down |-> data_transfer_active\nendproperty",
        "sva2": "property p_or_38;\n@(posedge clk)         (lane0_valid || lane1_valid) && !link_down |-> data_transfer_active;\nendproperty\nassert_p_or_38:assert property (p_or_38) else $error(\"\");"
    },
    {
        "id": "1466_1467",
        "sva1": "property p_or_39;\n@(posedge clk)     $fell(clock_enable) || $rose(reset_assert) |-> clock_gated\nendproperty",
        "sva2": "property p_or_39;\n@(posedge clk)         ($fell(clock_enable) || $rose(reset_assert)) |-> clock_gated;\nendproperty\nassert_p_or_39:assert property (p_or_39) else $error(\"\");"
    },
    {
        "id": "1467_1468",
        "sva1": "property p_or_3;\n@(posedge clk)     (enable_a || enable_b) && reset_n |-> data_ready\nendproperty",
        "sva2": "property p_or_3;\n@(posedge clk)         ((enable_a || enable_b) && reset_n) |-> data_ready;\nendproperty\nassert_p_or_3:assert property (p_or_3) else $error(\"\");"
    },
    {
        "id": "1468_1469",
        "sva1": "property p_or_40;\n@(posedge clk)     (pattern_a_match || pattern_b_match) && validation_enabled |-> match_indicator\nendproperty",
        "sva2": "property p_or_40;\n@(posedge clk)         ((pattern_a_match || pattern_b_match) && validation_enabled) |-> match_indicator;\nendproperty\nassert_p_or_40:assert property (p_or_40) else $error(\"\");"
    },
    {
        "id": "1469_1470",
        "sva1": "property p_or_41;\n@(posedge clk)     $changed(control_settings[2:0]) || $stable(status_flags[5:3]) |-> settings_updated\nendproperty",
        "sva2": "property p_or_41;\n@(posedge clk)         ($changed(control_settings[2:0]) || $stable(status_flags[5:3])) |-> settings_updated;\nendproperty\nassert_p_or_41:assert property (p_or_41) else $error(\"\");"
    },
    {
        "id": "1470_1471",
        "sva1": "property p_or_42;\n@(posedge clk)     (execution_stall || data_hazard) && !pipeline_flush |-> stall_cycle\nendproperty",
        "sva2": "property p_or_42;\n@(posedge clk)         ((execution_stall || data_hazard) && !pipeline_flush) |-> stall_cycle;\nendproperty\nassert_p_or_42:assert property (p_or_42) else $error(\"\");"
    },
    {
        "id": "1471_1472",
        "sva1": "property p_or_43;\n@(posedge clk)     $past(valid_op,5) || $past(forced_op,5) |-> result_ready\nendproperty",
        "sva2": "property p_or_43;\n@(posedge clk)         ($past(valid_op, 5) || $past(forced_op, 5)) |-> result_ready;\nendproperty\nassert_p_or_43:assert property (p_or_43) else $error(\"\");"
    },
    {
        "id": "1472_1473",
        "sva1": "property p_or_44;\n@(posedge clk)     header_corrupt || payload_error |-> frame_reject\nendproperty",
        "sva2": "property p_or_44;\n@(posedge clk)         (header_corrupt || payload_error) |-> frame_reject;\nendproperty\nassert_p_or_44:assert property (p_or_44) else $error(\"\");"
    },
    {
        "id": "1473_1474",
        "sva1": "property p_or_45;\n@(posedge clk)     (buffer_overflow || rate_limit_exceeded) && !flow_control_active |-> traffic_shaping\nendproperty",
        "sva2": "property p_or_45;\n@(posedge clk)         ((buffer_overflow || rate_limit_exceeded) && !flow_control_active) |-> traffic_shaping;\nendproperty\nassert_p_or_45:assert property (p_or_45) else $error(\"\");"
    },
    {
        "id": "1474_1475",
        "sva1": "property p_or_46;\n@(posedge clk)     $rose(access_request) || $fell(permission_grant) |-> access_denied\nendproperty",
        "sva2": "property p_or_46;\n@(posedge clk)         ($rose(access_request) || $fell(permission_grant)) |-> access_denied;\nendproperty\nassert_p_or_46:assert property (p_or_46) else $error(\"\");"
    },
    {
        "id": "1475_1476",
        "sva1": "property p_or_47;\n@(posedge clk)     (diagnostic_mode || maintenance_mode) && !operational_mode |-> test_sequence_active\nendproperty",
        "sva2": "property p_or_47;\n@(posedge clk)         (diagnostic_mode || maintenance_mode) && !operational_mode |-> test_sequence_active;\nendproperty\nassert_p_or_47:assert property (p_or_47) else $error(\"\");"
    },
    {
        "id": "1476_1477",
        "sva1": "property p_or_48;\n@(posedge clk)     $stable(reference_voltage) || $changed(calibration_values) |-> adc_reset\nendproperty",
        "sva2": "property p_or_48;\n@(posedge clk)         ($stable(reference_voltage) || $changed(calibration_values)) |-> adc_reset;\nendproperty\nassert_p_or_48:assert property (p_or_48) else $error(\"\");"
    },
    {
        "id": "1477_1478",
        "sva1": "property p_or_49;\n@(posedge clk)     (sensor_m_alarm || sensor_n_alarm) && !alarm_suppressed |-> system_interrupt\nendproperty",
        "sva2": "property p_or_49;\n@(posedge clk)         ((sensor_m_alarm || sensor_n_alarm) && !alarm_suppressed) |-> system_interrupt;\nendproperty\nassert_p_or_49:assert property (p_or_49) else $error(\"\");"
    },
    {
        "id": "1478_1479",
        "sva1": "property p_or_4;\n@(posedge clk)     start_transfer || force_transfer |-> ##1 transfer_active\nendproperty",
        "sva2": "property p_or_4;\n@(posedge clk)         (start_transfer || force_transfer) |-> ##1 transfer_active;\nendproperty\nassert_p_or_4:assert property (p_or_4) else $error(\"\");"
    },
    {
        "id": "1479_1480",
        "sva1": "property p_or_50;\n@(posedge clk)     $past(write_transaction,2) || $past(read_transaction,2) |-> transaction_complete\nendproperty",
        "sva2": "property p_or_50;\n@(posedge clk)         ($past(write_transaction, 2) || $past(read_transaction, 2)) |-> transaction_complete;\nendproperty\nassert_p_or_50:assert property (p_or_50) else $error(\"\");"
    },
    {
        "id": "1480_1481",
        "sva1": "property p_or_6;\n@(posedge clk)     (error_flag || timeout) && !reset |-> error_handler_active\nendproperty",
        "sva2": "property p_or_6;\n@(posedge clk)         ((error_flag || timeout) && !reset) |-> error_handler_active;\nendproperty\nassert_p_or_6:assert property (p_or_6) else $error(\"\");"
    },
    {
        "id": "1481_1482",
        "sva1": "property p_or_5;\n@(posedge clk)     $stable(addr_bus) || $changed(data_bus) |-> mem_access\nendproperty",
        "sva2": "property p_or_5;\n@(posedge clk)         ($stable(addr_bus) || $changed(data_bus)) |-> mem_access;\nendproperty\nassert_p_or_5:assert property (p_or_5) else $error(\"\");"
    },
    {
        "id": "1482_1483",
        "sva1": "property p_or_7;\n@(posedge clk)     $past(valid_a,2) || $past(valid_b,2) |-> current_valid\nendproperty",
        "sva2": "property p_or_7;\n@(posedge clk)         ($past(valid_a, 2) || $past(valid_b, 2)) |-> current_valid;\nendproperty\nassert_p_or_7:assert property (p_or_7) else $error(\"\");"
    },
    {
        "id": "1483_1484",
        "sva1": "property p_or_8;\n@(posedge clk)     (fifo_empty || fifo_underflow) && read_enable |-> fifo_error\nendproperty",
        "sva2": "property p_or_8;\n@(posedge clk)         (fifo_empty || fifo_underflow) && read_enable |-> fifo_error;\nendproperty\nassert_p_or_8:assert property (p_or_8) else $error(\"\");"
    },
    {
        "id": "1484_1485",
        "sva1": "property p_or_9;\n@(posedge clk)     config_mode || debug_mode |-> extended_cycle\nendproperty",
        "sva2": "property p_or_9;\n@(posedge clk)         (config_mode || debug_mode) |-> extended_cycle;\nendproperty\nassert_p_or_9:assert property (p_or_9) else $error(\"\");"
    },
    {
        "id": "1485_1486",
        "sva1": "property p_not_10;\n@(posedge clk) !$stable(data_in) |-> !data_latched;\nendproperty",
        "sva2": "property p_not_10;\n@(posedge clk)         !$stable(data_in) |-> !data_latched;\nendproperty\nassert_p_not_10:assert property (p_not_10) else $error(\"\");"
    },
    {
        "id": "1486_1487",
        "sva1": "property p_not_12;\n@(posedge clk) !(!wr_en && rd_en) |-> !conflict;\nendproperty",
        "sva2": "property p_not_12;\n@(posedge clk)         !(!wr_en && rd_en) |-> !conflict;\nendproperty\nassert_p_not_12:assert property (p_not_12) else $error(\"\");"
    },
    {
        "id": "1487_1488",
        "sva1": "property p_not_13;\n@(posedge clk) !(parity_error || crc_error) |-> data_good;\nendproperty",
        "sva2": "property p_not_13;\n@(posedge clk)         !(parity_error || crc_error) |-> data_good;\nendproperty\nassert_p_not_13:assert property (p_not_13) else $error(\"\");"
    },
    {
        "id": "1488_1489",
        "sva1": "property p_not_14;\n@(posedge clk) !$fell(enable) |-> $stable(output_reg);\nendproperty",
        "sva2": "property p_not_14;\n@(posedge clk)         !$fell(enable) |-> $stable(output_reg);\nendproperty\nassert_p_not_14:assert property (p_not_14) else $error(\"\");"
    },
    {
        "id": "1489_1490",
        "sva1": "property p_not_15;\n@(posedge clk) !(mode[1:0] == 2'b11) |-> !high_power;\nendproperty",
        "sva2": "property p_not_15;\n@(posedge clk)         !(mode[1:0] == 2'b11) |-> !high_power;\nendproperty\nassert_p_not_15:assert property (p_not_15) else $error(\"\");"
    },
    {
        "id": "1490_1491",
        "sva1": "property p_not_16;\n@(posedge clk) !(!chip_select && write) |-> !bus_activity;\nendproperty",
        "sva2": "property p_not_16;\n@(posedge clk)         !(!chip_select && write) |-> !bus_activity;\nendproperty\nassert_p_not_16:assert property (p_not_16) else $error(\"\");"
    },
    {
        "id": "1491_1492",
        "sva1": "property p_not_17;\n@(posedge clk) !(timeout && !ack) |-> retry;\nendproperty",
        "sva2": "property p_not_17;\n@(posedge clk)         !(timeout && !ack) |-> retry;\nendproperty\nassert_p_not_17:assert property (p_not_17) else $error(\"\");"
    },
    {
        "id": "1492_1493",
        "sva1": "property p_not_18;\n@(posedge clk) !(full || empty) |-> partial;\nendproperty",
        "sva2": "property p_not_18;\n@(posedge clk)         !(full || empty) |-> partial;\nendproperty\nassert_p_not_18:assert property (p_not_18) else $error(\"\");"
    },
    {
        "id": "1493_1494",
        "sva1": "property p_not_19;\n@(posedge clk) !$past(!reset_n, 2) |-> initialized;\nendproperty",
        "sva2": "property p_not_19;\n@(posedge clk)         !$past(!reset_n, 2) |-> initialized;\nendproperty\nassert_p_not_19:assert property (p_not_19) else $error(\"\");"
    },
    {
        "id": "1494_1495",
        "sva1": "property p_not_1;\n@(posedge clk) !req |-> ack;\nendproperty",
        "sva2": "property p_not_1;\n@(posedge clk)         !req |-> ack;\nendproperty\nassert_p_not_1:assert property (p_not_1) else $error(\"\");"
    },
    {
        "id": "1495_1496",
        "sva1": "property p_not_20;\n@(posedge clk) !(phase1 && !phase2) |-> sync;\nendproperty",
        "sva2": "property p_not_20;\n@(posedge clk)         !(phase1 && !phase2) |-> sync;\nendproperty\nassert_p_not_20:assert property (p_not_20) else $error(\"\");"
    },
    {
        "id": "1496_1497",
        "sva1": "property p_not_21;\n@(posedge clk) !(!start && !stop) |-> idle;\nendproperty",
        "sva2": "property p_not_21;\n@(posedge clk)         !(!start && !stop) |-> idle;\nendproperty\nassert_p_not_21:assert property (p_not_21) else $error(\"\");"
    },
    {
        "id": "1497_1498",
        "sva1": "property p_not_22;\n@(posedge clk) !(test_mode || debug_mode) |-> normal_op;\nendproperty",
        "sva2": "property p_not_22;\n@(posedge clk)     !(test_mode || debug_mode) |-> normal_op;\nendproperty\nassert_p_not_22:assert property (p_not_22) else $error(\"\");"
    },
    {
        "id": "1498_1499",
        "sva1": "property p_not_23;\n@(posedge clk) !$rose(!interrupt) |-> !service;\nendproperty",
        "sva2": "property p_not_23;\n@(posedge clk)         !$rose(!interrupt) |-> !service;\nendproperty\nassert_p_not_23:assert property (p_not_23) else $error(\"\");"
    },
    {
        "id": "1499_1500",
        "sva1": "property p_not_24;\n@(posedge clk) !(counter[3:0] == 4'hF) |-> !rollover;\nendproperty",
        "sva2": "property p_not_24;\n@(posedge clk)         !(counter[3:0] == 4'hF) |-> !rollover;\nendproperty\nassert_p_not_24:assert property (p_not_24) else $error(\"\");"
    },
    {
        "id": "1500_1501",
        "sva1": "property p_not_26;\n@(posedge clk) !(overflow && !underflow) |-> balanced;\nendproperty",
        "sva2": "property p_not_26;\n@(posedge clk)         !(overflow && !underflow) |-> balanced;\nendproperty\nassert_p_not_26:assert property (p_not_26) else $error(\"\");"
    },
    {
        "id": "1501_1502",
        "sva1": "property p_not_27;\n@(posedge clk) !(!power_good && voltage_ok) |-> !shutdown;\nendproperty",
        "sva2": "property p_not_27;\n@(posedge clk)         !(!power_good && voltage_ok) |-> !shutdown;\nendproperty\nassert_p_not_27:assert property (p_not_27) else $error(\"\");"
    },
    {
        "id": "1502_1503",
        "sva1": "property p_not_28;\n@(posedge clk) !(fifo_empty && !fifo_full) |-> fifo_mid;\nendproperty",
        "sva2": "property p_not_28;\n@(posedge clk)         !(fifo_empty && !fifo_full) |-> fifo_mid;\nendproperty\nassert_p_not_28:assert property (p_not_28) else $error(\"\");"
    },
    {
        "id": "1503_1504",
        "sva1": "property p_not_29;\n@(posedge clk) !(!calibrate && measure) |-> !accurate;\nendproperty",
        "sva2": "property p_not_29;\n@(posedge clk)         !(!calibrate && measure) |-> !accurate;\nendproperty\nassert_p_not_29:assert property (p_not_29) else $error(\"\");"
    },
    {
        "id": "1504_1505",
        "sva1": "property p_not_2;\n@(posedge clk) $fell(!enable) |-> ##1 data_valid;\nendproperty",
        "sva2": "property p_not_2;\n@(posedge clk)         $fell(!enable) |-> ##1 data_valid;\nendproperty\nassert_p_not_2:assert property (p_not_2) else $error(\"\");"
    },
    {
        "id": "1505_1506",
        "sva1": "property p_not_30;\n@(posedge clk) !(temp_high && !temp_critical) |-> temp_normal;\nendproperty",
        "sva2": "property p_not_30;\n@(posedge clk)         !(temp_high && !temp_critical) |-> temp_normal;\nendproperty\nassert_p_not_30:assert property (p_not_30) else $error(\"\");"
    },
    {
        "id": "1506_1507",
        "sva1": "property p_not_31;\n@(posedge clk) !(!clock_en && data_valid) |-> !data_captured;\nendproperty",
        "sva2": "property p_not_31;\n@(posedge clk)         !(!clock_en && data_valid) |-> !data_captured;\nendproperty\nassert_p_not_31:assert property (p_not_31) else $error(\"\");"
    },
    {
        "id": "1507_1508",
        "sva1": "property p_not_32;\n@(posedge clk) !(phase_a && !phase_b) |-> phase_ok;\nendproperty",
        "sva2": "property p_not_32;\n@(posedge clk)     !(phase_a && !phase_b) |-> phase_ok;\nendproperty\nassert_p_not_32:assert property (p_not_32) else $error(\"\");"
    },
    {
        "id": "1508_1509",
        "sva1": "property p_not_33;\n@(posedge clk) !(!reset_n && power_on) |-> !initialized;\nendproperty",
        "sva2": "property p_not_33;\n@(posedge clk)         !(!reset_n && power_on) |-> !initialized;\nendproperty\nassert_p_not_33:assert property (p_not_33) else $error(\"\");"
    },
    {
        "id": "1509_1510",
        "sva1": "property p_not_34;\n@(posedge clk) !(error[2:0] != 3'b000) |-> !fault;\nendproperty",
        "sva2": "property p_not_34;\n@(posedge clk)         !(error[2:0] != 3'b000) |-> !fault;\nendproperty\nassert_p_not_34:assert property (p_not_34) else $error(\"\");"
    },
    {
        "id": "1510_1511",
        "sva1": "property p_not_35;\n@(posedge clk) !(!select[0] && select[1]) |-> !conflict;\nendproperty",
        "sva2": "property p_not_35;\n@(posedge clk)         !(!select[0] && select[1]) |-> !conflict;\nendproperty\nassert_p_not_35:assert property (p_not_35) else $error(\"\");"
    },
    {
        "id": "1511_1512",
        "sva1": "property p_not_36;\n@(posedge clk) !(count_up && !count_down) |-> count_stable;\nendproperty",
        "sva2": "property p_not_36;\n@(posedge clk)         !(count_up && !count_down) |-> count_stable;\nendproperty\nassert_p_not_36:assert property (p_not_36) else $error(\"\");"
    },
    {
        "id": "1512_1513",
        "sva1": "property p_not_37;\n@(posedge clk) !(!sync_in && sync_out) |-> !synced;\nendproperty",
        "sva2": "property p_not_37;\n@(posedge clk)         !(!sync_in && sync_out) |-> !synced;\nendproperty\nassert_p_not_37:assert property (p_not_37) else $error(\"\");"
    },
    {
        "id": "1513_1514",
        "sva1": "property p_not_38;\n@(posedge clk) !(voltage_low && !voltage_high) |-> voltage_ok;\nendproperty",
        "sva2": "property p_not_38;\n@(posedge clk)         !(voltage_low && !voltage_high) |-> voltage_ok;\nendproperty\nassert_p_not_38:assert property (p_not_38) else $error(\"\");"
    },
    {
        "id": "1514_1515",
        "sva1": "property p_not_39;\n@(posedge clk) !(!chip_enable && output_enable) |-> !output_active;\nendproperty",
        "sva2": "property p_not_39;\n@(posedge clk)         !(!chip_enable && output_enable) |-> !output_active;\nendproperty\nassert_p_not_39:assert property (p_not_39) else $error(\"\");"
    },
    {
        "id": "1515_1516",
        "sva1": "property p_not_3;\n@(posedge clk) !(err1 && err2) |-> !fatal_error;\nendproperty",
        "sva2": "property p_not_3;\n@(posedge clk)         !(err1 && err2) |-> !fatal_error;\nendproperty\nassert_p_not_3:assert property (p_not_3) else $error(\"\");"
    },
    {
        "id": "1516_1517",
        "sva1": "property p_not_40;\n@(posedge clk) !(test_active && !scan_mode) |-> normal_mode;\nendproperty",
        "sva2": "property p_not_40;\n@(posedge clk)         !(test_active && !scan_mode) |-> normal_mode;\nendproperty\nassert_p_not_40:assert property (p_not_40) else $error(\"\");"
    },
    {
        "id": "1517_1518",
        "sva1": "property p_not_42;\n@(posedge clk) !(data_ready && !data_taken) |-> data_held;\nendproperty",
        "sva2": "property p_not_42;\n@(posedge clk)         !(data_ready && !data_taken) |-> data_held;\nendproperty\nassert_p_not_42:assert property (p_not_42) else $error(\"\");"
    },
    {
        "id": "1518_1519",
        "sva1": "property p_not_41;\n@(posedge clk) !(!frame_start && frame_end) |-> !frame_valid;\nendproperty",
        "sva2": "property p_not_41;\n@(posedge clk)         !(!frame_start && frame_end) |-> !frame_valid;\nendproperty\nassert_p_not_41:assert property (p_not_41) else $error(\"\");"
    },
    {
        "id": "1519_1520",
        "sva1": "property p_not_43;\n@(posedge clk) !(!write_back && read_through) |-> !cache_hit;\nendproperty",
        "sva2": "property p_not_43;\n@(posedge clk)         !(!write_back && read_through) |-> !cache_hit;\nendproperty\nassert_p_not_43:assert property (p_not_43) else $error(\"\");"
    },
    {
        "id": "1520_1521",
        "sva1": "property p_not_44;\n@(posedge clk) !(burst_end && !burst_start) |-> burst_mid;\nendproperty",
        "sva2": "property p_not_44;\n@(posedge clk)         !(burst_end && !burst_start) |-> burst_mid;\nendproperty\nassert_p_not_44:assert property (p_not_44) else $error(\"\");"
    },
    {
        "id": "1521_1522",
        "sva1": "property p_not_45;\n@(posedge clk) !(!power_save && high_perf) |-> !balanced_mode;\nendproperty",
        "sva2": "property p_not_45;\n@(posedge clk)         !(!power_save && high_perf) |-> !balanced_mode;\nendproperty\nassert_p_not_45:assert property (p_not_45) else $error(\"\");"
    },
    {
        "id": "1522_1523",
        "sva1": "property p_not_46;\n@(posedge clk) !(clock_div2 && !clock_div4) |-> clock_normal;\nendproperty",
        "sva2": "property p_not_46;\n@(posedge clk)         !(clock_div2 && !clock_div4) |-> clock_normal;\nendproperty\nassert_p_not_46:assert property (p_not_46) else $error(\"\");"
    },
    {
        "id": "1523_1524",
        "sva1": "property p_not_47;\n@(posedge clk) !(!reset_async && reset_sync) |-> !reset_active;\nendproperty",
        "sva2": "property p_not_47;\n@(posedge clk)     !(!reset_async && reset_sync) |-> !reset_active;\nendproperty\nassert_p_not_47:assert property (p_not_47) else $error(\"\");"
    },
    {
        "id": "1524_1525",
        "sva1": "property p_not_48;\n@(posedge clk) !(pipeline_full && !pipeline_empty) |-> pipeline_flow;\nendproperty",
        "sva2": "property p_not_48;\n@(posedge clk)         !(pipeline_full && !pipeline_empty) |-> pipeline_flow;\nendproperty\nassert_p_not_48:assert property (p_not_48) else $error(\"\");"
    },
    {
        "id": "1525_1526",
        "sva1": "property p_not_49;\n@(posedge clk) !(!dma_request && dma_ack) |-> !dma_active;\nendproperty",
        "sva2": "property p_not_49;\n@(posedge clk)         !(!dma_request && dma_ack) |-> !dma_active;\nendproperty\nassert_p_not_49:assert property (p_not_49) else $error(\"\");"
    },
    {
        "id": "1526_1527",
        "sva1": "property p_not_4;\n@(posedge clk) !(ready || busy) |=> !transfer;\nendproperty",
        "sva2": "property p_not_4;\n@(posedge clk)         !(ready || busy) |=> !transfer;\nendproperty\nassert_p_not_4:assert property (p_not_4) else $error(\"\");"
    },
    {
        "id": "1527_1528",
        "sva1": "property p_not_50;\n@(posedge clk) !(fifo_almost_full && !fifo_almost_empty) |-> fifo_normal;\nendproperty",
        "sva2": "property p_not_50;\n@(posedge clk)         !(fifo_almost_full && !fifo_almost_empty) |-> fifo_normal;\nendproperty\nassert_p_not_50:assert property (p_not_50) else $error(\"\");"
    },
    {
        "id": "1528_1529",
        "sva1": "property p_not_5;\n@(posedge clk) !$rose(enable) |-> ##2 !data_out;\nendproperty",
        "sva2": "property p_not_5;\n@(posedge clk)         !$rose(enable) |-> ##2 !data_out;\nendproperty\nassert_p_not_5:assert property (p_not_5) else $error(\"\");"
    },
    {
        "id": "1529_1530",
        "sva1": "property p_not_6;\n@(posedge clk) !(!start && stop) |-> done;\nendproperty",
        "sva2": "property p_not_6;\n@(posedge clk)         !(!start && stop) |-> done;\nendproperty\nassert_p_not_6:assert property (p_not_6) else $error(\"\");"
    },
    {
        "id": "1530_1531",
        "sva1": "property p_not_8;\n@(posedge clk) !(flag_a ^ flag_b) |-> equal;\nendproperty",
        "sva2": "property p_not_8;\n@(posedge clk)         !(flag_a ^ flag_b) |-> equal;\nendproperty\nassert_p_not_8:assert property (p_not_8) else $error(\"\");"
    },
    {
        "id": "1531_1532",
        "sva1": "property p_not_7;\n@(posedge clk) $past(!reset_n) |-> !initialized;\nendproperty",
        "sva2": "property p_not_7;\n@(posedge clk)         $past(!reset_n) |-> !initialized;\nendproperty\nassert_p_not_7:assert property (p_not_7) else $error(\"\");"
    },
    {
        "id": "1532_1533",
        "sva1": "property p_not_9;\n@(posedge clk) !(cnt > threshold) |-> !alarm;\nendproperty",
        "sva2": "property p_not_9;\n@(posedge clk)         !(cnt > threshold) |-> !alarm;\nendproperty\nassert_p_not_9:assert property (p_not_9) else $error(\"\");"
    },
    {
        "id": "1533_1534",
        "sva1": "property p_cond_10;\n@(posedge clk)     if (multi_clk) sync_pulse |=> aligned else sync_pulse |-> !aligned\nendproperty",
        "sva2": "property p_cond_10;\n@(posedge clk)     if (multi_clk) (         sync_pulse |=> aligned     ) else (         sync_pulse |-> !aligned     );\nendproperty\nassert_p_cond_10:assert property (p_cond_10) else $error(\"\");"
    },
    {
        "id": "1534_1535",
        "sva1": "property p_cond_12;\n@(posedge clk)     if (parity_en) data_in |-> parity_check else data_in |=> !parity_check\nendproperty",
        "sva2": "property p_cond_12;\n@(posedge clk)     if (parity_en) (         data_in |-> parity_check     ) else (         data_in |=> !parity_check     );\nendproperty\nassert_p_cond_12:assert property (p_cond_12) else $error(\"\");"
    },
    {
        "id": "1535_1536",
        "sva1": "property p_cond_13;\n@(posedge clk)     if (crc_en) packet_start |-> crc_valid else packet_start |=> !crc_valid\nendproperty",
        "sva2": "property p_cond_13;\n@(posedge clk)     if (crc_en) (         packet_start |-> crc_valid     ) else (         packet_start |=> !crc_valid     );\nendproperty\nassert_p_cond_13:assert property (p_cond_13) else $error(\"\");"
    },
    {
        "id": "1536_1537",
        "sva1": "property p_cond_16;\n@(posedge clk)     if (pipeline_en) stage1_valid |-> stage2_ready else stage1_valid |=> !stage2_ready\nendproperty",
        "sva2": "property p_cond_16;\n@(posedge clk)     if (pipeline_en) (         stage1_valid |-> stage2_ready     ) else (         stage1_valid |=> !stage2_ready     );\nendproperty\nassert_p_cond_16:assert property (p_cond_16) else $error(\"\");"
    },
    {
        "id": "1537_1538",
        "sva1": "property p_cond_17;\n@(posedge clk)     if (cache_hit) read_req |-> data_out else read_req |=> !data_out\nendproperty",
        "sva2": "property p_cond_17;\n@(posedge clk)     (cache_hit ? read_req : read_req) |->     if (cache_hit)         data_out     else         ##1 !data_out;\nendproperty\nassert_p_cond_17:assert property (p_cond_17) else $error(\"\");"
    },
    {
        "id": "1538_1539",
        "sva1": "property p_cond_1;\n@(posedge clk)     if (mode) req |-> ack else 1'b1\nendproperty",
        "sva2": "property p_cond_1;\n@(posedge clk)     (mode ? req : 1'b1) |-> (mode ? ack : 1'b1);\nendproperty\nassert_p_cond_1:assert property (p_cond_1) else $error(\"\");"
    },
    {
        "id": "1539_1540",
        "sva1": "property p_cond_21;\n@(posedge clk)     if (calib_done) $rose(measure) |-> calibrated else $fell(measure) |-> !calibrated\nendproperty",
        "sva2": "property p_cond_21;\n@(posedge clk)     (calib_done ? $rose(measure) : $fell(measure)) |->      (calib_done ? calibrated : !calibrated);\nendproperty\nassert_p_cond_21:assert property (p_cond_21) else $error(\"\");"
    },
    {
        "id": "1540_1541",
        "sva1": "property p_cond_25;\n@(posedge clk)     if (backup_mode) save_req |-> backup_done else save_req |=> normal_done\nendproperty",
        "sva2": "property p_cond_25;\n@(posedge clk)     if (backup_mode) (         save_req |-> backup_done     ) else (         save_req |=> normal_done     );\nendproperty\nassert_p_cond_25:assert property (p_cond_25) else $error(\"\");"
    },
    {
        "id": "1541_1542",
        "sva1": "property p_cond_30;\n@(posedge clk)     if (qos_high) packet_in |-> priority_out else packet_in |=> normal_out\nendproperty",
        "sva2": "property p_cond_30;\n@(posedge clk)     if (qos_high)         packet_in |-> priority_out     else         packet_in |=> normal_out;\nendproperty\nassert_p_cond_30:assert property (p_cond_30) else $error(\"\");"
    },
    {
        "id": "1542_1543",
        "sva1": "property p_cond_31;\n@(posedge clk)     if (retry_en) tx_fail |-> retry_start else tx_fail |=> !retry_start\nendproperty",
        "sva2": "property p_cond_31;\n@(posedge clk)     tx_fail |-> if (retry_en) retry_start else (tx_fail |=> !retry_start);\nendproperty\nassert_p_cond_31:assert property (p_cond_31) else $error(\"\");"
    },
    {
        "id": "1543_1544",
        "sva1": "property p_cond_33;\n@(posedge clk)     if (throttle_en) over_temp |-> clock_slow else over_temp |=> clock_normal\nendproperty",
        "sva2": "property p_cond_33;\n@(posedge clk)     if (throttle_en) (         over_temp |-> clock_slow     ) else (         over_temp |=> clock_normal     );\nendproperty\nassert_p_cond_33:assert property (p_cond_33) else $error(\"\");"
    },
    {
        "id": "1544_1545",
        "sva1": "property p_cond_35;\n@(posedge clk)     if (auto_neg) link_pulse |-> speed_detect else link_pulse |=> !speed_detect\nendproperty",
        "sva2": "property p_cond_35;\n@(posedge clk)     if (auto_neg) (         link_pulse |-> speed_detect     ) else (         link_pulse |=> !speed_detect     );\nendproperty\nassert_p_cond_35:assert property (p_cond_35) else $error(\"\");"
    },
    {
        "id": "1545_1546",
        "sva1": "property p_cond_41;\n@(posedge clk)     if (vco_cal) cal_start |-> vco_lock else cal_start |=> !vco_lock\nendproperty",
        "sva2": "property p_cond_41;\n@(posedge clk)     if (vco_cal) (         cal_start |-> vco_lock     ) else (         cal_start |=> !vco_lock     );\nendproperty\nassert_p_cond_41:assert property (p_cond_41) else $error(\"\");"
    },
    {
        "id": "1546_1547",
        "sva1": "property p_cond_42;\n@(posedge clk)     if (pll_bypass) ref_clk |-> out_clk else ref_clk |=> !out_clk\nendproperty",
        "sva2": "property p_cond_42;\n@(posedge clk)     if (pll_bypass)         ref_clk |-> out_clk     else         ref_clk |=> !out_clk;\nendproperty\nassert_p_cond_42:assert property (p_cond_42) else $error(\"\");"
    },
    {
        "id": "1547_1548",
        "sva1": "property p_cond_46;\n@(posedge clk)     if (redundant_en) primary_fail |-> secondary_takeover else primary_fail |=> !secondary_takeover\nendproperty",
        "sva2": "property p_cond_46;\n@(posedge clk)     if (redundant_en) (         primary_fail |-> secondary_takeover     ) else (         primary_fail |=> !secondary_takeover     );\nendproperty\nassert_p_cond_46:assert property (p_cond_46) else $error(\"\");"
    },
    {
        "id": "1548_1549",
        "sva1": "property p_cond_7;\n@(posedge clk)     if (burst_mode) req |-> ##2 ack else req |=> ack\nendproperty",
        "sva2": "property p_cond_7;\n@(posedge clk)     req |-> if (burst_mode)              ##2 ack              else              ##1 ack;\nendproperty\nassert_p_cond_7:assert property (p_cond_7) else $error(\"\");"
    },
    {
        "id": "1549_1550",
        "sva1": "property p_cond_9;\n@(posedge clk)     if (debug_en) $rose(trigger) |-> debug_data else $fell(trigger) |-> normal_data\nendproperty",
        "sva2": "property p_cond_9;\n@(posedge clk)     (debug_en ? $rose(trigger) : $fell(trigger)) |->      (debug_en ? debug_data : normal_data);\nendproperty\nassert_p_cond_9:assert property (p_cond_9) else $error(\"\");"
    },
    {
        "id": "1550_1551",
        "sva1": "property p_data_ready_valid;\n@(posedge clk) disable iff(!rst_n)     data_ready |-> ##1 data_valid;\nendproperty",
        "sva2": "property p_data_ready_valid;\n@(posedge clk) disable iff (!rst_n)         data_ready == 1'b1 |-> ##1 data_valid == 1'b1;\nendproperty\nassert_p_data_ready_valid:assert property (p_data_ready_valid) else $error(\"\");"
    },
    {
        "id": "1551_1552",
        "sva1": "property p_pipeline_stall;\n@(posedge clk) disable iff(flush_pipeline)     stall |-> ##1 !stall;\nendproperty",
        "sva2": "property p_pipeline_stall;\n@(posedge clk) disable iff (flush_pipeline)     stall == 1'b1 |-> ##1 !stall;\nendproperty\nassert_p_pipeline_stall:assert property (p_pipeline_stall) else $error(\"\");"
    },
    {
        "id": "1552_1553",
        "sva1": "property p_error_recovery;\n@(posedge clk) disable iff(!err_enable)     error_detected |-> ##[1:5] error_cleared;\nendproperty",
        "sva2": "property p_error_recovery;\n@(posedge clk) disable iff (!err_enable)     error_detected == 1'b1 |-> ##[1:5] error_cleared == 1'b1;\nendproperty\nassert_p_error_recovery:assert property (p_error_recovery) else $error(\"\");"
    },
    {
        "id": "1553_1554",
        "sva1": "property p_fsm_sequence;\n@(posedge clk) disable iff(!fsm_enable)     fsm_state_a |-> ##1 fsm_state_b;\nendproperty",
        "sva2": "property p_fsm_sequence;\n@(posedge clk) disable iff (!fsm_enable)     fsm_state_a |-> ##1 fsm_state_b;\nendproperty\nassert_p_fsm_sequence:assert property (p_fsm_sequence) else $error(\"\");"
    },
    {
        "id": "1554_1555",
        "sva1": "property p_cache_hit_miss;\n@(posedge clk) disable iff(cache_flush)     cache_hit |-> ##1 !cache_miss;\nendproperty",
        "sva2": "property p_cache_hit_miss;\n@(posedge clk) disable iff (cache_flush)         cache_hit == 1'b1 |-> ##1 !cache_miss;\nendproperty\nassert_p_cache_hit_miss:assert property (p_cache_hit_miss) else $error(\"\");"
    },
    {
        "id": "1555_1556",
        "sva1": "property p_dma_transfer_complete;\n@(posedge clk) disable iff(!dma_en)     dma_start |-> ##[1:16] dma_done;\nendproperty",
        "sva2": "property p_dma_transfer_complete;\n@(posedge clk) disable iff (!dma_en)     dma_start == 1'b1 |-> ##[1:16] dma_done;\nendproperty\nassert_p_dma_transfer_complete:assert property (p_dma_transfer_complete) else $error(\"\");"
    },
    {
        "id": "1556_1557",
        "sva1": "property p_clock_gating;\n@(posedge clk) disable iff(!clk_en)     gating_signal |-> ##1 !clock_off;\nendproperty",
        "sva2": "property p_clock_gating;\n@(posedge clk) disable iff (!clk_en)     gating_signal == 1'b1 |-> ##1 !clock_off;\nendproperty\nassert_p_clock_gating:assert property (p_clock_gating) else $error(\"\");"
    },
    {
        "id": "1557_1558",
        "sva1": "property p_power_down_sequence;\n@(posedge clk) disable iff(!power_ctrl_en)     power_down_req |-> ##[1:4] power_off;\nendproperty",
        "sva2": "property p_power_down_sequence;\n@(posedge clk) disable iff (!power_ctrl_en)     power_down_req == 1'b1 |-> ##[1:4] power_off == 1'b1;\nendproperty\nassert_p_power_down_sequence:assert property (p_power_down_sequence) else $error(\"\");"
    },
    {
        "id": "1558_1559",
        "sva1": "property p_interrupt_priority;\n@(posedge clk) disable iff(int_mask)     int_high |-> ##1 !int_low;\nendproperty",
        "sva2": "property p_interrupt_priority;\n@(posedge clk) disable iff (int_mask)         int_high == 1'b1 |-> ##1 !int_low;\nendproperty\nassert_p_interrupt_priority:assert property (p_interrupt_priority) else $error(\"\");"
    },
    {
        "id": "1559_1560",
        "sva1": "property p_reset_data_stable;\n@(posedge clk) disable iff(!rst_n)     $stable(data_in) |-> ##1 $stable(data_out);\nendproperty",
        "sva2": "property p_reset_data_stable;\n@(posedge clk) disable iff (!rst_n)     $stable(data_in) |-> ##1 $stable(data_out);\nendproperty\nassert_p_reset_data_stable:assert property (p_reset_data_stable) else $error(\"\");"
    },
    {
        "id": "1560_1561",
        "sva1": "property p_bus_request;\n@(posedge clk) disable iff(!bus_enable)     bus_req |-> ##1 bus_grant;\nendproperty",
        "sva2": "property p_bus_request;\n@(posedge clk) disable iff (!bus_enable)     bus_req == 1'b1 |-> ##1 bus_grant == 1'b1;\nendproperty\nassert_p_bus_request:assert property (p_bus_request) else $error(\"\");"
    },
    {
        "id": "1561_1562",
        "sva1": "property p_fifo_write_read;\n@(posedge clk) disable iff(!fifo_en)     fifo_write |-> ##1 !fifo_read;\nendproperty",
        "sva2": "property p_fifo_write_read;\n@(posedge clk) disable iff (!fifo_en)         fifo_write == 1'b1 |-> ##1 !fifo_read;\nendproperty\nassert_p_fifo_write_read:assert property (p_fifo_write_read) else $error(\"\");"
    },
    {
        "id": "1562_1563",
        "sva1": "property p_register_write;\n@(posedge clk) disable iff(reg_reset)     reg_write |-> ##1 reg_read;\nendproperty",
        "sva2": "property p_register_write;\n@(posedge clk) disable iff (reg_reset)         reg_write == 1'b1 |-> ##1 reg_read == 1'b1;\nendproperty\nassert_p_register_write:assert property (p_register_write) else $error(\"\");"
    },
    {
        "id": "1563_1564",
        "sva1": "property p_timeout_detection;\n@(posedge clk) disable iff(!timeout_en)     timer_start |-> ##[1:32] timeout;\nendproperty",
        "sva2": "property p_timeout_detection;\n@(posedge clk) disable iff (!timeout_en)     timer_start == 1'b1 |-> ##[1:32] timeout == 1'b1;\nendproperty\nassert_p_timeout_detection:assert property (p_timeout_detection) else $error(\"\");"
    },
    {
        "id": "1564_1565",
        "sva1": "property p_data_consistency;\n@(posedge clk) disable iff(!data_valid)     data_written |-> ##1 data_read;\nendproperty",
        "sva2": "property p_data_consistency;\n@(posedge clk) disable iff (!data_valid)     data_written == 1'b1 |-> ##1 data_read == 1'b1;\nendproperty\nassert_p_data_consistency:assert property (p_data_consistency) else $error(\"\");"
    },
    {
        "id": "1565_1566",
        "sva1": "property p_handshake_protocol;\n@(posedge clk) disable iff(!hs_enable)     req_sent |-> ##1 ack_received;\nendproperty",
        "sva2": "property p_handshake_protocol;\n@(posedge clk) disable iff (!hs_enable)     req_sent == 1'b1 |-> ##1 ack_received == 1'b1;\nendproperty\nassert_p_handshake_protocol:assert property (p_handshake_protocol) else $error(\"\");"
    },
    {
        "id": "1566_1567",
        "sva1": "property p_clock_division;\n@(posedge clk) disable iff(!div_en)     clk_div2 |-> ##1 !clk_div4;\nendproperty",
        "sva2": "property p_clock_division;\n@(posedge clk) disable iff (!div_en)         clk_div2 == 1'b1 |-> ##1 !clk_div4;\nendproperty\nassert_p_clock_division:assert property (p_clock_division) else $error(\"\");"
    },
    {
        "id": "1567_1568",
        "sva1": "property p_memory_access;\n@(posedge clk) disable iff(!mem_enable)     mem_read |-> ##1 !mem_write;\nendproperty",
        "sva2": "property p_memory_access;\n@(posedge clk) disable iff (!mem_enable)     mem_read == 1'b1 |-> ##1 !mem_write;\nendproperty\nassert_p_memory_access:assert property (p_memory_access) else $error(\"\");"
    },
    {
        "id": "1568_1569",
        "sva1": "property p_pipeline_forwarding;\n@(posedge clk) disable iff(!forward_en)     data_ready |-> ##1 data_consumed;\nendproperty",
        "sva2": "property p_pipeline_forwarding;\n@(posedge clk) disable iff (!forward_en)         data_ready == 1'b1 |-> ##1 data_consumed == 1'b1;\nendproperty\nassert_p_pipeline_forwarding:assert property (p_pipeline_forwarding) else $error(\"\");"
    },
    {
        "id": "1569_1570",
        "sva1": "property p_enable_req_ack;\n@(posedge clk) disable iff(!en)     req |=> ack;\nendproperty",
        "sva2": "property p_enable_req_ack;\n@(posedge clk) disable iff (!en)         req |=> ack;\nendproperty\nassert_p_enable_req_ack:assert property (p_enable_req_ack) else $error(\"\");"
    },
    {
        "id": "1570_1571",
        "sva1": "property p_bus_arbitration;\n@(posedge clk) disable iff(!arb_enable)     bus_request |-> ##1 bus_grant;\nendproperty",
        "sva2": "property p_bus_arbitration;\n@(posedge clk) disable iff (!arb_enable)         bus_request == 1'b1 |-> ##1 bus_grant == 1'b1;\nendproperty\nassert_p_bus_arbitration:assert property (p_bus_arbitration) else $error(\"\");"
    },
    {
        "id": "1571_1572",
        "sva1": "property p_error_correction;\n@(posedge clk) disable iff(!ecc_enable)     error_detected |-> ##1 error_corrected;\nendproperty",
        "sva2": "property p_error_correction;\n@(posedge clk) disable iff (!ecc_enable)     error_detected == 1'b1 |-> ##1 error_corrected == 1'b1;\nendproperty\nassert_p_error_correction:assert property (p_error_correction) else $error(\"\");"
    },
    {
        "id": "1572_1573",
        "sva1": "property p_clock_switching;\n@(posedge clk) disable iff(!clk_switch_en)     clk_sel_a |-> ##1 !clk_sel_b;\nendproperty",
        "sva2": "property p_clock_switching;\n@(posedge clk) disable iff (!clk_switch_en)     clk_sel_a == 1'b1 |-> ##1 !clk_sel_b;\nendproperty\nassert_p_clock_switching:assert property (p_clock_switching) else $error(\"\");"
    },
    {
        "id": "1573_1574",
        "sva1": "property p_power_mode_transition;\n@(posedge clk) disable iff(!pwr_mode_en)     low_power_mode |-> ##1 normal_mode;\nendproperty",
        "sva2": "property p_power_mode_transition;\n@(posedge clk) disable iff (!pwr_mode_en)     low_power_mode |-> ##1 normal_mode;\nendproperty\nassert_p_power_mode_transition:assert property (p_power_mode_transition) else $error(\"\");"
    },
    {
        "id": "1574_1575",
        "sva1": "property p_data_alignment;\n@(posedge clk) disable iff(!align_en)     unaligned_data |-> ##1 aligned_data;\nendproperty",
        "sva2": "property p_data_alignment;\n@(posedge clk) disable iff (!align_en)     unaligned_data == 1'b1 |-> ##1 aligned_data == 1'b1;\nendproperty\nassert_p_data_alignment:assert property (p_data_alignment) else $error(\"\");"
    },
    {
        "id": "1575_1576",
        "sva1": "property p_fifo_overflow;\n@(posedge clk) disable iff(!fifo_ctrl_en)     fifo_full |-> ##1 !fifo_write;\nendproperty",
        "sva2": "property p_fifo_overflow;\n@(posedge clk) disable iff (!fifo_ctrl_en)     fifo_full == 1'b1 |-> ##1 !fifo_write;\nendproperty\nassert_p_fifo_overflow:assert property (p_fifo_overflow) else $error(\"\");"
    },
    {
        "id": "1576_1577",
        "sva1": "property p_interrupt_handling;\n@(posedge clk) disable iff(!int_handler_en)     interrupt_pending |-> ##1 interrupt_served;\nendproperty",
        "sva2": "property p_interrupt_handling;\n@(posedge clk) disable iff (!int_handler_en)     interrupt_pending == 1'b1 |-> ##1 interrupt_served == 1'b1;\nendproperty\nassert_p_interrupt_handling:assert property (p_interrupt_handling) else $error(\"\");"
    },
    {
        "id": "1577_1578",
        "sva1": "property p_register_consistency;\n@(posedge clk) disable iff(!reg_check_en)     reg_write |-> ##1 reg_read == reg_write_data;\nendproperty",
        "sva2": "property p_register_consistency;\n@(posedge clk) disable iff (!reg_check_en)         reg_write == 1'b1 |-> ##1 reg_read == reg_write_data;\nendproperty\nassert_p_register_consistency:assert property (p_register_consistency) else $error(\"\");"
    },
    {
        "id": "1578_1579",
        "sva1": "property p_bus_lock;\n@(posedge clk) disable iff(!bus_lock_en)     bus_lock_req |-> ##1 bus_lock_ack;\nendproperty",
        "sva2": "property p_bus_lock;\n@(posedge clk) disable iff (!bus_lock_en)     bus_lock_req == 1'b1 |-> ##1 bus_lock_ack == 1'b1;\nendproperty\nassert_p_bus_lock:assert property (p_bus_lock) else $error(\"\");"
    },
    {
        "id": "1579_1580",
        "sva1": "property p_clock_domain_crossing;\n@(posedge clk) disable iff(!cdc_enable)     src_domain_signal |-> ##[1:2] dest_domain_signal;\nendproperty",
        "sva2": "property p_clock_domain_crossing;\n@(posedge clk) disable iff (!cdc_enable)     src_domain_signal == 1'b1 |-> ##[1:2] dest_domain_signal == 1'b1;\nendproperty\nassert_p_clock_domain_crossing:assert property (p_clock_domain_crossing) else $error(\"\");"
    },
    {
        "id": "1580_1581",
        "sva1": "property p_fifo_not_full_when_read;\n@(posedge clk) disable iff(fifo_flush)     !fifo_full |-> ##[1:3] !fifo_empty;\nendproperty",
        "sva2": "property p_fifo_not_full_when_read;\n@(posedge clk) disable iff (fifo_flush)         !fifo_full |-> ##[1:3] !fifo_empty;\nendproperty\nassert_p_fifo_not_full_when_read:assert property (p_fifo_not_full_when_read) else $error(\"\");"
    },
    {
        "id": "1581_1582",
        "sva1": "property p_power_gating;\n@(posedge clk) disable iff(!pwr_gate_en)     power_gate_req |-> ##1 power_gate_ack;\nendproperty",
        "sva2": "property p_power_gating;\n@(posedge clk) disable iff (!pwr_gate_en)     power_gate_req == 1'b1 |-> ##1 power_gate_ack == 1'b1;\nendproperty\nassert_p_power_gating:assert property (p_power_gating) else $error(\"\");"
    },
    {
        "id": "1582_1583",
        "sva1": "property p_data_integrity;\n@(posedge clk) disable iff(!data_check_en)     data_sent |-> ##1 data_received == data_sent;\nendproperty",
        "sva2": "property p_data_integrity;\n@(posedge clk) disable iff (!data_check_en)     data_sent == 1'b1 |-> ##1 data_received == data_sent;\nendproperty\nassert_p_data_integrity:assert property (p_data_integrity) else $error(\"\");"
    },
    {
        "id": "1583_1584",
        "sva1": "property p_interrupt_ack;\n@(posedge clk) disable iff(!int_ctrl_en)     interrupt |-> ##1 interrupt_ack;\nendproperty",
        "sva2": "property p_interrupt_ack;\n@(posedge clk) disable iff (!int_ctrl_en)         interrupt == 1'b1 |-> ##1 interrupt_ack == 1'b1;\nendproperty\nassert_p_interrupt_ack:assert property (p_interrupt_ack) else $error(\"\");"
    },
    {
        "id": "1584_1585",
        "sva1": "property p_fifo_underflow;\n@(posedge clk) disable iff(!fifo_monitor_en)     fifo_empty |-> ##1 !fifo_read;\nendproperty",
        "sva2": "property p_fifo_underflow;\n@(posedge clk) disable iff (!fifo_monitor_en)     fifo_empty == 1'b1 |-> ##1 !fifo_read;\nendproperty\nassert_p_fifo_underflow:assert property (p_fifo_underflow) else $error(\"\");"
    },
    {
        "id": "1585_1586",
        "sva1": "property p_register_initialization;\n@(posedge clk) disable iff(!reg_init_en)     reset_released |-> ##1 reg_value == reset_value;\nendproperty",
        "sva2": "property p_register_initialization;\n@(posedge clk) disable iff (!reg_init_en)     reset_released |-> ##1 reg_value == reset_value;\nendproperty\nassert_p_register_initialization:assert property (p_register_initialization) else $error(\"\");"
    },
    {
        "id": "1586_1587",
        "sva1": "property p_bus_error;\n@(posedge clk) disable iff(!bus_monitor_en)     bus_error_detected |-> ##1 bus_error_handled;\nendproperty",
        "sva2": "property p_bus_error;\n@(posedge clk) disable iff (!bus_monitor_en)     bus_error_detected == 1'b1 |-> ##1 bus_error_handled == 1'b1;\nendproperty\nassert_p_bus_error:assert property (p_bus_error) else $error(\"\");"
    },
    {
        "id": "1587_1588",
        "sva1": "property p_clock_stability;\n@(posedge clk) disable iff(!clk_monitor_en)     clock_enabled |-> ##1 $stable(clock_signal);\nendproperty",
        "sva2": "property p_clock_stability;\n@(posedge clk) disable iff (!clk_monitor_en)     clock_enabled == 1'b1 |-> ##1 $stable(clock_signal);\nendproperty\nassert_p_clock_stability:assert property (p_clock_stability) else $error(\"\");"
    },
    {
        "id": "1588_1589",
        "sva1": "property p_power_sequence;\n@(posedge clk) disable iff(!pwr_seq_en)     power_up_req |-> ##[1:8] power_up_ack;\nendproperty",
        "sva2": "property p_power_sequence;\n@(posedge clk) disable iff (!pwr_seq_en)     power_up_req == 1'b1 |-> ##[1:8] power_up_ack;\nendproperty\nassert_p_power_sequence:assert property (p_power_sequence) else $error(\"\");"
    },
    {
        "id": "1589_1590",
        "sva1": "property p_data_synchronization;\n@(posedge clk) disable iff(!data_sync_en)     async_data_valid |-> ##[1:2] sync_data_valid;\nendproperty",
        "sva2": "property p_data_synchronization;\n@(posedge clk) disable iff (!data_sync_en)         async_data_valid == 1'b1 |-> ##[1:2] sync_data_valid;\nendproperty\nassert_p_data_synchronization:assert property (p_data_synchronization) else $error(\"\");"
    },
    {
        "id": "1590_1591",
        "sva1": "property p_interrupt_clear;\n@(posedge clk) disable iff(!int_clear_en)     interrupt_served |-> ##1 !interrupt_pending;\nendproperty",
        "sva2": "property p_interrupt_clear;\n@(posedge clk) disable iff (!int_clear_en)     interrupt_served == 1'b1 |-> ##1 !interrupt_pending;\nendproperty\nassert_p_interrupt_clear:assert property (p_interrupt_clear) else $error(\"\");"
    },
    {
        "id": "1591_1592",
        "sva1": "property p_valid_before_ready;\n@(posedge clk) disable iff(reset)     valid |-> ##1 ready;\nendproperty",
        "sva2": "property p_valid_before_ready;\n@(posedge clk)     disable iff (reset)     valid == 1'b1 |-> ##1 ready;\nendproperty\nassert_p_valid_before_ready:assert property (p_valid_before_ready) else $error(\"\");"
    },
    {
        "id": "1592_1593",
        "sva1": "property p_packet_start_end;\n@(posedge clk) disable iff(!rst_n)     packet_start |-> ##[1:8] packet_end;\nendproperty",
        "sva2": "property p_packet_start_end;\n@(posedge clk) disable iff (!rst_n)         packet_start == 1'b1 |-> ##[1:8] packet_end;\nendproperty\nassert_p_packet_start_end:assert property (p_packet_start_end) else $error(\"\");"
    },
    {
        "id": "1593_1594",
        "sva1": "property p_fifo_pointer;\n@(posedge clk) disable iff(!fifo_ptr_check_en)     fifo_write_ptr == fifo_read_ptr |-> fifo_empty;\nendproperty",
        "sva2": "property p_fifo_pointer;\n@(posedge clk) disable iff (!fifo_ptr_check_en)         (fifo_write_ptr == fifo_read_ptr) |-> fifo_empty;\nendproperty\nassert_p_fifo_pointer:assert property (p_fifo_pointer) else $error(\"\");"
    },
    {
        "id": "1594_1595",
        "sva1": "property p_write_before_read;\n@(posedge clk) disable iff(mem_reset)     write_en |-> ##[1:4] read_en;\nendproperty",
        "sva2": "property p_write_before_read;\n@(posedge clk) disable iff (mem_reset)     write_en == 1'b1 |-> ##[1:4] read_en == 1'b1;\nendproperty\nassert_p_write_before_read:assert property (p_write_before_read) else $error(\"\");"
    },
    {
        "id": "1595_1596",
        "sva1": "property p_state_transition;\n@(posedge clk) disable iff(!power_on)     state == IDLE |-> ##1 state == ACTIVE;\nendproperty",
        "sva2": "property p_state_transition;\n@(posedge clk) disable iff (!power_on)     state == IDLE |-> ##1 state == ACTIVE;\nendproperty\nassert_p_state_transition:assert property (p_state_transition) else $error(\"\");"
    },
    {
        "id": "1596_1597",
        "sva1": "property p_counter_overflow;\n@(posedge clk) disable iff(counter_reset)     counter == max_count |=> counter == 0;\nendproperty",
        "sva2": "property p_counter_overflow;\n@(posedge clk) disable iff (counter_reset)         counter == max_count |=> counter == 0;\nendproperty\nassert_p_counter_overflow:assert property (p_counter_overflow) else $error(\"\");"
    },
    {
        "id": "1597_1598",
        "sva1": "property p_fixed_delay_10;\n@(posedge clk)     write_enable |-> ##4 write_complete;\nendproperty",
        "sva2": "property p_fixed_delay_10;\n@(posedge clk)     write_enable == 1'b1 |-> ##4 write_complete == 1'b1;\nendproperty\nassert_p_fixed_delay_10:assert property (p_fixed_delay_10) else $error(\"\");"
    },
    {
        "id": "1598_1599",
        "sva1": "property p_fixed_delay_11;\n@(posedge clk)     $rose(init) |-> ##3 initialized;\nendproperty",
        "sva2": "property p_fixed_delay_11;\n@(posedge clk)         $rose(init) |-> ##3 initialized;\nendproperty\nassert_p_fixed_delay_11:assert property (p_fixed_delay_11) else $error(\"\");"
    },
    {
        "id": "1599_1600",
        "sva1": "property p_fixed_delay_12;\n@(posedge clk)     addr_match |-> ##2 data_ready;\nendproperty",
        "sva2": "property p_fixed_delay_12;\n@(posedge clk)     addr_match == 1'b1 |-> ##2 data_ready == 1'b1;\nendproperty\nassert_p_fixed_delay_12:assert property (p_fixed_delay_12) else $error(\"\");"
    },
    {
        "id": "1600_1601",
        "sva1": "property p_fixed_delay_13;\n@(posedge clk)     parity_error |-> ##1 error_interrupt;\nendproperty",
        "sva2": "property p_fixed_delay_13;\n@(posedge clk)         parity_error == 1'b1 |-> ##1 error_interrupt == 1'b1;\nendproperty\nassert_p_fixed_delay_13:assert property (p_fixed_delay_13) else $error(\"\");"
    },
    {
        "id": "1601_1602",
        "sva1": "property p_fixed_delay_14;\n@(posedge clk)     sync_pulse |-> ##5 sync_ack;\nendproperty",
        "sva2": "property p_fixed_delay_14;\n@(posedge clk)         sync_pulse == 1'b1 |-> ##5 sync_ack == 1'b1;\nendproperty\nassert_p_fixed_delay_14:assert property (p_fixed_delay_14) else $error(\"\");"
    },
    {
        "id": "1602_1603",
        "sva1": "property p_fixed_delay_15;\n@(posedge clk)     $fell(power_good) |-> ##2 shutdown;\nendproperty",
        "sva2": "property p_fixed_delay_15;\n@(posedge clk)     $fell(power_good) |-> ##2 shutdown;\nendproperty\nassert_p_fixed_delay_15:assert property (p_fixed_delay_15) else $error(\"\");"
    },
    {
        "id": "1603_1604",
        "sva1": "property p_fixed_delay_16;\n@(posedge clk)     config_start |-> ##6 config_done;\nendproperty",
        "sva2": "property p_fixed_delay_16;\n@(posedge clk)     config_start == 1'b1 |-> ##6 config_done == 1'b1;\nendproperty\nassert_p_fixed_delay_16:assert property (p_fixed_delay_16) else $error(\"\");"
    },
    {
        "id": "1604_1605",
        "sva1": "property p_fixed_delay_17;\n@(posedge clk)     dma_request |-> ##4 dma_grant;\nendproperty",
        "sva2": "property p_fixed_delay_17;\n@(posedge clk)     dma_request == 1'b1 |-> ##4 dma_grant == 1'b1;\nendproperty\nassert_p_fixed_delay_17:assert property (p_fixed_delay_17) else $error(\"\");"
    },
    {
        "id": "1605_1606",
        "sva1": "property p_fixed_delay_18;\n@(posedge clk)     overflow |-> ##1 status_flag;\nendproperty",
        "sva2": "property p_fixed_delay_18;\n@(posedge clk)         overflow == 1'b1 |-> ##1 status_flag == 1'b1;\nendproperty\nassert_p_fixed_delay_18:assert property (p_fixed_delay_18) else $error(\"\");"
    },
    {
        "id": "1606_1607",
        "sva1": "property p_fixed_delay_1;\n@(posedge clk)     req |-> ##3 ack;\nendproperty",
        "sva2": "property p_fixed_delay_1;\n@(posedge clk)     req == 1'b1 |-> ##3 ack == 1'b1;\nendproperty\nassert_p_fixed_delay_1:assert property (p_fixed_delay_1) else $error(\"\");"
    },
    {
        "id": "1607_1608",
        "sva1": "property p_fixed_delay_19;\n@(posedge clk)     underflow |-> ##1 status_flag;\nendproperty",
        "sva2": "property p_fixed_delay_19;\n@(posedge clk)         underflow |-> ##1 status_flag;\nendproperty\nassert_p_fixed_delay_19:assert property (p_fixed_delay_19) else $error(\"\");"
    },
    {
        "id": "1608_1609",
        "sva1": "property p_fixed_delay_20;\n@(posedge clk)     $rose(calibrate) |-> ##8 calibration_done;\nendproperty",
        "sva2": "property p_fixed_delay_20;\n@(posedge clk)         $rose(calibrate) |-> ##8 calibration_done;\nendproperty\nassert_p_fixed_delay_20:assert property (p_fixed_delay_20) else $error(\"\");"
    },
    {
        "id": "1609_1610",
        "sva1": "property p_fixed_delay_21;\n@(posedge clk)     security_violation |-> ##2 system_lock;\nendproperty",
        "sva2": "property p_fixed_delay_21;\n@(posedge clk)         security_violation == 1'b1 |-> ##2 system_lock == 1'b1;\nendproperty\nassert_p_fixed_delay_21:assert property (p_fixed_delay_21) else $error(\"\");"
    },
    {
        "id": "1610_1611",
        "sva1": "property p_fixed_delay_22;\n@(posedge clk)     test_mode |-> ##1 test_active;\nendproperty",
        "sva2": "property p_fixed_delay_22;\n@(posedge clk)         test_mode == 1'b1 |-> ##1 test_active == 1'b1;\nendproperty\nassert_p_fixed_delay_22:assert property (p_fixed_delay_22) else $error(\"\");"
    },
    {
        "id": "1611_1612",
        "sva1": "property p_fixed_delay_23;\n@(posedge clk)     $fell(enable) |-> ##3 $fell(output_valid);\nendproperty",
        "sva2": "property p_fixed_delay_23;\n@(posedge clk)         $fell(enable) |-> ##3 $fell(output_valid);\nendproperty\nassert_p_fixed_delay_23:assert property (p_fixed_delay_23) else $error(\"\");"
    },
    {
        "id": "1612_1613",
        "sva1": "property p_fixed_delay_25;\n@(posedge clk)     crc_error |-> ##1 retry_request;\nendproperty",
        "sva2": "property p_fixed_delay_25;\n@(posedge clk)     crc_error == 1'b1 |-> ##1 retry_request == 1'b1;\nendproperty\nassert_p_fixed_delay_25:assert property (p_fixed_delay_25) else $error(\"\");"
    },
    {
        "id": "1613_1614",
        "sva1": "property p_fixed_delay_24;\n@(posedge clk)     phase_locked |-> ##2 clock_stable;\nendproperty",
        "sva2": "property p_fixed_delay_24;\n@(posedge clk)         phase_locked == 1'b1 |-> ##2 clock_stable == 1'b1;\nendproperty\nassert_p_fixed_delay_24:assert property (p_fixed_delay_24) else $error(\"\");"
    },
    {
        "id": "1614_1615",
        "sva1": "property p_fixed_delay_26;\n@(posedge clk)     threshold_exceeded |-> ##4 alert;\nendproperty",
        "sva2": "property p_fixed_delay_26;\n@(posedge clk)         threshold_exceeded == 1'b1 |-> ##4 alert == 1'b1;\nendproperty\nassert_p_fixed_delay_26:assert property (p_fixed_delay_26) else $error(\"\");"
    },
    {
        "id": "1615_1616",
        "sva1": "property p_fixed_delay_27;\n@(posedge clk)     $rose(sample) |-> ##2 data_latched;\nendproperty",
        "sva2": "property p_fixed_delay_27;\n@(posedge clk)         $rose(sample) |-> ##2 data_latched;\nendproperty\nassert_p_fixed_delay_27:assert property (p_fixed_delay_27) else $error(\"\");"
    },
    {
        "id": "1616_1617",
        "sva1": "property p_fixed_delay_28;\n@(posedge clk)     arbitration_lost |-> ##1 bus_release;\nendproperty",
        "sva2": "property p_fixed_delay_28;\n@(posedge clk)         arbitration_lost == 1'b1 |-> ##1 bus_release == 1'b1;\nendproperty\nassert_p_fixed_delay_28:assert property (p_fixed_delay_28) else $error(\"\");"
    },
    {
        "id": "1617_1618",
        "sva1": "property p_fixed_delay_29;\n@(posedge clk)     voltage_drop |-> ##3 power_warning;\nendproperty",
        "sva2": "property p_fixed_delay_29;\n@(posedge clk)         voltage_drop |-> ##3 power_warning;\nendproperty\nassert_p_fixed_delay_29:assert property (p_fixed_delay_29) else $error(\"\");"
    },
    {
        "id": "1618_1619",
        "sva1": "property p_fixed_delay_2;\n@(posedge clk)     $rose(en) |-> ##2 !busy;\nendproperty",
        "sva2": "property p_fixed_delay_2;\n@(posedge clk)         $rose(en) |-> ##2 !busy;\nendproperty\nassert_p_fixed_delay_2:assert property (p_fixed_delay_2) else $error(\"\");"
    },
    {
        "id": "1619_1620",
        "sva1": "property p_fixed_delay_30;\n@(posedge clk)     temperature_high |-> ##2 throttle_enable;\nendproperty",
        "sva2": "property p_fixed_delay_30;\n@(posedge clk)         temperature_high == 1'b1 |-> ##2 throttle_enable == 1'b1;\nendproperty\nassert_p_fixed_delay_30:assert property (p_fixed_delay_30) else $error(\"\");"
    },
    {
        "id": "1620_1621",
        "sva1": "property p_fixed_delay_31;\n@(posedge clk)     $fell(select) |-> ##1 $fell(active);\nendproperty",
        "sva2": "property p_fixed_delay_31;\n@(posedge clk)     $fell(select) |-> ##1 $fell(active);\nendproperty\nassert_p_fixed_delay_31:assert property (p_fixed_delay_31) else $error(\"\");"
    },
    {
        "id": "1621_1622",
        "sva1": "property p_fixed_delay_32;\n@(posedge clk)     frame_start |-> ##8 frame_end;\nendproperty",
        "sva2": "property p_fixed_delay_32;\n@(posedge clk)         frame_start == 1'b1 |-> ##8 frame_end == 1'b1;\nendproperty\nassert_p_fixed_delay_32:assert property (p_fixed_delay_32) else $error(\"\");"
    },
    {
        "id": "1622_1623",
        "sva1": "property p_fixed_delay_33;\n@(posedge clk)     parity_check |-> ##2 parity_result;\nendproperty",
        "sva2": "property p_fixed_delay_33;\n@(posedge clk)         parity_check == 1'b1 |-> ##2 parity_result;\nendproperty\nassert_p_fixed_delay_33:assert property (p_fixed_delay_33) else $error(\"\");"
    },
    {
        "id": "1623_1624",
        "sva1": "property p_fixed_delay_34;\n@(posedge clk)     ecc_corrected |-> ##1 ecc_interrupt;\nendproperty",
        "sva2": "property p_fixed_delay_34;\n@(posedge clk)     ecc_corrected == 1'b1 |-> ##1 ecc_interrupt == 1'b1;\nendproperty\nassert_p_fixed_delay_34:assert property (p_fixed_delay_34) else $error(\"\");"
    },
    {
        "id": "1624_1625",
        "sva1": "property p_fixed_delay_35;\n@(posedge clk)     watchdog_timeout |-> ##1 system_reset;\nendproperty",
        "sva2": "property p_fixed_delay_35;\n@(posedge clk)         watchdog_timeout == 1'b1 |-> ##1 system_reset == 1'b1;\nendproperty\nassert_p_fixed_delay_35:assert property (p_fixed_delay_35) else $error(\"\");"
    },
    {
        "id": "1625_1626",
        "sva1": "property p_fixed_delay_36;\n@(posedge clk)     $rose(scan_enable) |-> ##3 scan_complete;\nendproperty",
        "sva2": "property p_fixed_delay_36;\n@(posedge clk)     $rose(scan_enable) |-> ##3 scan_complete;\nendproperty\nassert_p_fixed_delay_36:assert property (p_fixed_delay_36) else $error(\"\");"
    },
    {
        "id": "1626_1627",
        "sva1": "property p_fixed_delay_37;\n@(posedge clk)     buffer_empty |-> ##2 refill_request;\nendproperty",
        "sva2": "property p_fixed_delay_37;\n@(posedge clk)         buffer_empty == 1'b1 |-> ##2 refill_request == 1'b1;\nendproperty\nassert_p_fixed_delay_37:assert property (p_fixed_delay_37) else $error(\"\");"
    },
    {
        "id": "1627_1628",
        "sva1": "property p_fixed_delay_38;\n@(posedge clk)     buffer_full |-> ##2 stop_receiving;\nendproperty",
        "sva2": "property p_fixed_delay_38;\n@(posedge clk)         buffer_full == 1'b1 |-> ##2 stop_receiving == 1'b1;\nendproperty\nassert_p_fixed_delay_38:assert property (p_fixed_delay_38) else $error(\"\");"
    },
    {
        "id": "1628_1629",
        "sva1": "property p_fixed_delay_39;\n@(posedge clk)     alignment_complete |-> ##1 ready_for_data;\nendproperty",
        "sva2": "property p_fixed_delay_39;\n@(posedge clk)         alignment_complete == 1'b1 |-> ##1 ready_for_data == 1'b1;\nendproperty\nassert_p_fixed_delay_39:assert property (p_fixed_delay_39) else $error(\"\");"
    },
    {
        "id": "1629_1630",
        "sva1": "property p_fixed_delay_3;\n@(posedge clk)     start_transfer |-> ##5 data_valid;\nendproperty",
        "sva2": "property p_fixed_delay_3;\n@(posedge clk)         start_transfer == 1'b1 |-> ##5 data_valid == 1'b1;\nendproperty\nassert_p_fixed_delay_3:assert property (p_fixed_delay_3) else $error(\"\");"
    },
    {
        "id": "1630_1631",
        "sva1": "property p_fixed_delay_40;\n@(posedge clk)     $fell(clock_enable) |-> ##3 $fell(output_enable);\nendproperty",
        "sva2": "property p_fixed_delay_40;\n@(posedge clk)     $fell(clock_enable) |-> ##3 $fell(output_enable);\nendproperty\nassert_p_fixed_delay_40:assert property (p_fixed_delay_40) else $error(\"\");"
    },
    {
        "id": "1631_1632",
        "sva1": "property p_fixed_delay_41;\n@(posedge clk)     voltage_stable |-> ##2 power_ready;\nendproperty",
        "sva2": "property p_fixed_delay_41;\n@(posedge clk)     voltage_stable |-> ##2 power_ready;\nendproperty\nassert_p_fixed_delay_41:assert property (p_fixed_delay_41) else $error(\"\");"
    },
    {
        "id": "1632_1633",
        "sva1": "property p_fixed_delay_42;\n@(posedge clk)     frequency_change |-> ##4 pll_locked;\nendproperty",
        "sva2": "property p_fixed_delay_42;\n@(posedge clk)     frequency_change == 1'b1 |-> ##4 pll_locked == 1'b1;\nendproperty\nassert_p_fixed_delay_42:assert property (p_fixed_delay_42) else $error(\"\");"
    },
    {
        "id": "1633_1634",
        "sva1": "property p_fixed_delay_43;\n@(posedge clk)     $rose(authenticate) |-> ##5 auth_complete;\nendproperty",
        "sva2": "property p_fixed_delay_43;\n@(posedge clk)         $rose(authenticate) |-> ##5 auth_complete;\nendproperty\nassert_p_fixed_delay_43:assert property (p_fixed_delay_43) else $error(\"\");"
    },
    {
        "id": "1634_1635",
        "sva1": "property p_fixed_delay_44;\n@(posedge clk)     encryption_start |-> ##7 encryption_done;\nendproperty",
        "sva2": "property p_fixed_delay_44;\n@(posedge clk)         encryption_start == 1'b1 |-> ##7 encryption_done == 1'b1;\nendproperty\nassert_p_fixed_delay_44:assert property (p_fixed_delay_44) else $error(\"\");"
    },
    {
        "id": "1635_1636",
        "sva1": "property p_fixed_delay_45;\n@(posedge clk)     decryption_start |-> ##7 decryption_done;\nendproperty",
        "sva2": "property p_fixed_delay_45;\n@(posedge clk)         decryption_start == 1'b1 |-> ##7 decryption_done == 1'b1;\nendproperty\nassert_p_fixed_delay_45:assert property (p_fixed_delay_45) else $error(\"\");"
    },
    {
        "id": "1636_1637",
        "sva1": "property p_fixed_delay_46;\n@(posedge clk)     $fell(standby) |-> ##2 $rose(active_mode);\nendproperty",
        "sva2": "property p_fixed_delay_46;\n@(posedge clk)     $fell(standby) |-> ##2 $rose(active_mode);\nendproperty\nassert_p_fixed_delay_46:assert property (p_fixed_delay_46) else $error(\"\");"
    },
    {
        "id": "1637_1638",
        "sva1": "property p_fixed_delay_47;\n@(posedge clk)     checksum_valid |-> ##1 data_accepted;\nendproperty",
        "sva2": "property p_fixed_delay_47;\n@(posedge clk)     checksum_valid == 1'b1 |-> ##1 data_accepted == 1'b1;\nendproperty\nassert_p_fixed_delay_47:assert property (p_fixed_delay_47) else $error(\"\");"
    },
    {
        "id": "1638_1639",
        "sva1": "property p_fixed_delay_48;\n@(posedge clk)     protocol_error |-> ##3 error_response;\nendproperty",
        "sva2": "property p_fixed_delay_48;\n@(posedge clk)         protocol_error == 1'b1 |-> ##3 error_response == 1'b1;\nendproperty\nassert_p_fixed_delay_48:assert property (p_fixed_delay_48) else $error(\"\");"
    },
    {
        "id": "1639_1640",
        "sva1": "property p_fixed_delay_49;\n@(posedge clk)     $rose(debug_enable) |-> ##4 debug_active;\nendproperty",
        "sva2": "property p_fixed_delay_49;\n@(posedge clk)     $rose(debug_enable) |-> ##4 debug_active;\nendproperty\nassert_p_fixed_delay_49:assert property (p_fixed_delay_49) else $error(\"\");"
    },
    {
        "id": "1640_1641",
        "sva1": "property p_fixed_delay_4;\n@(posedge clk)     error_detected |-> ##4 error_flag;\nendproperty",
        "sva2": "property p_fixed_delay_4;\n@(posedge clk)         error_detected == 1'b1 |-> ##4 error_flag;\nendproperty\nassert_p_fixed_delay_4:assert property (p_fixed_delay_4) else $error(\"\");"
    },
    {
        "id": "1641_1642",
        "sva1": "property p_fixed_delay_50;\n@(posedge clk)     thermal_trip |-> ##1 shutdown_sequence;\nendproperty",
        "sva2": "property p_fixed_delay_50;\n@(posedge clk)         thermal_trip == 1'b1 |-> ##1 shutdown_sequence;\nendproperty\nassert_p_fixed_delay_50:assert property (p_fixed_delay_50) else $error(\"\");"
    },
    {
        "id": "1642_1643",
        "sva1": "property p_fixed_delay_5;\n@(posedge clk)     fifo_full |-> ##2 write_stop;\nendproperty",
        "sva2": "property p_fixed_delay_5;\n@(posedge clk)     fifo_full == 1'b1 |-> ##2 write_stop == 1'b1;\nendproperty\nassert_p_fixed_delay_5:assert property (p_fixed_delay_5) else $error(\"\");"
    },
    {
        "id": "1643_1644",
        "sva1": "property p_fixed_delay_7;\n@(posedge clk)     cmd_valid |-> ##3 cmd_ack;\nendproperty",
        "sva2": "property p_fixed_delay_7;\n@(posedge clk)         cmd_valid == 1'b1 |-> ##3 cmd_ack == 1'b1;\nendproperty\nassert_p_fixed_delay_7:assert property (p_fixed_delay_7) else $error(\"\");"
    },
    {
        "id": "1644_1645",
        "sva1": "property p_fixed_delay_8;\n@(posedge clk)     cache_hit |-> ##2 data_out_valid;\nendproperty",
        "sva2": "property p_fixed_delay_8;\n@(posedge clk)         cache_hit == 1'b1 |-> ##2 data_out_valid == 1'b1;\nendproperty\nassert_p_fixed_delay_8:assert property (p_fixed_delay_8) else $error(\"\");"
    },
    {
        "id": "1645_1646",
        "sva1": "property p_fixed_delay_6;\n@(posedge clk)     $fell(reset_n) |-> ##1 $fell(ready);\nendproperty",
        "sva2": "property p_fixed_delay_6;\n@(posedge clk)     $fell(reset_n) |-> ##1 $fell(ready);\nendproperty\nassert_p_fixed_delay_6:assert property (p_fixed_delay_6) else $error(\"\");"
    },
    {
        "id": "1646_1647",
        "sva1": "property p_fixed_delay_9;\n@(posedge clk)     timeout |-> ##1 interrupt;\nendproperty",
        "sva2": "property p_fixed_delay_9;\n@(posedge clk)         timeout == 1'b1 |-> ##1 interrupt == 1'b1;\nendproperty\nassert_p_fixed_delay_9:assert property (p_fixed_delay_9) else $error(\"\");"
    },
    {
        "id": "1647_1648",
        "sva1": "property prop_10;\n@(posedge clk)      dma_request |-> ##[8:16] dma_done\nendproperty",
        "sva2": "property prop_10;\n@(posedge clk)         dma_request == 1'b1 |-> ##[8:16] dma_done;\nendproperty\nassert_prop_10:assert property (prop_10) else $error(\"\");"
    },
    {
        "id": "1648_1649",
        "sva1": "property prop_11;\n@(posedge clk)      error_detected |-> ##[2:5] error_handled\nendproperty",
        "sva2": "property prop_11;\n@(posedge clk)     error_detected == 1'b1 |-> ##[2:5] error_handled == 1'b1;\nendproperty\nassert_prop_11:assert property (prop_11) else $error(\"\");"
    },
    {
        "id": "1649_1650",
        "sva1": "property prop_12;\n@(posedge clk)      pipeline_stall |-> ##[3:9] pipeline_flow\nendproperty",
        "sva2": "property prop_12;\n@(posedge clk)     pipeline_stall == 1'b1 |-> ##[3:9] pipeline_flow == 1'b1;\nendproperty\nassert_prop_12:assert property (prop_12) else $error(\"\");"
    },
    {
        "id": "1650_1651",
        "sva1": "property prop_13;\n@(posedge clk)      branch_taken |-> ##[4:8] pc_updated\nendproperty",
        "sva2": "property prop_13;\n@(posedge clk)         branch_taken == 1'b1 |-> ##[4:8] pc_updated == 1'b1;\nendproperty\nassert_prop_13:assert property (prop_13) else $error(\"\");"
    },
    {
        "id": "1651_1652",
        "sva1": "property prop_14;\n@(posedge clk)      memory_write |-> ##[5:10] memory_ready\nendproperty",
        "sva2": "property prop_14;\n@(posedge clk)     memory_write == 1'b1 |-> ##[5:10] memory_ready == 1'b1;\nendproperty\nassert_prop_14:assert property (prop_14) else $error(\"\");"
    },
    {
        "id": "1652_1653",
        "sva1": "property prop_15;\n@(posedge clk)      timer_start |-> ##[6:12] timer_expired\nendproperty",
        "sva2": "property prop_15;\n@(posedge clk)     timer_start == 1'b1 |-> ##[6:12] timer_expired == 1'b1;\nendproperty\nassert_prop_15:assert property (prop_15) else $error(\"\");"
    },
    {
        "id": "1653_1654",
        "sva1": "property prop_16;\n@(posedge clk)      $fell(valid_in) |-> ##[1:4] $stable(data_in)\nendproperty",
        "sva2": "property prop_16;\n@(posedge clk)     $fell(valid_in) |-> ##[1:4] $stable(data_in);\nendproperty\nassert_prop_16:assert property (prop_16) else $error(\"\");"
    },
    {
        "id": "1654_1655",
        "sva1": "property prop_17;\n@(posedge clk)      sync_pulse |-> ##[3:6] sync_ack\nendproperty",
        "sva2": "property prop_17;\n@(posedge clk)     sync_pulse == 1'b1 |-> ##[3:6] sync_ack;\nendproperty\nassert_prop_17:assert property (prop_17) else $error(\"\");"
    },
    {
        "id": "1655_1656",
        "sva1": "property prop_18;\n@(posedge clk)      config_load |-> ##[7:15] config_done\nendproperty",
        "sva2": "property prop_18;\n@(posedge clk)     config_load == 1'b1 |-> ##[7:15] config_done == 1'b1;\nendproperty\nassert_prop_18:assert property (prop_18) else $error(\"\");"
    },
    {
        "id": "1656_1657",
        "sva1": "property prop_1;\n@(posedge clk)      start_transfer |-> ##[3:8] transfer_done\nendproperty",
        "sva2": "property prop_1;\n@(posedge clk)         start_transfer == 1'b1 |-> ##[3:8] transfer_done == 1'b1;\nendproperty\nassert_prop_1:assert property (prop_1) else $error(\"\");"
    },
    {
        "id": "1657_1658",
        "sva1": "property prop_20;\n@(posedge clk)      frame_start |-> ##[4:9] frame_end\nendproperty",
        "sva2": "property prop_20;\n@(posedge clk)     frame_start == 1'b1 |-> ##[4:9] frame_end;\nendproperty\nassert_prop_20:assert property (prop_20) else $error(\"\");"
    },
    {
        "id": "1658_1659",
        "sva1": "property prop_21;\n@(posedge clk)      $rose(enable_out) |-> ##[1:3] data_out_valid\nendproperty",
        "sva2": "property prop_21;\n@(posedge clk)         $rose(enable_out) |-> ##[1:3] data_out_valid;\nendproperty\nassert_prop_21:assert property (prop_21) else $error(\"\");"
    },
    {
        "id": "1659_1660",
        "sva1": "property prop_22;\n@(posedge clk)      queue_push |-> ##[2:5] queue_not_empty\nendproperty",
        "sva2": "property prop_22;\n@(posedge clk)         queue_push == 1'b1 |-> ##[2:5] queue_not_empty == 1'b1;\nendproperty\nassert_prop_22:assert property (prop_22) else $error(\"\");"
    },
    {
        "id": "1660_1661",
        "sva1": "property prop_19;\n@(posedge clk)      crc_error |-> ##[2:5] crc_reset\nendproperty",
        "sva2": "property prop_19;\n@(posedge clk)         crc_error == 1'b1 |-> ##[2:5] crc_reset == 1'b1;\nendproperty\nassert_prop_19:assert property (prop_19) else $error(\"\");"
    },
    {
        "id": "1661_1662",
        "sva1": "property prop_23;\n@(posedge clk)      queue_pop |-> ##[1:4] queue_not_full\nendproperty",
        "sva2": "property prop_23;\n@(posedge clk)         queue_pop == 1'b1 |-> ##[1:4] queue_not_full;\nendproperty\nassert_prop_23:assert property (prop_23) else $error(\"\");"
    },
    {
        "id": "1662_1663",
        "sva1": "property prop_24;\n@(posedge clk)      state_idle |-> ##[3:8] state_active\nendproperty",
        "sva2": "property prop_24;\n@(posedge clk)         state_idle == 1'b1 |-> ##[3:8] state_active == 1'b1;\nendproperty\nassert_prop_24:assert property (prop_24) else $error(\"\");"
    },
    {
        "id": "1663_1664",
        "sva1": "property prop_25;\n@(posedge clk)      parity_error |-> ##[1:3] parity_reset\nendproperty",
        "sva2": "property prop_25;\n@(posedge clk)         parity_error == 1'b1 |-> ##[1:3] parity_reset == 1'b1;\nendproperty\nassert_prop_25:assert property (prop_25) else $error(\"\");"
    },
    {
        "id": "1664_1665",
        "sva1": "property prop_26;\n@(posedge clk)      $fell(select) |-> ##[2:5] $stable(address)\nendproperty",
        "sva2": "property prop_26;\n@(posedge clk)     $fell(select) |-> ##[2:5] $stable(address);\nendproperty\nassert_prop_26:assert property (prop_26) else $error(\"\");"
    },
    {
        "id": "1665_1666",
        "sva1": "property prop_27;\n@(posedge clk)      buffer_overflow |-> ##[4:7] buffer_reset\nendproperty",
        "sva2": "property prop_27;\n@(posedge clk)     buffer_overflow == 1'b1 |-> ##[4:7] buffer_reset == 1'b1;\nendproperty\nassert_prop_27:assert property (prop_27) else $error(\"\");"
    },
    {
        "id": "1666_1667",
        "sva1": "property prop_28;\n@(posedge clk)      $rose(clock_enable) |-> ##[1:4] clock_stable\nendproperty",
        "sva2": "property prop_28;\n@(posedge clk)         $rose(clock_enable) |-> ##[1:4] clock_stable;\nendproperty\nassert_prop_28:assert property (prop_28) else $error(\"\");"
    },
    {
        "id": "1667_1668",
        "sva1": "property prop_29;\n@(posedge clk)      test_mode |-> ##[5:10] test_complete\nendproperty",
        "sva2": "property prop_29;\n@(posedge clk)     test_mode == 1'b1 |-> ##[5:10] test_complete == 1'b1;\nendproperty\nassert_prop_29:assert property (prop_29) else $error(\"\");"
    },
    {
        "id": "1668_1669",
        "sva1": "property prop_2;\n@(posedge clk)      $fell(enable) |-> ##[2:4] $stable(data_bus)\nendproperty",
        "sva2": "property prop_2;\n@(posedge clk)         $fell(enable) |-> ##[2:4] $stable(data_bus);\nendproperty\nassert_prop_2:assert property (prop_2) else $error(\"\");"
    },
    {
        "id": "1669_1670",
        "sva1": "property prop_30;\n@(posedge clk)      voltage_drop |-> ##[2:6] voltage_normal\nendproperty",
        "sva2": "property prop_30;\n@(posedge clk)         voltage_drop == 1'b1 |-> ##[2:6] voltage_normal == 1'b1;\nendproperty\nassert_prop_30:assert property (prop_30) else $error(\"\");"
    },
    {
        "id": "1670_1671",
        "sva1": "property prop_31;\n@(posedge clk)      temperature_high |-> ##[3:7] temperature_normal\nendproperty",
        "sva2": "property prop_31;\n@(posedge clk)     temperature_high == 1'b1 |-> ##[3:7] temperature_normal == 1'b1;\nendproperty\nassert_prop_31:assert property (prop_31) else $error(\"\");"
    },
    {
        "id": "1671_1672",
        "sva1": "property prop_32;\n@(posedge clk)      $fell(lock_signal) |-> ##[1:5] $stable(reference)\nendproperty",
        "sva2": "property prop_32;\n@(posedge clk)     $fell(lock_signal) |-> ##[1:5] $stable(reference);\nendproperty\nassert_prop_32:assert property (prop_32) else $error(\"\");"
    },
    {
        "id": "1672_1673",
        "sva1": "property prop_33;\n@(posedge clk)      phase_align |-> ##[4:8] phase_locked\nendproperty",
        "sva2": "property prop_33;\n@(posedge clk)     phase_align == 1'b1 |-> ##[4:8] phase_locked == 1'b1;\nendproperty\nassert_prop_33:assert property (prop_33) else $error(\"\");"
    },
    {
        "id": "1673_1674",
        "sva1": "property prop_34;\n@(posedge clk)      frequency_change |-> ##[6:12] frequency_locked\nendproperty",
        "sva2": "property prop_34;\n@(posedge clk)     frequency_change == 1'b1 |-> ##[6:12] frequency_locked == 1'b1;\nendproperty\nassert_prop_34:assert property (prop_34) else $error(\"\");"
    },
    {
        "id": "1674_1675",
        "sva1": "property prop_35;\n@(posedge clk)      calibration_start |-> ##[8:16] calibration_done\nendproperty",
        "sva2": "property prop_35;\n@(posedge clk)     calibration_start == 1'b1 |-> ##[8:16] calibration_done == 1'b1;\nendproperty\nassert_prop_35:assert property (prop_35) else $error(\"\");"
    },
    {
        "id": "1675_1676",
        "sva1": "property prop_3;\n@(posedge clk)      fifo_full |-> ##[1:5] fifo_empty\nendproperty",
        "sva2": "property prop_3;\n@(posedge clk)     fifo_full == 1'b1 |-> ##[1:5] fifo_empty == 1'b1;\nendproperty\nassert_prop_3:assert property (prop_3) else $error(\"\");"
    },
    {
        "id": "1676_1677",
        "sva1": "property prop_36;\n@(posedge clk)      $rose(power_good) |-> ##[2:5] system_ready\nendproperty",
        "sva2": "property prop_36;\n@(posedge clk)         $rose(power_good) |-> ##[2:5] system_ready;\nendproperty\nassert_prop_36:assert property (prop_36) else $error(\"\");"
    },
    {
        "id": "1677_1678",
        "sva1": "property prop_37;\n@(posedge clk)      watchdog_reset |-> ##[1:3] watchdog_clear\nendproperty",
        "sva2": "property prop_37;\n@(posedge clk)     watchdog_reset == 1'b1 |-> ##[1:3] watchdog_clear == 1'b1;\nendproperty\nassert_prop_37:assert property (prop_37) else $error(\"\");"
    },
    {
        "id": "1678_1679",
        "sva1": "property prop_38;\n@(posedge clk)      encryption_start |-> ##[5:9] encryption_done\nendproperty",
        "sva2": "property prop_38;\n@(posedge clk)         encryption_start == 1'b1 |-> ##[5:9] encryption_done;\nendproperty\nassert_prop_38:assert property (prop_38) else $error(\"\");"
    },
    {
        "id": "1679_1680",
        "sva1": "property prop_39;\n@(posedge clk)      decryption_start |-> ##[5:9] decryption_done\nendproperty",
        "sva2": "property prop_39;\n@(posedge clk)         decryption_start == 1'b1 |-> ##[5:9] decryption_done;\nendproperty\nassert_prop_39:assert property (prop_39) else $error(\"\");"
    },
    {
        "id": "1680_1681",
        "sva1": "property prop_40;\n@(posedge clk)      hash_start |-> ##[7:12] hash_done\nendproperty",
        "sva2": "property prop_40;\n@(posedge clk)         hash_start == 1'b1 |-> ##[7:12] hash_done == 1'b1;\nendproperty\nassert_prop_40:assert property (prop_40) else $error(\"\");"
    },
    {
        "id": "1681_1682",
        "sva1": "property prop_41;\n@(posedge clk)      $fell(secure_mode) |-> ##[2:4] $stable(security_key)\nendproperty",
        "sva2": "property prop_41;\n@(posedge clk)         $fell(secure_mode) |-> ##[2:4] $stable(security_key);\nendproperty\nassert_prop_41:assert property (prop_41) else $error(\"\");"
    },
    {
        "id": "1682_1683",
        "sva1": "property prop_42;\n@(posedge clk)      authentication_req |-> ##[3:6] authentication_ack\nendproperty",
        "sva2": "property prop_42;\n@(posedge clk)     authentication_req == 1'b1 |-> ##[3:6] authentication_ack;\nendproperty\nassert_prop_42:assert property (prop_42) else $error(\"\");"
    },
    {
        "id": "1683_1684",
        "sva1": "property prop_43;\n@(posedge clk)      session_start |-> ##[4:8] session_end\nendproperty",
        "sva2": "property prop_43;\n@(posedge clk)     session_start == 1'b1 |-> ##[4:8] session_end == 1'b1;\nendproperty\nassert_prop_43:assert property (prop_43) else $error(\"\");"
    },
    {
        "id": "1684_1685",
        "sva1": "property prop_44;\n@(posedge clk)      $rose(data_valid) |-> ##[1:4] data_processed\nendproperty",
        "sva2": "property prop_44;\n@(posedge clk)         $rose(data_valid) |-> ##[1:4] data_processed;\nendproperty\nassert_prop_44:assert property (prop_44) else $error(\"\");"
    },
    {
        "id": "1685_1686",
        "sva1": "property prop_45;\n@(posedge clk)      signal_loss |-> ##[2:5] signal_recovered\nendproperty",
        "sva2": "property prop_45;\n@(posedge clk)         signal_loss == 1'b1 |-> ##[2:5] signal_recovered == 1'b1;\nendproperty\nassert_prop_45:assert property (prop_45) else $error(\"\");"
    },
    {
        "id": "1686_1687",
        "sva1": "property prop_47;\n@(posedge clk)      $fell(standby_mode) |-> ##[3:7] $stable(operating_mode)\nendproperty",
        "sva2": "property prop_47;\n@(posedge clk)     $fell(standby_mode) |-> ##[3:7] $stable(operating_mode);\nendproperty\nassert_prop_47:assert property (prop_47) else $error(\"\");"
    },
    {
        "id": "1687_1688",
        "sva1": "property prop_48;\n@(posedge clk)      compression_start |-> ##[4:8] compression_done\nendproperty",
        "sva2": "property prop_48;\n@(posedge clk)         compression_start == 1'b1 |-> ##[4:8] compression_done == 1'b1;\nendproperty\nassert_prop_48:assert property (prop_48) else $error(\"\");"
    },
    {
        "id": "1688_1689",
        "sva1": "property prop_46;\n@(posedge clk)      threshold_exceeded |-> ##[1:3] threshold_normal\nendproperty",
        "sva2": "property prop_46;\n@(posedge clk)     threshold_exceeded == 1'b1 |-> ##[1:3] threshold_normal == 1'b1;\nendproperty\nassert_prop_46:assert property (prop_46) else $error(\"\");"
    },
    {
        "id": "1689_1690",
        "sva1": "property prop_49;\n@(posedge clk)      decompression_start |-> ##[4:8] decompression_done\nendproperty",
        "sva2": "property prop_49;\n@(posedge clk)     decompression_start == 1'b1 |-> ##[4:8] decompression_done == 1'b1;\nendproperty\nassert_prop_49:assert property (prop_49) else $error(\"\");"
    },
    {
        "id": "1690_1691",
        "sva1": "property prop_4;\n@(posedge clk)      cache_miss |-> ##[4:10] cache_hit\nendproperty",
        "sva2": "property prop_4;\n@(posedge clk)         cache_miss == 1'b1 |-> ##[4:10] cache_hit == 1'b1;\nendproperty\nassert_prop_4:assert property (prop_4) else $error(\"\");"
    },
    {
        "id": "1691_1692",
        "sva1": "property prop_50;\n@(posedge clk)      $rose(sensor_active) |-> ##[2:5] sensor_data_ready\nendproperty",
        "sva2": "property prop_50;\n@(posedge clk)         $rose(sensor_active) |-> ##[2:5] sensor_data_ready;\nendproperty\nassert_prop_50:assert property (prop_50) else $error(\"\");"
    },
    {
        "id": "1692_1693",
        "sva1": "property prop_5;\n@(posedge clk)      packet_start |-> ##[3:7] packet_end\nendproperty",
        "sva2": "property prop_5;\n@(posedge clk)         packet_start == 1'b1 |-> ##[3:7] packet_end;\nendproperty\nassert_prop_5:assert property (prop_5) else $error(\"\");"
    },
    {
        "id": "1693_1694",
        "sva1": "property prop_6;\n@(posedge clk)      $rose(interrupt) |-> ##[1:3] interrupt_ack\nendproperty",
        "sva2": "property prop_6;\n@(posedge clk)         $rose(interrupt) |-> ##[1:3] interrupt_ack;\nendproperty\nassert_prop_6:assert property (prop_6) else $error(\"\");"
    },
    {
        "id": "1694_1695",
        "sva1": "property prop_7;\n@(posedge clk)      write_req |-> ##[2:6] write_complete\nendproperty",
        "sva2": "property prop_7;\n@(posedge clk)         write_req == 1'b1 |-> ##[2:6] write_complete == 1'b1;\nendproperty\nassert_prop_7:assert property (prop_7) else $error(\"\");"
    },
    {
        "id": "1695_1696",
        "sva1": "property prop_8;\n@(posedge clk)      read_req |-> ##[5:12] read_data_valid\nendproperty",
        "sva2": "property prop_8;\n@(posedge clk)     read_req == 1'b1 |-> ##[5:12] read_data_valid == 1'b1;\nendproperty\nassert_prop_8:assert property (prop_8) else $error(\"\");"
    },
    {
        "id": "1696_1697",
        "sva1": "property p_overlap_10;\n@(posedge clk)     (dma_request && !bus_locked) |-> dma_ack;\nendproperty",
        "sva2": "property p_overlap_10;\n@(posedge clk)         (dma_request && !bus_locked) |-> dma_ack;\nendproperty\nassert_p_overlap_10:assert property (p_overlap_10) else $error(\"\");"
    },
    {
        "id": "1697_1698",
        "sva1": "property prop_9;\n@(posedge clk)      reset_asserted |-> ##[1:4] all_registers_zero\nendproperty",
        "sva2": "property prop_9;\n@(posedge clk)         reset_asserted |-> ##[1:4] all_registers_zero;\nendproperty\nassert_prop_9:assert property (prop_9) else $error(\"\");"
    },
    {
        "id": "1698_1699",
        "sva1": "property p_overlap_12;\n@(posedge clk)     (crc_mismatch && !ignore_errors) |-> retry_request;\nendproperty",
        "sva2": "property p_overlap_12;\n@(posedge clk)         crc_mismatch && !ignore_errors |-> retry_request;\nendproperty\nassert_p_overlap_12:assert property (p_overlap_12) else $error(\"\");"
    },
    {
        "id": "1699_1700",
        "sva1": "property p_overlap_11;\n@(posedge clk)     (interrupt_pending && !interrupt_mask) |-> interrupt_handled;\nendproperty",
        "sva2": "property p_overlap_11;\n@(posedge clk)         (interrupt_pending && !interrupt_mask) |-> interrupt_handled;\nendproperty\nassert_p_overlap_11:assert property (p_overlap_11) else $error(\"\");"
    },
    {
        "id": "1700_1701",
        "sva1": "property p_overlap_13;\n@(posedge clk)     (write_op && address_range_valid) |-> write_ack;\nendproperty",
        "sva2": "property p_overlap_13;\n@(posedge clk)         (write_op && address_range_valid) |-> write_ack;\nendproperty\nassert_p_overlap_13:assert property (p_overlap_13) else $error(\"\");"
    },
    {
        "id": "1701_1702",
        "sva1": "property p_overlap_14;\n@(posedge clk)     (read_op && data_available) |-> read_valid;\nendproperty",
        "sva2": "property p_overlap_14;\n@(posedge clk)         (read_op && data_available) |-> read_valid;\nendproperty\nassert_p_overlap_14:assert property (p_overlap_14) else $error(\"\");"
    },
    {
        "id": "1702_1703",
        "sva1": "property p_overlap_15;\n@(posedge clk)     (timeout_expired && !response_received) |-> timeout_error;\nendproperty",
        "sva2": "property p_overlap_15;\n@(posedge clk)         (timeout_expired && !response_received) |-> timeout_error;\nendproperty\nassert_p_overlap_15:assert property (p_overlap_15) else $error(\"\");"
    },
    {
        "id": "1703_1704",
        "sva1": "property p_overlap_16;\n@(posedge clk)     (sensor_trigger && calibration_done) |-> sensor_reading_valid;\nendproperty",
        "sva2": "property p_overlap_16;\n@(posedge clk)         (sensor_trigger && calibration_done) |-> sensor_reading_valid;\nendproperty\nassert_p_overlap_16:assert property (p_overlap_16) else $error(\"\");"
    },
    {
        "id": "1704_1705",
        "sva1": "property p_overlap_17;\n@(posedge clk)     (key_pressed && !key_locked) |-> key_processed;\nendproperty",
        "sva2": "property p_overlap_17;\n@(posedge clk)         key_pressed && !key_locked |-> key_processed;\nendproperty\nassert_p_overlap_17:assert property (p_overlap_17) else $error(\"\");"
    },
    {
        "id": "1705_1706",
        "sva1": "property p_overlap_19;\n@(posedge clk)     (watchdog_expired && system_active) |-> watchdog_reset;\nendproperty",
        "sva2": "property p_overlap_19;\n@(posedge clk)         (watchdog_expired && system_active) |-> watchdog_reset;\nendproperty\nassert_p_overlap_19:assert property (p_overlap_19) else $error(\"\");"
    },
    {
        "id": "1706_1707",
        "sva1": "property p_overlap_18;\n@(posedge clk)     (memory_test_start && test_initialized) |-> test_running;\nendproperty",
        "sva2": "property p_overlap_18;\n@(posedge clk)         memory_test_start && test_initialized |-> test_running;\nendproperty\nassert_p_overlap_18:assert property (p_overlap_18) else $error(\"\");"
    },
    {
        "id": "1707_1708",
        "sva1": "property p_overlap_1;\n@(posedge clk)     start |-> ready;\nendproperty",
        "sva2": "property p_overlap_1;\n@(posedge clk)         start == 1'b1 |-> ready;\nendproperty\nassert_p_overlap_1:assert property (p_overlap_1) else $error(\"\");"
    },
    {
        "id": "1708_1709",
        "sva1": "property p_overlap_20;\n@(posedge clk)     (voltage_low && !battery_backup) |-> power_warning;\nendproperty",
        "sva2": "property p_overlap_20;\n@(posedge clk)         (voltage_low && !battery_backup) |-> power_warning;\nendproperty\nassert_p_overlap_20:assert property (p_overlap_20) else $error(\"\");"
    },
    {
        "id": "1709_1710",
        "sva1": "property p_overlap_21;\n@(posedge clk)     (frame_sync && !frame_error) |-> frame_processed;\nendproperty",
        "sva2": "property p_overlap_21;\n@(posedge clk)         (frame_sync && !frame_error) |-> frame_processed;\nendproperty\nassert_p_overlap_21:assert property (p_overlap_21) else $error(\"\");"
    },
    {
        "id": "1710_1711",
        "sva1": "property p_overlap_22;\n@(posedge clk)     (encryption_enable && key_loaded) |-> encryption_ready;\nendproperty",
        "sva2": "property p_overlap_22;\n@(posedge clk)         (encryption_enable && key_loaded) |-> encryption_ready;\nendproperty\nassert_p_overlap_22:assert property (p_overlap_22) else $error(\"\");"
    },
    {
        "id": "1711_1712",
        "sva1": "property p_overlap_23;\n@(posedge clk)     (debug_mode && breakpoint_hit) |-> debug_interrupt;\nendproperty",
        "sva2": "property p_overlap_23;\n@(posedge clk)         (debug_mode && breakpoint_hit) |-> debug_interrupt;\nendproperty\nassert_p_overlap_23:assert property (p_overlap_23) else $error(\"\");"
    },
    {
        "id": "1712_1713",
        "sva1": "property p_overlap_24;\n@(posedge clk)     (cache_miss && !cache_disabled) |-> cache_refill;\nendproperty",
        "sva2": "property p_overlap_24;\n@(posedge clk)         (cache_miss && !cache_disabled) |-> cache_refill;\nendproperty\nassert_p_overlap_24:assert property (p_overlap_24) else $error(\"\");"
    },
    {
        "id": "1713_1714",
        "sva1": "property p_overlap_25;\n@(posedge clk)     (pipeline_stall && !pipeline_flush) |-> pipeline_freeze;\nendproperty",
        "sva2": "property p_overlap_25;\n@(posedge clk)         (pipeline_stall && !pipeline_flush) |-> pipeline_freeze;\nendproperty\nassert_p_overlap_25:assert property (p_overlap_25) else $error(\"\");"
    },
    {
        "id": "1714_1715",
        "sva1": "property p_overlap_26;\n@(posedge clk)     (thermal_critical && !shutdown_override) |-> thermal_shutdown;\nendproperty",
        "sva2": "property p_overlap_26;\n@(posedge clk)         (thermal_critical && !shutdown_override) |-> thermal_shutdown;\nendproperty\nassert_p_overlap_26:assert property (p_overlap_26) else $error(\"\");"
    },
    {
        "id": "1715_1716",
        "sva1": "property p_overlap_27;\n@(posedge clk)     (dram_refresh_req && !low_power_mode) |-> dram_refresh_ack;\nendproperty",
        "sva2": "property p_overlap_27;\n@(posedge clk)         (dram_refresh_req && !low_power_mode) |-> dram_refresh_ack;\nendproperty\nassert_p_overlap_27:assert property (p_overlap_27) else $error(\"\");"
    },
    {
        "id": "1716_1717",
        "sva1": "property p_overlap_28;\n@(posedge clk)     (adc_conversion_start && !adc_busy) |-> adc_data_ready;\nendproperty",
        "sva2": "property p_overlap_28;\n@(posedge clk)         (adc_conversion_start && !adc_busy) |-> adc_data_ready;\nendproperty\nassert_p_overlap_28:assert property (p_overlap_28) else $error(\"\");"
    },
    {
        "id": "1717_1718",
        "sva1": "property p_overlap_29;\n@(posedge clk)     (pwm_period_end && !pwm_disabled) |-> pwm_duty_update;\nendproperty",
        "sva2": "property p_overlap_29;\n@(posedge clk)         (pwm_period_end && !pwm_disabled) |-> pwm_duty_update;\nendproperty\nassert_p_overlap_29:assert property (p_overlap_29) else $error(\"\");"
    },
    {
        "id": "1718_1719",
        "sva1": "property p_overlap_2;\n@(posedge clk)     data_valid |-> (ack ##1 done);\nendproperty",
        "sva2": "property p_overlap_2;\n@(posedge clk)     data_valid == 1'b1 |-> ack ##1 done;\nendproperty\nassert_p_overlap_2:assert property (p_overlap_2) else $error(\"\");"
    },
    {
        "id": "1719_1720",
        "sva1": "property p_overlap_30;\n@(posedge clk)     (uart_tx_empty && !tx_fifo_empty) |-> uart_tx_start;\nendproperty",
        "sva2": "property p_overlap_30;\n@(posedge clk)         (uart_tx_empty && !tx_fifo_empty) |-> uart_tx_start;\nendproperty\nassert_p_overlap_30:assert property (p_overlap_30) else $error(\"\");"
    },
    {
        "id": "1720_1721",
        "sva1": "property p_overlap_31;\n@(posedge clk)     (spi_cs_assert && !spi_busy) |-> spi_transfer_ready;\nendproperty",
        "sva2": "property p_overlap_31;\n@(posedge clk)         spi_cs_assert && !spi_busy |-> spi_transfer_ready;\nendproperty\nassert_p_overlap_31:assert property (p_overlap_31) else $error(\"\");"
    },
    {
        "id": "1721_1722",
        "sva1": "property p_overlap_32;\n@(posedge clk)     (i2c_start_cond && !i2c_busy) |-> i2c_ack_received;\nendproperty",
        "sva2": "property p_overlap_32;\n@(posedge clk)         (i2c_start_cond && !i2c_busy) |-> i2c_ack_received;\nendproperty\nassert_p_overlap_32:assert property (p_overlap_32) else $error(\"\");"
    },
    {
        "id": "1722_1723",
        "sva1": "property p_overlap_33;\n@(posedge clk)     (can_tx_request && !can_bus_off) |-> can_tx_arbitration;\nendproperty",
        "sva2": "property p_overlap_33;\n@(posedge clk)         can_tx_request && !can_bus_off |-> can_tx_arbitration;\nendproperty\nassert_p_overlap_33:assert property (p_overlap_33) else $error(\"\");"
    },
    {
        "id": "1723_1724",
        "sva1": "property p_overlap_34;\n@(posedge clk)     (usb_packet_start && !usb_error) |-> usb_packet_valid;\nendproperty",
        "sva2": "property p_overlap_34;\n@(posedge clk)     (usb_packet_start && !usb_error) |-> usb_packet_valid;\nendproperty\nassert_p_overlap_34:assert property (p_overlap_34) else $error(\"\");"
    },
    {
        "id": "1724_1725",
        "sva1": "property p_overlap_35;\n@(posedge clk)     (pcie_tlp_received && !pcie_error) |-> pcie_ack_sent;\nendproperty",
        "sva2": "property p_overlap_35;\n@(posedge clk)         (pcie_tlp_received && !pcie_error) |-> pcie_ack_sent;\nendproperty\nassert_p_overlap_35:assert property (p_overlap_35) else $error(\"\");"
    },
    {
        "id": "1725_1726",
        "sva1": "property p_overlap_37;\n@(posedge clk)     (dsp_overflow && !dsp_saturation_en) |-> dsp_error_flag;\nendproperty",
        "sva2": "property p_overlap_37;\n@(posedge clk)         (dsp_overflow && !dsp_saturation_en) |-> dsp_error_flag;\nendproperty\nassert_p_overlap_37:assert property (p_overlap_37) else $error(\"\");"
    },
    {
        "id": "1726_1727",
        "sva1": "property p_overlap_36;\n@(posedge clk)     (ethernet_crc_ok && !ethernet_drop) |-> ethernet_frame_forward;\nendproperty",
        "sva2": "property p_overlap_36;\n@(posedge clk)         (ethernet_crc_ok && !ethernet_drop) |-> ethernet_frame_forward;\nendproperty\nassert_p_overlap_36:assert property (p_overlap_36) else $error(\"\");"
    },
    {
        "id": "1727_1728",
        "sva1": "property p_overlap_38;\n@(posedge clk)     (fpga_config_start && !config_busy) |-> fpga_config_ack;\nendproperty",
        "sva2": "property p_overlap_38;\n@(posedge clk)         (fpga_config_start && !config_busy) |-> fpga_config_ack;\nendproperty\nassert_p_overlap_38:assert property (p_overlap_38) else $error(\"\");"
    },
    {
        "id": "1728_1729",
        "sva1": "property p_overlap_39;\n@(posedge clk)     (pll_lock_lost && !pll_bypass) |-> pll_reset;\nendproperty",
        "sva2": "property p_overlap_39;\n@(posedge clk)         (pll_lock_lost && !pll_bypass) |-> pll_reset;\nendproperty\nassert_p_overlap_39:assert property (p_overlap_39) else $error(\"\");"
    },
    {
        "id": "1729_1730",
        "sva1": "property p_overlap_3;\n@(posedge clk)     (req && !busy) |-> grant;\nendproperty",
        "sva2": "property p_overlap_3;\n@(posedge clk)         req && !busy |-> grant;\nendproperty\nassert_p_overlap_3:assert property (p_overlap_3) else $error(\"\");"
    },
    {
        "id": "1730_1731",
        "sva1": "property p_overlap_42;\n@(posedge clk)     (dvi_hsync && !dvi_blank) |-> dvi_data_valid;\nendproperty",
        "sva2": "property p_overlap_42;\n@(posedge clk)         dvi_hsync && !dvi_blank |-> dvi_data_valid;\nendproperty\nassert_p_overlap_42:assert property (p_overlap_42) else $error(\"\");"
    },
    {
        "id": "1731_1732",
        "sva1": "property p_overlap_40;\n@(posedge clk)     (sd_card_inserted && !sd_card_busy) |-> sd_card_initialize;\nendproperty",
        "sva2": "property p_overlap_40;\n@(posedge clk)         (sd_card_inserted && !sd_card_busy) |-> sd_card_initialize;\nendproperty\nassert_p_overlap_40:assert property (p_overlap_40) else $error(\"\");"
    },
    {
        "id": "1732_1733",
        "sva1": "property p_overlap_41;\n@(posedge clk)     (flash_erase_req && !flash_protected) |-> flash_erase_ack;\nendproperty",
        "sva2": "property p_overlap_41;\n@(posedge clk)         (flash_erase_req && !flash_protected) |-> flash_erase_ack;\nendproperty\nassert_p_overlap_41:assert property (p_overlap_41) else $error(\"\");"
    },
    {
        "id": "1733_1734",
        "sva1": "property p_overlap_43;\n@(posedge clk)     (audio_sample_ready && !audio_fifo_full) |-> audio_sample_processed;\nendproperty",
        "sva2": "property p_overlap_43;\n@(posedge clk)         (audio_sample_ready && !audio_fifo_full) |-> audio_sample_processed;\nendproperty\nassert_p_overlap_43:assert property (p_overlap_43) else $error(\"\");"
    },
    {
        "id": "1734_1735",
        "sva1": "property p_overlap_44;\n@(posedge clk)     (video_frame_start && !video_fifo_full) |-> video_line_valid;\nendproperty",
        "sva2": "property p_overlap_44;\n@(posedge clk)         (video_frame_start && !video_fifo_full) |-> video_line_valid;\nendproperty\nassert_p_overlap_44:assert property (p_overlap_44) else $error(\"\");"
    },
    {
        "id": "1735_1736",
        "sva1": "property p_overlap_45;\n@(posedge clk)     (rfid_tag_detected && !rfid_collision) |-> rfid_read_start;\nendproperty",
        "sva2": "property p_overlap_45;\n@(posedge clk)         (rfid_tag_detected && !rfid_collision) |-> rfid_read_start;\nendproperty\nassert_p_overlap_45:assert property (p_overlap_45) else $error(\"\");"
    },
    {
        "id": "1736_1737",
        "sva1": "property p_overlap_46;\n@(posedge clk)     (gps_fix_acquired && !gps_data_invalid) |-> gps_timestamp_valid;\nendproperty",
        "sva2": "property p_overlap_46;\n@(posedge clk)         (gps_fix_acquired && !gps_data_invalid) |-> gps_timestamp_valid;\nendproperty\nassert_p_overlap_46:assert property (p_overlap_46) else $error(\"\");"
    },
    {
        "id": "1737_1738",
        "sva1": "property p_overlap_47;\n@(posedge clk)     (bluetooth_pair_req && !bluetooth_busy) |-> bluetooth_pair_ack;\nendproperty",
        "sva2": "property p_overlap_47;\n@(posedge clk)         (bluetooth_pair_req && !bluetooth_busy) |-> bluetooth_pair_ack;\nendproperty\nassert_p_overlap_47:assert property (p_overlap_47) else $error(\"\");"
    },
    {
        "id": "1738_1739",
        "sva1": "property p_overlap_48;\n@(posedge clk)     (wifi_connect_req && !wifi_disabled) |-> wifi_connect_ack;\nendproperty",
        "sva2": "property p_overlap_48;\n@(posedge clk)         (wifi_connect_req && !wifi_disabled) |-> wifi_connect_ack;\nendproperty\nassert_p_overlap_48:assert property (p_overlap_48) else $error(\"\");"
    },
    {
        "id": "1739_1740",
        "sva1": "property p_overlap_4;\n@(posedge clk)     (fifo_full && write_en) |-> fifo_error;\nendproperty",
        "sva2": "property p_overlap_4;\n@(posedge clk)         fifo_full && write_en |-> fifo_error;\nendproperty\nassert_p_overlap_4:assert property (p_overlap_4) else $error(\"\");"
    },
    {
        "id": "1740_1741",
        "sva1": "property p_overlap_50;\n@(posedge clk)     (nfc_field_present && !nfc_powered_down) |-> nfc_activation_sequence;\nendproperty",
        "sva2": "property p_overlap_50;\n@(posedge clk)         (nfc_field_present && !nfc_powered_down) |-> nfc_activation_sequence;\nendproperty\nassert_p_overlap_50:assert property (p_overlap_50) else $error(\"\");"
    },
    {
        "id": "1741_1742",
        "sva1": "property p_overlap_49;\n@(posedge clk)     (zigbee_packet_received && !zigbee_crc_error) |-> zigbee_ack_sent;\nendproperty",
        "sva2": "property p_overlap_49;\n@(posedge clk)         (zigbee_packet_received && !zigbee_crc_error) |-> zigbee_ack_sent;\nendproperty\nassert_p_overlap_49:assert property (p_overlap_49) else $error(\"\");"
    },
    {
        "id": "1742_1743",
        "sva1": "property p_overlap_5;\n@(posedge clk)     (error_code != 0) |-> error_flag;\nendproperty",
        "sva2": "property p_overlap_5;\n@(posedge clk)         error_code != 0 |-> error_flag;\nendproperty\nassert_p_overlap_5:assert property (p_overlap_5) else $error(\"\");"
    },
    {
        "id": "1743_1744",
        "sva1": "property p_overlap_6;\n@(posedge clk)     (mode == 2'b01) |-> (state == idle);\nendproperty",
        "sva2": "property p_overlap_6;\n@(posedge clk)         mode == 2'b01 |-> state == idle;\nendproperty\nassert_p_overlap_6:assert property (p_overlap_6) else $error(\"\");"
    },
    {
        "id": "1744_1745",
        "sva1": "property p_overlap_7;\n@(posedge clk)     (packet_start && header_valid) |-> payload_ready;\nendproperty",
        "sva2": "property p_overlap_7;\n@(posedge clk)         packet_start && header_valid |-> payload_ready;\nendproperty\nassert_p_overlap_7:assert property (p_overlap_7) else $error(\"\");"
    },
    {
        "id": "1745_1746",
        "sva1": "property p_overlap_8;\n@(posedge clk)     (counter > threshold) |-> overflow;\nendproperty",
        "sva2": "property p_overlap_8;\n@(posedge clk)         (counter > threshold) |-> overflow;\nendproperty\nassert_p_overlap_8:assert property (p_overlap_8) else $error(\"\");"
    },
    {
        "id": "1746_1747",
        "sva1": "property p_overlap_9;\n@(posedge clk)     (reset_asserted && !power_down) |-> system_reset;\nendproperty",
        "sva2": "property p_overlap_9;\n@(posedge clk)         (reset_asserted && !power_down) |-> system_reset;\nendproperty\nassert_p_overlap_9:assert property (p_overlap_9) else $error(\"\");"
    },
    {
        "id": "1747_1748",
        "sva1": "property p_10;\n@(posedge clk)     (sync_pulse && pll_locked) |=> ##1 counter_reset\nendproperty",
        "sva2": "property p_10;\n@(posedge clk)         (sync_pulse && pll_locked) |=> ##1 counter_reset;\nendproperty\nassert_p_10:assert property (p_10) else $error(\"\");"
    },
    {
        "id": "1748_1749",
        "sva1": "property p_11;\n@(posedge clk)     (fifo_empty && read_req) |=> ##1 underflow\nendproperty",
        "sva2": "property p_11;\n@(posedge clk)         (fifo_empty && read_req) |=> ##1 underflow;\nendproperty\nassert_p_11:assert property (p_11) else $error(\"\");"
    },
    {
        "id": "1749_1750",
        "sva1": "property p_12;\n@(posedge clk)     (crc_error && crc_check_en) |=> ##1 error_flag\nendproperty",
        "sva2": "property p_12;\n@(posedge clk)         (crc_error && crc_check_en) |=> ##1 error_flag;\nendproperty\nassert_p_12:assert property (p_12) else $error(\"\");"
    },
    {
        "id": "1750_1751",
        "sva1": "property p_13;\n@(posedge clk)     (burst_start && !throttle) |=> ##1 burst_active[1:0] == 2'b01\nendproperty",
        "sva2": "property p_13;\n@(posedge clk)         (burst_start && !throttle) |=> ##1 (burst_active[1:0] == 2'b01);\nendproperty\nassert_p_13:assert property (p_13) else $error(\"\");"
    },
    {
        "id": "1751_1752",
        "sva1": "property p_14;\n@(posedge clk)     (dma_req && dma_ready) |=> ##1 dma_ack\nendproperty",
        "sva2": "property p_14;\n@(posedge clk)         (dma_req && dma_ready) |=> ##1 dma_ack;\nendproperty\nassert_p_14:assert property (p_14) else $error(\"\");"
    },
    {
        "id": "1752_1753",
        "sva1": "property p_15;\n@(posedge clk)     (watchdog_timeout && !wd_disabled) |=> ##1 system_reset\nendproperty",
        "sva2": "property p_15;\n@(posedge clk)         (watchdog_timeout && !wd_disabled) |=> ##1 system_reset;\nendproperty\nassert_p_15:assert property (p_15) else $error(\"\");"
    },
    {
        "id": "1753_1754",
        "sva1": "property p_16;\n@(posedge clk)     (cache_miss && cache_en) |=> ##1 memory_fetch\nendproperty",
        "sva2": "property p_16;\n@(posedge clk)         (cache_miss && cache_en) |=> ##1 memory_fetch;\nendproperty\nassert_p_16:assert property (p_16) else $error(\"\");"
    },
    {
        "id": "1754_1755",
        "sva1": "property p_17;\n@(posedge clk)     (key_pressed && !key_locked) |=> ##1 key_processed\nendproperty",
        "sva2": "property p_17;\n@(posedge clk)         (key_pressed && !key_locked) |=> ##1 key_processed;\nendproperty\nassert_p_17:assert property (p_17) else $error(\"\");"
    },
    {
        "id": "1755_1756",
        "sva1": "property p_18;\n@(posedge clk)     (sensor_alert && !mute_alarms) |=> ##1 alarm_triggered\nendproperty",
        "sva2": "property p_18;\n@(posedge clk)         (sensor_alert && !mute_alarms) |=> ##1 alarm_triggered;\nendproperty\nassert_p_18:assert property (p_18) else $error(\"\");"
    },
    {
        "id": "1756_1757",
        "sva1": "property p_19;\n@(posedge clk)     (frame_start && sync_acquired) |=> ##1 data_valid\nendproperty",
        "sva2": "property p_19;\n@(posedge clk)         (frame_start && sync_acquired) |=> ##1 data_valid;\nendproperty\nassert_p_19:assert property (p_19) else $error(\"\");"
    },
    {
        "id": "1757_1758",
        "sva1": "property p_1;\n@(posedge clk)     $fell(enable) |=> ##1 !busy\nendproperty",
        "sva2": "property p_1;\n@(posedge clk)     $fell(enable) |=> ##1 !busy;\nendproperty\nassert_p_1:assert property (p_1) else $error(\"\");"
    },
    {
        "id": "1758_1759",
        "sva1": "property p_20;\n@(posedge clk)     (tx_empty && tx_enable) |=> ##1 tx_start\nendproperty",
        "sva2": "property p_20;\n@(posedge clk)     (tx_empty && tx_enable) |=> ##1 tx_start;\nendproperty\nassert_p_20:assert property (p_20) else $error(\"\");"
    },
    {
        "id": "1759_1760",
        "sva1": "property p_21;\n@(posedge clk)     (rx_full && !rx_overflow) |=> ##1 rx_read_req\nendproperty",
        "sva2": "property p_21;\n@(posedge clk)         (rx_full && !rx_overflow) |=> ##1 rx_read_req;\nendproperty\nassert_p_21:assert property (p_21) else $error(\"\");"
    },
    {
        "id": "1760_1761",
        "sva1": "property p_22;\n@(posedge clk)     (calibration_start && !cal_busy) |=> ##1 cal_in_progress\nendproperty",
        "sva2": "property p_22;\n@(posedge clk)         (calibration_start && !cal_busy) |=> ##1 cal_in_progress;\nendproperty\nassert_p_22:assert property (p_22) else $error(\"\");"
    },
    {
        "id": "1761_1762",
        "sva1": "property p_23;\n@(posedge clk)     (security_violation && !bypass_mode) |=> ##1 lockdown\nendproperty",
        "sva2": "property p_23;\n@(posedge clk)     (security_violation && !bypass_mode) |=> ##1 lockdown;\nendproperty\nassert_p_23:assert property (p_23) else $error(\"\");"
    },
    {
        "id": "1762_1763",
        "sva1": "property p_24;\n@(posedge clk)     (phase_align && !clock_skew) |=> ##1 phase_locked\nendproperty",
        "sva2": "property p_24;\n@(posedge clk)         (phase_align && !clock_skew) |=> ##1 phase_locked;\nendproperty\nassert_p_24:assert property (p_24) else $error(\"\");"
    },
    {
        "id": "1763_1764",
        "sva1": "property p_25;\n@(posedge clk)     (voltage_drop && !power_good) |=> ##1 backup_switch\nendproperty",
        "sva2": "property p_25;\n@(posedge clk)         (voltage_drop && !power_good) |=> ##1 backup_switch;\nendproperty\nassert_p_25:assert property (p_25) else $error(\"\");"
    },
    {
        "id": "1764_1765",
        "sva1": "property p_26;\n@(posedge clk)     (encrypt_req && key_ready) |=> ##1 encrypt_ack\nendproperty",
        "sva2": "property p_26;\n@(posedge clk)         (encrypt_req && key_ready) |=> ##1 encrypt_ack;\nendproperty\nassert_p_26:assert property (p_26) else $error(\"\");"
    },
    {
        "id": "1765_1766",
        "sva1": "property p_27;\n@(posedge clk)     (decrypt_done && !result_ready) |=> ##1 result_valid\nendproperty",
        "sva2": "property p_27;\n@(posedge clk)         (decrypt_done && !result_ready) |=> ##1 result_valid;\nendproperty\nassert_p_27:assert property (p_27) else $error(\"\");"
    },
    {
        "id": "1766_1767",
        "sva1": "property p_28;\n@(posedge clk)     (thermal_trip && !shutdown_disabled) |=> ##1 power_off\nendproperty",
        "sva2": "property p_28;\n@(posedge clk)         (thermal_trip && !shutdown_disabled) |=> ##1 power_off;\nendproperty\nassert_p_28:assert property (p_28) else $error(\"\");"
    },
    {
        "id": "1767_1768",
        "sva1": "property p_29;\n@(posedge clk)     (pattern_match && filter_en) |=> ##1 match_flag\nendproperty",
        "sva2": "property p_29;\n@(posedge clk)         (pattern_match && filter_en) |=> ##1 match_flag;\nendproperty\nassert_p_29:assert property (p_29) else $error(\"\");"
    },
    {
        "id": "1768_1769",
        "sva1": "property p_2;\n@(posedge clk)     (req && !stall) |=> ##1 (ack || timeout)\nendproperty",
        "sva2": "property p_2;\n@(posedge clk)         (req && !stall) |=> ##1 (ack || timeout);\nendproperty\nassert_p_2:assert property (p_2) else $error(\"\");"
    },
    {
        "id": "1769_1770",
        "sva1": "property p_32;\n@(posedge clk)     (threshold_crossed && monitoring_en) |=> ##1 alert_signal\nendproperty",
        "sva2": "property p_32;\n@(posedge clk)     (threshold_crossed && monitoring_en) |=> ##1 alert_signal;\nendproperty\nassert_p_32:assert property (p_32) else $error(\"\");"
    },
    {
        "id": "1770_1771",
        "sva1": "property p_33;\n@(posedge clk)     (test_mode && !normal_operation) |=> ##1 test_pattern_en\nendproperty",
        "sva2": "property p_33;\n@(posedge clk)     (test_mode && !normal_operation) |=> ##1 test_pattern_en;\nendproperty\nassert_p_33:assert property (p_33) else $error(\"\");"
    },
    {
        "id": "1771_1772",
        "sva1": "property p_34;\n@(posedge clk)     (bit_error && error_correction_en) |=> ##1 correction_applied\nendproperty",
        "sva2": "property p_34;\n@(posedge clk)         (bit_error && error_correction_en) |=> ##1 correction_applied;\nendproperty\nassert_p_34:assert property (p_34) else $error(\"\");"
    },
    {
        "id": "1772_1773",
        "sva1": "property p_35;\n@(posedge clk)     (signal_lost && !auto_recover) |=> ##1 link_down\nendproperty",
        "sva2": "property p_35;\n@(posedge clk)         (signal_lost && !auto_recover) |=> ##1 link_down;\nendproperty\nassert_p_35:assert property (p_35) else $error(\"\");"
    },
    {
        "id": "1773_1774",
        "sva1": "property p_36;\n@(posedge clk)     (handshake_req && !busy) |=> ##1 handshake_ack\nendproperty",
        "sva2": "property p_36;\n@(posedge clk)         (handshake_req && !busy) |=> ##1 handshake_ack;\nendproperty\nassert_p_36:assert property (p_36) else $error(\"\");"
    },
    {
        "id": "1774_1775",
        "sva1": "property p_37;\n@(posedge clk)     (data_ready && !stall) |=> ##1 data_consumed\nendproperty",
        "sva2": "property p_37;\n@(posedge clk)         (data_ready && !stall) |=> ##1 data_consumed;\nendproperty\nassert_p_37:assert property (p_37) else $error(\"\");"
    },
    {
        "id": "1775_1776",
        "sva1": "property p_38;\n@(posedge clk)     (time_slot_start && synchronized) |=> ##1 slot_active\nendproperty",
        "sva2": "property p_38;\n@(posedge clk)         (time_slot_start && synchronized) |=> ##1 slot_active;\nendproperty\nassert_p_38:assert property (p_38) else $error(\"\");"
    },
    {
        "id": "1776_1777",
        "sva1": "property p_39;\n@(posedge clk)     (buffer_overflow && !protection_disabled) |=> ##1 overflow_interrupt\nendproperty",
        "sva2": "property p_39;\n@(posedge clk)         (buffer_overflow && !protection_disabled) |=> ##1 overflow_interrupt;\nendproperty\nassert_p_39:assert property (p_39) else $error(\"\");"
    },
    {
        "id": "1777_1778",
        "sva1": "property p_3;\n@(posedge clk)     (data_valid && (packet_type == 3'b101)) |=> ##1 (fifo_wr_en && !fifo_full)\nendproperty",
        "sva2": "property p_3;\n@(posedge clk)     (data_valid && (packet_type == 3'b101)) |=> ##1 (fifo_wr_en && !fifo_full);\nendproperty\nassert_p_3:assert property (p_3) else $error(\"\");"
    },
    {
        "id": "1778_1779",
        "sva1": "property p_40;\n@(posedge clk)     (checksum_error && validation_en) |=> ##1 packet_discard\nendproperty",
        "sva2": "property p_40;\n@(posedge clk)         (checksum_error && validation_en) |=> ##1 packet_discard;\nendproperty\nassert_p_40:assert property (p_40) else $error(\"\");"
    },
    {
        "id": "1779_1780",
        "sva1": "property p_41;\n@(posedge clk)     (register_write && !write_protect) |=> ##1 reg_updated\nendproperty",
        "sva2": "property p_41;\n@(posedge clk)         (register_write && !write_protect) |=> ##1 reg_updated;\nendproperty\nassert_p_41:assert property (p_41) else $error(\"\");"
    },
    {
        "id": "1780_1781",
        "sva1": "property p_42;\n@(posedge clk)     (power_up_reset && !initialization_done) |=> ##1 init_sequence_start\nendproperty",
        "sva2": "property p_42;\n@(posedge clk)     (power_up_reset && !initialization_done) |=> ##1 init_sequence_start;\nendproperty\nassert_p_42:assert property (p_42) else $error(\"\");"
    },
    {
        "id": "1781_1782",
        "sva1": "property p_43;\n@(posedge clk)     (clock_switch && !glitch_protect) |=> ##1 clock_stable\nendproperty",
        "sva2": "property p_43;\n@(posedge clk)     (clock_switch && !glitch_protect) |=> ##1 clock_stable;\nendproperty\nassert_p_43:assert property (p_43) else $error(\"\");"
    },
    {
        "id": "1782_1783",
        "sva1": "property p_44;\n@(posedge clk)     (data_strobe && ready) |=> ##1 data_latched\nendproperty",
        "sva2": "property p_44;\n@(posedge clk)         (data_strobe && ready) |=> ##1 data_latched;\nendproperty\nassert_p_44:assert property (p_44) else $error(\"\");"
    },
    {
        "id": "1783_1784",
        "sva1": "property p_45;\n@(posedge clk)     (address_match && !access_denied) |=> ##1 access_granted\nendproperty",
        "sva2": "property p_45;\n@(posedge clk)         (address_match && !access_denied) |=> ##1 access_granted;\nendproperty\nassert_p_45:assert property (p_45) else $error(\"\");"
    },
    {
        "id": "1784_1785",
        "sva1": "property p_46;\n@(posedge clk)     (pipeline_flush && !stall) |=> ##1 pipeline_empty\nendproperty",
        "sva2": "property p_46;\n@(posedge clk)         (pipeline_flush && !stall) |=> ##1 pipeline_empty;\nendproperty\nassert_p_46:assert property (p_46) else $error(\"\");"
    },
    {
        "id": "1785_1786",
        "sva1": "property p_47;\n@(posedge clk)     (signal_edge && edge_detect_en) |=> ##1 edge_event\nendproperty",
        "sva2": "property p_47;\n@(posedge clk)         (signal_edge && edge_detect_en) |=> ##1 edge_event;\nendproperty\nassert_p_47:assert property (p_47) else $error(\"\");"
    },
    {
        "id": "1786_1787",
        "sva1": "property p_48;\n@(posedge clk)     (sampling_trigger && !adc_busy) |=> ##1 sample_ready\nendproperty",
        "sva2": "property p_48;\n@(posedge clk)         (sampling_trigger && !adc_busy) |=> ##1 sample_ready;\nendproperty\nassert_p_48:assert property (p_48) else $error(\"\");"
    },
    {
        "id": "1787_1788",
        "sva1": "property p_49;\n@(posedge clk)     (debug_break && debug_enabled) |=> ##1 debug_enter\nendproperty",
        "sva2": "property p_49;\n@(posedge clk)         (debug_break && debug_enabled) |=> ##1 debug_enter;\nendproperty\nassert_p_49:assert property (p_49) else $error(\"\");"
    },
    {
        "id": "1788_1789",
        "sva1": "property p_4;\n@(posedge clk)     (start_transfer && ready) |=> ##1 (transfer_active && !error_flag)\nendproperty",
        "sva2": "property p_4;\n@(posedge clk)         (start_transfer && ready) |=> ##1 (transfer_active && !error_flag);\nendproperty\nassert_p_4:assert property (p_4) else $error(\"\");"
    },
    {
        "id": "1789_1790",
        "sva1": "property p_50;\n@(posedge clk)     (fault_condition && !fault_mask) |=> ##1 fault_interrupt\nendproperty",
        "sva2": "property p_50;\n@(posedge clk)         (fault_condition && !fault_mask) |=> ##1 fault_interrupt;\nendproperty\nassert_p_50:assert property (p_50) else $error(\"\");"
    },
    {
        "id": "1790_1791",
        "sva1": "property p_5;\n@(posedge clk)     (counter == 8'hFF) |=> ##1 (overflow && counter == 8'h00)\nendproperty",
        "sva2": "property p_5;\n@(posedge clk)     counter == 8'hFF |=> ##1 (overflow && counter == 8'h00);\nendproperty\nassert_p_5:assert property (p_5) else $error(\"\");"
    },
    {
        "id": "1791_1792",
        "sva1": "property p_6;\n@(posedge clk)     (mode_change && config_locked) |=> ##1 !config_locked\nendproperty",
        "sva2": "property p_6;\n@(posedge clk)         mode_change && config_locked |=> ##1 !config_locked;\nendproperty\nassert_p_6:assert property (p_6) else $error(\"\");"
    },
    {
        "id": "1792_1793",
        "sva1": "property p_7;\n@(posedge clk)     (irq_pending && !irq_mask) |=> ##1 irq_ack\nendproperty",
        "sva2": "property p_7;\n@(posedge clk)         (irq_pending && !irq_mask) |=> ##1 irq_ack;\nendproperty\nassert_p_7:assert property (p_7) else $error(\"\");"
    },
    {
        "id": "1793_1794",
        "sva1": "property p_8;\n@(posedge clk)     (write_op && addr_match) |=> ##1 (data_stored == data_in)\nendproperty",
        "sva2": "property p_8;\n@(posedge clk)         (write_op && addr_match) |=> ##1 (data_stored == data_in);\nendproperty\nassert_p_8:assert property (p_8) else $error(\"\");"
    },
    {
        "id": "1794_1795",
        "sva1": "property p_9;\n@(posedge clk)     (power_down_req && !critical_op) |=> ##1 power_down_ack\nendproperty",
        "sva2": "property p_9;\n@(posedge clk)         (power_down_req && !critical_op) |=> ##1 power_down_ack;\nendproperty\nassert_p_9:assert property (p_9) else $error(\"\");"
    },
    {
        "id": "1795_1796",
        "sva1": "property p11;\n@(posedge clk)     cmd_sent[*2] |-> ##2 response_expected\nendproperty",
        "sva2": "property p11;\n@(posedge clk)     cmd_sent[*2] |-> ##2 response_expected;\nendproperty\nassert_p11:assert property (p11) else $error(\"\");"
    },
    {
        "id": "1796_1797",
        "sva1": "property p13;\n@(posedge clk)     $stable(ctrl_reg)[*3] |-> ##3 reg_update_done\nendproperty",
        "sva2": "property p13;\n@(posedge clk)     $stable(ctrl_reg)[*3] |-> ##3 reg_update_done;\nendproperty\nassert_p13:assert property (p13) else $error(\"\");"
    },
    {
        "id": "1797_1798",
        "sva1": "property p1;\n@(posedge clk)     req[*3] |-> ##3 ack\nendproperty",
        "sva2": "property p1;\n@(posedge clk)         req[*3] |-> ##3 ack;\nendproperty\nassert_p1:assert property (p1) else $error(\"\");"
    },
    {
        "id": "1798_1799",
        "sva1": "property p2;\n@(posedge clk)     $stable(data_in)[*4] |=> !fifo_full\nendproperty",
        "sva2": "property p2;\n@(posedge clk)     $stable(data_in)[*4] |=> !fifo_full;\nendproperty\nassert_p2:assert property (p2) else $error(\"\");"
    },
    {
        "id": "1799_1800",
        "sva1": "property p4;\n@(posedge clk)     start_pulse[*1] |-> ##1 first_stage_done\nendproperty",
        "sva2": "property p4;\n@(posedge clk)         start_pulse |-> ##1 first_stage_done;\nendproperty\nassert_p4:assert property (p4) else $error(\"\");"
    },
    {
        "id": "1800_1801",
        "sva1": "property p6;\n@(posedge clk)     $fell(reset_n)[*3] |-> ##3 power_down\nendproperty",
        "sva2": "property p6;\n@(posedge clk)     $fell(reset_n)[*3] |-> ##3 power_down;\nendproperty\nassert_p6:assert property (p6) else $error(\"\");"
    },
    {
        "id": "1801_1802",
        "sva1": "property p8;\n@(posedge clk)     $rose(interrupt)[*4] |-> ##4 int_handler_active\nendproperty",
        "sva2": "property p8;\n@(posedge clk)     $rose(interrupt)[*4] |-> ##4 int_handler_active;\nendproperty\nassert_p8:assert property (p8) else $error(\"\");"
    },
    {
        "id": "1802_1803",
        "sva1": "property p_var_rep_10;\n@(posedge clk)     (intr_req && !intr_ack)[*4:8] |-> intr_pending;\nendproperty",
        "sva2": "property p_var_rep_10;\n@(posedge clk)         (intr_req && !intr_ack)[*4:8] |-> intr_pending;\nendproperty\nassert_p_var_rep_10:assert property (p_var_rep_10) else $error(\"\");"
    },
    {
        "id": "1803_1804",
        "sva1": "property p_var_rep_11;\n@(posedge clk)     (state == idle)[*2:5] |-> next_state == ready;\nendproperty",
        "sva2": "property p_var_rep_11;\n@(posedge clk)         (state == idle)[*2:5] |-> next_state == ready;\nendproperty\nassert_p_var_rep_11:assert property (p_var_rep_11) else $error(\"\");"
    },
    {
        "id": "1804_1805",
        "sva1": "property p_var_rep_12;\n@(posedge clk)     (data_in_valid && !fifo_full)[*3:6] |=> data_stored;\nendproperty",
        "sva2": "property p_var_rep_12;\n@(posedge clk)     (data_in_valid && !fifo_full)[*3:6] |=> data_stored;\nendproperty\nassert_p_var_rep_12:assert property (p_var_rep_12) else $error(\"\");"
    },
    {
        "id": "1805_1806",
        "sva1": "property p_var_rep_13;\n@(posedge clk)     (sop && eop)[*1:2] |-> packet_error;\nendproperty",
        "sva2": "property p_var_rep_13;\n@(posedge clk)         (sop && eop)[*1:2] |-> packet_error;\nendproperty\nassert_p_var_rep_13:assert property (p_var_rep_13) else $error(\"\");"
    },
    {
        "id": "1806_1807",
        "sva1": "property p_var_rep_14;\n@(posedge clk)     (sync_pulse && !locked)[*5:10] |-> sync_lost;\nendproperty",
        "sva2": "property p_var_rep_14;\n@(posedge clk)         (sync_pulse && !locked)[*5:10] |-> sync_lost;\nendproperty\nassert_p_var_rep_14:assert property (p_var_rep_14) else $error(\"\");"
    },
    {
        "id": "1807_1808",
        "sva1": "property p_var_rep_15;\n@(posedge clk)     (rd_en && !fifo_empty)[*4:8] |=> data_out_valid;\nendproperty",
        "sva2": "property p_var_rep_15;\n@(posedge clk)     (rd_en && !fifo_empty)[*4:8] |=> data_out_valid;\nendproperty\nassert_p_var_rep_15:assert property (p_var_rep_15) else $error(\"\");"
    },
    {
        "id": "1808_1809",
        "sva1": "property p_var_rep_17;\n@(posedge clk)     (ack && !req)[*2:4] |-> protocol_error;\nendproperty",
        "sva2": "property p_var_rep_17;\n@(posedge clk)     (ack && !req)[*2:4] |-> protocol_error;\nendproperty\nassert_p_var_rep_17:assert property (p_var_rep_17) else $error(\"\");"
    },
    {
        "id": "1809_1810",
        "sva1": "property p_var_rep_18;\n@(posedge clk)     (calib_start && !calib_done)[*8:16] |=> calib_error;\nendproperty",
        "sva2": "property p_var_rep_18;\n@(posedge clk)     (calib_start && !calib_done)[*8:16] |=> calib_error;\nendproperty\nassert_p_var_rep_18:assert property (p_var_rep_18) else $error(\"\");"
    },
    {
        "id": "1810_1811",
        "sva1": "property p_var_rep_19;\n@(posedge clk)     (data_strobe && data_valid)[*1:5] |-> data_latched;\nendproperty",
        "sva2": "property p_var_rep_19;\n@(posedge clk)     (data_strobe && data_valid)[*1:5] |-> data_latched;\nendproperty\nassert_p_var_rep_19:assert property (p_var_rep_19) else $error(\"\");"
    },
    {
        "id": "1811_1812",
        "sva1": "property p_var_rep_1;\n@(posedge clk)     req[*2:5] |-> ##1 gnt;\nendproperty",
        "sva2": "property p_var_rep_1;\n@(posedge clk)     req[*2:5] |-> ##1 gnt;\nendproperty\nassert_p_var_rep_1:assert property (p_var_rep_1) else $error(\"\");"
    },
    {
        "id": "1812_1813",
        "sva1": "property p_var_rep_20;\n@(posedge clk)     (wait_state && !timeout)[*10:20] |-> state_change;\nendproperty",
        "sva2": "property p_var_rep_20;\n@(posedge clk)     (wait_state && !timeout)[*10:20] |-> state_change;\nendproperty\nassert_p_var_rep_20:assert property (p_var_rep_20) else $error(\"\");"
    },
    {
        "id": "1813_1814",
        "sva1": "property p_var_rep_22;\n@(posedge clk)     (rdy && !stb)[*3:6] |-> handshake_error;\nendproperty",
        "sva2": "property p_var_rep_22;\n@(posedge clk)     (rdy && !stb)[*3:6] |-> handshake_error;\nendproperty\nassert_p_var_rep_22:assert property (p_var_rep_22) else $error(\"\");"
    },
    {
        "id": "1814_1815",
        "sva1": "property p_var_rep_21;\n@(posedge clk)     (preamble_detect && !sfd_detect)[*4:8] |-> frame_error;\nendproperty",
        "sva2": "property p_var_rep_21;\n@(posedge clk)     (preamble_detect && !sfd_detect)[*4:8] |-> frame_error;\nendproperty\nassert_p_var_rep_21:assert property (p_var_rep_21) else $error(\"\");"
    },
    {
        "id": "1815_1816",
        "sva1": "property p_var_rep_23;\n@(posedge clk)     (fifo_almost_full && wr_en)[*2:5] |-> fifo_full;\nendproperty",
        "sva2": "property p_var_rep_23;\n@(posedge clk)     (fifo_almost_full && wr_en)[*2:5] |-> fifo_full;\nendproperty\nassert_p_var_rep_23:assert property (p_var_rep_23) else $error(\"\");"
    },
    {
        "id": "1816_1817",
        "sva1": "property p_var_rep_24;\n@(posedge clk)     (pll_locked && !ref_clk)[*1:3] |-> pll_unlocked;\nendproperty",
        "sva2": "property p_var_rep_24;\n@(posedge clk)     (pll_locked && !ref_clk)[*1:3] |-> pll_unlocked;\nendproperty\nassert_p_var_rep_24:assert property (p_var_rep_24) else $error(\"\");"
    },
    {
        "id": "1817_1818",
        "sva1": "property p_var_rep_25;\n@(posedge clk)     (addr_valid && !data_ready)[*5:10] |-> wait_states;\nendproperty",
        "sva2": "property p_var_rep_25;\n@(posedge clk)     (addr_valid && !data_ready)[*5:10] |-> wait_states;\nendproperty\nassert_p_var_rep_25:assert property (p_var_rep_25) else $error(\"\");"
    },
    {
        "id": "1818_1819",
        "sva1": "property p_var_rep_26;\n@(posedge clk)     (crc_error && !retry)[*2:4] |-> fatal_error;\nendproperty",
        "sva2": "property p_var_rep_26;\n@(posedge clk)         (crc_error && !retry)[*2:4] |-> fatal_error;\nendproperty\nassert_p_var_rep_26:assert property (p_var_rep_26) else $error(\"\");"
    },
    {
        "id": "1819_1820",
        "sva1": "property p_var_rep_27;\n@(posedge clk)     (burst_start && !burst_end)[*4:8] |=> burst_active;\nendproperty",
        "sva2": "property p_var_rep_27;\n@(posedge clk)     (burst_start && !burst_end)[*4:8] |=> burst_active;\nendproperty\nassert_p_var_rep_27:assert property (p_var_rep_27) else $error(\"\");"
    },
    {
        "id": "1820_1821",
        "sva1": "property p_var_rep_29;\n@(posedge clk)     (power_down && !wake_up)[*10:20] |-> low_power_state;\nendproperty",
        "sva2": "property p_var_rep_29;\n@(posedge clk)     (power_down && !wake_up)[*10:20] |-> low_power_state;\nendproperty\nassert_p_var_rep_29:assert property (p_var_rep_29) else $error(\"\");"
    },
    {
        "id": "1821_1822",
        "sva1": "property p_var_rep_2;\n@(posedge clk)     !err[*1:3] |=> valid;\nendproperty",
        "sva2": "property p_var_rep_2;\n@(posedge clk)     !err[*1:3] |=> valid;\nendproperty\nassert_p_var_rep_2:assert property (p_var_rep_2) else $error(\"\");"
    },
    {
        "id": "1822_1823",
        "sva1": "property p_var_rep_28;\n@(posedge clk)     (tx_enable && !rx_enable)[*3:7] |-> tx_only_mode;\nendproperty",
        "sva2": "property p_var_rep_28;\n@(posedge clk)     (tx_enable && !rx_enable)[*3:7] |-> tx_only_mode;\nendproperty\nassert_p_var_rep_28:assert property (p_var_rep_28) else $error(\"\");"
    },
    {
        "id": "1823_1824",
        "sva1": "property p_var_rep_31;\n@(posedge clk)     (data_phase && !ack_phase)[*2:5] |-> protocol_violation;\nendproperty",
        "sva2": "property p_var_rep_31;\n@(posedge clk)     (data_phase && !ack_phase)[*2:5] |-> protocol_violation;\nendproperty\nassert_p_var_rep_31:assert property (p_var_rep_31) else $error(\"\");"
    },
    {
        "id": "1824_1825",
        "sva1": "property p_var_rep_30;\n@(posedge clk)     (scan_enable && !scan_done)[*5:15] |-> scan_active;\nendproperty",
        "sva2": "property p_var_rep_30;\n@(posedge clk)     (scan_enable && !scan_done)[*5:15] |-> scan_active;\nendproperty\nassert_p_var_rep_30:assert property (p_var_rep_30) else $error(\"\");"
    },
    {
        "id": "1825_1826",
        "sva1": "property p_var_rep_32;\n@(posedge clk)     (sync_active && !sync_complete)[*8:16] |-> sync_timeout;\nendproperty",
        "sva2": "property p_var_rep_32;\n@(posedge clk)         (sync_active && !sync_complete)[*8:16] |-> sync_timeout;\nendproperty\nassert_p_var_rep_32:assert property (p_var_rep_32) else $error(\"\");"
    },
    {
        "id": "1826_1827",
        "sva1": "property p_var_rep_33;\n@(posedge clk)     (cmd_issued && !cmd_complete)[*3:9] |-> cmd_pending;\nendproperty",
        "sva2": "property p_var_rep_33;\n@(posedge clk)     (cmd_issued && !cmd_complete)[*3:9] |-> cmd_pending;\nendproperty\nassert_p_var_rep_33:assert property (p_var_rep_33) else $error(\"\");"
    },
    {
        "id": "1827_1828",
        "sva1": "property p_var_rep_34;\n@(posedge clk)     (fifo_almost_empty && !rd_en)[*4:8] |-> fifo_empty;\nendproperty",
        "sva2": "property p_var_rep_34;\n@(posedge clk)     (fifo_almost_empty && !rd_en)[*4:8] |-> fifo_empty;\nendproperty\nassert_p_var_rep_34:assert property (p_var_rep_34) else $error(\"\");"
    },
    {
        "id": "1828_1829",
        "sva1": "property p_var_rep_35;\n@(posedge clk)     (test_mode && !normal_mode)[*5:10] |-> test_active;\nendproperty",
        "sva2": "property p_var_rep_35;\n@(posedge clk)     (test_mode && !normal_mode)[*5:10] |-> test_active;\nendproperty\nassert_p_var_rep_35:assert property (p_var_rep_35) else $error(\"\");"
    },
    {
        "id": "1829_1830",
        "sva1": "property p_var_rep_36;\n@(posedge clk)     (clock_en && !reset_n)[*1:3] |-> undefined_state;\nendproperty",
        "sva2": "property p_var_rep_36;\n@(posedge clk)     (clock_en && !reset_n)[*1:3] |-> undefined_state;\nendproperty\nassert_p_var_rep_36:assert property (p_var_rep_36) else $error(\"\");"
    },
    {
        "id": "1830_1831",
        "sva1": "property p_var_rep_39;\n@(posedge clk)     (pwr_ok && !clk_stable)[*3:6] |-> power_up_error;\nendproperty",
        "sva2": "property p_var_rep_39;\n@(posedge clk)     (pwr_ok && !clk_stable)[*3:6] |-> power_up_error;\nendproperty\nassert_p_var_rep_39:assert property (p_var_rep_39) else $error(\"\");"
    },
    {
        "id": "1831_1832",
        "sva1": "property p_var_rep_3;\n@(posedge clk)     start[*3:8] |-> done[*1:4];\nendproperty",
        "sva2": "property p_var_rep_3;\n@(posedge clk)     start[*3:8] |-> done[*1:4];\nendproperty\nassert_p_var_rep_3:assert property (p_var_rep_3) else $error(\"\");"
    },
    {
        "id": "1832_1833",
        "sva1": "property p_var_rep_40;\n@(posedge clk)     (frame_start && !frame_end)[*8:16] |-> frame_active;\nendproperty",
        "sva2": "property p_var_rep_40;\n@(posedge clk)     (frame_start && !frame_end)[*8:16] |-> frame_active;\nendproperty\nassert_p_var_rep_40:assert property (p_var_rep_40) else $error(\"\");"
    },
    {
        "id": "1833_1834",
        "sva1": "property p_var_rep_41;\n@(posedge clk)     (irq_pending && !irq_serviced)[*4:12] |-> irq_overflow;\nendproperty",
        "sva2": "property p_var_rep_41;\n@(posedge clk)     (irq_pending && !irq_serviced)[*4:12] |-> irq_overflow;\nendproperty\nassert_p_var_rep_41:assert property (p_var_rep_41) else $error(\"\");"
    },
    {
        "id": "1834_1835",
        "sva1": "property p_var_rep_43;\n@(posedge clk)     (dma_req && !dma_ack)[*3:8] |-> dma_wait;\nendproperty",
        "sva2": "property p_var_rep_43;\n@(posedge clk)     (dma_req && !dma_ack)[*3:8] |-> dma_wait;\nendproperty\nassert_p_var_rep_43:assert property (p_var_rep_43) else $error(\"\");"
    },
    {
        "id": "1835_1836",
        "sva1": "property p_var_rep_38;\n@(posedge clk)     (init_start && !init_done)[*10:25] |-> init_timeout;\nendproperty",
        "sva2": "property p_var_rep_38;\n@(posedge clk)     (init_start && !init_done)[*10:25] |-> init_timeout;\nendproperty\nassert_p_var_rep_38:assert property (p_var_rep_38) else $error(\"\");"
    },
    {
        "id": "1836_1837",
        "sva1": "property p_var_rep_42;\n@(posedge clk)     (bus_request && !bus_grant)[*5:10] |-> bus_wait;\nendproperty",
        "sva2": "property p_var_rep_42;\n@(posedge clk)     (bus_request && !bus_grant)[*5:10] |-> bus_wait;\nendproperty\nassert_p_var_rep_42:assert property (p_var_rep_42) else $error(\"\");"
    },
    {
        "id": "1837_1838",
        "sva1": "property p_var_rep_44;\n@(posedge clk)     (link_up && !link_active)[*2:5] |-> link_idle;\nendproperty",
        "sva2": "property p_var_rep_44;\n@(posedge clk)     (link_up && !link_active)[*2:5] |-> link_idle;\nendproperty\nassert_p_var_rep_44:assert property (p_var_rep_44) else $error(\"\");"
    },
    {
        "id": "1838_1839",
        "sva1": "property p_var_rep_37;\n@(posedge clk)     (data_valid && !data_ack)[*2:6] |-> data_stall;\nendproperty",
        "sva2": "property p_var_rep_37;\n@(posedge clk)     (data_valid && !data_ack)[*2:6] |-> data_stall;\nendproperty\nassert_p_var_rep_37:assert property (p_var_rep_37) else $error(\"\");"
    },
    {
        "id": "1839_1840",
        "sva1": "property p_var_rep_45;\n@(posedge clk)     (encrypt_start && !encrypt_done)[*6:12] |-> encrypt_busy;\nendproperty",
        "sva2": "property p_var_rep_45;\n@(posedge clk)     (encrypt_start && !encrypt_done)[*6:12] |-> encrypt_busy;\nendproperty\nassert_p_var_rep_45:assert property (p_var_rep_45) else $error(\"\");"
    },
    {
        "id": "1840_1841",
        "sva1": "property p_var_rep_46;\n@(posedge clk)     (decrypt_en && !decrypt_rdy)[*4:8] |-> decrypt_wait;\nendproperty",
        "sva2": "property p_var_rep_46;\n@(posedge clk)     (decrypt_en && !decrypt_rdy)[*4:8] |-> decrypt_wait;\nendproperty\nassert_p_var_rep_46:assert property (p_var_rep_46) else $error(\"\");"
    },
    {
        "id": "1841_1842",
        "sva1": "property p_var_rep_47;\n@(posedge clk)     (mem_write && !mem_ready)[*3:7] |-> write_pending;\nendproperty",
        "sva2": "property p_var_rep_47;\n@(posedge clk)         (mem_write && !mem_ready)[*3:7] |-> write_pending;\nendproperty\nassert_p_var_rep_47:assert property (p_var_rep_47) else $error(\"\");"
    },
    {
        "id": "1842_1843",
        "sva1": "property p_var_rep_48;\n@(posedge clk)     (cache_hit && !cache_valid)[*1:3] |-> cache_error;\nendproperty",
        "sva2": "property p_var_rep_48;\n@(posedge clk)     (cache_hit && !cache_valid)[*1:3] |-> cache_error;\nendproperty\nassert_p_var_rep_48:assert property (p_var_rep_48) else $error(\"\");"
    },
    {
        "id": "1843_1844",
        "sva1": "property p_var_rep_49;\n@(posedge clk)     (pipeline_stall && !pipeline_flush)[*5:15] |-> pipeline_full;\nendproperty",
        "sva2": "property p_var_rep_49;\n@(posedge clk)     (pipeline_stall && !pipeline_flush)[*5:15] |-> pipeline_full;\nendproperty\nassert_p_var_rep_49:assert property (p_var_rep_49) else $error(\"\");"
    },
    {
        "id": "1844_1845",
        "sva1": "property p_var_rep_50;\n@(posedge clk)     (sensor_active && !sensor_data)[*8:20] |-> sensor_timeout;\nendproperty",
        "sva2": "property p_var_rep_50;\n@(posedge clk)     (sensor_active && !sensor_data)[*8:20] |-> sensor_timeout;\nendproperty\nassert_p_var_rep_50:assert property (p_var_rep_50) else $error(\"\");"
    },
    {
        "id": "1845_1846",
        "sva1": "property p_var_rep_4;\n@(posedge clk)     (en && !busy)[*4:10] |-> ##2 data_ready;\nendproperty",
        "sva2": "property p_var_rep_4;\n@(posedge clk)         (en && !busy)[*4:10] |-> ##2 data_ready;\nendproperty\nassert_p_var_rep_4:assert property (p_var_rep_4) else $error(\"\");"
    },
    {
        "id": "1846_1847",
        "sva1": "property p_var_rep_5;\n@(posedge clk)     (wr_en && addr_valid)[*1:5] |=> data_stable[*2:6];\nendproperty",
        "sva2": "property p_var_rep_5;\n@(posedge clk)     (wr_en && addr_valid)[*1:5] |=> data_stable[*2:6];\nendproperty\nassert_p_var_rep_5:assert property (p_var_rep_5) else $error(\"\");"
    },
    {
        "id": "1847_1848",
        "sva1": "property p_var_rep_6;\n@(posedge clk)     !reset_n[*2:4] |-> ##1 !initialized;\nendproperty",
        "sva2": "property p_var_rep_6;\n@(posedge clk)         !reset_n [*2:4] |-> ##1 !initialized;\nendproperty\nassert_p_var_rep_6:assert property (p_var_rep_6) else $error(\"\");"
    },
    {
        "id": "1848_1849",
        "sva1": "property p_var_rep_7;\n@(posedge clk)     (fifo_empty && rd_en)[*3:7] |-> underflow;\nendproperty",
        "sva2": "property p_var_rep_7;\n@(posedge clk)     (fifo_empty && rd_en)[*3:7] |-> underflow;\nendproperty\nassert_p_var_rep_7:assert property (p_var_rep_7) else $error(\"\");"
    },
    {
        "id": "1849_1850",
        "sva1": "property p_var_rep_8;\n@(posedge clk)     (tx_active && !tx_done)[*5:12] |=> tx_complete;\nendproperty",
        "sva2": "property p_var_rep_8;\n@(posedge clk)     (tx_active && !tx_done)[*5:12] |=> tx_complete;\nendproperty\nassert_p_var_rep_8:assert property (p_var_rep_8) else $error(\"\");"
    },
    {
        "id": "1850_1851",
        "sva1": "property p_var_rep_9;\n@(posedge clk)     (cmd_valid && !cmd_ack)[*1:3] |-> cmd_timeout;\nendproperty",
        "sva2": "property p_var_rep_9;\n@(posedge clk)     (cmd_valid && !cmd_ack)[*1:3] |-> cmd_timeout;\nendproperty\nassert_p_var_rep_9:assert property (p_var_rep_9) else $error(\"\");"
    },
    {
        "id": "1851_1852",
        "sva1": "property p_rose_10;\n@(posedge clk) $rose(load) |-> ##3 data_valid;\nendproperty",
        "sva2": "property p_rose_10;\n@(posedge clk)         $rose(load) |-> ##3 data_valid;\nendproperty\nassert_p_rose_10:assert property (p_rose_10) else $error(\"\");"
    },
    {
        "id": "1852_1853",
        "sva1": "property p_rose_11;\n@(posedge clk) $rose(select) |-> !conflict;\nendproperty",
        "sva2": "property p_rose_11;\n@(posedge clk)         $rose(select) |-> !conflict;\nendproperty\nassert_p_rose_11:assert property (p_rose_11) else $error(\"\");"
    },
    {
        "id": "1853_1854",
        "sva1": "property p_rose_12;\n@(posedge clk) $rose(proceed) |=> next_state == IDLE;\nendproperty",
        "sva2": "property p_rose_12;\n@(posedge clk)         $rose(proceed) |=> (next_state == IDLE);\nendproperty\nassert_p_rose_12:assert property (p_rose_12) else $error(\"\");"
    },
    {
        "id": "1854_1855",
        "sva1": "property p_rose_14;\n@(posedge clk) $rose(launch) |=> ##2 payload;\nendproperty",
        "sva2": "property p_rose_14;\n@(posedge clk)         $rose(launch) |=> ##2 payload;\nendproperty\nassert_p_rose_14:assert property (p_rose_14) else $error(\"\");"
    },
    {
        "id": "1855_1856",
        "sva1": "property p_rose_15;\n@(posedge clk) $rose(arm) |-> ##[2:4] armed;\nendproperty",
        "sva2": "property p_rose_15;\n@(posedge clk)         $rose(arm) |-> ##[2:4] armed;\nendproperty\nassert_p_rose_15:assert property (p_rose_15) else $error(\"\");"
    },
    {
        "id": "1856_1857",
        "sva1": "property p_rose_17;\n@(posedge clk) $rose(engage) |=> ##1 (locked throughout ##2 released);\nendproperty",
        "sva2": "property p_rose_17;\n@(posedge clk)     $rose(engage) |=> ##1 (locked throughout ##2 released);\nendproperty\nassert_p_rose_17:assert property (p_rose_17) else $error(\"\");"
    },
    {
        "id": "1857_1858",
        "sva1": "property p_rose_19;\n@(posedge clk) $rose(phase1) |=> phase2;\nendproperty",
        "sva2": "property p_rose_19;\n@(posedge clk)         $rose(phase1) |=> phase2;\nendproperty\nassert_p_rose_19:assert property (p_rose_19) else $error(\"\");"
    },
    {
        "id": "1858_1859",
        "sva1": "property p_rose_1;\n@(posedge clk) $rose(en) |-> ##1 req;\nendproperty",
        "sva2": "property p_rose_1;\n@(posedge clk)         $rose(en) |-> ##1 req;\nendproperty\nassert_p_rose_1:assert property (p_rose_1) else $error(\"\");"
    },
    {
        "id": "1859_1860",
        "sva1": "property p_rose_20;\n@(posedge clk) $rose(step) |-> next_step;\nendproperty",
        "sva2": "property p_rose_20;\n@(posedge clk)         $rose(step) |-> next_step;\nendproperty\nassert_p_rose_20:assert property (p_rose_20) else $error(\"\");"
    },
    {
        "id": "1860_1861",
        "sva1": "property p_rose_22;\n@(posedge clk) $rose(open_gate) |=> ##2 gate_ready;\nendproperty",
        "sva2": "property p_rose_22;\n@(posedge clk)         $rose(open_gate) |=> ##2 gate_ready;\nendproperty\nassert_p_rose_22:assert property (p_rose_22) else $error(\"\");"
    },
    {
        "id": "1861_1862",
        "sva1": "property p_rose_24;\n@(posedge clk) $rose(initiate) |=> ##1 (progress throughout ##3 complete);\nendproperty",
        "sva2": "property p_rose_24;\n@(posedge clk)     $rose(initiate) |=> ##1 (progress throughout ##3 complete);\nendproperty\nassert_p_rose_24:assert property (p_rose_24) else $error(\"\");"
    },
    {
        "id": "1862_1863",
        "sva1": "property p_rose_25;\n@(posedge clk) $rose(flag_set) |-> ##2 flag_check;\nendproperty",
        "sva2": "property p_rose_25;\n@(posedge clk)         $rose(flag_set) |-> ##2 flag_check;\nendproperty\nassert_p_rose_25:assert property (p_rose_25) else $error(\"\");"
    },
    {
        "id": "1863_1864",
        "sva1": "property p_rose_26;\n@(posedge clk) $rose(cycle_start) |=> ##[1:3] cycle_end;\nendproperty",
        "sva2": "property p_rose_26;\n@(posedge clk)     $rose(cycle_start) |=> ##[1:3] cycle_end;\nendproperty\nassert_p_rose_26:assert property (p_rose_26) else $error(\"\");"
    },
    {
        "id": "1864_1865",
        "sva1": "property p_rose_27;\n@(posedge clk) $rose(packet_start) |-> ##4 packet_end;\nendproperty",
        "sva2": "property p_rose_27;\n@(posedge clk)         $rose(packet_start) |-> ##4 packet_end;\nendproperty\nassert_p_rose_27:assert property (p_rose_27) else $error(\"\");"
    },
    {
        "id": "1865_1866",
        "sva1": "property p_rose_29;\n@(posedge clk) $rose(handshake) |=> ##2 acknowledge;\nendproperty",
        "sva2": "property p_rose_29;\n@(posedge clk)         $rose(handshake) |=> ##2 acknowledge;\nendproperty\nassert_p_rose_29:assert property (p_rose_29) else $error(\"\");"
    },
    {
        "id": "1866_1867",
        "sva1": "property p_rose_2;\n@(posedge clk) $rose(start) |=> done;\nendproperty",
        "sva2": "property p_rose_2;\n@(posedge clk)         $rose(start) |=> done;\nendproperty\nassert_p_rose_2:assert property (p_rose_2) else $error(\"\");"
    },
    {
        "id": "1867_1868",
        "sva1": "property p_rose_30;\n@(posedge clk) $rose(sequence_begin) |-> ##1 sequence_active;\nendproperty",
        "sva2": "property p_rose_30;\n@(posedge clk)         $rose(sequence_begin) |-> ##1 sequence_active;\nendproperty\nassert_p_rose_30:assert property (p_rose_30) else $error(\"\");"
    },
    {
        "id": "1868_1869",
        "sva1": "property p_rose_31;\n@(posedge clk) $rose(mode_change) |=> new_mode_active;\nendproperty",
        "sva2": "property p_rose_31;\n@(posedge clk)     $rose(mode_change) |=> new_mode_active;\nendproperty\nassert_p_rose_31:assert property (p_rose_31) else $error(\"\");"
    },
    {
        "id": "1869_1870",
        "sva1": "property p_rose_32;\n@(posedge clk) $rose(security_on) |-> ##2 secure_state;\nendproperty",
        "sva2": "property p_rose_32;\n@(posedge clk)     $rose(security_on) |-> ##2 secure_state;\nendproperty\nassert_p_rose_32:assert property (p_rose_32) else $error(\"\");"
    },
    {
        "id": "1870_1871",
        "sva1": "property p_rose_33;\n@(posedge clk) $rose(access_grant) |=> ##1 access_valid;\nendproperty",
        "sva2": "property p_rose_33;\n@(posedge clk)         $rose(access_grant) |=> ##1 access_valid;\nendproperty\nassert_p_rose_33:assert property (p_rose_33) else $error(\"\");"
    },
    {
        "id": "1871_1872",
        "sva1": "property p_rose_34;\n@(posedge clk) $rose(clock_enable) |-> ##1 clock_running;\nendproperty",
        "sva2": "property p_rose_34;\n@(posedge clk)     $rose(clock_enable) |-> ##1 clock_running;\nendproperty\nassert_p_rose_34:assert property (p_rose_34) else $error(\"\");"
    },
    {
        "id": "1872_1873",
        "sva1": "property p_rose_35;\n@(posedge clk) $rose(reset_trigger) |=> ##2 system_reset;\nendproperty",
        "sva2": "property p_rose_35;\n@(posedge clk)     $rose(reset_trigger) |=> ##2 system_reset;\nendproperty\nassert_p_rose_35:assert property (p_rose_35) else $error(\"\");"
    },
    {
        "id": "1873_1874",
        "sva1": "property p_rose_37;\n@(posedge clk) $rose(limit_exceeded) |=> ##1 limit_handler;\nendproperty",
        "sva2": "property p_rose_37;\n@(posedge clk)     $rose(limit_exceeded) |=> ##1 limit_handler;\nendproperty\nassert_p_rose_37:assert property (p_rose_37) else $error(\"\");"
    },
    {
        "id": "1874_1875",
        "sva1": "property p_rose_38;\n@(posedge clk) $rose(overflow_detect) |-> ##2 overflow_flag;\nendproperty",
        "sva2": "property p_rose_38;\n@(posedge clk)         $rose(overflow_detect) |-> ##2 overflow_flag;\nendproperty\nassert_p_rose_38:assert property (p_rose_38) else $error(\"\");"
    },
    {
        "id": "1875_1876",
        "sva1": "property p_rose_36;\n@(posedge clk) $rose(threshold_reached) |-> ##1 action_taken;\nendproperty",
        "sva2": "property p_rose_36;\n@(posedge clk)         $rose(threshold_reached) |-> ##1 action_taken;\nendproperty\nassert_p_rose_36:assert property (p_rose_36) else $error(\"\");"
    },
    {
        "id": "1876_1877",
        "sva1": "property p_rose_39;\n@(posedge clk) $rose(underflow_detect) |=> ##2 underflow_flag;\nendproperty",
        "sva2": "property p_rose_39;\n@(posedge clk)         $rose(underflow_detect) |=> ##2 underflow_flag;\nendproperty\nassert_p_rose_39:assert property (p_rose_39) else $error(\"\");"
    },
    {
        "id": "1877_1878",
        "sva1": "property p_rose_3;\n@(posedge clk) $rose(valid_in) |-> ##2 valid_out;\nendproperty",
        "sva2": "property p_rose_3;\n@(posedge clk)         $rose(valid_in) |-> ##2 valid_out;\nendproperty\nassert_p_rose_3:assert property (p_rose_3) else $error(\"\");"
    },
    {
        "id": "1878_1879",
        "sva1": "property p_rose_40;\n@(posedge clk) $rose(parity_error) |-> ##1 error_handler;\nendproperty",
        "sva2": "property p_rose_40;\n@(posedge clk)         $rose(parity_error) |-> ##1 error_handler;\nendproperty\nassert_p_rose_40:assert property (p_rose_40) else $error(\"\");"
    },
    {
        "id": "1879_1880",
        "sva1": "property p_rose_41;\n@(posedge clk) $rose(crc_error) |=> ##2 crc_check;\nendproperty",
        "sva2": "property p_rose_41;\n@(posedge clk)     $rose(crc_error) |=> ##2 crc_check;\nendproperty\nassert_p_rose_41:assert property (p_rose_41) else $error(\"\");"
    },
    {
        "id": "1880_1881",
        "sva1": "property p_rose_42;\n@(posedge clk) $rose(timeout_event) |-> ##1 timeout_handler;\nendproperty",
        "sva2": "property p_rose_42;\n@(posedge clk)     $rose(timeout_event) |-> ##1 timeout_handler;\nendproperty\nassert_p_rose_42:assert property (p_rose_42) else $error(\"\");"
    },
    {
        "id": "1881_1882",
        "sva1": "property p_rose_43;\n@(posedge clk) $rose(interrupt_pending) |=> ##1 interrupt_ack;\nendproperty",
        "sva2": "property p_rose_43;\n@(posedge clk)     $rose(interrupt_pending) |=> ##1 interrupt_ack;\nendproperty\nassert_p_rose_43:assert property (p_rose_43) else $error(\"\");"
    },
    {
        "id": "1882_1883",
        "sva1": "property p_rose_44;\n@(posedge clk) $rose(dma_request) |-> ##2 dma_acknowledge;\nendproperty",
        "sva2": "property p_rose_44;\n@(posedge clk)         $rose(dma_request) |-> ##2 dma_acknowledge;\nendproperty\nassert_p_rose_44:assert property (p_rose_44) else $error(\"\");"
    },
    {
        "id": "1883_1884",
        "sva1": "property p_rose_45;\n@(posedge clk) $rose(cache_hit) |=> ##1 cache_read;\nendproperty",
        "sva2": "property p_rose_45;\n@(posedge clk)         $rose(cache_hit) |=> ##1 cache_read;\nendproperty\nassert_p_rose_45:assert property (p_rose_45) else $error(\"\");"
    },
    {
        "id": "1884_1885",
        "sva1": "property p_rose_46;\n@(posedge clk) $rose(bus_request) |-> ##1 bus_grant;\nendproperty",
        "sva2": "property p_rose_46;\n@(posedge clk)         $rose(bus_request) |-> ##1 bus_grant;\nendproperty\nassert_p_rose_46:assert property (p_rose_46) else $error(\"\");"
    },
    {
        "id": "1885_1886",
        "sva1": "property p_rose_48;\n@(posedge clk) $rose(branch_taken) |-> ##1 branch_target;\nendproperty",
        "sva2": "property p_rose_48;\n@(posedge clk)         $rose(branch_taken) |-> ##1 branch_target;\nendproperty\nassert_p_rose_48:assert property (p_rose_48) else $error(\"\");"
    },
    {
        "id": "1886_1887",
        "sva1": "property p_rose_47;\n@(posedge clk) $rose(pipeline_stall) |=> ##2 pipeline_clear;\nendproperty",
        "sva2": "property p_rose_47;\n@(posedge clk)     $rose(pipeline_stall) |=> ##2 pipeline_clear;\nendproperty\nassert_p_rose_47:assert property (p_rose_47) else $error(\"\");"
    },
    {
        "id": "1887_1888",
        "sva1": "property p_rose_49;\n@(posedge clk) $rose(exception_raised) |=> ##1 exception_handler;\nendproperty",
        "sva2": "property p_rose_49;\n@(posedge clk)     $rose(exception_raised) |=> ##1 exception_handler;\nendproperty\nassert_p_rose_49:assert property (p_rose_49) else $error(\"\");"
    },
    {
        "id": "1888_1889",
        "sva1": "property p_rose_4;\n@(posedge clk) $rose(enable) |-> !err;\nendproperty",
        "sva2": "property p_rose_4;\n@(posedge clk)         $rose(enable) |-> !err;\nendproperty\nassert_p_rose_4:assert property (p_rose_4) else $error(\"\");"
    },
    {
        "id": "1889_1890",
        "sva1": "property p_rose_50;\n@(posedge clk) $rose(debug_trigger) |-> ##2 debug_mode;\nendproperty",
        "sva2": "property p_rose_50;\n@(posedge clk)         $rose(debug_trigger) |-> ##2 debug_mode;\nendproperty\nassert_p_rose_50:assert property (p_rose_50) else $error(\"\");"
    },
    {
        "id": "1890_1891",
        "sva1": "property p_rose_5;\n@(posedge clk) $rose(go) |-> req ##1 ack;\nendproperty",
        "sva2": "property p_rose_5;\n@(posedge clk)         $rose(go) |-> req ##1 ack;\nendproperty\nassert_p_rose_5:assert property (p_rose_5) else $error(\"\");"
    },
    {
        "id": "1891_1892",
        "sva1": "property p_rose_6;\n@(posedge clk) $rose(init) |=> (ready throughout ##[1:3] done);\nendproperty",
        "sva2": "property p_rose_6;\n@(posedge clk)     $rose(init) |=> (ready throughout ##[1:3] done);\nendproperty\nassert_p_rose_6:assert property (p_rose_6) else $error(\"\");"
    },
    {
        "id": "1892_1893",
        "sva1": "property p_rose_7;\n@(posedge clk) $rose(trigger) |-> ##[1:5] response;\nendproperty",
        "sva2": "property p_rose_7;\n@(posedge clk)     $rose(trigger) |-> ##[1:5] response;\nendproperty\nassert_p_rose_7:assert property (p_rose_7) else $error(\"\");"
    },
    {
        "id": "1893_1894",
        "sva1": "property p_rose_9;\n@(posedge clk) $rose(activate) |=> first_match(##[0:2] active);\nendproperty",
        "sva2": "property p_rose_9;\n@(posedge clk)         $rose(activate) |=> first_match(##[0:2] active);\nendproperty\nassert_p_rose_9:assert property (p_rose_9) else $error(\"\");"
    },
    {
        "id": "1894_1895",
        "sva1": "property p_rose_8;\n@(posedge clk) $rose(run) |-> !stop until done;\nendproperty",
        "sva2": "property p_rose_8;\n@(posedge clk)         $rose(run) |-> (!stop) until done;\nendproperty\nassert_p_rose_8:assert property (p_rose_8) else $error(\"\");"
    },
    {
        "id": "1895_1896",
        "sva1": "property p_fell_11;\n@(negedge clk) $fell(flag) |=> $past(error,2) == 0;\nendproperty",
        "sva2": "property p_fell_11;\n@(negedge clk)     $fell(flag) |=> ($past(error, 2) == 0);\nendproperty\nassert_p_fell_11:assert property (p_fell_11) else $error(\"\");"
    },
    {
        "id": "1896_1897",
        "sva1": "property p_fell_10;\n@(posedge clk) $fell(select) |-> ##1 !active || timeout;\nendproperty",
        "sva2": "property p_fell_10;\n@(posedge clk)     $fell(select) |-> ##1 (!active || timeout);\nendproperty\nassert_p_fell_10:assert property (p_fell_10) else $error(\"\");"
    },
    {
        "id": "1897_1898",
        "sva1": "property p_fell_12;\n@(posedge clk) $fell(hold) |-> ##1 !wait_state;\nendproperty",
        "sva2": "property p_fell_12;\n@(posedge clk)         $fell(hold) |-> ##1 !wait_state;\nendproperty\nassert_p_fell_12:assert property (p_fell_12) else $error(\"\");"
    },
    {
        "id": "1898_1899",
        "sva1": "property p_fell_13;\n@(posedge clk) $fell(sync) |-> !async_event within ##[2:4] frame;\nendproperty",
        "sva2": "property p_fell_13;\n@(posedge clk)         $fell(sync) |-> !async_event within ##[2:4] frame;\nendproperty\nassert_p_fell_13:assert property (p_fell_13) else $error(\"\");"
    },
    {
        "id": "1899_1900",
        "sva1": "property p_fell_14;\n@(negedge clk) $fell(lock) |=> ##1 !unlock;\nendproperty",
        "sva2": "property p_fell_14;\n@(negedge clk)     $fell(lock) |=> ##1 !unlock;\nendproperty\nassert_p_fell_14:assert property (p_fell_14) else $error(\"\");"
    },
    {
        "id": "1900_1901",
        "sva1": "property p_fell_15;\n@(posedge clk) $fell(init) |-> ##3 $changed(status);\nendproperty",
        "sva2": "property p_fell_15;\n@(posedge clk)         $fell(init) |-> ##3 $changed(status);\nendproperty\nassert_p_fell_15:assert property (p_fell_15) else $error(\"\");"
    },
    {
        "id": "1901_1902",
        "sva1": "property p_fell_17;\n@(negedge clk) $fell(clear) |=> $past(counter,3) == 0;\nendproperty",
        "sva2": "property p_fell_17;\n@(negedge clk)         $fell(clear) |=> ($past(counter, 3) == 0);\nendproperty\nassert_p_fell_17:assert property (p_fell_17) else $error(\"\");"
    },
    {
        "id": "1902_1903",
        "sva1": "property p_fell_18;\n@(posedge clk) $fell(update) |-> ##1 !freeze;\nendproperty",
        "sva2": "property p_fell_18;\n@(posedge clk)         $fell(update) |-> ##1 !freeze;\nendproperty\nassert_p_fell_18:assert property (p_fell_18) else $error(\"\");"
    },
    {
        "id": "1903_1904",
        "sva1": "property p_fell_19;\n@(posedge clk) $fell(shift) |-> !load until ##2 store;\nendproperty",
        "sva2": "property p_fell_19;\n@(posedge clk)         $fell(shift) |-> !load until ##2 store;\nendproperty\nassert_p_fell_19:assert property (p_fell_19) else $error(\"\");"
    },
    {
        "id": "1904_1905",
        "sva1": "property p_fell_1;\n@(posedge clk) $fell(enable) |-> ##1 !fifo_full;\nendproperty",
        "sva2": "property p_fell_1;\n@(posedge clk)         $fell(enable) |-> ##1 !fifo_full;\nendproperty\nassert_p_fell_1:assert property (p_fell_1) else $error(\"\");"
    },
    {
        "id": "1905_1906",
        "sva1": "property p_fell_20;\n@(negedge clk) $fell(strobe) |=> $stable(data_in);\nendproperty",
        "sva2": "property p_fell_20;\n@(negedge clk)     $fell(strobe) |=> $stable(data_in);\nendproperty\nassert_p_fell_20:assert property (p_fell_20) else $error(\"\");"
    },
    {
        "id": "1906_1907",
        "sva1": "property p_fell_21;\n@(posedge clk) $fell(commit) |-> ##1 !abort;\nendproperty",
        "sva2": "property p_fell_21;\n@(posedge clk)         $fell(commit) |-> ##1 !abort;\nendproperty\nassert_p_fell_21:assert property (p_fell_21) else $error(\"\");"
    },
    {
        "id": "1907_1908",
        "sva1": "property p_fell_22;\n@(posedge clk) $fell(assert_irq) |-> !mask_irq throughout ##1 ack_irq;\nendproperty",
        "sva2": "property p_fell_22;\n@(posedge clk)     $fell(assert_irq) |-> (!mask_irq throughout ##1 ack_irq);\nendproperty\nassert_p_fell_22:assert property (p_fell_22) else $error(\"\");"
    },
    {
        "id": "1908_1909",
        "sva1": "property p_fell_23;\n@(negedge clk) $fell(push) |=> ##1 !pop;\nendproperty",
        "sva2": "property p_fell_23;\n@(negedge clk)         $fell(push) |=> ##1 !pop;\nendproperty\nassert_p_fell_23:assert property (p_fell_23) else $error(\"\");"
    },
    {
        "id": "1909_1910",
        "sva1": "property p_fell_24;\n@(posedge clk) $fell(incr) |-> !decr within ##2 overflow;\nendproperty",
        "sva2": "property p_fell_24;\n@(posedge clk)     $fell(incr) |-> !decr within ##2 overflow;\nendproperty\nassert_p_fell_24:assert property (p_fell_24) else $error(\"\");"
    },
    {
        "id": "1910_1911",
        "sva1": "property p_fell_25;\n@(posedge clk) $fell(serial_in) |-> ##1 !parallel_out;\nendproperty",
        "sva2": "property p_fell_25;\n@(posedge clk)         $fell(serial_in) |-> ##1 !parallel_out;\nendproperty\nassert_p_fell_25:assert property (p_fell_25) else $error(\"\");"
    },
    {
        "id": "1911_1912",
        "sva1": "property p_fell_26;\n@(negedge clk) $fell(phase) |=> $past(cycle,2) == 0;\nendproperty",
        "sva2": "property p_fell_26;\n@(negedge clk)     $fell(phase) |=> ($past(cycle, 2) == 0);\nendproperty\nassert_p_fell_26:assert property (p_fell_26) else $error(\"\");"
    },
    {
        "id": "1912_1913",
        "sva1": "property p_fell_28;\n@(posedge clk) $fell(arm) |-> ##1 !disarm;\nendproperty",
        "sva2": "property p_fell_28;\n@(posedge clk)         $fell(arm) |-> ##1 !disarm;\nendproperty\nassert_p_fell_28:assert property (p_fell_28) else $error(\"\");"
    },
    {
        "id": "1913_1914",
        "sva1": "property p_fell_29;\n@(negedge clk) $fell(qualify) |=> $stable(select);\nendproperty",
        "sva2": "property p_fell_29;\n@(negedge clk)     $fell(qualify) |=> $stable(select);\nendproperty\nassert_p_fell_29:assert property (p_fell_29) else $error(\"\");"
    },
    {
        "id": "1914_1915",
        "sva1": "property p_fell_2;\n@(negedge clk) $fell(ready) |=> $stable(data_bus);\nendproperty",
        "sva2": "property p_fell_2;\n@(negedge clk)     $fell(ready) |=> $stable(data_bus);\nendproperty\nassert_p_fell_2:assert property (p_fell_2) else $error(\"\");"
    },
    {
        "id": "1915_1916",
        "sva1": "property p_fell_30;\n@(posedge clk) $fell(activate) |-> !deactivate within ##3 reset;\nendproperty",
        "sva2": "property p_fell_30;\n@(posedge clk)     $fell(activate) |-> !deactivate within ##3 reset;\nendproperty\nassert_p_fell_30:assert property (p_fell_30) else $error(\"\");"
    },
    {
        "id": "1916_1917",
        "sva1": "property p_fell_31;\n@(posedge clk) $fell(clock_en) |-> ##1 !clock_gate;\nendproperty",
        "sva2": "property p_fell_31;\n@(posedge clk)     $fell(clock_en) |-> ##1 !clock_gate;\nendproperty\nassert_p_fell_31:assert property (p_fell_31) else $error(\"\");"
    },
    {
        "id": "1917_1918",
        "sva1": "property p_fell_32;\n@(negedge clk) $fell(polarity) |=> $changed(edge_select);\nendproperty",
        "sva2": "property p_fell_32;\n@(negedge clk)     $fell(polarity) |=> $changed(edge_select);\nendproperty\nassert_p_fell_32:assert property (p_fell_32) else $error(\"\");"
    },
    {
        "id": "1918_1919",
        "sva1": "property p_fell_34;\n@(posedge clk) $fell(barrier) |-> ##1 !bypass;\nendproperty",
        "sva2": "property p_fell_34;\n@(posedge clk)         $fell(barrier) |-> ##1 !bypass;\nendproperty\nassert_p_fell_34:assert property (p_fell_34) else $error(\"\");"
    },
    {
        "id": "1919_1920",
        "sva1": "property p_fell_33;\n@(posedge clk) $fell(serial_out) |-> !parallel_in until ##2 shift;\nendproperty",
        "sva2": "property p_fell_33;\n@(posedge clk)         $fell(serial_out) |-> !parallel_in until ##2 shift;\nendproperty\nassert_p_fell_33:assert property (p_fell_33) else $error(\"\");"
    },
    {
        "id": "1920_1921",
        "sva1": "property p_fell_35;\n@(negedge clk) $fell(align) |=> $past(sync,3) == 1;\nendproperty",
        "sva2": "property p_fell_35;\n@(negedge clk)     $fell(align) |=> ($past(sync, 3) == 1'b1);\nendproperty\nassert_p_fell_35:assert property (p_fell_35) else $error(\"\");"
    },
    {
        "id": "1921_1922",
        "sva1": "property p_fell_36;\n@(posedge clk) $fell(prefix) |-> !suffix within ##2 delimiter;\nendproperty",
        "sva2": "property p_fell_36;\n@(posedge clk)         $fell(prefix) |-> !suffix within ##2 delimiter;\nendproperty\nassert_p_fell_36:assert property (p_fell_36) else $error(\"\");"
    },
    {
        "id": "1922_1923",
        "sva1": "property p_fell_37;\n@(posedge clk) $fell(compress) |-> ##1 !decompress;\nendproperty",
        "sva2": "property p_fell_37;\n@(posedge clk)         $fell(compress) |-> ##1 !decompress;\nendproperty\nassert_p_fell_37:assert property (p_fell_37) else $error(\"\");"
    },
    {
        "id": "1923_1924",
        "sva1": "property p_fell_38;\n@(negedge clk) $fell(parity_en) |=> $stable(data_width);\nendproperty",
        "sva2": "property p_fell_38;\n@(negedge clk)     $fell(parity_en) |=> $stable(data_width);\nendproperty\nassert_p_fell_38:assert property (p_fell_38) else $error(\"\");"
    },
    {
        "id": "1924_1925",
        "sva1": "property p_fell_3;\n@(posedge clk) $fell(start) |-> ##2 done;\nendproperty",
        "sva2": "property p_fell_3;\n@(posedge clk)     $fell(start) |-> ##2 done;\nendproperty\nassert_p_fell_3:assert property (p_fell_3) else $error(\"\");"
    },
    {
        "id": "1925_1926",
        "sva1": "property p_fell_40;\n@(posedge clk) $fell(backup) |-> ##1 !restore;\nendproperty",
        "sva2": "property p_fell_40;\n@(posedge clk)         $fell(backup) |-> ##1 !restore;\nendproperty\nassert_p_fell_40:assert property (p_fell_40) else $error(\"\");"
    },
    {
        "id": "1926_1927",
        "sva1": "property p_fell_41;\n@(negedge clk) $fell(interleave) |=> $past(bit_order,2) == 0;\nendproperty",
        "sva2": "property p_fell_41;\n@(negedge clk)     $fell(interleave) |=> $past(bit_order, 2) == 0;\nendproperty\nassert_p_fell_41:assert property (p_fell_41) else $error(\"\");"
    },
    {
        "id": "1927_1928",
        "sva1": "property p_fell_42;\n@(posedge clk) $fell(encode) |-> !decode within ##3 transmit;\nendproperty",
        "sva2": "property p_fell_42;\n@(posedge clk)     $fell(encode) |-> !decode within ##3 transmit;\nendproperty\nassert_p_fell_42:assert property (p_fell_42) else $error(\"\");"
    },
    {
        "id": "1928_1929",
        "sva1": "property p_fell_43;\n@(posedge clk) $fell(encrypt) |-> ##1 !decrypt;\nendproperty",
        "sva2": "property p_fell_43;\n@(posedge clk)         $fell(encrypt) |-> ##1 !decrypt;\nendproperty\nassert_p_fell_43:assert property (p_fell_43) else $error(\"\");"
    },
    {
        "id": "1929_1930",
        "sva1": "property p_fell_44;\n@(negedge clk) $fell(scramble) |=> $stable(seed);\nendproperty",
        "sva2": "property p_fell_44;\n@(negedge clk)         $fell(scramble) |=> $stable(seed);\nendproperty\nassert_p_fell_44:assert property (p_fell_44) else $error(\"\");"
    },
    {
        "id": "1930_1931",
        "sva1": "property p_fell_45;\n@(posedge clk) $fell(whiten) |-> !dewhiten until ##2 sync_word;\nendproperty",
        "sva2": "property p_fell_45;\n@(posedge clk)         $fell(whiten) |-> !dewhiten until ##2 sync_word;\nendproperty\nassert_p_fell_45:assert property (p_fell_45) else $error(\"\");"
    },
    {
        "id": "1931_1932",
        "sva1": "property p_fell_47;\n@(negedge clk) $fell(header) |=> $past(payload,3) == 0;\nendproperty",
        "sva2": "property p_fell_47;\n@(negedge clk)     $fell(header) |=> $past(payload, 3) == 0;\nendproperty\nassert_p_fell_47:assert property (p_fell_47) else $error(\"\");"
    },
    {
        "id": "1932_1933",
        "sva1": "property p_fell_46;\n@(posedge clk) $fell(preamble) |-> ##1 !postamble;\nendproperty",
        "sva2": "property p_fell_46;\n@(posedge clk)         $fell(preamble) |-> ##1 !postamble;\nendproperty\nassert_p_fell_46:assert property (p_fell_46) else $error(\"\");"
    },
    {
        "id": "1933_1934",
        "sva1": "property p_fell_48;\n@(posedge clk) $fell(trailer) |-> !padding within ##2 eof;\nendproperty",
        "sva2": "property p_fell_48;\n@(posedge clk)     $fell(trailer) |-> !padding within ##2 eof;\nendproperty\nassert_p_fell_48:assert property (p_fell_48) else $error(\"\");"
    },
    {
        "id": "1934_1935",
        "sva1": "property p_fell_49;\n@(posedge clk) $fell(terminate) |-> ##1 !suspend;\nendproperty",
        "sva2": "property p_fell_49;\n@(posedge clk)         $fell(terminate) |-> ##1 !suspend;\nendproperty\nassert_p_fell_49:assert property (p_fell_49) else $error(\"\");"
    },
    {
        "id": "1935_1936",
        "sva1": "property p_fell_4;\n@(posedge clk) $fell(ack) |-> !req throughout ##[1:3] grant;\nendproperty",
        "sva2": "property p_fell_4;\n@(posedge clk)     $fell(ack) |-> !req throughout ##[1:3] grant;\nendproperty\nassert_p_fell_4:assert property (p_fell_4) else $error(\"\");"
    },
    {
        "id": "1936_1937",
        "sva1": "property p_fell_50;\n@(negedge clk) $fell(validate) |=> $stable(checksum);\nendproperty",
        "sva2": "property p_fell_50;\n@(negedge clk)     $fell(validate) |=> $stable(checksum);\nendproperty\nassert_p_fell_50:assert property (p_fell_50) else $error(\"\");"
    },
    {
        "id": "1937_1938",
        "sva1": "property p_fell_5;\n@(negedge clk) $fell(interrupt) |=> !int_pending;\nendproperty",
        "sva2": "property p_fell_5;\n@(negedge clk)     $fell(interrupt) |=> !int_pending;\nendproperty\nassert_p_fell_5:assert property (p_fell_5) else $error(\"\");"
    },
    {
        "id": "1938_1939",
        "sva1": "property p_fell_6;\n@(posedge clk) $fell(write_en) |-> ##1 read_en || !busy;\nendproperty",
        "sva2": "property p_fell_6;\n@(posedge clk)         $fell(write_en) |-> ##1 (read_en || !busy);\nendproperty\nassert_p_fell_6:assert property (p_fell_6) else $error(\"\");"
    },
    {
        "id": "1939_1940",
        "sva1": "property p_fell_7;\n@(posedge clk) $fell(reset_n) |-> ##[1:5] $stable(config_reg);\nendproperty",
        "sva2": "property p_fell_7;\n@(posedge clk)     $fell(reset_n) |-> ##[1:5] $stable(config_reg);\nendproperty\nassert_p_fell_7:assert property (p_fell_7) else $error(\"\");"
    },
    {
        "id": "1940_1941",
        "sva1": "property p_fell_8;\n@(negedge clk) $fell(valid_in) |=> ##2 !valid_out;\nendproperty",
        "sva2": "property p_fell_8;\n@(negedge clk)         $fell(valid_in) |=> ##2 !valid_out;\nendproperty\nassert_p_fell_8:assert property (p_fell_8) else $error(\"\");"
    },
    {
        "id": "1941_1942",
        "sva1": "property p_stable_threshold_after_set;\n@(posedge clk)     set_thresh |=> $stable(alarm_threshold);\nendproperty",
        "sva2": "property p_stable_threshold_after_set;\n@(posedge clk)         set_thresh == 1'b1 |=> $stable(alarm_threshold);\nendproperty\nassert_p_stable_threshold_after_set:assert property (p_stable_threshold_after_set) else $error(\"\");"
    },
    {
        "id": "1942_1943",
        "sva1": "property p_stable_id_during_sel;\n@(posedge clk)     chip_select |-> $stable(device_id);\nendproperty",
        "sva2": "property p_stable_id_during_sel;\n@(posedge clk)     chip_select == 1'b1 |-> $stable(device_id);\nendproperty\nassert_p_stable_id_during_sel:assert property (p_stable_id_during_sel) else $error(\"\");"
    },
    {
        "id": "1943_1944",
        "sva1": "property p_stable_packet_during_tx;\n@(posedge clk)     tx_active |-> $stable(packet_header);\nendproperty",
        "sva2": "property p_stable_packet_during_tx;\n@(posedge clk)     tx_active == 1'b1 |-> $stable(packet_header);\nendproperty\nassert_p_stable_packet_during_tx:assert property (p_stable_packet_during_tx) else $error(\"\");"
    },
    {
        "id": "1944_1945",
        "sva1": "property p_stable_divider_after_prog;\n@(posedge clk)     prog_divider |=> $stable(clock_divider);\nendproperty",
        "sva2": "property p_stable_divider_after_prog;\n@(posedge clk)         prog_divider |=> $stable(clock_divider);\nendproperty\nassert_p_stable_divider_after_prog:assert property (p_stable_divider_after_prog) else $error(\"\");"
    },
    {
        "id": "1945_1946",
        "sva1": "property p_stable_cmd_during_busy;\n@(posedge clk)     busy_flag |-> $stable(command_reg);\nendproperty",
        "sva2": "property p_stable_cmd_during_busy;\n@(posedge clk)         busy_flag == 1'b1 |-> $stable(command_reg);\nendproperty\nassert_p_stable_cmd_during_busy:assert property (p_stable_cmd_during_busy) else $error(\"\");"
    },
    {
        "id": "1946_1947",
        "sva1": "property p_stable_vector_3cycles;\n@(posedge clk)     $stable(int_vector)[*3];\nendproperty",
        "sva2": "property p_stable_vector_3cycles;\n@(posedge clk)     $stable(int_vector)[*3];\nendproperty\nassert_p_stable_vector_3cycles:assert property (p_stable_vector_3cycles) else $error(\"\");"
    },
    {
        "id": "1947_1948",
        "sva1": "property p_stable_ctrl_during_lock;\n@(posedge clk)     lock_acquired |-> $stable(control_bits);\nendproperty",
        "sva2": "property p_stable_ctrl_during_lock;\n@(posedge clk)         lock_acquired |-> $stable(control_bits);\nendproperty\nassert_p_stable_ctrl_during_lock:assert property (p_stable_ctrl_during_lock) else $error(\"\");"
    },
    {
        "id": "1948_1949",
        "sva1": "property p_stable_param_after_load;\n@(posedge clk)     param_load |=> $stable(operation_param);\nendproperty",
        "sva2": "property p_stable_param_after_load;\n@(posedge clk)     param_load == 1'b1 |=> $stable(operation_param);\nendproperty\nassert_p_stable_param_after_load:assert property (p_stable_param_after_load) else $error(\"\");"
    },
    {
        "id": "1949_1950",
        "sva1": "property p_stable_addr_during_dma;\n@(posedge clk)     dma_active |-> $stable(dma_addr);\nendproperty",
        "sva2": "property p_stable_addr_during_dma;\n@(posedge clk)         dma_active == 1'b1 |-> $stable(dma_addr);\nendproperty\nassert_p_stable_addr_during_dma:assert property (p_stable_addr_during_dma) else $error(\"\");"
    },
    {
        "id": "1950_1951",
        "sva1": "property p_stable_polarity_after_cfg;\n@(posedge clk)     polarity_cfg |=> $stable(int_polarity);\nendproperty",
        "sva2": "property p_stable_polarity_after_cfg;\n@(posedge clk)     polarity_cfg |=> $stable(int_polarity);\nendproperty\nassert_p_stable_polarity_after_cfg:assert property (p_stable_polarity_after_cfg) else $error(\"\");"
    },
    {
        "id": "1951_1952",
        "sva1": "property p_stable_addr_during_en;\n@(posedge clk)     en |-> $stable(addr);\nendproperty",
        "sva2": "property p_stable_addr_during_en;\n@(posedge clk)         en == 1'b1 |-> $stable(addr);\nendproperty\nassert_p_stable_addr_during_en:assert property (p_stable_addr_during_en) else $error(\"\");"
    },
    {
        "id": "1952_1953",
        "sva1": "property p_stable_mask_during_irq;\n@(posedge clk)     irq_pending |-> $stable(int_mask);\nendproperty",
        "sva2": "property p_stable_mask_during_irq;\n@(posedge clk)         irq_pending |-> $stable(int_mask);\nendproperty\nassert_p_stable_mask_during_irq:assert property (p_stable_mask_during_irq) else $error(\"\");"
    },
    {
        "id": "1953_1954",
        "sva1": "property p_stable_key_during_auth;\n@(posedge clk)     auth_in_progress |-> $stable(encryption_key);\nendproperty",
        "sva2": "property p_stable_key_during_auth;\n@(posedge clk)     auth_in_progress == 1'b1 |-> $stable(encryption_key);\nendproperty\nassert_p_stable_key_during_auth:assert property (p_stable_key_during_auth) else $error(\"\");"
    },
    {
        "id": "1954_1955",
        "sva1": "property p_stable_temp_during_conv;\n@(posedge clk)     conversion_active |-> $stable(temp_setting);\nendproperty",
        "sva2": "property p_stable_temp_during_conv;\n@(posedge clk)     conversion_active == 1'b1 |-> $stable(temp_setting);\nendproperty\nassert_p_stable_temp_during_conv:assert property (p_stable_temp_during_conv) else $error(\"\");"
    },
    {
        "id": "1955_1956",
        "sva1": "property p_stable_window_2cycles;\n@(posedge clk)     $stable(sampling_window)[*2];\nendproperty",
        "sva2": "property p_stable_window_2cycles;\n@(posedge clk)     $stable(sampling_window)[*2];\nendproperty\nassert_p_stable_window_2cycles:assert property (p_stable_window_2cycles) else $error(\"\");"
    },
    {
        "id": "1956_1957",
        "sva1": "property p_stable_mode_during_sleep;\n@(posedge clk)     sleep_mode |-> $stable(power_mode);\nendproperty",
        "sva2": "property p_stable_mode_during_sleep;\n@(posedge clk)         sleep_mode == 1'b1 |-> $stable(power_mode);\nendproperty\nassert_p_stable_mode_during_sleep:assert property (p_stable_mode_during_sleep) else $error(\"\");"
    },
    {
        "id": "1957_1958",
        "sva1": "property p_stable_freq_during_pll;\n@(posedge clk)     pll_locked |-> $stable(reference_freq);\nendproperty",
        "sva2": "property p_stable_freq_during_pll;\n@(posedge clk)     pll_locked == 1'b1 |-> $stable(reference_freq);\nendproperty\nassert_p_stable_freq_during_pll:assert property (p_stable_freq_during_pll) else $error(\"\");"
    },
    {
        "id": "1958_1959",
        "sva1": "property p_stable_pattern_3cycles;\n@(posedge clk)     $stable(test_pattern)[*3];\nendproperty",
        "sva2": "property p_stable_pattern_3cycles;\n@(posedge clk)     $stable(test_pattern)[*3];\nendproperty\nassert_p_stable_pattern_3cycles:assert property (p_stable_pattern_3cycles) else $error(\"\");"
    },
    {
        "id": "1959_1960",
        "sva1": "property p_stable_offset_after_cal;\n@(posedge clk)     calibration_done |=> $stable(voltage_offset);\nendproperty",
        "sva2": "property p_stable_offset_after_cal;\n@(posedge clk)     calibration_done |=> $stable(voltage_offset);\nendproperty\nassert_p_stable_offset_after_cal:assert property (p_stable_offset_after_cal) else $error(\"\");"
    },
    {
        "id": "1960_1961",
        "sva1": "property p_stable_filter_during_adc;\n@(posedge clk)     adc_converting |-> $stable(filter_coeff);\nendproperty",
        "sva2": "property p_stable_filter_during_adc;\n@(posedge clk)     adc_converting == 1'b1 |-> $stable(filter_coeff);\nendproperty\nassert_p_stable_filter_during_adc:assert property (p_stable_filter_during_adc) else $error(\"\");"
    },
    {
        "id": "1961_1962",
        "sva1": "property p_stable_data_after_reset;\n@(posedge clk)     !rst_n |=> $stable(data_bus);\nendproperty",
        "sva2": "property p_stable_data_after_reset;\n@(posedge clk)         !rst_n |=> $stable(data_bus);\nendproperty\nassert_p_stable_data_after_reset:assert property (p_stable_data_after_reset) else $error(\"\");"
    },
    {
        "id": "1962_1963",
        "sva1": "property p_stable_bias_after_set;\n@(posedge clk)     bias_set |=> $stable(current_bias);\nendproperty",
        "sva2": "property p_stable_bias_after_set;\n@(posedge clk)         bias_set |=> $stable(current_bias);\nendproperty\nassert_p_stable_bias_after_set:assert property (p_stable_bias_after_set) else $error(\"\");"
    },
    {
        "id": "1963_1964",
        "sva1": "property p_stable_gain_during_amp;\n@(posedge clk)     amplifier_on |-> $stable(gain_setting);\nendproperty",
        "sva2": "property p_stable_gain_during_amp;\n@(posedge clk)     amplifier_on == 1'b1 |-> $stable(gain_setting);\nendproperty\nassert_p_stable_gain_during_amp:assert property (p_stable_gain_during_amp) else $error(\"\");"
    },
    {
        "id": "1964_1965",
        "sva1": "property p_stable_delay_2cycles;\n@(posedge clk)     $stable(prop_delay)[*2];\nendproperty",
        "sva2": "property p_stable_delay_2cycles;\n@(posedge clk)     $stable(prop_delay)[*2];\nendproperty\nassert_p_stable_delay_2cycles:assert property (p_stable_delay_2cycles) else $error(\"\");"
    },
    {
        "id": "1965_1966",
        "sva1": "property p_stable_ref_during_sample;\n@(posedge clk)     sampling_active |-> $stable(reference_voltage);\nendproperty",
        "sva2": "property p_stable_ref_during_sample;\n@(posedge clk)         sampling_active |-> $stable(reference_voltage);\nendproperty\nassert_p_stable_ref_during_sample:assert property (p_stable_ref_during_sample) else $error(\"\");"
    },
    {
        "id": "1966_1967",
        "sva1": "property p_stable_code_during_fetch;\n@(posedge clk)     fetch_enable |-> $stable(opcode);\nendproperty",
        "sva2": "property p_stable_code_during_fetch;\n@(posedge clk)         fetch_enable == 1'b1 |-> $stable(opcode);\nendproperty\nassert_p_stable_code_during_fetch:assert property (p_stable_code_during_fetch) else $error(\"\");"
    },
    {
        "id": "1967_1968",
        "sva1": "property p_stable_trim_after_prog;\n@(posedge clk)     trim_program |=> $stable(osc_trim);\nendproperty",
        "sva2": "property p_stable_trim_after_prog;\n@(posedge clk)     trim_program |=> $stable(osc_trim);\nendproperty\nassert_p_stable_trim_after_prog:assert property (p_stable_trim_after_prog) else $error(\"\");"
    },
    {
        "id": "1968_1969",
        "sva1": "property p_stable_limit_during_mon;\n@(posedge clk)     monitor_active |-> $stable(threshold_limit);\nendproperty",
        "sva2": "property p_stable_limit_during_mon;\n@(posedge clk)         monitor_active |-> $stable(threshold_limit);\nendproperty\nassert_p_stable_limit_during_mon:assert property (p_stable_limit_during_mon) else $error(\"\");"
    },
    {
        "id": "1969_1970",
        "sva1": "property p_stable_calib_3cycles;\n@(posedge clk)     $stable(calib_data)[*3];\nendproperty",
        "sva2": "property p_stable_calib_3cycles;\n@(posedge clk)     $stable(calib_data)[*3];\nendproperty\nassert_p_stable_calib_3cycles:assert property (p_stable_calib_3cycles) else $error(\"\");"
    },
    {
        "id": "1970_1971",
        "sva1": "property p_stable_phase_during_adj;\n@(posedge clk)     !phase_adjust |-> $stable(clock_phase);\nendproperty",
        "sva2": "property p_stable_phase_during_adj;\n@(posedge clk)     !phase_adjust |-> $stable(clock_phase);\nendproperty\nassert_p_stable_phase_during_adj:assert property (p_stable_phase_during_adj) else $error(\"\");"
    },
    {
        "id": "1971_1972",
        "sva1": "property p_stable_margin_after_test;\n@(posedge clk)     margin_test_done |=> $stable(timing_margin);\nendproperty",
        "sva2": "property p_stable_margin_after_test;\n@(posedge clk)         margin_test_done == 1'b1 |=> $stable(timing_margin);\nendproperty\nassert_p_stable_margin_after_test:assert property (p_stable_margin_after_test) else $error(\"\");"
    },
    {
        "id": "1972_1973",
        "sva1": "property p_config_stable_3cycles;\n@(posedge clk)     $stable(config_reg)[*3];\nendproperty",
        "sva2": "property p_config_stable_3cycles;\n@(posedge clk)     $stable(config_reg)[*3];\nendproperty\nassert_p_config_stable_3cycles:assert property (p_config_stable_3cycles) else $error(\"\");"
    },
    {
        "id": "1973_1974",
        "sva1": "property p_stable_map_during_config;\n@(posedge clk)     mem_map_config |-> $stable(address_map);\nendproperty",
        "sva2": "property p_stable_map_during_config;\n@(posedge clk)     mem_map_config |-> $stable(address_map);\nendproperty\nassert_p_stable_map_during_config:assert property (p_stable_map_during_config) else $error(\"\");"
    },
    {
        "id": "1974_1975",
        "sva1": "property p_stable_bw_during_filter;\n@(posedge clk)     filter_enable |-> $stable(bandwidth);\nendproperty",
        "sva2": "property p_stable_bw_during_filter;\n@(posedge clk)         filter_enable == 1'b1 |-> $stable(bandwidth);\nendproperty\nassert_p_stable_bw_during_filter:assert property (p_stable_bw_during_filter) else $error(\"\");"
    },
    {
        "id": "1975_1976",
        "sva1": "property p_stable_div_2cycles;\n@(posedge clk)     $stable(clock_div)[*2];\nendproperty",
        "sva2": "property p_stable_div_2cycles;\n@(posedge clk)     $stable(clock_div)[*2];\nendproperty\nassert_p_stable_div_2cycles:assert property (p_stable_div_2cycles) else $error(\"\");"
    },
    {
        "id": "1976_1977",
        "sva1": "property p_stable_ratio_during_conv;\n@(posedge clk)     conversion_start |-> $stable(clock_ratio);\nendproperty",
        "sva2": "property p_stable_ratio_during_conv;\n@(posedge clk)         conversion_start |-> $stable(clock_ratio);\nendproperty\nassert_p_stable_ratio_during_conv:assert property (p_stable_ratio_during_conv) else $error(\"\");"
    },
    {
        "id": "1977_1978",
        "sva1": "property p_stable_cfg_during_boot;\n@(posedge clk)     boot_in_progress |-> $stable(boot_config);\nendproperty",
        "sva2": "property p_stable_cfg_during_boot;\n@(posedge clk)         boot_in_progress |-> $stable(boot_config);\nendproperty\nassert_p_stable_cfg_during_boot:assert property (p_stable_cfg_during_boot) else $error(\"\");"
    },
    {
        "id": "1978_1979",
        "sva1": "property p_stable_ref_during_power;\n@(posedge clk)     power_good |-> $stable(voltage_ref);\nendproperty",
        "sva2": "property p_stable_ref_during_power;\n@(posedge clk)         power_good == 1'b1 |-> $stable(voltage_ref);\nendproperty\nassert_p_stable_ref_during_power:assert property (p_stable_ref_during_power) else $error(\"\");"
    },
    {
        "id": "1979_1980",
        "sva1": "property p_stable_temp_3cycles;\n@(posedge clk)     $stable(temp_reading)[*3];\nendproperty",
        "sva2": "property p_stable_temp_3cycles;\n@(posedge clk)     $stable(temp_reading)[*3];\nendproperty\nassert_p_stable_temp_3cycles:assert property (p_stable_temp_3cycles) else $error(\"\");"
    },
    {
        "id": "1980_1981",
        "sva1": "property p_stable_addr_during_cache;\n@(posedge clk)     cache_hit |-> $stable(cache_addr);\nendproperty",
        "sva2": "property p_stable_addr_during_cache;\n@(posedge clk)         cache_hit == 1'b1 |-> $stable(cache_addr);\nendproperty\nassert_p_stable_addr_during_cache:assert property (p_stable_addr_during_cache) else $error(\"\");"
    },
    {
        "id": "1981_1982",
        "sva1": "property p_stable_mode_during_scan;\n@(posedge clk)     scan_enable |-> $stable(test_mode);\nendproperty",
        "sva2": "property p_stable_mode_during_scan;\n@(posedge clk)     scan_enable == 1'b1 |-> $stable(test_mode);\nendproperty\nassert_p_stable_mode_during_scan:assert property (p_stable_mode_during_scan) else $error(\"\");"
    },
    {
        "id": "1982_1983",
        "sva1": "property p_stable_setpoint_after_set;\n@(posedge clk)     setpoint_update |=> $stable(temp_setpoint);\nendproperty",
        "sva2": "property p_stable_setpoint_after_set;\n@(posedge clk)     setpoint_update |=> $stable(temp_setpoint);\nendproperty\nassert_p_stable_setpoint_after_set:assert property (p_stable_setpoint_after_set) else $error(\"\");"
    },
    {
        "id": "1983_1984",
        "sva1": "property p_stable_ctrl_during_grant;\n@(posedge clk)     grant |-> $stable(ctrl_sig);\nendproperty",
        "sva2": "property p_stable_ctrl_during_grant;\n@(posedge clk)         grant == 1'b1 |-> $stable(ctrl_sig);\nendproperty\nassert_p_stable_ctrl_during_grant:assert property (p_stable_ctrl_during_grant) else $error(\"\");"
    },
    {
        "id": "1984_1985",
        "sva1": "property p_stable_pipe_during_flush;\n@(posedge clk)     pipeline_flush |-> $stable(pipe_state);\nendproperty",
        "sva2": "property p_stable_pipe_during_flush;\n@(posedge clk)         pipeline_flush |-> $stable(pipe_state);\nendproperty\nassert_p_stable_pipe_during_flush:assert property (p_stable_pipe_during_flush) else $error(\"\");"
    },
    {
        "id": "1985_1986",
        "sva1": "property p_stable_mode_after_init;\n@(posedge clk)     init_done |=> $stable(operation_mode);\nendproperty",
        "sva2": "property p_stable_mode_after_init;\n@(posedge clk)     init_done == 1'b1 |=> $stable(operation_mode);\nendproperty\nassert_p_stable_mode_after_init:assert property (p_stable_mode_after_init) else $error(\"\");"
    },
    {
        "id": "1986_1987",
        "sva1": "property p_addr_stable_during_read;\n@(posedge clk)     read_en |-> $stable(mem_addr);\nendproperty",
        "sva2": "property p_addr_stable_during_read;\n@(posedge clk)     read_en == 1'b1 |-> $stable(mem_addr);\nendproperty\nassert_p_addr_stable_during_read:assert property (p_addr_stable_during_read) else $error(\"\");"
    },
    {
        "id": "1987_1988",
        "sva1": "property p_stable_cfg_during_update;\n@(posedge clk)     !cfg_update |-> $stable(config_word);\nendproperty",
        "sva2": "property p_stable_cfg_during_update;\n@(posedge clk)         !cfg_update |-> $stable(config_word);\nendproperty\nassert_p_stable_cfg_during_update:assert property (p_stable_cfg_during_update) else $error(\"\");"
    },
    {
        "id": "1988_1989",
        "sva1": "property p_stable_status_2cycles;\n@(posedge clk)     $stable(status_reg)[*2];\nendproperty",
        "sva2": "property p_stable_status_2cycles;\n@(posedge clk)     $stable(status_reg)[*2];\nendproperty\nassert_p_stable_status_2cycles:assert property (p_stable_status_2cycles) else $error(\"\");"
    },
    {
        "id": "1989_1990",
        "sva1": "property p_stable_parity_during_xfer;\n@(posedge clk)     data_valid |-> $stable(parity_bit);\nendproperty",
        "sva2": "property p_stable_parity_during_xfer;\n@(posedge clk)     data_valid == 1'b1 |-> $stable(parity_bit);\nendproperty\nassert_p_stable_parity_during_xfer:assert property (p_stable_parity_during_xfer) else $error(\"\");"
    },
    {
        "id": "1990_1991",
        "sva1": "property p_past_packet_start_implies_end;\n@(posedge clk)     $past(pkt_start, 4) |-> pkt_end;\nendproperty",
        "sva2": "property p_past_packet_start_implies_end;\n@(posedge clk)         $past(pkt_start, 4) |-> pkt_end;\nendproperty\nassert_p_past_packet_start_implies_end:assert property (p_past_packet_start_implies_end) else $error(\"\");"
    },
    {
        "id": "1991_1992",
        "sva1": "property p_past_write_followed_by_read;\n@(posedge clk)     $past(wr_en, 2) && !wr_en |-> rd_en;\nendproperty",
        "sva2": "property p_past_write_followed_by_read;\n@(posedge clk)         ($past(wr_en, 2) && !wr_en) |-> rd_en;\nendproperty\nassert_p_past_write_followed_by_read:assert property (p_past_write_followed_by_read) else $error(\"\");"
    },
    {
        "id": "1992_1993",
        "sva1": "property p_past_credit_available_after_3cyc;\n@(posedge clk)     $past(credit_consumed, 3) |-> credit_available;\nendproperty",
        "sva2": "property p_past_credit_available_after_3cyc;\n@(posedge clk)         $past(credit_consumed, 3) |-> credit_available;\nendproperty\nassert_p_past_credit_available_after_3cyc:assert property (p_past_credit_available_after_3cyc) else $error(\"\");"
    },
    {
        "id": "1993_1994",
        "sva1": "property p_past_interrupt_cleared;\n@(posedge clk)     $past(interrupt, 2) && $past(interrupt_ack, 1) |-> !interrupt;\nendproperty",
        "sva2": "property p_past_interrupt_cleared;\n@(posedge clk)         ($past(interrupt, 2) && $past(interrupt_ack, 1)) |-> !interrupt;\nendproperty\nassert_p_past_interrupt_cleared:assert property (p_past_interrupt_cleared) else $error(\"\");"
    },
    {
        "id": "1994_1995",
        "sva1": "property p_past_fifo_push_pop_balance;\n@(posedge clk)     $past(fifo_push, 2) && !fifo_push |-> fifo_pop;\nendproperty",
        "sva2": "property p_past_fifo_push_pop_balance;\n@(posedge clk)     ($past(fifo_push, 2) && !fifo_push) |-> fifo_pop;\nendproperty\nassert_p_past_fifo_push_pop_balance:assert property (p_past_fifo_push_pop_balance) else $error(\"\");"
    },
    {
        "id": "1995_1996",
        "sva1": "property p_past_power_state_transition;\n@(posedge clk)     $past(pwr_state, 1) == LOW_PWR |-> pwr_state != OFF;\nendproperty",
        "sva2": "property p_past_power_state_transition;\n@(posedge clk)     $past(pwr_state, 1) == LOW_PWR |-> pwr_state != OFF;\nendproperty\nassert_p_past_power_state_transition:assert property (p_past_power_state_transition) else $error(\"\");"
    },
    {
        "id": "1996_1997",
        "sva1": "property p_past_data_ready_implies_consumed;\n@(posedge clk)     $past(data_ready, 3) |-> data_consumed;\nendproperty",
        "sva2": "property p_past_data_ready_implies_consumed;\n@(posedge clk)         $past(data_ready, 3) |-> data_consumed;\nendproperty\nassert_p_past_data_ready_implies_consumed:assert property (p_past_data_ready_implies_consumed) else $error(\"\");"
    },
    {
        "id": "1997_1998",
        "sva1": "property p_past_cache_hit_ratio;\n@(posedge clk)     $past(cache_access, 5) |-> cache_hit;\nendproperty",
        "sva2": "property p_past_cache_hit_ratio;\n@(posedge clk)         $past(cache_access, 5) |-> cache_hit;\nendproperty\nassert_p_past_cache_hit_ratio:assert property (p_past_cache_hit_ratio) else $error(\"\");"
    },
    {
        "id": "1998_1999",
        "sva1": "property p_past_clock_divider_stable;\n@(posedge clk)     $past(div_clk, 2) == div_clk;\nendproperty",
        "sva2": "property p_past_clock_divider_stable;\n@(posedge clk)     $past(div_clk, 2) == div_clk;\nendproperty\nassert_p_past_clock_divider_stable:assert property (p_past_clock_divider_stable) else $error(\"\");"
    },
    {
        "id": "1999_2000",
        "sva1": "property p_past_data_stable_2cyc;\n@(posedge clk)      $past(data_valid, 2) |-> data_valid;\nendproperty",
        "sva2": "property p_past_data_stable_2cyc;\n@(posedge clk)         $past(data_valid, 2) |-> data_valid;\nendproperty\nassert_p_past_data_stable_2cyc:assert property (p_past_data_stable_2cyc) else $error(\"\");"
    },
    {
        "id": "2000_2001",
        "sva1": "property p_past_dma_transfer_complete;\n@(posedge clk)     $past(dma_start, 6) |-> dma_done;\nendproperty",
        "sva2": "property p_past_dma_transfer_complete;\n@(posedge clk)         $past(dma_start, 6) |-> dma_done;\nendproperty\nassert_p_past_dma_transfer_complete:assert property (p_past_dma_transfer_complete) else $error(\"\");"
    },
    {
        "id": "2001_2002",
        "sva1": "property p_past_voltage_threshold_met;\n@(posedge clk)     $past(voltage_monitor, 3) > 2.5 |-> voltage_ok;\nendproperty",
        "sva2": "property p_past_voltage_threshold_met;\n@(posedge clk)         $past(voltage_monitor, 3) > 2.5 |-> voltage_ok;\nendproperty\nassert_p_past_voltage_threshold_met:assert property (p_past_voltage_threshold_met) else $error(\"\");"
    },
    {
        "id": "2002_2003",
        "sva1": "property p_past_sensor_data_valid;\n@(posedge clk)     $past(sensor_enable, 1) |-> sensor_data_valid;\nendproperty",
        "sva2": "property p_past_sensor_data_valid;\n@(posedge clk)         $past(sensor_enable, 1) |-> sensor_data_valid;\nendproperty\nassert_p_past_sensor_data_valid:assert property (p_past_sensor_data_valid) else $error(\"\");"
    },
    {
        "id": "2003_2004",
        "sva1": "property p_past_timer_expired;\n@(posedge clk)     $past(timer_start, 8) |-> timer_expire;\nendproperty",
        "sva2": "property p_past_timer_expired;\n@(posedge clk)         $past(timer_start, 8) |-> timer_expire;\nendproperty\nassert_p_past_timer_expired:assert property (p_past_timer_expired) else $error(\"\");"
    },
    {
        "id": "2004_2005",
        "sva1": "property p_past_bus_idle_after_transfer;\n@(posedge clk)     $past(bus_busy, 2) |-> !bus_busy;\nendproperty",
        "sva2": "property p_past_bus_idle_after_transfer;\n@(posedge clk)     $past(bus_busy, 2) |-> !bus_busy;\nendproperty\nassert_p_past_bus_idle_after_transfer:assert property (p_past_bus_idle_after_transfer) else $error(\"\");"
    },
    {
        "id": "2005_2006",
        "sva1": "property p_past_error_correction_applied;\n@(posedge clk)     $past(ecc_error, 2) |-> ecc_corrected;\nendproperty",
        "sva2": "property p_past_error_correction_applied;\n@(posedge clk)         $past(ecc_error, 2) |-> ecc_corrected;\nendproperty\nassert_p_past_error_correction_applied:assert property (p_past_error_correction_applied) else $error(\"\");"
    },
    {
        "id": "2006_2007",
        "sva1": "property p_past_thermal_threshold_exceeded;\n@(posedge clk)     $past(temp_sensor, 4) > 85.0 |-> temp_alert;\nendproperty",
        "sva2": "property p_past_thermal_threshold_exceeded;\n@(posedge clk)     $past(temp_sensor, 4) > 85.0 |-> temp_alert;\nendproperty\nassert_p_past_thermal_threshold_exceeded:assert property (p_past_thermal_threshold_exceeded) else $error(\"\");"
    },
    {
        "id": "2007_2008",
        "sva1": "property p_past_serial_data_complete;\n@(posedge clk)     $past(serial_start, 7) |-> serial_done;\nendproperty",
        "sva2": "property p_past_serial_data_complete;\n@(posedge clk)         $past(serial_start, 7) |-> serial_done;\nendproperty\nassert_p_past_serial_data_complete:assert property (p_past_serial_data_complete) else $error(\"\");"
    },
    {
        "id": "2008_2009",
        "sva1": "property p_past_register_file_write_through;\n@(posedge clk)     $past(reg_write, 1) |-> reg_read_data == reg_write_data;\nendproperty",
        "sva2": "property p_past_register_file_write_through;\n@(posedge clk)     $past(reg_write, 1) |-> reg_read_data == reg_write_data;\nendproperty\nassert_p_past_register_file_write_through:assert property (p_past_register_file_write_through) else $error(\"\");"
    },
    {
        "id": "2009_2010",
        "sva1": "property p_past_power_on_reset_sequence;\n@(posedge clk)     $past(power_on, 5) |-> !reset_active;\nendproperty",
        "sva2": "property p_past_power_on_reset_sequence;\n@(posedge clk)     $past(power_on, 5) |-> !reset_active;\nendproperty\nassert_p_past_power_on_reset_sequence:assert property (p_past_power_on_reset_sequence) else $error(\"\");"
    },
    {
        "id": "2010_2011",
        "sva1": "property p_past_memory_initialization_done;\n@(posedge clk)     $past(mem_init, 3) |-> mem_ready;\nendproperty",
        "sva2": "property p_past_memory_initialization_done;\n@(posedge clk)     $past(mem_init, 3) |-> mem_ready;\nendproperty\nassert_p_past_memory_initialization_done:assert property (p_past_memory_initialization_done) else $error(\"\");"
    },
    {
        "id": "2011_2012",
        "sva1": "property p_past_adc_conversion_complete;\n@(posedge clk)     $past(adc_start, 2) |-> adc_done;\nendproperty",
        "sva2": "property p_past_adc_conversion_complete;\n@(posedge clk)     $past(adc_start, 2) |-> adc_done;\nendproperty\nassert_p_past_adc_conversion_complete:assert property (p_past_adc_conversion_complete) else $error(\"\");"
    },
    {
        "id": "2012_2013",
        "sva1": "property p_past_watchdog_triggered;\n@(posedge clk)     $past(watchdog_enable, 8) |-> watchdog_bark;\nendproperty",
        "sva2": "property p_past_watchdog_triggered;\n@(posedge clk)     $past(watchdog_enable, 8) |-> watchdog_bark;\nendproperty\nassert_p_past_watchdog_triggered:assert property (p_past_watchdog_triggered) else $error(\"\");"
    },
    {
        "id": "2013_2014",
        "sva1": "property p_past_data_encryption_complete;\n@(posedge clk)     $past(encrypt_start, 3) |-> encrypt_done;\nendproperty",
        "sva2": "property p_past_data_encryption_complete;\n@(posedge clk)     $past(encrypt_start, 3) |-> encrypt_done;\nendproperty\nassert_p_past_data_encryption_complete:assert property (p_past_data_encryption_complete) else $error(\"\");"
    },
    {
        "id": "2014_2015",
        "sva1": "property p_past_battery_low_indication;\n@(posedge clk)     $past(batt_level, 6) < 10 |-> batt_low;\nendproperty",
        "sva2": "property p_past_battery_low_indication;\n@(posedge clk)     $past(batt_level, 6) < 10 |-> batt_low;\nendproperty\nassert_p_past_battery_low_indication:assert property (p_past_battery_low_indication) else $error(\"\");"
    },
    {
        "id": "2015_2016",
        "sva1": "property p_past_authentication_success;\n@(posedge clk)     $past(auth_start, 2) |-> auth_pass;\nendproperty",
        "sva2": "property p_past_authentication_success;\n@(posedge clk)     $past(auth_start, 2) |-> auth_pass;\nendproperty\nassert_p_past_authentication_success:assert property (p_past_authentication_success) else $error(\"\");"
    },
    {
        "id": "2016_2017",
        "sva1": "property p_past_data_compression_ratio;\n@(posedge clk)     $past(compress_en, 1) |-> compressed_size <= $past(data_size, 1)/2;\nendproperty",
        "sva2": "property p_past_data_compression_ratio;\n@(posedge clk)     $past(compress_en, 1) |-> compressed_size <= ($past(data_size, 1)/2);\nendproperty\nassert_p_past_data_compression_ratio:assert property (p_past_data_compression_ratio) else $error(\"\");"
    },
    {
        "id": "2017_2018",
        "sva1": "property p_past_fifo_empty_after_full;\n@(posedge clk)     $past(fifo_full, 1) |-> ##1 !fifo_empty;\nendproperty",
        "sva2": "property p_past_fifo_empty_after_full;\n@(posedge clk)         $past(fifo_full, 1) |-> ##1 !fifo_empty;\nendproperty\nassert_p_past_fifo_empty_after_full:assert property (p_past_fifo_empty_after_full) else $error(\"\");"
    },
    {
        "id": "2018_2019",
        "sva1": "property p_past_radio_channel_switch;\n@(posedge clk)     $past(channel_change, 2) |-> channel == $past(new_channel, 1);\nendproperty",
        "sva2": "property p_past_radio_channel_switch;\n@(posedge clk)         $past(channel_change, 2) |-> channel == $past(new_channel, 1);\nendproperty\nassert_p_past_radio_channel_switch:assert property (p_past_radio_channel_switch) else $error(\"\");"
    },
    {
        "id": "2019_2020",
        "sva1": "property p_past_security_violation_detected;\n@(posedge clk)     $past(secure_access, 5) && !auth_pass |-> security_alert;\nendproperty",
        "sva2": "property p_past_security_violation_detected;\n@(posedge clk)         ($past(secure_access, 5) && !auth_pass) |-> security_alert;\nendproperty\nassert_p_past_security_violation_detected:assert property (p_past_security_violation_detected) else $error(\"\");"
    },
    {
        "id": "2020_2021",
        "sva1": "property p_past_debug_mode_entered;\n@(posedge clk)     $past(debug_req, 3) |-> debug_mode;\nendproperty",
        "sva2": "property p_past_debug_mode_entered;\n@(posedge clk)         $past(debug_req, 3) |-> debug_mode;\nendproperty\nassert_p_past_debug_mode_entered:assert property (p_past_debug_mode_entered) else $error(\"\");"
    },
    {
        "id": "2021_2022",
        "sva1": "property p_past_pll_lock_achieved;\n@(posedge clk)     $past(pll_enable, 4) |-> pll_locked;\nendproperty",
        "sva2": "property p_past_pll_lock_achieved;\n@(posedge clk)     $past(pll_enable, 4) |-> pll_locked;\nendproperty\nassert_p_past_pll_lock_achieved:assert property (p_past_pll_lock_achieved) else $error(\"\");"
    },
    {
        "id": "2022_2023",
        "sva1": "property p_past_signal_strength_threshold;\n@(posedge clk)     $past(rssi, 3) < -80 |-> low_signal;\nendproperty",
        "sva2": "property p_past_signal_strength_threshold;\n@(posedge clk)         $past(rssi, 3) < -80 |-> low_signal;\nendproperty\nassert_p_past_signal_strength_threshold:assert property (p_past_signal_strength_threshold) else $error(\"\");"
    },
    {
        "id": "2023_2024",
        "sva1": "property p_past_data_integrity_check;\n@(posedge clk)     $past(data_sent, 4) |-> crc_match;\nendproperty",
        "sva2": "property p_past_data_integrity_check;\n@(posedge clk)     $past(data_sent, 4) |-> crc_match;\nendproperty\nassert_p_past_data_integrity_check:assert property (p_past_data_integrity_check) else $error(\"\");"
    },
    {
        "id": "2024_2025",
        "sva1": "property p_past_packet_retransmission;\n@(posedge clk)     $past(pkt_nack, 2) |-> pkt_retransmit;\nendproperty",
        "sva2": "property p_past_packet_retransmission;\n@(posedge clk)     $past(pkt_nack, 2) |-> pkt_retransmit;\nendproperty\nassert_p_past_packet_retransmission:assert property (p_past_packet_retransmission) else $error(\"\");"
    },
    {
        "id": "2025_2026",
        "sva1": "property p_past_firmware_update_complete;\n@(posedge clk)     $past(fw_update, 8) |-> fw_valid;\nendproperty",
        "sva2": "property p_past_firmware_update_complete;\n@(posedge clk)         $past(fw_update, 8) |-> fw_valid;\nendproperty\nassert_p_past_firmware_update_complete:assert property (p_past_firmware_update_complete) else $error(\"\");"
    },
    {
        "id": "2026_2027",
        "sva1": "property p_past_data_synchronization;\n@(posedge clk)     $past(sync_pulse, 2) |-> data_synced;\nendproperty",
        "sva2": "property p_past_data_synchronization;\n@(posedge clk)         $past(sync_pulse, 2) |-> data_synced;\nendproperty\nassert_p_past_data_synchronization:assert property (p_past_data_synchronization) else $error(\"\");"
    },
    {
        "id": "2027_2028",
        "sva1": "property p_past_err_cleared_within_4cyc;\n@(posedge clk)     $past(err_flag, 4) |-> !err_flag;\nendproperty",
        "sva2": "property p_past_err_cleared_within_4cyc;\n@(posedge clk)     $past(err_flag, 4) |-> !err_flag;\nendproperty\nassert_p_past_err_cleared_within_4cyc:assert property (p_past_err_cleared_within_4cyc) else $error(\"\");"
    },
    {
        "id": "2028_2029",
        "sva1": "property p_past_analog_calibration_done;\n@(posedge clk)     $past(cal_start, 4) |-> cal_done;\nendproperty",
        "sva2": "property p_past_analog_calibration_done;\n@(posedge clk)         $past(cal_start, 4) |-> cal_done;\nendproperty\nassert_p_past_analog_calibration_done:assert property (p_past_analog_calibration_done) else $error(\"\");"
    },
    {
        "id": "2029_2030",
        "sva1": "property p_past_redundant_module_switchover;\n@(posedge clk)     $past(module_fail, 3) |-> backup_active;\nendproperty",
        "sva2": "property p_past_redundant_module_switchover;\n@(posedge clk)     $past(module_fail, 3) |-> backup_active;\nendproperty\nassert_p_past_redundant_module_switchover:assert property (p_past_redundant_module_switchover) else $error(\"\");"
    },
    {
        "id": "2030_2031",
        "sva1": "property p_past_clock_gating_propagation;\n@(posedge clk)     $past(clock_gate, 1) |-> gated_clock == 0;\nendproperty",
        "sva2": "property p_past_clock_gating_propagation;\n@(posedge clk)     $past(clock_gate, 1) |-> gated_clock == 0;\nendproperty\nassert_p_past_clock_gating_propagation:assert property (p_past_clock_gating_propagation) else $error(\"\");"
    },
    {
        "id": "2031_2032",
        "sva1": "property p_past_req_implies_gnt_within_2cyc;\n@(posedge clk)     $past(req, 2) |-> gnt;\nendproperty",
        "sva2": "property p_past_req_implies_gnt_within_2cyc;\n@(posedge clk)         $past(req, 2) |-> gnt;\nendproperty\nassert_p_past_req_implies_gnt_within_2cyc:assert property (p_past_req_implies_gnt_within_2cyc) else $error(\"\");"
    },
    {
        "id": "2032_2033",
        "sva1": "property p_past_state_transition_valid;\n@(posedge clk)     $past(curr_state, 1) == IDLE |-> curr_state != ERROR;\nendproperty",
        "sva2": "property p_past_state_transition_valid;\n@(posedge clk)         $past(curr_state, 1) == IDLE |-> curr_state != ERROR;\nendproperty\nassert_p_past_state_transition_valid:assert property (p_past_state_transition_valid) else $error(\"\");"
    },
    {
        "id": "2033_2034",
        "sva1": "property p_past_counter_increment_by_1;\n@(posedge clk)     $past(counter_en, 1) |-> $past(counter, 1) + 1 == counter;\nendproperty",
        "sva2": "property p_past_counter_increment_by_1;\n@(posedge clk)     $past(counter_en, 1) |-> ($past(counter, 1) + 1) == counter;\nendproperty\nassert_p_past_counter_increment_by_1:assert property (p_past_counter_increment_by_1) else $error(\"\");"
    },
    {
        "id": "2034_2035",
        "sva1": "property p_past_parity_error_persists;\n@(posedge clk)     $past(parity_err, 3) |-> parity_err;\nendproperty",
        "sva2": "property p_past_parity_error_persists;\n@(posedge clk)         $past(parity_err, 3) |-> parity_err;\nendproperty\nassert_p_past_parity_error_persists:assert property (p_past_parity_error_persists) else $error(\"\");"
    },
    {
        "id": "2035_2036",
        "sva1": "property p_past_data_match_after_5cyc;\n@(posedge clk)     $past(data_in, 5) == data_out;\nendproperty",
        "sva2": "property p_past_data_match_after_5cyc;\n@(posedge clk)     $past(data_in, 5) == data_out;\nendproperty\nassert_p_past_data_match_after_5cyc:assert property (p_past_data_match_after_5cyc) else $error(\"\");"
    },
    {
        "id": "2036_2037",
        "sva1": "property p_and_10;\n@(posedge clk)     (interrupt_pending && !interrupt_mask) && cpu_ready |-> ##1 interrupt_ack\nendproperty",
        "sva2": "property p_and_10;\n@(posedge clk)         (interrupt_pending && !interrupt_mask) && cpu_ready |-> ##1 interrupt_ack;\nendproperty\nassert_p_and_10:assert property (p_and_10) else $error(\"\");"
    },
    {
        "id": "2037_2038",
        "sva1": "property p_and_11;\n@(posedge clk)     (power_good && !reset_sync) && init_done |-> ##1 normal_operation\nendproperty",
        "sva2": "property p_and_11;\n@(posedge clk)         (power_good && !reset_sync) && init_done |-> ##1 normal_operation;\nendproperty\nassert_p_and_11:assert property (p_and_11) else $error(\"\");"
    },
    {
        "id": "2038_2039",
        "sva1": "property p_and_12;\n@(posedge clk)     (fifo_almost_full && !backpressure) && (burst_count == 0) |-> fifo_write_stop\nendproperty",
        "sva2": "property p_and_12;\n@(posedge clk)         (fifo_almost_full && !backpressure) && (burst_count == 0) |-> fifo_write_stop;\nendproperty\nassert_p_and_12:assert property (p_and_12) else $error(\"\");"
    },
    {
        "id": "2039_2040",
        "sva1": "property p_past_sleep_mode_entered;\n@(posedge clk)     $past(sleep_req, 1) |-> sleep_mode;\nendproperty",
        "sva2": "property p_past_sleep_mode_entered;\n@(posedge clk)         $past(sleep_req, 1) |-> sleep_mode;\nendproperty\nassert_p_past_sleep_mode_entered:assert property (p_past_sleep_mode_entered) else $error(\"\");"
    },
    {
        "id": "2040_2041",
        "sva1": "property p_and_15;\n@(posedge clk)     (phase_locked && ref_clk_stable) && !bypass |-> clock_valid\nendproperty",
        "sva2": "property p_and_15;\n@(posedge clk)         (phase_locked && ref_clk_stable) && !bypass |-> clock_valid;\nendproperty\nassert_p_and_15:assert property (p_and_15) else $error(\"\");"
    },
    {
        "id": "2041_2042",
        "sva1": "property p_and_14;\n@(posedge clk)     (sync_pulse && !hold) && (counter == TIMEOUT) |-> ##1 timeout_flag\nendproperty",
        "sva2": "property p_and_14;\n@(posedge clk)         (sync_pulse && !hold) && (counter == TIMEOUT) |-> ##1 timeout_flag;\nendproperty\nassert_p_and_14:assert property (p_and_14) else $error(\"\");"
    },
    {
        "id": "2042_2043",
        "sva1": "property p_and_16;\n@(posedge clk)     (data_ready && !stall) && (fifo_space > 16) |-> data_transfer\nendproperty",
        "sva2": "property p_and_16;\n@(posedge clk)         (data_ready && !stall) && (fifo_space > 16) |-> data_transfer;\nendproperty\nassert_p_and_16:assert property (p_and_16) else $error(\"\");"
    },
    {
        "id": "2043_2044",
        "sva1": "property p_and_17;\n@(posedge clk)     (test_mode && scan_enable) && !functional_mode |-> scan_shift\nendproperty",
        "sva2": "property p_and_17;\n@(posedge clk)         (test_mode && scan_enable) && !functional_mode |-> scan_shift;\nendproperty\nassert_p_and_17:assert property (p_and_17) else $error(\"\");"
    },
    {
        "id": "2044_2045",
        "sva1": "property p_and_18;\n@(posedge clk)     (power_down_req && !critical_op) && battery_low |-> ##1 power_down\nendproperty",
        "sva2": "property p_and_18;\n@(posedge clk)         (power_down_req && !critical_op) && battery_low |-> ##1 power_down;\nendproperty\nassert_p_and_18:assert property (p_and_18) else $error(\"\");"
    },
    {
        "id": "2045_2046",
        "sva1": "property p_and_19;\n@(posedge clk)     (addr_match && !protect) && (rw == READ) |-> ##1 mem_read\nendproperty",
        "sva2": "property p_and_19;\n@(posedge clk)         (addr_match && !protect) && (rw == READ) |-> ##1 mem_read;\nendproperty\nassert_p_and_19:assert property (p_and_19) else $error(\"\");"
    },
    {
        "id": "2046_2047",
        "sva1": "property p_and_1;\n@(posedge clk)     req && !busy |-> grant\nendproperty",
        "sva2": "property p_and_1;\n@(posedge clk)         req && !busy |-> grant;\nendproperty\nassert_p_and_1:assert property (p_and_1) else $error(\"\");"
    },
    {
        "id": "2047_2048",
        "sva1": "property p_and_21;\n@(posedge clk)     (voltage_ok && temperature_ok) && !test_mode |-> normal_op_allowed\nendproperty",
        "sva2": "property p_and_21;\n@(posedge clk)         (voltage_ok && temperature_ok) && !test_mode |-> normal_op_allowed;\nendproperty\nassert_p_and_21:assert property (p_and_21) else $error(\"\");"
    },
    {
        "id": "2048_2049",
        "sva1": "property p_and_20;\n@(posedge clk)     (crc_valid && !error_detected) && (packet_end) |-> packet_accept\nendproperty",
        "sva2": "property p_and_20;\n@(posedge clk)         (crc_valid && !error_detected) && packet_end |-> packet_accept;\nendproperty\nassert_p_and_20:assert property (p_and_20) else $error(\"\");"
    },
    {
        "id": "2049_2050",
        "sva1": "property p_and_23;\n@(posedge clk)     (alarm_triggered && !silent_mode) && (time_set) |-> alarm_sound\nendproperty",
        "sva2": "property p_and_23;\n@(posedge clk)         (alarm_triggered && !silent_mode) && time_set |-> alarm_sound;\nendproperty\nassert_p_and_23:assert property (p_and_23) else $error(\"\");"
    },
    {
        "id": "2050_2051",
        "sva1": "property p_and_22;\n@(posedge clk)     (frame_start && !busy_tx) && (data_available) |-> ##1 tx_start\nendproperty",
        "sva2": "property p_and_22;\n@(posedge clk)         (frame_start && !busy_tx) && data_available |-> ##1 tx_start;\nendproperty\nassert_p_and_22:assert property (p_and_22) else $error(\"\");"
    },
    {
        "id": "2051_2052",
        "sva1": "property p_and_24;\n@(posedge clk)     (sensor_ready && !calibration_mode) && (sample_interval == 0) |-> take_sample\nendproperty",
        "sva2": "property p_and_24;\n@(posedge clk)         (sensor_ready && !calibration_mode) && (sample_interval == 0) |-> take_sample;\nendproperty\nassert_p_and_24:assert property (p_and_24) else $error(\"\");"
    },
    {
        "id": "2052_2053",
        "sva1": "property p_and_25;\n@(posedge clk)     (key_pressed && !locked) && (valid_code) |-> ##1 access_granted\nendproperty",
        "sva2": "property p_and_25;\n@(posedge clk)         (key_pressed && !locked && valid_code) |-> ##1 access_granted;\nendproperty\nassert_p_and_25:assert property (p_and_25) else $error(\"\");"
    },
    {
        "id": "2053_2054",
        "sva1": "property p_and_26;\n@(posedge clk)     (dma_request && !bus_hold) && (fifo_ready) |-> dma_ack\nendproperty",
        "sva2": "property p_and_26;\n@(posedge clk)         (dma_request && !bus_hold) && fifo_ready |-> dma_ack;\nendproperty\nassert_p_and_26:assert property (p_and_26) else $error(\"\");"
    },
    {
        "id": "2054_2055",
        "sva1": "property p_and_27;\n@(posedge clk)     (watchdog_expired && !ignore_watchdog) && (heartbeat_lost) |-> system_reset\nendproperty",
        "sva2": "property p_and_27;\n@(posedge clk)         (watchdog_expired && !ignore_watchdog) && heartbeat_lost |-> system_reset;\nendproperty\nassert_p_and_27:assert property (p_and_27) else $error(\"\");"
    },
    {
        "id": "2055_2056",
        "sva1": "property p_and_28;\n@(posedge clk)     (sync_detected && !loss_of_sync) && (preamble_ok) |-> data_valid\nendproperty",
        "sva2": "property p_and_28;\n@(posedge clk)         (sync_detected && !loss_of_sync) && preamble_ok |-> data_valid;\nendproperty\nassert_p_and_28:assert property (p_and_28) else $error(\"\");"
    },
    {
        "id": "2056_2057",
        "sva1": "property p_and_29;\n@(posedge clk)     (threshold_exceeded && !mask_alarm) && (sensor_active) |-> generate_alarm\nendproperty",
        "sva2": "property p_and_29;\n@(posedge clk)         (threshold_exceeded && !mask_alarm) && sensor_active |-> generate_alarm;\nendproperty\nassert_p_and_29:assert property (p_and_29) else $error(\"\");"
    },
    {
        "id": "2057_2058",
        "sva1": "property p_and_2;\n@(posedge clk)     $rose(start) && $fell(reset) |=> (data_valid && !error)\nendproperty",
        "sva2": "property p_and_2;\n@(posedge clk)         ($rose(start) && $fell(reset)) |=> (data_valid && !error);\nendproperty\nassert_p_and_2:assert property (p_and_2) else $error(\"\");"
    },
    {
        "id": "2058_2059",
        "sva1": "property p_and_31;\n@(posedge clk)     (burst_end && !error_flag) && (next_buff_ready) |-> next_burst_start\nendproperty",
        "sva2": "property p_and_31;\n@(posedge clk)         (burst_end && !error_flag) && next_buff_ready |-> next_burst_start;\nendproperty\nassert_p_and_31:assert property (p_and_31) else $error(\"\");"
    },
    {
        "id": "2059_2060",
        "sva1": "property p_and_30;\n@(posedge clk)     (power_on_reset && clock_stable) && !brown_out |-> init_sequence\nendproperty",
        "sva2": "property p_and_30;\n@(posedge clk)         (power_on_reset && clock_stable) && !brown_out |-> init_sequence;\nendproperty\nassert_p_and_30:assert property (p_and_30) else $error(\"\");"
    },
    {
        "id": "2060_2061",
        "sva1": "property p_and_32;\n@(posedge clk)     (phase_error && !ignore_phase) && (lock_window_open) |-> phase_adjust\nendproperty",
        "sva2": "property p_and_32;\n@(posedge clk)         (phase_error && !ignore_phase) && lock_window_open |-> phase_adjust;\nendproperty\nassert_p_and_32:assert property (p_and_32) else $error(\"\");"
    },
    {
        "id": "2061_2062",
        "sva1": "property p_and_34;\n@(posedge clk)     (security_check && !violation) && (access_granted) |-> data_access\nendproperty",
        "sva2": "property p_and_34;\n@(posedge clk)         (security_check && !violation) && access_granted |-> data_access;\nendproperty\nassert_p_and_34:assert property (p_and_34) else $error(\"\");"
    },
    {
        "id": "2062_2063",
        "sva1": "property p_and_33;\n@(posedge clk)     (queue_not_empty && !backpressure) && (credit_available) |-> dequeue\nendproperty",
        "sva2": "property p_and_33;\n@(posedge clk)         (queue_not_empty && !backpressure && credit_available) |-> dequeue;\nendproperty\nassert_p_and_33:assert property (p_and_33) else $error(\"\");"
    },
    {
        "id": "2063_2064",
        "sva1": "property p_and_35;\n@(posedge clk)     (timer_expired && !pause) && (operation_active) |-> operation_timeout\nendproperty",
        "sva2": "property p_and_35;\n@(posedge clk)         (timer_expired && !pause && operation_active) |-> operation_timeout;\nendproperty\nassert_p_and_35:assert property (p_and_35) else $error(\"\");"
    },
    {
        "id": "2064_2065",
        "sva1": "property p_and_36;\n@(posedge clk)     (checksum_ok && !parity_error) && (packet_complete) |-> packet_ok\nendproperty",
        "sva2": "property p_and_36;\n@(posedge clk)         (checksum_ok && !parity_error) && packet_complete |-> packet_ok;\nendproperty\nassert_p_and_36:assert property (p_and_36) else $error(\"\");"
    },
    {
        "id": "2065_2066",
        "sva1": "property p_and_37;\n@(posedge clk)     (voltage_drop && !battery_backup) && (critical_operation) |-> save_state\nendproperty",
        "sva2": "property p_and_37;\n@(posedge clk)         (voltage_drop && !battery_backup) && critical_operation |-> save_state;\nendproperty\nassert_p_and_37:assert property (p_and_37) else $error(\"\");"
    },
    {
        "id": "2066_2067",
        "sva1": "property p_and_38;\n@(posedge clk)     (edge_detected && !filter_active) && (sampling_window) |-> capture_sample\nendproperty",
        "sva2": "property p_and_38;\n@(posedge clk)         (edge_detected && !filter_active) && sampling_window |-> capture_sample;\nendproperty\nassert_p_and_38:assert property (p_and_38) else $error(\"\");"
    },
    {
        "id": "2067_2068",
        "sva1": "property p_and_39;\n@(posedge clk)     (authenticated && !session_expired) && (resource_available) |-> access_ok\nendproperty",
        "sva2": "property p_and_39;\n@(posedge clk)         (authenticated && !session_expired) && (resource_available) |-> access_ok;\nendproperty\nassert_p_and_39:assert property (p_and_39) else $error(\"\");"
    },
    {
        "id": "2068_2069",
        "sva1": "property p_and_3;\n@(posedge clk)     (enable && ready) && (data_in > 8'h20) |-> ##1 data_out_valid\nendproperty",
        "sva2": "property p_and_3;\n@(posedge clk)         (enable && ready) && (data_in > 8'h20) |-> ##1 data_out_valid;\nendproperty\nassert_p_and_3:assert property (p_and_3) else $error(\"\");"
    },
    {
        "id": "2069_2070",
        "sva1": "property p_and_40;\n@(posedge clk)     (pattern_match && !override) && (validation_enabled) |-> trigger_action\nendproperty",
        "sva2": "property p_and_40;\n@(posedge clk)         (pattern_match && !override) && validation_enabled |-> trigger_action;\nendproperty\nassert_p_and_40:assert property (p_and_40) else $error(\"\");"
    },
    {
        "id": "2070_2071",
        "sva1": "property p_and_41;\n@(posedge clk)     (fifo_overflow && !ignore_overflow) && (data_loss_critical) |-> system_alert\nendproperty",
        "sva2": "property p_and_41;\n@(posedge clk)         (fifo_overflow && !ignore_overflow) && data_loss_critical |-> system_alert;\nendproperty\nassert_p_and_41:assert property (p_and_41) else $error(\"\");"
    },
    {
        "id": "2071_2072",
        "sva1": "property p_and_43;\n@(posedge clk)     (temperature_rise && !cooling_active) && (above_threshold) |-> activate_cooling\nendproperty",
        "sva2": "property p_and_43;\n@(posedge clk)         (temperature_rise && !cooling_active) && above_threshold |-> activate_cooling;\nendproperty\nassert_p_and_43:assert property (p_and_43) else $error(\"\");"
    },
    {
        "id": "2072_2073",
        "sva1": "property p_and_44;\n@(posedge clk)     (memory_test_ok && !repair_needed) && (configuration_valid) |-> memory_ready\nendproperty",
        "sva2": "property p_and_44;\n@(posedge clk)         (memory_test_ok && !repair_needed) && configuration_valid |-> memory_ready;\nendproperty\nassert_p_and_44:assert property (p_and_44) else $error(\"\");"
    },
    {
        "id": "2073_2074",
        "sva1": "property p_and_45;\n@(posedge clk)     (signal_lost && !test_mode) && (timeout_expired) |-> link_down\nendproperty",
        "sva2": "property p_and_45;\n@(posedge clk)         (signal_lost && !test_mode) && timeout_expired |-> link_down;\nendproperty\nassert_p_and_45:assert property (p_and_45) else $error(\"\");"
    },
    {
        "id": "2074_2075",
        "sva1": "property p_and_42;\n@(posedge clk)     (clock_divider == 0) && (high_speed_mode) |-> full_speed_clock\nendproperty",
        "sva2": "property p_and_42;\n@(posedge clk)         (clock_divider == 0) && (high_speed_mode) |-> full_speed_clock;\nendproperty\nassert_p_and_42:assert property (p_and_42) else $error(\"\");"
    },
    {
        "id": "2075_2076",
        "sva1": "property p_and_46;\n@(posedge clk)     (calibration_done && !temperature_drift) && (reference_stable) |-> high_accuracy_mode\nendproperty",
        "sva2": "property p_and_46;\n@(posedge clk)         (calibration_done && !temperature_drift) && reference_stable |-> high_accuracy_mode;\nendproperty\nassert_p_and_46:assert property (p_and_46) else $error(\"\");"
    },
    {
        "id": "2076_2077",
        "sva1": "property p_and_47;\n@(posedge clk)     (encryption_enabled && !bypass_mode) && (key_loaded) |-> secure_transmission\nendproperty",
        "sva2": "property p_and_47;\n@(posedge clk)         (encryption_enabled && !bypass_mode) && key_loaded |-> secure_transmission;\nendproperty\nassert_p_and_47:assert property (p_and_47) else $error(\"\");"
    },
    {
        "id": "2077_2078",
        "sva1": "property p_and_48;\n@(posedge clk)     (data_aligned && !skew_detected) && (clock_recovered) |-> data_valid\nendproperty",
        "sva2": "property p_and_48;\n@(posedge clk)         (data_aligned && !skew_detected) && clock_recovered |-> data_valid;\nendproperty\nassert_p_and_48:assert property (p_and_48) else $error(\"\");"
    },
    {
        "id": "2078_2079",
        "sva1": "property p_and_49;\n@(posedge clk)     (power_save_mode && !activity_detected) && (timer_expired) |-> deep_sleep\nendproperty",
        "sva2": "property p_and_49;\n@(posedge clk)         (power_save_mode && !activity_detected) && timer_expired |-> deep_sleep;\nendproperty\nassert_p_and_49:assert property (p_and_49) else $error(\"\");"
    },
    {
        "id": "2079_2080",
        "sva1": "property p_and_50;\n@(posedge clk)     (self_test_pass && !external_fault) && (environment_ok) |-> operational_mode\nendproperty",
        "sva2": "property p_and_50;\n@(posedge clk)         (self_test_pass && !external_fault) && environment_ok |-> operational_mode;\nendproperty\nassert_p_and_50:assert property (p_and_50) else $error(\"\");"
    },
    {
        "id": "2080_2081",
        "sva1": "property p_and_4;\n@(posedge clk)     (fifo_full && !wr_en) && rd_en |-> ##2 fifo_empty\nendproperty",
        "sva2": "property p_and_4;\n@(posedge clk)         (fifo_full && !wr_en) && rd_en |-> ##2 fifo_empty;\nendproperty\nassert_p_and_4:assert property (p_and_4) else $error(\"\");"
    },
    {
        "id": "2081_2082",
        "sva1": "property p_and_6;\n@(posedge clk)     (tx_done && rx_ready) && (packet_size > 0) |-> ##1 transfer_start\nendproperty",
        "sva2": "property p_and_6;\n@(posedge clk)         (tx_done && rx_ready) && (packet_size > 0) |-> ##1 transfer_start;\nendproperty\nassert_p_and_6:assert property (p_and_6) else $error(\"\");"
    },
    {
        "id": "2082_2083",
        "sva1": "property p_and_7;\n@(posedge clk)     (error_flag && !mask) && (retry_count < 3) |-> retry_trigger\nendproperty",
        "sva2": "property p_and_7;\n@(posedge clk)         (error_flag && !mask) && (retry_count < 3) |-> retry_trigger;\nendproperty\nassert_p_and_7:assert property (p_and_7) else $error(\"\");"
    },
    {
        "id": "2083_2084",
        "sva1": "property p_and_8;\n@(posedge clk)     $fell(clock_enable) && (counter > 100) |-> counter_stop\nendproperty",
        "sva2": "property p_and_8;\n@(posedge clk)         ($fell(clock_enable) && (counter > 100)) |-> counter_stop;\nendproperty\nassert_p_and_8:assert property (p_and_8) else $error(\"\");"
    },
    {
        "id": "2084_2085",
        "sva1": "property p_or_11;\n@(posedge clk)     $changed(addr) || $changed(data) |-> ##1 update;\nendproperty",
        "sva2": "property p_or_11;\n@(posedge clk)         ($changed(addr) || $changed(data)) |-> ##1 update;\nendproperty\nassert_p_or_11:assert property (p_or_11) else $error(\"\");"
    },
    {
        "id": "2085_2086",
        "sva1": "property p_or_10;\n@(posedge clk)     (fifo_full || fifo_empty) |-> !fifo_push;\nendproperty",
        "sva2": "property p_or_10;\n@(posedge clk)         (fifo_full || fifo_empty) |-> !fifo_push;\nendproperty\nassert_p_or_10:assert property (p_or_10) else $error(\"\");"
    },
    {
        "id": "2086_2087",
        "sva1": "property p_or_12;\n@(posedge clk)     (test_mode || scan_en) |-> !normal_op;\nendproperty",
        "sva2": "property p_or_12;\n@(posedge clk)         (test_mode || scan_en) |-> !normal_op;\nendproperty\nassert_p_or_12:assert property (p_or_12) else $error(\"\");"
    },
    {
        "id": "2087_2088",
        "sva1": "property p_or_13;\n@(posedge clk)     parity_err || crc_err |-> err_flag;\nendproperty",
        "sva2": "property p_or_13;\n@(posedge clk)         (parity_err || crc_err) |-> err_flag;\nendproperty\nassert_p_or_13:assert property (p_or_13) else $error(\"\");"
    },
    {
        "id": "2088_2089",
        "sva1": "property p_or_14;\n@(posedge clk)     $rose(irq_1) || $rose(irq_2) |=> int_handler;\nendproperty",
        "sva2": "property p_or_14;\n@(posedge clk)         ($rose(irq_1) || $rose(irq_2)) |=> int_handler;\nendproperty\nassert_p_or_14:assert property (p_or_14) else $error(\"\");"
    },
    {
        "id": "2089_2090",
        "sva1": "property p_or_16;\n@(posedge clk)     sync_rst || async_rst |-> ##1 !active;\nendproperty",
        "sva2": "property p_or_16;\n@(posedge clk)         (sync_rst || async_rst) |-> ##1 !active;\nendproperty\nassert_p_or_16:assert property (p_or_16) else $error(\"\");"
    },
    {
        "id": "2090_2091",
        "sva1": "property p_or_15;\n@(posedge clk)     (power_good || bypass) |-> enable;\nendproperty",
        "sva2": "property p_or_15;\n@(posedge clk)         (power_good || bypass) |-> enable;\nendproperty\nassert_p_or_15:assert property (p_or_15) else $error(\"\");"
    },
    {
        "id": "2091_2092",
        "sva1": "property p_or_17;\n@(posedge clk)     (phase_1 || phase_2) && !hold |-> next_phase;\nendproperty",
        "sva2": "property p_or_17;\n@(posedge clk)         ((phase_1 || phase_2) && !hold) |-> next_phase;\nendproperty\nassert_p_or_17:assert property (p_or_17) else $error(\"\");"
    },
    {
        "id": "2092_2093",
        "sva1": "property p_or_18;\n@(posedge clk)     $fell(lock_1) || $fell(lock_2) |-> unlock;\nendproperty",
        "sva2": "property p_or_18;\n@(posedge clk)         ($fell(lock_1) || $fell(lock_2)) |-> unlock;\nendproperty\nassert_p_or_18:assert property (p_or_18) else $error(\"\");"
    },
    {
        "id": "2093_2094",
        "sva1": "property p_or_19;\n@(posedge clk)     (burst_end || single_cycle) |-> ##1 idle;\nendproperty",
        "sva2": "property p_or_19;\n@(posedge clk)         (burst_end || single_cycle) |-> ##1 idle;\nendproperty\nassert_p_or_19:assert property (p_or_19) else $error(\"\");"
    },
    {
        "id": "2094_2095",
        "sva1": "property p_or_1;\n@(posedge clk)     req_1 || req_2 |-> ##1 ack;\nendproperty",
        "sva2": "property p_or_1;\n@(posedge clk)     (req_1 || req_2) |-> ##1 ack;\nendproperty\nassert_p_or_1:assert property (p_or_1) else $error(\"\");"
    },
    {
        "id": "2095_2096",
        "sva1": "property p_or_20;\n@(posedge clk)     $past(cond_1,1) || $past(cond_2,1) |-> curr_cond;\nendproperty",
        "sva2": "property p_or_20;\n@(posedge clk)         ($past(cond_1, 1) || $past(cond_2, 1)) |-> curr_cond;\nendproperty\nassert_p_or_20:assert property (p_or_20) else $error(\"\");"
    },
    {
        "id": "2096_2097",
        "sva1": "property p_or_22;\n@(posedge clk)     config_err || runtime_err |-> system_halt;\nendproperty",
        "sva2": "property p_or_22;\n@(posedge clk)         (config_err || runtime_err) |-> system_halt;\nendproperty\nassert_p_or_22:assert property (p_or_22) else $error(\"\");"
    },
    {
        "id": "2097_2098",
        "sva1": "property p_or_24;\n@(posedge clk)     (calib_done || force_calib) |-> calibrated;\nendproperty",
        "sva2": "property p_or_24;\n@(posedge clk)         (calib_done || force_calib) |-> calibrated;\nendproperty\nassert_p_or_24:assert property (p_or_24) else $error(\"\");"
    },
    {
        "id": "2098_2099",
        "sva1": "property p_past_heartbeat_monitoring;\n@(posedge clk)     $past(heartbeat, 5) |-> !timeout;\nendproperty",
        "sva2": "property p_past_heartbeat_monitoring;\n@(posedge clk)         $past(heartbeat, 5) |-> !timeout;\nendproperty\nassert_p_past_heartbeat_monitoring:assert property (p_past_heartbeat_monitoring) else $error(\"\");"
    },
    {
        "id": "2099_2100",
        "sva1": "property p_or_21;\n@(posedge clk)     (tx_ready || rx_ready) && !fifo_empty |-> data_transfer;\nendproperty",
        "sva2": "property p_or_21;\n@(posedge clk)         ((tx_ready || rx_ready) && !fifo_empty) |-> data_transfer;\nendproperty\nassert_p_or_21:assert property (p_or_21) else $error(\"\");"
    },
    {
        "id": "2100_2101",
        "sva1": "property p_or_23;\n@(posedge clk)     $changed(mode_1) || $changed(mode_2) |=> reconfig;\nendproperty",
        "sva2": "property p_or_23;\n@(posedge clk)     ($changed(mode_1) || $changed(mode_2)) |=> reconfig;\nendproperty\nassert_p_or_23:assert property (p_or_23) else $error(\"\");"
    },
    {
        "id": "2101_2102",
        "sva1": "property p_or_26;\n@(posedge clk)     (pwr_down || sleep) |-> !active_state;\nendproperty",
        "sva2": "property p_or_26;\n@(posedge clk)         (pwr_down || sleep) |-> !active_state;\nendproperty\nassert_p_or_26:assert property (p_or_26) else $error(\"\");"
    },
    {
        "id": "2102_2103",
        "sva1": "property p_or_25;\n@(posedge clk)     $rose(alert_1) || $rose(alert_2) |-> ##[1:2] response;\nendproperty",
        "sva2": "property p_or_25;\n@(posedge clk)         ($rose(alert_1) || $rose(alert_2)) |-> ##[1:2] response;\nendproperty\nassert_p_or_25:assert property (p_or_25) else $error(\"\");"
    },
    {
        "id": "2103_2104",
        "sva1": "property p_or_27;\n@(posedge clk)     $stable(ref_clk) || $stable(int_clk) |-> locked;\nendproperty",
        "sva2": "property p_or_27;\n@(posedge clk)         ($stable(ref_clk) || $stable(int_clk)) |-> locked;\nendproperty\nassert_p_or_27:assert property (p_or_27) else $error(\"\");"
    },
    {
        "id": "2104_2105",
        "sva1": "property p_or_29;\n@(posedge clk)     timeout_1 || timeout_2 |-> retry;\nendproperty",
        "sva2": "property p_or_29;\n@(posedge clk)         (timeout_1 || timeout_2) |-> retry;\nendproperty\nassert_p_or_29:assert property (p_or_29) else $error(\"\");"
    },
    {
        "id": "2105_2106",
        "sva1": "property p_or_2;\n@(posedge clk)     $rose(en) || $fell(rst_n) |=> valid;\nendproperty",
        "sva2": "property p_or_2;\n@(posedge clk)         ($rose(en) || $fell(rst_n)) |=> valid;\nendproperty\nassert_p_or_2:assert property (p_or_2) else $error(\"\");"
    },
    {
        "id": "2106_2107",
        "sva1": "property p_or_30;\n@(posedge clk)     $fell(flag_1) || $fell(flag_2) |-> clear;\nendproperty",
        "sva2": "property p_or_30;\n@(posedge clk)         ($fell(flag_1) || $fell(flag_2)) |-> clear;\nendproperty\nassert_p_or_30:assert property (p_or_30) else $error(\"\");"
    },
    {
        "id": "2107_2108",
        "sva1": "property p_or_28;\n@(posedge clk)     (cmd_1 || cmd_2) && !busy |-> exec;\nendproperty",
        "sva2": "property p_or_28;\n@(posedge clk)         ((cmd_1 || cmd_2) && !busy) |-> exec;\nendproperty\nassert_p_or_28:assert property (p_or_28) else $error(\"\");"
    },
    {
        "id": "2108_2109",
        "sva1": "property p_or_31;\n@(posedge clk)     (init_done || force_init) |-> ready;\nendproperty",
        "sva2": "property p_or_31;\n@(posedge clk)         (init_done || force_init) |-> ready;\nendproperty\nassert_p_or_31:assert property (p_or_31) else $error(\"\");"
    },
    {
        "id": "2109_2110",
        "sva1": "property p_or_32;\n@(posedge clk)     $past(en_1,3) || $past(en_2,3) |-> curr_en;\nendproperty",
        "sva2": "property p_or_32;\n@(posedge clk)         ($past(en_1, 3) || $past(en_2, 3)) |-> curr_en;\nendproperty\nassert_p_or_32:assert property (p_or_32) else $error(\"\");"
    },
    {
        "id": "2110_2111",
        "sva1": "property p_or_33;\n@(posedge clk)     (segment_end || frame_end) |-> next_segment;\nendproperty",
        "sva2": "property p_or_33;\n@(posedge clk)         (segment_end || frame_end) |-> next_segment;\nendproperty\nassert_p_or_33:assert property (p_or_33) else $error(\"\");"
    },
    {
        "id": "2111_2112",
        "sva1": "property p_or_36;\n@(posedge clk)     (low_batt || over_temp) |-> shutdown;\nendproperty",
        "sva2": "property p_or_36;\n@(posedge clk)         (low_batt || over_temp) |-> shutdown;\nendproperty\nassert_p_or_36:assert property (p_or_36) else $error(\"\");"
    },
    {
        "id": "2112_2113",
        "sva1": "property p_or_35;\n@(posedge clk)     $rose(detect_1) || $rose(detect_2) |=> action;\nendproperty",
        "sva2": "property p_or_35;\n@(posedge clk)         ($rose(detect_1) || $rose(detect_2)) |=> action;\nendproperty\nassert_p_or_35:assert property (p_or_35) else $error(\"\");"
    },
    {
        "id": "2113_2114",
        "sva1": "property p_or_38;\n@(posedge clk)     (phase_align || freq_lock) |-> synced;\nendproperty",
        "sva2": "property p_or_38;\n@(posedge clk)         (phase_align || freq_lock) |-> synced;\nendproperty\nassert_p_or_38:assert property (p_or_38) else $error(\"\");"
    },
    {
        "id": "2114_2115",
        "sva1": "property p_or_34;\n@(posedge clk)     parity_ok || ecc_ok |-> data_valid;\nendproperty",
        "sva2": "property p_or_34;\n@(posedge clk)         (parity_ok || ecc_ok) |-> data_valid;\nendproperty\nassert_p_or_34:assert property (p_or_34) else $error(\"\");"
    },
    {
        "id": "2115_2116",
        "sva1": "property p_or_37;\n@(posedge clk)     $changed(reg_1) || $changed(reg_2) |-> update_reg;\nendproperty",
        "sva2": "property p_or_37;\n@(posedge clk)         ($changed(reg_1) || $changed(reg_2)) |-> update_reg;\nendproperty\nassert_p_or_37:assert property (p_or_37) else $error(\"\");"
    },
    {
        "id": "2116_2117",
        "sva1": "property p_or_39;\n@(posedge clk)     $fell(qual_1) || $fell(qual_2) |-> disqualify;\nendproperty",
        "sva2": "property p_or_39;\n@(posedge clk)     ($fell(qual_1) || $fell(qual_2)) |-> disqualify;\nendproperty\nassert_p_or_39:assert property (p_or_39) else $error(\"\");"
    },
    {
        "id": "2117_2118",
        "sva1": "property p_or_3;\n@(posedge clk)     (start || override) && ready |-> ##[1:3] done;\nendproperty",
        "sva2": "property p_or_3;\n@(posedge clk)         (start || override) && ready |-> ##[1:3] done;\nendproperty\nassert_p_or_3:assert property (p_or_3) else $error(\"\");"
    },
    {
        "id": "2118_2119",
        "sva1": "property p_or_40;\n@(posedge clk)     (burst_start || single_trans) |-> data_out;\nendproperty",
        "sva2": "property p_or_40;\n@(posedge clk)         (burst_start || single_trans) |-> data_out;\nendproperty\nassert_p_or_40:assert property (p_or_40) else $error(\"\");"
    },
    {
        "id": "2119_2120",
        "sva1": "property p_or_41;\n@(posedge clk)     $past(valid_1,2) || $past(valid_2,2) |-> curr_valid;\nendproperty",
        "sva2": "property p_or_41;\n@(posedge clk)     ($past(valid_1, 2) || $past(valid_2, 2)) |-> curr_valid;\nendproperty\nassert_p_or_41:assert property (p_or_41) else $error(\"\");"
    },
    {
        "id": "2120_2121",
        "sva1": "property p_or_43;\n@(posedge clk)     crc_match || hash_match |-> auth_ok;\nendproperty",
        "sva2": "property p_or_43;\n@(posedge clk)         (crc_match || hash_match) |-> auth_ok;\nendproperty\nassert_p_or_43:assert property (p_or_43) else $error(\"\");"
    },
    {
        "id": "2121_2122",
        "sva1": "property p_or_42;\n@(posedge clk)     (fifo_almost_full || fifo_almost_empty) |-> flow_ctrl;\nendproperty",
        "sva2": "property p_or_42;\n@(posedge clk)         (fifo_almost_full || fifo_almost_empty) |-> flow_ctrl;\nendproperty\nassert_p_or_42:assert property (p_or_42) else $error(\"\");"
    },
    {
        "id": "2122_2123",
        "sva1": "property p_or_45;\n@(posedge clk)     (calib_start || auto_calib) |-> ##[1:5] calib_done;\nendproperty",
        "sva2": "property p_or_45;\n@(posedge clk)     (calib_start || auto_calib) |-> ##[1:5] calib_done;\nendproperty\nassert_p_or_45:assert property (p_or_45) else $error(\"\");"
    },
    {
        "id": "2123_2124",
        "sva1": "property p_or_46;\n@(posedge clk)     $stable(ref_1) || $stable(ref_2) |-> stable_out;\nendproperty",
        "sva2": "property p_or_46;\n@(posedge clk)     ($stable(ref_1) || $stable(ref_2)) |-> stable_out;\nendproperty\nassert_p_or_46:assert property (p_or_46) else $error(\"\");"
    },
    {
        "id": "2124_2125",
        "sva1": "property p_or_44;\n@(posedge clk)     $rose(int_1) || $rose(int_2) |=> int_ack;\nendproperty",
        "sva2": "property p_or_44;\n@(posedge clk)         ($rose(int_1) || $rose(int_2)) |=> int_ack;\nendproperty\nassert_p_or_44:assert property (p_or_44) else $error(\"\");"
    },
    {
        "id": "2125_2126",
        "sva1": "property p_or_47;\n@(posedge clk)     (tx_done || rx_done) && !error |-> next_packet;\nendproperty",
        "sva2": "property p_or_47;\n@(posedge clk)         ((tx_done || rx_done) && !error) |-> next_packet;\nendproperty\nassert_p_or_47:assert property (p_or_47) else $error(\"\");"
    },
    {
        "id": "2126_2127",
        "sva1": "property p_or_48;\n@(posedge clk)     config_ok || default_cfg |-> operational;\nendproperty",
        "sva2": "property p_or_48;\n@(posedge clk)         (config_ok || default_cfg) |-> operational;\nendproperty\nassert_p_or_48:assert property (p_or_48) else $error(\"\");"
    },
    {
        "id": "2127_2128",
        "sva1": "property p_or_49;\n@(posedge clk)     $changed(param_1) || $changed(param_2) |-> reconfigure;\nendproperty",
        "sva2": "property p_or_49;\n@(posedge clk)         ($changed(param_1) || $changed(param_2)) |-> reconfigure;\nendproperty\nassert_p_or_49:assert property (p_or_49) else $error(\"\");"
    },
    {
        "id": "2128_2129",
        "sva1": "property p_or_4;\n@(posedge clk)     $fell(err_1) || $fell(err_2) |-> !fault;\nendproperty",
        "sva2": "property p_or_4;\n@(posedge clk)     ($fell(err_1) || $fell(err_2)) |-> !fault;\nendproperty\nassert_p_or_4:assert property (p_or_4) else $error(\"\");"
    },
    {
        "id": "2129_2130",
        "sva1": "property p_or_50;\n@(posedge clk)     (power_up || reset_release) |-> initialize;\nendproperty",
        "sva2": "property p_or_50;\n@(posedge clk)         (power_up || reset_release) |-> initialize;\nendproperty\nassert_p_or_50:assert property (p_or_50) else $error(\"\");"
    },
    {
        "id": "2130_2131",
        "sva1": "property p_or_6;\n@(posedge clk)     $stable(ctrl_1) || $stable(ctrl_2) |=> $changed(status);\nendproperty",
        "sva2": "property p_or_6;\n@(posedge clk)     ($stable(ctrl_1) || $stable(ctrl_2)) |=> $changed(status);\nendproperty\nassert_p_or_6:assert property (p_or_6) else $error(\"\");"
    },
    {
        "id": "2131_2132",
        "sva1": "property p_or_5;\n@(posedge clk)     (data_valid || debug_mode) |-> ##2 data_ack;\nendproperty",
        "sva2": "property p_or_5;\n@(posedge clk)         (data_valid || debug_mode) |-> ##2 data_ack;\nendproperty\nassert_p_or_5:assert property (p_or_5) else $error(\"\");"
    },
    {
        "id": "2132_2133",
        "sva1": "property p_or_7;\n@(posedge clk)     (wr_en || rd_en) && !busy |-> ##1 mem_op;\nendproperty",
        "sva2": "property p_or_7;\n@(posedge clk)         ((wr_en || rd_en) && !busy) |-> ##1 mem_op;\nendproperty\nassert_p_or_7:assert property (p_or_7) else $error(\"\");"
    },
    {
        "id": "2133_2134",
        "sva1": "property p_or_8;\n@(posedge clk)     timeout || force_stop |-> abort;\nendproperty",
        "sva2": "property p_or_8;\n@(posedge clk)         (timeout || force_stop) |-> abort;\nendproperty\nassert_p_or_8:assert property (p_or_8) else $error(\"\");"
    },
    {
        "id": "2134_2135",
        "sva1": "property p_not_10;\n@(posedge clk)     !(mode[0] && !mode[1]) |-> state == IDLE\nendproperty",
        "sva2": "property p_not_10;\n@(posedge clk)     !(mode[0] && !mode[1]) |-> state == IDLE;\nendproperty\nassert_p_not_10:assert property (p_not_10) else $error(\"\");"
    },
    {
        "id": "2135_2136",
        "sva1": "property p_or_9;\n@(posedge clk)     $past(valid,2) || $past(ready,2) |-> curr_state == next_state;\nendproperty",
        "sva2": "property p_or_9;\n@(posedge clk)     ($past(valid, 2) || $past(ready, 2)) |-> (curr_state == next_state);\nendproperty\nassert_p_or_9:assert property (p_or_9) else $error(\"\");"
    },
    {
        "id": "2136_2137",
        "sva1": "property p_not_12;\n@(posedge clk)     $fell(!timeout) |-> ##1 retry\nendproperty",
        "sva2": "property p_not_12;\n@(posedge clk)         $fell(!timeout) |-> ##1 retry;\nendproperty\nassert_p_not_12:assert property (p_not_12) else $error(\"\");"
    },
    {
        "id": "2137_2138",
        "sva1": "property p_not_13;\n@(posedge clk)     !(config_done && !init_done) |=> operational\nendproperty",
        "sva2": "property p_not_13;\n@(posedge clk)         !(config_done && !init_done) |=> operational;\nendproperty\nassert_p_not_13:assert property (p_not_13) else $error(\"\");"
    },
    {
        "id": "2138_2139",
        "sva1": "property p_not_14;\n@(negedge clk)     !(!tx_ready || rx_overflow) |-> tx_start\nendproperty",
        "sva2": "property p_not_14;\n@(negedge clk)         !(!tx_ready || rx_overflow) |-> tx_start;\nendproperty\nassert_p_not_14:assert property (p_not_14) else $error(\"\");"
    },
    {
        "id": "2139_2140",
        "sva1": "property p_not_11;\n@(negedge clk)     !(!grant[0] && grant[1]) |-> !request[0]\nendproperty",
        "sva2": "property p_not_11;\n@(negedge clk)     !(!grant[0] && grant[1]) |-> !request[0];\nendproperty\nassert_p_not_11:assert property (p_not_11) else $error(\"\");"
    },
    {
        "id": "2140_2141",
        "sva1": "property p_not_15;\n@(posedge clk)     !(test_mode && !scan_enable) |-> normal_op\nendproperty",
        "sva2": "property p_not_15;\n@(posedge clk)         !(test_mode && !scan_enable) |-> normal_op;\nendproperty\nassert_p_not_15:assert property (p_not_15) else $error(\"\");"
    },
    {
        "id": "2141_2142",
        "sva1": "property p_not_16;\n@(posedge clk)     $rose(!debug_mode) |-> ##[1:2] production_mode\nendproperty",
        "sva2": "property p_not_16;\n@(posedge clk)         $rose(!debug_mode) |-> ##[1:2] production_mode;\nendproperty\nassert_p_not_16:assert property (p_not_16) else $error(\"\");"
    },
    {
        "id": "2142_2143",
        "sva1": "property p_not_18;\n@(posedge clk)     !(addr_match && !sel) |-> !data_out_en\nendproperty",
        "sva2": "property p_not_18;\n@(posedge clk)         !(addr_match && !sel) |-> !data_out_en;\nendproperty\nassert_p_not_18:assert property (p_not_18) else $error(\"\");"
    },
    {
        "id": "2143_2144",
        "sva1": "property p_not_17;\n@(negedge clk)     !(!power_down && sleep_mode) |-> clock_off\nendproperty",
        "sva2": "property p_not_17;\n@(negedge clk)     !(!power_down && sleep_mode) |-> clock_off;\nendproperty\nassert_p_not_17:assert property (p_not_17) else $error(\"\");"
    },
    {
        "id": "2144_2145",
        "sva1": "property p_not_19;\n@(posedge clk)     !(!fifo_almost_full && fifo_almost_empty) |=> write_strobe\nendproperty",
        "sva2": "property p_not_19;\n@(posedge clk)         !(!fifo_almost_full && fifo_almost_empty) |=> write_strobe;\nendproperty\nassert_p_not_19:assert property (p_not_19) else $error(\"\");"
    },
    {
        "id": "2145_2146",
        "sva1": "property p_not_1;\n@(posedge clk)     !req |-> ##1 ack\nendproperty",
        "sva2": "property p_not_1;\n@(posedge clk)         !req |-> ##1 ack;\nendproperty\nassert_p_not_1:assert property (p_not_1) else $error(\"\");"
    },
    {
        "id": "2146_2147",
        "sva1": "property p_not_20;\n@(negedge clk)     $fell(!calibration_done) |-> recalibrate\nendproperty",
        "sva2": "property p_not_20;\n@(negedge clk)     $fell(!calibration_done) |-> recalibrate;\nendproperty\nassert_p_not_20:assert property (p_not_20) else $error(\"\");"
    },
    {
        "id": "2147_2148",
        "sva1": "property p_not_22;\n@(posedge clk)     !(phase_lock && !freq_lock) |=> unlocked\nendproperty",
        "sva2": "property p_not_22;\n@(posedge clk)         !(phase_lock && !freq_lock) |=> unlocked;\nendproperty\nassert_p_not_22:assert property (p_not_22) else $error(\"\");"
    },
    {
        "id": "2148_2149",
        "sva1": "property p_not_21;\n@(posedge clk)     !(!sync_pulse && enable) |-> sync_ack\nendproperty",
        "sva2": "property p_not_21;\n@(posedge clk)         !(!sync_pulse && enable) |-> sync_ack;\nendproperty\nassert_p_not_21:assert property (p_not_21) else $error(\"\");"
    },
    {
        "id": "2149_2150",
        "sva1": "property p_not_23;\n@(negedge clk)     !(!dma_request && dma_ack) |-> !dma_busy\nendproperty",
        "sva2": "property p_not_23;\n@(negedge clk)     !(!dma_request && dma_ack) |-> !dma_busy;\nendproperty\nassert_p_not_23:assert property (p_not_23) else $error(\"\");"
    },
    {
        "id": "2150_2151",
        "sva1": "property p_not_24;\n@(posedge clk)     $rose(!security_mode) |-> ##1 normal_access\nendproperty",
        "sva2": "property p_not_24;\n@(posedge clk)         $rose(!security_mode) |-> ##1 normal_access;\nendproperty\nassert_p_not_24:assert property (p_not_24) else $error(\"\");"
    },
    {
        "id": "2151_2152",
        "sva1": "property p_not_25;\n@(posedge clk)     !(burst_mode && !single_transfer) |-> burst_ready\nendproperty",
        "sva2": "property p_not_25;\n@(posedge clk)         !(burst_mode && !single_transfer) |-> burst_ready;\nendproperty\nassert_p_not_25:assert property (p_not_25) else $error(\"\");"
    },
    {
        "id": "2152_2153",
        "sva1": "property p_not_26;\n@(negedge clk)     !(!cache_hit && cache_miss) |-> cache_update\nendproperty",
        "sva2": "property p_not_26;\n@(negedge clk)         !(!cache_hit && cache_miss) |-> cache_update;\nendproperty\nassert_p_not_26:assert property (p_not_26) else $error(\"\");"
    },
    {
        "id": "2153_2154",
        "sva1": "property p_not_27;\n@(posedge clk)     !(pipeline_stall && !pipeline_flush) |=> pipeline_advance\nendproperty",
        "sva2": "property p_not_27;\n@(posedge clk)         !(pipeline_stall && !pipeline_flush) |=> pipeline_advance;\nendproperty\nassert_p_not_27:assert property (p_not_27) else $error(\"\");"
    },
    {
        "id": "2154_2155",
        "sva1": "property p_not_28;\n@(posedge clk)     $fell(!watchdog_reset) |-> ##2 watchdog_armed\nendproperty",
        "sva2": "property p_not_28;\n@(posedge clk)         $fell(!watchdog_reset) |-> ##2 watchdog_armed;\nendproperty\nassert_p_not_28:assert property (p_not_28) else $error(\"\");"
    },
    {
        "id": "2155_2156",
        "sva1": "property p_not_29;\n@(negedge clk)     !(!data_available && transfer_request) |-> !transfer_ack\nendproperty",
        "sva2": "property p_not_29;\n@(negedge clk)         !(!data_available && transfer_request) |-> !transfer_ack;\nendproperty\nassert_p_not_29:assert property (p_not_29) else $error(\"\");"
    },
    {
        "id": "2156_2157",
        "sva1": "property p_not_2;\n@(negedge clk)     !(!enable && reset) |-> ready\nendproperty",
        "sva2": "property p_not_2;\n@(negedge clk)         !(!enable && reset) |-> ready;\nendproperty\nassert_p_not_2:assert property (p_not_2) else $error(\"\");"
    },
    {
        "id": "2157_2158",
        "sva1": "property p_not_30;\n@(posedge clk)     !(voltage_ok && !current_ok) |=> shutdown\nendproperty",
        "sva2": "property p_not_30;\n@(posedge clk)     !(voltage_ok && !current_ok) |=> shutdown;\nendproperty\nassert_p_not_30:assert property (p_not_30) else $error(\"\");"
    },
    {
        "id": "2158_2159",
        "sva1": "property p_not_31;\n@(posedge clk)     !(!temperature_alert && overheat) |-> cooling_active\nendproperty",
        "sva2": "property p_not_31;\n@(posedge clk)         !(!temperature_alert && overheat) |-> cooling_active;\nendproperty\nassert_p_not_31:assert property (p_not_31) else $error(\"\");"
    },
    {
        "id": "2159_2160",
        "sva1": "property p_not_32;\n@(negedge clk)     $rose(!battery_low) |-> power_save_mode\nendproperty",
        "sva2": "property p_not_32;\n@(negedge clk)     $rose(!battery_low) |-> power_save_mode;\nendproperty\nassert_p_not_32:assert property (p_not_32) else $error(\"\");"
    },
    {
        "id": "2160_2161",
        "sva1": "property p_not_33;\n@(posedge clk)     !(sensor_active && !sensor_ready) |-> sensor_reset\nendproperty",
        "sva2": "property p_not_33;\n@(posedge clk)         !(sensor_active && !sensor_ready) |-> sensor_reset;\nendproperty\nassert_p_not_33:assert property (p_not_33) else $error(\"\");"
    },
    {
        "id": "2161_2162",
        "sva1": "property p_not_34;\n@(posedge clk)     !(!encryption_on && decryption_on) |=> plaintext_mode\nendproperty",
        "sva2": "property p_not_34;\n@(posedge clk)         !(!encryption_on && decryption_on) |=> plaintext_mode;\nendproperty\nassert_p_not_34:assert property (p_not_34) else $error(\"\");"
    },
    {
        "id": "2162_2163",
        "sva1": "property p_not_35;\n@(negedge clk)     !(key_valid && !key_ready) |-> !crypto_start\nendproperty",
        "sva2": "property p_not_35;\n@(negedge clk)         !(key_valid && !key_ready) |-> !crypto_start;\nendproperty\nassert_p_not_35:assert property (p_not_35) else $error(\"\");"
    },
    {
        "id": "2163_2164",
        "sva1": "property p_not_36;\n@(posedge clk)     $fell(!authentication_done) |-> ##1 reauthenticate\nendproperty",
        "sva2": "property p_not_36;\n@(posedge clk)         $fell(!authentication_done) |-> ##1 reauthenticate;\nendproperty\nassert_p_not_36:assert property (p_not_36) else $error(\"\");"
    },
    {
        "id": "2164_2165",
        "sva1": "property p_not_37;\n@(posedge clk)     !(!session_active && session_timeout) |-> session_end\nendproperty",
        "sva2": "property p_not_37;\n@(posedge clk)         !(!session_active && session_timeout) |-> session_end;\nendproperty\nassert_p_not_37:assert property (p_not_37) else $error(\"\");"
    },
    {
        "id": "2165_2166",
        "sva1": "property p_not_38;\n@(negedge clk)     !(packet_start && !packet_valid) |-> packet_drop\nendproperty",
        "sva2": "property p_not_38;\n@(negedge clk)     !(packet_start && !packet_valid) |-> packet_drop;\nendproperty\nassert_p_not_38:assert property (p_not_38) else $error(\"\");"
    },
    {
        "id": "2166_2167",
        "sva1": "property p_not_39;\n@(posedge clk)     !(!header_correct && payload_correct) |=> frame_error\nendproperty",
        "sva2": "property p_not_39;\n@(posedge clk)         !(!header_correct && payload_correct) |=> frame_error;\nendproperty\nassert_p_not_39:assert property (p_not_39) else $error(\"\");"
    },
    {
        "id": "2167_2168",
        "sva1": "property p_not_3;\n@(posedge clk)     $fell(!data_valid) |-> ##[1:3] error\nendproperty",
        "sva2": "property p_not_3;\n@(posedge clk)         $fell(!data_valid) |-> ##[1:3] error;\nendproperty\nassert_p_not_3:assert property (p_not_3) else $error(\"\");"
    },
    {
        "id": "2168_2169",
        "sva1": "property p_not_41;\n@(negedge clk)     !(!link_up && link_down) |-> physical_reset\nendproperty",
        "sva2": "property p_not_41;\n@(negedge clk)         !(!link_up && link_down) |-> physical_reset;\nendproperty\nassert_p_not_41:assert property (p_not_41) else $error(\"\");"
    },
    {
        "id": "2169_2170",
        "sva1": "property p_not_40;\n@(posedge clk)     $rose(!flow_control) |-> ##[1:3] full_speed\nendproperty",
        "sva2": "property p_not_40;\n@(posedge clk)         $rose(!flow_control) |-> ##[1:3] full_speed;\nendproperty\nassert_p_not_40:assert property (p_not_40) else $error(\"\");"
    },
    {
        "id": "2170_2171",
        "sva1": "property p_not_42;\n@(posedge clk)     !(port_enabled && !port_ready) |-> port_reset\nendproperty",
        "sva2": "property p_not_42;\n@(posedge clk)         !(port_enabled && !port_ready) |-> port_reset;\nendproperty\nassert_p_not_42:assert property (p_not_42) else $error(\"\");"
    },
    {
        "id": "2171_2172",
        "sva1": "property p_not_43;\n@(posedge clk)     !(!queue_full && queue_empty) |=> dequeue_ready\nendproperty",
        "sva2": "property p_not_43;\n@(posedge clk)     !(!queue_full && queue_empty) |=> dequeue_ready;\nendproperty\nassert_p_not_43:assert property (p_not_43) else $error(\"\");"
    },
    {
        "id": "2172_2173",
        "sva1": "property p_not_44;\n@(negedge clk)     $fell(!buffer_overflow) |-> buffer_reset\nendproperty",
        "sva2": "property p_not_44;\n@(negedge clk)         $fell(!buffer_overflow) |-> buffer_reset;\nendproperty\nassert_p_not_44:assert property (p_not_44) else $error(\"\");"
    },
    {
        "id": "2173_2174",
        "sva1": "property p_not_45;\n@(posedge clk)     !(!checksum_ok && crc_ok) |-> retransmit\nendproperty",
        "sva2": "property p_not_45;\n@(posedge clk)         !(!checksum_ok && crc_ok) |-> retransmit;\nendproperty\nassert_p_not_45:assert property (p_not_45) else $error(\"\");"
    },
    {
        "id": "2174_2175",
        "sva1": "property p_not_46;\n@(posedge clk)     !(compression_on && !decompression_on) |=> raw_data\nendproperty",
        "sva2": "property p_not_46;\n@(posedge clk)         !(compression_on && !decompression_on) |=> raw_data;\nendproperty\nassert_p_not_46:assert property (p_not_46) else $error(\"\");"
    },
    {
        "id": "2175_2176",
        "sva1": "property p_not_47;\n@(negedge clk)     !(!bit_error && symbol_error) |-> symbol_resync\nendproperty",
        "sva2": "property p_not_47;\n@(negedge clk)         !(!bit_error && symbol_error) |-> symbol_resync;\nendproperty\nassert_p_not_47:assert property (p_not_47) else $error(\"\");"
    },
    {
        "id": "2176_2177",
        "sva1": "property p_not_48;\n@(posedge clk)     $rose(!handshake_done) |-> ##1 restart_handshake\nendproperty",
        "sva2": "property p_not_48;\n@(posedge clk)         $rose(!handshake_done) |-> ##1 restart_handshake;\nendproperty\nassert_p_not_48:assert property (p_not_48) else $error(\"\");"
    },
    {
        "id": "2177_2178",
        "sva1": "property p_not_49;\n@(posedge clk)     !(!protocol_error && format_error) |-> protocol_reset\nendproperty",
        "sva2": "property p_not_49;\n@(posedge clk)         !(!protocol_error && format_error) |-> protocol_reset;\nendproperty\nassert_p_not_49:assert property (p_not_49) else $error(\"\");"
    },
    {
        "id": "2178_2179",
        "sva1": "property p_not_4;\n@(posedge clk)     !(start || stop) |=> idle\nendproperty",
        "sva2": "property p_not_4;\n@(posedge clk)     !(start || stop) |=> idle;\nendproperty\nassert_p_not_4:assert property (p_not_4) else $error(\"\");"
    },
    {
        "id": "2179_2180",
        "sva1": "property p_not_50;\n@(negedge clk)     !(channel_busy && !channel_ready) |-> !channel_request\nendproperty",
        "sva2": "property p_not_50;\n@(negedge clk)     !(channel_busy && !channel_ready) |-> !channel_request;\nendproperty\nassert_p_not_50:assert property (p_not_50) else $error(\"\");"
    },
    {
        "id": "2180_2181",
        "sva1": "property p_not_6;\n@(posedge clk)     !(!frame && !irdy) |-> trdy\nendproperty",
        "sva2": "property p_not_6;\n@(posedge clk)         !(!frame && !irdy) |-> trdy;\nendproperty\nassert_p_not_6:assert property (p_not_6) else $error(\"\");"
    },
    {
        "id": "2181_2182",
        "sva1": "property p_not_7;\n@(posedge clk)     $rose(!interrupt) |-> ##2 service\nendproperty",
        "sva2": "property p_not_7;\n@(posedge clk)         $rose(!interrupt) |-> ##2 service;\nendproperty\nassert_p_not_7:assert property (p_not_7) else $error(\"\");"
    },
    {
        "id": "2182_2183",
        "sva1": "property p_not_8;\n@(negedge clk)     !(fifo_full || fifo_empty) |-> fifo_ready\nendproperty",
        "sva2": "property p_not_8;\n@(negedge clk)     !(fifo_full || fifo_empty) |-> fifo_ready;\nendproperty\nassert_p_not_8:assert property (p_not_8) else $error(\"\");"
    },
    {
        "id": "2183_2184",
        "sva1": "property p_not_5;\n@(negedge clk)     !(wr_en && rd_en) |-> !bus_conflict\nendproperty",
        "sva2": "property p_not_5;\n@(negedge clk)         !(wr_en && rd_en) |-> !bus_conflict;\nendproperty\nassert_p_not_5:assert property (p_not_5) else $error(\"\");"
    },
    {
        "id": "2184_2185",
        "sva1": "property p_not_9;\n@(posedge clk)     !(!parity_error && !crc_error) |=> data_valid\nendproperty",
        "sva2": "property p_not_9;\n@(posedge clk)         !(!parity_error && !crc_error) |=> data_valid;\nendproperty\nassert_p_not_9:assert property (p_not_9) else $error(\"\");"
    },
    {
        "id": "2185_2186",
        "sva1": "property p_cond_pipeline_stall;\n@(posedge clk)     if(stall_condition) $fell(pipeline_advance) |-> ##3 pipeline_freeze else $rose(pipeline_advance) |=> next_stage_valid\nendproperty",
        "sva2": "property p_cond_pipeline_stall;\n@(posedge clk)     if (stall_condition) (         $fell(pipeline_advance) |-> ##3 pipeline_freeze     ) else (         $rose(pipeline_advance) |=> next_stage_valid     );\nendproperty\nassert_p_cond_pipeline_stall:assert property (p_cond_pipeline_stall) else $error(\"\");"
    },
    {
        "id": "2186_2187",
        "sva1": "property p_cond_debug_mode;\n@(posedge clk)     if(debug_en) $rose(breakpoint) |-> ##1 debug_halt else $fell(breakpoint) |=> continue_exec\nendproperty",
        "sva2": "property p_cond_debug_mode;\n@(posedge clk)     if (debug_en) (         $rose(breakpoint) |-> ##1 debug_halt     ) else (         $fell(breakpoint) |=> continue_exec     );\nendproperty\nassert_p_cond_debug_mode:assert property (p_cond_debug_mode) else $error(\"\");"
    },
    {
        "id": "2187_2188",
        "sva1": "property p_cond_ack_mode;\n@(posedge clk)     if(mode) req |-> ack else 1'b1\nendproperty",
        "sva2": "property p_cond_ack_mode;\n@(posedge clk)         (mode ? req : 1'b1) |-> (mode ? ack : 1'b1);\nendproperty\nassert_p_cond_ack_mode:assert property (p_cond_ack_mode) else $error(\"\");"
    },
    {
        "id": "2188_2189",
        "sva1": "property p_cond_network_protocol;\n@(posedge clk)     if(tcp_mode) $rose(packet_start) |=> ##[3:5] packet_end else $rose(packet_start) |-> ##2 packet_abort\nendproperty",
        "sva2": "property p_cond_network_protocol;\n@(posedge clk)     if (tcp_mode) (         $rose(packet_start) |=> ##[3:5] packet_end     ) else (         $rose(packet_start) |-> ##2 packet_abort     );\nendproperty\nassert_p_cond_network_protocol:assert property (p_cond_network_protocol) else $error(\"\");"
    },
    {
        "id": "2189_2190",
        "sva1": "property p_cond_watchdog_timer;\n@(posedge clk)     if(wdt_enabled) $fell(wdt_reset) |-> ##[10:20] system_reset else 1'b1\nendproperty",
        "sva2": "property p_cond_watchdog_timer;\n@(posedge clk)     if (wdt_enabled) $fell(wdt_reset) |-> ##[10:20] system_reset else 1'b1;\nendproperty\nassert_p_cond_watchdog_timer:assert property (p_cond_watchdog_timer) else $error(\"\");"
    },
    {
        "id": "2190_2191",
        "sva1": "property p_cond_radio_mode;\n@(posedge clk)     if(tx_mode) $rose(tx_enable) |-> ##1 tx_ready else $rose(rx_enable) |-> ##2 rx_data\nendproperty",
        "sva2": "property p_cond_radio_mode;\n@(posedge clk)     if (tx_mode)          $rose(tx_enable) |-> ##1 tx_ready     else         $rose(rx_enable) |-> ##2 rx_data;\nendproperty\nassert_p_cond_radio_mode:assert property (p_cond_radio_mode) else $error(\"\");"
    },
    {
        "id": "2191_2192",
        "sva1": "property p_cond_gpio_direction;\n@(posedge clk)     if(gpio_out_en) $fell(gpio_write) |-> ##1 gpio_read else $rose(gpio_write) |=> gpio_data_valid\nendproperty",
        "sva2": "property p_cond_gpio_direction;\n@(posedge clk)     if (gpio_out_en) (         $fell(gpio_write) |-> ##1 gpio_read     ) else (         $rose(gpio_write) |=> gpio_data_valid     );\nendproperty\nassert_p_cond_gpio_direction:assert property (p_cond_gpio_direction) else $error(\"\");"
    },
    {
        "id": "2192_2193",
        "sva1": "property p_cond_adc_conversion;\n@(posedge clk)     if(adc_start) $rose(conv_trigger) |-> ##[5:10] conv_done else $fell(conv_trigger) |-> adc_idle\nendproperty",
        "sva2": "property p_cond_adc_conversion;\n@(posedge clk)     if (adc_start) (         $rose(conv_trigger) |-> ##[5:10] conv_done     ) else (         $fell(conv_trigger) |-> adc_idle     );\nendproperty\nassert_p_cond_adc_conversion:assert property (p_cond_adc_conversion) else $error(\"\");"
    },
    {
        "id": "2193_2194",
        "sva1": "property p_cond_uart_transmission;\n@(posedge clk)     if(tx_active) $rose(tx_start) |-> ##[8:10] tx_done else $rose(rx_start) |-> ##[8:10] rx_ready\nendproperty",
        "sva2": "property p_cond_uart_transmission;\n@(posedge clk)     if (tx_active)          $rose(tx_start) |-> ##[8:10] tx_done     else         $rose(rx_start) |-> ##[8:10] rx_ready;\nendproperty\nassert_p_cond_uart_transmission:assert property (p_cond_uart_transmission) else $error(\"\");"
    },
    {
        "id": "2194_2195",
        "sva1": "property p_cond_crc_check;\n@(posedge clk)     if(crc_en) $rose(data_valid) |-> ##1 crc_match else $rose(data_valid) |-> ##1 data_ack\nendproperty",
        "sva2": "property p_cond_crc_check;\n@(posedge clk)     if (crc_en)          $rose(data_valid) |-> ##1 crc_match     else         $rose(data_valid) |-> ##1 data_ack;\nendproperty\nassert_p_cond_crc_check:assert property (p_cond_crc_check) else $error(\"\");"
    },
    {
        "id": "2195_2196",
        "sva1": "property p_cond_fault_detection;\n@(posedge clk)     if(fault_en) $rose(error_signal) |-> ##1 fault_trigger else $fell(error_signal) |=> normal_op\nendproperty",
        "sva2": "property p_cond_fault_detection;\n@(posedge clk)     if (fault_en) (         $rose(error_signal) |-> ##1 fault_trigger     ) else (         $fell(error_signal) |=> normal_op     );\nendproperty\nassert_p_cond_fault_detection:assert property (p_cond_fault_detection) else $error(\"\");"
    },
    {
        "id": "2196_2197",
        "sva1": "property p_cond_data_valid;\n@(posedge clk)     if(data_en) valid_data |-> ##1 data_ack else $fell(error)\nendproperty",
        "sva2": "property p_cond_data_valid;\n@(posedge clk)     if (data_en) valid_data |-> ##1 data_ack     else $fell(error);\nendproperty\nassert_p_cond_data_valid:assert property (p_cond_data_valid) else $error(\"\");"
    },
    {
        "id": "2197_2198",
        "sva1": "property p_cond_boot_sequence;\n@(posedge clk)     if(boot_mode) $rose(power_on) |-> ##[10:100] boot_complete else $rose(power_on) |-> ##[5:10] standby_mode\nendproperty",
        "sva2": "property p_cond_boot_sequence;\n@(posedge clk)     if (boot_mode)          $rose(power_on) |-> ##[10:100] boot_complete     else         $rose(power_on) |-> ##[5:10] standby_mode;\nendproperty\nassert_p_cond_boot_sequence:assert property (p_cond_boot_sequence) else $error(\"\");"
    },
    {
        "id": "2198_2199",
        "sva1": "property p_cond_clock_gating;\n@(posedge clk)     if(clock_gate_en) $fell(clock_enable) |-> ##1 clock_stopped else $rose(clock_enable) |=> clock_running\nendproperty",
        "sva2": "property p_cond_clock_gating;\n@(posedge clk)     if (clock_gate_en) (         $fell(clock_enable) |-> ##1 clock_stopped     ) else (         $rose(clock_enable) |=> clock_running     );\nendproperty\nassert_p_cond_clock_gating:assert property (p_cond_clock_gating) else $error(\"\");"
    },
    {
        "id": "2199_2200",
        "sva1": "property p_cond_current_limit;\n@(posedge clk)     if(overcurrent) $rose(current_warn) |-> ##1 current_limit else $fell(current_warn) |=> current_normal\nendproperty",
        "sva2": "property p_cond_current_limit;\n@(posedge clk)     if (overcurrent)          $rose(current_warn) |-> ##1 current_limit     else         $fell(current_warn) |=> current_normal;\nendproperty\nassert_p_cond_current_limit:assert property (p_cond_current_limit) else $error(\"\");"
    },
    {
        "id": "2200_2201",
        "sva1": "property p_cond_signal_integrity;\n@(posedge clk)     if(eye_monitor_en) $fell(signal_quality) |-> ##1 retrain else $rose(signal_quality) |=> link_ok\nendproperty",
        "sva2": "property p_cond_signal_integrity;\n@(posedge clk)     if (eye_monitor_en) (         $fell(signal_quality) |-> ##1 retrain     ) else (         $rose(signal_quality) |=> link_ok     );\nendproperty\nassert_p_cond_signal_integrity:assert property (p_cond_signal_integrity) else $error(\"\");"
    },
    {
        "id": "2201_2202",
        "sva1": "property p_cond_power_sequence;\n@(posedge clk)     if(power_up_seq) $rose(power_good) |-> ##[1:5] next_stage else $fell(power_good) |-> ##1 power_fail\nendproperty",
        "sva2": "property p_cond_power_sequence;\n@(posedge clk)     if (power_up_seq)          $rose(power_good) |-> ##[1:5] next_stage     else         $fell(power_good) |-> ##1 power_fail;\nendproperty\nassert_p_cond_power_sequence:assert property (p_cond_power_sequence) else $error(\"\");"
    },
    {
        "id": "2202_2203",
        "sva1": "property p_cond_digital_calibration;\n@(posedge clk)     if(cal_en) $rose(cal_start) |-> ##[10:100] cal_done else $fell(cal_start) |-> cal_idle\nendproperty",
        "sva2": "property p_cond_digital_calibration;\n@(posedge clk)     if (cal_en) (         $rose(cal_start) |-> ##[10:100] cal_done     ) else (         $fell(cal_start) |-> cal_idle     );\nendproperty\nassert_p_cond_digital_calibration:assert property (p_cond_digital_calibration) else $error(\"\");"
    },
    {
        "id": "2203_2204",
        "sva1": "property p_cond_analog_trim;\n@(posedge clk)     if(trim_en) $rose(trim_start) |-> ##[5:20] trim_done else $fell(trim_start) |-> trim_idle\nendproperty",
        "sva2": "property p_cond_analog_trim;\n@(posedge clk)     if (trim_en) (         $rose(trim_start) |-> ##[5:20] trim_done     ) else (         $fell(trim_start) |-> trim_idle     );\nendproperty\nassert_p_cond_analog_trim:assert property (p_cond_analog_trim) else $error(\"\");"
    },
    {
        "id": "2204_2205",
        "sva1": "property p_cond_error_correction;\n@(posedge clk)     if(ecc_en) $rose(data_error) |-> ##1 data_corrected else $rose(data_error) |-> ##1 error_flag\nendproperty",
        "sva2": "property p_cond_error_correction;\n@(posedge clk)     if (ecc_en) (         $rose(data_error) |-> ##1 data_corrected     ) else (         $rose(data_error) |-> ##1 error_flag     );\nendproperty\nassert_p_cond_error_correction:assert property (p_cond_error_correction) else $error(\"\");"
    },
    {
        "id": "2205_2206",
        "sva1": "property p_cond_data_compression;\n@(posedge clk)     if(compress_en) $rose(raw_data) |-> ##[2:5] compressed_data else $rose(raw_data) |-> ##1 data_ready\nendproperty",
        "sva2": "property p_cond_data_compression;\n@(posedge clk)     if (compress_en) (         $rose(raw_data) |-> ##[2:5] compressed_data     ) else (         $rose(raw_data) |-> ##1 data_ready     );\nendproperty\nassert_p_cond_data_compression:assert property (p_cond_data_compression) else $error(\"\");"
    },
    {
        "id": "2206_2207",
        "sva1": "property p_cond_frequency_synthesis;\n@(posedge clk)     if(pll_locked) $rose(freq_change) |-> ##[5:10] freq_locked else $rose(freq_change) |-> ##1 freq_error\nendproperty",
        "sva2": "property p_cond_frequency_synthesis;\n@(posedge clk)     $rose(freq_change) |->      if (pll_locked)          ##[5:10] freq_locked     else          ##1 freq_error;\nendproperty\nassert_p_cond_frequency_synthesis:assert property (p_cond_frequency_synthesis) else $error(\"\");"
    },
    {
        "id": "2207_2208",
        "sva1": "property p_cond_phase_alignment;\n@(posedge clk)     if(phase_adj_en) $rose(phase_err) |-> ##[1:3] phase_locked else $fell(phase_err) |=> phase_ok\nendproperty",
        "sva2": "property p_cond_phase_alignment;\n@(posedge clk)     if (phase_adj_en)         $rose(phase_err) |-> ##[1:3] phase_locked     else         $fell(phase_err) |=> phase_ok;\nendproperty\nassert_p_cond_phase_alignment:assert property (p_cond_phase_alignment) else $error(\"\");"
    },
    {
        "id": "2208_2209",
        "sva1": "property p_cond_packet_type;\n@(posedge clk)     if(packet_type) $rose(start_packet) |=> ##[1:3] end_packet else $fell(start_packet) |-> abort_packet\nendproperty",
        "sva2": "property p_cond_packet_type;\n@(posedge clk)     if (packet_type)          $rose(start_packet) |=> ##[1:3] end_packet     else         $fell(start_packet) |-> abort_packet;\nendproperty\nassert_p_cond_packet_type:assert property (p_cond_packet_type) else $error(\"\");"
    },
    {
        "id": "2209_2210",
        "sva1": "property p_cond_data_encryption;\n@(posedge clk)     if(aes_mode) $rose(data_in) |-> ##[1:3] cipher_out else $rose(data_in) |-> ##1 data_out\nendproperty",
        "sva2": "property p_cond_data_encryption;\n@(posedge clk)     if (aes_mode) (         $rose(data_in) |-> ##[1:3] cipher_out     ) else (         $rose(data_in) |-> ##1 data_out     );\nendproperty\nassert_p_cond_data_encryption:assert property (p_cond_data_encryption) else $error(\"\");"
    },
    {
        "id": "2210_2211",
        "sva1": "property p_cond_cache_hit;\n@(posedge clk)     if(cache_hit) req_addr |-> ##1 hit_data else req_addr |-> ##2 mem_data_valid\nendproperty",
        "sva2": "property p_cond_cache_hit;\n@(posedge clk)     req_addr |->          if (cache_hit)              ##1 hit_data         else              ##2 mem_data_valid;\nendproperty\nassert_p_cond_cache_hit:assert property (p_cond_cache_hit) else $error(\"\");"
    },
    {
        "id": "2211_2212",
        "sva1": "property p_cond_dma_transfer;\n@(posedge clk)     if(dma_en) $fell(dma_req) |=> dma_ack else $rose(dma_req) |-> ##1 dma_busy\nendproperty",
        "sva2": "property p_cond_dma_transfer;\n@(posedge clk)     if (dma_en) (         $fell(dma_req) |=> dma_ack     ) else (         $rose(dma_req) |-> ##1 dma_busy     );\nendproperty\nassert_p_cond_dma_transfer:assert property (p_cond_dma_transfer) else $error(\"\");"
    },
    {
        "id": "2212_2213",
        "sva1": "property p10;\n@(posedge clk) disable iff(debug_mode)     $fell(interrupt) |-> $rose(interrupt_ack)\nendproperty",
        "sva2": "property p10;\n@(posedge clk) disable iff (debug_mode)     $fell(interrupt) |-> $rose(interrupt_ack);\nendproperty\nassert_p10:assert property (p10) else $error(\"\");"
    },
    {
        "id": "2213_2214",
        "sva1": "property p11;\n@(negedge clk) disable iff(!sync_rst_n)     first_beat |-> ##2 last_beat\nendproperty",
        "sva2": "property p11;\n@(negedge clk) disable iff (!sync_rst_n)     first_beat == 1'b1 |-> ##2 last_beat == 1'b1;\nendproperty\nassert_p11:assert property (p11) else $error(\"\");"
    },
    {
        "id": "2214_2215",
        "sva1": "property p13;\n@(posedge clk) disable iff(!por_n)     start_transfer |-> ##1 transfer_done\nendproperty",
        "sva2": "property p13;\n@(posedge clk) disable iff (!por_n)         start_transfer == 1'b1 |-> ##1 transfer_done == 1'b1;\nendproperty\nassert_p13:assert property (p13) else $error(\"\");"
    },
    {
        "id": "2215_2216",
        "sva1": "property p14;\n@(negedge clk) disable iff(clock_gated)     $rose(select) |-> $fell(select) [*3]\nendproperty",
        "sva2": "property p14;\n@(negedge clk) disable iff (clock_gated)     $rose(select) |-> $fell(select) [*3];\nendproperty\nassert_p14:assert property (p14) else $error(\"\");"
    },
    {
        "id": "2216_2217",
        "sva1": "property p15;\n@(posedge clk) disable iff(!dft_mode)     data_valid |-> ##1 data_ack\nendproperty",
        "sva2": "property p15;\n@(posedge clk) disable iff (!dft_mode)     data_valid == 1'b1 |-> ##1 data_ack == 1'b1;\nendproperty\nassert_p15:assert property (p15) else $error(\"\");"
    },
    {
        "id": "2217_2218",
        "sva1": "property p17;\n@(negedge clk) disable iff(!async_rst_n)     $changed(mode) |-> ##1 $stable(mode)\nendproperty",
        "sva2": "property p17;\n@(negedge clk) disable iff (!async_rst_n)     $changed(mode) |-> ##1 $stable(mode);\nendproperty\nassert_p17:assert property (p17) else $error(\"\");"
    },
    {
        "id": "2218_2219",
        "sva1": "property p18;\n@(posedge clk) disable iff(force_error)     error_inject |-> ##2 error_detect\nendproperty",
        "sva2": "property p18;\n@(posedge clk) disable iff (force_error)     error_inject == 1'b1 |-> ##2 error_detect == 1'b1;\nendproperty\nassert_p18:assert property (p18) else $error(\"\");"
    },
    {
        "id": "2219_2220",
        "sva1": "property p16;\n@(posedge clk) disable iff(bist_enable)     $fell(rd_en) |-> !wr_en throughout rd_ack[->1]\nendproperty",
        "sva2": "property p16;\n@(posedge clk) disable iff (bist_enable)     $fell(rd_en) |-> !wr_en throughout rd_ack[->1];\nendproperty\nassert_p16:assert property (p16) else $error(\"\");"
    },
    {
        "id": "2220_2221",
        "sva1": "property p19;\n@(posedge clk) disable iff(!pwr_ok)     $rose(pwr_req) |=> $fell(pwr_ack)\nendproperty",
        "sva2": "property p19;\n@(posedge clk) disable iff (!pwr_ok)     $rose(pwr_req) |=> $fell(pwr_ack);\nendproperty\nassert_p19:assert property (p19) else $error(\"\");"
    },
    {
        "id": "2221_2222",
        "sva1": "property p20;\n@(negedge clk) disable iff(analog_test)     cal_start |-> ##[2:5] cal_done\nendproperty",
        "sva2": "property p20;\n@(negedge clk) disable iff (analog_test)     cal_start == 1'b1 |-> ##[2:5] cal_done == 1'b1;\nendproperty\nassert_p20:assert property (p20) else $error(\"\");"
    },
    {
        "id": "2222_2223",
        "sva1": "property p1;\n@(posedge clk) disable iff(!rst_n)     req |-> ##1 ack\nendproperty",
        "sva2": "property p1;\n@(posedge clk) disable iff (!rst_n)     req == 1'b1 |-> ##1 ack == 1'b1;\nendproperty\nassert_p1:assert property (p1) else $error(\"\");"
    },
    {
        "id": "2223_2224",
        "sva1": "property p21;\n@(posedge clk) disable iff(!pll_lock)     freq_change |-> ##1 freq_stable\nendproperty",
        "sva2": "property p21;\n@(posedge clk) disable iff (!pll_lock)     freq_change |-> ##1 freq_stable;\nendproperty\nassert_p21:assert property (p21) else $error(\"\");"
    },
    {
        "id": "2224_2225",
        "sva1": "property p22;\n@(posedge clk) disable iff(jtag_active)     $stable(jtag_tdo) throughout (jtag_tms ##1 jtag_tdi)\nendproperty",
        "sva2": "property p22;\n@(posedge clk) disable iff (jtag_active)     $stable(jtag_tdo) throughout (jtag_tms ##1 jtag_tdi);\nendproperty\nassert_p22:assert property (p22) else $error(\"\");"
    },
    {
        "id": "2225_2226",
        "sva1": "property p23;\n@(negedge clk) disable iff(!clk_en)     phase_align |-> ##3 phase_locked\nendproperty",
        "sva2": "property p23;\n@(negedge clk) disable iff (!clk_en)     phase_align == 1'b1 |-> ##3 phase_locked == 1'b1;\nendproperty\nassert_p23:assert property (p23) else $error(\"\");"
    },
    {
        "id": "2226_2227",
        "sva1": "property p24;\n@(posedge clk) disable iff(force_idle)     $fell(busy) |-> !req throughout busy[=2]\nendproperty",
        "sva2": "property p24;\n@(posedge clk) disable iff (force_idle)     $fell(busy) |-> !req throughout busy[=2];\nendproperty\nassert_p24:assert property (p24) else $error(\"\");"
    },
    {
        "id": "2227_2228",
        "sva1": "property p25;\n@(posedge clk) disable iff(!serdes_ready)     lane_align |-> ##[1:4] align_done\nendproperty",
        "sva2": "property p25;\n@(posedge clk) disable iff (!serdes_ready)     lane_align == 1'b1 |-> ##[1:4] align_done;\nendproperty\nassert_p25:assert property (p25) else $error(\"\");"
    },
    {
        "id": "2228_2229",
        "sva1": "property p26;\n@(negedge clk) disable iff(loopback_en)     tx_data |-> ##1 rx_data\nendproperty",
        "sva2": "property p26;\n@(negedge clk) disable iff (loopback_en)     tx_data |-> ##1 rx_data;\nendproperty\nassert_p26:assert property (p26) else $error(\"\");"
    },
    {
        "id": "2229_2230",
        "sva1": "property p28;\n@(posedge clk) disable iff(force_crc_err)     pkt_start |-> ##3 pkt_end\nendproperty",
        "sva2": "property p28;\n@(posedge clk) disable iff (force_crc_err)         pkt_start |-> ##3 pkt_end;\nendproperty\nassert_p28:assert property (p28) else $error(\"\");"
    },
    {
        "id": "2230_2231",
        "sva1": "property p27;\n@(posedge clk) disable iff(!phy_ready)     $rose(training) |=> $fell(training_done)\nendproperty",
        "sva2": "property p27;\n@(posedge clk) disable iff (!phy_ready)     $rose(training) |=> $fell(training_done);\nendproperty\nassert_p27:assert property (p27) else $error(\"\");"
    },
    {
        "id": "2231_2232",
        "sva1": "property p29;\n@(negedge clk) disable iff(!link_up)     $fell(link_active) |-> $rose(link_idle)\nendproperty",
        "sva2": "property p29;\n@(negedge clk) disable iff (!link_up)     $fell(link_active) |-> $rose(link_idle);\nendproperty\nassert_p29:assert property (p29) else $error(\"\");"
    },
    {
        "id": "2232_2233",
        "sva1": "property p2;\n@(negedge clk) disable iff(rst)     $rose(en) |=> $fell(ready)\nendproperty",
        "sva2": "property p2;\n@(negedge clk) disable iff (rst)     $rose(en) |=> $fell(ready);\nendproperty\nassert_p2:assert property (p2) else $error(\"\");"
    },
    {
        "id": "2233_2234",
        "sva1": "property p30;\n@(posedge clk) disable iff(force_fec_err)     fec_start |-> ##2 fec_done\nendproperty",
        "sva2": "property p30;\n@(posedge clk)     disable iff (force_fec_err)     fec_start == 1'b1 |-> ##2 fec_done == 1'b1;\nendproperty\nassert_p30:assert property (p30) else $error(\"\");"
    },
    {
        "id": "2234_2235",
        "sva1": "property p31;\n@(posedge clk) disable iff(!fifo_empty)     rd_en |-> ##1 rd_valid\nendproperty",
        "sva2": "property p31;\n@(posedge clk) disable iff (!fifo_empty)     rd_en == 1'b1 |-> ##1 rd_valid;\nendproperty\nassert_p31:assert property (p31) else $error(\"\");"
    },
    {
        "id": "2235_2236",
        "sva1": "property p32;\n@(negedge clk) disable iff(force_underflow)     $fell(fifo_full) |-> !wr_en throughout fifo_empty\nendproperty",
        "sva2": "property p32;\n@(negedge clk) disable iff (force_underflow)     $fell(fifo_full) |-> !wr_en throughout fifo_empty;\nendproperty\nassert_p32:assert property (p32) else $error(\"\");"
    },
    {
        "id": "2236_2237",
        "sva1": "property p33;\n@(posedge clk) disable iff(!mem_init_done)     $rose(mem_req) |=> $fell(mem_ack)\nendproperty",
        "sva2": "property p33;\n@(posedge clk) disable iff (!mem_init_done)     $rose(mem_req) |=> $fell(mem_ack);\nendproperty\nassert_p33:assert property (p33) else $error(\"\");"
    },
    {
        "id": "2237_2238",
        "sva1": "property p34;\n@(posedge clk) disable iff(force_collision)     bus_req |-> ##1 bus_grant\nendproperty",
        "sva2": "property p34;\n@(posedge clk) disable iff (force_collision)         bus_req == 1'b1 |-> ##1 bus_grant == 1'b1;\nendproperty\nassert_p34:assert property (p34) else $error(\"\");"
    },
    {
        "id": "2238_2239",
        "sva1": "property p35;\n@(negedge clk) disable iff(!arb_active)     $rose(arb_req) |-> $fell(arb_grant)\nendproperty",
        "sva2": "property p35;\n@(negedge clk) disable iff (!arb_active)     $rose(arb_req) |-> $fell(arb_grant);\nendproperty\nassert_p35:assert property (p35) else $error(\"\");"
    },
    {
        "id": "2239_2240",
        "sva1": "property p36;\n@(posedge clk) disable iff(force_timeout)     timeout_en |-> ##[1:8] timeout\nendproperty",
        "sva2": "property p36;\n@(posedge clk) disable iff (force_timeout)     timeout_en == 1'b1 |-> ##[1:8] timeout == 1'b1;\nendproperty\nassert_p36:assert property (p36) else $error(\"\");"
    },
    {
        "id": "2240_2241",
        "sva1": "property p39;\n@(posedge clk) disable iff(!pwm_en)     pwm_start |-> ##1 pwm_stop\nendproperty",
        "sva2": "property p39;\n@(posedge clk) disable iff (!pwm_en)     pwm_start == 1'b1 |-> ##1 pwm_stop == 1'b1;\nendproperty\nassert_p39:assert property (p39) else $error(\"\");"
    },
    {
        "id": "2241_2242",
        "sva1": "property p37;\n@(posedge clk) disable iff(!watchdog_en)     wdt_kick |-> ##[10:100] !wdt_reset\nendproperty",
        "sva2": "property p37;\n@(posedge clk) disable iff (!watchdog_en)     wdt_kick == 1'b1 |-> ##[10:100] !wdt_reset;\nendproperty\nassert_p37:assert property (p37) else $error(\"\");"
    },
    {
        "id": "2242_2243",
        "sva1": "property p3;\n@(posedge clk) disable iff(!rst_n)     start |-> ##[1:3] done\nendproperty",
        "sva2": "property p3;\n@(posedge clk) disable iff (!rst_n)     start == 1'b1 |-> ##[1:3] done;\nendproperty\nassert_p3:assert property (p3) else $error(\"\");"
    },
    {
        "id": "2243_2244",
        "sva1": "property p40;\n@(posedge clk) disable iff(force_deadtime)     $rose(pwm_a) |-> !pwm_b throughout pwm_a\nendproperty",
        "sva2": "property p40;\n@(posedge clk) disable iff (force_deadtime)     $rose(pwm_a) |-> !pwm_b throughout pwm_a;\nendproperty\nassert_p40:assert property (p40) else $error(\"\");"
    },
    {
        "id": "2244_2245",
        "sva1": "property p41;\n@(negedge clk) disable iff(!adc_cal_done)     conv_start |-> ##[5:10] conv_done\nendproperty",
        "sva2": "property p41;\n@(negedge clk) disable iff (!adc_cal_done)     conv_start == 1'b1 |-> ##[5:10] conv_done == 1'b1;\nendproperty\nassert_p41:assert property (p41) else $error(\"\");"
    },
    {
        "id": "2245_2246",
        "sva1": "property p42;\n@(posedge clk) disable iff(dac_test_mode)     dac_update |-> ##1 dac_ready\nendproperty",
        "sva2": "property p42;\n@(posedge clk) disable iff (dac_test_mode)     dac_update == 1'b1 |-> ##1 dac_ready == 1'b1;\nendproperty\nassert_p42:assert property (p42) else $error(\"\");"
    },
    {
        "id": "2246_2247",
        "sva1": "property p43;\n@(posedge clk) disable iff(!temp_ok)     $rose(temp_alert) |=> $fell(temp_normal)\nendproperty",
        "sva2": "property p43;\n@(posedge clk) disable iff (!temp_ok)     $rose(temp_alert) |=> $fell(temp_normal);\nendproperty\nassert_p43:assert property (p43) else $error(\"\");"
    },
    {
        "id": "2247_2248",
        "sva1": "property p44;\n@(negedge clk) disable iff(force_brownout)     $fell(vdd_ok) |-> $rose(vdd_fail)\nendproperty",
        "sva2": "property p44;\n@(negedge clk) disable iff (force_brownout)     $fell(vdd_ok) |-> $rose(vdd_fail);\nendproperty\nassert_p44:assert property (p44) else $error(\"\");"
    },
    {
        "id": "2248_2249",
        "sva1": "property p45;\n@(posedge clk) disable iff(!clk_mon_en)     $changed(ref_clk) |-> ##1 $stable(ref_clk)\nendproperty",
        "sva2": "property p45;\n@(posedge clk) disable iff (!clk_mon_en)     $changed(ref_clk) |-> ##1 $stable(ref_clk);\nendproperty\nassert_p45:assert property (p45) else $error(\"\");"
    },
    {
        "id": "2249_2250",
        "sva1": "property p47;\n@(negedge clk) disable iff(!dll_locked)     dll_update |-> ##[2:4] dll_stable\nendproperty",
        "sva2": "property p47;\n@(negedge clk) disable iff (!dll_locked)         dll_update == 1'b1 |-> ##[2:4] dll_stable;\nendproperty\nassert_p47:assert property (p47) else $error(\"\");"
    },
    {
        "id": "2250_2251",
        "sva1": "property p46;\n@(posedge clk) disable iff(force_pll_err)     pll_unlock |-> ##1 pll_reset\nendproperty",
        "sva2": "property p46;\n@(posedge clk) disable iff (force_pll_err)     pll_unlock |-> ##1 pll_reset;\nendproperty\nassert_p46:assert property (p46) else $error(\"\");"
    },
    {
        "id": "2251_2252",
        "sva1": "property p48;\n@(posedge clk) disable iff(force_skew)     $rose(skew_detect) |=> $fell(skew_correct)\nendproperty",
        "sva2": "property p48;\n@(posedge clk) disable iff (force_skew)     $rose(skew_detect) |=> $fell(skew_correct);\nendproperty\nassert_p48:assert property (p48) else $error(\"\");"
    },
    {
        "id": "2252_2253",
        "sva1": "property p49;\n@(posedge clk) disable iff(!serdes_align)     $fell(cdr_lock) |-> $rose(cdr_reset)\nendproperty",
        "sva2": "property p49;\n@(posedge clk) disable iff (!serdes_align)     $fell(cdr_lock) |-> $rose(cdr_reset);\nendproperty\nassert_p49:assert property (p49) else $error(\"\");"
    },
    {
        "id": "2253_2254",
        "sva1": "property p4;\n@(posedge clk) disable iff(test_mode)     valid_in |-> ##2 valid_out\nendproperty",
        "sva2": "property p4;\n@(posedge clk) disable iff (test_mode)     valid_in == 1'b1 |-> ##2 valid_out == 1'b1;\nendproperty\nassert_p4:assert property (p4) else $error(\"\");"
    },
    {
        "id": "2254_2255",
        "sva1": "property p50;\n@(negedge clk) disable iff(force_jitter)     jitter_meas |-> ##[10:100] jitter_valid\nendproperty",
        "sva2": "property p50;\n@(negedge clk) disable iff (force_jitter)     jitter_meas == 1'b1 |-> ##[10:100] jitter_valid == 1'b1;\nendproperty\nassert_p50:assert property (p50) else $error(\"\");"
    },
    {
        "id": "2255_2256",
        "sva1": "property p6;\n@(posedge clk) disable iff(soft_reset)     write_en |-> ##1 write_ack\nendproperty",
        "sva2": "property p6;\n@(posedge clk) disable iff (soft_reset)     write_en == 1'b1 |-> ##1 write_ack;\nendproperty\nassert_p6:assert property (p6) else $error(\"\");"
    },
    {
        "id": "2256_2257",
        "sva1": "property p7;\n@(posedge clk) disable iff(!init_done)     cmd_valid |-> ##[1:4] cmd_ready\nendproperty",
        "sva2": "property p7;\n@(posedge clk) disable iff (!init_done)     cmd_valid == 1'b1 |-> ##[1:4] cmd_ready;\nendproperty\nassert_p7:assert property (p7) else $error(\"\");"
    },
    {
        "id": "2257_2258",
        "sva1": "property p8;\n@(negedge clk) disable iff(bypass_mode)     $changed(addr) |-> ##1 $stable(addr)\nendproperty",
        "sva2": "property p8;\n@(negedge clk) disable iff (bypass_mode)     $changed(addr) |-> ##1 $stable(addr);\nendproperty\nassert_p8:assert property (p8) else $error(\"\");"
    },
    {
        "id": "2258_2259",
        "sva1": "property p5;\n@(negedge clk) disable iff(power_down)     $fell(enable) |-> $stable(data_in)\nendproperty",
        "sva2": "property p5;\n@(negedge clk) disable iff (power_down)     $fell(enable) |-> $stable(data_in);\nendproperty\nassert_p5:assert property (p5) else $error(\"\");"
    },
    {
        "id": "2259_2260",
        "sva1": "property p_fixed_delay_11;\n@(posedge clk) (power_good && !reset) |-> ##6 initialization_done;\nendproperty",
        "sva2": "property p_fixed_delay_11;\n@(posedge clk)     (power_good && !reset) |-> ##6 initialization_done;\nendproperty\nassert_p_fixed_delay_11:assert property (p_fixed_delay_11) else $error(\"\");"
    },
    {
        "id": "2260_2261",
        "sva1": "property p_fixed_delay_10;\n@(posedge clk) (sync_pulse && locked) |-> ##3 data_stable;\nendproperty",
        "sva2": "property p_fixed_delay_10;\n@(posedge clk)         (sync_pulse && locked) |-> ##3 data_stable;\nendproperty\nassert_p_fixed_delay_10:assert property (p_fixed_delay_10) else $error(\"\");"
    },
    {
        "id": "2261_2262",
        "sva1": "property p9;\n@(posedge clk) disable iff(!cfg_valid)     req_packet |-> ##3 ack_packet\nendproperty",
        "sva2": "property p9;\n@(posedge clk) disable iff (!cfg_valid)     req_packet == 1'b1 |-> ##3 ack_packet == 1'b1;\nendproperty\nassert_p9:assert property (p9) else $error(\"\");"
    },
    {
        "id": "2262_2263",
        "sva1": "property p_fixed_delay_13;\n@(posedge clk) (threshold_exceeded && monitoring_en) |-> ##3 alarm_trigger;\nendproperty",
        "sva2": "property p_fixed_delay_13;\n@(posedge clk)         (threshold_exceeded && monitoring_en) |-> ##3 alarm_trigger;\nendproperty\nassert_p_fixed_delay_13:assert property (p_fixed_delay_13) else $error(\"\");"
    },
    {
        "id": "2263_2264",
        "sva1": "property p_fixed_delay_12;\n@(posedge clk) (cmd_valid && (cmd_type == 3'b100)) |-> ##2 cmd_ack;\nendproperty",
        "sva2": "property p_fixed_delay_12;\n@(posedge clk)         (cmd_valid && (cmd_type == 3'b100)) |-> ##2 cmd_ack;\nendproperty\nassert_p_fixed_delay_12:assert property (p_fixed_delay_12) else $error(\"\");"
    },
    {
        "id": "2264_2265",
        "sva1": "property p_fixed_delay_15;\n@(posedge clk) (dma_request && bus_grant) |-> ##4 dma_complete;\nendproperty",
        "sva2": "property p_fixed_delay_15;\n@(posedge clk)     (dma_request && bus_grant) |-> ##4 dma_complete;\nendproperty\nassert_p_fixed_delay_15:assert property (p_fixed_delay_15) else $error(\"\");"
    },
    {
        "id": "2265_2266",
        "sva1": "property p_fixed_delay_16;\n@(posedge clk) (voltage_low && !battery_backup) |-> ##2 power_fail;\nendproperty",
        "sva2": "property p_fixed_delay_16;\n@(posedge clk)         (voltage_low && !battery_backup) |-> ##2 power_fail;\nendproperty\nassert_p_fixed_delay_16:assert property (p_fixed_delay_16) else $error(\"\");"
    },
    {
        "id": "2266_2267",
        "sva1": "property p_fixed_delay_17;\n@(posedge clk) (sensor_trigger && calibration_done) |-> ##3 measurement_valid;\nendproperty",
        "sva2": "property p_fixed_delay_17;\n@(posedge clk)         (sensor_trigger && calibration_done) |-> ##3 measurement_valid;\nendproperty\nassert_p_fixed_delay_17:assert property (p_fixed_delay_17) else $error(\"\");"
    },
    {
        "id": "2267_2268",
        "sva1": "property p_fixed_delay_19;\n@(posedge clk) (phase_align && pll_locked) |-> ##7 clock_stable;\nendproperty",
        "sva2": "property p_fixed_delay_19;\n@(posedge clk)         (phase_align && pll_locked) |-> ##7 clock_stable;\nendproperty\nassert_p_fixed_delay_19:assert property (p_fixed_delay_19) else $error(\"\");"
    },
    {
        "id": "2268_2269",
        "sva1": "property p_fixed_delay_20;\n@(posedge clk) (cache_miss && !stall) |-> ##3 memory_access;\nendproperty",
        "sva2": "property p_fixed_delay_20;\n@(posedge clk)         (cache_miss && !stall) |-> ##3 memory_access;\nendproperty\nassert_p_fixed_delay_20:assert property (p_fixed_delay_20) else $error(\"\");"
    },
    {
        "id": "2269_2270",
        "sva1": "property p_fixed_delay_21;\n@(posedge clk) (watchdog_timeout && !watchdog_disabled) |-> ##1 system_reset;\nendproperty",
        "sva2": "property p_fixed_delay_21;\n@(posedge clk)     (watchdog_timeout && !watchdog_disabled) |-> ##1 system_reset;\nendproperty\nassert_p_fixed_delay_21:assert property (p_fixed_delay_21) else $error(\"\");"
    },
    {
        "id": "2270_2271",
        "sva1": "property p_fixed_delay_22;\n@(posedge clk) (temperature_high && cooling_on) |-> ##5 temperature_normal;\nendproperty",
        "sva2": "property p_fixed_delay_22;\n@(posedge clk)         (temperature_high && cooling_on) |-> ##5 temperature_normal;\nendproperty\nassert_p_fixed_delay_22:assert property (p_fixed_delay_22) else $error(\"\");"
    },
    {
        "id": "2271_2272",
        "sva1": "property p_fixed_delay_23;\n@(posedge clk) (encryption_start && key_loaded) |-> ##8 data_encrypted;\nendproperty",
        "sva2": "property p_fixed_delay_23;\n@(posedge clk)         (encryption_start && key_loaded) |-> ##8 data_encrypted;\nendproperty\nassert_p_fixed_delay_23:assert property (p_fixed_delay_23) else $error(\"\");"
    },
    {
        "id": "2272_2273",
        "sva1": "property p_fixed_delay_24;\n@(posedge clk) (frame_sync && !mute) |-> ##2 audio_output;\nendproperty",
        "sva2": "property p_fixed_delay_24;\n@(posedge clk)     (frame_sync && !mute) |-> ##2 audio_output;\nendproperty\nassert_p_fixed_delay_24:assert property (p_fixed_delay_24) else $error(\"\");"
    },
    {
        "id": "2273_2274",
        "sva1": "property p_fixed_delay_25;\n@(posedge clk) (adc_start && reference_stable) |-> ##4 conversion_done;\nendproperty",
        "sva2": "property p_fixed_delay_25;\n@(posedge clk)         (adc_start && reference_stable) |-> ##4 conversion_done;\nendproperty\nassert_p_fixed_delay_25:assert property (p_fixed_delay_25) else $error(\"\");"
    },
    {
        "id": "2274_2275",
        "sva1": "property p_fixed_delay_26;\n@(posedge clk) (burst_start && !fifo_empty) |-> ##6 burst_complete;\nendproperty",
        "sva2": "property p_fixed_delay_26;\n@(posedge clk)         (burst_start && !fifo_empty) |-> ##6 burst_complete;\nendproperty\nassert_p_fixed_delay_26:assert property (p_fixed_delay_26) else $error(\"\");"
    },
    {
        "id": "2275_2276",
        "sva1": "property p_fixed_delay_27;\n@(posedge clk) (security_breach && !override) |-> ##3 lockdown;\nendproperty",
        "sva2": "property p_fixed_delay_27;\n@(posedge clk)         (security_breach && !override) |-> ##3 lockdown;\nendproperty\nassert_p_fixed_delay_27:assert property (p_fixed_delay_27) else $error(\"\");"
    },
    {
        "id": "2276_2277",
        "sva1": "property p_fixed_delay_28;\n@(posedge clk) (test_mode && scan_enable) |-> ##5 test_complete;\nendproperty",
        "sva2": "property p_fixed_delay_28;\n@(posedge clk)     (test_mode && scan_enable) |-> ##5 test_complete;\nendproperty\nassert_p_fixed_delay_28:assert property (p_fixed_delay_28) else $error(\"\");"
    },
    {
        "id": "2277_2278",
        "sva1": "property p_fixed_delay_18;\n@(posedge clk) (key_pressed && !key_locked) |-> ##1 key_registered;\nendproperty",
        "sva2": "property p_fixed_delay_18;\n@(posedge clk)         (key_pressed && !key_locked) |-> ##1 key_registered;\nendproperty\nassert_p_fixed_delay_18:assert property (p_fixed_delay_18) else $error(\"\");"
    },
    {
        "id": "2278_2279",
        "sva1": "property p_fixed_delay_29;\n@(posedge clk) (pipeline_flush && !stall) |-> ##2 pipeline_empty;\nendproperty",
        "sva2": "property p_fixed_delay_29;\n@(posedge clk)         (pipeline_flush && !stall) |-> ##2 pipeline_empty;\nendproperty\nassert_p_fixed_delay_29:assert property (p_fixed_delay_29) else $error(\"\");"
    },
    {
        "id": "2279_2280",
        "sva1": "property p_fixed_delay_30;\n@(posedge clk) (signal_lost && auto_recover) |-> ##9 signal_restored;\nendproperty",
        "sva2": "property p_fixed_delay_30;\n@(posedge clk)         (signal_lost && auto_recover) |-> ##9 signal_restored;\nendproperty\nassert_p_fixed_delay_30:assert property (p_fixed_delay_30) else $error(\"\");"
    },
    {
        "id": "2280_2281",
        "sva1": "property p_fixed_delay_31;\n@(posedge clk) (calibration_start && !calibration_busy) |-> ##7 calibration_done;\nendproperty",
        "sva2": "property p_fixed_delay_31;\n@(posedge clk)     calibration_start && !calibration_busy |-> ##7 calibration_done;\nendproperty\nassert_p_fixed_delay_31:assert property (p_fixed_delay_31) else $error(\"\");"
    },
    {
        "id": "2281_2282",
        "sva1": "property p_fixed_delay_32;\n@(posedge clk) (data_request && buffer_ready) |-> ##3 data_available;\nendproperty",
        "sva2": "property p_fixed_delay_32;\n@(posedge clk)         (data_request && buffer_ready) |-> ##3 data_available;\nendproperty\nassert_p_fixed_delay_32:assert property (p_fixed_delay_32) else $error(\"\");"
    },
    {
        "id": "2282_2283",
        "sva1": "property p_fixed_delay_33;\n@(posedge clk) (power_down && save_state) |-> ##4 power_off;\nendproperty",
        "sva2": "property p_fixed_delay_33;\n@(posedge clk)         (power_down && save_state) |-> ##4 power_off;\nendproperty\nassert_p_fixed_delay_33:assert property (p_fixed_delay_33) else $error(\"\");"
    },
    {
        "id": "2283_2284",
        "sva1": "property p_fixed_delay_34;\n@(posedge clk) (sync_request && !busy) |-> ##2 sync_ack;\nendproperty",
        "sva2": "property p_fixed_delay_34;\n@(posedge clk)     (sync_request && !busy) |-> ##2 sync_ack;\nendproperty\nassert_p_fixed_delay_34:assert property (p_fixed_delay_34) else $error(\"\");"
    },
    {
        "id": "2284_2285",
        "sva1": "property p_fixed_delay_35;\n@(posedge clk) (pattern_match && !mask_match) |-> ##1 match_interrupt;\nendproperty",
        "sva2": "property p_fixed_delay_35;\n@(posedge clk)         (pattern_match && !mask_match) |-> ##1 match_interrupt;\nendproperty\nassert_p_fixed_delay_35:assert property (p_fixed_delay_35) else $error(\"\");"
    },
    {
        "id": "2285_2286",
        "sva1": "property p_fixed_delay_36;\n@(posedge clk) (clock_switch && !glitch_protect) |-> ##3 clock_stable;\nendproperty",
        "sva2": "property p_fixed_delay_36;\n@(posedge clk)         (clock_switch && !glitch_protect) |-> ##3 clock_stable;\nendproperty\nassert_p_fixed_delay_36:assert property (p_fixed_delay_36) else $error(\"\");"
    },
    {
        "id": "2286_2287",
        "sva1": "property p_fixed_delay_37;\n@(posedge clk) (dram_refresh && !low_power_mode) |-> ##5 refresh_complete;\nendproperty",
        "sva2": "property p_fixed_delay_37;\n@(posedge clk)         (dram_refresh && !low_power_mode) |-> ##5 refresh_complete;\nendproperty\nassert_p_fixed_delay_37:assert property (p_fixed_delay_37) else $error(\"\");"
    },
    {
        "id": "2287_2288",
        "sva1": "property p_fixed_delay_38;\n@(posedge clk) (sensor_fault && !ignore_fault) |-> ##2 fault_status;\nendproperty",
        "sva2": "property p_fixed_delay_38;\n@(posedge clk)         (sensor_fault && !ignore_fault) |-> ##2 fault_status;\nendproperty\nassert_p_fixed_delay_38:assert property (p_fixed_delay_38) else $error(\"\");"
    },
    {
        "id": "2288_2289",
        "sva1": "property p_fixed_delay_39;\n@(posedge clk) (data_ready && dma_enabled) |-> ##4 dma_transfer;\nendproperty",
        "sva2": "property p_fixed_delay_39;\n@(posedge clk)         (data_ready && dma_enabled) |-> ##4 dma_transfer;\nendproperty\nassert_p_fixed_delay_39:assert property (p_fixed_delay_39) else $error(\"\");"
    },
    {
        "id": "2289_2290",
        "sva1": "property p_fixed_delay_3;\n@(posedge clk) (data_valid && (data_in > 8'h7f)) |-> ##4 (status_reg == 2'b10);\nendproperty",
        "sva2": "property p_fixed_delay_3;\n@(posedge clk)         (data_valid && (data_in > 8'h7f)) |-> ##4 (status_reg == 2'b10);\nendproperty\nassert_p_fixed_delay_3:assert property (p_fixed_delay_3) else $error(\"\");"
    },
    {
        "id": "2290_2291",
        "sva1": "property p_fixed_delay_40;\n@(posedge clk) (voltage_spike && protection_on) |-> ##1 shutdown;\nendproperty",
        "sva2": "property p_fixed_delay_40;\n@(posedge clk)     (voltage_spike && protection_on) |-> ##1 shutdown;\nendproperty\nassert_p_fixed_delay_40:assert property (p_fixed_delay_40) else $error(\"\");"
    },
    {
        "id": "2291_2292",
        "sva1": "property p_fixed_delay_41;\n@(posedge clk) (packet_received && crc_check) |-> ##3 packet_valid;\nendproperty",
        "sva2": "property p_fixed_delay_41;\n@(posedge clk)         (packet_received && crc_check) |-> ##3 packet_valid;\nendproperty\nassert_p_fixed_delay_41:assert property (p_fixed_delay_41) else $error(\"\");"
    },
    {
        "id": "2292_2293",
        "sva1": "property p_fixed_delay_42;\n@(posedge clk) (temperature_critical && !override_shutdown) |-> ##2 system_off;\nendproperty",
        "sva2": "property p_fixed_delay_42;\n@(posedge clk)     (temperature_critical && !override_shutdown) |-> ##2 system_off;\nendproperty\nassert_p_fixed_delay_42:assert property (p_fixed_delay_42) else $error(\"\");"
    },
    {
        "id": "2293_2294",
        "sva1": "property p_fixed_delay_43;\n@(posedge clk) (encryption_done && !busy) |-> ##1 output_ready;\nendproperty",
        "sva2": "property p_fixed_delay_43;\n@(posedge clk)         encryption_done && !busy |-> ##1 output_ready;\nendproperty\nassert_p_fixed_delay_43:assert property (p_fixed_delay_43) else $error(\"\");"
    },
    {
        "id": "2294_2295",
        "sva1": "property p_fixed_delay_44;\n@(posedge clk) (phase_error && phase_adjust) |-> ##5 phase_locked;\nendproperty",
        "sva2": "property p_fixed_delay_44;\n@(posedge clk)         (phase_error && phase_adjust) |-> ##5 phase_locked;\nendproperty\nassert_p_fixed_delay_44:assert property (p_fixed_delay_44) else $error(\"\");"
    },
    {
        "id": "2295_2296",
        "sva1": "property p_fixed_delay_45;\n@(posedge clk) (memory_test && !error_detected) |-> ##8 test_passed;\nendproperty",
        "sva2": "property p_fixed_delay_45;\n@(posedge clk)         (memory_test && !error_detected) |-> ##8 test_passed;\nendproperty\nassert_p_fixed_delay_45:assert property (p_fixed_delay_45) else $error(\"\");"
    },
    {
        "id": "2296_2297",
        "sva1": "property p_fixed_delay_46;\n@(posedge clk) (signal_edge && capture_en) |-> ##2 data_captured;\nendproperty",
        "sva2": "property p_fixed_delay_46;\n@(posedge clk)     signal_edge && capture_en |-> ##2 data_captured;\nendproperty\nassert_p_fixed_delay_46:assert property (p_fixed_delay_46) else $error(\"\");"
    },
    {
        "id": "2297_2298",
        "sva1": "property p_fixed_delay_47;\n@(posedge clk) (security_check && access_granted) |-> ##3 access_allowed;\nendproperty",
        "sva2": "property p_fixed_delay_47;\n@(posedge clk)         (security_check && access_granted) |-> ##3 access_allowed;\nendproperty\nassert_p_fixed_delay_47:assert property (p_fixed_delay_47) else $error(\"\");"
    },
    {
        "id": "2298_2299",
        "sva1": "property p_fixed_delay_48;\n@(posedge clk) (data_align && !skew_detected) |-> ##4 alignment_done;\nendproperty",
        "sva2": "property p_fixed_delay_48;\n@(posedge clk)         (data_align && !skew_detected) |-> ##4 alignment_done;\nendproperty\nassert_p_fixed_delay_48:assert property (p_fixed_delay_48) else $error(\"\");"
    },
    {
        "id": "2299_2300",
        "sva1": "property p_fixed_delay_49;\n@(posedge clk) (power_cycle && !inhibit) |-> ##6 power_good;\nendproperty",
        "sva2": "property p_fixed_delay_49;\n@(posedge clk)         (power_cycle && !inhibit) |-> ##6 power_good;\nendproperty\nassert_p_fixed_delay_49:assert property (p_fixed_delay_49) else $error(\"\");"
    },
    {
        "id": "2300_2301",
        "sva1": "property p_fixed_delay_4;\n@(posedge clk) (fifo_full && wr_en) |-> ##2 fifo_overflow;\nendproperty",
        "sva2": "property p_fixed_delay_4;\n@(posedge clk)     fifo_full && wr_en |-> ##2 fifo_overflow;\nendproperty\nassert_p_fixed_delay_4:assert property (p_fixed_delay_4) else $error(\"\");"
    },
    {
        "id": "2301_2302",
        "sva1": "property p_fixed_delay_50;\n@(posedge clk) (fifo_threshold && dma_ready) |-> ##2 dma_request;\nendproperty",
        "sva2": "property p_fixed_delay_50;\n@(posedge clk)         (fifo_threshold && dma_ready) |-> ##2 dma_request;\nendproperty\nassert_p_fixed_delay_50:assert property (p_fixed_delay_50) else $error(\"\");"
    },
    {
        "id": "2302_2303",
        "sva1": "property p_fixed_delay_5;\n@(posedge clk) (start_transfer && ready) |-> ##5 transfer_complete;\nendproperty",
        "sva2": "property p_fixed_delay_5;\n@(posedge clk)         (start_transfer && ready) |-> ##5 transfer_complete;\nendproperty\nassert_p_fixed_delay_5:assert property (p_fixed_delay_5) else $error(\"\");"
    },
    {
        "id": "2303_2304",
        "sva1": "property p_fixed_delay_6;\n@(posedge clk) (error_flag && !mask_error) |-> ##3 interrupt;\nendproperty",
        "sva2": "property p_fixed_delay_6;\n@(posedge clk)         (error_flag && !mask_error) |-> ##3 interrupt;\nendproperty\nassert_p_fixed_delay_6:assert property (p_fixed_delay_6) else $error(\"\");"
    },
    {
        "id": "2304_2305",
        "sva1": "property p_fixed_delay_7;\n@(posedge clk) (counter == 8'd255) |-> ##1 counter_overflow;\nendproperty",
        "sva2": "property p_fixed_delay_7;\n@(posedge clk)         counter == 8'd255 |-> ##1 counter_overflow;\nendproperty\nassert_p_fixed_delay_7:assert property (p_fixed_delay_7) else $error(\"\");"
    },
    {
        "id": "2305_2306",
        "sva1": "property p_fixed_delay_9;\n@(posedge clk) (parity_error && !ignore_parity) |-> ##4 system_halt;\nendproperty",
        "sva2": "property p_fixed_delay_9;\n@(posedge clk)         (parity_error && !ignore_parity) |-> ##4 system_halt;\nendproperty\nassert_p_fixed_delay_9:assert property (p_fixed_delay_9) else $error(\"\");"
    },
    {
        "id": "2306_2307",
        "sva1": "property prop_10;\n@(posedge clk)     reset_asserted |-> ##[1:8] !bus_activity;\nendproperty",
        "sva2": "property prop_10;\n@(posedge clk)         reset_asserted |-> ##[1:8] !bus_activity;\nendproperty\nassert_prop_10:assert property (prop_10) else $error(\"\");"
    },
    {
        "id": "2307_2308",
        "sva1": "property prop_11;\n@(posedge clk)     sync_pulse |-> ##[4:9] sync_ack;\nendproperty",
        "sva2": "property prop_11;\n@(posedge clk)     sync_pulse == 1'b1 |-> ##[4:9] sync_ack;\nendproperty\nassert_prop_11:assert property (prop_11) else $error(\"\");"
    },
    {
        "id": "2308_2309",
        "sva1": "property prop_12;\n@(posedge clk)     $fell(ready) |-> ##[1:4] $stable(control_bits);\nendproperty",
        "sva2": "property prop_12;\n@(posedge clk)     $fell(ready) |-> ##[1:4] $stable(control_bits);\nendproperty\nassert_prop_12:assert property (prop_12) else $error(\"\");"
    },
    {
        "id": "2309_2310",
        "sva1": "property prop_13;\n@(posedge clk)     timer_expired |-> ##[2:6] timer_reset;\nendproperty",
        "sva2": "property prop_13;\n@(posedge clk)         timer_expired == 1'b1 |-> ##[2:6] timer_reset == 1'b1;\nendproperty\nassert_prop_13:assert property (prop_13) else $error(\"\");"
    },
    {
        "id": "2310_2311",
        "sva1": "property prop_14;\n@(posedge clk)     dma_request |-> ##[5:12] dma_grant;\nendproperty",
        "sva2": "property prop_14;\n@(posedge clk)     dma_request == 1'b1 |-> ##[5:12] dma_grant;\nendproperty\nassert_prop_14:assert property (prop_14) else $error(\"\");"
    },
    {
        "id": "2311_2312",
        "sva1": "property prop_15;\n@(posedge clk)     voltage_drop |-> ##[3:8] power_save_mode;\nendproperty",
        "sva2": "property prop_15;\n@(posedge clk)         voltage_drop == 1'b1 |-> ##[3:8] power_save_mode == 1'b1;\nendproperty\nassert_prop_15:assert property (prop_15) else $error(\"\");"
    },
    {
        "id": "2312_2313",
        "sva1": "property prop_16;\n@(posedge clk)     $rose(alert) |-> ##[1:5] alert_handled;\nendproperty",
        "sva2": "property prop_16;\n@(posedge clk)         $rose(alert) |-> ##[1:5] alert_handled;\nendproperty\nassert_prop_16:assert property (prop_16) else $error(\"\");"
    },
    {
        "id": "2313_2314",
        "sva1": "property prop_17;\n@(posedge clk)     frame_start |-> ##[8:16] frame_end;\nendproperty",
        "sva2": "property prop_17;\n@(posedge clk)     frame_start == 1'b1 |-> ##[8:16] frame_end == 1'b1;\nendproperty\nassert_prop_17:assert property (prop_17) else $error(\"\");"
    },
    {
        "id": "2314_2315",
        "sva1": "property prop_19;\n@(posedge clk)     $fell(lock_signal) |-> ##[2:5] reacquire_signal;\nendproperty",
        "sva2": "property prop_19;\n@(posedge clk)     $fell(lock_signal) |-> ##[2:5] reacquire_signal;\nendproperty\nassert_prop_19:assert property (prop_19) else $error(\"\");"
    },
    {
        "id": "2315_2316",
        "sva1": "property prop_1;\n@(posedge clk)     start_transfer |-> ##[3:8] transfer_done;\nendproperty",
        "sva2": "property prop_1;\n@(posedge clk)         start_transfer == 1'b1 |-> ##[3:8] transfer_done;\nendproperty\nassert_prop_1:assert property (prop_1) else $error(\"\");"
    },
    {
        "id": "2316_2317",
        "sva1": "property prop_20;\n@(posedge clk)     threshold_crossed |-> ##[1:4] threshold_action;\nendproperty",
        "sva2": "property prop_20;\n@(posedge clk)         threshold_crossed == 1'b1 |-> ##[1:4] threshold_action;\nendproperty\nassert_prop_20:assert property (prop_20) else $error(\"\");"
    },
    {
        "id": "2317_2318",
        "sva1": "property prop_18;\n@(posedge clk)     calibration_start |-> ##[10:20] calibration_done;\nendproperty",
        "sva2": "property prop_18;\n@(posedge clk)     calibration_start == 1'b1 |-> ##[10:20] calibration_done == 1'b1;\nendproperty\nassert_prop_18:assert property (prop_18) else $error(\"\");"
    },
    {
        "id": "2318_2319",
        "sva1": "property prop_21;\n@(posedge clk)     phase_align |-> ##[3:6] phase_locked;\nendproperty",
        "sva2": "property prop_21;\n@(posedge clk)     phase_align == 1'b1 |-> ##[3:6] phase_locked == 1'b1;\nendproperty\nassert_prop_21:assert property (prop_21) else $error(\"\");"
    },
    {
        "id": "2319_2320",
        "sva1": "property prop_22;\n@(posedge clk)     security_violation |-> ##[1:3] system_lock;\nendproperty",
        "sva2": "property prop_22;\n@(posedge clk)         security_violation == 1'b1 |-> ##[1:3] system_lock;\nendproperty\nassert_prop_22:assert property (prop_22) else $error(\"\");"
    },
    {
        "id": "2320_2321",
        "sva1": "property prop_23;\n@(posedge clk)     buffer_overflow |-> ##[2:5] flow_control;\nendproperty",
        "sva2": "property prop_23;\n@(posedge clk)         buffer_overflow == 1'b1 |-> ##[2:5] flow_control;\nendproperty\nassert_prop_23:assert property (prop_23) else $error(\"\");"
    },
    {
        "id": "2321_2322",
        "sva1": "property prop_24;\n@(posedge clk)     $rose(heartbeat) |-> ##[4:8] heartbeat_ack;\nendproperty",
        "sva2": "property prop_24;\n@(posedge clk)         $rose(heartbeat) |-> ##[4:8] heartbeat_ack;\nendproperty\nassert_prop_24:assert property (prop_24) else $error(\"\");"
    },
    {
        "id": "2322_2323",
        "sva1": "property prop_25;\n@(posedge clk)     test_mode_entry |-> ##[5:10] test_pattern;\nendproperty",
        "sva2": "property prop_25;\n@(posedge clk)         test_mode_entry == 1'b1 |-> ##[5:10] test_pattern == 1'b1;\nendproperty\nassert_prop_25:assert property (prop_25) else $error(\"\");"
    },
    {
        "id": "2323_2324",
        "sva1": "property prop_27;\n@(posedge clk)     parity_error |-> ##[1:3] retransmit;\nendproperty",
        "sva2": "property prop_27;\n@(posedge clk)     parity_error == 1'b1 |-> ##[1:3] retransmit == 1'b1;\nendproperty\nassert_prop_27:assert property (prop_27) else $error(\"\");"
    },
    {
        "id": "2324_2325",
        "sva1": "property prop_26;\n@(posedge clk)     clock_switch |-> ##[2:4] clock_stable;\nendproperty",
        "sva2": "property prop_26;\n@(posedge clk)         clock_switch == 1'b1 |-> ##[2:4] clock_stable;\nendproperty\nassert_prop_26:assert property (prop_26) else $error(\"\");"
    },
    {
        "id": "2325_2326",
        "sva1": "property prop_28;\n@(posedge clk)     $fell(valid_data) |-> ##[1:5] data_hold;\nendproperty",
        "sva2": "property prop_28;\n@(posedge clk)         $fell(valid_data) |-> ##[1:5] data_hold;\nendproperty\nassert_prop_28:assert property (prop_28) else $error(\"\");"
    },
    {
        "id": "2326_2327",
        "sva1": "property prop_29;\n@(posedge clk)     sensor_trigger |-> ##[3:7] sensor_read;\nendproperty",
        "sva2": "property prop_29;\n@(posedge clk)         sensor_trigger == 1'b1 |-> ##[3:7] sensor_read == 1'b1;\nendproperty\nassert_prop_29:assert property (prop_29) else $error(\"\");"
    },
    {
        "id": "2327_2328",
        "sva1": "property prop_2;\n@(posedge clk)     $fell(enable) |-> ##[1:4] $stable(data_bus);\nendproperty",
        "sva2": "property prop_2;\n@(posedge clk)     $fell(enable) |-> ##[1:4] $stable(data_bus);\nendproperty\nassert_prop_2:assert property (prop_2) else $error(\"\");"
    },
    {
        "id": "2328_2329",
        "sva1": "property prop_30;\n@(posedge clk)     mode_change |-> ##[2:6] configuration_update;\nendproperty",
        "sva2": "property prop_30;\n@(posedge clk)         mode_change |-> ##[2:6] configuration_update;\nendproperty\nassert_prop_30:assert property (prop_30) else $error(\"\");"
    },
    {
        "id": "2329_2330",
        "sva1": "property prop_31;\n@(posedge clk)     $rose(wake_up) |-> ##[4:8] power_on;\nendproperty",
        "sva2": "property prop_31;\n@(posedge clk)     $rose(wake_up) |-> ##[4:8] power_on;\nendproperty\nassert_prop_31:assert property (prop_31) else $error(\"\");"
    },
    {
        "id": "2330_2331",
        "sva1": "property prop_32;\n@(posedge clk)     checksum_error |-> ##[1:4] packet_drop;\nendproperty",
        "sva2": "property prop_32;\n@(posedge clk)     checksum_error == 1'b1 |-> ##[1:4] packet_drop == 1'b1;\nendproperty\nassert_prop_32:assert property (prop_32) else $error(\"\");"
    },
    {
        "id": "2331_2332",
        "sva1": "property prop_33;\n@(posedge clk)     arbitration_lost |-> ##[2:5] bus_release;\nendproperty",
        "sva2": "property prop_33;\n@(posedge clk)         arbitration_lost == 1'b1 |-> ##[2:5] bus_release == 1'b1;\nendproperty\nassert_prop_33:assert property (prop_33) else $error(\"\");"
    },
    {
        "id": "2332_2333",
        "sva1": "property prop_3;\n@(posedge clk)     fifo_full |-> ##[2:5] !fifo_write;\nendproperty",
        "sva2": "property prop_3;\n@(posedge clk)         fifo_full == 1'b1 |-> ##[2:5] !fifo_write;\nendproperty\nassert_prop_3:assert property (prop_3) else $error(\"\");"
    },
    {
        "id": "2333_2334",
        "sva1": "property prop_34;\n@(posedge clk)     temperature_high |-> ##[3:6] cooling_active;\nendproperty",
        "sva2": "property prop_34;\n@(posedge clk)         temperature_high == 1'b1 |-> ##[3:6] cooling_active == 1'b1;\nendproperty\nassert_prop_34:assert property (prop_34) else $error(\"\");"
    },
    {
        "id": "2334_2335",
        "sva1": "property prop_36;\n@(posedge clk)     voltage_spike |-> ##[2:5] protection_trigger;\nendproperty",
        "sva2": "property prop_36;\n@(posedge clk)         voltage_spike == 1'b1 |-> ##[2:5] protection_trigger == 1'b1;\nendproperty\nassert_prop_36:assert property (prop_36) else $error(\"\");"
    },
    {
        "id": "2335_2336",
        "sva1": "property prop_35;\n@(posedge clk)     $fell(authenticated) |-> ##[1:3] access_denied;\nendproperty",
        "sva2": "property prop_35;\n@(posedge clk)         $fell(authenticated) |-> ##[1:3] access_denied;\nendproperty\nassert_prop_35:assert property (prop_35) else $error(\"\");"
    },
    {
        "id": "2336_2337",
        "sva1": "property prop_37;\n@(posedge clk)     sync_lost |-> ##[4:8] resync_attempt;\nendproperty",
        "sva2": "property prop_37;\n@(posedge clk)     sync_lost == 1'b1 |-> ##[4:8] resync_attempt;\nendproperty\nassert_prop_37:assert property (prop_37) else $error(\"\");"
    },
    {
        "id": "2337_2338",
        "sva1": "property prop_38;\n@(posedge clk)     queue_full |-> ##[1:4] backpressure;\nendproperty",
        "sva2": "property prop_38;\n@(posedge clk)         queue_full == 1'b1 |-> ##[1:4] backpressure == 1'b1;\nendproperty\nassert_prop_38:assert property (prop_38) else $error(\"\");"
    },
    {
        "id": "2338_2339",
        "sva1": "property prop_39;\n@(posedge clk)     $rose(debug_mode) |-> ##[3:6] debug_output;\nendproperty",
        "sva2": "property prop_39;\n@(posedge clk)     $rose(debug_mode) |-> ##[3:6] debug_output;\nendproperty\nassert_prop_39:assert property (prop_39) else $error(\"\");"
    },
    {
        "id": "2339_2340",
        "sva1": "property prop_40;\n@(posedge clk)     frequency_change |-> ##[5:10] pll_relock;\nendproperty",
        "sva2": "property prop_40;\n@(posedge clk)         frequency_change |-> ##[5:10] pll_relock;\nendproperty\nassert_prop_40:assert property (prop_40) else $error(\"\");"
    },
    {
        "id": "2340_2341",
        "sva1": "property prop_41;\n@(posedge clk)     memory_overflow |-> ##[2:4] memory_protect;\nendproperty",
        "sva2": "property prop_41;\n@(posedge clk)         memory_overflow == 1'b1 |-> ##[2:4] memory_protect == 1'b1;\nendproperty\nassert_prop_41:assert property (prop_41) else $error(\"\");"
    },
    {
        "id": "2341_2342",
        "sva1": "property prop_43;\n@(posedge clk)     protocol_error |-> ##[3:7] protocol_reset;\nendproperty",
        "sva2": "property prop_43;\n@(posedge clk)     protocol_error == 1'b1 |-> ##[3:7] protocol_reset == 1'b1;\nendproperty\nassert_prop_43:assert property (prop_43) else $error(\"\");"
    },
    {
        "id": "2342_2343",
        "sva1": "property prop_42;\n@(posedge clk)     $fell(connection) |-> ##[1:5] reconnect;\nendproperty",
        "sva2": "property prop_42;\n@(posedge clk)     $fell(connection) |-> ##[1:5] reconnect;\nendproperty\nassert_prop_42:assert property (prop_42) else $error(\"\");"
    },
    {
        "id": "2343_2344",
        "sva1": "property prop_45;\n@(posedge clk)     encryption_start |-> ##[4:9] encryption_done;\nendproperty",
        "sva2": "property prop_45;\n@(posedge clk)     encryption_start == 1'b1 |-> ##[4:9] encryption_done;\nendproperty\nassert_prop_45:assert property (prop_45) else $error(\"\");"
    },
    {
        "id": "2344_2345",
        "sva1": "property prop_44;\n@(posedge clk)     watchdog_bark |-> ##[1:3] system_reset;\nendproperty",
        "sva2": "property prop_44;\n@(posedge clk)         watchdog_bark == 1'b1 |-> ##[1:3] system_reset;\nendproperty\nassert_prop_44:assert property (prop_44) else $error(\"\");"
    },
    {
        "id": "2345_2346",
        "sva1": "property prop_47;\n@(posedge clk)     bus_collision |-> ##[1:4] bus_reset;\nendproperty",
        "sva2": "property prop_47;\n@(posedge clk)         bus_collision == 1'b1 |-> ##[1:4] bus_reset == 1'b1;\nendproperty\nassert_prop_47:assert property (prop_47) else $error(\"\");"
    },
    {
        "id": "2346_2347",
        "sva1": "property prop_46;\n@(posedge clk)     $rose(sleep_mode) |-> ##[2:5] power_down;\nendproperty",
        "sva2": "property prop_46;\n@(posedge clk)         $rose(sleep_mode) |-> ##[2:5] power_down;\nendproperty\nassert_prop_46:assert property (prop_46) else $error(\"\");"
    },
    {
        "id": "2347_2348",
        "sva1": "property prop_48;\n@(posedge clk)     signal_loss |-> ##[3:6] signal_recovery;\nendproperty",
        "sva2": "property prop_48;\n@(posedge clk)     signal_loss == 1'b1 |-> ##[3:6] signal_recovery == 1'b1;\nendproperty\nassert_prop_48:assert property (prop_48) else $error(\"\");"
    },
    {
        "id": "2348_2349",
        "sva1": "property prop_49;\n@(posedge clk)     $fell(clock_enable) |-> ##[2:5] clock_gated;\nendproperty",
        "sva2": "property prop_49;\n@(posedge clk)         $fell(clock_enable) |-> ##[2:5] clock_gated;\nendproperty\nassert_prop_49:assert property (prop_49) else $error(\"\");"
    },
    {
        "id": "2349_2350",
        "sva1": "property prop_4;\n@(posedge clk)     cache_miss |-> ##[4:10] memory_access;\nendproperty",
        "sva2": "property prop_4;\n@(posedge clk)         cache_miss == 1'b1 |-> ##[4:10] memory_access == 1'b1;\nendproperty\nassert_prop_4:assert property (prop_4) else $error(\"\");"
    },
    {
        "id": "2350_2351",
        "sva1": "property prop_5;\n@(posedge clk)     packet_start |-> ##[5:12] packet_end;\nendproperty",
        "sva2": "property prop_5;\n@(posedge clk)         packet_start == 1'b1 |-> ##[5:12] packet_end == 1'b1;\nendproperty\nassert_prop_5:assert property (prop_5) else $error(\"\");"
    },
    {
        "id": "2351_2352",
        "sva1": "property prop_50;\n@(posedge clk)     compression_start |-> ##[5:12] compression_done;\nendproperty",
        "sva2": "property prop_50;\n@(posedge clk)         compression_start == 1'b1 |-> ##[5:12] compression_done;\nendproperty\nassert_prop_50:assert property (prop_50) else $error(\"\");"
    },
    {
        "id": "2352_2353",
        "sva1": "property prop_6;\n@(posedge clk)     $rose(interrupt) |-> ##[2:6] interrupt_ack;\nendproperty",
        "sva2": "property prop_6;\n@(posedge clk)         $rose(interrupt) |-> ##[2:6] interrupt_ack;\nendproperty\nassert_prop_6:assert property (prop_6) else $error(\"\");"
    },
    {
        "id": "2353_2354",
        "sva1": "property prop_7;\n@(posedge clk)     error_detected |-> ##[1:3] error_flag;\nendproperty",
        "sva2": "property prop_7;\n@(posedge clk)     error_detected == 1'b1 |-> ##[1:3] error_flag;\nendproperty\nassert_prop_7:assert property (prop_7) else $error(\"\");"
    },
    {
        "id": "2354_2355",
        "sva1": "property prop_9;\n@(posedge clk)     read_request |-> ##[2:5] data_valid;\nendproperty",
        "sva2": "property prop_9;\n@(posedge clk)         read_request == 1'b1 |-> ##[2:5] data_valid == 1'b1;\nendproperty\nassert_prop_9:assert property (prop_9) else $error(\"\");"
    },
    {
        "id": "2355_2356",
        "sva1": "property prop_8;\n@(posedge clk)     write_request |-> ##[3:7] write_complete;\nendproperty",
        "sva2": "property prop_8;\n@(posedge clk)     write_request == 1'b1 |-> ##[3:7] write_complete == 1'b1;\nendproperty\nassert_prop_8:assert property (prop_8) else $error(\"\");"
    },
    {
        "id": "2356_2357",
        "sva1": "property p_overlap_10;\n@(posedge clk)     (intr_0 && intr_en_0) |-> intr_ack_0\nendproperty",
        "sva2": "property p_overlap_10;\n@(posedge clk)         (intr_0 && intr_en_0) |-> intr_ack_0;\nendproperty\nassert_p_overlap_10:assert property (p_overlap_10) else $error(\"\");"
    },
    {
        "id": "2357_2358",
        "sva1": "property p_overlap_11;\n@(posedge clk)     (data_rdy && !fifo_full) |-> data_in_accept\nendproperty",
        "sva2": "property p_overlap_11;\n@(posedge clk)         (data_rdy && !fifo_full) |-> data_in_accept;\nendproperty\nassert_p_overlap_11:assert property (p_overlap_11) else $error(\"\");"
    },
    {
        "id": "2358_2359",
        "sva1": "property p_overlap_12;\n@(posedge clk)     (cmd_valid && cmd == 8'hA5) |-> special_mode\nendproperty",
        "sva2": "property p_overlap_12;\n@(posedge clk)         (cmd_valid && cmd == 8'hA5) |-> special_mode;\nendproperty\nassert_p_overlap_12:assert property (p_overlap_12) else $error(\"\");"
    },
    {
        "id": "2359_2360",
        "sva1": "property p_overlap_13;\n@(posedge clk)     (reset_asserted && !init_done) |-> init_start\nendproperty",
        "sva2": "property p_overlap_13;\n@(posedge clk)         (reset_asserted && !init_done) |-> init_start;\nendproperty\nassert_p_overlap_13:assert property (p_overlap_13) else $error(\"\");"
    },
    {
        "id": "2360_2361",
        "sva1": "property p_overlap_14;\n@(posedge clk)     (addr_match && wr_en) |-> mem_write\nendproperty",
        "sva2": "property p_overlap_14;\n@(posedge clk)         (addr_match && wr_en) |-> mem_write;\nendproperty\nassert_p_overlap_14:assert property (p_overlap_14) else $error(\"\");"
    },
    {
        "id": "2361_2362",
        "sva1": "property p_overlap_15;\n@(posedge clk)     (sync_pulse && !locked) |-> recalibrate\nendproperty",
        "sva2": "property p_overlap_15;\n@(posedge clk)         (sync_pulse && !locked) |-> recalibrate;\nendproperty\nassert_p_overlap_15:assert property (p_overlap_15) else $error(\"\");"
    },
    {
        "id": "2362_2363",
        "sva1": "property p_overlap_16;\n@(posedge clk)     (test_mode && scan_en) |-> scan_out_valid\nendproperty",
        "sva2": "property p_overlap_16;\n@(posedge clk)         (test_mode && scan_en) |-> scan_out_valid;\nendproperty\nassert_p_overlap_16:assert property (p_overlap_16) else $error(\"\");"
    },
    {
        "id": "2363_2364",
        "sva1": "property p_overlap_17;\n@(posedge clk)     (power_good && !por_n) |-> power_on_reset\nendproperty",
        "sva2": "property p_overlap_17;\n@(posedge clk)         (power_good && !por_n) |-> power_on_reset;\nendproperty\nassert_p_overlap_17:assert property (p_overlap_17) else $error(\"\");"
    },
    {
        "id": "2364_2365",
        "sva1": "property p_overlap_18;\n@(posedge clk)     (dma_req && dma_ack) |-> dma_start\nendproperty",
        "sva2": "property p_overlap_18;\n@(posedge clk)         (dma_req && dma_ack) |-> dma_start;\nendproperty\nassert_p_overlap_18:assert property (p_overlap_18) else $error(\"\");"
    },
    {
        "id": "2365_2366",
        "sva1": "property p_overlap_19;\n@(posedge clk)     (parity_err && ecc_en) |-> ecc_correct\nendproperty",
        "sva2": "property p_overlap_19;\n@(posedge clk)         (parity_err && ecc_en) |-> ecc_correct;\nendproperty\nassert_p_overlap_19:assert property (p_overlap_19) else $error(\"\");"
    },
    {
        "id": "2366_2367",
        "sva1": "property p_overlap_20;\n@(posedge clk)     (burst_start && burst_ready) |-> burst_active\nendproperty",
        "sva2": "property p_overlap_20;\n@(posedge clk)         (burst_start && burst_ready) |-> burst_active;\nendproperty\nassert_p_overlap_20:assert property (p_overlap_20) else $error(\"\");"
    },
    {
        "id": "2367_2368",
        "sva1": "property p_overlap_1;\n@(posedge clk)     req_0 |-> gnt_0\nendproperty",
        "sva2": "property p_overlap_1;\n@(posedge clk)         req_0 == 1'b1 |-> gnt_0 == 1'b1;\nendproperty\nassert_p_overlap_1:assert property (p_overlap_1) else $error(\"\");"
    },
    {
        "id": "2368_2369",
        "sva1": "property p_overlap_21;\n@(posedge clk)     (cache_miss && cache_en) |-> cache_fill\nendproperty",
        "sva2": "property p_overlap_21;\n@(posedge clk)         (cache_miss && cache_en) |-> cache_fill;\nendproperty\nassert_p_overlap_21:assert property (p_overlap_21) else $error(\"\");"
    },
    {
        "id": "2369_2370",
        "sva1": "property p_overlap_22;\n@(posedge clk)     (watchdog_expire && !wd_reset) |-> system_reset\nendproperty",
        "sva2": "property p_overlap_22;\n@(posedge clk)         (watchdog_expire && !wd_reset) |-> system_reset;\nendproperty\nassert_p_overlap_22:assert property (p_overlap_22) else $error(\"\");"
    },
    {
        "id": "2370_2371",
        "sva1": "property p_overlap_23;\n@(posedge clk)     (pipeline_stall && !flush) |-> bubble_insert\nendproperty",
        "sva2": "property p_overlap_23;\n@(posedge clk)         pipeline_stall && !flush |-> bubble_insert;\nendproperty\nassert_p_overlap_23:assert property (p_overlap_23) else $error(\"\");"
    },
    {
        "id": "2371_2372",
        "sva1": "property p_overlap_24;\n@(posedge clk)     (atomic_op && !lock_held) |-> acquire_lock\nendproperty",
        "sva2": "property p_overlap_24;\n@(posedge clk)         (atomic_op && !lock_held) |-> acquire_lock;\nendproperty\nassert_p_overlap_24:assert property (p_overlap_24) else $error(\"\");"
    },
    {
        "id": "2372_2373",
        "sva1": "property p_overlap_25;\n@(posedge clk)     (branch_mispredict && speculative) |-> pipeline_flush\nendproperty",
        "sva2": "property p_overlap_25;\n@(posedge clk)         (branch_mispredict && speculative) |-> pipeline_flush;\nendproperty\nassert_p_overlap_25:assert property (p_overlap_25) else $error(\"\");"
    },
    {
        "id": "2373_2374",
        "sva1": "property p_overlap_27;\n@(posedge clk)     (irq_latency > 8'h10) |-> irq_priority_update\nendproperty",
        "sva2": "property p_overlap_27;\n@(posedge clk)         irq_latency > 8'h10 |-> irq_priority_update;\nendproperty\nassert_p_overlap_27:assert property (p_overlap_27) else $error(\"\");"
    },
    {
        "id": "2374_2375",
        "sva1": "property p_overlap_26;\n@(posedge clk)     (tlb_miss && mmu_en) |-> page_walk\nendproperty",
        "sva2": "property p_overlap_26;\n@(posedge clk)         tlb_miss && mmu_en |-> page_walk;\nendproperty\nassert_p_overlap_26:assert property (p_overlap_26) else $error(\"\");"
    },
    {
        "id": "2375_2376",
        "sva1": "property p_overlap_29;\n@(posedge clk)     (voltage_drop && !buck_en) |-> buck_boost\nendproperty",
        "sva2": "property p_overlap_29;\n@(posedge clk)         (voltage_drop && !buck_en) |-> buck_boost;\nendproperty\nassert_p_overlap_29:assert property (p_overlap_29) else $error(\"\");"
    },
    {
        "id": "2376_2377",
        "sva1": "property p_overlap_28;\n@(posedge clk)     (thermal_trip && !throttle) |-> clock_gate\nendproperty",
        "sva2": "property p_overlap_28;\n@(posedge clk)         (thermal_trip && !throttle) |-> clock_gate;\nendproperty\nassert_p_overlap_28:assert property (p_overlap_28) else $error(\"\");"
    },
    {
        "id": "2377_2378",
        "sva1": "property p_overlap_30;\n@(posedge clk)     (sensor_alert && !snooze) |-> wakeup_signal\nendproperty",
        "sva2": "property p_overlap_30;\n@(posedge clk)         (sensor_alert && !snooze) |-> wakeup_signal;\nendproperty\nassert_p_overlap_30:assert property (p_overlap_30) else $error(\"\");"
    },
    {
        "id": "2378_2379",
        "sva1": "property p_overlap_31;\n@(posedge clk)     (debug_halt && debug_en) |-> debug_ack\nendproperty",
        "sva2": "property p_overlap_31;\n@(posedge clk)         (debug_halt && debug_en) |-> debug_ack;\nendproperty\nassert_p_overlap_31:assert property (p_overlap_31) else $error(\"\");"
    },
    {
        "id": "2379_2380",
        "sva1": "property p_overlap_32;\n@(posedge clk)     (calib_start && !calib_done) |-> calib_active\nendproperty",
        "sva2": "property p_overlap_32;\n@(posedge clk)         (calib_start && !calib_done) |-> calib_active;\nendproperty\nassert_p_overlap_32:assert property (p_overlap_32) else $error(\"\");"
    },
    {
        "id": "2380_2381",
        "sva1": "property p_overlap_34;\n@(posedge clk)     (key_pressed && !debounce) |-> key_valid\nendproperty",
        "sva2": "property p_overlap_34;\n@(posedge clk)         (key_pressed && !debounce) |-> key_valid;\nendproperty\nassert_p_overlap_34:assert property (p_overlap_34) else $error(\"\");"
    },
    {
        "id": "2381_2382",
        "sva1": "property p_overlap_35;\n@(posedge clk)     (rx_fifo_overflow && flow_ctrl) |-> tx_pause\nendproperty",
        "sva2": "property p_overlap_35;\n@(posedge clk)         (rx_fifo_overflow && flow_ctrl) |-> tx_pause;\nendproperty\nassert_p_overlap_35:assert property (p_overlap_35) else $error(\"\");"
    },
    {
        "id": "2382_2383",
        "sva1": "property p_overlap_33;\n@(posedge clk)     (fault_inject && test_mode) |-> fault_trigger\nendproperty",
        "sva2": "property p_overlap_33;\n@(posedge clk)         (fault_inject && test_mode) |-> fault_trigger;\nendproperty\nassert_p_overlap_33:assert property (p_overlap_33) else $error(\"\");"
    },
    {
        "id": "2383_2384",
        "sva1": "property p_overlap_36;\n@(posedge clk)     (crc_mismatch && crc_check) |-> bad_packet\nendproperty",
        "sva2": "property p_overlap_36;\n@(posedge clk)         crc_mismatch && crc_check |-> bad_packet;\nendproperty\nassert_p_overlap_36:assert property (p_overlap_36) else $error(\"\");"
    },
    {
        "id": "2384_2385",
        "sva1": "property p_overlap_37;\n@(posedge clk)     (phase_align && !locked) |-> phase_adjust\nendproperty",
        "sva2": "property p_overlap_37;\n@(posedge clk)         (phase_align && !locked) |-> phase_adjust;\nendproperty\nassert_p_overlap_37:assert property (p_overlap_37) else $error(\"\");"
    },
    {
        "id": "2385_2386",
        "sva1": "property p_overlap_38;\n@(posedge clk)     (bit_error && ecc_en) |-> ecc_trigger\nendproperty",
        "sva2": "property p_overlap_38;\n@(posedge clk)         (bit_error && ecc_en) |-> ecc_trigger;\nendproperty\nassert_p_overlap_38:assert property (p_overlap_38) else $error(\"\");"
    },
    {
        "id": "2386_2387",
        "sva1": "property p_overlap_3;\n@(posedge clk)     (fifo_empty && rd_en) |-> (fifo_err || data_valid)\nendproperty",
        "sva2": "property p_overlap_3;\n@(posedge clk)         (fifo_empty && rd_en) |-> (fifo_err || data_valid);\nendproperty\nassert_p_overlap_3:assert property (p_overlap_3) else $error(\"\");"
    },
    {
        "id": "2387_2388",
        "sva1": "property p_overlap_39;\n@(posedge clk)     (frame_start && !sync_lost) |-> frame_valid\nendproperty",
        "sva2": "property p_overlap_39;\n@(posedge clk)         (frame_start && !sync_lost) |-> frame_valid;\nendproperty\nassert_p_overlap_39:assert property (p_overlap_39) else $error(\"\");"
    },
    {
        "id": "2388_2389",
        "sva1": "property p_overlap_40;\n@(posedge clk)     (threshold_exceed && !alarm) |-> alert_trigger\nendproperty",
        "sva2": "property p_overlap_40;\n@(posedge clk)         (threshold_exceed && !alarm) |-> alert_trigger;\nendproperty\nassert_p_overlap_40:assert property (p_overlap_40) else $error(\"\");"
    },
    {
        "id": "2389_2390",
        "sva1": "property p_overlap_41;\n@(posedge clk)     (power_state_trans && !stable) |-> glitch_filter\nendproperty",
        "sva2": "property p_overlap_41;\n@(posedge clk)         power_state_trans && !stable |-> glitch_filter;\nendproperty\nassert_p_overlap_41:assert property (p_overlap_41) else $error(\"\");"
    },
    {
        "id": "2390_2391",
        "sva1": "property p_overlap_42;\n@(posedge clk)     (security_violation && secure_mode) |-> lockdown\nendproperty",
        "sva2": "property p_overlap_42;\n@(posedge clk)         (security_violation && secure_mode) |-> lockdown;\nendproperty\nassert_p_overlap_42:assert property (p_overlap_42) else $error(\"\");"
    },
    {
        "id": "2391_2392",
        "sva1": "property p_overlap_44;\n@(posedge clk)     (clock_div_change && !pll_locked) |-> reset_divider\nendproperty",
        "sva2": "property p_overlap_44;\n@(posedge clk)         (clock_div_change && !pll_locked) |-> reset_divider;\nendproperty\nassert_p_overlap_44:assert property (p_overlap_44) else $error(\"\");"
    },
    {
        "id": "2392_2393",
        "sva1": "property p_overlap_43;\n@(posedge clk)     (pattern_match && capture_en) |-> sample_hold\nendproperty",
        "sva2": "property p_overlap_43;\n@(posedge clk)         (pattern_match && capture_en) |-> sample_hold;\nendproperty\nassert_p_overlap_43:assert property (p_overlap_43) else $error(\"\");"
    },
    {
        "id": "2393_2394",
        "sva1": "property p_overlap_46;\n@(posedge clk)     (bus_request && !grant) |-> bus_wait\nendproperty",
        "sva2": "property p_overlap_46;\n@(posedge clk)         (bus_request && !grant) |-> bus_wait;\nendproperty\nassert_p_overlap_46:assert property (p_overlap_46) else $error(\"\");"
    },
    {
        "id": "2394_2395",
        "sva1": "property p_overlap_45;\n@(posedge clk)     (data_strobe && !ready) |-> wait_state\nendproperty",
        "sva2": "property p_overlap_45;\n@(posedge clk)         (data_strobe && !ready) |-> wait_state;\nendproperty\nassert_p_overlap_45:assert property (p_overlap_45) else $error(\"\");"
    },
    {
        "id": "2395_2396",
        "sva1": "property p_overlap_47;\n@(posedge clk)     (pwm_period_end && pwm_en) |-> pwm_toggle\nendproperty",
        "sva2": "property p_overlap_47;\n@(posedge clk)         pwm_period_end && pwm_en |-> pwm_toggle;\nendproperty\nassert_p_overlap_47:assert property (p_overlap_47) else $error(\"\");"
    },
    {
        "id": "2396_2397",
        "sva1": "property p_overlap_48;\n@(posedge clk)     (adc_conv_start && !busy) |-> adc_sample\nendproperty",
        "sva2": "property p_overlap_48;\n@(posedge clk)         (adc_conv_start && !busy) |-> adc_sample;\nendproperty\nassert_p_overlap_48:assert property (p_overlap_48) else $error(\"\");"
    },
    {
        "id": "2397_2398",
        "sva1": "property p_overlap_4;\n@(posedge clk)     (err_code == 3'b101) |-> (err_flag && !ack)\nendproperty",
        "sva2": "property p_overlap_4;\n@(posedge clk)         err_code == 3'b101 |-> err_flag && !ack;\nendproperty\nassert_p_overlap_4:assert property (p_overlap_4) else $error(\"\");"
    },
    {
        "id": "2398_2399",
        "sva1": "property p_overlap_49;\n@(posedge clk)     (dll_update && !locked) |-> dll_reset\nendproperty",
        "sva2": "property p_overlap_49;\n@(posedge clk)         dll_update && !locked |-> dll_reset;\nendproperty\nassert_p_overlap_49:assert property (p_overlap_49) else $error(\"\");"
    },
    {
        "id": "2399_2400",
        "sva1": "property p_overlap_50;\n@(posedge clk)     (refresh_req && !refresh_ack) |-> refresh_start\nendproperty",
        "sva2": "property p_overlap_50;\n@(posedge clk)         (refresh_req && !refresh_ack) |-> refresh_start;\nendproperty\nassert_p_overlap_50:assert property (p_overlap_50) else $error(\"\");"
    },
    {
        "id": "2400_2401",
        "sva1": "property p_overlap_5;\n@(posedge clk)     (wr_en && full) |-> overflow\nendproperty",
        "sva2": "property p_overlap_5;\n@(posedge clk)         wr_en && full |-> overflow;\nendproperty\nassert_p_overlap_5:assert property (p_overlap_5) else $error(\"\");"
    },
    {
        "id": "2401_2402",
        "sva1": "property p_overlap_6;\n@(posedge clk)     (state == idle && req) |-> next_state == busy\nendproperty",
        "sva2": "property p_overlap_6;\n@(posedge clk)         (state == idle && req) |-> (next_state == busy);\nendproperty\nassert_p_overlap_6:assert property (p_overlap_6) else $error(\"\");"
    },
    {
        "id": "2402_2403",
        "sva1": "property p_overlap_7;\n@(posedge clk)     (packet_start && crc_err) |-> drop_packet\nendproperty",
        "sva2": "property p_overlap_7;\n@(posedge clk)         (packet_start && crc_err) |-> drop_packet;\nendproperty\nassert_p_overlap_7:assert property (p_overlap_7) else $error(\"\");"
    },
    {
        "id": "2403_2404",
        "sva1": "property p_overlap_8;\n@(posedge clk)     (timeout && !resp) |-> retry\nendproperty",
        "sva2": "property p_overlap_8;\n@(posedge clk)         timeout && !resp |-> retry;\nendproperty\nassert_p_overlap_8:assert property (p_overlap_8) else $error(\"\");"
    },
    {
        "id": "2404_2405",
        "sva1": "property p_overlap_9;\n@(posedge clk)     (config_err && mode == 2'b11) |-> default_config\nendproperty",
        "sva2": "property p_overlap_9;\n@(posedge clk)         (config_err && mode == 2'b11) |-> default_config;\nendproperty\nassert_p_overlap_9:assert property (p_overlap_9) else $error(\"\");"
    },
    {
        "id": "2405_2406",
        "sva1": "property p_10;\n@(posedge clk) (sync_pulse && locked)|=>##1 data_stable\nendproperty",
        "sva2": "property p_10;\n@(posedge clk)         (sync_pulse && locked) |=> ##1 data_stable;\nendproperty\nassert_p_10:assert property (p_10) else $error(\"\");"
    },
    {
        "id": "2406_2407",
        "sva1": "property p_11;\n@(posedge clk) (tx_start && !collision)|=>##1 tx_busy\nendproperty",
        "sva2": "property p_11;\n@(posedge clk)     (tx_start && !collision) |=> ##1 tx_busy;\nendproperty\nassert_p_11:assert property (p_11) else $error(\"\");"
    },
    {
        "id": "2407_2408",
        "sva1": "property p_12;\n@(posedge clk) (rx_ready && !fifo_full)|=>##1 data_in\nendproperty",
        "sva2": "property p_12;\n@(posedge clk)     (rx_ready && !fifo_full) |=> ##1 data_in;\nendproperty\nassert_p_12:assert property (p_12) else $error(\"\");"
    },
    {
        "id": "2408_2409",
        "sva1": "property p_13;\n@(posedge clk) (calib_start && !calib_done)|=>##1 calib_active\nendproperty",
        "sva2": "property p_13;\n@(posedge clk)         (calib_start && !calib_done) |=> ##1 calib_active;\nendproperty\nassert_p_13:assert property (p_13) else $error(\"\");"
    },
    {
        "id": "2409_2410",
        "sva1": "property p_14;\n@(posedge clk) (dma_req && !bus_grant)|=>##1 dma_wait\nendproperty",
        "sva2": "property p_14;\n@(posedge clk)     (dma_req && !bus_grant) |=> ##1 dma_wait;\nendproperty\nassert_p_14:assert property (p_14) else $error(\"\");"
    },
    {
        "id": "2410_2411",
        "sva1": "property p_15;\n@(posedge clk) (intr_req && !intr_mask)|=>##1 intr_ack\nendproperty",
        "sva2": "property p_15;\n@(posedge clk)         (intr_req && !intr_mask) |=> ##1 intr_ack;\nendproperty\nassert_p_15:assert property (p_15) else $error(\"\");"
    },
    {
        "id": "2411_2412",
        "sva1": "property p_16;\n@(posedge clk) (cache_miss && !stall)|=>##1 mem_req\nendproperty",
        "sva2": "property p_16;\n@(posedge clk)         (cache_miss && !stall) |=> ##1 mem_req;\nendproperty\nassert_p_16:assert property (p_16) else $error(\"\");"
    },
    {
        "id": "2412_2413",
        "sva1": "property p_17;\n@(posedge clk) (branch_taken && !flush)|=>##1 pc_update\nendproperty",
        "sva2": "property p_17;\n@(posedge clk)         (branch_taken && !flush) |=> ##1 pc_update;\nendproperty\nassert_p_17:assert property (p_17) else $error(\"\");"
    },
    {
        "id": "2413_2414",
        "sva1": "property p_18;\n@(posedge clk) (key_pressed && !debounce)|=>##1 char_valid\nendproperty",
        "sva2": "property p_18;\n@(posedge clk)     (key_pressed && !debounce) |=> ##1 char_valid;\nendproperty\nassert_p_18:assert property (p_18) else $error(\"\");"
    },
    {
        "id": "2414_2415",
        "sva1": "property p_19;\n@(posedge clk) (sensor_alert && !mute)|=>##1 alarm_on\nendproperty",
        "sva2": "property p_19;\n@(posedge clk)         (sensor_alert && !mute) |=> ##1 alarm_on;\nendproperty\nassert_p_19:assert property (p_19) else $error(\"\");"
    },
    {
        "id": "2415_2416",
        "sva1": "property p_1;\n@(posedge clk) $rose(req)|=>##1 ack\nendproperty",
        "sva2": "property p_1;\n@(posedge clk)         $rose(req) |=> ##1 ack;\nendproperty\nassert_p_1:assert property (p_1) else $error(\"\");"
    },
    {
        "id": "2416_2417",
        "sva1": "property p_20;\n@(posedge clk) (adc_start && !adc_busy)|=>##1 adc_value\nendproperty",
        "sva2": "property p_20;\n@(posedge clk)         (adc_start && !adc_busy) |=> ##1 adc_value;\nendproperty\nassert_p_20:assert property (p_20) else $error(\"\");"
    },
    {
        "id": "2417_2418",
        "sva1": "property p_22;\n@(posedge clk) (watchdog_feed && !reset)|=>##1 watchdog_ok\nendproperty",
        "sva2": "property p_22;\n@(posedge clk)     (watchdog_feed && !reset) |=> ##1 watchdog_ok;\nendproperty\nassert_p_22:assert property (p_22) else $error(\"\");"
    },
    {
        "id": "2418_2419",
        "sva1": "property p_25;\n@(posedge clk) (hash_valid && !collision)|=>##1 hash_ok\nendproperty",
        "sva2": "property p_25;\n@(posedge clk)         (hash_valid && !collision) |=> ##1 hash_ok;\nendproperty\nassert_p_25:assert property (p_25) else $error(\"\");"
    },
    {
        "id": "2419_2420",
        "sva1": "property p_26;\n@(posedge clk) (token_received && !auth_fail)|=>##1 access_grant\nendproperty",
        "sva2": "property p_26;\n@(posedge clk)         (token_received && !auth_fail) |=> ##1 access_grant;\nendproperty\nassert_p_26:assert property (p_26) else $error(\"\");"
    },
    {
        "id": "2420_2421",
        "sva1": "property p_21;\n@(posedge clk) (pwm_update && !pwm_busy)|=>##1 pwm_changed\nendproperty",
        "sva2": "property p_21;\n@(posedge clk)         (pwm_update && !pwm_busy) |=> ##1 pwm_changed;\nendproperty\nassert_p_21:assert property (p_21) else $error(\"\");"
    },
    {
        "id": "2421_2422",
        "sva1": "property p_27;\n@(posedge clk) (session_start && !timeout)|=>##1 session_active\nendproperty",
        "sva2": "property p_27;\n@(posedge clk)     (session_start && !timeout) |=> ##1 session_active;\nendproperty\nassert_p_27:assert property (p_27) else $error(\"\");"
    },
    {
        "id": "2422_2423",
        "sva1": "property p_28;\n@(posedge clk) (bitstream_load && !crc_error)|=>##1 config_valid\nendproperty",
        "sva2": "property p_28;\n@(posedge clk)     (bitstream_load && !crc_error) |=> ##1 config_valid;\nendproperty\nassert_p_28:assert property (p_28) else $error(\"\");"
    },
    {
        "id": "2423_2424",
        "sva1": "property p_29;\n@(posedge clk) (pll_lock && !jitter_high)|=>##1 clock_stable\nendproperty",
        "sva2": "property p_29;\n@(posedge clk)     (pll_lock && !jitter_high) |=> ##1 clock_stable;\nendproperty\nassert_p_29:assert property (p_29) else $error(\"\");"
    },
    {
        "id": "2424_2425",
        "sva1": "property p_2;\n@(posedge clk) data_valid|=>!fifo_full\nendproperty",
        "sva2": "property p_2;\n@(posedge clk)         data_valid == 1'b1 |=> !fifo_full;\nendproperty\nassert_p_2:assert property (p_2) else $error(\"\");"
    },
    {
        "id": "2425_2426",
        "sva1": "property p_23;\n@(posedge clk) (encrypt_start && !key_ready)|=>##1 encrypt_wait\nendproperty",
        "sva2": "property p_23;\n@(posedge clk)         (encrypt_start && !key_ready) |=> ##1 encrypt_wait;\nendproperty\nassert_p_23:assert property (p_23) else $error(\"\");"
    },
    {
        "id": "2426_2427",
        "sva1": "property p_30;\n@(posedge clk) (scan_enable && !test_mode)|=>##1 scan_active\nendproperty",
        "sva2": "property p_30;\n@(posedge clk)         (scan_enable && !test_mode) |=> ##1 scan_active;\nendproperty\nassert_p_30:assert property (p_30) else $error(\"\");"
    },
    {
        "id": "2427_2428",
        "sva1": "property p_31;\n@(posedge clk) (boundary_scan && !capture)|=>##1 shift_data\nendproperty",
        "sva2": "property p_31;\n@(posedge clk)         (boundary_scan && !capture) |=> ##1 shift_data;\nendproperty\nassert_p_31:assert property (p_31) else $error(\"\");"
    },
    {
        "id": "2428_2429",
        "sva1": "property p_32;\n@(posedge clk) (voltage_ok && !current_high)|=>##1 power_stable\nendproperty",
        "sva2": "property p_32;\n@(posedge clk)     (voltage_ok && !current_high) |=> ##1 power_stable;\nendproperty\nassert_p_32:assert property (p_32) else $error(\"\");"
    },
    {
        "id": "2429_2430",
        "sva1": "property p_33;\n@(posedge clk) (temp_normal && !fan_fail)|=>##1 thermal_ok\nendproperty",
        "sva2": "property p_33;\n@(posedge clk)         (temp_normal && !fan_fail) |=> ##1 thermal_ok;\nendproperty\nassert_p_33:assert property (p_33) else $error(\"\");"
    },
    {
        "id": "2430_2431",
        "sva1": "property p_34;\n@(posedge clk) (link_up && !phy_error)|=>##1 link_ok\nendproperty",
        "sva2": "property p_34;\n@(posedge clk)         (link_up && !phy_error) |=> ##1 link_ok;\nendproperty\nassert_p_34:assert property (p_34) else $error(\"\");"
    },
    {
        "id": "2431_2432",
        "sva1": "property p_35;\n@(posedge clk) (frame_start && !crc_error)|=>##1 frame_valid\nendproperty",
        "sva2": "property p_35;\n@(posedge clk)     (frame_start && !crc_error) |=> ##1 frame_valid;\nendproperty\nassert_p_35:assert property (p_35) else $error(\"\");"
    },
    {
        "id": "2432_2433",
        "sva1": "property p_24;\n@(posedge clk) (decrypt_done && !error)|=>##1 plaintext_valid\nendproperty",
        "sva2": "property p_24;\n@(posedge clk)         (decrypt_done && !error) |=> ##1 plaintext_valid;\nendproperty\nassert_p_24:assert property (p_24) else $error(\"\");"
    },
    {
        "id": "2433_2434",
        "sva1": "property p_36;\n@(posedge clk) (symbol_lock && !phase_error)|=>##1 demod_ok\nendproperty",
        "sva2": "property p_36;\n@(posedge clk)         (symbol_lock && !phase_error) |=> ##1 demod_ok;\nendproperty\nassert_p_36:assert property (p_36) else $error(\"\");"
    },
    {
        "id": "2434_2435",
        "sva1": "property p_37;\n@(posedge clk) (equalizer_done && !noise_high)|=>##1 eq_valid\nendproperty",
        "sva2": "property p_37;\n@(posedge clk)     (equalizer_done && !noise_high) |=> ##1 eq_valid;\nendproperty\nassert_p_37:assert property (p_37) else $error(\"\");"
    },
    {
        "id": "2435_2436",
        "sva1": "property p_38;\n@(posedge clk) (agc_lock && !signal_low)|=>##1 gain_stable\nendproperty",
        "sva2": "property p_38;\n@(posedge clk)         (agc_lock && !signal_low) |=> ##1 gain_stable;\nendproperty\nassert_p_38:assert property (p_38) else $error(\"\");"
    },
    {
        "id": "2436_2437",
        "sva1": "property p_39;\n@(posedge clk) (freq_lock && !drift_high)|=>##1 freq_ok\nendproperty",
        "sva2": "property p_39;\n@(posedge clk)     (freq_lock && !drift_high) |=> ##1 freq_ok;\nendproperty\nassert_p_39:assert property (p_39) else $error(\"\");"
    },
    {
        "id": "2437_2438",
        "sva1": "property p_3;\n@(posedge clk) (start && !busy)|=>##1 busy\nendproperty",
        "sva2": "property p_3;\n@(posedge clk)         (start && !busy) |=> ##1 busy;\nendproperty\nassert_p_3:assert property (p_3) else $error(\"\");"
    },
    {
        "id": "2438_2439",
        "sva1": "property p_40;\n@(posedge clk) (phase_sync && !jitter)|=>##1 phase_locked\nendproperty",
        "sva2": "property p_40;\n@(posedge clk)         (phase_sync && !jitter) |=> ##1 phase_locked;\nendproperty\nassert_p_40:assert property (p_40) else $error(\"\");"
    },
    {
        "id": "2439_2440",
        "sva1": "property p_41;\n@(posedge clk) (iq_balance && !distortion)|=>##1 iq_valid\nendproperty",
        "sva2": "property p_41;\n@(posedge clk)         (iq_balance && !distortion) |=> ##1 iq_valid;\nendproperty\nassert_p_41:assert property (p_41) else $error(\"\");"
    },
    {
        "id": "2440_2441",
        "sva1": "property p_42;\n@(posedge clk) (modulation_valid && !evm_high)|=>##1 mod_ok\nendproperty",
        "sva2": "property p_42;\n@(posedge clk)         modulation_valid && !evm_high |=> ##1 mod_ok;\nendproperty\nassert_p_42:assert property (p_42) else $error(\"\");"
    },
    {
        "id": "2441_2442",
        "sva1": "property p_43;\n@(posedge clk) (ber_threshold && !uncorrectable)|=>##1 fec_ok\nendproperty",
        "sva2": "property p_43;\n@(posedge clk)         (ber_threshold && !uncorrectable) |=> ##1 fec_ok;\nendproperty\nassert_p_43:assert property (p_43) else $error(\"\");"
    },
    {
        "id": "2442_2443",
        "sva1": "property p_44;\n@(posedge clk) (sync_word && !timing_error)|=>##1 sync_ok\nendproperty",
        "sva2": "property p_44;\n@(posedge clk)     (sync_word && !timing_error) |=> ##1 sync_ok;\nendproperty\nassert_p_44:assert property (p_44) else $error(\"\");"
    },
    {
        "id": "2443_2444",
        "sva1": "property p_45;\n@(posedge clk) (preamble_detect && !false_alarm)|=>##1 packet_start\nendproperty",
        "sva2": "property p_45;\n@(posedge clk)         (preamble_detect && !false_alarm) |=> ##1 packet_start;\nendproperty\nassert_p_45:assert property (p_45) else $error(\"\");"
    },
    {
        "id": "2444_2445",
        "sva1": "property p_46;\n@(posedge clk) (header_valid && !unsupported)|=>##1 payload_start\nendproperty",
        "sva2": "property p_46;\n@(posedge clk)         (header_valid && !unsupported) |=> ##1 payload_start;\nendproperty\nassert_p_46:assert property (p_46) else $error(\"\");"
    },
    {
        "id": "2445_2446",
        "sva1": "property p_47;\n@(posedge clk) (trailer_valid && !length_error)|=>##1 packet_end\nendproperty",
        "sva2": "property p_47;\n@(posedge clk)         (trailer_valid && !length_error) |=> ##1 packet_end;\nendproperty\nassert_p_47:assert property (p_47) else $error(\"\");"
    },
    {
        "id": "2446_2447",
        "sva1": "property p_48;\n@(posedge clk) (mac_match && !drop)|=>##1 forward\nendproperty",
        "sva2": "property p_48;\n@(posedge clk)         (mac_match && !drop) |=> ##1 forward;\nendproperty\nassert_p_48:assert property (p_48) else $error(\"\");"
    },
    {
        "id": "2447_2448",
        "sva1": "property p_49;\n@(posedge clk) (vlan_tag && !priority_high)|=>##1 vlan_valid\nendproperty",
        "sva2": "property p_49;\n@(posedge clk)         (vlan_tag && !priority_high) |=> ##1 vlan_valid;\nendproperty\nassert_p_49:assert property (p_49) else $error(\"\");"
    },
    {
        "id": "2448_2449",
        "sva1": "property p_4;\n@(posedge clk) (wr_en && !rd_en)|=>##1 !fifo_empty\nendproperty",
        "sva2": "property p_4;\n@(posedge clk)         (wr_en && !rd_en) |=> ##1 !fifo_empty;\nendproperty\nassert_p_4:assert property (p_4) else $error(\"\");"
    },
    {
        "id": "2449_2450",
        "sva1": "property p_50;\n@(posedge clk) (qos_met && !congestion)|=>##1 qos_ok\nendproperty",
        "sva2": "property p_50;\n@(posedge clk)         (qos_met && !congestion) |=> ##1 qos_ok;\nendproperty\nassert_p_50:assert property (p_50) else $error(\"\");"
    },
    {
        "id": "2450_2451",
        "sva1": "property p_5;\n@(posedge clk) (error_flag && !reset)|=>##1 error_logged\nendproperty",
        "sva2": "property p_5;\n@(posedge clk)     (error_flag && !reset) |=> ##1 error_logged;\nendproperty\nassert_p_5:assert property (p_5) else $error(\"\");"
    },
    {
        "id": "2451_2452",
        "sva1": "property p_6;\n@(posedge clk) (packet_start && crc_ok)|=>##1 packet_valid\nendproperty",
        "sva2": "property p_6;\n@(posedge clk)         (packet_start && crc_ok) |=> ##1 packet_valid;\nendproperty\nassert_p_6:assert property (p_6) else $error(\"\");"
    },
    {
        "id": "2452_2453",
        "sva1": "property p_7;\n@(posedge clk) (timeout && !ack)|=>##1 retry\nendproperty",
        "sva2": "property p_7;\n@(posedge clk)         (timeout && !ack) |=> ##1 retry;\nendproperty\nassert_p_7:assert property (p_7) else $error(\"\");"
    },
    {
        "id": "2453_2454",
        "sva1": "property p_8;\n@(posedge clk) (config_done && !test_mode)|=>##1 normal_op\nendproperty",
        "sva2": "property p_8;\n@(posedge clk)     (config_done && !test_mode) |=> ##1 normal_op;\nendproperty\nassert_p_8:assert property (p_8) else $error(\"\");"
    },
    {
        "id": "2454_2455",
        "sva1": "property p_9;\n@(posedge clk) (power_good && !low_battery)|=>##1 system_on\nendproperty",
        "sva2": "property p_9;\n@(posedge clk)     (power_good && !low_battery) |=> ##1 system_on;\nendproperty\nassert_p_9:assert property (p_9) else $error(\"\");"
    },
    {
        "id": "2455_2456",
        "sva1": "property prop_11;\n@(posedge clk) $fell(interrupt_line)[*3] |-> interrupt_handled;\nendproperty",
        "sva2": "property prop_11;\n@(posedge clk)     $fell(interrupt_line)[*3] |-> interrupt_handled;\nendproperty\nassert_prop_11:assert property (prop_11) else $error(\"\");"
    },
    {
        "id": "2456_2457",
        "sva1": "property prop_13;\n@(posedge clk) (test_mode && !bypass_en)[*3] |-> scan_enable[*3];\nendproperty",
        "sva2": "property prop_13;\n@(posedge clk)     (test_mode && !bypass_en)[*3] |-> scan_enable[*3];\nendproperty\nassert_prop_13:assert property (prop_13) else $error(\"\");"
    },
    {
        "id": "2457_2458",
        "sva1": "property prop_14;\n@(posedge clk) (ack_pending && !nack_received)[*2] |-> transaction_complete;\nendproperty",
        "sva2": "property prop_14;\n@(posedge clk)     (ack_pending && !nack_received)[*2] |-> transaction_complete;\nendproperty\nassert_prop_14:assert property (prop_14) else $error(\"\");"
    },
    {
        "id": "2458_2459",
        "sva1": "property prop_15;\n@(posedge clk) (calibration_active && !calibration_error)[*5] |-> calibration_done;\nendproperty",
        "sva2": "property prop_15;\n@(posedge clk)     (calibration_active && !calibration_error)[*5] |-> calibration_done;\nendproperty\nassert_prop_15:assert property (prop_15) else $error(\"\");"
    },
    {
        "id": "2459_2460",
        "sva1": "property prop_16;\n@(posedge clk) (sensor_ready && !sensor_error)[*3] |-> sensor_data_valid[*3];\nendproperty",
        "sva2": "property prop_16;\n@(posedge clk)         (sensor_ready && !sensor_error)[*3] |-> sensor_data_valid[*3];\nendproperty\nassert_prop_16:assert property (prop_16) else $error(\"\");"
    },
    {
        "id": "2460_2461",
        "sva1": "property prop_17;\n@(posedge clk) (dma_request && dma_ack)[*2] |-> $stable(dma_address)[*2];\nendproperty",
        "sva2": "property prop_17;\n@(posedge clk)         (dma_request && dma_ack)[*2] |-> $stable(dma_address)[*2];\nendproperty\nassert_prop_17:assert property (prop_17) else $error(\"\");"
    },
    {
        "id": "2461_2462",
        "sva1": "property prop_18;\n@(posedge clk) (pipeline_stall && !pipeline_flush)[*4] |-> $stable(pipeline_state)[*4];\nendproperty",
        "sva2": "property prop_18;\n@(posedge clk)         (pipeline_stall && !pipeline_flush)[*4] |-> $stable(pipeline_state)[*4];\nendproperty\nassert_prop_18:assert property (prop_18) else $error(\"\");"
    },
    {
        "id": "2462_2463",
        "sva1": "property prop_19;\n@(posedge clk) (crc_check && !crc_error)[*3] |-> data_transfer_complete;\nendproperty",
        "sva2": "property prop_19;\n@(posedge clk)         (crc_check && !crc_error)[*3] |-> data_transfer_complete;\nendproperty\nassert_prop_19:assert property (prop_19) else $error(\"\");"
    },
    {
        "id": "2463_2464",
        "sva1": "property prop_1;\n@(posedge clk) req |-> ready[*3];\nendproperty",
        "sva2": "property prop_1;\n@(posedge clk)     req == 1'b1 |-> ready[*3];\nendproperty\nassert_prop_1:assert property (prop_1) else $error(\"\");"
    },
    {
        "id": "2464_2465",
        "sva1": "property prop_20;\n@(posedge clk) (clock_divider_locked && !reset)[*5] |-> clock_stable;\nendproperty",
        "sva2": "property prop_20;\n@(posedge clk)     (clock_divider_locked && !reset)[*5] |-> clock_stable;\nendproperty\nassert_prop_20:assert property (prop_20) else $error(\"\");"
    },
    {
        "id": "2465_2466",
        "sva1": "property prop_21;\n@(posedge clk) (fifo_write_en && !fifo_full)[*2] |-> fifo_write_ptr_changed[*2];\nendproperty",
        "sva2": "property prop_21;\n@(posedge clk)     (fifo_write_en && !fifo_full)[*2] |-> fifo_write_ptr_changed[*2];\nendproperty\nassert_prop_21:assert property (prop_21) else $error(\"\");"
    },
    {
        "id": "2466_2467",
        "sva1": "property prop_22;\n@(posedge clk) (debug_mode_active && !debug_mode_exit)[*3] |-> debug_signals_valid[*3];\nendproperty",
        "sva2": "property prop_22;\n@(posedge clk)     (debug_mode_active && !debug_mode_exit)[*3] |-> debug_signals_valid[*3];\nendproperty\nassert_prop_22:assert property (prop_22) else $error(\"\");"
    },
    {
        "id": "2467_2468",
        "sva1": "property prop_23;\n@(posedge clk) (voltage_ok && current_ok)[*4] |-> power_good[*4];\nendproperty",
        "sva2": "property prop_23;\n@(posedge clk)     (voltage_ok && current_ok)[*4] |-> power_good[*4];\nendproperty\nassert_prop_23:assert property (prop_23) else $error(\"\");"
    },
    {
        "id": "2468_2469",
        "sva1": "property prop_24;\n@(posedge clk) (phase_locked && !unlock_detect)[*3] |-> clock_aligned[*3];\nendproperty",
        "sva2": "property prop_24;\n@(posedge clk)     (phase_locked && !unlock_detect)[*3] |-> clock_aligned[*3];\nendproperty\nassert_prop_24:assert property (prop_24) else $error(\"\");"
    },
    {
        "id": "2469_2470",
        "sva1": "property prop_25;\n@(posedge clk) (encryption_active && !encryption_error)[*2] |-> cipher_text_valid[*2];\nendproperty",
        "sva2": "property prop_25;\n@(posedge clk)     (encryption_active && !encryption_error)[*2] |-> cipher_text_valid[*2];\nendproperty\nassert_prop_25:assert property (prop_25) else $error(\"\");"
    },
    {
        "id": "2470_2471",
        "sva1": "property prop_26;\n@(posedge clk) (memory_initialized && !memory_error)[*5] |-> ready_for_access;\nendproperty",
        "sva2": "property prop_26;\n@(posedge clk)     (memory_initialized && !memory_error)[*5] |-> ready_for_access;\nendproperty\nassert_prop_26:assert property (prop_26) else $error(\"\");"
    },
    {
        "id": "2471_2472",
        "sva1": "property prop_27;\n@(posedge clk) (packet_start && !packet_abort)[*3] |-> packet_header_valid[*3];\nendproperty",
        "sva2": "property prop_27;\n@(posedge clk)         (packet_start && !packet_abort)[*3] |-> packet_header_valid[*3];\nendproperty\nassert_prop_27:assert property (prop_27) else $error(\"\");"
    },
    {
        "id": "2472_2473",
        "sva1": "property prop_28;\n@(posedge clk) (signal_acquired && !signal_lost)[*4] |-> signal_stable[*4];\nendproperty",
        "sva2": "property prop_28;\n@(posedge clk)     (signal_acquired && !signal_lost)[*4] |-> signal_stable[*4];\nendproperty\nassert_prop_28:assert property (prop_28) else $error(\"\");"
    },
    {
        "id": "2473_2474",
        "sva1": "property prop_29;\n@(posedge clk) (temperature_stable && !overtemp)[*3] |-> thermal_ok[*3];\nendproperty",
        "sva2": "property prop_29;\n@(posedge clk)     (temperature_stable && !overtemp)[*3] |-> thermal_ok[*3];\nendproperty\nassert_prop_29:assert property (prop_29) else $error(\"\");"
    },
    {
        "id": "2474_2475",
        "sva1": "property prop_2;\n@(posedge clk) $fell(reset_n) |-> $stable(data_in)[*4];\nendproperty",
        "sva2": "property prop_2;\n@(posedge clk)         $fell(reset_n) |-> $stable(data_in)[*4];\nendproperty\nassert_prop_2:assert property (prop_2) else $error(\"\");"
    },
    {
        "id": "2475_2476",
        "sva1": "property prop_30;\n@(posedge clk) (adc_converting && !adc_timeout)[*2] |-> adc_data_ready[*2];\nendproperty",
        "sva2": "property prop_30;\n@(posedge clk)     (adc_converting && !adc_timeout)[*2] |-> adc_data_ready[*2];\nendproperty\nassert_prop_30:assert property (prop_30) else $error(\"\");"
    },
    {
        "id": "2476_2477",
        "sva1": "property prop_31;\n@(posedge clk) (watchdog_feeding && !watchdog_timeout)[*5] |-> system_alive;\nendproperty",
        "sva2": "property prop_31;\n@(posedge clk)     (watchdog_feeding && !watchdog_timeout)[*5] |-> system_alive;\nendproperty\nassert_prop_31:assert property (prop_31) else $error(\"\");"
    },
    {
        "id": "2477_2478",
        "sva1": "property prop_32;\n@(posedge clk) (key_pressed && !key_released)[*3] |-> key_scan_valid[*3];\nendproperty",
        "sva2": "property prop_32;\n@(posedge clk)         (key_pressed && !key_released)[*3] |-> key_scan_valid[*3];\nendproperty\nassert_prop_32:assert property (prop_32) else $error(\"\");"
    },
    {
        "id": "2478_2479",
        "sva1": "property prop_33;\n@(posedge clk) (dsp_processing && !dsp_stall)[*4] |-> dsp_result_valid[*4];\nendproperty",
        "sva2": "property prop_33;\n@(posedge clk)     (dsp_processing && !dsp_stall)[*4] |-> dsp_result_valid[*4];\nendproperty\nassert_prop_33:assert property (prop_33) else $error(\"\");"
    },
    {
        "id": "2479_2480",
        "sva1": "property prop_34;\n@(posedge clk) (serial_tx_active && !serial_error)[*2] |-> tx_byte_sent[*2];\nendproperty",
        "sva2": "property prop_34;\n@(posedge clk)     (serial_tx_active && !serial_error)[*2] |-> tx_byte_sent[*2];\nendproperty\nassert_prop_34:assert property (prop_34) else $error(\"\");"
    },
    {
        "id": "2480_2481",
        "sva1": "property prop_35;\n@(posedge clk) (pwm_enabled && !pwm_disable)[*3] |-> pwm_output_active[*3];\nendproperty",
        "sva2": "property prop_35;\n@(posedge clk)         (pwm_enabled && !pwm_disable)[*3] |-> pwm_output_active[*3];\nendproperty\nassert_prop_35:assert property (prop_35) else $error(\"\");"
    },
    {
        "id": "2481_2482",
        "sva1": "property prop_36;\n@(posedge clk) (spi_select_active && !spi_deselect)[*5] |-> spi_transfer_active[*5];\nendproperty",
        "sva2": "property prop_36;\n@(posedge clk)     (spi_select_active && !spi_deselect)[*5] |-> spi_transfer_active[*5];\nendproperty\nassert_prop_36:assert property (prop_36) else $error(\"\");"
    },
    {
        "id": "2482_2483",
        "sva1": "property prop_38;\n@(posedge clk) (uart_rx_active && !uart_parity_error)[*3] |-> rx_byte_received[*3];\nendproperty",
        "sva2": "property prop_38;\n@(posedge clk)     (uart_rx_active && !uart_parity_error)[*3] |-> rx_byte_received[*3];\nendproperty\nassert_prop_38:assert property (prop_38) else $error(\"\");"
    },
    {
        "id": "2483_2484",
        "sva1": "property prop_37;\n@(posedge clk) (i2c_start_condition && !i2c_stop_condition)[*2] |-> i2c_bus_busy[*2];\nendproperty",
        "sva2": "property prop_37;\n@(posedge clk)     (i2c_start_condition && !i2c_stop_condition)[*2] |-> i2c_bus_busy[*2];\nendproperty\nassert_prop_37:assert property (prop_37) else $error(\"\");"
    },
    {
        "id": "2484_2485",
        "sva1": "property prop_39;\n@(posedge clk) (can_transmitting && !can_error)[*4] |-> can_frame_sent[*4];\nendproperty",
        "sva2": "property prop_39;\n@(posedge clk)     (can_transmitting && !can_error)[*4] |-> can_frame_sent[*4];\nendproperty\nassert_prop_39:assert property (prop_39) else $error(\"\");"
    },
    {
        "id": "2485_2486",
        "sva1": "property prop_3;\n@(posedge clk) start_pulse |-> busy[*5] ##1 done;\nendproperty",
        "sva2": "property prop_3;\n@(posedge clk)         start_pulse == 1'b1 |-> busy[*5] ##1 done;\nendproperty\nassert_prop_3:assert property (prop_3) else $error(\"\");"
    },
    {
        "id": "2486_2487",
        "sva1": "property prop_40;\n@(posedge clk) (ethernet_carrier_detect && !ethernet_collision)[*2] |-> ethernet_link_up[*2];\nendproperty",
        "sva2": "property prop_40;\n@(posedge clk)     (ethernet_carrier_detect && !ethernet_collision)[*2] |-> ethernet_link_up[*2];\nendproperty\nassert_prop_40:assert property (prop_40) else $error(\"\");"
    },
    {
        "id": "2487_2488",
        "sva1": "property prop_41;\n@(posedge clk) (usb_reset_detected && !usb_suspend)[*3] |-> usb_reset_complete;\nendproperty",
        "sva2": "property prop_41;\n@(posedge clk)         (usb_reset_detected && !usb_suspend)[*3] |-> usb_reset_complete;\nendproperty\nassert_prop_41:assert property (prop_41) else $error(\"\");"
    },
    {
        "id": "2488_2489",
        "sva1": "property prop_42;\n@(posedge clk) (pcie_link_up && !pcie_link_down)[*5] |-> pcie_training_done;\nendproperty",
        "sva2": "property prop_42;\n@(posedge clk)     (pcie_link_up && !pcie_link_down)[*5] |-> pcie_training_done;\nendproperty\nassert_prop_42:assert property (prop_42) else $error(\"\");"
    },
    {
        "id": "2489_2490",
        "sva1": "property prop_43;\n@(posedge clk) (sd_card_initializing && !sd_card_error)[*3] |-> sd_card_ready[*3];\nendproperty",
        "sva2": "property prop_43;\n@(posedge clk)     (sd_card_initializing && !sd_card_error)[*3] |-> sd_card_ready[*3];\nendproperty\nassert_prop_43:assert property (prop_43) else $error(\"\");"
    },
    {
        "id": "2490_2491",
        "sva1": "property prop_44;\n@(posedge clk) (flash_erase_busy && !flash_error)[*2] |-> flash_erase_done[*2];\nendproperty",
        "sva2": "property prop_44;\n@(posedge clk)     (flash_erase_busy && !flash_error)[*2] |-> flash_erase_done[*2];\nendproperty\nassert_prop_44:assert property (prop_44) else $error(\"\");"
    },
    {
        "id": "2491_2492",
        "sva1": "property prop_45;\n@(posedge clk) (dram_refreshing && !dram_timeout)[*4] |-> dram_refresh_complete;\nendproperty",
        "sva2": "property prop_45;\n@(posedge clk)     (dram_refreshing && !dram_timeout)[*4] |-> dram_refresh_complete;\nendproperty\nassert_prop_45:assert property (prop_45) else $error(\"\");"
    },
    {
        "id": "2492_2493",
        "sva1": "property prop_48;\n@(posedge clk) (speculative_execution && !rollback_trigger)[*5] |-> commit_instruction;\nendproperty",
        "sva2": "property prop_48;\n@(posedge clk)     (speculative_execution && !rollback_trigger)[*5] |-> commit_instruction;\nendproperty\nassert_prop_48:assert property (prop_48) else $error(\"\");"
    },
    {
        "id": "2493_2494",
        "sva1": "property prop_49;\n@(posedge clk) (pipeline_hazard_detected && !pipeline_flush)[*3] |-> hazard_resolved[*3];\nendproperty",
        "sva2": "property prop_49;\n@(posedge clk)     (pipeline_hazard_detected && !pipeline_flush)[*3] |-> hazard_resolved[*3];\nendproperty\nassert_prop_49:assert property (prop_49) else $error(\"\");"
    },
    {
        "id": "2494_2495",
        "sva1": "property prop_4;\n@(posedge clk) (valid_in && !error_flag)[*2] |-> data_out == $past(data_in,2);\nendproperty",
        "sva2": "property prop_4;\n@(posedge clk)     (valid_in && !error_flag)[*2] |-> data_out == $past(data_in, 2);\nendproperty\nassert_prop_4:assert property (prop_4) else $error(\"\");"
    },
    {
        "id": "2495_2496",
        "sva1": "property prop_50;\n@(posedge clk) (register_renaming_active && !rename_stall)[*4] |-> rename_complete;\nendproperty",
        "sva2": "property prop_50;\n@(posedge clk)     (register_renaming_active && !rename_stall)[*4] |-> rename_complete;\nendproperty\nassert_prop_50:assert property (prop_50) else $error(\"\");"
    },
    {
        "id": "2496_2497",
        "sva1": "property prop_5;\n@(posedge clk) sync_pulse |-> $rose(enable)[*3] ##1 config_done;\nendproperty",
        "sva2": "property prop_5;\n@(posedge clk)     sync_pulse |-> $rose(enable)[*3] ##1 config_done;\nendproperty\nassert_prop_5:assert property (prop_5) else $error(\"\");"
    },
    {
        "id": "2497_2498",
        "sva1": "property prop_7;\n@(posedge clk) $stable(clock_enable)[*3] |-> $stable(counter)[*3];\nendproperty",
        "sva2": "property prop_7;\n@(posedge clk)     $stable(clock_enable)[*3] |-> $stable(counter)[*3];\nendproperty\nassert_prop_7:assert property (prop_7) else $error(\"\");"
    },
    {
        "id": "2498_2499",
        "sva1": "property prop_8;\n@(posedge clk) (fifo_empty && !read_enable)[*4] |-> fifo_level == 0;\nendproperty",
        "sva2": "property prop_8;\n@(posedge clk)     (fifo_empty && !read_enable)[*4] |-> fifo_level == 0;\nendproperty\nassert_prop_8:assert property (prop_8) else $error(\"\");"
    },
    {
        "id": "2499_2500",
        "sva1": "property p_var_rep_11;\n@(posedge clk)     (tx_start && !busy) |-> tx_data[*4:8] ##1 tx_done;\nendproperty",
        "sva2": "property p_var_rep_11;\n@(posedge clk)         (tx_start && !busy) |-> tx_data[*4:8] ##1 tx_done;\nendproperty\nassert_p_var_rep_11:assert property (p_var_rep_11) else $error(\"\");"
    },
    {
        "id": "2500_2501",
        "sva1": "property prop_9;\n@(posedge clk) (power_good && !shutdown)[*5] |-> regulator_ok;\nendproperty",
        "sva2": "property prop_9;\n@(posedge clk)     (power_good && !shutdown)[*5] |-> regulator_ok;\nendproperty\nassert_prop_9:assert property (prop_9) else $error(\"\");"
    },
    {
        "id": "2501_2502",
        "sva1": "property p_var_rep_10;\n@(posedge clk)     power_up |=> (init_phase[*3:8] ##1 operational);\nendproperty",
        "sva2": "property p_var_rep_10;\n@(posedge clk)     power_up |=> init_phase[*3:8] ##1 operational;\nendproperty\nassert_p_var_rep_10:assert property (p_var_rep_10) else $error(\"\");"
    },
    {
        "id": "2502_2503",
        "sva1": "property p_var_rep_14;\n@(posedge clk)     config_start |=> (config_wr[*3:6] ##1 config_verify);\nendproperty",
        "sva2": "property p_var_rep_14;\n@(posedge clk)     config_start == 1'b1 |=> config_wr[*3:6] ##1 config_verify;\nendproperty\nassert_p_var_rep_14:assert property (p_var_rep_14) else $error(\"\");"
    },
    {
        "id": "2503_2504",
        "sva1": "property p_var_rep_12;\n@(posedge clk)     error_cond |-> !status_ok[*1:3];\nendproperty",
        "sva2": "property p_var_rep_12;\n@(posedge clk)     error_cond == 1'b1 |-> !status_ok [*1:3];\nendproperty\nassert_p_var_rep_12:assert property (p_var_rep_12) else $error(\"\");"
    },
    {
        "id": "2504_2505",
        "sva1": "property p_var_rep_15;\n@(posedge clk)     !fifo_full[*1:4] |-> wr_en;\nendproperty",
        "sva2": "property p_var_rep_15;\n@(posedge clk)         !fifo_full[*1:4] |-> wr_en;\nendproperty\nassert_p_var_rep_15:assert property (p_var_rep_15) else $error(\"\");"
    },
    {
        "id": "2505_2506",
        "sva1": "property p_var_rep_16;\n@(posedge clk)     (pkt_start && crc_ok) |-> pkt_data[*16:32] ##1 pkt_end;\nendproperty",
        "sva2": "property p_var_rep_16;\n@(posedge clk)         (pkt_start && crc_ok) |-> pkt_data[*16:32] ##1 pkt_end;\nendproperty\nassert_p_var_rep_16:assert property (p_var_rep_16) else $error(\"\");"
    },
    {
        "id": "2506_2507",
        "sva1": "property p_var_rep_17;\n@(posedge clk)     mode_change |=> (mode_transition[*2:4] ##1 mode_stable);\nendproperty",
        "sva2": "property p_var_rep_17;\n@(posedge clk)         mode_change |=> (mode_transition[*2:4] ##1 mode_stable);\nendproperty\nassert_p_var_rep_17:assert property (p_var_rep_17) else $error(\"\");"
    },
    {
        "id": "2507_2508",
        "sva1": "property p_var_rep_18;\n@(posedge clk)     (alarm_trigger && !mute) |-> alarm_active[*5:10];\nendproperty",
        "sva2": "property p_var_rep_18;\n@(posedge clk)     (alarm_trigger && !mute) |-> alarm_active[*5:10];\nendproperty\nassert_p_var_rep_18:assert property (p_var_rep_18) else $error(\"\");"
    },
    {
        "id": "2508_2509",
        "sva1": "property p_var_rep_19;\n@(posedge clk)     (start_dma && !abort) |-> dma_busy[*8:16] ##1 dma_done;\nendproperty",
        "sva2": "property p_var_rep_19;\n@(posedge clk)     (start_dma && !abort) |-> dma_busy[*8:16] ##1 dma_done;\nendproperty\nassert_p_var_rep_19:assert property (p_var_rep_19) else $error(\"\");"
    },
    {
        "id": "2509_2510",
        "sva1": "property p_var_rep_1;\n@(posedge clk)     req |-> ack[*2:5];\nendproperty",
        "sva2": "property p_var_rep_1;\n@(posedge clk)     req == 1'b1 |-> ack[*2:5];\nendproperty\nassert_p_var_rep_1:assert property (p_var_rep_1) else $error(\"\");"
    },
    {
        "id": "2510_2511",
        "sva1": "property p_var_rep_20;\n@(posedge clk)     !sync_lost[*3:6] |-> data_valid;\nendproperty",
        "sva2": "property p_var_rep_20;\n@(posedge clk)     !sync_lost [*3:6] |-> data_valid;\nendproperty\nassert_p_var_rep_20:assert property (p_var_rep_20) else $error(\"\");"
    },
    {
        "id": "2511_2512",
        "sva1": "property p_var_rep_21;\n@(posedge clk)     (calib_start && !calib_skip) |-> calib_active[*10:20] ##1 calib_done;\nendproperty",
        "sva2": "property p_var_rep_21;\n@(posedge clk)         (calib_start && !calib_skip) |-> calib_active[*10:20] ##1 calib_done;\nendproperty\nassert_p_var_rep_21:assert property (p_var_rep_21) else $error(\"\");"
    },
    {
        "id": "2512_2513",
        "sva1": "property p_var_rep_22;\n@(posedge clk)     (irq_pending && !irq_mask) |-> irq_served[*1:4];\nendproperty",
        "sva2": "property p_var_rep_22;\n@(posedge clk)     (irq_pending && !irq_mask) |-> irq_served[*1:4];\nendproperty\nassert_p_var_rep_22:assert property (p_var_rep_22) else $error(\"\");"
    },
    {
        "id": "2513_2514",
        "sva1": "property p_var_rep_24;\n@(posedge clk)     !fault_cond[*2:5] |-> normal_op;\nendproperty",
        "sva2": "property p_var_rep_24;\n@(posedge clk)     (!fault_cond)[*2:5] |-> normal_op;\nendproperty\nassert_p_var_rep_24:assert property (p_var_rep_24) else $error(\"\");"
    },
    {
        "id": "2514_2515",
        "sva1": "property p_var_rep_25;\n@(posedge clk)     (tx_enable && !tx_pause) |-> tx_active[*8:16] ##1 tx_idle;\nendproperty",
        "sva2": "property p_var_rep_25;\n@(posedge clk)     (tx_enable && !tx_pause) |-> tx_active[*8:16] ##1 tx_idle;\nendproperty\nassert_p_var_rep_25:assert property (p_var_rep_25) else $error(\"\");"
    },
    {
        "id": "2515_2516",
        "sva1": "property p_var_rep_26;\n@(posedge clk)     (scan_en && !scan_abort) |-> scan_busy[*32:64] ##1 scan_done;\nendproperty",
        "sva2": "property p_var_rep_26;\n@(posedge clk)     (scan_en && !scan_abort) |-> scan_busy[*32:64] ##1 scan_done;\nendproperty\nassert_p_var_rep_26:assert property (p_var_rep_26) else $error(\"\");"
    },
    {
        "id": "2516_2517",
        "sva1": "property p_var_rep_27;\n@(posedge clk)     (lock_acquire && !lock_busy) |-> lock_held[*4:12] ##1 lock_release;\nendproperty",
        "sva2": "property p_var_rep_27;\n@(posedge clk)     (lock_acquire && !lock_busy) |-> lock_held[*4:12] ##1 lock_release;\nendproperty\nassert_p_var_rep_27:assert property (p_var_rep_27) else $error(\"\");"
    },
    {
        "id": "2517_2518",
        "sva1": "property p_var_rep_29;\n@(posedge clk)     (sensor_trigger && !sensor_mute) |-> sensor_active[*5:10] ##1 sensor_idle;\nendproperty",
        "sva2": "property p_var_rep_29;\n@(posedge clk)     (sensor_trigger && !sensor_mute) |-> sensor_active[*5:10] ##1 sensor_idle;\nendproperty\nassert_p_var_rep_29:assert property (p_var_rep_29) else $error(\"\");"
    },
    {
        "id": "2518_2519",
        "sva1": "property p_var_rep_28;\n@(posedge clk)     (pwr_good && !pwr_fail) |-> pwr_stable[*16:32];\nendproperty",
        "sva2": "property p_var_rep_28;\n@(posedge clk)     (pwr_good && !pwr_fail) |-> pwr_stable[*16:32];\nendproperty\nassert_p_var_rep_28:assert property (p_var_rep_28) else $error(\"\");"
    },
    {
        "id": "2519_2520",
        "sva1": "property p_var_rep_2;\n@(posedge clk)     start |=> data_valid[*1:4] ##1 done;\nendproperty",
        "sva2": "property p_var_rep_2;\n@(posedge clk)     start == 1'b1 |=> (data_valid [*1:4]) ##1 done;\nendproperty\nassert_p_var_rep_2:assert property (p_var_rep_2) else $error(\"\");"
    },
    {
        "id": "2520_2521",
        "sva1": "property p_var_rep_30;\n@(posedge clk)     (encrypt_start && !encrypt_abort) |-> encrypt_busy[*8:24] ##1 encrypt_done;\nendproperty",
        "sva2": "property p_var_rep_30;\n@(posedge clk)         (encrypt_start && !encrypt_abort) |-> encrypt_busy[*8:24] ##1 encrypt_done;\nendproperty\nassert_p_var_rep_30:assert property (p_var_rep_30) else $error(\"\");"
    },
    {
        "id": "2521_2522",
        "sva1": "property p_var_rep_31;\n@(posedge clk)     (test_mode && !test_abort) |-> test_run[*16:32] ##1 test_complete;\nendproperty",
        "sva2": "property p_var_rep_31;\n@(posedge clk)         (test_mode && !test_abort) |-> test_run[*16:32] ##1 test_complete;\nendproperty\nassert_p_var_rep_31:assert property (p_var_rep_31) else $error(\"\");"
    },
    {
        "id": "2522_2523",
        "sva1": "property p_var_rep_32;\n@(posedge clk)     (auth_start && !auth_fail) |-> auth_busy[*4:8] ##1 auth_pass;\nendproperty",
        "sva2": "property p_var_rep_32;\n@(posedge clk)     (auth_start && !auth_fail) |-> auth_busy[*4:8] ##1 auth_pass;\nendproperty\nassert_p_var_rep_32:assert property (p_var_rep_32) else $error(\"\");"
    },
    {
        "id": "2523_2524",
        "sva1": "property p_var_rep_33;\n@(posedge clk)     (mem_req && !mem_busy) |-> mem_access[*2:6] ##1 mem_release;\nendproperty",
        "sva2": "property p_var_rep_33;\n@(posedge clk)         (mem_req && !mem_busy) |-> mem_access[*2:6] ##1 mem_release;\nendproperty\nassert_p_var_rep_33:assert property (p_var_rep_33) else $error(\"\");"
    },
    {
        "id": "2524_2525",
        "sva1": "property p_var_rep_34;\n@(posedge clk)     (pll_lock && !pll_reset) |-> pll_stable[*8:16];\nendproperty",
        "sva2": "property p_var_rep_34;\n@(posedge clk)         pll_lock && !pll_reset |-> pll_stable[*8:16];\nendproperty\nassert_p_var_rep_34:assert property (p_var_rep_34) else $error(\"\");"
    },
    {
        "id": "2525_2526",
        "sva1": "property p_var_rep_36;\n@(posedge clk)     (queue_push && !queue_full) |-> queue_not_empty[*1:4];\nendproperty",
        "sva2": "property p_var_rep_36;\n@(posedge clk)     (queue_push && !queue_full) |-> queue_not_empty[*1:4];\nendproperty\nassert_p_var_rep_36:assert property (p_var_rep_36) else $error(\"\");"
    },
    {
        "id": "2526_2527",
        "sva1": "property p_var_rep_35;\n@(posedge clk)     (rx_enable && !rx_error) |-> rx_active[*4:12] ##1 rx_done;\nendproperty",
        "sva2": "property p_var_rep_35;\n@(posedge clk)         (rx_enable && !rx_error) |-> rx_active[*4:12] ##1 rx_done;\nendproperty\nassert_p_var_rep_35:assert property (p_var_rep_35) else $error(\"\");"
    },
    {
        "id": "2527_2528",
        "sva1": "property p_var_rep_38;\n@(posedge clk)     (cache_fill && !cache_flush) |-> cache_busy[*8:16] ##1 cache_ready;\nendproperty",
        "sva2": "property p_var_rep_38;\n@(posedge clk)         (cache_fill && !cache_flush) |-> cache_busy[*8:16] ##1 cache_ready;\nendproperty\nassert_p_var_rep_38:assert property (p_var_rep_38) else $error(\"\");"
    },
    {
        "id": "2528_2529",
        "sva1": "property p_var_rep_39;\n@(posedge clk)     (link_up && !link_down) |-> link_active[*32:64];\nendproperty",
        "sva2": "property p_var_rep_39;\n@(posedge clk)     (link_up && !link_down) |-> link_active[*32:64];\nendproperty\nassert_p_var_rep_39:assert property (p_var_rep_39) else $error(\"\");"
    },
    {
        "id": "2529_2530",
        "sva1": "property p_var_rep_37;\n@(posedge clk)     (watchdog_en && !watchdog_clear) |-> watchdog_count[*16:32] ##1 watchdog_reset;\nendproperty",
        "sva2": "property p_var_rep_37;\n@(posedge clk)         (watchdog_en && !watchdog_clear) |-> watchdog_count[*16:32] ##1 watchdog_reset;\nendproperty\nassert_p_var_rep_37:assert property (p_var_rep_37) else $error(\"\");"
    },
    {
        "id": "2530_2531",
        "sva1": "property p_var_rep_3;\n@(posedge clk)     !reset_n[*1:3] |-> ##1 config_done;\nendproperty",
        "sva2": "property p_var_rep_3;\n@(posedge clk)     (!reset_n)[*1:3] |-> ##1 config_done;\nendproperty\nassert_p_var_rep_3:assert property (p_var_rep_3) else $error(\"\");"
    },
    {
        "id": "2531_2532",
        "sva1": "property p_var_rep_40;\n@(posedge clk)     (comp_start && !comp_abort) |-> comp_busy[*4:8] ##1 comp_done;\nendproperty",
        "sva2": "property p_var_rep_40;\n@(posedge clk)     (comp_start && !comp_abort) |-> comp_busy[*4:8] ##1 comp_done;\nendproperty\nassert_p_var_rep_40:assert property (p_var_rep_40) else $error(\"\");"
    },
    {
        "id": "2532_2533",
        "sva1": "property p_var_rep_41;\n@(posedge clk)     (defer_en && !defer_override) |-> defer_active[*2:5] ##1 defer_release;\nendproperty",
        "sva2": "property p_var_rep_41;\n@(posedge clk)     (defer_en && !defer_override) |-> defer_active[*2:5] ##1 defer_release;\nendproperty\nassert_p_var_rep_41:assert property (p_var_rep_41) else $error(\"\");"
    },
    {
        "id": "2533_2534",
        "sva1": "property p_var_rep_42;\n@(posedge clk)     (sync_en && !sync_lost) |-> sync_active[*8:16];\nendproperty",
        "sva2": "property p_var_rep_42;\n@(posedge clk)         (sync_en && !sync_lost) |-> sync_active[*8:16];\nendproperty\nassert_p_var_rep_42:assert property (p_var_rep_42) else $error(\"\");"
    },
    {
        "id": "2534_2535",
        "sva1": "property p_var_rep_43;\n@(posedge clk)     (poll_en && !poll_stop) |-> poll_active[*4:8] ##1 poll_done;\nendproperty",
        "sva2": "property p_var_rep_43;\n@(posedge clk)     (poll_en && !poll_stop) |-> poll_active[*4:8] ##1 poll_done;\nendproperty\nassert_p_var_rep_43:assert property (p_var_rep_43) else $error(\"\");"
    },
    {
        "id": "2535_2536",
        "sva1": "property p_var_rep_44;\n@(posedge clk)     (refresh_req && !refresh_hold) |-> refresh_busy[*2:4] ##1 refresh_done;\nendproperty",
        "sva2": "property p_var_rep_44;\n@(posedge clk)         (refresh_req && !refresh_hold) |-> refresh_busy[*2:4] ##1 refresh_done;\nendproperty\nassert_p_var_rep_44:assert property (p_var_rep_44) else $error(\"\");"
    },
    {
        "id": "2536_2537",
        "sva1": "property p_var_rep_45;\n@(posedge clk)     (key_press && !key_block) |-> key_held[*1:5] ##1 key_release;\nendproperty",
        "sva2": "property p_var_rep_45;\n@(posedge clk)         (key_press && !key_block) |-> key_held[*1:5] ##1 key_release;\nendproperty\nassert_p_var_rep_45:assert property (p_var_rep_45) else $error(\"\");"
    },
    {
        "id": "2537_2538",
        "sva1": "property prop_46;\n@(posedge clk) (cache_flushing && !cache_stall)[*3] |-> cache_flush_done[*3];\nendproperty",
        "sva2": "property prop_46;\n@(posedge clk)     (cache_flushing && !cache_stall)[*3] |-> cache_flush_done[*3];\nendproperty\nassert_prop_46:assert property (prop_46) else $error(\"\");"
    },
    {
        "id": "2538_2539",
        "sva1": "property prop_47;\n@(posedge clk) (branch_prediction_active && !branch_mispredict)[*2] |-> prediction_valid[*2];\nendproperty",
        "sva2": "property prop_47;\n@(posedge clk)         (branch_prediction_active && !branch_mispredict)[*2] |-> prediction_valid[*2];\nendproperty\nassert_prop_47:assert property (prop_47) else $error(\"\");"
    },
    {
        "id": "2539_2540",
        "sva1": "property p_var_rep_46;\n@(posedge clk)     (led_on && !led_off) |-> led_active[*8:16];\nendproperty",
        "sva2": "property p_var_rep_46;\n@(posedge clk)     (led_on && !led_off) |-> led_active[*8:16];\nendproperty\nassert_p_var_rep_46:assert property (p_var_rep_46) else $error(\"\");"
    },
    {
        "id": "2540_2541",
        "sva1": "property p_var_rep_47;\n@(posedge clk)     (timer_start && !timer_cancel) |-> timer_run[*16:32] ##1 timer_expire;\nendproperty",
        "sva2": "property p_var_rep_47;\n@(posedge clk)         (timer_start && !timer_cancel) |-> timer_run[*16:32] ##1 timer_expire;\nendproperty\nassert_p_var_rep_47:assert property (p_var_rep_47) else $error(\"\");"
    },
    {
        "id": "2541_2542",
        "sva1": "property p_var_rep_50;\n@(posedge clk)     (vco_enable && !vco_disable) |-> vco_active[*16:32] ##1 vco_stable;\nendproperty",
        "sva2": "property p_var_rep_50;\n@(posedge clk)     (vco_enable && !vco_disable) |->      (vco_active [*16:32] ##1 vco_stable);\nendproperty\nassert_p_var_rep_50:assert property (p_var_rep_50) else $error(\"\");"
    },
    {
        "id": "2542_2543",
        "sva1": "property p_var_rep_5;\n@(posedge clk)     (frame_start && sync_ok) |-> payload[*8:12] ##1 frame_end;\nendproperty",
        "sva2": "property p_var_rep_5;\n@(posedge clk)     (frame_start && sync_ok) |-> payload[*8:12] ##1 frame_end;\nendproperty\nassert_p_var_rep_5:assert property (p_var_rep_5) else $error(\"\");"
    },
    {
        "id": "2543_2544",
        "sva1": "property p_var_rep_6;\n@(posedge clk)     init_done |=> (state_idle[*1:3] ##1 state_active);\nendproperty",
        "sva2": "property p_var_rep_6;\n@(posedge clk)     init_done == 1'b1 |=>      (state_idle [*1:3]) ##1 state_active;\nendproperty\nassert_p_var_rep_6:assert property (p_var_rep_6) else $error(\"\");"
    },
    {
        "id": "2544_2545",
        "sva1": "property p_var_rep_7;\n@(posedge clk)     !fifo_empty[*2:4] |-> rd_en;\nendproperty",
        "sva2": "property p_var_rep_7;\n@(posedge clk)     (!fifo_empty [*2:4]) |-> rd_en;\nendproperty\nassert_p_var_rep_7:assert property (p_var_rep_7) else $error(\"\");"
    },
    {
        "id": "2545_2546",
        "sva1": "property p_var_rep_8;\n@(posedge clk)     (intr_req && !intr_mask) |-> intr_ack[*1:5];\nendproperty",
        "sva2": "property p_var_rep_8;\n@(posedge clk)         (intr_req && !intr_mask) |-> intr_ack[*1:5];\nendproperty\nassert_p_var_rep_8:assert property (p_var_rep_8) else $error(\"\");"
    },
    {
        "id": "2546_2547",
        "sva1": "property p_rose_trigger_event;\n@(posedge clk) $rose(trigger) |=> event_valid;\nendproperty",
        "sva2": "property p_rose_trigger_event;\n@(posedge clk)         $rose(trigger) |=> event_valid;\nendproperty\nassert_p_rose_trigger_event:assert property (p_rose_trigger_event) else $error(\"\");"
    },
    {
        "id": "2547_2548",
        "sva1": "property p_rose_select_output;\n@(posedge clk) $rose(select) |-> output_valid;\nendproperty",
        "sva2": "property p_rose_select_output;\n@(posedge clk)         $rose(select) |-> output_valid;\nendproperty\nassert_p_rose_select_output:assert property (p_rose_select_output) else $error(\"\");"
    },
    {
        "id": "2548_2549",
        "sva1": "property p_rose_write_read;\n@(posedge clk) $rose(write) |=> read;\nendproperty",
        "sva2": "property p_rose_write_read;\n@(posedge clk)     $rose(write) |=> read;\nendproperty\nassert_p_rose_write_read:assert property (p_rose_write_read) else $error(\"\");"
    },
    {
        "id": "2549_2550",
        "sva1": "property p_rose_frame_active;\n@(posedge clk) $rose(frame) |-> active;\nendproperty",
        "sva2": "property p_rose_frame_active;\n@(posedge clk)         $rose(frame) |-> active;\nendproperty\nassert_p_rose_frame_active:assert property (p_rose_frame_active) else $error(\"\");"
    },
    {
        "id": "2550_2551",
        "sva1": "property p_rose_packet_start;\n@(posedge clk) $rose(packet) |=> start_transmit;\nendproperty",
        "sva2": "property p_rose_packet_start;\n@(posedge clk)         $rose(packet) |=> start_transmit;\nendproperty\nassert_p_rose_packet_start:assert property (p_rose_packet_start) else $error(\"\");"
    },
    {
        "id": "2551_2552",
        "sva1": "property p_rose_error_recovery;\n@(posedge clk) $rose(error) |-> recovery;\nendproperty",
        "sva2": "property p_rose_error_recovery;\n@(posedge clk)         $rose(error) |-> recovery;\nendproperty\nassert_p_rose_error_recovery:assert property (p_rose_error_recovery) else $error(\"\");"
    },
    {
        "id": "2552_2553",
        "sva1": "property p_rose_mode_change;\n@(posedge clk) $rose(mode) |=> change_ack;\nendproperty",
        "sva2": "property p_rose_mode_change;\n@(posedge clk)         $rose(mode) |=> change_ack;\nendproperty\nassert_p_rose_mode_change:assert property (p_rose_mode_change) else $error(\"\");"
    },
    {
        "id": "2553_2554",
        "sva1": "property p_rose_sync_align;\n@(posedge clk) $rose(sync) |-> align;\nendproperty",
        "sva2": "property p_rose_sync_align;\n@(posedge clk)         $rose(sync) |-> align;\nendproperty\nassert_p_rose_sync_align:assert property (p_rose_sync_align) else $error(\"\");"
    },
    {
        "id": "2554_2555",
        "sva1": "property p_rose_lock_update;\n@(posedge clk) $rose(lock) |=> update;\nendproperty",
        "sva2": "property p_rose_lock_update;\n@(posedge clk)         $rose(lock) |=> update;\nendproperty\nassert_p_rose_lock_update:assert property (p_rose_lock_update) else $error(\"\");"
    },
    {
        "id": "2555_2556",
        "sva1": "property p_rose_strobe_data;\n@(posedge clk) $rose(strobe) |-> data_valid;\nendproperty",
        "sva2": "property p_rose_strobe_data;\n@(posedge clk)         $rose(strobe) |-> data_valid;\nendproperty\nassert_p_rose_strobe_data:assert property (p_rose_strobe_data) else $error(\"\");"
    },
    {
        "id": "2556_2557",
        "sva1": "property p_rose_en_req;\n@(posedge clk) $rose(en) |-> req;\nendproperty",
        "sva2": "property p_rose_en_req;\n@(posedge clk)         $rose(en) |-> req;\nendproperty\nassert_p_rose_en_req:assert property (p_rose_en_req) else $error(\"\");"
    },
    {
        "id": "2557_2558",
        "sva1": "property p_rose_phase_adjust;\n@(posedge clk) $rose(phase) |=> adjust;\nendproperty",
        "sva2": "property p_rose_phase_adjust;\n@(posedge clk)         $rose(phase) |=> adjust;\nendproperty\nassert_p_rose_phase_adjust:assert property (p_rose_phase_adjust) else $error(\"\");"
    },
    {
        "id": "2558_2559",
        "sva1": "property p_rose_sample_capture;\n@(posedge clk) $rose(sample) |-> capture;\nendproperty",
        "sva2": "property p_rose_sample_capture;\n@(posedge clk)         $rose(sample) |-> capture;\nendproperty\nassert_p_rose_sample_capture:assert property (p_rose_sample_capture) else $error(\"\");"
    },
    {
        "id": "2559_2560",
        "sva1": "property p_rose_polarity_invert;\n@(posedge clk) $rose(polarity) |=> invert;\nendproperty",
        "sva2": "property p_rose_polarity_invert;\n@(posedge clk)         $rose(polarity) |=> invert;\nendproperty\nassert_p_rose_polarity_invert:assert property (p_rose_polarity_invert) else $error(\"\");"
    },
    {
        "id": "2560_2561",
        "sva1": "property p_rose_frequency_shift;\n@(posedge clk) $rose(frequency) |-> shift;\nendproperty",
        "sva2": "property p_rose_frequency_shift;\n@(posedge clk)         $rose(frequency) |-> shift;\nendproperty\nassert_p_rose_frequency_shift:assert property (p_rose_frequency_shift) else $error(\"\");"
    },
    {
        "id": "2561_2562",
        "sva1": "property p_rose_amplitude_modify;\n@(posedge clk) $rose(amplitude) |=> modify;\nendproperty",
        "sva2": "property p_rose_amplitude_modify;\n@(posedge clk)         $rose(amplitude) |=> modify;\nendproperty\nassert_p_rose_amplitude_modify:assert property (p_rose_amplitude_modify) else $error(\"\");"
    },
    {
        "id": "2562_2563",
        "sva1": "property p_rose_delay_insert;\n@(posedge clk) $rose(delay) |-> insert;\nendproperty",
        "sva2": "property p_rose_delay_insert;\n@(posedge clk)         $rose(delay) |-> insert;\nendproperty\nassert_p_rose_delay_insert:assert property (p_rose_delay_insert) else $error(\"\");"
    },
    {
        "id": "2563_2564",
        "sva1": "property p_rose_depth_increase;\n@(posedge clk) $rose(depth) |-> increase;\nendproperty",
        "sva2": "property p_rose_depth_increase;\n@(posedge clk)         $rose(depth) |-> increase;\nendproperty\nassert_p_rose_depth_increase:assert property (p_rose_depth_increase) else $error(\"\");"
    },
    {
        "id": "2564_2565",
        "sva1": "property p_rose_width_adjust;\n@(posedge clk) $rose(width) |=> adjust_value;\nendproperty",
        "sva2": "property p_rose_width_adjust;\n@(posedge clk)         $rose(width) |=> adjust_value;\nendproperty\nassert_p_rose_width_adjust:assert property (p_rose_width_adjust) else $error(\"\");"
    },
    {
        "id": "2565_2566",
        "sva1": "property p_rose_length_verify;\n@(posedge clk) $rose(length) |=> verify;\nendproperty",
        "sva2": "property p_rose_length_verify;\n@(posedge clk)         $rose(length) |=> verify;\nendproperty\nassert_p_rose_length_verify:assert property (p_rose_length_verify) else $error(\"\");"
    },
    {
        "id": "2566_2567",
        "sva1": "property p_rose_offset_correct;\n@(posedge clk) $rose(offset) |-> correct;\nendproperty",
        "sva2": "property p_rose_offset_correct;\n@(posedge clk)         $rose(offset) |-> correct;\nendproperty\nassert_p_rose_offset_correct:assert property (p_rose_offset_correct) else $error(\"\");"
    },
    {
        "id": "2567_2568",
        "sva1": "property p_rose_clk_ack;\n@(posedge clk) $rose(clk) |=> ack;\nendproperty",
        "sva2": "property p_rose_clk_ack;\n@(posedge clk)         $rose(clk) |=> ack;\nendproperty\nassert_p_rose_clk_ack:assert property (p_rose_clk_ack) else $error(\"\");"
    },
    {
        "id": "2568_2569",
        "sva1": "property p_rose_limit_reach;\n@(posedge clk) $rose(limit) |-> reach;\nendproperty",
        "sva2": "property p_rose_limit_reach;\n@(posedge clk)         $rose(limit) |-> reach;\nendproperty\nassert_p_rose_limit_reach:assert property (p_rose_limit_reach) else $error(\"\");"
    },
    {
        "id": "2569_2570",
        "sva1": "property p_rose_threshold_exceed;\n@(posedge clk) $rose(threshold) |=> exceed;\nendproperty",
        "sva2": "property p_rose_threshold_exceed;\n@(posedge clk)     $rose(threshold) |=> exceed;\nendproperty\nassert_p_rose_threshold_exceed:assert property (p_rose_threshold_exceed) else $error(\"\");"
    },
    {
        "id": "2570_2571",
        "sva1": "property p_rose_range_check;\n@(posedge clk) $rose(range) |=> check;\nendproperty",
        "sva2": "property p_rose_range_check;\n@(posedge clk)     $rose(range) |=> check;\nendproperty\nassert_p_rose_range_check:assert property (p_rose_range_check) else $error(\"\");"
    },
    {
        "id": "2571_2572",
        "sva1": "property p_rose_code_detect;\n@(posedge clk) $rose(code) |=> detect;\nendproperty",
        "sva2": "property p_rose_code_detect;\n@(posedge clk)         $rose(code) |=> detect;\nendproperty\nassert_p_rose_code_detect:assert property (p_rose_code_detect) else $error(\"\");"
    },
    {
        "id": "2572_2573",
        "sva1": "property p_rose_pattern_match;\n@(posedge clk) $rose(pattern) |-> match;\nendproperty",
        "sva2": "property p_rose_pattern_match;\n@(posedge clk)         $rose(pattern) |-> match;\nendproperty\nassert_p_rose_pattern_match:assert property (p_rose_pattern_match) else $error(\"\");"
    },
    {
        "id": "2573_2574",
        "sva1": "property p_rose_cycle_complete;\n@(posedge clk) $rose(cycle) |=> complete;\nendproperty",
        "sva2": "property p_rose_cycle_complete;\n@(posedge clk)     $rose(cycle) |=> complete;\nendproperty\nassert_p_rose_cycle_complete:assert property (p_rose_cycle_complete) else $error(\"\");"
    },
    {
        "id": "2574_2575",
        "sva1": "property p_rose_duty_calculate;\n@(posedge clk) $rose(duty) |=> calculate;\nendproperty",
        "sva2": "property p_rose_duty_calculate;\n@(posedge clk)     $rose(duty) |=> calculate;\nendproperty\nassert_p_rose_duty_calculate:assert property (p_rose_duty_calculate) else $error(\"\");"
    },
    {
        "id": "2575_2576",
        "sva1": "property p_rose_period_measure;\n@(posedge clk) $rose(period) |-> measure;\nendproperty",
        "sva2": "property p_rose_period_measure;\n@(posedge clk)         $rose(period) |-> measure;\nendproperty\nassert_p_rose_period_measure:assert property (p_rose_period_measure) else $error(\"\");"
    },
    {
        "id": "2576_2577",
        "sva1": "property p_rose_clock_sync;\n@(posedge clk) $rose(clock) |-> sync;\nendproperty",
        "sva2": "property p_rose_clock_sync;\n@(posedge clk)         $rose(clock) |-> sync;\nendproperty\nassert_p_rose_clock_sync:assert property (p_rose_clock_sync) else $error(\"\");"
    },
    {
        "id": "2577_2578",
        "sva1": "property p_rose_start_valid;\n@(posedge clk) $rose(start) |-> ##1 valid;\nendproperty",
        "sva2": "property p_rose_start_valid;\n@(posedge clk)         $rose(start) |-> ##1 valid;\nendproperty\nassert_p_rose_start_valid:assert property (p_rose_start_valid) else $error(\"\");"
    },
    {
        "id": "2578_2579",
        "sva1": "property p_rose_data_align;\n@(posedge clk) $rose(data) |=> align;\nendproperty",
        "sva2": "property p_rose_data_align;\n@(posedge clk)         $rose(data) |=> align;\nendproperty\nassert_p_rose_data_align:assert property (p_rose_data_align) else $error(\"\");"
    },
    {
        "id": "2579_2580",
        "sva1": "property p_rose_command_execute;\n@(posedge clk) $rose(command) |=> execute;\nendproperty",
        "sva2": "property p_rose_command_execute;\n@(posedge clk)         $rose(command) |=> execute;\nendproperty\nassert_p_rose_command_execute:assert property (p_rose_command_execute) else $error(\"\");"
    },
    {
        "id": "2580_2581",
        "sva1": "property p_rose_address_decode;\n@(posedge clk) $rose(address) |-> decode;\nendproperty",
        "sva2": "property p_rose_address_decode;\n@(posedge clk)         $rose(address) |-> decode;\nendproperty\nassert_p_rose_address_decode:assert property (p_rose_address_decode) else $error(\"\");"
    },
    {
        "id": "2581_2582",
        "sva1": "property p_rose_instruction_fetch;\n@(posedge clk) $rose(instruction) |-> fetch;\nendproperty",
        "sva2": "property p_rose_instruction_fetch;\n@(posedge clk)         $rose(instruction) |-> fetch;\nendproperty\nassert_p_rose_instruction_fetch:assert property (p_rose_instruction_fetch) else $error(\"\");"
    },
    {
        "id": "2582_2583",
        "sva1": "property p_rose_operation_perform;\n@(posedge clk) $rose(operation) |=> perform;\nendproperty",
        "sva2": "property p_rose_operation_perform;\n@(posedge clk)     $rose(operation) |=> perform;\nendproperty\nassert_p_rose_operation_perform:assert property (p_rose_operation_perform) else $error(\"\");"
    },
    {
        "id": "2583_2584",
        "sva1": "property p_rose_jump_taken;\n@(posedge clk) $rose(jump) |=> taken;\nendproperty",
        "sva2": "property p_rose_jump_taken;\n@(posedge clk)     $rose(jump) |=> taken;\nendproperty\nassert_p_rose_jump_taken:assert property (p_rose_jump_taken) else $error(\"\");"
    },
    {
        "id": "2584_2585",
        "sva1": "property p_rose_branch_resolve;\n@(posedge clk) $rose(branch) |-> resolve;\nendproperty",
        "sva2": "property p_rose_branch_resolve;\n@(posedge clk)         $rose(branch) |-> resolve;\nendproperty\nassert_p_rose_branch_resolve:assert property (p_rose_branch_resolve) else $error(\"\");"
    },
    {
        "id": "2585_2586",
        "sva1": "property p_rose_interrupt_handle;\n@(posedge clk) $rose(interrupt) |=> handle;\nendproperty",
        "sva2": "property p_rose_interrupt_handle;\n@(posedge clk)         $rose(interrupt) |=> handle;\nendproperty\nassert_p_rose_interrupt_handle:assert property (p_rose_interrupt_handle) else $error(\"\");"
    },
    {
        "id": "2586_2587",
        "sva1": "property p_rose_exception_trap;\n@(posedge clk) $rose(exception) |-> trap;\nendproperty",
        "sva2": "property p_rose_exception_trap;\n@(posedge clk)         $rose(exception) |-> trap;\nendproperty\nassert_p_rose_exception_trap:assert property (p_rose_exception_trap) else $error(\"\");"
    },
    {
        "id": "2587_2588",
        "sva1": "property p_var_rep_48;\n@(posedge clk)     (phase_align && !phase_reset) |-> phase_locked[*4:8];\nendproperty",
        "sva2": "property p_var_rep_48;\n@(posedge clk)     (phase_align && !phase_reset) |-> phase_locked[*4:8];\nendproperty\nassert_p_var_rep_48:assert property (p_var_rep_48) else $error(\"\");"
    },
    {
        "id": "2588_2589",
        "sva1": "property p_var_rep_49;\n@(posedge clk)     (dll_lock && !dll_reset) |-> dll_stable[*8:16];\nendproperty",
        "sva2": "property p_var_rep_49;\n@(posedge clk)         (dll_lock && !dll_reset) |-> dll_stable[*8:16];\nendproperty\nassert_p_var_rep_49:assert property (p_var_rep_49) else $error(\"\");"
    },
    {
        "id": "2589_2590",
        "sva1": "property p_rose_ready_data;\n@(posedge clk) $rose(ready) |=> data_en;\nendproperty",
        "sva2": "property p_rose_ready_data;\n@(posedge clk)         $rose(ready) |=> data_en;\nendproperty\nassert_p_rose_ready_data:assert property (p_rose_ready_data) else $error(\"\");"
    },
    {
        "id": "2590_2591",
        "sva1": "property p_rose_vector_process;\n@(posedge clk) $rose(vector) |=> process;\nendproperty",
        "sva2": "property p_rose_vector_process;\n@(posedge clk)         $rose(vector) |=> process;\nendproperty\nassert_p_rose_vector_process:assert property (p_rose_vector_process) else $error(\"\");"
    },
    {
        "id": "2591_2592",
        "sva1": "property p_rose_signal_assert;\n@(posedge clk) $rose(signal) |-> assert_out;\nendproperty",
        "sva2": "property p_rose_signal_assert;\n@(posedge clk)         $rose(signal) |-> assert_out;\nendproperty\nassert_p_rose_signal_assert:assert property (p_rose_signal_assert) else $error(\"\");"
    },
    {
        "id": "2592_2593",
        "sva1": "property p_rose_req_grant;\n@(posedge clk) $rose(req) |-> grant;\nendproperty",
        "sva2": "property p_rose_req_grant;\n@(posedge clk)         $rose(req) |-> grant;\nendproperty\nassert_p_rose_req_grant:assert property (p_rose_req_grant) else $error(\"\");"
    },
    {
        "id": "2593_2594",
        "sva1": "property p_rose_reset_done;\n@(posedge clk) $rose(reset_n) |=> done;\nendproperty",
        "sva2": "property p_rose_reset_done;\n@(posedge clk)     $rose(reset_n) |=> done;\nendproperty\nassert_p_rose_reset_done:assert property (p_rose_reset_done) else $error(\"\");"
    },
    {
        "id": "2594_2595",
        "sva1": "property p_rose_init_complete;\n@(posedge clk) $rose(init) |-> complete;\nendproperty",
        "sva2": "property p_rose_init_complete;\n@(posedge clk)         $rose(init) |-> complete;\nendproperty\nassert_p_rose_init_complete:assert property (p_rose_init_complete) else $error(\"\");"
    },
    {
        "id": "2595_2596",
        "sva1": "property p_rose_load_store;\n@(posedge clk) $rose(load) |=> store;\nendproperty",
        "sva2": "property p_rose_load_store;\n@(posedge clk)         $rose(load) |=> store;\nendproperty\nassert_p_rose_load_store:assert property (p_rose_load_store) else $error(\"\");"
    },
    {
        "id": "2596_2597",
        "sva1": "property p_rose_enable_counter;\n@(posedge clk) $rose(enable) |-> counter_en;\nendproperty",
        "sva2": "property p_rose_enable_counter;\n@(posedge clk)         $rose(enable) |-> counter_en;\nendproperty\nassert_p_rose_enable_counter:assert property (p_rose_enable_counter) else $error(\"\");"
    },
    {
        "id": "2597_2598",
        "sva1": "property p_fell_11;\n@(negedge clk) $fell(sync) |=> ##3 $fell(lock);\nendproperty",
        "sva2": "property p_fell_11;\n@(negedge clk)     $fell(sync) |=> ##3 $fell(lock);\nendproperty\nassert_p_fell_11:assert property (p_fell_11) else $error(\"\");"
    },
    {
        "id": "2598_2599",
        "sva1": "property p_fell_10;\n@(posedge clk) $fell(flag) |-> !status[0] && !status[1];\nendproperty",
        "sva2": "property p_fell_10;\n@(posedge clk)     $fell(flag) |-> (!status[0] && !status[1]);\nendproperty\nassert_p_fell_10:assert property (p_fell_10) else $error(\"\");"
    },
    {
        "id": "2599_2600",
        "sva1": "property p_fell_12;\n@(posedge clk) $fell(init) |-> !config_done until next_phase;\nendproperty",
        "sva2": "property p_fell_12;\n@(posedge clk)         $fell(init) |-> !config_done until next_phase;\nendproperty\nassert_p_fell_12:assert property (p_fell_12) else $error(\"\");"
    },
    {
        "id": "2600_2601",
        "sva1": "property p_fell_13;\n@(posedge clk) $fell(hold) |-> ##1 !data_valid;\nendproperty",
        "sva2": "property p_fell_13;\n@(posedge clk)         $fell(hold) |-> ##1 !data_valid;\nendproperty\nassert_p_fell_13:assert property (p_fell_13) else $error(\"\");"
    },
    {
        "id": "2601_2602",
        "sva1": "property p_fell_15;\n@(posedge clk) $fell(clear) |-> ##1 !counter[7:0];\nendproperty",
        "sva2": "property p_fell_15;\n@(posedge clk)         $fell(clear) |-> ##1 !counter[7:0];\nendproperty\nassert_p_fell_15:assert property (p_fell_15) else $error(\"\");"
    },
    {
        "id": "2602_2603",
        "sva1": "property p_fell_14;\n@(negedge clk) $fell(grant) |=> !req throughout ##[2:5] idle;\nendproperty",
        "sva2": "property p_fell_14;\n@(negedge clk)     $fell(grant) |=> !req throughout ##[2:5] idle;\nendproperty\nassert_p_fell_14:assert property (p_fell_14) else $error(\"\");"
    },
    {
        "id": "2603_2604",
        "sva1": "property p_fell_16;\n@(posedge clk) $fell(strobe) |-> !data_ready until enable;\nendproperty",
        "sva2": "property p_fell_16;\n@(posedge clk)     $fell(strobe) |-> !data_ready until enable;\nendproperty\nassert_p_fell_16:assert property (p_fell_16) else $error(\"\");"
    },
    {
        "id": "2604_2605",
        "sva1": "property p_fell_17;\n@(negedge clk) $fell(clock_en) |=> ##1 !output_en;\nendproperty",
        "sva2": "property p_fell_17;\n@(negedge clk)     $fell(clock_en) |=> ##1 !output_en;\nendproperty\nassert_p_fell_17:assert property (p_fell_17) else $error(\"\");"
    },
    {
        "id": "2605_2606",
        "sva1": "property p_fell_18;\n@(posedge clk) $fell(shift) |-> !serial_out until load;\nendproperty",
        "sva2": "property p_fell_18;\n@(posedge clk)         $fell(shift) |-> !serial_out until load;\nendproperty\nassert_p_fell_18:assert property (p_fell_18) else $error(\"\");"
    },
    {
        "id": "2606_2607",
        "sva1": "property p_fell_1;\n@(posedge clk) $fell(enable) |-> ##1 !fifo_full;\nendproperty",
        "sva2": "property p_fell_1;\n@(posedge clk)         $fell(enable) |-> ##1 !fifo_full;\nendproperty\nassert_p_fell_1:assert property (p_fell_1) else $error(\"\");"
    },
    {
        "id": "2607_2608",
        "sva1": "property p_fell_19;\n@(posedge clk) $fell(update) |-> ##2 !dirty_bit;\nendproperty",
        "sva2": "property p_fell_19;\n@(posedge clk)     $fell(update) |-> ##2 !dirty_bit;\nendproperty\nassert_p_fell_19:assert property (p_fell_19) else $error(\"\");"
    },
    {
        "id": "2608_2609",
        "sva1": "property p_fell_20;\n@(negedge clk) $fell(select_a) |=> select_b || select_c;\nendproperty",
        "sva2": "property p_fell_20;\n@(negedge clk)     $fell(select_a) |=> (select_b || select_c);\nendproperty\nassert_p_fell_20:assert property (p_fell_20) else $error(\"\");"
    },
    {
        "id": "2609_2610",
        "sva1": "property p_fell_21;\n@(posedge clk) $fell(trigger) |-> ##1 !armed;\nendproperty",
        "sva2": "property p_fell_21;\n@(posedge clk)         $fell(trigger) |-> ##1 !armed;\nendproperty\nassert_p_fell_21:assert property (p_fell_21) else $error(\"\");"
    },
    {
        "id": "2610_2611",
        "sva1": "property p_fell_23;\n@(negedge clk) $fell(enable_a) |=> !enable_b && !enable_c;\nendproperty",
        "sva2": "property p_fell_23;\n@(negedge clk)     $fell(enable_a) |=> !enable_b && !enable_c;\nendproperty\nassert_p_fell_23:assert property (p_fell_23) else $error(\"\");"
    },
    {
        "id": "2611_2612",
        "sva1": "property p_fell_24;\n@(posedge clk) $fell(lock_in) |-> ##1 !lock_out;\nendproperty",
        "sva2": "property p_fell_24;\n@(posedge clk)         $fell(lock_in) |-> ##1 !lock_out;\nendproperty\nassert_p_fell_24:assert property (p_fell_24) else $error(\"\");"
    },
    {
        "id": "2612_2613",
        "sva1": "property p_fell_26;\n@(negedge clk) $fell(sample) |=> !convert until ready;\nendproperty",
        "sva2": "property p_fell_26;\n@(negedge clk)     $fell(sample) |=> !convert until ready;\nendproperty\nassert_p_fell_26:assert property (p_fell_26) else $error(\"\");"
    },
    {
        "id": "2613_2614",
        "sva1": "property p_fell_27;\n@(posedge clk) $fell(activate) |-> ##1 !deactivate;\nendproperty",
        "sva2": "property p_fell_27;\n@(posedge clk)         $fell(activate) |-> ##1 !deactivate;\nendproperty\nassert_p_fell_27:assert property (p_fell_27) else $error(\"\");"
    },
    {
        "id": "2614_2615",
        "sva1": "property p_fell_28;\n@(posedge clk) $fell(select_x) |-> !select_y && !select_z;\nendproperty",
        "sva2": "property p_fell_28;\n@(posedge clk)         $fell(select_x) |-> (!select_y && !select_z);\nendproperty\nassert_p_fell_28:assert property (p_fell_28) else $error(\"\");"
    },
    {
        "id": "2615_2616",
        "sva1": "property p_fell_2;\n@(negedge clk) $fell(ready) |=> $stable(data_bus);\nendproperty",
        "sva2": "property p_fell_2;\n@(negedge clk)     $fell(ready) |=> $stable(data_bus);\nendproperty\nassert_p_fell_2:assert property (p_fell_2) else $error(\"\");"
    },
    {
        "id": "2616_2617",
        "sva1": "property p_fell_30;\n@(posedge clk) $fell(assert_q) |-> !assert_r throughout ##[1:4] assert_s;\nendproperty",
        "sva2": "property p_fell_30;\n@(posedge clk)         $fell(assert_q) |-> !assert_r throughout ##[1:4] assert_s;\nendproperty\nassert_p_fell_30:assert property (p_fell_30) else $error(\"\");"
    },
    {
        "id": "2617_2618",
        "sva1": "property p_fell_31;\n@(posedge clk) $fell(scan_en) |-> !normal_mode until scan_complete;\nendproperty",
        "sva2": "property p_fell_31;\n@(posedge clk)     $fell(scan_en) |-> !normal_mode until scan_complete;\nendproperty\nassert_p_fell_31:assert property (p_fell_31) else $error(\"\");"
    },
    {
        "id": "2618_2619",
        "sva1": "property p_fell_32;\n@(negedge clk) $fell(phase_a) |=> phase_b || phase_c;\nendproperty",
        "sva2": "property p_fell_32;\n@(negedge clk)         $fell(phase_a) |=> (phase_b || phase_c);\nendproperty\nassert_p_fell_32:assert property (p_fell_32) else $error(\"\");"
    },
    {
        "id": "2619_2620",
        "sva1": "property p_fell_33;\n@(posedge clk) $fell(backup) |-> ##1 !restore;\nendproperty",
        "sva2": "property p_fell_33;\n@(posedge clk)         $fell(backup) |-> ##1 !restore;\nendproperty\nassert_p_fell_33:assert property (p_fell_33) else $error(\"\");"
    },
    {
        "id": "2620_2621",
        "sva1": "property p_fell_34;\n@(posedge clk) $fell(verify) |-> !error_flag until next_test;\nendproperty",
        "sva2": "property p_fell_34;\n@(posedge clk)     $fell(verify) |-> !error_flag until next_test;\nendproperty\nassert_p_fell_34:assert property (p_fell_34) else $error(\"\");"
    },
    {
        "id": "2621_2622",
        "sva1": "property p_fell_35;\n@(negedge clk) $fell(align) |=> !sync_error throughout ##[3:6] locked;\nendproperty",
        "sva2": "property p_fell_35;\n@(negedge clk)     $fell(align) |=> !sync_error throughout ##[3:6] locked;\nendproperty\nassert_p_fell_35:assert property (p_fell_35) else $error(\"\");"
    },
    {
        "id": "2622_2623",
        "sva1": "property p_fell_36;\n@(posedge clk) $fell(encode) |-> !decode until reset_cycle;\nendproperty",
        "sva2": "property p_fell_36;\n@(posedge clk)     $fell(encode) |-> !decode until reset_cycle;\nendproperty\nassert_p_fell_36:assert property (p_fell_36) else $error(\"\");"
    },
    {
        "id": "2623_2624",
        "sva1": "property p_fell_37;\n@(posedge clk) $fell(compress) |-> !decompress throughout ##2 idle;\nendproperty",
        "sva2": "property p_fell_37;\n@(posedge clk)     $fell(compress) |-> !decompress throughout ##2 idle;\nendproperty\nassert_p_fell_37:assert property (p_fell_37) else $error(\"\");"
    },
    {
        "id": "2624_2625",
        "sva1": "property p_fell_38;\n@(negedge clk) $fell(filter) |=> !bypass until config_done;\nendproperty",
        "sva2": "property p_fell_38;\n@(negedge clk)     $fell(filter) |=> !bypass until config_done;\nendproperty\nassert_p_fell_38:assert property (p_fell_38) else $error(\"\");"
    },
    {
        "id": "2625_2626",
        "sva1": "property p_fell_39;\n@(posedge clk) $fell(encrypt) |-> !decrypt until key_loaded;\nendproperty",
        "sva2": "property p_fell_39;\n@(posedge clk)         $fell(encrypt) |-> !decrypt until key_loaded;\nendproperty\nassert_p_fell_39:assert property (p_fell_39) else $error(\"\");"
    },
    {
        "id": "2626_2627",
        "sva1": "property p_fell_3;\n@(posedge clk) $fell(interrupt) |-> ##2 ack;\nendproperty",
        "sva2": "property p_fell_3;\n@(posedge clk)     $fell(interrupt) |-> ##2 ack;\nendproperty\nassert_p_fell_3:assert property (p_fell_3) else $error(\"\");"
    },
    {
        "id": "2627_2628",
        "sva1": "property p_fell_40;\n@(posedge clk) $fell(checksum) |-> ##1 !error_detected;\nendproperty",
        "sva2": "property p_fell_40;\n@(posedge clk)     $fell(checksum) |-> ##1 !error_detected;\nendproperty\nassert_p_fell_40:assert property (p_fell_40) else $error(\"\");"
    },
    {
        "id": "2628_2629",
        "sva1": "property p_fell_41;\n@(negedge clk) $fell(validate) |=> !invalidate until next_clock;\nendproperty",
        "sva2": "property p_fell_41;\n@(negedge clk)     $fell(validate) |=> !invalidate until next_clock;\nendproperty\nassert_p_fell_41:assert property (p_fell_41) else $error(\"\");"
    },
    {
        "id": "2629_2630",
        "sva1": "property p_fell_42;\n@(posedge clk) $fell(serialize) |-> !deserialize throughout ##1 complete;\nendproperty",
        "sva2": "property p_fell_42;\n@(posedge clk)     $fell(serialize) |-> !deserialize throughout ##1 complete;\nendproperty\nassert_p_fell_42:assert property (p_fell_42) else $error(\"\");"
    },
    {
        "id": "2630_2631",
        "sva1": "property p_fell_44;\n@(negedge clk) $fell(interleave) |=> !deinterleave throughout ##[2:4] ready;\nendproperty",
        "sva2": "property p_fell_44;\n@(negedge clk)     $fell(interleave) |=> (!deinterleave throughout ##[2:4] ready);\nendproperty\nassert_p_fell_44:assert property (p_fell_44) else $error(\"\");"
    },
    {
        "id": "2631_2632",
        "sva1": "property p_fell_45;\n@(posedge clk) $fell(modulate) |-> !demodulate until carrier_locked;\nendproperty",
        "sva2": "property p_fell_45;\n@(posedge clk)     $fell(modulate) |-> (!demodulate) until carrier_locked;\nendproperty\nassert_p_fell_45:assert property (p_fell_45) else $error(\"\");"
    },
    {
        "id": "2632_2633",
        "sva1": "property p_fell_43;\n@(posedge clk) $fell(quantize) |-> !normalize until reset;\nendproperty",
        "sva2": "property p_fell_43;\n@(posedge clk)     $fell(quantize) |-> !normalize until reset;\nendproperty\nassert_p_fell_43:assert property (p_fell_43) else $error(\"\");"
    },
    {
        "id": "2633_2634",
        "sva1": "property p_fell_46;\n@(posedge clk) $fell(equalize) |-> ##1 !adapt;\nendproperty",
        "sva2": "property p_fell_46;\n@(posedge clk)     $fell(equalize) |-> ##1 !adapt;\nendproperty\nassert_p_fell_46:assert property (p_fell_46) else $error(\"\");"
    },
    {
        "id": "2634_2635",
        "sva1": "property p_fell_47;\n@(negedge clk) $fell(correct) |=> !detect throughout ##3 idle;\nendproperty",
        "sva2": "property p_fell_47;\n@(negedge clk)     $fell(correct) |=> !detect throughout ##3 idle;\nendproperty\nassert_p_fell_47:assert property (p_fell_47) else $error(\"\");"
    },
    {
        "id": "2635_2636",
        "sva1": "property p_fell_48;\n@(posedge clk) $fell(amplify) |-> !attenuate until gain_settled;\nendproperty",
        "sva2": "property p_fell_48;\n@(posedge clk)         $fell(amplify) |-> !attenuate until gain_settled;\nendproperty\nassert_p_fell_48:assert property (p_fell_48) else $error(\"\");"
    },
    {
        "id": "2636_2637",
        "sva1": "property p_fell_49;\n@(posedge clk) $fell(convert) |-> !invert until clock_cycle;\nendproperty",
        "sva2": "property p_fell_49;\n@(posedge clk)     $fell(convert) |-> !invert until clock_cycle;\nendproperty\nassert_p_fell_49:assert property (p_fell_49) else $error(\"\");"
    },
    {
        "id": "2637_2638",
        "sva1": "property p_fell_4;\n@(posedge clk) $fell(write_en) |-> !mem_busy throughout ##[1:3] read_en;\nendproperty",
        "sva2": "property p_fell_4;\n@(posedge clk)         $fell(write_en) |-> (!mem_busy throughout ##[1:3] read_en);\nendproperty\nassert_p_fell_4:assert property (p_fell_4) else $error(\"\");"
    },
    {
        "id": "2638_2639",
        "sva1": "property p_fell_5;\n@(negedge clk) $fell(start) |=> ##4 done;\nendproperty",
        "sva2": "property p_fell_5;\n@(negedge clk)     $fell(start) |=> ##4 done;\nendproperty\nassert_p_fell_5:assert property (p_fell_5) else $error(\"\");"
    },
    {
        "id": "2639_2640",
        "sva1": "property p_fell_6;\n@(posedge clk) $fell(reset_n) |-> ##1 !power_good;\nendproperty",
        "sva2": "property p_fell_6;\n@(posedge clk)         $fell(reset_n) |-> ##1 !power_good;\nendproperty\nassert_p_fell_6:assert property (p_fell_6) else $error(\"\");"
    },
    {
        "id": "2640_2641",
        "sva1": "property p_fell_7;\n@(posedge clk) $fell(valid_in) |-> !valid_out until ready;\nendproperty",
        "sva2": "property p_fell_7;\n@(posedge clk)         $fell(valid_in) |-> !valid_out until ready;\nendproperty\nassert_p_fell_7:assert property (p_fell_7) else $error(\"\");"
    },
    {
        "id": "2641_2642",
        "sva1": "property p_fell_8;\n@(negedge clk) $fell(select) |=> $changed(addr_bus);\nendproperty",
        "sva2": "property p_fell_8;\n@(negedge clk)         $fell(select) |=> $changed(addr_bus);\nendproperty\nassert_p_fell_8:assert property (p_fell_8) else $error(\"\");"
    },
    {
        "id": "2642_2643",
        "sva1": "property p_fell_9;\n@(posedge clk) $fell(load) |-> ##[1:2] !busy;\nendproperty",
        "sva2": "property p_fell_9;\n@(posedge clk)     $fell(load) |-> ##[1:2] !busy;\nendproperty\nassert_p_fell_9:assert property (p_fell_9) else $error(\"\");"
    },
    {
        "id": "2643_2644",
        "sva1": "property p_stable_threshold_after_set;\n@(posedge clk)     set_thresh |=> $stable(threshold_val);\nendproperty",
        "sva2": "property p_stable_threshold_after_set;\n@(posedge clk)         set_thresh |=> $stable(threshold_val);\nendproperty\nassert_p_stable_threshold_after_set:assert property (p_stable_threshold_after_set) else $error(\"\");"
    },
    {
        "id": "2644_2645",
        "sva1": "property p_stable_packet_id_during_xfer;\n@(posedge clk)     packet_valid |-> $stable(packet_id);\nendproperty",
        "sva2": "property p_stable_packet_id_during_xfer;\n@(posedge clk)     packet_valid == 1'b1 |-> $stable(packet_id);\nendproperty\nassert_p_stable_packet_id_during_xfer:assert property (p_stable_packet_id_during_xfer) else $error(\"\");"
    },
    {
        "id": "2645_2646",
        "sva1": "property p_stable_flags_during_int;\n@(posedge clk)     int_ack |-> $stable(flag_reg);\nendproperty",
        "sva2": "property p_stable_flags_during_int;\n@(posedge clk)         int_ack |-> $stable(flag_reg);\nendproperty\nassert_p_stable_flags_during_int:assert property (p_stable_flags_during_int) else $error(\"\");"
    },
    {
        "id": "2646_2647",
        "sva1": "property p_stable_addr_phase1;\n@(posedge clk)     phase1 |-> $stable(mem_addr);\nendproperty",
        "sva2": "property p_stable_addr_phase1;\n@(posedge clk)         phase1 |-> $stable(mem_addr);\nendproperty\nassert_p_stable_addr_phase1:assert property (p_stable_addr_phase1) else $error(\"\");"
    },
    {
        "id": "2647_2648",
        "sva1": "property p_stable_cfg_after_prog;\n@(posedge clk)     prog_done |=> $stable(device_cfg);\nendproperty",
        "sva2": "property p_stable_cfg_after_prog;\n@(posedge clk)         prog_done |=> $stable(device_cfg);\nendproperty\nassert_p_stable_cfg_after_prog:assert property (p_stable_cfg_after_prog) else $error(\"\");"
    },
    {
        "id": "2648_2649",
        "sva1": "property p_stable_param_during_calc;\n@(posedge clk)     calc_active |-> $stable(param_reg);\nendproperty",
        "sva2": "property p_stable_param_during_calc;\n@(posedge clk)         calc_active == 1'b1 |-> $stable(param_reg);\nendproperty\nassert_p_stable_param_during_calc:assert property (p_stable_param_during_calc) else $error(\"\");"
    },
    {
        "id": "2649_2650",
        "sva1": "property p_stable_ctrl_4cycles;\n@(posedge clk)     $stable(control_bits)[*4];\nendproperty",
        "sva2": "property p_stable_ctrl_4cycles;\n@(posedge clk)     $stable(control_bits)[*4];\nendproperty\nassert_p_stable_ctrl_4cycles:assert property (p_stable_ctrl_4cycles) else $error(\"\");"
    },
    {
        "id": "2650_2651",
        "sva1": "property p_stable_tag_during_cache_hit;\n@(posedge clk)     cache_hit |-> $stable(tag_value);\nendproperty",
        "sva2": "property p_stable_tag_during_cache_hit;\n@(posedge clk)         cache_hit == 1'b1 |-> $stable(tag_value);\nendproperty\nassert_p_stable_tag_during_cache_hit:assert property (p_stable_tag_during_cache_hit) else $error(\"\");"
    },
    {
        "id": "2651_2652",
        "sva1": "property p_stable_index_during_search;\n@(posedge clk)     search_en |-> $stable(index_reg);\nendproperty",
        "sva2": "property p_stable_index_during_search;\n@(posedge clk)         search_en == 1'b1 |-> $stable(index_reg);\nendproperty\nassert_p_stable_index_during_search:assert property (p_stable_index_during_search) else $error(\"\");"
    },
    {
        "id": "2652_2653",
        "sva1": "property p_stable_addr_during_en;\n@(posedge clk)     en |-> $stable(addr);\nendproperty",
        "sva2": "property p_stable_addr_during_en;\n@(posedge clk)     en == 1'b1 |-> $stable(addr);\nendproperty\nassert_p_stable_addr_during_en:assert property (p_stable_addr_during_en) else $error(\"\");"
    },
    {
        "id": "2653_2654",
        "sva1": "property p_stable_key_during_auth;\n@(posedge clk)     auth_active |-> $stable(encryption_key);\nendproperty",
        "sva2": "property p_stable_key_during_auth;\n@(posedge clk)     auth_active == 1'b1 |-> $stable(encryption_key);\nendproperty\nassert_p_stable_key_during_auth:assert property (p_stable_key_during_auth) else $error(\"\");"
    },
    {
        "id": "2654_2655",
        "sva1": "property p_stable_ptr_during_dma;\n@(posedge clk)     dma_active |-> $stable(dma_ptr);\nendproperty",
        "sva2": "property p_stable_ptr_during_dma;\n@(posedge clk)         dma_active == 1'b1 |-> $stable(dma_ptr);\nendproperty\nassert_p_stable_ptr_during_dma:assert property (p_stable_ptr_during_dma) else $error(\"\");"
    },
    {
        "id": "2655_2656",
        "sva1": "property p_stable_mask_during_filter;\n@(posedge clk)     filter_en |-> $stable(mask_reg);\nendproperty",
        "sva2": "property p_stable_mask_during_filter;\n@(posedge clk)     filter_en == 1'b1 |-> $stable(mask_reg);\nendproperty\nassert_p_stable_mask_during_filter:assert property (p_stable_mask_during_filter) else $error(\"\");"
    },
    {
        "id": "2656_2657",
        "sva1": "property p_stable_divider_after_config;\n@(posedge clk)     div_cfg_done |=> $stable(divider_val);\nendproperty",
        "sva2": "property p_stable_divider_after_config;\n@(posedge clk)     div_cfg_done == 1'b1 |=> $stable(divider_val);\nendproperty\nassert_p_stable_divider_after_config:assert property (p_stable_divider_after_config) else $error(\"\");"
    },
    {
        "id": "2657_2658",
        "sva1": "property p_stable_pattern_during_match;\n@(posedge clk)     pattern_match |-> $stable(match_pattern);\nendproperty",
        "sva2": "property p_stable_pattern_during_match;\n@(posedge clk)         pattern_match |-> $stable(match_pattern);\nendproperty\nassert_p_stable_pattern_during_match:assert property (p_stable_pattern_during_match) else $error(\"\");"
    },
    {
        "id": "2658_2659",
        "sva1": "property p_stable_window_during_measure;\n@(posedge clk)     measure_en |-> $stable(window_size);\nendproperty",
        "sva2": "property p_stable_window_during_measure;\n@(posedge clk)     measure_en == 1'b1 |-> $stable(window_size);\nendproperty\nassert_p_stable_window_during_measure:assert property (p_stable_window_during_measure) else $error(\"\");"
    },
    {
        "id": "2659_2660",
        "sva1": "property p_stable_coeff_during_adapt;\n@(posedge clk)     adapt_en |-> $stable(coefficient);\nendproperty",
        "sva2": "property p_stable_coeff_during_adapt;\n@(posedge clk)         adapt_en == 1'b1 |-> $stable(coefficient);\nendproperty\nassert_p_stable_coeff_during_adapt:assert property (p_stable_coeff_during_adapt) else $error(\"\");"
    },
    {
        "id": "2660_2661",
        "sva1": "property p_stable_seed_during_prng;\n@(posedge clk)     prng_en |-> $stable(seed_val);\nendproperty",
        "sva2": "property p_stable_seed_during_prng;\n@(posedge clk)     prng_en == 1'b1 |-> $stable(seed_val);\nendproperty\nassert_p_stable_seed_during_prng:assert property (p_stable_seed_during_prng) else $error(\"\");"
    },
    {
        "id": "2661_2662",
        "sva1": "property p_stable_offset_during_calib;\n@(posedge clk)     calib_active |-> $stable(offset_reg);\nendproperty",
        "sva2": "property p_stable_offset_during_calib;\n@(posedge clk)     calib_active == 1'b1 |-> $stable(offset_reg);\nendproperty\nassert_p_stable_offset_during_calib:assert property (p_stable_offset_during_calib) else $error(\"\");"
    },
    {
        "id": "2662_2663",
        "sva1": "property p_stable_data_after_reset;\n@(posedge clk)     !rst_n |=> $stable(data_bus);\nendproperty",
        "sva2": "property p_stable_data_after_reset;\n@(posedge clk)     !rst_n |=> $stable(data_bus);\nendproperty\nassert_p_stable_data_after_reset:assert property (p_stable_data_after_reset) else $error(\"\");"
    },
    {
        "id": "2663_2664",
        "sva1": "property p_stable_temp_during_read;\n@(posedge clk)     temp_read |-> $stable(temp_value);\nendproperty",
        "sva2": "property p_stable_temp_during_read;\n@(posedge clk)         temp_read |-> $stable(temp_value);\nendproperty\nassert_p_stable_temp_during_read:assert property (p_stable_temp_during_read) else $error(\"\");"
    },
    {
        "id": "2664_2665",
        "sva1": "property p_stable_ref_during_comp;\n@(posedge clk)     comp_en |-> $stable(ref_value);\nendproperty",
        "sva2": "property p_stable_ref_during_comp;\n@(posedge clk)         comp_en == 1'b1 |-> $stable(ref_value);\nendproperty\nassert_p_stable_ref_during_comp:assert property (p_stable_ref_during_comp) else $error(\"\");"
    },
    {
        "id": "2665_2666",
        "sva1": "property p_stable_lut_addr_during_read;\n@(posedge clk)     lut_read |-> $stable(lut_addr);\nendproperty",
        "sva2": "property p_stable_lut_addr_during_read;\n@(posedge clk)         lut_read == 1'b1 |-> $stable(lut_addr);\nendproperty\nassert_p_stable_lut_addr_during_read:assert property (p_stable_lut_addr_during_read) else $error(\"\");"
    },
    {
        "id": "2666_2667",
        "sva1": "property p_stable_fifo_ptr_during_full;\n@(posedge clk)     fifo_full |-> $stable(fifo_wr_ptr);\nendproperty",
        "sva2": "property p_stable_fifo_ptr_during_full;\n@(posedge clk)     fifo_full == 1'b1 |-> $stable(fifo_wr_ptr);\nendproperty\nassert_p_stable_fifo_ptr_during_full:assert property (p_stable_fifo_ptr_during_full) else $error(\"\");"
    },
    {
        "id": "2667_2668",
        "sva1": "property p_stable_pwm_duty_during_run;\n@(posedge clk)     pwm_en |-> $stable(pwm_duty);\nendproperty",
        "sva2": "property p_stable_pwm_duty_during_run;\n@(posedge clk)     pwm_en == 1'b1 |-> $stable(pwm_duty);\nendproperty\nassert_p_stable_pwm_duty_during_run:assert property (p_stable_pwm_duty_during_run) else $error(\"\");"
    },
    {
        "id": "2668_2669",
        "sva1": "property p_stable_baud_after_set;\n@(posedge clk)     baud_set |=> $stable(baud_rate);\nendproperty",
        "sva2": "property p_stable_baud_after_set;\n@(posedge clk)     baud_set == 1'b1 |=> $stable(baud_rate);\nendproperty\nassert_p_stable_baud_after_set:assert property (p_stable_baud_after_set) else $error(\"\");"
    },
    {
        "id": "2669_2670",
        "sva1": "property p_stable_polarity_during_gen;\n@(posedge clk)     pulse_gen |-> $stable(pulse_polarity);\nendproperty",
        "sva2": "property p_stable_polarity_during_gen;\n@(posedge clk)         pulse_gen == 1'b1 |-> $stable(pulse_polarity);\nendproperty\nassert_p_stable_polarity_during_gen:assert property (p_stable_polarity_during_gen) else $error(\"\");"
    },
    {
        "id": "2670_2671",
        "sva1": "property p_stable_sample_during_conv;\n@(posedge clk)     adc_conv |-> $stable(sample_val);\nendproperty",
        "sva2": "property p_stable_sample_during_conv;\n@(posedge clk)     adc_conv == 1'b1 |-> $stable(sample_val);\nendproperty\nassert_p_stable_sample_during_conv:assert property (p_stable_sample_during_conv) else $error(\"\");"
    },
    {
        "id": "2671_2672",
        "sva1": "property p_stable_delay_during_adj;\n@(posedge clk)     delay_adj |-> $stable(delay_val);\nendproperty",
        "sva2": "property p_stable_delay_during_adj;\n@(posedge clk)         delay_adj == 1'b1 |-> $stable(delay_val);\nendproperty\nassert_p_stable_delay_during_adj:assert property (p_stable_delay_during_adj) else $error(\"\");"
    },
    {
        "id": "2672_2673",
        "sva1": "property p_stable_gain_during_amp;\n@(posedge clk)     amp_en |-> $stable(gain_setting);\nendproperty",
        "sva2": "property p_stable_gain_during_amp;\n@(posedge clk)     amp_en == 1'b1 |-> $stable(gain_setting);\nendproperty\nassert_p_stable_gain_during_amp:assert property (p_stable_gain_during_amp) else $error(\"\");"
    },
    {
        "id": "2673_2674",
        "sva1": "property p_stable_bias_during_sense;\n@(posedge clk)     sense_en |-> $stable(bias_voltage);\nendproperty",
        "sva2": "property p_stable_bias_during_sense;\n@(posedge clk)         sense_en == 1'b1 |-> $stable(bias_voltage);\nendproperty\nassert_p_stable_bias_during_sense:assert property (p_stable_bias_during_sense) else $error(\"\");"
    },
    {
        "id": "2674_2675",
        "sva1": "property p_config_stable_3cycles;\n@(posedge clk)     $stable(config_reg)[*3];\nendproperty",
        "sva2": "property p_config_stable_3cycles;\n@(posedge clk)     $stable(config_reg)[*3];\nendproperty\nassert_p_config_stable_3cycles:assert property (p_config_stable_3cycles) else $error(\"\");"
    },
    {
        "id": "2675_2676",
        "sva1": "property p_stable_trim_during_test;\n@(posedge clk)     trim_test |-> $stable(trim_code);\nendproperty",
        "sva2": "property p_stable_trim_during_test;\n@(posedge clk)         trim_test == 1'b1 |-> $stable(trim_code);\nendproperty\nassert_p_stable_trim_during_test:assert property (p_stable_trim_during_test) else $error(\"\");"
    },
    {
        "id": "2676_2677",
        "sva1": "property p_stable_phase_during_pll;\n@(posedge clk)     pll_lock |-> $stable(phase_ctrl);\nendproperty",
        "sva2": "property p_stable_phase_during_pll;\n@(posedge clk)     pll_lock == 1'b1 |-> $stable(phase_ctrl);\nendproperty\nassert_p_stable_phase_during_pll:assert property (p_stable_phase_during_pll) else $error(\"\");"
    },
    {
        "id": "2677_2678",
        "sva1": "property p_stable_vref_during_adc;\n@(posedge clk)     adc_sample |-> $stable(vref_level);\nendproperty",
        "sva2": "property p_stable_vref_during_adc;\n@(posedge clk)         adc_sample == 1'b1 |-> $stable(vref_level);\nendproperty\nassert_p_stable_vref_during_adc:assert property (p_stable_vref_during_adc) else $error(\"\");"
    },
    {
        "id": "2678_2679",
        "sva1": "property p_stable_thresh_during_comp;\n@(posedge clk)     comp_active |-> $stable(comp_thresh);\nendproperty",
        "sva2": "property p_stable_thresh_during_comp;\n@(posedge clk)         comp_active == 1'b1 |-> $stable(comp_thresh);\nendproperty\nassert_p_stable_thresh_during_comp:assert property (p_stable_thresh_during_comp) else $error(\"\");"
    },
    {
        "id": "2679_2680",
        "sva1": "property p_stable_code_during_dac;\n@(posedge clk)     dac_update |-> $stable(dac_code);\nendproperty",
        "sva2": "property p_stable_code_during_dac;\n@(posedge clk)     dac_update == 1'b1 |-> $stable(dac_code);\nendproperty\nassert_p_stable_code_during_dac:assert property (p_stable_code_during_dac) else $error(\"\");"
    },
    {
        "id": "2680_2681",
        "sva1": "property p_stable_freq_during_vco;\n@(posedge clk)     vco_en |-> $stable(freq_ctrl);\nendproperty",
        "sva2": "property p_stable_freq_during_vco;\n@(posedge clk)     vco_en == 1'b1 |-> $stable(freq_ctrl);\nendproperty\nassert_p_stable_freq_during_vco:assert property (p_stable_freq_during_vco) else $error(\"\");"
    },
    {
        "id": "2681_2682",
        "sva1": "property p_stable_addr_during_burst;\n@(posedge clk)     burst_en |-> $stable(burst_addr);\nendproperty",
        "sva2": "property p_stable_addr_during_burst;\n@(posedge clk)         burst_en == 1'b1 |-> $stable(burst_addr);\nendproperty\nassert_p_stable_addr_during_burst:assert property (p_stable_addr_during_burst) else $error(\"\");"
    },
    {
        "id": "2682_2683",
        "sva1": "property p_stable_mode_during_sleep;\n@(posedge clk)     sleep_mode |-> $stable(power_mode);\nendproperty",
        "sva2": "property p_stable_mode_during_sleep;\n@(posedge clk)         sleep_mode == 1'b1 |-> $stable(power_mode);\nendproperty\nassert_p_stable_mode_during_sleep:assert property (p_stable_mode_during_sleep) else $error(\"\");"
    },
    {
        "id": "2683_2684",
        "sva1": "property p_stable_cfg_during_scan;\n@(posedge clk)     scan_en |-> $stable(scan_cfg);\nendproperty",
        "sva2": "property p_stable_cfg_during_scan;\n@(posedge clk)     scan_en == 1'b1 |-> $stable(scan_cfg);\nendproperty\nassert_p_stable_cfg_during_scan:assert property (p_stable_cfg_during_scan) else $error(\"\");"
    },
    {
        "id": "2684_2685",
        "sva1": "property p_stable_limit_during_mon;\n@(posedge clk)     mon_active |-> $stable(limit_val);\nendproperty",
        "sva2": "property p_stable_limit_during_mon;\n@(posedge clk)         mon_active == 1'b1 |-> $stable(limit_val);\nendproperty\nassert_p_stable_limit_during_mon:assert property (p_stable_limit_during_mon) else $error(\"\");"
    },
    {
        "id": "2685_2686",
        "sva1": "property p_stable_ctrl_during_grant;\n@(posedge clk)     grant |-> $stable(ctrl_sig);\nendproperty",
        "sva2": "property p_stable_ctrl_during_grant;\n@(posedge clk)     grant == 1'b1 |-> $stable(ctrl_sig);\nendproperty\nassert_p_stable_ctrl_during_grant:assert property (p_stable_ctrl_during_grant) else $error(\"\");"
    },
    {
        "id": "2686_2687",
        "sva1": "property p_stable_cal_during_meas;\n@(posedge clk)     meas_en |-> $stable(cal_factor);\nendproperty",
        "sva2": "property p_stable_cal_during_meas;\n@(posedge clk)     meas_en == 1'b1 |-> $stable(cal_factor);\nendproperty\nassert_p_stable_cal_during_meas:assert property (p_stable_cal_during_meas) else $error(\"\");"
    },
    {
        "id": "2687_2688",
        "sva1": "property p_stable_map_during_trans;\n@(posedge clk)     trans_en |-> $stable(addr_map);\nendproperty",
        "sva2": "property p_stable_map_during_trans;\n@(posedge clk)         trans_en == 1'b1 |-> $stable(addr_map);\nendproperty\nassert_p_stable_map_during_trans:assert property (p_stable_map_during_trans) else $error(\"\");"
    },
    {
        "id": "2688_2689",
        "sva1": "property p_stable_mode_after_init;\n@(posedge clk)     init_done |=> $stable(operating_mode);\nendproperty",
        "sva2": "property p_stable_mode_after_init;\n@(posedge clk)         init_done == 1'b1 |=> $stable(operating_mode);\nendproperty\nassert_p_stable_mode_after_init:assert property (p_stable_mode_after_init) else $error(\"\");"
    },
    {
        "id": "2689_2690",
        "sva1": "property p_stable_cmd_during_busy;\n@(posedge clk)     busy |-> $stable(command_reg);\nendproperty",
        "sva2": "property p_stable_cmd_during_busy;\n@(posedge clk)         busy == 1'b1 |-> $stable(command_reg);\nendproperty\nassert_p_stable_cmd_during_busy:assert property (p_stable_cmd_during_busy) else $error(\"\");"
    },
    {
        "id": "2690_2691",
        "sva1": "property p_stable_status_2cycles;\n@(posedge clk)     $stable(status_reg)[*2];\nendproperty",
        "sva2": "property p_stable_status_2cycles;\n@(posedge clk)     $stable(status_reg)[*2];\nendproperty\nassert_p_stable_status_2cycles:assert property (p_stable_status_2cycles) else $error(\"\");"
    },
    {
        "id": "2691_2692",
        "sva1": "property p_stable_parity_during_transfer;\n@(posedge clk)     data_valid |-> $stable(parity_bit);\nendproperty",
        "sva2": "property p_stable_parity_during_transfer;\n@(posedge clk)         data_valid == 1'b1 |-> $stable(parity_bit);\nendproperty\nassert_p_stable_parity_during_transfer:assert property (p_stable_parity_during_transfer) else $error(\"\");"
    },
    {
        "id": "2692_2693",
        "sva1": "property p_stable_vector_during_lock;\n@(posedge clk)     vector_lock |-> $stable(vector_reg);\nendproperty",
        "sva2": "property p_stable_vector_during_lock;\n@(posedge clk)         vector_lock == 1'b1 |-> $stable(vector_reg);\nendproperty\nassert_p_stable_vector_during_lock:assert property (p_stable_vector_during_lock) else $error(\"\");"
    },
    {
        "id": "2693_2694",
        "sva1": "property p_past_packet_complete;\n@(posedge clk)     $past(pkt_start, 4) && $past(pkt_valid, 3) && $past(pkt_valid, 2) && $past(pkt_valid, 1) |-> pkt_end;\nendproperty",
        "sva2": "property p_past_packet_complete;\n@(posedge clk)         ($past(pkt_start, 4) && $past(pkt_valid, 3) && $past(pkt_valid, 2) && $past(pkt_valid, 1)) |-> pkt_end;\nendproperty\nassert_p_past_packet_complete:assert property (p_past_packet_complete) else $error(\"\");"
    },
    {
        "id": "2694_2695",
        "sva1": "property p_past_arbiter_grant;\n@(posedge clk)     $past(req[0], 2) && !$past(grant, 2) && !$past(grant, 1) |-> grant[0];\nendproperty",
        "sva2": "property p_past_arbiter_grant;\n@(posedge clk)     ($past(req[0], 2) && !$past(grant, 2) && !$past(grant, 1)) |-> grant[0];\nendproperty\nassert_p_past_arbiter_grant:assert property (p_past_arbiter_grant) else $error(\"\");"
    },
    {
        "id": "2695_2696",
        "sva1": "property p_past_watchdog_timeout;\n@(posedge clk)     $past(watchdog_en, 8) && !$past(watchdog_clr, 7) |-> watchdog_to;\nendproperty",
        "sva2": "property p_past_watchdog_timeout;\n@(posedge clk)     $past(watchdog_en, 8) && !$past(watchdog_clr, 7) |-> watchdog_to;\nendproperty\nassert_p_past_watchdog_timeout:assert property (p_past_watchdog_timeout) else $error(\"\");"
    },
    {
        "id": "2696_2697",
        "sva1": "property p_past_multicycle_path;\n@(posedge clk)     $past(start_calc, 5) |-> calc_done;\nendproperty",
        "sva2": "property p_past_multicycle_path;\n@(posedge clk)         $past(start_calc, 5) |-> calc_done;\nendproperty\nassert_p_past_multicycle_path:assert property (p_past_multicycle_path) else $error(\"\");"
    },
    {
        "id": "2697_2698",
        "sva1": "property p_past_parity_error;\n@(posedge clk)     $past(data_valid, 1) && ($past(parity_calc, 1) != $past(parity_recv, 1)) |-> parity_err;\nendproperty",
        "sva2": "property p_past_parity_error;\n@(posedge clk)     ($past(data_valid, 1) && ($past(parity_calc, 1) != $past(parity_recv, 1))) |-> parity_err;\nendproperty\nassert_p_past_parity_error:assert property (p_past_parity_error) else $error(\"\");"
    },
    {
        "id": "2698_2699",
        "sva1": "property p_past_data_stable_1;\n@(posedge clk)     $past(data_valid, 1) |-> data == $past(data, 1);\nendproperty",
        "sva2": "property p_past_data_stable_1;\n@(posedge clk)     $past(data_valid, 1) |-> data == $past(data, 1);\nendproperty\nassert_p_past_data_stable_1:assert property (p_past_data_stable_1) else $error(\"\");"
    },
    {
        "id": "2699_2700",
        "sva1": "property p_past_burst_counter;\n@(posedge clk)     $past(burst_en, 1) |-> burst_cnt == ($past(burst_cnt, 1) + 1) % 8;\nendproperty",
        "sva2": "property p_past_burst_counter;\n@(posedge clk)         $past(burst_en, 1) |-> burst_cnt == (($past(burst_cnt, 1) + 1) % 8);\nendproperty\nassert_p_past_burst_counter:assert property (p_past_burst_counter) else $error(\"\");"
    },
    {
        "id": "2700_2701",
        "sva1": "property p_past_fifo_almost_full;\n@(posedge clk)     $past(fifo_count, 1) == DEPTH-2 && $past(fifo_write, 1) |-> fifo_almost_full;\nendproperty",
        "sva2": "property p_past_fifo_almost_full;\n@(posedge clk)         ($past(fifo_count, 1) == DEPTH-2 && $past(fifo_write, 1)) |-> fifo_almost_full;\nendproperty\nassert_p_past_fifo_almost_full:assert property (p_past_fifo_almost_full) else $error(\"\");"
    },
    {
        "id": "2701_2702",
        "sva1": "property p_past_power_on_reset;\n@(posedge clk)     $past(pwr_on_rst, 3) |-> $past(reg_init, 2) && $past(reg_init, 1);\nendproperty",
        "sva2": "property p_past_power_on_reset;\n@(posedge clk)         $past(pwr_on_rst, 3) |-> $past(reg_init, 2) && $past(reg_init, 1);\nendproperty\nassert_p_past_power_on_reset:assert property (p_past_power_on_reset) else $error(\"\");"
    },
    {
        "id": "2702_2703",
        "sva1": "property p_past_clock_gating;\n@(posedge clk)     $past(clk_en, 1) && $past(clk_gate, 1) |-> clk_out;\nendproperty",
        "sva2": "property p_past_clock_gating;\n@(posedge clk)     ($past(clk_en, 1) && $past(clk_gate, 1)) |-> clk_out;\nendproperty\nassert_p_past_clock_gating:assert property (p_past_clock_gating) else $error(\"\");"
    },
    {
        "id": "2703_2704",
        "sva1": "property p_past_data_alignment;\n@(posedge clk)     $past(data_valid, 2) && $past(align_en, 2) |-> data_out[7:0] == $past(data_in[15:8], 2);\nendproperty",
        "sva2": "property p_past_data_alignment;\n@(posedge clk)         $past(data_valid, 2) && $past(align_en, 2) |-> data_out[7:0] == $past(data_in[15:8], 2);\nendproperty\nassert_p_past_data_alignment:assert property (p_past_data_alignment) else $error(\"\");"
    },
    {
        "id": "2704_2705",
        "sva1": "property p_past_crc_check;\n@(posedge clk)     $past(crc_en, 4) |-> crc_out == $past(crc_calc, 4);\nendproperty",
        "sva2": "property p_past_crc_check;\n@(posedge clk)         $past(crc_en, 4) |-> crc_out == $past(crc_calc, 4);\nendproperty\nassert_p_past_crc_check:assert property (p_past_crc_check) else $error(\"\");"
    },
    {
        "id": "2705_2706",
        "sva1": "property p_past_timeout_counter;\n@(posedge clk)     $past(to_en, 1) && !$past(to_clr, 1) |-> to_cnt == $past(to_cnt, 1) + 1;\nendproperty",
        "sva2": "property p_past_timeout_counter;\n@(posedge clk)     ($past(to_en, 1) && !$past(to_clr, 1)) |-> (to_cnt == ($past(to_cnt, 1) + 1));\nendproperty\nassert_p_past_timeout_counter:assert property (p_past_timeout_counter) else $error(\"\");"
    },
    {
        "id": "2706_2707",
        "sva1": "property p_past_round_robin;\n@(posedge clk)     $past(rr_grant, 1) == 0 && $past(rr_req[1], 1) |-> rr_grant == 1;\nendproperty",
        "sva2": "property p_past_round_robin;\n@(posedge clk)         ($past(rr_grant, 1) == 0 && $past(rr_req[1], 1)) |-> (rr_grant == 1);\nendproperty\nassert_p_past_round_robin:assert property (p_past_round_robin) else $error(\"\");"
    },
    {
        "id": "2707_2708",
        "sva1": "property p_past_serial_to_parallel;\n@(posedge clk)     $past(ser_valid, 8) |-> par_valid;\nendproperty",
        "sva2": "property p_past_serial_to_parallel;\n@(posedge clk)         $past(ser_valid, 8) |-> par_valid;\nendproperty\nassert_p_past_serial_to_parallel:assert property (p_past_serial_to_parallel) else $error(\"\");"
    },
    {
        "id": "2708_2709",
        "sva1": "property p_past_ack_after_req;\n@(posedge clk)     $rose(req) |-> ##2 $past(ack, 2);\nendproperty",
        "sva2": "property p_past_ack_after_req;\n@(posedge clk)     $rose(req) |-> ##2 $past(ack, 2);\nendproperty\nassert_p_past_ack_after_req:assert property (p_past_ack_after_req) else $error(\"\");"
    },
    {
        "id": "2709_2710",
        "sva1": "property p_past_dual_port_sync;\n@(posedge clk)     $past(port_a_wr, 1) && $past(port_a_addr, 1) == port_b_addr |-> port_b_data == $past(port_a_data, 1);\nendproperty",
        "sva2": "property p_past_dual_port_sync;\n@(posedge clk)         ($past(port_a_wr, 1) && ($past(port_a_addr, 1) == port_b_addr)) |->          (port_b_data == $past(port_a_data, 1));\nendproperty\nassert_p_past_dual_port_sync:assert property (p_past_dual_port_sync) else $error(\"\");"
    },
    {
        "id": "2710_2711",
        "sva1": "property p_past_glitch_filter;\n@(posedge clk)     $past(filter_in, 3) == 1'b1 && $past(filter_in, 2) == 1'b1 && $past(filter_in, 1) == 1'b1 |-> filter_out;\nendproperty",
        "sva2": "property p_past_glitch_filter;\n@(posedge clk)     ($past(filter_in, 3) == 1'b1 && $past(filter_in, 2) == 1'b1 && $past(filter_in, 1) == 1'b1) |-> filter_out;\nendproperty\nassert_p_past_glitch_filter:assert property (p_past_glitch_filter) else $error(\"\");"
    },
    {
        "id": "2711_2712",
        "sva1": "property p_past_priority_encoder;\n@(posedge clk)     $past(req[3], 1) |-> grant == 3;\nendproperty",
        "sva2": "property p_past_priority_encoder;\n@(posedge clk)         $past(req[3], 1) |-> grant == 3;\nendproperty\nassert_p_past_priority_encoder:assert property (p_past_priority_encoder) else $error(\"\");"
    },
    {
        "id": "2712_2713",
        "sva1": "property p_past_pwm_duty_cycle;\n@(posedge clk)     $past(pwm_en, 1) |-> pwm_out == ($past(pwm_cnt, 1) < $past(duty_cycle, 1));\nendproperty",
        "sva2": "property p_past_pwm_duty_cycle;\n@(posedge clk)         $past(pwm_en, 1) |-> pwm_out == ($past(pwm_cnt, 1) < $past(duty_cycle, 1));\nendproperty\nassert_p_past_pwm_duty_cycle:assert property (p_past_pwm_duty_cycle) else $error(\"\");"
    },
    {
        "id": "2713_2714",
        "sva1": "property p_past_adc_conversion;\n@(posedge clk)     $past(adc_start, 5) |-> adc_done;\nendproperty",
        "sva2": "property p_past_adc_conversion;\n@(posedge clk)         $past(adc_start, 5) |-> adc_done;\nendproperty\nassert_p_past_adc_conversion:assert property (p_past_adc_conversion) else $error(\"\");"
    },
    {
        "id": "2714_2715",
        "sva1": "property p_past_data_latching;\n@(posedge clk)     $past(latch_en, 1) |-> latched_data == $past(data_in, 1);\nendproperty",
        "sva2": "property p_past_data_latching;\n@(posedge clk)         $past(latch_en, 1) |-> latched_data == $past(data_in, 1);\nendproperty\nassert_p_past_data_latching:assert property (p_past_data_latching) else $error(\"\");"
    },
    {
        "id": "2715_2716",
        "sva1": "property p_past_bus_arbitration;\n@(posedge clk)     $past(bus_req[0], 2) && !$past(bus_grant, 2) && !$past(bus_grant, 1) |-> bus_grant[0];\nendproperty",
        "sva2": "property p_past_bus_arbitration;\n@(posedge clk)     ($past(bus_req[0], 2) && !$past(bus_grant, 2) && !$past(bus_grant, 1)) |-> bus_grant[0];\nendproperty\nassert_p_past_bus_arbitration:assert property (p_past_bus_arbitration) else $error(\"\");"
    },
    {
        "id": "2716_2717",
        "sva1": "property p_past_clock_switch;\n@(posedge clk)     $past(clk_sel, 1) != $past(clk_sel, 2) |-> clk_stable;\nendproperty",
        "sva2": "property p_past_clock_switch;\n@(posedge clk)     ($past(clk_sel, 1) != $past(clk_sel, 2)) |-> clk_stable;\nendproperty\nassert_p_past_clock_switch:assert property (p_past_clock_switch) else $error(\"\");"
    },
    {
        "id": "2717_2718",
        "sva1": "property p_past_fifo_not_full;\n@(posedge clk)     $past(fifo_write, 1) && !$past(fifo_full, 1) |-> fifo_count > $past(fifo_count, 1);\nendproperty",
        "sva2": "property p_past_fifo_not_full;\n@(posedge clk)         ($past(fifo_write, 1) && !$past(fifo_full, 1)) |-> (fifo_count > $past(fifo_count, 1));\nendproperty\nassert_p_past_fifo_not_full:assert property (p_past_fifo_not_full) else $error(\"\");"
    },
    {
        "id": "2718_2719",
        "sva1": "property p_past_data_synchronizer;\n@(posedge clk)     $past(async_data, 2) == $past(async_data, 1) |-> sync_data == $past(async_data, 2);\nendproperty",
        "sva2": "property p_past_data_synchronizer;\n@(posedge clk)         $past(async_data, 2) == $past(async_data, 1) |-> sync_data == $past(async_data, 2);\nendproperty\nassert_p_past_data_synchronizer:assert property (p_past_data_synchronizer) else $error(\"\");"
    },
    {
        "id": "2719_2720",
        "sva1": "property p_past_fifo_underflow;\n@(posedge clk)     $past(fifo_read, 1) && $past(fifo_empty, 1) |-> underflow;\nendproperty",
        "sva2": "property p_past_fifo_underflow;\n@(posedge clk)     ($past(fifo_read, 1) && $past(fifo_empty, 1)) |-> underflow;\nendproperty\nassert_p_past_fifo_underflow:assert property (p_past_fifo_underflow) else $error(\"\");"
    },
    {
        "id": "2720_2721",
        "sva1": "property p_past_scan_chain;\n@(posedge clk)     $past(scan_en, 5) |-> scan_out == $past(scan_in, 5);\nendproperty",
        "sva2": "property p_past_scan_chain;\n@(posedge clk)     $past(scan_en, 5) |-> scan_out == $past(scan_in, 5);\nendproperty\nassert_p_past_scan_chain:assert property (p_past_scan_chain) else $error(\"\");"
    },
    {
        "id": "2721_2722",
        "sva1": "property p_past_power_gating;\n@(posedge clk)     $past(power_down, 3) |-> $past(iso_en, 2) && $past(ret_en, 1);\nendproperty",
        "sva2": "property p_past_power_gating;\n@(posedge clk)         $past(power_down, 3) |-> $past(iso_en, 2) && $past(ret_en, 1);\nendproperty\nassert_p_past_power_gating:assert property (p_past_power_gating) else $error(\"\");"
    },
    {
        "id": "2722_2723",
        "sva1": "property p_past_bus_timeout;\n@(posedge clk)     $past(bus_req, 8) && !$past(bus_ack, 7) |-> bus_timeout;\nendproperty",
        "sva2": "property p_past_bus_timeout;\n@(posedge clk)     $past(bus_req, 8) && !$past(bus_ack, 7) |-> bus_timeout;\nendproperty\nassert_p_past_bus_timeout:assert property (p_past_bus_timeout) else $error(\"\");"
    },
    {
        "id": "2723_2724",
        "sva1": "property p_past_irq_latency;\n@(posedge clk)     $past(irq, 3) && !$past(irq_ack, 2) |-> irq_handler_active;\nendproperty",
        "sva2": "property p_past_irq_latency;\n@(posedge clk)         ($past(irq, 3) && !$past(irq_ack, 2)) |-> irq_handler_active;\nendproperty\nassert_p_past_irq_latency:assert property (p_past_irq_latency) else $error(\"\");"
    },
    {
        "id": "2724_2725",
        "sva1": "property p_past_data_integrity;\n@(posedge clk)     $past(ecc_en, 2) && $past(ecc_err, 1) |-> data_corrected;\nendproperty",
        "sva2": "property p_past_data_integrity;\n@(posedge clk)     $past(ecc_en, 2) && $past(ecc_err, 1) |-> data_corrected;\nendproperty\nassert_p_past_data_integrity:assert property (p_past_data_integrity) else $error(\"\");"
    },
    {
        "id": "2725_2726",
        "sva1": "property p_past_thermal_throttle;\n@(posedge clk)     $past(temp_high, 3) |-> throttle_en;\nendproperty",
        "sva2": "property p_past_thermal_throttle;\n@(posedge clk)     $past(temp_high, 3) |-> throttle_en;\nendproperty\nassert_p_past_thermal_throttle:assert property (p_past_thermal_throttle) else $error(\"\");"
    },
    {
        "id": "2726_2727",
        "sva1": "property p_past_clock_divider;\n@(posedge clk)     $past(div_clk, 1) && $past(div_cnt, 1) == DIV_VAL-1 |-> !div_clk;\nendproperty",
        "sva2": "property p_past_clock_divider;\n@(posedge clk)     $past(div_clk, 1) && ($past(div_cnt, 1) == DIV_VAL-1) |-> !div_clk;\nendproperty\nassert_p_past_clock_divider:assert property (p_past_clock_divider) else $error(\"\");"
    },
    {
        "id": "2727_2728",
        "sva1": "property p_past_error_persists;\n@(posedge clk)     $past(err_flag, 2) && $past(err_flag, 1) |-> err_flag;\nendproperty",
        "sva2": "property p_past_error_persists;\n@(posedge clk)     ($past(err_flag, 2) && $past(err_flag, 1)) |-> err_flag;\nendproperty\nassert_p_past_error_persists:assert property (p_past_error_persists) else $error(\"\");"
    },
    {
        "id": "2728_2729",
        "sva1": "property p_past_boot_sequence;\n@(posedge clk)     $past(boot_start, 5) |-> boot_done;\nendproperty",
        "sva2": "property p_past_boot_sequence;\n@(posedge clk)         $past(boot_start, 5) |-> boot_done;\nendproperty\nassert_p_past_boot_sequence:assert property (p_past_boot_sequence) else $error(\"\");"
    },
    {
        "id": "2729_2730",
        "sva1": "property p_past_state_transition;\n@(posedge clk)     $past(curr_state, 1) == IDLE && $past(next_state, 1) == ACTIVE |-> curr_state == ACTIVE;\nendproperty",
        "sva2": "property p_past_state_transition;\n@(posedge clk)         ($past(curr_state, 1) == IDLE && $past(next_state, 1) == ACTIVE) |-> (curr_state == ACTIVE);\nendproperty\nassert_p_past_state_transition:assert property (p_past_state_transition) else $error(\"\");"
    },
    {
        "id": "2730_2731",
        "sva1": "property p_past_counter_value;\n@(posedge clk)     $past(counter_en, 1) |-> counter == ($past(counter, 1) + 1);\nendproperty",
        "sva2": "property p_past_counter_value;\n@(posedge clk)         $past(counter_en, 1) |-> counter == ($past(counter, 1) + 1);\nendproperty\nassert_p_past_counter_value:assert property (p_past_counter_value) else $error(\"\");"
    },
    {
        "id": "2731_2732",
        "sva1": "property p_past_data_unchanged;\n@(posedge clk)     !$past(wr_en, 2) && !$past(wr_en, 1) |-> data_out == $past(data_out, 2);\nendproperty",
        "sva2": "property p_past_data_unchanged;\n@(posedge clk)     !$past(wr_en, 2) && !$past(wr_en, 1) |-> data_out == $past(data_out, 2);\nendproperty\nassert_p_past_data_unchanged:assert property (p_past_data_unchanged) else $error(\"\");"
    },
    {
        "id": "2732_2733",
        "sva1": "property p_past_interrupt_handled;\n@(posedge clk)     $past(interrupt, 3) && !$past(int_ack, 2) |-> int_handler_active;\nendproperty",
        "sva2": "property p_past_interrupt_handled;\n@(posedge clk)     ($past(interrupt, 3) && !$past(int_ack, 2)) |-> int_handler_active;\nendproperty\nassert_p_past_interrupt_handled:assert property (p_past_interrupt_handled) else $error(\"\");"
    },
    {
        "id": "2733_2734",
        "sva1": "property p_past_fifo_empty_after_read;\n@(posedge clk)     $past(fifo_read, 1) && $past(fifo_count, 1) == 1 |-> fifo_empty;\nendproperty",
        "sva2": "property p_past_fifo_empty_after_read;\n@(posedge clk)     ($past(fifo_read, 1) && $past(fifo_count, 1) == 1) |-> fifo_empty;\nendproperty\nassert_p_past_fifo_empty_after_read:assert property (p_past_fifo_empty_after_read) else $error(\"\");"
    },
    {
        "id": "2734_2735",
        "sva1": "property p_and_10;\n@(posedge clk)     (phase == 3'b100) && (cycle_count == 8'hff) |-> next_phase\nendproperty",
        "sva2": "property p_and_10;\n@(posedge clk)         (phase == 3'b100) && (cycle_count == 8'hff) |-> next_phase;\nendproperty\nassert_p_and_10:assert property (p_and_10) else $error(\"\");"
    },
    {
        "id": "2735_2736",
        "sva1": "property p_and_11;\n@(posedge clk)     (cmd_valid && cmd_ready) && (opcode == 4'hA) |-> ##1 exec_start\nendproperty",
        "sva2": "property p_and_11;\n@(posedge clk)         (cmd_valid && cmd_ready) && (opcode == 4'hA) |-> ##1 exec_start;\nendproperty\nassert_p_and_11:assert property (p_and_11) else $error(\"\");"
    },
    {
        "id": "2736_2737",
        "sva1": "property p_and_12;\n@(posedge clk)     (power_good && !thermal_error) |=> regulator_on\nendproperty",
        "sva2": "property p_and_12;\n@(posedge clk)         (power_good && !thermal_error) |=> regulator_on;\nendproperty\nassert_p_and_12:assert property (p_and_12) else $error(\"\");"
    },
    {
        "id": "2737_2738",
        "sva1": "property p_and_13;\n@(posedge clk)     (fifo_level > watermark) && !pause |-> drain_start\nendproperty",
        "sva2": "property p_and_13;\n@(posedge clk)         (fifo_level > watermark) && !pause |-> drain_start;\nendproperty\nassert_p_and_13:assert property (p_and_13) else $error(\"\");"
    },
    {
        "id": "2738_2739",
        "sva1": "property p_and_14;\n@(posedge clk)     (test_mode && scan_enable) |-> ##1 scan_out_valid\nendproperty",
        "sva2": "property p_and_14;\n@(posedge clk)         (test_mode && scan_enable) |-> ##1 scan_out_valid;\nendproperty\nassert_p_and_14:assert property (p_and_14) else $error(\"\");"
    },
    {
        "id": "2739_2740",
        "sva1": "property p_and_15;\n@(posedge clk)     (sync_pulse && locked) |-> sync_ack\nendproperty",
        "sva2": "property p_and_15;\n@(posedge clk)         (sync_pulse && locked) |-> sync_ack;\nendproperty\nassert_p_and_15:assert property (p_and_15) else $error(\"\");"
    },
    {
        "id": "2740_2741",
        "sva1": "property p_and_16;\n@(posedge clk)     (addr_valid && data_valid) && (byte_en == 4'b1111) |-> ##2 mem_write\nendproperty",
        "sva2": "property p_and_16;\n@(posedge clk)         (addr_valid && data_valid) && (byte_en == 4'b1111) |-> ##2 mem_write;\nendproperty\nassert_p_and_16:assert property (p_and_16) else $error(\"\");"
    },
    {
        "id": "2741_2742",
        "sva1": "property p_and_17;\n@(posedge clk)     (parity_ok && crc_ok) |=> packet_valid\nendproperty",
        "sva2": "property p_and_17;\n@(posedge clk)         (parity_ok && crc_ok) |=> packet_valid;\nendproperty\nassert_p_and_17:assert property (p_and_17) else $error(\"\");"
    },
    {
        "id": "2742_2743",
        "sva1": "property p_and_18;\n@(posedge clk)     (tx_ready && rx_ready) && (baud_match) |-> uart_active\nendproperty",
        "sva2": "property p_and_18;\n@(posedge clk)         (tx_ready && rx_ready) && baud_match |-> uart_active;\nendproperty\nassert_p_and_18:assert property (p_and_18) else $error(\"\");"
    },
    {
        "id": "2743_2744",
        "sva1": "property p_and_1;\n@(posedge clk)     req && !busy |-> grant\nendproperty",
        "sva2": "property p_and_1;\n@(posedge clk)         (req && !busy) |-> grant;\nendproperty\nassert_p_and_1:assert property (p_and_1) else $error(\"\");"
    },
    {
        "id": "2744_2745",
        "sva1": "property p_and_19;\n@(posedge clk)     (dma_req && !bus_busy) |=> dma_ack\nendproperty",
        "sva2": "property p_and_19;\n@(posedge clk)         (dma_req && !bus_busy) |=> dma_ack;\nendproperty\nassert_p_and_19:assert property (p_and_19) else $error(\"\");"
    },
    {
        "id": "2745_2746",
        "sva1": "property p_and_20;\n@(posedge clk)     (pwr_ok && clk_stable) && !reset |-> ##1 init_start\nendproperty",
        "sva2": "property p_and_20;\n@(posedge clk)         (pwr_ok && clk_stable && !reset) |-> ##1 init_start;\nendproperty\nassert_p_and_20:assert property (p_and_20) else $error(\"\");"
    },
    {
        "id": "2746_2747",
        "sva1": "property p_and_21;\n@(posedge clk)     (frame_start && line_valid) |-> pixel_count == 0\nendproperty",
        "sva2": "property p_and_21;\n@(posedge clk)         (frame_start && line_valid) |-> (pixel_count == 0);\nendproperty\nassert_p_and_21:assert property (p_and_21) else $error(\"\");"
    },
    {
        "id": "2747_2748",
        "sva1": "property p_and_22;\n@(posedge clk)     (key_pressed && !key_stuck) |=> key_code_valid\nendproperty",
        "sva2": "property p_and_22;\n@(posedge clk)         (key_pressed && !key_stuck) |=> key_code_valid;\nendproperty\nassert_p_and_22:assert property (p_and_22) else $error(\"\");"
    },
    {
        "id": "2748_2749",
        "sva1": "property p_and_23;\n@(posedge clk)     (sensor_ready && calib_done) |-> measurement_valid\nendproperty",
        "sva2": "property p_and_23;\n@(posedge clk)         (sensor_ready && calib_done) |-> measurement_valid;\nendproperty\nassert_p_and_23:assert property (p_and_23) else $error(\"\");"
    },
    {
        "id": "2749_2750",
        "sva1": "property p_and_24;\n@(posedge clk)     (cache_hit && !cache_dirty) |-> ##1 data_ready\nendproperty",
        "sva2": "property p_and_24;\n@(posedge clk)         (cache_hit && !cache_dirty) |-> ##1 data_ready;\nendproperty\nassert_p_and_24:assert property (p_and_24) else $error(\"\");"
    },
    {
        "id": "2750_2751",
        "sva1": "property p_and_25;\n@(posedge clk)     (vblank && hblank) && !fifo_full |-> vsync_start\nendproperty",
        "sva2": "property p_and_25;\n@(posedge clk)         ((vblank && hblank) && !fifo_full) |-> vsync_start;\nendproperty\nassert_p_and_25:assert property (p_and_25) else $error(\"\");"
    },
    {
        "id": "2751_2752",
        "sva1": "property p_and_26;\n@(posedge clk)     (token_valid && auth_ok) |-> access_granted\nendproperty",
        "sva2": "property p_and_26;\n@(posedge clk)         (token_valid && auth_ok) |-> access_granted;\nendproperty\nassert_p_and_26:assert property (p_and_26) else $error(\"\");"
    },
    {
        "id": "2752_2753",
        "sva1": "property p_and_27;\n@(posedge clk)     (pll_locked && refclk_stable) |=> clock_switch\nendproperty",
        "sva2": "property p_and_27;\n@(posedge clk)         pll_locked && refclk_stable |=> clock_switch;\nendproperty\nassert_p_and_27:assert property (p_and_27) else $error(\"\");"
    },
    {
        "id": "2753_2754",
        "sva1": "property p_and_28;\n@(posedge clk)     (ecc_enable && ecc_error) |-> ##1 ecc_correct\nendproperty",
        "sva2": "property p_and_28;\n@(posedge clk)         (ecc_enable && ecc_error) |-> ##1 ecc_correct;\nendproperty\nassert_p_and_28:assert property (p_and_28) else $error(\"\");"
    },
    {
        "id": "2754_2755",
        "sva1": "property p_and_29;\n@(posedge clk)     (burst_en && addr_incr) && !page_boundary |-> next_addr\nendproperty",
        "sva2": "property p_and_29;\n@(posedge clk)         (burst_en && addr_incr) && !page_boundary |-> next_addr;\nendproperty\nassert_p_and_29:assert property (p_and_29) else $error(\"\");"
    },
    {
        "id": "2755_2756",
        "sva1": "property p_and_2;\n@(posedge clk)     $rose(start) && $fell(reset) |=> done\nendproperty",
        "sva2": "property p_and_2;\n@(posedge clk)         ($rose(start) && $fell(reset)) |=> done;\nendproperty\nassert_p_and_2:assert property (p_and_2) else $error(\"\");"
    },
    {
        "id": "2756_2757",
        "sva1": "property p_and_30;\n@(posedge clk)     (tlast && tvalid) && tready |-> transaction_end\nendproperty",
        "sva2": "property p_and_30;\n@(posedge clk)         (tlast && tvalid) && tready |-> transaction_end;\nendproperty\nassert_p_and_30:assert property (p_and_30) else $error(\"\");"
    },
    {
        "id": "2757_2758",
        "sva1": "property p_and_31;\n@(posedge clk)     (wdt_enable && !wdt_clear) && (counter > timeout) |-> wdt_reset\nendproperty",
        "sva2": "property p_and_31;\n@(posedge clk)     (wdt_enable && !wdt_clear) && (counter > timeout) |-> wdt_reset;\nendproperty\nassert_p_and_31:assert property (p_and_31) else $error(\"\");"
    },
    {
        "id": "2758_2759",
        "sva1": "property p_and_32;\n@(posedge clk)     (irq_pending && !irq_mask) |=> irq_assert\nendproperty",
        "sva2": "property p_and_32;\n@(posedge clk)         (irq_pending && !irq_mask) |=> irq_assert;\nendproperty\nassert_p_and_32:assert property (p_and_32) else $error(\"\");"
    },
    {
        "id": "2759_2760",
        "sva1": "property p_and_33;\n@(posedge clk)     (soft_reset && !hard_reset) |=> regs_clear\nendproperty",
        "sva2": "property p_and_33;\n@(posedge clk)         (soft_reset && !hard_reset) |=> regs_clear;\nendproperty\nassert_p_and_33:assert property (p_and_33) else $error(\"\");"
    },
    {
        "id": "2760_2761",
        "sva1": "property p_and_34;\n@(posedge clk)     (crc_start && !busy) |-> ##3 crc_done\nendproperty",
        "sva2": "property p_and_34;\n@(posedge clk)         (crc_start && !busy) |-> ##3 crc_done;\nendproperty\nassert_p_and_34:assert property (p_and_34) else $error(\"\");"
    },
    {
        "id": "2761_2762",
        "sva1": "property p_and_35;\n@(posedge clk)     (fifo_almost_full && !backpressure) |-> flow_control\nendproperty",
        "sva2": "property p_and_35;\n@(posedge clk)         (fifo_almost_full && !backpressure) |-> flow_control;\nendproperty\nassert_p_and_35:assert property (p_and_35) else $error(\"\");"
    },
    {
        "id": "2762_2763",
        "sva1": "property p_and_36;\n@(posedge clk)     (phase_lock && freq_lock) |=> pll_ready\nendproperty",
        "sva2": "property p_and_36;\n@(posedge clk)         (phase_lock && freq_lock) |=> pll_ready;\nendproperty\nassert_p_and_36:assert property (p_and_36) else $error(\"\");"
    },
    {
        "id": "2763_2764",
        "sva1": "property p_and_38;\n@(posedge clk)     (power_down && clock_gate) |-> ##2 low_power_mode\nendproperty",
        "sva2": "property p_and_38;\n@(posedge clk)         (power_down && clock_gate) |-> ##2 low_power_mode;\nendproperty\nassert_p_and_38:assert property (p_and_38) else $error(\"\");"
    },
    {
        "id": "2764_2765",
        "sva1": "property p_and_39;\n@(posedge clk)     (sop && eop) && valid |-> single_packet\nendproperty",
        "sva2": "property p_and_39;\n@(posedge clk)         ((sop && eop) && valid) |-> single_packet;\nendproperty\nassert_p_and_39:assert property (p_and_39) else $error(\"\");"
    },
    {
        "id": "2765_2766",
        "sva1": "property p_and_3;\n@(posedge clk)     (valid_in && ready_out) |-> ##1 data_out == data_in\nendproperty",
        "sva2": "property p_and_3;\n@(posedge clk)         (valid_in && ready_out) |-> ##1 (data_out == data_in);\nendproperty\nassert_p_and_3:assert property (p_and_3) else $error(\"\");"
    },
    {
        "id": "2766_2767",
        "sva1": "property p_and_40;\n@(posedge clk)     (calib_start && !calib_skip) |-> ##5 calib_done\nendproperty",
        "sva2": "property p_and_40;\n@(posedge clk)         (calib_start && !calib_skip) |-> ##5 calib_done;\nendproperty\nassert_p_and_40:assert property (p_and_40) else $error(\"\");"
    },
    {
        "id": "2767_2768",
        "sva1": "property p_and_41;\n@(posedge clk)     (debug_en && !secure_mode) |=> debug_access\nendproperty",
        "sva2": "property p_and_41;\n@(posedge clk)         (debug_en && !secure_mode) |=> debug_access;\nendproperty\nassert_p_and_41:assert property (p_and_41) else $error(\"\");"
    },
    {
        "id": "2768_2769",
        "sva1": "property p_and_42;\n@(posedge clk)     (encrypt_en && key_ready) |-> cipher_start\nendproperty",
        "sva2": "property p_and_42;\n@(posedge clk)         (encrypt_en && key_ready) |-> cipher_start;\nendproperty\nassert_p_and_42:assert property (p_and_42) else $error(\"\");"
    },
    {
        "id": "2769_2770",
        "sva1": "property p_and_43;\n@(posedge clk)     (mux_sel && !bypass) |-> output_muxed\nendproperty",
        "sva2": "property p_and_43;\n@(posedge clk)         (mux_sel && !bypass) |-> output_muxed;\nendproperty\nassert_p_and_43:assert property (p_and_43) else $error(\"\");"
    },
    {
        "id": "2770_2771",
        "sva1": "property p_and_44;\n@(posedge clk)     (adc_start && adc_ready) |=> conversion_start\nendproperty",
        "sva2": "property p_and_44;\n@(posedge clk)         adc_start && adc_ready |=> conversion_start;\nendproperty\nassert_p_and_44:assert property (p_and_44) else $error(\"\");"
    },
    {
        "id": "2771_2772",
        "sva1": "property p_and_45;\n@(posedge clk)     (pwm_en && duty_update) |-> pwm_cycle_start\nendproperty",
        "sva2": "property p_and_45;\n@(posedge clk)         (pwm_en && duty_update) |-> pwm_cycle_start;\nendproperty\nassert_p_and_45:assert property (p_and_45) else $error(\"\");"
    },
    {
        "id": "2772_2773",
        "sva1": "property p_and_46;\n@(posedge clk)     (sensor_trigger && !sensor_busy) |-> sampling_start\nendproperty",
        "sva2": "property p_and_46;\n@(posedge clk)         (sensor_trigger && !sensor_busy) |-> sampling_start;\nendproperty\nassert_p_and_46:assert property (p_and_46) else $error(\"\");"
    },
    {
        "id": "2773_2774",
        "sva1": "property p_and_47;\n@(posedge clk)     (tx_empty && !rx_full) |-> uart_ready\nendproperty",
        "sva2": "property p_and_47;\n@(posedge clk)         (tx_empty && !rx_full) |-> uart_ready;\nendproperty\nassert_p_and_47:assert property (p_and_47) else $error(\"\");"
    },
    {
        "id": "2774_2775",
        "sva1": "property p_and_48;\n@(posedge clk)     (mem_init && !mem_error) |=> init_done\nendproperty",
        "sva2": "property p_and_48;\n@(posedge clk)         (mem_init && !mem_error) |=> init_done;\nendproperty\nassert_p_and_48:assert property (p_and_48) else $error(\"\");"
    },
    {
        "id": "2775_2776",
        "sva1": "property p_and_4;\n@(posedge clk)     enable && (count > threshold) |-> overflow\nendproperty",
        "sva2": "property p_and_4;\n@(posedge clk)         (enable && (count > threshold)) |-> overflow;\nendproperty\nassert_p_and_4:assert property (p_and_4) else $error(\"\");"
    },
    {
        "id": "2776_2777",
        "sva1": "property p_past_ram_write_read;\n@(posedge clk)     $past(ram_wr, 1) && $past(ram_addr, 1) == curr_addr |-> ram_data_out == $past(ram_data_in, 1);\nendproperty",
        "sva2": "property p_past_ram_write_read;\n@(posedge clk)     ($past(ram_wr, 1) && ($past(ram_addr, 1) == curr_addr)) |-> (ram_data_out == $past(ram_data_in, 1));\nendproperty\nassert_p_past_ram_write_read:assert property (p_past_ram_write_read) else $error(\"\");"
    },
    {
        "id": "2777_2778",
        "sva1": "property p_and_49;\n@(posedge clk)     (sync_req && !sync_busy) |-> sync_ack\nendproperty",
        "sva2": "property p_and_49;\n@(posedge clk)         sync_req && !sync_busy |-> sync_ack;\nendproperty\nassert_p_and_49:assert property (p_and_49) else $error(\"\");"
    },
    {
        "id": "2778_2779",
        "sva1": "property p_and_50;\n@(posedge clk)     (test_complete && !test_fail) |=> test_pass\nendproperty",
        "sva2": "property p_and_50;\n@(posedge clk)         (test_complete && !test_fail) |=> test_pass;\nendproperty\nassert_p_and_50:assert property (p_and_50) else $error(\"\");"
    },
    {
        "id": "2779_2780",
        "sva1": "property p_and_5;\n@(posedge clk)     $fell(error) && (status == 2'b10) |=> !interrupt\nendproperty",
        "sva2": "property p_and_5;\n@(posedge clk)         ($fell(error) && (status == 2'b10)) |=> !interrupt;\nendproperty\nassert_p_and_5:assert property (p_and_5) else $error(\"\");"
    },
    {
        "id": "2780_2781",
        "sva1": "property p_and_6;\n@(posedge clk)     (wr_en && full) |-> ##1 fifo_error\nendproperty",
        "sva2": "property p_and_6;\n@(posedge clk)         (wr_en && full) |-> ##1 fifo_error;\nendproperty\nassert_p_and_6:assert property (p_and_6) else $error(\"\");"
    },
    {
        "id": "2781_2782",
        "sva1": "property p_and_7;\n@(posedge clk)     (rd_en && empty) |-> ##1 underflow\nendproperty",
        "sva2": "property p_and_7;\n@(posedge clk)         (rd_en && empty) |-> ##1 underflow;\nendproperty\nassert_p_and_7:assert property (p_and_7) else $error(\"\");"
    },
    {
        "id": "2782_2783",
        "sva1": "property p_and_8;\n@(posedge clk)     (mode == 2'b01) && (sel == 1'b1) |-> out_en\nendproperty",
        "sva2": "property p_and_8;\n@(posedge clk)         (mode == 2'b01) && (sel == 1'b1) |-> out_en;\nendproperty\nassert_p_and_8:assert property (p_and_8) else $error(\"\");"
    },
    {
        "id": "2783_2784",
        "sva1": "property p_or_10;\n@(posedge clk)     $rose(intr_1) || $rose(intr_2) |-> ##[1:5] intr_ack\nendproperty",
        "sva2": "property p_or_10;\n@(posedge clk)         ($rose(intr_1) || $rose(intr_2)) |-> ##[1:5] intr_ack;\nendproperty\nassert_p_or_10:assert property (p_or_10) else $error(\"\");"
    },
    {
        "id": "2784_2785",
        "sva1": "property p_or_11;\n@(posedge clk)     (config_error || parity_error) |-> error_status\nendproperty",
        "sva2": "property p_or_11;\n@(posedge clk)         (config_error || parity_error) |-> error_status;\nendproperty\nassert_p_or_11:assert property (p_or_11) else $error(\"\");"
    },
    {
        "id": "2785_2786",
        "sva1": "property p_or_12;\n@(posedge clk)     $fell(power_good) || $rose(over_temp) |=> shutdown_sequence\nendproperty",
        "sva2": "property p_or_12;\n@(posedge clk)     ($fell(power_good) || $rose(over_temp)) |=> shutdown_sequence;\nendproperty\nassert_p_or_12:assert property (p_or_12) else $error(\"\");"
    },
    {
        "id": "2786_2787",
        "sva1": "property p_or_13;\n@(posedge clk)     write_collision || read_collision |-> ##1 collision_flag\nendproperty",
        "sva2": "property p_or_13;\n@(posedge clk)         (write_collision || read_collision) |-> ##1 collision_flag;\nendproperty\nassert_p_or_13:assert property (p_or_13) else $error(\"\");"
    },
    {
        "id": "2787_2788",
        "sva1": "property p_or_14;\n@(posedge clk)     $changed(addr_hi) || $changed(addr_lo) |-> ##1 addr_valid\nendproperty",
        "sva2": "property p_or_14;\n@(posedge clk)         ($changed(addr_hi) || $changed(addr_lo)) |-> ##1 addr_valid;\nendproperty\nassert_p_or_14:assert property (p_or_14) else $error(\"\");"
    },
    {
        "id": "2788_2789",
        "sva1": "property p_or_15;\n@(posedge clk)     (test_mode || debug_mode) |-> !normal_operation\nendproperty",
        "sva2": "property p_or_15;\n@(posedge clk)         (test_mode || debug_mode) |-> !normal_operation;\nendproperty\nassert_p_or_15:assert property (p_or_15) else $error(\"\");"
    },
    {
        "id": "2789_2790",
        "sva1": "property p_or_16;\n@(posedge clk)     $past(ready,1) || $past(ready,2) |-> current_ready\nendproperty",
        "sva2": "property p_or_16;\n@(posedge clk)         ($past(ready, 1) || $past(ready, 2)) |-> current_ready;\nendproperty\nassert_p_or_16:assert property (p_or_16) else $error(\"\");"
    },
    {
        "id": "2790_2791",
        "sva1": "property p_or_17;\n@(posedge clk)     crc_mismatch || length_error |=> ##1 packet_drop\nendproperty",
        "sva2": "property p_or_17;\n@(posedge clk)         (crc_mismatch || length_error) |=> ##1 packet_drop;\nendproperty\nassert_p_or_17:assert property (p_or_17) else $error(\"\");"
    },
    {
        "id": "2791_2792",
        "sva1": "property p_or_18;\n@(posedge clk)     (phase_lock || freq_lock) |-> lock_status\nendproperty",
        "sva2": "property p_or_18;\n@(posedge clk)         (phase_lock || freq_lock) |-> lock_status;\nendproperty\nassert_p_or_18:assert property (p_or_18) else $error(\"\");"
    },
    {
        "id": "2792_2793",
        "sva1": "property p_or_19;\n@(posedge clk)     $rose(dma_req) || $rose(irq_req) |-> ##1 grant_signal\nendproperty",
        "sva2": "property p_or_19;\n@(posedge clk)         ($rose(dma_req) || $rose(irq_req)) |-> ##1 grant_signal;\nendproperty\nassert_p_or_19:assert property (p_or_19) else $error(\"\");"
    },
    {
        "id": "2793_2794",
        "sva1": "property p_or_1;\n@(posedge clk)     req_1 || req_2 |-> ack\nendproperty",
        "sva2": "property p_or_1;\n@(posedge clk)         (req_1 || req_2) |-> ack;\nendproperty\nassert_p_or_1:assert property (p_or_1) else $error(\"\");"
    },
    {
        "id": "2794_2795",
        "sva1": "property p_or_20;\n@(posedge clk)     voltage_low || current_high |=> power_down\nendproperty",
        "sva2": "property p_or_20;\n@(posedge clk)         (voltage_low || current_high) |=> power_down;\nendproperty\nassert_p_or_20:assert property (p_or_20) else $error(\"\");"
    },
    {
        "id": "2795_2796",
        "sva1": "property p_or_21;\n@(posedge clk)     (sync_pulse || async_pulse) |-> ##1 pulse_ack\nendproperty",
        "sva2": "property p_or_21;\n@(posedge clk)         (sync_pulse || async_pulse) |-> ##1 pulse_ack;\nendproperty\nassert_p_or_21:assert property (p_or_21) else $error(\"\");"
    },
    {
        "id": "2796_2797",
        "sva1": "property p_or_22;\n@(posedge clk)     $fell(clock_enable) || $rose(reset) |-> !clock_active\nendproperty",
        "sva2": "property p_or_22;\n@(posedge clk)         ($fell(clock_enable) || $rose(reset)) |-> !clock_active;\nendproperty\nassert_p_or_22:assert property (p_or_22) else $error(\"\");"
    },
    {
        "id": "2797_2798",
        "sva1": "property p_or_23;\n@(posedge clk)     (fifo_almost_full || fifo_overflow) |-> write_stop\nendproperty",
        "sva2": "property p_or_23;\n@(posedge clk)         (fifo_almost_full || fifo_overflow) |-> write_stop;\nendproperty\nassert_p_or_23:assert property (p_or_23) else $error(\"\");"
    },
    {
        "id": "2798_2799",
        "sva1": "property p_or_24;\n@(posedge clk)     $stable(data_in) || $changed(ctrl_in) |-> ##1 input_valid\nendproperty",
        "sva2": "property p_or_24;\n@(posedge clk)         ($stable(data_in) || $changed(ctrl_in)) |-> ##1 input_valid;\nendproperty\nassert_p_or_24:assert property (p_or_24) else $error(\"\");"
    },
    {
        "id": "2799_2800",
        "sva1": "property p_or_25;\n@(posedge clk)     (calibration_done || bypass_mode) |-> operation_ready\nendproperty",
        "sva2": "property p_or_25;\n@(posedge clk)         (calibration_done || bypass_mode) |-> operation_ready;\nendproperty\nassert_p_or_25:assert property (p_or_25) else $error(\"\");"
    },
    {
        "id": "2800_2801",
        "sva1": "property p_or_26;\n@(posedge clk)     $past(enable,1) || $past(enable,2) |-> current_enable\nendproperty",
        "sva2": "property p_or_26;\n@(posedge clk)         ($past(enable, 1) || $past(enable, 2)) |-> current_enable;\nendproperty\nassert_p_or_26:assert property (p_or_26) else $error(\"\");"
    },
    {
        "id": "2801_2802",
        "sva1": "property p_or_27;\n@(posedge clk)     timeout_expired || user_cancel |=> operation_abort\nendproperty",
        "sva2": "property p_or_27;\n@(posedge clk)         (timeout_expired || user_cancel) |=> operation_abort;\nendproperty\nassert_p_or_27:assert property (p_or_27) else $error(\"\");"
    },
    {
        "id": "2802_2803",
        "sva1": "property p_or_28;\n@(posedge clk)     (phase_error || freq_error) |-> !lock_status\nendproperty",
        "sva2": "property p_or_28;\n@(posedge clk)         (phase_error || freq_error) |-> !lock_status;\nendproperty\nassert_p_or_28:assert property (p_or_28) else $error(\"\");"
    },
    {
        "id": "2803_2804",
        "sva1": "property p_or_29;\n@(posedge clk)     $rose(dma_request) || $fell(irq_request) |-> ##1 request_ack\nendproperty",
        "sva2": "property p_or_29;\n@(posedge clk)         ($rose(dma_request) || $fell(irq_request)) |-> ##1 request_ack;\nendproperty\nassert_p_or_29:assert property (p_or_29) else $error(\"\");"
    },
    {
        "id": "2804_2805",
        "sva1": "property p_or_30;\n@(posedge clk)     voltage_high || current_low |=> power_up\nendproperty",
        "sva2": "property p_or_30;\n@(posedge clk)         (voltage_high || current_low) |=> power_up;\nendproperty\nassert_p_or_30:assert property (p_or_30) else $error(\"\");"
    },
    {
        "id": "2805_2806",
        "sva1": "property p_or_2;\n@(posedge clk)     $rose(signal_a) || $fell(signal_b) |=> ##1 status_ok\nendproperty",
        "sva2": "property p_or_2;\n@(posedge clk)         ($rose(signal_a) || $fell(signal_b)) |=> ##1 status_ok;\nendproperty\nassert_p_or_2:assert property (p_or_2) else $error(\"\");"
    },
    {
        "id": "2806_2807",
        "sva1": "property p_or_31;\n@(posedge clk)     (sync_complete || async_complete) |-> ##1 complete_ack\nendproperty",
        "sva2": "property p_or_31;\n@(posedge clk)         (sync_complete || async_complete) |-> ##1 complete_ack;\nendproperty\nassert_p_or_31:assert property (p_or_31) else $error(\"\");"
    },
    {
        "id": "2807_2808",
        "sva1": "property p_or_32;\n@(posedge clk)     $fell(clock_stable) || $rose(reset_async) |-> !clock_valid\nendproperty",
        "sva2": "property p_or_32;\n@(posedge clk)         ($fell(clock_stable) || $rose(reset_async)) |-> !clock_valid;\nendproperty\nassert_p_or_32:assert property (p_or_32) else $error(\"\");"
    },
    {
        "id": "2808_2809",
        "sva1": "property p_or_33;\n@(posedge clk)     (fifo_almost_empty || fifo_underflow) |-> read_stop\nendproperty",
        "sva2": "property p_or_33;\n@(posedge clk)         (fifo_almost_empty || fifo_underflow) |-> read_stop;\nendproperty\nassert_p_or_33:assert property (p_or_33) else $error(\"\");"
    },
    {
        "id": "2809_2810",
        "sva1": "property p_or_34;\n@(posedge clk)     $stable(config_data) || $changed(ctrl_data) |-> ##1 config_valid\nendproperty",
        "sva2": "property p_or_34;\n@(posedge clk)         ($stable(config_data) || $changed(ctrl_data)) |-> ##1 config_valid;\nendproperty\nassert_p_or_34:assert property (p_or_34) else $error(\"\");"
    },
    {
        "id": "2810_2811",
        "sva1": "property p_or_35;\n@(posedge clk)     (initialization_done || test_mode) |-> system_ready\nendproperty",
        "sva2": "property p_or_35;\n@(posedge clk)         (initialization_done || test_mode) |-> system_ready;\nendproperty\nassert_p_or_35:assert property (p_or_35) else $error(\"\");"
    },
    {
        "id": "2811_2812",
        "sva1": "property p_or_36;\n@(posedge clk)     $past(valid_data,1) || $past(valid_data,2) |-> current_valid_data\nendproperty",
        "sva2": "property p_or_36;\n@(posedge clk)         ($past(valid_data, 1) || $past(valid_data, 2)) |-> current_valid_data;\nendproperty\nassert_p_or_36:assert property (p_or_36) else $error(\"\");"
    },
    {
        "id": "2812_2813",
        "sva1": "property p_or_37;\n@(posedge clk)     timeout_error || user_interrupt |=> operation_stop\nendproperty",
        "sva2": "property p_or_37;\n@(posedge clk)         (timeout_error || user_interrupt) |=> operation_stop;\nendproperty\nassert_p_or_37:assert property (p_or_37) else $error(\"\");"
    },
    {
        "id": "2813_2814",
        "sva1": "property p_or_38;\n@(posedge clk)     (jitter_high || skew_high) |-> !clock_quality\nendproperty",
        "sva2": "property p_or_38;\n@(posedge clk)         (jitter_high || skew_high) |-> !clock_quality;\nendproperty\nassert_p_or_38:assert property (p_or_38) else $error(\"\");"
    },
    {
        "id": "2814_2815",
        "sva1": "property p_or_39;\n@(posedge clk)     $rose(interrupt_1) || $rose(interrupt_2) |-> ##1 interrupt_ack\nendproperty",
        "sva2": "property p_or_39;\n@(posedge clk)         ($rose(interrupt_1) || $rose(interrupt_2)) |-> ##1 interrupt_ack;\nendproperty\nassert_p_or_39:assert property (p_or_39) else $error(\"\");"
    },
    {
        "id": "2815_2816",
        "sva1": "property p_or_3;\n@(posedge clk)     (enable_1 || enable_2) && reset_n |-> ##2 data_valid\nendproperty",
        "sva2": "property p_or_3;\n@(posedge clk)         ((enable_1 || enable_2) && reset_n) |-> ##2 data_valid;\nendproperty\nassert_p_or_3:assert property (p_or_3) else $error(\"\");"
    },
    {
        "id": "2816_2817",
        "sva1": "property p_or_40;\n@(posedge clk)     temp_high || voltage_low |=> thermal_shutdown\nendproperty",
        "sva2": "property p_or_40;\n@(posedge clk)         (temp_high || voltage_low) |=> thermal_shutdown;\nendproperty\nassert_p_or_40:assert property (p_or_40) else $error(\"\");"
    },
    {
        "id": "2817_2818",
        "sva1": "property p_or_41;\n@(posedge clk)     (sync_ready || async_ready) |-> ##1 ready_ack\nendproperty",
        "sva2": "property p_or_41;\n@(posedge clk)         (sync_ready || async_ready) |-> ##1 ready_ack;\nendproperty\nassert_p_or_41:assert property (p_or_41) else $error(\"\");"
    },
    {
        "id": "2818_2819",
        "sva1": "property p_or_42;\n@(posedge clk)     $fell(data_stable) || $rose(ctrl_active) |-> !data_valid\nendproperty",
        "sva2": "property p_or_42;\n@(posedge clk)         ($fell(data_stable) || $rose(ctrl_active)) |-> !data_valid;\nendproperty\nassert_p_or_42:assert property (p_or_42) else $error(\"\");"
    },
    {
        "id": "2819_2820",
        "sva1": "property p_or_43;\n@(posedge clk)     (buffer_full || buffer_overflow) |-> write_block\nendproperty",
        "sva2": "property p_or_43;\n@(posedge clk)         (buffer_full || buffer_overflow) |-> write_block;\nendproperty\nassert_p_or_43:assert property (p_or_43) else $error(\"\");"
    },
    {
        "id": "2820_2821",
        "sva1": "property p_or_44;\n@(posedge clk)     $stable(status_reg) || $changed(control_reg) |-> ##1 reg_update\nendproperty",
        "sva2": "property p_or_44;\n@(posedge clk)         ($stable(status_reg) || $changed(control_reg)) |-> ##1 reg_update;\nendproperty\nassert_p_or_44:assert property (p_or_44) else $error(\"\");"
    },
    {
        "id": "2821_2822",
        "sva1": "property p_or_45;\n@(posedge clk)     (calibration_complete || bypass_active) |-> system_operational\nendproperty",
        "sva2": "property p_or_45;\n@(posedge clk)         (calibration_complete || bypass_active) |-> system_operational;\nendproperty\nassert_p_or_45:assert property (p_or_45) else $error(\"\");"
    },
    {
        "id": "2822_2823",
        "sva1": "property p_or_46;\n@(posedge clk)     $past(acknowledge,1) || $past(acknowledge,2) |-> current_acknowledge\nendproperty",
        "sva2": "property p_or_46;\n@(posedge clk)         ($past(acknowledge, 1) || $past(acknowledge, 2)) |-> current_acknowledge;\nendproperty\nassert_p_or_46:assert property (p_or_46) else $error(\"\");"
    },
    {
        "id": "2823_2824",
        "sva1": "property p_or_47;\n@(posedge clk)     protocol_error || bus_error |=> transaction_abort\nendproperty",
        "sva2": "property p_or_47;\n@(posedge clk)         (protocol_error || bus_error) |=> transaction_abort;\nendproperty\nassert_p_or_47:assert property (p_or_47) else $error(\"\");"
    },
    {
        "id": "2824_2825",
        "sva1": "property p_or_49;\n@(posedge clk)     $rose(request_1) || $rose(request_2) |-> ##1 grant_signal\nendproperty",
        "sva2": "property p_or_49;\n@(posedge clk)         ($rose(request_1) || $rose(request_2)) |-> ##1 grant_signal;\nendproperty\nassert_p_or_49:assert property (p_or_49) else $error(\"\");"
    },
    {
        "id": "2825_2826",
        "sva1": "property p_or_50;\n@(posedge clk)     temp_critical || voltage_critical |=> emergency_shutdown\nendproperty",
        "sva2": "property p_or_50;\n@(posedge clk)         (temp_critical || voltage_critical) |=> emergency_shutdown;\nendproperty\nassert_p_or_50:assert property (p_or_50) else $error(\"\");"
    },
    {
        "id": "2826_2827",
        "sva1": "property p_or_5;\n@(posedge clk)     (error_1 || error_2) |-> $fell(ready)\nendproperty",
        "sva2": "property p_or_5;\n@(posedge clk)         (error_1 || error_2) |-> $fell(ready);\nendproperty\nassert_p_or_5:assert property (p_or_5) else $error(\"\");"
    },
    {
        "id": "2827_2828",
        "sva1": "property p_or_6;\n@(posedge clk)     start_transfer || force_transfer |=> ##1 transfer_active\nendproperty",
        "sva2": "property p_or_6;\n@(posedge clk)         (start_transfer || force_transfer) |=> ##1 transfer_active;\nendproperty\nassert_p_or_6:assert property (p_or_6) else $error(\"\");"
    },
    {
        "id": "2828_2829",
        "sva1": "property p_or_7;\n@(posedge clk)     $past(valid,2) || $past(valid,3) |-> current_valid\nendproperty",
        "sva2": "property p_or_7;\n@(posedge clk)         ($past(valid, 2) || $past(valid, 3)) |-> current_valid;\nendproperty\nassert_p_or_7:assert property (p_or_7) else $error(\"\");"
    },
    {
        "id": "2829_2830",
        "sva1": "property p_or_8;\n@(posedge clk)     (fifo_empty || fifo_underflow) |-> !read_enable\nendproperty",
        "sva2": "property p_or_8;\n@(posedge clk)         (fifo_empty || fifo_underflow) |-> !read_enable;\nendproperty\nassert_p_or_8:assert property (p_or_8) else $error(\"\");"
    },
    {
        "id": "2830_2831",
        "sva1": "property p_or_9;\n@(posedge clk)     timeout || manual_abort |=> ##1 abort_flag\nendproperty",
        "sva2": "property p_or_9;\n@(posedge clk)         (timeout || manual_abort) |=> ##1 abort_flag;\nendproperty\nassert_p_or_9:assert property (p_or_9) else $error(\"\");"
    },
    {
        "id": "2831_2832",
        "sva1": "property p_not_10;\n@(posedge clk) $rose(!interrupt) |-> ##2 int_clear\nendproperty",
        "sva2": "property p_not_10;\n@(posedge clk)         $rose(!interrupt) |-> ##2 int_clear;\nendproperty\nassert_p_not_10:assert property (p_not_10) else $error(\"\");"
    },
    {
        "id": "2832_2833",
        "sva1": "property p_not_11;\n@(negedge clk) !(full || empty) |-> can_write\nendproperty",
        "sva2": "property p_not_11;\n@(negedge clk)         !(full || empty) |-> can_write;\nendproperty\nassert_p_not_11:assert property (p_not_11) else $error(\"\");"
    },
    {
        "id": "2833_2834",
        "sva1": "property p_not_12;\n@(posedge clk) !timeout |-> !abort\nendproperty",
        "sva2": "property p_not_12;\n@(posedge clk)         !timeout |-> !abort;\nendproperty\nassert_p_not_12:assert property (p_not_12) else $error(\"\");"
    },
    {
        "id": "2834_2835",
        "sva1": "property p_not_14;\n@(negedge clk) !$stable(!flag) |-> state_change\nendproperty",
        "sva2": "property p_not_14;\n@(negedge clk)     !$stable(!flag) |-> state_change;\nendproperty\nassert_p_not_14:assert property (p_not_14) else $error(\"\");"
    },
    {
        "id": "2835_2836",
        "sva1": "property p_not_15;\n@(posedge clk) !(addr[7:0] == 8'hFF) |-> mem_select\nendproperty",
        "sva2": "property p_not_15;\n@(posedge clk)         !(addr[7:0] == 8'hFF) |-> mem_select;\nendproperty\nassert_p_not_15:assert property (p_not_15) else $error(\"\");"
    },
    {
        "id": "2836_2837",
        "sva1": "property p_not_17;\n@(negedge clk) !sync && !async |-> no_reset\nendproperty",
        "sva2": "property p_not_17;\n@(negedge clk)         (!sync && !async) |-> no_reset;\nendproperty\nassert_p_not_17:assert property (p_not_17) else $error(\"\");"
    },
    {
        "id": "2837_2838",
        "sva1": "property p_not_18;\n@(posedge clk) !(phase1 && phase2) |-> single_phase\nendproperty",
        "sva2": "property p_not_18;\n@(posedge clk)         !(phase1 && phase2) |-> single_phase;\nendproperty\nassert_p_not_18:assert property (p_not_18) else $error(\"\");"
    },
    {
        "id": "2838_2839",
        "sva1": "property p_not_19;\n@(posedge clk) !$past(!enable, 2) |-> current_enable\nendproperty",
        "sva2": "property p_not_19;\n@(posedge clk)         !$past(!enable, 2) |-> current_enable;\nendproperty\nassert_p_not_19:assert property (p_not_19) else $error(\"\");"
    },
    {
        "id": "2839_2840",
        "sva1": "property p_not_1;\n@(posedge clk) !req |-> ack\nendproperty",
        "sva2": "property p_not_1;\n@(posedge clk)         !req |-> ack;\nendproperty\nassert_p_not_1:assert property (p_not_1) else $error(\"\");"
    },
    {
        "id": "2840_2841",
        "sva1": "property p_not_21;\n@(posedge clk) !(tx_busy || rx_busy) |-> ready\nendproperty",
        "sva2": "property p_not_21;\n@(posedge clk)         !(tx_busy || rx_busy) |-> ready;\nendproperty\nassert_p_not_21:assert property (p_not_21) else $error(\"\");"
    },
    {
        "id": "2841_2842",
        "sva1": "property p_not_22;\n@(posedge clk) !(fifo_empty && fifo_full) |-> fifo_ok\nendproperty",
        "sva2": "property p_not_22;\n@(posedge clk)         !(fifo_empty && fifo_full) |-> fifo_ok;\nendproperty\nassert_p_not_22:assert property (p_not_22) else $error(\"\");"
    },
    {
        "id": "2842_2843",
        "sva1": "property p_not_24;\n@(posedge clk) !(status_reg == 8'h00) |-> active\nendproperty",
        "sva2": "property p_not_24;\n@(posedge clk)         !(status_reg == 8'h00) |-> active;\nendproperty\nassert_p_not_24:assert property (p_not_24) else $error(\"\");"
    },
    {
        "id": "2843_2844",
        "sva1": "property p_not_25;\n@(posedge clk) !(first_stage && last_stage) |-> mid_processing\nendproperty",
        "sva2": "property p_not_25;\n@(posedge clk)         !(first_stage && last_stage) |-> mid_processing;\nendproperty\nassert_p_not_25:assert property (p_not_25) else $error(\"\");"
    },
    {
        "id": "2844_2845",
        "sva1": "property p_not_26;\n@(negedge clk) !$past(lock, 3) |-> !locked\nendproperty",
        "sva2": "property p_not_26;\n@(negedge clk)         !$past(lock, 3) |-> !locked;\nendproperty\nassert_p_not_26:assert property (p_not_26) else $error(\"\");"
    },
    {
        "id": "2845_2846",
        "sva1": "property p_not_27;\n@(posedge clk) !(test_mode || debug_mode) |-> normal_op\nendproperty",
        "sva2": "property p_not_27;\n@(posedge clk)         !(test_mode || debug_mode) |-> normal_op;\nendproperty\nassert_p_not_27:assert property (p_not_27) else $error(\"\");"
    },
    {
        "id": "2846_2847",
        "sva1": "property p_not_28;\n@(posedge clk) !(config_err && param_err) |=> config_ok\nendproperty",
        "sva2": "property p_not_28;\n@(posedge clk)         !(config_err && param_err) |=> config_ok;\nendproperty\nassert_p_not_28:assert property (p_not_28) else $error(\"\");"
    },
    {
        "id": "2847_2848",
        "sva1": "property p_not_29;\n@(negedge clk) !(power_down || reset) |-> operational\nendproperty",
        "sva2": "property p_not_29;\n@(negedge clk)     !(power_down || reset) |-> operational;\nendproperty\nassert_p_not_29:assert property (p_not_29) else $error(\"\");"
    },
    {
        "id": "2848_2849",
        "sva1": "property p_not_2;\n@(negedge clk) $fell(!enable) |-> ##1 data_valid\nendproperty",
        "sva2": "property p_not_2;\n@(negedge clk)         $fell(!enable) |-> ##1 data_valid;\nendproperty\nassert_p_not_2:assert property (p_not_2) else $error(\"\");"
    },
    {
        "id": "2849_2850",
        "sva1": "property p_not_30;\n@(posedge clk) !(overflow || underflow) |-> flow_ok\nendproperty",
        "sva2": "property p_not_30;\n@(posedge clk)         !(overflow || underflow) |-> flow_ok;\nendproperty\nassert_p_not_30:assert property (p_not_30) else $error(\"\");"
    },
    {
        "id": "2850_2851",
        "sva1": "property p_not_31;\n@(posedge clk) !(burst_mode && single_mode) |-> valid_mode\nendproperty",
        "sva2": "property p_not_31;\n@(posedge clk)         !(burst_mode && single_mode) |-> valid_mode;\nendproperty\nassert_p_not_31:assert property (p_not_31) else $error(\"\");"
    },
    {
        "id": "2851_2852",
        "sva1": "property p_not_32;\n@(negedge clk) !(low_power && high_power) |-> mid_power\nendproperty",
        "sva2": "property p_not_32;\n@(negedge clk)         !(low_power && high_power) |-> mid_power;\nendproperty\nassert_p_not_32:assert property (p_not_32) else $error(\"\");"
    },
    {
        "id": "2852_2853",
        "sva1": "property p_not_33;\n@(posedge clk) !(start_delay && end_delay) |-> no_delay\nendproperty",
        "sva2": "property p_not_33;\n@(posedge clk)         !(start_delay && end_delay) |-> no_delay;\nendproperty\nassert_p_not_33:assert property (p_not_33) else $error(\"\");"
    },
    {
        "id": "2853_2854",
        "sva1": "property p_not_34;\n@(posedge clk) !(phase_a && phase_b) |-> phase_c\nendproperty",
        "sva2": "property p_not_34;\n@(posedge clk)         !(phase_a && phase_b) |-> phase_c;\nendproperty\nassert_p_not_34:assert property (p_not_34) else $error(\"\");"
    },
    {
        "id": "2854_2855",
        "sva1": "property p_not_35;\n@(negedge clk) !(input_ready && output_ready) |-> processing\nendproperty",
        "sva2": "property p_not_35;\n@(negedge clk)     !(input_ready && output_ready) |-> processing;\nendproperty\nassert_p_not_35:assert property (p_not_35) else $error(\"\");"
    },
    {
        "id": "2855_2856",
        "sva1": "property p_not_36;\n@(posedge clk) !(early_term && late_term) |-> on_time\nendproperty",
        "sva2": "property p_not_36;\n@(posedge clk)         !(early_term && late_term) |-> on_time;\nendproperty\nassert_p_not_36:assert property (p_not_36) else $error(\"\");"
    },
    {
        "id": "2856_2857",
        "sva1": "property p_not_38;\n@(negedge clk) !(channel_a && channel_b) |-> channel_c\nendproperty",
        "sva2": "property p_not_38;\n@(negedge clk)     !(channel_a && channel_b) |-> channel_c;\nendproperty\nassert_p_not_38:assert property (p_not_38) else $error(\"\");"
    },
    {
        "id": "2857_2858",
        "sva1": "property p_not_37;\n@(posedge clk) !(soft_reset && hard_reset) |-> no_reset\nendproperty",
        "sva2": "property p_not_37;\n@(posedge clk)         !(soft_reset && hard_reset) |-> no_reset;\nendproperty\nassert_p_not_37:assert property (p_not_37) else $error(\"\");"
    },
    {
        "id": "2858_2859",
        "sva1": "property p_not_39;\n@(posedge clk) !(write_cycle && read_cycle) |-> idle_cycle\nendproperty",
        "sva2": "property p_not_39;\n@(posedge clk)         !(write_cycle && read_cycle) |-> idle_cycle;\nendproperty\nassert_p_not_39:assert property (p_not_39) else $error(\"\");"
    },
    {
        "id": "2859_2860",
        "sva1": "property p_not_3;\n@(posedge clk) !(err1 || err2) |-> ready\nendproperty",
        "sva2": "property p_not_3;\n@(posedge clk)         !(err1 || err2) |-> ready;\nendproperty\nassert_p_not_3:assert property (p_not_3) else $error(\"\");"
    },
    {
        "id": "2860_2861",
        "sva1": "property p_not_40;\n@(posedge clk) !(fast_path && slow_path) |-> mid_path\nendproperty",
        "sva2": "property p_not_40;\n@(posedge clk)         !(fast_path && slow_path) |-> mid_path;\nendproperty\nassert_p_not_40:assert property (p_not_40) else $error(\"\");"
    },
    {
        "id": "2861_2862",
        "sva1": "property p_not_41;\n@(negedge clk) !(upper_bound && lower_bound) |-> mid_range\nendproperty",
        "sva2": "property p_not_41;\n@(negedge clk)         !(upper_bound && lower_bound) |-> mid_range;\nendproperty\nassert_p_not_41:assert property (p_not_41) else $error(\"\");"
    },
    {
        "id": "2862_2863",
        "sva1": "property p_not_42;\n@(posedge clk) !(input_valid && output_valid) |-> processing\nendproperty",
        "sva2": "property p_not_42;\n@(posedge clk)         !(input_valid && output_valid) |-> processing;\nendproperty\nassert_p_not_42:assert property (p_not_42) else $error(\"\");"
    },
    {
        "id": "2863_2864",
        "sva1": "property p_not_43;\n@(posedge clk) !(odd_parity && even_parity) |-> no_parity\nendproperty",
        "sva2": "property p_not_43;\n@(posedge clk)         !(odd_parity && even_parity) |-> no_parity;\nendproperty\nassert_p_not_43:assert property (p_not_43) else $error(\"\");"
    },
    {
        "id": "2864_2865",
        "sva1": "property p_not_44;\n@(negedge clk) !(master_mode && slave_mode) |-> standalone\nendproperty",
        "sva2": "property p_not_44;\n@(negedge clk)     !(master_mode && slave_mode) |-> standalone;\nendproperty\nassert_p_not_44:assert property (p_not_44) else $error(\"\");"
    },
    {
        "id": "2865_2866",
        "sva1": "property p_not_45;\n@(posedge clk) !(high_priority && low_priority) |-> mid_priority\nendproperty",
        "sva2": "property p_not_45;\n@(posedge clk)         !(high_priority && low_priority) |-> mid_priority;\nendproperty\nassert_p_not_45:assert property (p_not_45) else $error(\"\");"
    },
    {
        "id": "2866_2867",
        "sva1": "property p_not_46;\n@(posedge clk) !(first_half && second_half) |-> full_cycle\nendproperty",
        "sva2": "property p_not_46;\n@(posedge clk)         !(first_half && second_half) |-> full_cycle;\nendproperty\nassert_p_not_46:assert property (p_not_46) else $error(\"\");"
    },
    {
        "id": "2867_2868",
        "sva1": "property p_not_47;\n@(negedge clk) !(left_align && right_align) |-> center_align\nendproperty",
        "sva2": "property p_not_47;\n@(negedge clk)     !(left_align && right_align) |-> center_align;\nendproperty\nassert_p_not_47:assert property (p_not_47) else $error(\"\");"
    },
    {
        "id": "2868_2869",
        "sva1": "property p_not_48;\n@(posedge clk) !(rising_edge && falling_edge) |-> level_sensitive\nendproperty",
        "sva2": "property p_not_48;\n@(posedge clk)         !(rising_edge && falling_edge) |-> level_sensitive;\nendproperty\nassert_p_not_48:assert property (p_not_48) else $error(\"\");"
    },
    {
        "id": "2869_2870",
        "sva1": "property p_not_49;\n@(posedge clk) !(internal_clock && external_clock) |-> no_clock\nendproperty",
        "sva2": "property p_not_49;\n@(posedge clk)         !(internal_clock && external_clock) |-> no_clock;\nendproperty\nassert_p_not_49:assert property (p_not_49) else $error(\"\");"
    },
    {
        "id": "2870_2871",
        "sva1": "property p_not_4;\n@(posedge clk) !start && !stop |=> idle\nendproperty",
        "sva2": "property p_not_4;\n@(posedge clk)         (!start && !stop) |=> idle;\nendproperty\nassert_p_not_4:assert property (p_not_4) else $error(\"\");"
    },
    {
        "id": "2871_2872",
        "sva1": "property p_not_50;\n@(negedge clk) !(positive_polarity && negative_polarity) |-> neutral\nendproperty",
        "sva2": "property p_not_50;\n@(negedge clk)         !(positive_polarity && negative_polarity) |-> neutral;\nendproperty\nassert_p_not_50:assert property (p_not_50) else $error(\"\");"
    },
    {
        "id": "2872_2873",
        "sva1": "property p_not_5;\n@(negedge clk) !(wr_en && rd_en) |-> !collision\nendproperty",
        "sva2": "property p_not_5;\n@(negedge clk)     !(wr_en && rd_en) |-> !collision;\nendproperty\nassert_p_not_5:assert property (p_not_5) else $error(\"\");"
    },
    {
        "id": "2873_2874",
        "sva1": "property p_not_7;\n@(posedge clk) !$past(valid) |-> !expect_data\nendproperty",
        "sva2": "property p_not_7;\n@(posedge clk)         !$past(valid) |-> !expect_data;\nendproperty\nassert_p_not_7:assert property (p_not_7) else $error(\"\");"
    },
    {
        "id": "2874_2875",
        "sva1": "property p_not_8;\n@(negedge clk) !(!frame && !irdy) |-> ##1 bus_grant\nendproperty",
        "sva2": "property p_not_8;\n@(negedge clk)         !(!frame && !irdy) |-> ##1 bus_grant;\nendproperty\nassert_p_not_8:assert property (p_not_8) else $error(\"\");"
    },
    {
        "id": "2875_2876",
        "sva1": "property p_not_9;\n@(posedge clk) !(parity_err && crc_err) |=> data_ok\nendproperty",
        "sva2": "property p_not_9;\n@(posedge clk)         !(parity_err && crc_err) |=> data_ok;\nendproperty\nassert_p_not_9:assert property (p_not_9) else $error(\"\");"
    },
    {
        "id": "2876_2877",
        "sva1": "property p_cond_10;\n@(posedge clk)     if(test_mode) $rose(scan_en) |=> !func_mode else $fell(scan_en) |=> func_mode\nendproperty",
        "sva2": "property p_cond_10;\n@(posedge clk)     if (test_mode)          $rose(scan_en) |=> !func_mode     else         $fell(scan_en) |=> func_mode;\nendproperty\nassert_p_cond_10:assert property (p_cond_10) else $error(\"\");"
    },
    {
        "id": "2877_2878",
        "sva1": "property p_cond_11;\n@(negedge clk)     if(power_save) $stable(clock_gate) |-> ##1 low_power else $changed(clock_gate)\nendproperty",
        "sva2": "property p_cond_11;\n@(negedge clk)     if (power_save) $stable(clock_gate) |-> ##1 low_power else $changed(clock_gate);\nendproperty\nassert_p_cond_11:assert property (p_cond_11) else $error(\"\");"
    },
    {
        "id": "2878_2879",
        "sva1": "property p_cond_12;\n@(posedge clk)     if(irq_pending) $fell(irq_ack) |=> irq_req else $rose(irq_ack)\nendproperty",
        "sva2": "property p_cond_12;\n@(posedge clk)     if (irq_pending)         $fell(irq_ack) |=> irq_req     else         $rose(irq_ack);\nendproperty\nassert_p_cond_12:assert property (p_cond_12) else $error(\"\");"
    },
    {
        "id": "2879_2880",
        "sva1": "property p_cond_14;\n@(negedge clk)     if(crc_error) $rose(retry) |=> !data_valid else $fell(retry)\nendproperty",
        "sva2": "property p_cond_14;\n@(negedge clk)     if (crc_error) (         $rose(retry) |=> !data_valid     ) else (         $fell(retry)     );\nendproperty\nassert_p_cond_14:assert property (p_cond_14) else $error(\"\");"
    },
    {
        "id": "2880_2881",
        "sva1": "property p_cond_17;\n@(negedge clk)     if(calibration) $rose(cal_start) |=> cal_done else $fell(cal_start)\nendproperty",
        "sva2": "property p_cond_17;\n@(negedge clk)     if (calibration)          $rose(cal_start) |=> cal_done     else         $fell(cal_start);\nendproperty\nassert_p_cond_17:assert property (p_cond_17) else $error(\"\");"
    },
    {
        "id": "2881_2882",
        "sva1": "property p_cond_20;\n@(negedge clk)     if(adc_busy) $rose(adc_start) |=> !adc_done else $fell(adc_start)\nendproperty",
        "sva2": "property p_cond_20;\n@(negedge clk)     if (adc_busy)         $rose(adc_start) |=> !adc_done     else         $fell(adc_start);\nendproperty\nassert_p_cond_20:assert property (p_cond_20) else $error(\"\");"
    },
    {
        "id": "2882_2883",
        "sva1": "property p_cond_21;\n@(posedge clk)     if(threshold_exceed) $stable(sensor_data) |-> ##1 alarm else $changed(sensor_data)\nendproperty",
        "sva2": "property p_cond_21;\n@(posedge clk)     if (threshold_exceed) $stable(sensor_data) |-> ##1 alarm     else $changed(sensor_data);\nendproperty\nassert_p_cond_21:assert property (p_cond_21) else $error(\"\");"
    },
    {
        "id": "2883_2884",
        "sva1": "property p_cond_24;\n@(posedge clk)     if(bit_error) $fell(correctable) |=> uncorrectable else $rose(correctable)\nendproperty",
        "sva2": "property p_cond_24;\n@(posedge clk)     if (bit_error) (         $fell(correctable) |=> uncorrectable     ) else (         $rose(correctable)     );\nendproperty\nassert_p_cond_24:assert property (p_cond_24) else $error(\"\");"
    },
    {
        "id": "2884_2885",
        "sva1": "property p_cond_25;\n@(posedge clk)     if(pipeline_flush) $rose(flush_req) |=> flush_ack else $fell(flush_req)\nendproperty",
        "sva2": "property p_cond_25;\n@(posedge clk)     if (pipeline_flush)          $rose(flush_req) |=> flush_ack     else         $fell(flush_req);\nendproperty\nassert_p_cond_25:assert property (p_cond_25) else $error(\"\");"
    },
    {
        "id": "2885_2886",
        "sva1": "property p_cond_26;\n@(negedge clk)     if(voltage_ok) $stable(power_good) |-> ##1 enable_reg else $changed(power_good)\nendproperty",
        "sva2": "property p_cond_26;\n@(negedge clk)     if (voltage_ok) $stable(power_good) |-> ##1 enable_reg else $changed(power_good);\nendproperty\nassert_p_cond_26:assert property (p_cond_26) else $error(\"\");"
    },
    {
        "id": "2886_2887",
        "sva1": "property p_cond_29;\n@(negedge clk)     if(thermal_trip) $rose(shutdown) |=> power_off else $fell(shutdown)\nendproperty",
        "sva2": "property p_cond_29;\n@(negedge clk)     if (thermal_trip)         $rose(shutdown) |=> power_off     else         $fell(shutdown);\nendproperty\nassert_p_cond_29:assert property (p_cond_29) else $error(\"\");"
    },
    {
        "id": "2887_2888",
        "sva1": "property p_cond_34;\n@(posedge clk)     if(watchdog_en) $fell(watchdog_rst) |=> system_reset else $rose(watchdog_rst)\nendproperty",
        "sva2": "property p_cond_34;\n@(posedge clk)     if (watchdog_en) (         $fell(watchdog_rst) |=> system_reset     ) else (         $rose(watchdog_rst)     );\nendproperty\nassert_p_cond_34:assert property (p_cond_34) else $error(\"\");"
    },
    {
        "id": "2888_2889",
        "sva1": "property p_cond_35;\n@(negedge clk)     if(debounce_en) $rose(bounce_sig) |=> stable_sig else $fell(bounce_sig)\nendproperty",
        "sva2": "property p_cond_35;\n@(negedge clk)     if (debounce_en) (         $rose(bounce_sig) |=> stable_sig     ) else (         $fell(bounce_sig)     );\nendproperty\nassert_p_cond_35:assert property (p_cond_35) else $error(\"\");"
    },
    {
        "id": "2889_2890",
        "sva1": "property p_cond_40;\n@(posedge clk)     if(ram_test) $rose(test_start) |=> test_done else $fell(test_start)\nendproperty",
        "sva2": "property p_cond_40;\n@(posedge clk)     if (ram_test)          $rose(test_start) |=> test_done     else         $fell(test_start);\nendproperty\nassert_p_cond_40:assert property (p_cond_40) else $error(\"\");"
    },
    {
        "id": "2890_2891",
        "sva1": "property p_cond_41;\n@(negedge clk)     if(pwm_en) $rose(pwm_start) |=> pwm_out else $fell(pwm_start)\nendproperty",
        "sva2": "property p_cond_41;\n@(negedge clk)     if (pwm_en)         $rose(pwm_start) |=> pwm_out     else         $fell(pwm_start);\nendproperty\nassert_p_cond_41:assert property (p_cond_41) else $error(\"\");"
    },
    {
        "id": "2891_2892",
        "sva1": "property p_cond_47;\n@(negedge clk)     if(adc_ready) $rose(conv_start) |=> data_valid else $fell(conv_start)\nendproperty",
        "sva2": "property p_cond_47;\n@(negedge clk)     if (adc_ready) $rose(conv_start) |=> data_valid     else $fell(conv_start);\nendproperty\nassert_p_cond_47:assert property (p_cond_47) else $error(\"\");"
    },
    {
        "id": "2892_2893",
        "sva1": "property p_cond_49;\n@(posedge clk)     if(shift_en) $rose(shift_in) |=> shift_out else $fell(shift_in)\nendproperty",
        "sva2": "property p_cond_49;\n@(posedge clk)     if (shift_en)          $rose(shift_in) |=> shift_out     else         $fell(shift_in);\nendproperty\nassert_p_cond_49:assert property (p_cond_49) else $error(\"\");"
    },
    {
        "id": "2893_2894",
        "sva1": "property p_past_handshake_complete;\n@(posedge clk)     $past(req, 2) && $past(ack, 1) |-> !req;\nendproperty",
        "sva2": "property p_past_handshake_complete;\n@(posedge clk)         ($past(req, 2) && $past(ack, 1)) |-> !req;\nendproperty\nassert_p_past_handshake_complete:assert property (p_past_handshake_complete) else $error(\"\");"
    },
    {
        "id": "2894_2895",
        "sva1": "property p_cond_50;\n@(negedge clk)     if(voltage_monitor) $fell(power_good) |=> shutdown else $rose(power_good)\nendproperty",
        "sva2": "property p_cond_50;\n@(negedge clk)     if (voltage_monitor) (         $fell(power_good) |=> shutdown     ) else (         $rose(power_good)     );\nendproperty\nassert_p_cond_50:assert property (p_cond_50) else $error(\"\");"
    },
    {
        "id": "2895_2896",
        "sva1": "property p_cond_5;\n@(negedge clk)     if(debug_mode) $rose(trace) |=> !trace else $fell(trace) |=> trace\nendproperty",
        "sva2": "property p_cond_5;\n@(negedge clk)     if (debug_mode)         $rose(trace) |=> !trace     else         $fell(trace) |=> trace;\nendproperty\nassert_p_cond_5:assert property (p_cond_5) else $error(\"\");"
    },
    {
        "id": "2896_2897",
        "sva1": "property p_cond_7;\n@(posedge clk)     if(init_state) $fell(config_done) |-> ##3 reset_req else $rose(config_done)\nendproperty",
        "sva2": "property p_cond_7;\n@(posedge clk)     if (init_state) $fell(config_done) |-> ##3 reset_req else $rose(config_done);\nendproperty\nassert_p_cond_7:assert property (p_cond_7) else $error(\"\");"
    },
    {
        "id": "2897_2898",
        "sva1": "property p_reset_disable_10;\n@(posedge clk) disable iff(!module_enable)     $countones(select) > 1 |-> ##2 $onehot0(channel_active);\nendproperty",
        "sva2": "property p_reset_disable_10;\n@(posedge clk) disable iff (!module_enable)     $countones(select) > 1 |-> ##2 $onehot0(channel_active);\nendproperty\nassert_p_reset_disable_10:assert property (p_reset_disable_10) else $error(\"\");"
    },
    {
        "id": "2898_2899",
        "sva1": "property p_reset_disable_12;\n@(posedge clk) disable iff(bist_active)     parity_error |-> ##1 !data_ready;\nendproperty",
        "sva2": "property p_reset_disable_12;\n@(posedge clk) disable iff (bist_active)         parity_error == 1'b1 |-> ##1 !data_ready;\nendproperty\nassert_p_reset_disable_12:assert property (p_reset_disable_12) else $error(\"\");"
    },
    {
        "id": "2899_2900",
        "sva1": "property p_reset_disable_13;\n@(posedge clk) disable iff(clock_gated)     $stable(control_bits) throughout (ready [->2]);\nendproperty",
        "sva2": "property p_reset_disable_13;\n@(posedge clk) disable iff (clock_gated)     $stable(control_bits) throughout (ready[->2]);\nendproperty\nassert_p_reset_disable_13:assert property (p_reset_disable_13) else $error(\"\");"
    },
    {
        "id": "2900_2901",
        "sva1": "property p_reset_disable_14;\n@(negedge clk) disable iff(scan_enable)     write_pulse |-> ##[2:5] read_pulse;\nendproperty",
        "sva2": "property p_reset_disable_14;\n@(negedge clk) disable iff (scan_enable)     write_pulse == 1'b1 |-> ##[2:5] read_pulse == 1'b1;\nendproperty\nassert_p_reset_disable_14:assert property (p_reset_disable_14) else $error(\"\");"
    },
    {
        "id": "2901_2902",
        "sva1": "property p_reset_disable_15;\n@(posedge clk) disable iff(por_reset)     $changed(address) |-> ##1 $stable(address);\nendproperty",
        "sva2": "property p_reset_disable_15;\n@(posedge clk) disable iff (por_reset)     $changed(address) |-> ##1 $stable(address);\nendproperty\nassert_p_reset_disable_15:assert property (p_reset_disable_15) else $error(\"\");"
    },
    {
        "id": "2902_2903",
        "sva1": "property p_reset_disable_16;\n@(posedge clk) disable iff(low_power_mode)     $fell(interrupt) |-> !interrupt_pending;\nendproperty",
        "sva2": "property p_reset_disable_16;\n@(posedge clk) disable iff (low_power_mode)     $fell(interrupt) |-> !interrupt_pending;\nendproperty\nassert_p_reset_disable_16:assert property (p_reset_disable_16) else $error(\"\");"
    },
    {
        "id": "2903_2904",
        "sva1": "property p_reset_disable_17;\n@(negedge clk) disable iff(async_reset)     sync_req |-> nexttime async_ack;\nendproperty",
        "sva2": "property p_reset_disable_17;\n@(negedge clk) disable iff (async_reset)     sync_req == 1'b1 |-> ##1 async_ack;\nendproperty\nassert_p_reset_disable_17:assert property (p_reset_disable_17) else $error(\"\");"
    },
    {
        "id": "2904_2905",
        "sva1": "property p_reset_disable_18;\n@(posedge clk) disable iff(thermal_reset)     temp_alert |-> ##1 shutdown_seq;\nendproperty",
        "sva2": "property p_reset_disable_18;\n@(posedge clk) disable iff (thermal_reset)     temp_alert |-> ##1 shutdown_seq;\nendproperty\nassert_p_reset_disable_18:assert property (p_reset_disable_18) else $error(\"\");"
    },
    {
        "id": "2905_2906",
        "sva1": "property p_reset_disable_19;\n@(posedge clk) disable iff(security_lock)     auth_success |-> ##[1:4] access_granted;\nendproperty",
        "sva2": "property p_reset_disable_19;\n@(posedge clk) disable iff (security_lock)     auth_success == 1'b1 |-> ##[1:4] access_granted == 1'b1;\nendproperty\nassert_p_reset_disable_19:assert property (p_reset_disable_19) else $error(\"\");"
    },
    {
        "id": "2906_2907",
        "sva1": "property p_reset_disable_1;\n@(posedge clk) disable iff(!rst_n)     req |-> ack;\nendproperty",
        "sva2": "property p_reset_disable_1;\n@(posedge clk) disable iff (!rst_n)         req == 1'b1 |-> ack == 1'b1;\nendproperty\nassert_p_reset_disable_1:assert property (p_reset_disable_1) else $error(\"\");"
    },
    {
        "id": "2907_2908",
        "sva1": "property p_reset_disable_20;\n@(negedge clk) disable iff(clock_stopped)     $rose(frame_valid) |-> ##3 $fell(data_valid);\nendproperty",
        "sva2": "property p_reset_disable_20;\n@(negedge clk) disable iff (clock_stopped)     $rose(frame_valid) |-> ##3 $fell(data_valid);\nendproperty\nassert_p_reset_disable_20:assert property (p_reset_disable_20) else $error(\"\");"
    },
    {
        "id": "2908_2909",
        "sva1": "property p_reset_disable_21;\n@(posedge clk) disable iff(calibration_active)     $stable(reference_voltage) throughout (tuning_done [->1]);\nendproperty",
        "sva2": "property p_reset_disable_21;\n@(posedge clk) disable iff (calibration_active)     $stable(reference_voltage) throughout (tuning_done [->1]);\nendproperty\nassert_p_reset_disable_21:assert property (p_reset_disable_21) else $error(\"\");"
    },
    {
        "id": "2909_2910",
        "sva1": "property p_reset_disable_22;\n@(posedge clk) disable iff(phase_align_mode)     preamble_detected |-> ##2 sync_achieved;\nendproperty",
        "sva2": "property p_reset_disable_22;\n@(posedge clk) disable iff (phase_align_mode)     preamble_detected |-> ##2 sync_achieved;\nendproperty\nassert_p_reset_disable_22:assert property (p_reset_disable_22) else $error(\"\");"
    },
    {
        "id": "2910_2911",
        "sva1": "property p_reset_disable_23;\n@(negedge clk) disable iff(analog_test_mode)     digital_ready |-> $past(analog_ready, 3);\nendproperty",
        "sva2": "property p_reset_disable_23;\n@(negedge clk) disable iff (analog_test_mode)     digital_ready == 1'b1 |-> $past(analog_ready, 3) == 1'b1;\nendproperty\nassert_p_reset_disable_23:assert property (p_reset_disable_23) else $error(\"\");"
    },
    {
        "id": "2911_2912",
        "sva1": "property p_reset_disable_24;\n@(posedge clk) disable iff(pll_locked)     $changed(frequency_select) |-> ##1 $stable(clock_out);\nendproperty",
        "sva2": "property p_reset_disable_24;\n@(posedge clk) disable iff (pll_locked)     $changed(frequency_select) |-> ##1 $stable(clock_out);\nendproperty\nassert_p_reset_disable_24:assert property (p_reset_disable_24) else $error(\"\");"
    },
    {
        "id": "2912_2913",
        "sva1": "property p_reset_disable_25;\n@(posedge clk) disable iff(loopback_enabled)     tx_data |-> ##2 rx_data;\nendproperty",
        "sva2": "property p_reset_disable_25;\n@(posedge clk) disable iff (loopback_enabled)     tx_data |-> ##2 rx_data;\nendproperty\nassert_p_reset_disable_25:assert property (p_reset_disable_25) else $error(\"\");"
    },
    {
        "id": "2913_2914",
        "sva1": "property p_reset_disable_26;\n@(negedge clk) disable iff(clock_divider_reset)     $countones(divider_setting) == 1 |-> ##1 $stable(output_clock);\nendproperty",
        "sva2": "property p_reset_disable_26;\n@(negedge clk) disable iff (clock_divider_reset)     $countones(divider_setting) == 1 |-> ##1 $stable(output_clock);\nendproperty\nassert_p_reset_disable_26:assert property (p_reset_disable_26) else $error(\"\");"
    },
    {
        "id": "2914_2915",
        "sva1": "property p_reset_disable_27;\n@(posedge clk) disable iff(fifo_flush)     write_enable |-> !read_enable;\nendproperty",
        "sva2": "property p_reset_disable_27;\n@(posedge clk) disable iff (fifo_flush)     write_enable == 1'b1 |-> !read_enable;\nendproperty\nassert_p_reset_disable_27:assert property (p_reset_disable_27) else $error(\"\");"
    },
    {
        "id": "2915_2916",
        "sva1": "property p_reset_disable_28;\n@(posedge clk) disable iff(memory_initializing)     $rose(cs_n) |-> ##1 $fell(we_n);\nendproperty",
        "sva2": "property p_reset_disable_28;\n@(posedge clk) disable iff (memory_initializing)         $rose(cs_n) |-> ##1 $fell(we_n);\nendproperty\nassert_p_reset_disable_28:assert property (p_reset_disable_28) else $error(\"\");"
    },
    {
        "id": "2916_2917",
        "sva1": "property p_reset_disable_29;\n@(negedge clk) disable iff(bus_reset)     arbitration_grant |-> ##1 !arbitration_request;\nendproperty",
        "sva2": "property p_reset_disable_29;\n@(negedge clk) disable iff (bus_reset)         arbitration_grant == 1'b1 |-> ##1 !arbitration_request;\nendproperty\nassert_p_reset_disable_29:assert property (p_reset_disable_29) else $error(\"\");"
    },
    {
        "id": "2917_2918",
        "sva1": "property p_reset_disable_2;\n@(negedge clk) disable iff(rst)     start |=> ##[1:3] done;\nendproperty",
        "sva2": "property p_reset_disable_2;\n@(negedge clk) disable iff (rst)     start |=> ##[1:3] done;\nendproperty\nassert_p_reset_disable_2:assert property (p_reset_disable_2) else $error(\"\");"
    },
    {
        "id": "2918_2919",
        "sva1": "property p_reset_disable_30;\n@(posedge clk) disable iff(link_down)     $fell(phy_ready) |-> ##2 $rose(link_reset);\nendproperty",
        "sva2": "property p_reset_disable_30;\n@(posedge clk) disable iff (link_down)     $fell(phy_ready) |-> ##2 $rose(link_reset);\nendproperty\nassert_p_reset_disable_30:assert property (p_reset_disable_30) else $error(\"\");"
    },
    {
        "id": "2919_2920",
        "sva1": "property p_reset_disable_31;\n@(posedge clk) disable iff(packet_filter_active)     invalid_header |-> ##1 drop_packet;\nendproperty",
        "sva2": "property p_reset_disable_31;\n@(posedge clk) disable iff (packet_filter_active)     invalid_header == 1'b1 |-> ##1 drop_packet == 1'b1;\nendproperty\nassert_p_reset_disable_31:assert property (p_reset_disable_31) else $error(\"\");"
    },
    {
        "id": "2920_2921",
        "sva1": "property p_reset_disable_32;\n@(negedge clk) disable iff(crc_check_disabled)     $rose(data_valid) |-> $past(crc_valid, 1);\nendproperty",
        "sva2": "property p_reset_disable_32;\n@(negedge clk) disable iff (crc_check_disabled)     $rose(data_valid) |-> $past(crc_valid, 1);\nendproperty\nassert_p_reset_disable_32:assert property (p_reset_disable_32) else $error(\"\");"
    },
    {
        "id": "2921_2922",
        "sva1": "property p_reset_disable_33;\n@(posedge clk) disable iff(rate_limiter_active)     burst_request |-> ##[1:4] rate_limited;\nendproperty",
        "sva2": "property p_reset_disable_33;\n@(posedge clk) disable iff (rate_limiter_active)         burst_request |-> ##[1:4] rate_limited;\nendproperty\nassert_p_reset_disable_33:assert property (p_reset_disable_33) else $error(\"\");"
    },
    {
        "id": "2922_2923",
        "sva1": "property p_reset_disable_34;\n@(posedge clk) disable iff(clock_async_reset)     sync_pulse |-> $stable(async_data);\nendproperty",
        "sva2": "property p_reset_disable_34;\n@(posedge clk) disable iff (clock_async_reset)     sync_pulse |-> $stable(async_data);\nendproperty\nassert_p_reset_disable_34:assert property (p_reset_disable_34) else $error(\"\");"
    },
    {
        "id": "2923_2924",
        "sva1": "property p_reset_disable_35;\n@(negedge clk) disable iff(voltage_scaling)     $changed(power_mode) |-> ##1 $stable(performance_level);\nendproperty",
        "sva2": "property p_reset_disable_35;\n@(negedge clk) disable iff (voltage_scaling)     $changed(power_mode) |-> ##1 $stable(performance_level);\nendproperty\nassert_p_reset_disable_35:assert property (p_reset_disable_35) else $error(\"\");"
    },
    {
        "id": "2924_2925",
        "sva1": "property p_reset_disable_36;\n@(posedge clk) disable iff(interrupt_mask)     $fell(irq_line) |-> !pending_interrupt;\nendproperty",
        "sva2": "property p_reset_disable_36;\n@(posedge clk) disable iff (interrupt_mask)     $fell(irq_line) |-> !pending_interrupt;\nendproperty\nassert_p_reset_disable_36:assert property (p_reset_disable_36) else $error(\"\");"
    },
    {
        "id": "2925_2926",
        "sva1": "property p_reset_disable_37;\n@(posedge clk) disable iff(dma_transfer_active)     buffer_full |-> ##1 transfer_complete;\nendproperty",
        "sva2": "property p_reset_disable_37;\n@(posedge clk) disable iff (dma_transfer_active)     buffer_full == 1'b1 |-> ##1 transfer_complete == 1'b1;\nendproperty\nassert_p_reset_disable_37:assert property (p_reset_disable_37) else $error(\"\");"
    },
    {
        "id": "2926_2927",
        "sva1": "property p_reset_disable_38;\n@(negedge clk) disable iff(clock_switchover)     $rose(clock_select) |-> ##2 $stable(new_clock);\nendproperty",
        "sva2": "property p_reset_disable_38;\n@(negedge clk) disable iff (clock_switchover)     $rose(clock_select) |-> ##2 $stable(new_clock);\nendproperty\nassert_p_reset_disable_38:assert property (p_reset_disable_38) else $error(\"\");"
    },
    {
        "id": "2927_2928",
        "sva1": "property p_reset_disable_39;\n@(posedge clk) disable iff(register_scan)     write_transaction |-> $past(read_transaction, 2);\nendproperty",
        "sva2": "property p_reset_disable_39;\n@(posedge clk) disable iff (register_scan)     write_transaction |-> $past(read_transaction, 2);\nendproperty\nassert_p_reset_disable_39:assert property (p_reset_disable_39) else $error(\"\");"
    },
    {
        "id": "2928_2929",
        "sva1": "property p_reset_disable_3;\n@(posedge clk) disable iff(!rst_n || test_mode)     $rose(valid) |-> ##2 ready;\nendproperty",
        "sva2": "property p_reset_disable_3;\n@(posedge clk) disable iff (!rst_n || test_mode)     $rose(valid) |-> ##2 ready;\nendproperty\nassert_p_reset_disable_3:assert property (p_reset_disable_3) else $error(\"\");"
    },
    {
        "id": "2929_2930",
        "sva1": "property p_reset_disable_40;\n@(posedge clk) disable iff(analog_calibration)     digital_cal_done |-> ##1 analog_cal_done;\nendproperty",
        "sva2": "property p_reset_disable_40;\n@(posedge clk) disable iff (analog_calibration)     digital_cal_done == 1'b1 |-> ##1 analog_cal_done == 1'b1;\nendproperty\nassert_p_reset_disable_40:assert property (p_reset_disable_40) else $error(\"\");"
    },
    {
        "id": "2930_2931",
        "sva1": "property p_reset_disable_41;\n@(negedge clk) disable iff(security_reset)     auth_failure |-> ##[1:3] lockout_active;\nendproperty",
        "sva2": "property p_reset_disable_41;\n@(negedge clk) disable iff (security_reset)     auth_failure == 1'b1 |-> ##[1:3] lockout_active == 1'b1;\nendproperty\nassert_p_reset_disable_41:assert property (p_reset_disable_41) else $error(\"\");"
    },
    {
        "id": "2931_2932",
        "sva1": "property p_reset_disable_42;\n@(posedge clk) disable iff(pipe_flush)     $rose(flush_request) |-> ##2 $fell(pipe_valid);\nendproperty",
        "sva2": "property p_reset_disable_42;\n@(posedge clk) disable iff (pipe_flush)     $rose(flush_request) |-> ##2 $fell(pipe_valid);\nendproperty\nassert_p_reset_disable_42:assert property (p_reset_disable_42) else $error(\"\");"
    },
    {
        "id": "2932_2933",
        "sva1": "property p_reset_disable_43;\n@(posedge clk) disable iff(clock_domain_reset)     $changed(cross_domain_signal) |-> ##1 $stable(sync_domain_signal);\nendproperty",
        "sva2": "property p_reset_disable_43;\n@(posedge clk) disable iff (clock_domain_reset)     $changed(cross_domain_signal) |-> ##1 $stable(sync_domain_signal);\nendproperty\nassert_p_reset_disable_43:assert property (p_reset_disable_43) else $error(\"\");"
    },
    {
        "id": "2933_2934",
        "sva1": "property p_reset_disable_44;\n@(negedge clk) disable iff(backup_mode)     $fell(main_power) |-> ##1 backup_active;\nendproperty",
        "sva2": "property p_reset_disable_44;\n@(negedge clk) disable iff (backup_mode)         $fell(main_power) |-> ##1 backup_active;\nendproperty\nassert_p_reset_disable_44:assert property (p_reset_disable_44) else $error(\"\");"
    },
    {
        "id": "2934_2935",
        "sva1": "property p_reset_disable_45;\n@(posedge clk) disable iff(protocol_reset)     $rose(phy_init) |-> ##3 link_training_done;\nendproperty",
        "sva2": "property p_reset_disable_45;\n@(posedge clk) disable iff (protocol_reset)     $rose(phy_init) |-> ##3 link_training_done;\nendproperty\nassert_p_reset_disable_45:assert property (p_reset_disable_45) else $error(\"\");"
    },
    {
        "id": "2935_2936",
        "sva1": "property p_reset_disable_46;\n@(posedge clk) disable iff(thermal_throttle)     temp_critical |-> ##1 performance_reduced;\nendproperty",
        "sva2": "property p_reset_disable_46;\n@(posedge clk) disable iff (thermal_throttle)         temp_critical |-> ##1 performance_reduced;\nendproperty\nassert_p_reset_disable_46:assert property (p_reset_disable_46) else $error(\"\");"
    },
    {
        "id": "2936_2937",
        "sva1": "property p_reset_disable_47;\n@(negedge clk) disable iff(clock_qualifier)     $rose(qualifier_enable) |-> ##1 $stable(qualified_clock);\nendproperty",
        "sva2": "property p_reset_disable_47;\n@(negedge clk) disable iff (clock_qualifier)     $rose(qualifier_enable) |-> ##1 $stable(qualified_clock);\nendproperty\nassert_p_reset_disable_47:assert property (p_reset_disable_47) else $error(\"\");"
    },
    {
        "id": "2937_2938",
        "sva1": "property p_reset_disable_48;\n@(posedge clk) disable iff(power_sequence_active)     voltage_ok |-> ##1 clock_ok;\nendproperty",
        "sva2": "property p_reset_disable_48;\n@(posedge clk) disable iff (power_sequence_active)     voltage_ok == 1'b1 |-> ##1 clock_ok == 1'b1;\nendproperty\nassert_p_reset_disable_48:assert property (p_reset_disable_48) else $error(\"\");"
    },
    {
        "id": "2938_2939",
        "sva1": "property p_reset_disable_49;\n@(posedge clk) disable iff(security_scan)     $changed(crypto_key) |-> ##1 $stable(crypto_output);\nendproperty",
        "sva2": "property p_reset_disable_49;\n@(posedge clk) disable iff (security_scan)     $changed(crypto_key) |-> ##1 $stable(crypto_output);\nendproperty\nassert_p_reset_disable_49:assert property (p_reset_disable_49) else $error(\"\");"
    },
    {
        "id": "2939_2940",
        "sva1": "property p_reset_disable_4;\n@(posedge clk) disable iff(system_reset)     $fell(en) |-> $stable(data_in);\nendproperty",
        "sva2": "property p_reset_disable_4;\n@(posedge clk) disable iff (system_reset)     $fell(en) |-> $stable(data_in);\nendproperty\nassert_p_reset_disable_4:assert property (p_reset_disable_4) else $error(\"\");"
    },
    {
        "id": "2940_2941",
        "sva1": "property p_reset_disable_50;\n@(negedge clk) disable iff(phase_adjustment)     $rose(phase_step) |-> ##2 $stable(clock_phase);\nendproperty",
        "sva2": "property p_reset_disable_50;\n@(negedge clk) disable iff (phase_adjustment)     $rose(phase_step) |-> ##2 $stable(clock_phase);\nendproperty\nassert_p_reset_disable_50:assert property (p_reset_disable_50) else $error(\"\");"
    },
    {
        "id": "2941_2942",
        "sva1": "property p_reset_disable_7;\n@(posedge clk) disable iff(!config_ready)     init_done |-> ##3 $stable(config_reg);\nendproperty",
        "sva2": "property p_reset_disable_7;\n@(posedge clk) disable iff (!config_ready)     init_done == 1'b1 |-> ##3 $stable(config_reg);\nendproperty\nassert_p_reset_disable_7:assert property (p_reset_disable_7) else $error(\"\");"
    },
    {
        "id": "2942_2943",
        "sva1": "property p_reset_disable_8;\n@(negedge clk) disable iff(force_stop)     $rose(transaction_active) |-> ##1 $fell(error_flag);\nendproperty",
        "sva2": "property p_reset_disable_8;\n@(negedge clk) disable iff (force_stop)     $rose(transaction_active) |-> ##1 $fell(error_flag);\nendproperty\nassert_p_reset_disable_8:assert property (p_reset_disable_8) else $error(\"\");"
    },
    {
        "id": "2943_2944",
        "sva1": "property p_reset_disable_9;\n@(posedge clk) disable iff(global_reset)     first_beat |=> next_beat[->3];\nendproperty",
        "sva2": "property p_reset_disable_9;\n@(posedge clk) disable iff (global_reset)     first_beat |=> next_beat[->3];\nendproperty\nassert_p_reset_disable_9:assert property (p_reset_disable_9) else $error(\"\");"
    },
    {
        "id": "2944_2945",
        "sva1": "property p_fixed_delay_10;\n@(posedge clk) (fifo_push && !fifo_full) |-> ##2 fifo_level_inc;\nendproperty",
        "sva2": "property p_fixed_delay_10;\n@(posedge clk)     (fifo_push && !fifo_full) |-> ##2 fifo_level_inc;\nendproperty\nassert_p_fixed_delay_10:assert property (p_fixed_delay_10) else $error(\"\");"
    },
    {
        "id": "2945_2946",
        "sva1": "property p_fixed_delay_11;\n@(posedge clk) (fifo_pop && !fifo_empty) |-> ##2 fifo_level_dec;\nendproperty",
        "sva2": "property p_fixed_delay_11;\n@(posedge clk)         (fifo_pop && !fifo_empty) |-> ##2 fifo_level_dec;\nendproperty\nassert_p_fixed_delay_11:assert property (p_fixed_delay_11) else $error(\"\");"
    },
    {
        "id": "2946_2947",
        "sva1": "property p_fixed_delay_12;\n@(posedge clk) (timeout_start && !timeout_clear) |-> ##8 timeout_event;\nendproperty",
        "sva2": "property p_fixed_delay_12;\n@(posedge clk)         (timeout_start && !timeout_clear) |-> ##8 timeout_event;\nendproperty\nassert_p_fixed_delay_12:assert property (p_fixed_delay_12) else $error(\"\");"
    },
    {
        "id": "2947_2948",
        "sva1": "property p_fixed_delay_13;\n@(posedge clk) (init_start && config_done) |-> ##6 init_complete;\nendproperty",
        "sva2": "property p_fixed_delay_13;\n@(posedge clk)     (init_start && config_done) |-> ##6 init_complete;\nendproperty\nassert_p_fixed_delay_13:assert property (p_fixed_delay_13) else $error(\"\");"
    },
    {
        "id": "2948_2949",
        "sva1": "property p_fixed_delay_14;\n@(posedge clk) (pwr_good && !sleep_mode) |-> ##3 core_active;\nendproperty",
        "sva2": "property p_fixed_delay_14;\n@(posedge clk)     (pwr_good && !sleep_mode) |-> ##3 core_active;\nendproperty\nassert_p_fixed_delay_14:assert property (p_fixed_delay_14) else $error(\"\");"
    },
    {
        "id": "2949_2950",
        "sva1": "property p_fixed_delay_15;\n@(posedge clk) (dma_req && grant) |-> ##4 dma_start;\nendproperty",
        "sva2": "property p_fixed_delay_15;\n@(posedge clk)         dma_req && grant |-> ##4 dma_start;\nendproperty\nassert_p_fixed_delay_15:assert property (p_fixed_delay_15) else $error(\"\");"
    },
    {
        "id": "2950_2951",
        "sva1": "property p_fixed_delay_16;\n@(posedge clk) (calib_start && ref_clk_stable) |-> ##10 calib_done;\nendproperty",
        "sva2": "property p_fixed_delay_16;\n@(posedge clk)     calib_start && ref_clk_stable |-> ##10 calib_done;\nendproperty\nassert_p_fixed_delay_16:assert property (p_fixed_delay_16) else $error(\"\");"
    },
    {
        "id": "2951_2952",
        "sva1": "property p_fixed_delay_17;\n@(posedge clk) (tx_enable && tx_ready) |-> ##2 tx_start;\nendproperty",
        "sva2": "property p_fixed_delay_17;\n@(posedge clk)         (tx_enable && tx_ready) |-> ##2 tx_start;\nendproperty\nassert_p_fixed_delay_17:assert property (p_fixed_delay_17) else $error(\"\");"
    },
    {
        "id": "2952_2953",
        "sva1": "property p_fixed_delay_18;\n@(posedge clk) (rx_enable && rx_ready) |-> ##3 rx_first_data;\nendproperty",
        "sva2": "property p_fixed_delay_18;\n@(posedge clk)         (rx_enable && rx_ready) |-> ##3 rx_first_data;\nendproperty\nassert_p_fixed_delay_18:assert property (p_fixed_delay_18) else $error(\"\");"
    },
    {
        "id": "2953_2954",
        "sva1": "property p_fixed_delay_19;\n@(posedge clk) (lock_req && !locked) |-> ##7 lock_ack;\nendproperty",
        "sva2": "property p_fixed_delay_19;\n@(posedge clk)         (lock_req && !locked) |-> ##7 lock_ack;\nendproperty\nassert_p_fixed_delay_19:assert property (p_fixed_delay_19) else $error(\"\");"
    },
    {
        "id": "2954_2955",
        "sva1": "property p_fixed_delay_1;\n@(posedge clk) $rose(req) |-> ##3 ack;\nendproperty",
        "sva2": "property p_fixed_delay_1;\n@(posedge clk)     $rose(req) |-> ##3 ack;\nendproperty\nassert_p_fixed_delay_1:assert property (p_fixed_delay_1) else $error(\"\");"
    },
    {
        "id": "2955_2956",
        "sva1": "property p_fixed_delay_20;\n@(posedge clk) (crc_start && data_valid) |-> ##5 crc_done;\nendproperty",
        "sva2": "property p_fixed_delay_20;\n@(posedge clk)         crc_start && data_valid |-> ##5 crc_done;\nendproperty\nassert_p_fixed_delay_20:assert property (p_fixed_delay_20) else $error(\"\");"
    },
    {
        "id": "2956_2957",
        "sva1": "property p_fixed_delay_21;\n@(posedge clk) (encrypt_en && key_ready) |-> ##6 encrypt_done;\nendproperty",
        "sva2": "property p_fixed_delay_21;\n@(posedge clk)     encrypt_en && key_ready |-> ##6 encrypt_done;\nendproperty\nassert_p_fixed_delay_21:assert property (p_fixed_delay_21) else $error(\"\");"
    },
    {
        "id": "2957_2958",
        "sva1": "property p_fixed_delay_22;\n@(posedge clk) (decrypt_en && iv_valid) |-> ##4 decrypt_first_out;\nendproperty",
        "sva2": "property p_fixed_delay_22;\n@(posedge clk)         (decrypt_en && iv_valid) |-> ##4 decrypt_first_out;\nendproperty\nassert_p_fixed_delay_22:assert property (p_fixed_delay_22) else $error(\"\");"
    },
    {
        "id": "2958_2959",
        "sva1": "property p_fixed_delay_23;\n@(posedge clk) (scan_en && test_mode) |-> ##3 scan_out_valid;\nendproperty",
        "sva2": "property p_fixed_delay_23;\n@(posedge clk)     (scan_en && test_mode) |-> ##3 scan_out_valid;\nendproperty\nassert_p_fixed_delay_23:assert property (p_fixed_delay_23) else $error(\"\");"
    },
    {
        "id": "2959_2960",
        "sva1": "property p_fixed_delay_24;\n@(posedge clk) (burst_start && addr_valid) |-> ##8 burst_complete;\nendproperty",
        "sva2": "property p_fixed_delay_24;\n@(posedge clk)         (burst_start && addr_valid) |-> ##8 burst_complete;\nendproperty\nassert_p_fixed_delay_24:assert property (p_fixed_delay_24) else $error(\"\");"
    },
    {
        "id": "2960_2961",
        "sva1": "property p_fixed_delay_25;\n@(posedge clk) (pipeline_flush && !stall) |-> ##2 pipeline_empty;\nendproperty",
        "sva2": "property p_fixed_delay_25;\n@(posedge clk)         (pipeline_flush && !stall) |-> ##2 pipeline_empty;\nendproperty\nassert_p_fixed_delay_25:assert property (p_fixed_delay_25) else $error(\"\");"
    },
    {
        "id": "2961_2962",
        "sva1": "property p_fixed_delay_26;\n@(posedge clk) (cache_invalidate && !busy) |-> ##3 cache_ready;\nendproperty",
        "sva2": "property p_fixed_delay_26;\n@(posedge clk)         (cache_invalidate && !busy) |-> ##3 cache_ready;\nendproperty\nassert_p_fixed_delay_26:assert property (p_fixed_delay_26) else $error(\"\");"
    },
    {
        "id": "2962_2963",
        "sva1": "property p_fixed_delay_27;\n@(posedge clk) (watchdog_enable && !reset) |-> ##256 watchdog_bark;\nendproperty",
        "sva2": "property p_fixed_delay_27;\n@(posedge clk)         (watchdog_enable && !reset) |-> ##256 watchdog_bark;\nendproperty\nassert_p_fixed_delay_27:assert property (p_fixed_delay_27) else $error(\"\");"
    },
    {
        "id": "2963_2964",
        "sva1": "property p_fixed_delay_28;\n@(posedge clk) (sensor_trigger && calibrated) |-> ##5 sensor_data_ready;\nendproperty",
        "sva2": "property p_fixed_delay_28;\n@(posedge clk)         (sensor_trigger && calibrated) |-> ##5 sensor_data_ready;\nendproperty\nassert_p_fixed_delay_28:assert property (p_fixed_delay_28) else $error(\"\");"
    },
    {
        "id": "2964_2965",
        "sva1": "property p_fixed_delay_29;\n@(posedge clk) (adc_start && ref_voltage_stable) |-> ##8 adc_done;\nendproperty",
        "sva2": "property p_fixed_delay_29;\n@(posedge clk)     (adc_start && ref_voltage_stable) |-> ##8 adc_done;\nendproperty\nassert_p_fixed_delay_29:assert property (p_fixed_delay_29) else $error(\"\");"
    },
    {
        "id": "2965_2966",
        "sva1": "property p_fixed_delay_2;\n@(posedge clk) data_valid |-> ##4 data_ready;\nendproperty",
        "sva2": "property p_fixed_delay_2;\n@(posedge clk)         data_valid == 1'b1 |-> ##4 data_ready == 1'b1;\nendproperty\nassert_p_fixed_delay_2:assert property (p_fixed_delay_2) else $error(\"\");"
    },
    {
        "id": "2966_2967",
        "sva1": "property p_fixed_delay_30;\n@(posedge clk) (dac_load && !dac_busy) |-> ##4 dac_output_valid;\nendproperty",
        "sva2": "property p_fixed_delay_30;\n@(posedge clk)         (dac_load && !dac_busy) |-> ##4 dac_output_valid;\nendproperty\nassert_p_fixed_delay_30:assert property (p_fixed_delay_30) else $error(\"\");"
    },
    {
        "id": "2967_2968",
        "sva1": "property p_fixed_delay_31;\n@(posedge clk) (pll_bypass && !lock_lost) |-> ##2 ref_clk_active;\nendproperty",
        "sva2": "property p_fixed_delay_31;\n@(posedge clk)     (pll_bypass && !lock_lost) |-> ##2 ref_clk_active;\nendproperty\nassert_p_fixed_delay_31:assert property (p_fixed_delay_31) else $error(\"\");"
    },
    {
        "id": "2968_2969",
        "sva1": "property p_fixed_delay_32;\n@(posedge clk) (phase_adj_en && !calib) |-> ##6 phase_adj_done;\nendproperty",
        "sva2": "property p_fixed_delay_32;\n@(posedge clk)         (phase_adj_en && !calib) |-> ##6 phase_adj_done;\nendproperty\nassert_p_fixed_delay_32:assert property (p_fixed_delay_32) else $error(\"\");"
    },
    {
        "id": "2969_2970",
        "sva1": "property p_fixed_delay_33;\n@(posedge clk) (freq_switch && pll_locked) |-> ##12 new_freq_stable;\nendproperty",
        "sva2": "property p_fixed_delay_33;\n@(posedge clk)     (freq_switch && pll_locked) |-> ##12 new_freq_stable;\nendproperty\nassert_p_fixed_delay_33:assert property (p_fixed_delay_33) else $error(\"\");"
    },
    {
        "id": "2970_2971",
        "sva1": "property p_fixed_delay_34;\n@(posedge clk) (mem_init && power_ok) |-> ##128 mem_ready;\nendproperty",
        "sva2": "property p_fixed_delay_34;\n@(posedge clk)         (mem_init && power_ok) |-> ##128 mem_ready;\nendproperty\nassert_p_fixed_delay_34:assert property (p_fixed_delay_34) else $error(\"\");"
    },
    {
        "id": "2971_2972",
        "sva1": "property p_fixed_delay_35;\n@(posedge clk) (flash_erase && !write_protect) |-> ##1024 erase_done;\nendproperty",
        "sva2": "property p_fixed_delay_35;\n@(posedge clk)     (flash_erase && !write_protect) |-> ##1024 erase_done;\nendproperty\nassert_p_fixed_delay_35:assert property (p_fixed_delay_35) else $error(\"\");"
    },
    {
        "id": "2972_2973",
        "sva1": "property p_fixed_delay_36;\n@(posedge clk) (flash_program && erase_done) |-> ##512 program_done;\nendproperty",
        "sva2": "property p_fixed_delay_36;\n@(posedge clk)     (flash_program && erase_done) |-> ##512 program_done;\nendproperty\nassert_p_fixed_delay_36:assert property (p_fixed_delay_36) else $error(\"\");"
    },
    {
        "id": "2973_2974",
        "sva1": "property p_fixed_delay_37;\n@(posedge clk) (jtag_reset && tck_stable) |-> ##3 jtag_ready;\nendproperty",
        "sva2": "property p_fixed_delay_37;\n@(posedge clk)     (jtag_reset && tck_stable) |-> ##3 jtag_ready;\nendproperty\nassert_p_fixed_delay_37:assert property (p_fixed_delay_37) else $error(\"\");"
    },
    {
        "id": "2974_2975",
        "sva1": "property p_fixed_delay_38;\n@(posedge clk) (boundary_scan_en && test_mode) |-> ##4 scan_chain_active;\nendproperty",
        "sva2": "property p_fixed_delay_38;\n@(posedge clk)         (boundary_scan_en && test_mode) |-> ##4 scan_chain_active;\nendproperty\nassert_p_fixed_delay_38:assert property (p_fixed_delay_38) else $error(\"\");"
    },
    {
        "id": "2975_2976",
        "sva1": "property p_fixed_delay_39;\n@(posedge clk) (thermal_shutdown && !override) |-> ##2 power_down;\nendproperty",
        "sva2": "property p_fixed_delay_39;\n@(posedge clk)     (thermal_shutdown && !override) |-> ##2 power_down;\nendproperty\nassert_p_fixed_delay_39:assert property (p_fixed_delay_39) else $error(\"\");"
    },
    {
        "id": "2976_2977",
        "sva1": "property p_fixed_delay_3;\n@(posedge clk) (start && !busy) |-> ##2 first_beat;\nendproperty",
        "sva2": "property p_fixed_delay_3;\n@(posedge clk)         (start && !busy) |-> ##2 first_beat;\nendproperty\nassert_p_fixed_delay_3:assert property (p_fixed_delay_3) else $error(\"\");"
    },
    {
        "id": "2977_2978",
        "sva1": "property p_fixed_delay_40;\n@(posedge clk) (voltage_drop && !bypass) |-> ##3 brownout_reset;\nendproperty",
        "sva2": "property p_fixed_delay_40;\n@(posedge clk)         (voltage_drop && !bypass) |-> ##3 brownout_reset;\nendproperty\nassert_p_fixed_delay_40:assert property (p_fixed_delay_40) else $error(\"\");"
    },
    {
        "id": "2978_2979",
        "sva1": "property p_fixed_delay_41;\n@(posedge clk) (bist_start && mem_idle) |-> ##64 bist_complete;\nendproperty",
        "sva2": "property p_fixed_delay_41;\n@(posedge clk)         (bist_start && mem_idle) |-> ##64 bist_complete;\nendproperty\nassert_p_fixed_delay_41:assert property (p_fixed_delay_41) else $error(\"\");"
    },
    {
        "id": "2979_2980",
        "sva1": "property p_fixed_delay_42;\n@(posedge clk) (ecc_enable && !uncorrectable) |-> ##2 ecc_corrected;\nendproperty",
        "sva2": "property p_fixed_delay_42;\n@(posedge clk)         (ecc_enable && !uncorrectable) |-> ##2 ecc_corrected;\nendproperty\nassert_p_fixed_delay_42:assert property (p_fixed_delay_42) else $error(\"\");"
    },
    {
        "id": "2980_2981",
        "sva1": "property p_fixed_delay_43;\n@(posedge clk) (parity_gen && data_in_valid) |-> ##1 parity_out;\nendproperty",
        "sva2": "property p_fixed_delay_43;\n@(posedge clk)         parity_gen && data_in_valid |-> ##1 parity_out;\nendproperty\nassert_p_fixed_delay_43:assert property (p_fixed_delay_43) else $error(\"\");"
    },
    {
        "id": "2981_2982",
        "sva1": "property p_fixed_delay_44;\n@(posedge clk) (crc_check && packet_end) |-> ##3 crc_match;\nendproperty",
        "sva2": "property p_fixed_delay_44;\n@(posedge clk)         (crc_check && packet_end) |-> ##3 crc_match;\nendproperty\nassert_p_fixed_delay_44:assert property (p_fixed_delay_44) else $error(\"\");"
    },
    {
        "id": "2982_2983",
        "sva1": "property p_fixed_delay_45;\n@(posedge clk) (hash_start && !reset) |-> ##16 hash_ready;\nendproperty",
        "sva2": "property p_fixed_delay_45;\n@(posedge clk)         (hash_start && !reset) |-> ##16 hash_ready;\nendproperty\nassert_p_fixed_delay_45:assert property (p_fixed_delay_45) else $error(\"\");"
    },
    {
        "id": "2983_2984",
        "sva1": "property p_fixed_delay_46;\n@(posedge clk) (signature_gen && message_loaded) |-> ##32 signature_valid;\nendproperty",
        "sva2": "property p_fixed_delay_46;\n@(posedge clk)         (signature_gen && message_loaded) |-> ##32 signature_valid;\nendproperty\nassert_p_fixed_delay_46:assert property (p_fixed_delay_46) else $error(\"\");"
    },
    {
        "id": "2984_2985",
        "sva1": "property p_fixed_delay_47;\n@(posedge clk) (key_exchange_start && prime_ready) |-> ##128 shared_secret_ready;\nendproperty",
        "sva2": "property p_fixed_delay_47;\n@(posedge clk)         (key_exchange_start && prime_ready) |-> ##128 shared_secret_ready;\nendproperty\nassert_p_fixed_delay_47:assert property (p_fixed_delay_47) else $error(\"\");"
    },
    {
        "id": "2985_2986",
        "sva1": "property p_fixed_delay_48;\n@(posedge clk) (random_seed && entropy_valid) |-> ##4 random_num_ready;\nendproperty",
        "sva2": "property p_fixed_delay_48;\n@(posedge clk)     (random_seed && entropy_valid) |-> ##4 random_num_ready;\nendproperty\nassert_p_fixed_delay_48:assert property (p_fixed_delay_48) else $error(\"\");"
    },
    {
        "id": "2986_2987",
        "sva1": "property p_fixed_delay_49;\n@(posedge clk) (secure_boot && image_verified) |-> ##8 boot_complete;\nendproperty",
        "sva2": "property p_fixed_delay_49;\n@(posedge clk)         (secure_boot && image_verified) |-> ##8 boot_complete;\nendproperty\nassert_p_fixed_delay_49:assert property (p_fixed_delay_49) else $error(\"\");"
    },
    {
        "id": "2987_2988",
        "sva1": "property p_fixed_delay_4;\n@(posedge clk) $fell(reset_n) |-> ##1 $stable(config_reg);\nendproperty",
        "sva2": "property p_fixed_delay_4;\n@(posedge clk)     $fell(reset_n) |-> ##1 $stable(config_reg);\nendproperty\nassert_p_fixed_delay_4:assert property (p_fixed_delay_4) else $error(\"\");"
    },
    {
        "id": "2988_2989",
        "sva1": "property p_fixed_delay_50;\n@(posedge clk) (debug_mode && !secure_mode) |-> ##2 debug_port_active;\nendproperty",
        "sva2": "property p_fixed_delay_50;\n@(posedge clk)         (debug_mode && !secure_mode) |-> ##2 debug_port_active;\nendproperty\nassert_p_fixed_delay_50:assert property (p_fixed_delay_50) else $error(\"\");"
    },
    {
        "id": "2989_2990",
        "sva1": "property p_fixed_delay_5;\n@(posedge clk) (wr_en && full) |-> ##3 overflow_flag;\nendproperty",
        "sva2": "property p_fixed_delay_5;\n@(posedge clk)     (wr_en && full) |-> ##3 overflow_flag;\nendproperty\nassert_p_fixed_delay_5:assert property (p_fixed_delay_5) else $error(\"\");"
    },
    {
        "id": "2990_2991",
        "sva1": "property p_fixed_delay_6;\n@(posedge clk) (rd_en && empty) |-> ##2 underflow_flag;\nendproperty",
        "sva2": "property p_fixed_delay_6;\n@(posedge clk)         (rd_en && empty) |-> ##2 underflow_flag;\nendproperty\nassert_p_fixed_delay_6:assert property (p_fixed_delay_6) else $error(\"\");"
    },
    {
        "id": "2991_2992",
        "sva1": "property p_fixed_delay_7;\n@(posedge clk) $changed(addr) |-> ##3 data_out_valid;\nendproperty",
        "sva2": "property p_fixed_delay_7;\n@(posedge clk)         $changed(addr) |-> ##3 data_out_valid;\nendproperty\nassert_p_fixed_delay_7:assert property (p_fixed_delay_7) else $error(\"\");"
    },
    {
        "id": "2992_2993",
        "sva1": "property p_fixed_delay_8;\n@(posedge clk) (error && !mask) |-> ##4 interrupt;\nendproperty",
        "sva2": "property p_fixed_delay_8;\n@(posedge clk)         (error && !mask) |-> ##4 interrupt;\nendproperty\nassert_p_fixed_delay_8:assert property (p_fixed_delay_8) else $error(\"\");"
    },
    {
        "id": "2993_2994",
        "sva1": "property p_fixed_delay_9;\n@(posedge clk) (sync_pulse && enabled) |-> ##5 sync_done;\nendproperty",
        "sva2": "property p_fixed_delay_9;\n@(posedge clk)         (sync_pulse && enabled) |-> ##5 sync_done;\nendproperty\nassert_p_fixed_delay_9:assert property (p_fixed_delay_9) else $error(\"\");"
    },
    {
        "id": "2994_2995",
        "sva1": "property prop_10;\n@(posedge clk)     $fell(ready) |-> ##[2:6] $stable(output_data)\nendproperty",
        "sva2": "property prop_10;\n@(posedge clk)     $fell(ready) |-> ##[2:6] $stable(output_data);\nendproperty\nassert_prop_10:assert property (prop_10) else $error(\"\");"
    },
    {
        "id": "2995_2996",
        "sva1": "property prop_11;\n@(negedge clk)     error_detected |-> ##[4:12] error_handled\nendproperty",
        "sva2": "property prop_11;\n@(negedge clk)     error_detected == 1'b1 |-> ##[4:12] error_handled;\nendproperty\nassert_prop_11:assert property (prop_11) else $error(\"\");"
    },
    {
        "id": "2996_2997",
        "sva1": "property prop_12;\n@(posedge clk)     addr_valid |-> ##[3:9] data_ready\nendproperty",
        "sva2": "property prop_12;\n@(posedge clk)     addr_valid == 1'b1 |-> ##[3:9] data_ready == 1'b1;\nendproperty\nassert_prop_12:assert property (prop_12) else $error(\"\");"
    },
    {
        "id": "2997_2998",
        "sva1": "property prop_13;\n@(posedge clk)     $rose(scan_enable) |-> ##[5:10] scan_complete\nendproperty",
        "sva2": "property prop_13;\n@(posedge clk)         $rose(scan_enable) |-> ##[5:10] scan_complete;\nendproperty\nassert_prop_13:assert property (prop_13) else $error(\"\");"
    },
    {
        "id": "2998_2999",
        "sva1": "property prop_14;\n@(negedge clk)     power_down |-> ##[1:5] all_modules_off\nendproperty",
        "sva2": "property prop_14;\n@(negedge clk)     power_down == 1'b1 |-> ##[1:5] all_modules_off == 1'b1;\nendproperty\nassert_prop_14:assert property (prop_14) else $error(\"\");"
    },
    {
        "id": "2999_3000",
        "sva1": "property prop_15;\n@(posedge clk)     sync_pulse |-> ##[7:14] sync_ack\nendproperty",
        "sva2": "property prop_15;\n@(posedge clk)         sync_pulse == 1'b1 |-> ##[7:14] sync_ack;\nendproperty\nassert_prop_15:assert property (prop_15) else $error(\"\");"
    },
    {
        "id": "3000_3001",
        "sva1": "property prop_16;\n@(posedge clk)     $fell(lock) |-> ##[2:8] $stable(shared_bus)\nendproperty",
        "sva2": "property prop_16;\n@(posedge clk)     $fell(lock) |-> ##[2:8] $stable(shared_bus);\nendproperty\nassert_prop_16:assert property (prop_16) else $error(\"\");"
    },
    {
        "id": "3001_3002",
        "sva1": "property prop_17;\n@(negedge clk)     calibration_start |-> ##[15:30] calibration_done\nendproperty",
        "sva2": "property prop_17;\n@(negedge clk)     calibration_start == 1'b1 |-> ##[15:30] calibration_done == 1'b1;\nendproperty\nassert_prop_17:assert property (prop_17) else $error(\"\");"
    },
    {
        "id": "3002_3003",
        "sva1": "property prop_18;\n@(posedge clk)     threshold_crossed |-> ##[4:12] alarm_triggered\nendproperty",
        "sva2": "property prop_18;\n@(posedge clk)         threshold_crossed |-> ##[4:12] alarm_triggered;\nendproperty\nassert_prop_18:assert property (prop_18) else $error(\"\");"
    },
    {
        "id": "3003_3004",
        "sva1": "property prop_19;\n@(posedge clk)     $rose(test_mode) |-> ##[3:6] test_data_valid\nendproperty",
        "sva2": "property prop_19;\n@(posedge clk)         $rose(test_mode) |-> ##[3:6] test_data_valid;\nendproperty\nassert_prop_19:assert property (prop_19) else $error(\"\");"
    },
    {
        "id": "3004_3005",
        "sva1": "property prop_1;\n@(posedge clk)     start_transfer |-> ##[3:8] data_valid\nendproperty",
        "sva2": "property prop_1;\n@(posedge clk)         start_transfer == 1'b1 |-> ##[3:8] data_valid == 1'b1;\nendproperty\nassert_prop_1:assert property (prop_1) else $error(\"\");"
    },
    {
        "id": "3005_3006",
        "sva1": "property prop_20;\n@(negedge clk)     config_load |-> ##[2:5] config_applied\nendproperty",
        "sva2": "property prop_20;\n@(negedge clk)     config_load == 1'b1 |-> ##[2:5] config_applied;\nendproperty\nassert_prop_20:assert property (prop_20) else $error(\"\");"
    },
    {
        "id": "3006_3007",
        "sva1": "property prop_21;\n@(posedge clk)     phase_align |-> ##[8:16] phase_locked\nendproperty",
        "sva2": "property prop_21;\n@(posedge clk)     phase_align == 1'b1 |-> ##[8:16] phase_locked == 1'b1;\nendproperty\nassert_prop_21:assert property (prop_21) else $error(\"\");"
    },
    {
        "id": "3007_3008",
        "sva1": "property prop_22;\n@(posedge clk)     $fell(security_en) |-> ##[1:4] $stable(sensitive_data)\nendproperty",
        "sva2": "property prop_22;\n@(posedge clk)         $fell(security_en) |-> ##[1:4] $stable(sensitive_data);\nendproperty\nassert_prop_22:assert property (prop_22) else $error(\"\");"
    },
    {
        "id": "3008_3009",
        "sva1": "property prop_23;\n@(negedge clk)     voltage_change |-> ##[5:12] regulator_stable\nendproperty",
        "sva2": "property prop_23;\n@(negedge clk)     voltage_change |-> ##[5:12] regulator_stable;\nendproperty\nassert_prop_23:assert property (prop_23) else $error(\"\");"
    },
    {
        "id": "3009_3010",
        "sva1": "property prop_24;\n@(posedge clk)     freq_switch |-> ##[10:20] pll_locked\nendproperty",
        "sva2": "property prop_24;\n@(posedge clk)     freq_switch == 1'b1 |-> ##[10:20] pll_locked == 1'b1;\nendproperty\nassert_prop_24:assert property (prop_24) else $error(\"\");"
    },
    {
        "id": "3010_3011",
        "sva1": "property prop_25;\n@(posedge clk)     $rose(debug_enable) |-> ##[2:8] debug_data_available\nendproperty",
        "sva2": "property prop_25;\n@(posedge clk)         $rose(debug_enable) |-> ##[2:8] debug_data_available;\nendproperty\nassert_prop_25:assert property (prop_25) else $error(\"\");"
    },
    {
        "id": "3011_3012",
        "sva1": "property prop_26;\n@(negedge clk)     sensor_trigger |-> ##[3:9] sensor_data_ready\nendproperty",
        "sva2": "property prop_26;\n@(negedge clk)     sensor_trigger == 1'b1 |-> ##[3:9] sensor_data_ready == 1'b1;\nendproperty\nassert_prop_26:assert property (prop_26) else $error(\"\");"
    },
    {
        "id": "3012_3013",
        "sva1": "property prop_27;\n@(posedge clk)     encryption_start |-> ##[12:24] encryption_done\nendproperty",
        "sva2": "property prop_27;\n@(posedge clk)         encryption_start == 1'b1 |-> ##[12:24] encryption_done == 1'b1;\nendproperty\nassert_prop_27:assert property (prop_27) else $error(\"\");"
    },
    {
        "id": "3013_3014",
        "sva1": "property prop_28;\n@(posedge clk)     $fell(backpressure) |-> ##[1:3] $stable(throughput)\nendproperty",
        "sva2": "property prop_28;\n@(posedge clk)     $fell(backpressure) |-> ##[1:3] $stable(throughput);\nendproperty\nassert_prop_28:assert property (prop_28) else $error(\"\");"
    },
    {
        "id": "3014_3015",
        "sva1": "property prop_29;\n@(negedge clk)     crc_check |-> ##[4:8] crc_valid\nendproperty",
        "sva2": "property prop_29;\n@(negedge clk)     crc_check == 1'b1 |-> ##[4:8] crc_valid;\nendproperty\nassert_prop_29:assert property (prop_29) else $error(\"\");"
    },
    {
        "id": "3015_3016",
        "sva1": "property prop_2;\n@(negedge clk)     $fell(enable) |-> ##[1:4] $stable(config_data)\nendproperty",
        "sva2": "property prop_2;\n@(negedge clk)     $fell(enable) |-> ##[1:4] $stable(config_data);\nendproperty\nassert_prop_2:assert property (prop_2) else $error(\"\");"
    },
    {
        "id": "3016_3017",
        "sva1": "property prop_30;\n@(posedge clk)     frame_sync |-> ##[6:12] frame_valid\nendproperty",
        "sva2": "property prop_30;\n@(posedge clk)     frame_sync == 1'b1 |-> ##[6:12] frame_valid;\nendproperty\nassert_prop_30:assert property (prop_30) else $error(\"\");"
    },
    {
        "id": "3017_3018",
        "sva1": "property prop_31;\n@(posedge clk)     $rose(authenticate) |-> ##[5:10] auth_complete\nendproperty",
        "sva2": "property prop_31;\n@(posedge clk)         $rose(authenticate) |-> ##[5:10] auth_complete;\nendproperty\nassert_prop_31:assert property (prop_31) else $error(\"\");"
    },
    {
        "id": "3018_3019",
        "sva1": "property prop_32;\n@(negedge clk)     parity_error |-> ##[1:2] error_flag_set\nendproperty",
        "sva2": "property prop_32;\n@(negedge clk)     parity_error == 1'b1 |-> ##[1:2] error_flag_set;\nendproperty\nassert_prop_32:assert property (prop_32) else $error(\"\");"
    },
    {
        "id": "3019_3020",
        "sva1": "property prop_34;\n@(posedge clk)     $fell(clock_enable) |-> ##[2:5] $stable(output_bus)\nendproperty",
        "sva2": "property prop_34;\n@(posedge clk)     $fell(clock_enable) |-> ##[2:5] $stable(output_bus);\nendproperty\nassert_prop_34:assert property (prop_34) else $error(\"\");"
    },
    {
        "id": "3020_3021",
        "sva1": "property prop_35;\n@(negedge clk)     adc_start |-> ##[4:12] adc_data_valid\nendproperty",
        "sva2": "property prop_35;\n@(negedge clk)     adc_start == 1'b1 |-> ##[4:12] adc_data_valid;\nendproperty\nassert_prop_35:assert property (prop_35) else $error(\"\");"
    },
    {
        "id": "3021_3022",
        "sva1": "property prop_36;\n@(posedge clk)     ecc_correct |-> ##[8:16] data_corrected\nendproperty",
        "sva2": "property prop_36;\n@(posedge clk)     ecc_correct == 1'b1 |-> ##[8:16] data_corrected == 1'b1;\nendproperty\nassert_prop_36:assert property (prop_36) else $error(\"\");"
    },
    {
        "id": "3022_3023",
        "sva1": "property prop_37;\n@(posedge clk)     $rose(compression_en) |-> ##[3:6] compression_done\nendproperty",
        "sva2": "property prop_37;\n@(posedge clk)     $rose(compression_en) |-> ##[3:6] compression_done;\nendproperty\nassert_prop_37:assert property (prop_37) else $error(\"\");"
    },
    {
        "id": "3023_3024",
        "sva1": "property prop_38;\n@(negedge clk)     thermal_event |-> ##[5:10] thermal_control_active\nendproperty",
        "sva2": "property prop_38;\n@(negedge clk)     thermal_event == 1'b1 |-> ##[5:10] thermal_control_active == 1'b1;\nendproperty\nassert_prop_38:assert property (prop_38) else $error(\"\");"
    },
    {
        "id": "3024_3025",
        "sva1": "property prop_39;\n@(posedge clk)     hash_start |-> ##[12:24] hash_complete\nendproperty",
        "sva2": "property prop_39;\n@(posedge clk)         hash_start == 1'b1 |-> ##[12:24] hash_complete == 1'b1;\nendproperty\nassert_prop_39:assert property (prop_39) else $error(\"\");"
    },
    {
        "id": "3025_3026",
        "sva1": "property prop_3;\n@(posedge clk)     fifo_empty |-> ##[2:5] !fifo_full\nendproperty",
        "sva2": "property prop_3;\n@(posedge clk)     fifo_empty == 1'b1 |-> ##[2:5] !fifo_full;\nendproperty\nassert_prop_3:assert property (prop_3) else $error(\"\");"
    },
    {
        "id": "3026_3027",
        "sva1": "property prop_40;\n@(posedge clk)     $fell(standby_mode) |-> ##[1:4] $stable(config_regs)\nendproperty",
        "sva2": "property prop_40;\n@(posedge clk)     $fell(standby_mode) |-> ##[1:4] $stable(config_regs);\nendproperty\nassert_prop_40:assert property (prop_40) else $error(\"\");"
    },
    {
        "id": "3027_3028",
        "sva1": "property prop_41;\n@(negedge clk)     dsp_load |-> ##[3:9] dsp_ready\nendproperty",
        "sva2": "property prop_41;\n@(negedge clk)     dsp_load == 1'b1 |-> ##[3:9] dsp_ready;\nendproperty\nassert_prop_41:assert property (prop_41) else $error(\"\");"
    },
    {
        "id": "3028_3029",
        "sva1": "property prop_42;\n@(posedge clk)     pattern_match |-> ##[5:15] match_flag_set\nendproperty",
        "sva2": "property prop_42;\n@(posedge clk)         pattern_match |-> ##[5:15] match_flag_set;\nendproperty\nassert_prop_42:assert property (prop_42) else $error(\"\");"
    },
    {
        "id": "3029_3030",
        "sva1": "property prop_43;\n@(posedge clk)     $rose(encrypt_mode) |-> ##[2:6] cipher_ready\nendproperty",
        "sva2": "property prop_43;\n@(posedge clk)         $rose(encrypt_mode) |-> ##[2:6] cipher_ready;\nendproperty\nassert_prop_43:assert property (prop_43) else $error(\"\");"
    },
    {
        "id": "3030_3031",
        "sva1": "property prop_44;\n@(negedge clk)     voltage_drop |-> ##[1:3] brownout_reset\nendproperty",
        "sva2": "property prop_44;\n@(negedge clk)     voltage_drop == 1'b1 |-> ##[1:3] brownout_reset == 1'b1;\nendproperty\nassert_prop_44:assert property (prop_44) else $error(\"\");"
    },
    {
        "id": "3031_3032",
        "sva1": "property prop_45;\n@(posedge clk)     dma_channel_switch |-> ##[4:8] dma_channel_ready\nendproperty",
        "sva2": "property prop_45;\n@(posedge clk)     dma_channel_switch == 1'b1 |-> ##[4:8] dma_channel_ready == 1'b1;\nendproperty\nassert_prop_45:assert property (prop_45) else $error(\"\");"
    },
    {
        "id": "3032_3033",
        "sva1": "property prop_47;\n@(negedge clk)     filter_update |-> ##[3:7] filter_stable\nendproperty",
        "sva2": "property prop_47;\n@(negedge clk)     filter_update == 1'b1 |-> ##[3:7] filter_stable;\nendproperty\nassert_prop_47:assert property (prop_47) else $error(\"\");"
    },
    {
        "id": "3033_3034",
        "sva1": "property prop_46;\n@(posedge clk)     $fell(clock_div_en) |-> ##[2:5] $stable(divided_clk)\nendproperty",
        "sva2": "property prop_46;\n@(posedge clk)     $fell(clock_div_en) |-> ##[2:5] $stable(divided_clk);\nendproperty\nassert_prop_46:assert property (prop_46) else $error(\"\");"
    },
    {
        "id": "3034_3035",
        "sva1": "property prop_49;\n@(posedge clk)     $rose(scan_chain_en) |-> ##[5:10] scan_data_valid\nendproperty",
        "sva2": "property prop_49;\n@(posedge clk)     $rose(scan_chain_en) |-> ##[5:10] scan_data_valid;\nendproperty\nassert_prop_49:assert property (prop_49) else $error(\"\");"
    },
    {
        "id": "3035_3036",
        "sva1": "property prop_48;\n@(posedge clk)     protocol_start |-> ##[6:12] protocol_established\nendproperty",
        "sva2": "property prop_48;\n@(posedge clk)     protocol_start == 1'b1 |-> ##[6:12] protocol_established == 1'b1;\nendproperty\nassert_prop_48:assert property (prop_48) else $error(\"\");"
    },
    {
        "id": "3036_3037",
        "sva1": "property prop_4;\n@(posedge clk)     write_req |-> ##[4:10] write_ack\nendproperty",
        "sva2": "property prop_4;\n@(posedge clk)         write_req == 1'b1 |-> ##[4:10] write_ack;\nendproperty\nassert_prop_4:assert property (prop_4) else $error(\"\");"
    },
    {
        "id": "3037_3038",
        "sva1": "property prop_50;\n@(negedge clk)     watchdog_trigger |-> ##[1:4] system_reset\nendproperty",
        "sva2": "property prop_50;\n@(negedge clk)     watchdog_trigger == 1'b1 |-> ##[1:4] system_reset == 1'b1;\nendproperty\nassert_prop_50:assert property (prop_50) else $error(\"\");"
    },
    {
        "id": "3038_3039",
        "sva1": "property prop_5;\n@(negedge clk)     $rose(interrupt) |-> ##[3:7] interrupt_ack\nendproperty",
        "sva2": "property prop_5;\n@(negedge clk)         $rose(interrupt) |-> ##[3:7] interrupt_ack;\nendproperty\nassert_prop_5:assert property (prop_5) else $error(\"\");"
    },
    {
        "id": "3039_3040",
        "sva1": "property prop_6;\n@(posedge clk)     cache_miss |-> ##[5:15] cache_fill_done\nendproperty",
        "sva2": "property prop_6;\n@(posedge clk)     cache_miss == 1'b1 |-> ##[5:15] cache_fill_done == 1'b1;\nendproperty\nassert_prop_6:assert property (prop_6) else $error(\"\");"
    },
    {
        "id": "3040_3041",
        "sva1": "property prop_7;\n@(posedge clk)     packet_start |-> ##[8:16] packet_end\nendproperty",
        "sva2": "property prop_7;\n@(posedge clk)         packet_start == 1'b1 |-> ##[8:16] packet_end;\nendproperty\nassert_prop_7:assert property (prop_7) else $error(\"\");"
    },
    {
        "id": "3041_3042",
        "sva1": "property prop_8;\n@(negedge clk)     reset_asserted |-> ##[1:3] !bus_grant\nendproperty",
        "sva2": "property prop_8;\n@(negedge clk)     reset_asserted == 1'b1 |-> ##[1:3] !bus_grant;\nendproperty\nassert_prop_8:assert property (prop_8) else $error(\"\");"
    },
    {
        "id": "3042_3043",
        "sva1": "property prop_9;\n@(posedge clk)     dma_request |-> ##[10:20] dma_complete\nendproperty",
        "sva2": "property prop_9;\n@(posedge clk)     dma_request == 1'b1 |-> ##[10:20] dma_complete == 1'b1;\nendproperty\nassert_prop_9:assert property (prop_9) else $error(\"\");"
    },
    {
        "id": "3043_3044",
        "sva1": "property p_alarm_implies_action;\n@(posedge clk) alarm_trigger |-> safety_action;\nendproperty",
        "sva2": "property p_alarm_implies_action;\n@(posedge clk)         alarm_trigger == 1'b1 |-> safety_action == 1'b1;\nendproperty\nassert_p_alarm_implies_action:assert property (p_alarm_implies_action) else $error(\"\");"
    },
    {
        "id": "3044_3045",
        "sva1": "property p_phase_match_implies_enable;\n@(posedge clk) phase_match |-> pll_enable;\nendproperty",
        "sva2": "property p_phase_match_implies_enable;\n@(posedge clk)         phase_match |-> pll_enable;\nendproperty\nassert_p_phase_match_implies_enable:assert property (p_phase_match_implies_enable) else $error(\"\");"
    },
    {
        "id": "3045_3046",
        "sva1": "property p_sync_implies_valid;\n@(posedge clk) sync_pulse |-> data_valid;\nendproperty",
        "sva2": "property p_sync_implies_valid;\n@(posedge clk)         sync_pulse |-> data_valid;\nendproperty\nassert_p_sync_implies_valid:assert property (p_sync_implies_valid) else $error(\"\");"
    },
    {
        "id": "3046_3047",
        "sva1": "property p_thermal_implies_throttle;\n@(posedge clk) thermal_limit |-> clock_throttle;\nendproperty",
        "sva2": "property p_thermal_implies_throttle;\n@(posedge clk)         thermal_limit |-> clock_throttle;\nendproperty\nassert_p_thermal_implies_throttle:assert property (p_thermal_implies_throttle) else $error(\"\");"
    },
    {
        "id": "3047_3048",
        "sva1": "property p_authenticate_implies_access;\n@(posedge clk) auth_success |-> access_grant;\nendproperty",
        "sva2": "property p_authenticate_implies_access;\n@(posedge clk)     auth_success == 1'b1 |-> access_grant == 1'b1;\nendproperty\nassert_p_authenticate_implies_access:assert property (p_authenticate_implies_access) else $error(\"\");"
    },
    {
        "id": "3048_3049",
        "sva1": "property p_fault_implies_shutdown;\n@(posedge clk) fault_detected |-> graceful_shutdown;\nendproperty",
        "sva2": "property p_fault_implies_shutdown;\n@(posedge clk)         fault_detected == 1'b1 |-> graceful_shutdown == 1'b1;\nendproperty\nassert_p_fault_implies_shutdown:assert property (p_fault_implies_shutdown) else $error(\"\");"
    },
    {
        "id": "3049_3050",
        "sva1": "property p_config_implies_ready;\n@(posedge clk) config_done |-> module_ready;\nendproperty",
        "sva2": "property p_config_implies_ready;\n@(posedge clk)         config_done == 1'b1 |-> module_ready == 1'b1;\nendproperty\nassert_p_config_implies_ready:assert property (p_config_implies_ready) else $error(\"\");"
    },
    {
        "id": "3050_3051",
        "sva1": "property p_power_good_implies_enable;\n@(posedge clk) power_good |-> chip_enable;\nendproperty",
        "sva2": "property p_power_good_implies_enable;\n@(posedge clk)         power_good == 1'b1 |-> chip_enable == 1'b1;\nendproperty\nassert_p_power_good_implies_enable:assert property (p_power_good_implies_enable) else $error(\"\");"
    },
    {
        "id": "3051_3052",
        "sva1": "property p_or_48;\n@(posedge clk)     (clock_lost || reset_asserted) |-> !system_active\nendproperty",
        "sva2": "property p_or_48;\n@(posedge clk)         (clock_lost || reset_asserted) |-> !system_active;\nendproperty\nassert_p_or_48:assert property (p_or_48) else $error(\"\");"
    },
    {
        "id": "3052_3053",
        "sva1": "property p_frame_start_implies_active;\n@(posedge clk) frame_start |-> display_active;\nendproperty",
        "sva2": "property p_frame_start_implies_active;\n@(posedge clk)         frame_start |-> display_active;\nendproperty\nassert_p_frame_start_implies_active:assert property (p_frame_start_implies_active) else $error(\"\");"
    },
    {
        "id": "3053_3054",
        "sva1": "property p_calibration_implies_update;\n@(posedge clk) calibration_done |-> coeff_update;\nendproperty",
        "sva2": "property p_calibration_implies_update;\n@(posedge clk)         calibration_done == 1'b1 |-> coeff_update == 1'b1;\nendproperty\nassert_p_calibration_implies_update:assert property (p_calibration_implies_update) else $error(\"\");"
    },
    {
        "id": "3054_3055",
        "sva1": "property p_data_valid_implies_ready;\n@(posedge clk) data_valid |-> fifo_ready;\nendproperty",
        "sva2": "property p_data_valid_implies_ready;\n@(posedge clk)         data_valid == 1'b1 |-> fifo_ready == 1'b1;\nendproperty\nassert_p_data_valid_implies_ready:assert property (p_data_valid_implies_ready) else $error(\"\");"
    },
    {
        "id": "3055_3056",
        "sva1": "property p_checksum_implies_accept;\n@(posedge clk) checksum_ok |-> packet_accept;\nendproperty",
        "sva2": "property p_checksum_implies_accept;\n@(posedge clk)     checksum_ok == 1'b1 |-> packet_accept == 1'b1;\nendproperty\nassert_p_checksum_implies_accept:assert property (p_checksum_implies_accept) else $error(\"\");"
    },
    {
        "id": "3056_3057",
        "sva1": "property p_underflow_implies_refill;\n@(posedge clk) fifo_underflow |-> dma_refill;\nendproperty",
        "sva2": "property p_underflow_implies_refill;\n@(posedge clk)         fifo_underflow == 1'b1 |-> dma_refill == 1'b1;\nendproperty\nassert_p_underflow_implies_refill:assert property (p_underflow_implies_refill) else $error(\"\");"
    },
    {
        "id": "3057_3058",
        "sva1": "property p_watchdog_implies_reboot;\n@(posedge clk) watchdog_timeout |-> system_reboot;\nendproperty",
        "sva2": "property p_watchdog_implies_reboot;\n@(posedge clk)         watchdog_timeout == 1'b1 |-> system_reboot == 1'b1;\nendproperty\nassert_p_watchdog_implies_reboot:assert property (p_watchdog_implies_reboot) else $error(\"\");"
    },
    {
        "id": "3058_3059",
        "sva1": "property p_handshake_implies_transfer;\n@(posedge clk) handshake_complete |-> data_transfer;\nendproperty",
        "sva2": "property p_handshake_implies_transfer;\n@(posedge clk)         handshake_complete |-> data_transfer;\nendproperty\nassert_p_handshake_implies_transfer:assert property (p_handshake_implies_transfer) else $error(\"\");"
    },
    {
        "id": "3059_3060",
        "sva1": "property p_voltage_ok_implies_power_on;\n@(posedge clk) voltage_stable |-> power_on;\nendproperty",
        "sva2": "property p_voltage_ok_implies_power_on;\n@(posedge clk)         voltage_stable |-> power_on;\nendproperty\nassert_p_voltage_ok_implies_power_on:assert property (p_voltage_ok_implies_power_on) else $error(\"\");"
    },
    {
        "id": "3060_3061",
        "sva1": "property p_scan_complete_implies_next;\n@(posedge clk) scan_complete |-> next_test;\nendproperty",
        "sva2": "property p_scan_complete_implies_next;\n@(posedge clk)         scan_complete == 1'b1 |-> next_test == 1'b1;\nendproperty\nassert_p_scan_complete_implies_next:assert property (p_scan_complete_implies_next) else $error(\"\");"
    },
    {
        "id": "3061_3062",
        "sva1": "property p_boundary_implies_capture;\n@(posedge clk) boundary_trigger |-> data_capture;\nendproperty",
        "sva2": "property p_boundary_implies_capture;\n@(posedge clk)         boundary_trigger |-> data_capture;\nendproperty\nassert_p_boundary_implies_capture:assert property (p_boundary_implies_capture) else $error(\"\");"
    },
    {
        "id": "3062_3063",
        "sva1": "property p_clock_locked_implies_run;\n@(posedge clk) clock_locked |-> run_state;\nendproperty",
        "sva2": "property p_clock_locked_implies_run;\n@(posedge clk)     clock_locked == 1'b1 |-> run_state == 1'b1;\nendproperty\nassert_p_clock_locked_implies_run:assert property (p_clock_locked_implies_run) else $error(\"\");"
    },
    {
        "id": "3063_3064",
        "sva1": "property p_initialized_implies_go;\n@(posedge clk) initialized |-> go_signal;\nendproperty",
        "sva2": "property p_initialized_implies_go;\n@(posedge clk)         initialized |-> go_signal;\nendproperty\nassert_p_initialized_implies_go:assert property (p_initialized_implies_go) else $error(\"\");"
    },
    {
        "id": "3064_3065",
        "sva1": "property p_error_implies_abort;\n@(posedge clk) error_detected |-> abort_operation;\nendproperty",
        "sva2": "property p_error_implies_abort;\n@(posedge clk)         error_detected == 1'b1 |-> abort_operation == 1'b1;\nendproperty\nassert_p_error_implies_abort:assert property (p_error_implies_abort) else $error(\"\");"
    },
    {
        "id": "3065_3066",
        "sva1": "property p_arbitration_implies_winner;\n@(posedge clk) arbitration_end |-> bus_winner;\nendproperty",
        "sva2": "property p_arbitration_implies_winner;\n@(posedge clk)         arbitration_end == 1'b1 |-> bus_winner == 1'b1;\nendproperty\nassert_p_arbitration_implies_winner:assert property (p_arbitration_implies_winner) else $error(\"\");"
    },
    {
        "id": "3066_3067",
        "sva1": "property p_sample_implies_convert;\n@(posedge clk) sample_ready |-> start_conversion;\nendproperty",
        "sva2": "property p_sample_implies_convert;\n@(posedge clk)         sample_ready == 1'b1 |-> start_conversion == 1'b1;\nendproperty\nassert_p_sample_implies_convert:assert property (p_sample_implies_convert) else $error(\"\");"
    },
    {
        "id": "3067_3068",
        "sva1": "property p_align_implies_valid;\n@(posedge clk) alignment_done |-> lane_valid;\nendproperty",
        "sva2": "property p_align_implies_valid;\n@(posedge clk)         alignment_done == 1'b1 |-> lane_valid == 1'b1;\nendproperty\nassert_p_align_implies_valid:assert property (p_align_implies_valid) else $error(\"\");"
    },
    {
        "id": "3068_3069",
        "sva1": "property p_loopback_implies_check;\n@(posedge clk) loopback_enable |-> integrity_check;\nendproperty",
        "sva2": "property p_loopback_implies_check;\n@(posedge clk)         loopback_enable == 1'b1 |-> integrity_check == 1'b1;\nendproperty\nassert_p_loopback_implies_check:assert property (p_loopback_implies_check) else $error(\"\");"
    },
    {
        "id": "3069_3070",
        "sva1": "property p_standby_implies_low_power;\n@(posedge clk) standby_mode |-> low_power_state;\nendproperty",
        "sva2": "property p_standby_implies_low_power;\n@(posedge clk)         standby_mode == 1'b1 |-> low_power_state == 1'b1;\nendproperty\nassert_p_standby_implies_low_power:assert property (p_standby_implies_low_power) else $error(\"\");"
    },
    {
        "id": "3070_3071",
        "sva1": "property p_decompression_implies_process;\n@(posedge clk) decompression_done |-> process_data;\nendproperty",
        "sva2": "property p_decompression_implies_process;\n@(posedge clk)         decompression_done == 1'b1 |-> process_data == 1'b1;\nendproperty\nassert_p_decompression_implies_process:assert property (p_decompression_implies_process) else $error(\"\");"
    },
    {
        "id": "3071_3072",
        "sva1": "property p_compression_implies_send;\n@(posedge clk) compression_done |-> transmit_packet;\nendproperty",
        "sva2": "property p_compression_implies_send;\n@(posedge clk)         compression_done == 1'b1 |-> transmit_packet == 1'b1;\nendproperty\nassert_p_compression_implies_send:assert property (p_compression_implies_send) else $error(\"\");"
    },
    {
        "id": "3072_3073",
        "sva1": "property p_encryption_implies_secure;\n@(posedge clk) encryption_active |-> secure_mode;\nendproperty",
        "sva2": "property p_encryption_implies_secure;\n@(posedge clk)     encryption_active == 1'b1 |-> secure_mode == 1'b1;\nendproperty\nassert_p_encryption_implies_secure:assert property (p_encryption_implies_secure) else $error(\"\");"
    },
    {
        "id": "3073_3074",
        "sva1": "property p_decryption_implies_plaintext;\n@(posedge clk) decryption_done |-> plaintext_ready;\nendproperty",
        "sva2": "property p_decryption_implies_plaintext;\n@(posedge clk)         decryption_done == 1'b1 |-> plaintext_ready == 1'b1;\nendproperty\nassert_p_decryption_implies_plaintext:assert property (p_decryption_implies_plaintext) else $error(\"\");"
    },
    {
        "id": "3074_3075",
        "sva1": "property p_checksum_start_implies_calculate;\n@(posedge clk) checksum_start |-> calculate_checksum;\nendproperty",
        "sva2": "property p_checksum_start_implies_calculate;\n@(posedge clk)         checksum_start == 1'b1 |-> calculate_checksum == 1'b1;\nendproperty\nassert_p_checksum_start_implies_calculate:assert property (p_checksum_start_implies_calculate) else $error(\"\");"
    },
    {
        "id": "3075_3076",
        "sva1": "property p_start_implies_ack;\n@(posedge clk) transaction_start |-> immediate_ack;\nendproperty",
        "sva2": "property p_start_implies_ack;\n@(posedge clk)         transaction_start == 1'b1 |-> immediate_ack == 1'b1;\nendproperty\nassert_p_start_implies_ack:assert property (p_start_implies_ack) else $error(\"\");"
    },
    {
        "id": "3076_3077",
        "sva1": "property p_packet_end_implies_status;\n@(posedge clk) packet_end |-> update_status;\nendproperty",
        "sva2": "property p_packet_end_implies_status;\n@(posedge clk)         packet_end == 1'b1 |-> update_status == 1'b1;\nendproperty\nassert_p_packet_end_implies_status:assert property (p_packet_end_implies_status) else $error(\"\");"
    },
    {
        "id": "3077_3078",
        "sva1": "property p_reset_deassert_implies_init;\n@(posedge clk) reset_deassert |-> initialize_seq;\nendproperty",
        "sva2": "property p_reset_deassert_implies_init;\n@(posedge clk)     reset_deassert |-> initialize_seq;\nendproperty\nassert_p_reset_deassert_implies_init:assert property (p_reset_deassert_implies_init) else $error(\"\");"
    },
    {
        "id": "3078_3079",
        "sva1": "property p_clock_switch_implies_stable;\n@(posedge clk) clock_switch |-> clock_stable;\nendproperty",
        "sva2": "property p_clock_switch_implies_stable;\n@(posedge clk)     clock_switch == 1'b1 |-> clock_stable == 1'b1;\nendproperty\nassert_p_clock_switch_implies_stable:assert property (p_clock_switch_implies_stable) else $error(\"\");"
    },
    {
        "id": "3079_3080",
        "sva1": "property p_frequency_match_implies_lock;\n@(posedge clk) frequency_match |-> pll_lock;\nendproperty",
        "sva2": "property p_frequency_match_implies_lock;\n@(posedge clk)     frequency_match == 1'b1 |-> pll_lock == 1'b1;\nendproperty\nassert_p_frequency_match_implies_lock:assert property (p_frequency_match_implies_lock) else $error(\"\");"
    },
    {
        "id": "3080_3081",
        "sva1": "property p_phase_error_implies_adjust;\n@(posedge clk) phase_error |-> phase_adjust;\nendproperty",
        "sva2": "property p_phase_error_implies_adjust;\n@(posedge clk)         phase_error |-> phase_adjust;\nendproperty\nassert_p_phase_error_implies_adjust:assert property (p_phase_error_implies_adjust) else $error(\"\");"
    },
    {
        "id": "3081_3082",
        "sva1": "property p_dll_locked_implies_normal;\n@(posedge clk) dll_locked |-> normal_operation;\nendproperty",
        "sva2": "property p_dll_locked_implies_normal;\n@(posedge clk)         dll_locked == 1'b1 |-> normal_operation == 1'b1;\nendproperty\nassert_p_dll_locked_implies_normal:assert property (p_dll_locked_implies_normal) else $error(\"\");"
    },
    {
        "id": "3082_3083",
        "sva1": "property p_calibration_start_implies_wait;\n@(posedge clk) calibration_start |-> wait_cycles;\nendproperty",
        "sva2": "property p_calibration_start_implies_wait;\n@(posedge clk)         calibration_start == 1'b1 |-> wait_cycles == 1'b1;\nendproperty\nassert_p_calibration_start_implies_wait:assert property (p_calibration_start_implies_wait) else $error(\"\");"
    },
    {
        "id": "3083_3084",
        "sva1": "property p_self_test_implies_result;\n@(posedge clk) self_test_done |-> test_result;\nendproperty",
        "sva2": "property p_self_test_implies_result;\n@(posedge clk)         self_test_done == 1'b1 |-> test_result == 1'b1;\nendproperty\nassert_p_self_test_implies_result:assert property (p_self_test_implies_result) else $error(\"\");"
    },
    {
        "id": "3084_3085",
        "sva1": "property p_voltage_drop_implies_alert;\n@(posedge clk) voltage_drop |-> power_alert;\nendproperty",
        "sva2": "property p_voltage_drop_implies_alert;\n@(posedge clk)         voltage_drop == 1'b1 |-> power_alert == 1'b1;\nendproperty\nassert_p_voltage_drop_implies_alert:assert property (p_voltage_drop_implies_alert) else $error(\"\");"
    },
    {
        "id": "3085_3086",
        "sva1": "property p_overflow_implies_flag;\n@(posedge clk) counter_overflow |-> overflow_flag;\nendproperty",
        "sva2": "property p_overflow_implies_flag;\n@(posedge clk)         counter_overflow == 1'b1 |-> overflow_flag == 1'b1;\nendproperty\nassert_p_overflow_implies_flag:assert property (p_overflow_implies_flag) else $error(\"\");"
    },
    {
        "id": "3086_3087",
        "sva1": "property p_burst_end_implies_ack;\n@(posedge clk) burst_end |-> burst_ack;\nendproperty",
        "sva2": "property p_burst_end_implies_ack;\n@(posedge clk)         burst_end == 1'b1 |-> burst_ack == 1'b1;\nendproperty\nassert_p_burst_end_implies_ack:assert property (p_burst_end_implies_ack) else $error(\"\");"
    },
    {
        "id": "3087_3088",
        "sva1": "property p_lock_implies_grant;\n@(posedge clk) bus_lock |-> bus_grant;\nendproperty",
        "sva2": "property p_lock_implies_grant;\n@(posedge clk)         bus_lock == 1'b1 |-> bus_grant == 1'b1;\nendproperty\nassert_p_lock_implies_grant:assert property (p_lock_implies_grant) else $error(\"\");"
    },
    {
        "id": "3088_3089",
        "sva1": "property p_timeout_implies_reset;\n@(posedge clk) timeout_condition |-> system_reset;\nendproperty",
        "sva2": "property p_timeout_implies_reset;\n@(posedge clk)         timeout_condition |-> system_reset;\nendproperty\nassert_p_timeout_implies_reset:assert property (p_timeout_implies_reset) else $error(\"\");"
    },
    {
        "id": "3089_3090",
        "sva1": "property p_crc_error_implies_retry;\n@(posedge clk) crc_error |-> retry_request;\nendproperty",
        "sva2": "property p_crc_error_implies_retry;\n@(posedge clk)         crc_error == 1'b1 |-> retry_request == 1'b1;\nendproperty\nassert_p_crc_error_implies_retry:assert property (p_crc_error_implies_retry) else $error(\"\");"
    },
    {
        "id": "3090_3091",
        "sva1": "property p_full_implies_stop;\n@(posedge clk) buffer_full |-> write_stop;\nendproperty",
        "sva2": "property p_full_implies_stop;\n@(posedge clk)         buffer_full == 1'b1 |-> write_stop == 1'b1;\nendproperty\nassert_p_full_implies_stop:assert property (p_full_implies_stop) else $error(\"\");"
    },
    {
        "id": "3091_3092",
        "sva1": "property p_empty_implies_start;\n@(posedge clk) buffer_empty |-> read_start;\nendproperty",
        "sva2": "property p_empty_implies_start;\n@(posedge clk)     buffer_empty == 1'b1 |-> read_start == 1'b1;\nendproperty\nassert_p_empty_implies_start:assert property (p_empty_implies_start) else $error(\"\");"
    },
    {
        "id": "3092_3093",
        "sva1": "property p10;\n@(posedge clk) (power_down && !critical_op) |=> ##1 power_off\nendproperty",
        "sva2": "property p10;\n@(posedge clk)         (power_down && !critical_op) |=> ##1 power_off;\nendproperty\nassert_p10:assert property (p10) else $error(\"\");"
    },
    {
        "id": "3093_3094",
        "sva1": "property p11;\n@(posedge clk) (sync_pulse && pll_locked) |=> ##1 sync_ack\nendproperty",
        "sva2": "property p11;\n@(posedge clk)         (sync_pulse && pll_locked) |=> ##1 sync_ack;\nendproperty\nassert_p11:assert property (p11) else $error(\"\");"
    },
    {
        "id": "3094_3095",
        "sva1": "property p12;\n@(posedge clk) (dma_request && !bus_busy) |=> ##1 dma_grant\nendproperty",
        "sva2": "property p12;\n@(posedge clk)     (dma_request && !bus_busy) |=> ##1 dma_grant;\nendproperty\nassert_p12:assert property (p12) else $error(\"\");"
    },
    {
        "id": "3095_3096",
        "sva1": "property p13;\n@(posedge clk) (irq_pending && !irq_mask) |=> ##1 irq_served\nendproperty",
        "sva2": "property p13;\n@(posedge clk)     (irq_pending && !irq_mask) |=> ##1 irq_served;\nendproperty\nassert_p13:assert property (p13) else $error(\"\");"
    },
    {
        "id": "3096_3097",
        "sva1": "property p14;\n@(posedge clk) (fifo_empty && read_request) |=> ##1 underflow_flag\nendproperty",
        "sva2": "property p14;\n@(posedge clk)     (fifo_empty && read_request) |=> ##1 underflow_flag;\nendproperty\nassert_p14:assert property (p14) else $error(\"\");"
    },
    {
        "id": "3097_3098",
        "sva1": "property p15;\n@(posedge clk) (fifo_full && write_request) |=> ##1 overflow_flag\nendproperty",
        "sva2": "property p15;\n@(posedge clk)     (fifo_full && write_request) |=> ##1 overflow_flag;\nendproperty\nassert_p15:assert property (p15) else $error(\"\");"
    },
    {
        "id": "3098_3099",
        "sva1": "property p16;\n@(posedge clk) (timeout_expired && !response_received) |=> ##1 timeout_error\nendproperty",
        "sva2": "property p16;\n@(posedge clk)     (timeout_expired && !response_received) |=> ##1 timeout_error;\nendproperty\nassert_p16:assert property (p16) else $error(\"\");"
    },
    {
        "id": "3099_3100",
        "sva1": "property p17;\n@(posedge clk) (security_violation && !override_en) |=> ##1 security_lock\nendproperty",
        "sva2": "property p17;\n@(posedge clk)         (security_violation && !override_en) |=> ##1 security_lock;\nendproperty\nassert_p17:assert property (p17) else $error(\"\");"
    },
    {
        "id": "3100_3101",
        "sva1": "property p18;\n@(posedge clk) (calibration_start && ref_clock_stable) |=> ##1 calibration_active\nendproperty",
        "sva2": "property p18;\n@(posedge clk)     (calibration_start && ref_clock_stable) |=> ##1 calibration_active;\nendproperty\nassert_p18:assert property (p18) else $error(\"\");"
    },
    {
        "id": "3101_3102",
        "sva1": "property p19;\n@(posedge clk) (test_mode && scan_enable) |=> ##1 test_data_valid\nendproperty",
        "sva2": "property p19;\n@(posedge clk)     (test_mode && scan_enable) |=> ##1 test_data_valid;\nendproperty\nassert_p19:assert property (p19) else $error(\"\");"
    },
    {
        "id": "3102_3103",
        "sva1": "property p1;\n@(posedge clk) req |=> ##1 ack\nendproperty",
        "sva2": "property p1;\n@(posedge clk)     req |=> ##1 ack;\nendproperty\nassert_p1:assert property (p1) else $error(\"\");"
    },
    {
        "id": "3103_3104",
        "sva1": "property p20;\n@(posedge clk) (burst_start && !throttle_active) |=> ##1 burst_active\nendproperty",
        "sva2": "property p20;\n@(posedge clk)         (burst_start && !throttle_active) |=> ##1 burst_active;\nendproperty\nassert_p20:assert property (p20) else $error(\"\");"
    },
    {
        "id": "3104_3105",
        "sva1": "property p21;\n@(posedge clk) (watchdog_expire && !watchdog_disabled) |=> ##1 system_reset\nendproperty",
        "sva2": "property p21;\n@(posedge clk)     (watchdog_expire && !watchdog_disabled) |=> ##1 system_reset;\nendproperty\nassert_p21:assert property (p21) else $error(\"\");"
    },
    {
        "id": "3105_3106",
        "sva1": "property p22;\n@(posedge clk) (voltage_drop && !backup_enabled) |=> ##1 power_fail\nendproperty",
        "sva2": "property p22;\n@(posedge clk)     (voltage_drop && !backup_enabled) |=> ##1 power_fail;\nendproperty\nassert_p22:assert property (p22) else $error(\"\");"
    },
    {
        "id": "3106_3107",
        "sva1": "property p23;\n@(posedge clk) (temperature_high && !cooling_active) |=> ##1 thermal_shutdown\nendproperty",
        "sva2": "property p23;\n@(posedge clk)     (temperature_high && !cooling_active) |=> ##1 thermal_shutdown;\nendproperty\nassert_p23:assert property (p23) else $error(\"\");"
    },
    {
        "id": "3107_3108",
        "sva1": "property p24;\n@(posedge clk) (encryption_start && key_loaded) |=> ##1 encryption_busy\nendproperty",
        "sva2": "property p24;\n@(posedge clk)         (encryption_start && key_loaded) |=> ##1 encryption_busy;\nendproperty\nassert_p24:assert property (p24) else $error(\"\");"
    },
    {
        "id": "3108_3109",
        "sva1": "property p25;\n@(posedge clk) (decryption_done && output_ready) |=> ##1 data_available\nendproperty",
        "sva2": "property p25;\n@(posedge clk)         (decryption_done && output_ready) |=> ##1 data_available;\nendproperty\nassert_p25:assert property (p25) else $error(\"\");"
    },
    {
        "id": "3109_3110",
        "sva1": "property p26;\n@(posedge clk) (sensor_trigger && adc_ready) |=> ##1 conversion_start\nendproperty",
        "sva2": "property p26;\n@(posedge clk)         (sensor_trigger && adc_ready) |=> ##1 conversion_start;\nendproperty\nassert_p26:assert property (p26) else $error(\"\");"
    },
    {
        "id": "3110_3111",
        "sva1": "property p27;\n@(posedge clk) (pattern_match && capture_en) |=> ##1 match_flag\nendproperty",
        "sva2": "property p27;\n@(posedge clk)         (pattern_match && capture_en) |=> ##1 match_flag;\nendproperty\nassert_p27:assert property (p27) else $error(\"\");"
    },
    {
        "id": "3111_3112",
        "sva1": "property p28;\n@(posedge clk) (phase_error && !ignore_error) |=> ##1 phase_adjust\nendproperty",
        "sva2": "property p28;\n@(posedge clk)     (phase_error && !ignore_error) |=> ##1 phase_adjust;\nendproperty\nassert_p28:assert property (p28) else $error(\"\");"
    },
    {
        "id": "3112_3113",
        "sva1": "property p29;\n@(posedge clk) (frequency_lock && !hold_state) |=> ##1 lock_indicator\nendproperty",
        "sva2": "property p29;\n@(posedge clk)     (frequency_lock && !hold_state) |=> ##1 lock_indicator;\nendproperty\nassert_p29:assert property (p29) else $error(\"\");"
    },
    {
        "id": "3113_3114",
        "sva1": "property p2;\n@(posedge clk) $rose(valid) |=> !reset\nendproperty",
        "sva2": "property p2;\n@(posedge clk)         $rose(valid) |=> !reset;\nendproperty\nassert_p2:assert property (p2) else $error(\"\");"
    },
    {
        "id": "3114_3115",
        "sva1": "property p30;\n@(posedge clk) (bit_error && error_correction_en) |=> ##1 correction_start\nendproperty",
        "sva2": "property p30;\n@(posedge clk)     (bit_error && error_correction_en) |=> ##1 correction_start;\nendproperty\nassert_p30:assert property (p30) else $error(\"\");"
    },
    {
        "id": "3115_3116",
        "sva1": "property p31;\n@(posedge clk) (frame_start && !sync_lost) |=> ##1 frame_active\nendproperty",
        "sva2": "property p31;\n@(posedge clk)     (frame_start && !sync_lost) |=> ##1 frame_active;\nendproperty\nassert_p31:assert property (p31) else $error(\"\");"
    },
    {
        "id": "3116_3117",
        "sva1": "property p32;\n@(posedge clk) (packet_end && crc_check_en) |=> ##1 crc_result\nendproperty",
        "sva2": "property p32;\n@(posedge clk)         (packet_end && crc_check_en) |=> ##1 crc_result;\nendproperty\nassert_p32:assert property (p32) else $error(\"\");"
    },
    {
        "id": "3117_3118",
        "sva1": "property p33;\n@(posedge clk) (buffer_almost_full && flow_control_en) |=> ##1 stop_sending\nendproperty",
        "sva2": "property p33;\n@(posedge clk)     (buffer_almost_full && flow_control_en) |=> ##1 stop_sending;\nendproperty\nassert_p33:assert property (p33) else $error(\"\");"
    },
    {
        "id": "3118_3119",
        "sva1": "property p34;\n@(posedge clk) (buffer_almost_empty && flow_control_en) |=> ##1 start_sending\nendproperty",
        "sva2": "property p34;\n@(posedge clk)     (buffer_almost_empty && flow_control_en) |=> ##1 start_sending;\nendproperty\nassert_p34:assert property (p34) else $error(\"\");"
    },
    {
        "id": "3119_3120",
        "sva1": "property p35;\n@(posedge clk) (clock_switch && !glitch_protect) |=> ##1 clock_lost\nendproperty",
        "sva2": "property p35;\n@(posedge clk)     (clock_switch && !glitch_protect) |=> ##1 clock_lost;\nendproperty\nassert_p35:assert property (p35) else $error(\"\");"
    },
    {
        "id": "3120_3121",
        "sva1": "property p36;\n@(posedge clk) (power_good && !low_power_mode) |=> ##1 normal_operation\nendproperty",
        "sva2": "property p36;\n@(posedge clk)     (power_good && !low_power_mode) |=> ##1 normal_operation;\nendproperty\nassert_p36:assert property (p36) else $error(\"\");"
    },
    {
        "id": "3121_3122",
        "sva1": "property p37;\n@(posedge clk) (voltage_ok && !brownout) |=> ##1 voltage_stable\nendproperty",
        "sva2": "property p37;\n@(posedge clk)     (voltage_ok && !brownout) |=> ##1 voltage_stable;\nendproperty\nassert_p37:assert property (p37) else $error(\"\");"
    },
    {
        "id": "3122_3123",
        "sva1": "property p38;\n@(posedge clk) (current_limit && !shutdown_en) |=> ##1 current_regulate\nendproperty",
        "sva2": "property p38;\n@(posedge clk)         (current_limit && !shutdown_en) |=> ##1 current_regulate;\nendproperty\nassert_p38:assert property (p38) else $error(\"\");"
    },
    {
        "id": "3123_3124",
        "sva1": "property p39;\n@(posedge clk) (self_test_start && !diag_mode) |=> ##1 test_running\nendproperty",
        "sva2": "property p39;\n@(posedge clk)     (self_test_start && !diag_mode) |=> ##1 test_running;\nendproperty\nassert_p39:assert property (p39) else $error(\"\");"
    },
    {
        "id": "3124_3125",
        "sva1": "property p3;\n@(posedge clk) (data_ready && !fifo_full) |=> ##1 data_valid\nendproperty",
        "sva2": "property p3;\n@(posedge clk)         (data_ready && !fifo_full) |=> ##1 data_valid;\nendproperty\nassert_p3:assert property (p3) else $error(\"\");"
    },
    {
        "id": "3125_3126",
        "sva1": "property p40;\n@(posedge clk) (register_write && !write_protect) |=> ##1 reg_updated\nendproperty",
        "sva2": "property p40;\n@(posedge clk)         (register_write && !write_protect) |=> ##1 reg_updated;\nendproperty\nassert_p40:assert property (p40) else $error(\"\");"
    },
    {
        "id": "3126_3127",
        "sva1": "property p41;\n@(posedge clk) (register_read && !access_violation) |=> ##1 data_out\nendproperty",
        "sva2": "property p41;\n@(posedge clk)     (register_read && !access_violation) |=> ##1 data_out;\nendproperty\nassert_p41:assert property (p41) else $error(\"\");"
    },
    {
        "id": "3127_3128",
        "sva1": "property p42;\n@(posedge clk) (interrupt_clear && !int_pending) |=> ##1 int_inactive\nendproperty",
        "sva2": "property p42;\n@(posedge clk)         (interrupt_clear && !int_pending) |=> ##1 int_inactive;\nendproperty\nassert_p42:assert property (p42) else $error(\"\");"
    },
    {
        "id": "3128_3129",
        "sva1": "property p43;\n@(posedge clk) (duty_cycle_max && !limit_override) |=> ##1 pwm_saturate\nendproperty",
        "sva2": "property p43;\n@(posedge clk)         (duty_cycle_max && !limit_override) |=> ##1 pwm_saturate;\nendproperty\nassert_p43:assert property (p43) else $error(\"\");"
    },
    {
        "id": "3129_3130",
        "sva1": "property p44;\n@(posedge clk) (duty_cycle_min && !limit_override) |=> ##1 pwm_off\nendproperty",
        "sva2": "property p44;\n@(posedge clk)         (duty_cycle_min && !limit_override) |=> ##1 pwm_off;\nendproperty\nassert_p44:assert property (p44) else $error(\"\");"
    },
    {
        "id": "3130_3131",
        "sva1": "property p45;\n@(posedge clk) (adc_overflow && !clip_ignore) |=> ##1 clip_flag\nendproperty",
        "sva2": "property p45;\n@(posedge clk)         (adc_overflow && !clip_ignore) |=> ##1 clip_flag;\nendproperty\nassert_p45:assert property (p45) else $error(\"\");"
    },
    {
        "id": "3131_3132",
        "sva1": "property p46;\n@(posedge clk) (adc_underflow && !clip_ignore) |=> ##1 zero_flag\nendproperty",
        "sva2": "property p46;\n@(posedge clk)         (adc_underflow && !clip_ignore) |=> ##1 zero_flag;\nendproperty\nassert_p46:assert property (p46) else $error(\"\");"
    },
    {
        "id": "3132_3133",
        "sva1": "property p47;\n@(posedge clk) (loopback_en && !test_mode) |=> ##1 loopback_active\nendproperty",
        "sva2": "property p47;\n@(posedge clk)     (loopback_en && !test_mode) |=> ##1 loopback_active;\nendproperty\nassert_p47:assert property (p47) else $error(\"\");"
    },
    {
        "id": "3133_3134",
        "sva1": "property p48;\n@(posedge clk) (parity_error && !error_mask) |=> ##1 parity_flag\nendproperty",
        "sva2": "property p48;\n@(posedge clk)     (parity_error && !error_mask) |=> ##1 parity_flag;\nendproperty\nassert_p48:assert property (p48) else $error(\"\");"
    },
    {
        "id": "3134_3135",
        "sva1": "property p49;\n@(posedge clk) (stop_bit_error && !error_mask) |=> ##1 framing_error\nendproperty",
        "sva2": "property p49;\n@(posedge clk)         (stop_bit_error && !error_mask) |=> ##1 framing_error;\nendproperty\nassert_p49:assert property (p49) else $error(\"\");"
    },
    {
        "id": "3135_3136",
        "sva1": "property p4;\n@(posedge clk) (start_transfer && config_ok) |=> ##1 transfer_active\nendproperty",
        "sva2": "property p4;\n@(posedge clk)     (start_transfer && config_ok) |=> ##1 transfer_active;\nendproperty\nassert_p4:assert property (p4) else $error(\"\");"
    },
    {
        "id": "3136_3137",
        "sva1": "property p50;\n@(posedge clk) (baud_rate_change && !lock_baud) |=> ##1 baud_error\nendproperty",
        "sva2": "property p50;\n@(posedge clk)     (baud_rate_change && !lock_baud) |=> ##1 baud_error;\nendproperty\nassert_p50:assert property (p50) else $error(\"\");"
    },
    {
        "id": "3137_3138",
        "sva1": "property p5;\n@(posedge clk) (error_detected && !mask_error) |=> ##1 error_flag\nendproperty",
        "sva2": "property p5;\n@(posedge clk)         (error_detected && !mask_error) |=> ##1 error_flag;\nendproperty\nassert_p5:assert property (p5) else $error(\"\");"
    },
    {
        "id": "3138_3139",
        "sva1": "property p6;\n@(posedge clk) (packet_received && crc_ok) |=> ##1 packet_ack\nendproperty",
        "sva2": "property p6;\n@(posedge clk)         (packet_received && crc_ok) |=> ##1 packet_ack;\nendproperty\nassert_p6:assert property (p6) else $error(\"\");"
    },
    {
        "id": "3139_3140",
        "sva1": "property p7;\n@(posedge clk) (counter_max && !pause_count) |=> ##1 counter_reset\nendproperty",
        "sva2": "property p7;\n@(posedge clk)     (counter_max && !pause_count) |=> ##1 counter_reset;\nendproperty\nassert_p7:assert property (p7) else $error(\"\");"
    },
    {
        "id": "3140_3141",
        "sva1": "property p8;\n@(posedge clk) (write_en && addr_valid) |=> ##1 data_stored\nendproperty",
        "sva2": "property p8;\n@(posedge clk)     (write_en && addr_valid) |=> ##1 data_stored;\nendproperty\nassert_p8:assert property (p8) else $error(\"\");"
    },
    {
        "id": "3141_3142",
        "sva1": "property p9;\n@(posedge clk) (read_req && mem_ready) |=> ##1 data_out_valid\nendproperty",
        "sva2": "property p9;\n@(posedge clk)     (read_req && mem_ready) |=> ##1 data_out_valid;\nendproperty\nassert_p9:assert property (p9) else $error(\"\");"
    },
    {
        "id": "3142_3143",
        "sva1": "property p_10;\n@(posedge clk)     (cmd_valid && cmd_ready)[*6] |-> ##6 cmd_done\nendproperty",
        "sva2": "property p_10;\n@(posedge clk)     (cmd_valid && cmd_ready)[*6] |-> ##6 cmd_done;\nendproperty\nassert_p_10:assert property (p_10) else $error(\"\");"
    },
    {
        "id": "3143_3144",
        "sva1": "property p_11;\n@(posedge clk)     (tx_en && tx_ready)[*8] |-> ##8 tx_complete\nendproperty",
        "sva2": "property p_11;\n@(posedge clk)     (tx_en && tx_ready)[*8] |-> ##8 tx_complete;\nendproperty\nassert_p_11:assert property (p_11) else $error(\"\");"
    },
    {
        "id": "3144_3145",
        "sva1": "property p_12;\n@(posedge clk)     (sop && !eop)[*2] |-> ##2 eop\nendproperty",
        "sva2": "property p_12;\n@(posedge clk)     (sop && !eop)[*2] |-> ##2 eop;\nendproperty\nassert_p_12:assert property (p_12) else $error(\"\");"
    },
    {
        "id": "3145_3146",
        "sva1": "property p_13;\n@(posedge clk)     (pwr_good && !pwr_fail)[*10] |-> pwr_stable\nendproperty",
        "sva2": "property p_13;\n@(posedge clk)     (pwr_good && !pwr_fail)[*10] |-> pwr_stable;\nendproperty\nassert_p_13:assert property (p_13) else $error(\"\");"
    },
    {
        "id": "3146_3147",
        "sva1": "property p_14;\n@(posedge clk)     (rd_en && !empty)[*7] |-> ##7 rd_valid\nendproperty",
        "sva2": "property p_14;\n@(posedge clk)     (rd_en && !empty)[*7] |-> ##7 rd_valid;\nendproperty\nassert_p_14:assert property (p_14) else $error(\"\");"
    },
    {
        "id": "3147_3148",
        "sva1": "property p_15;\n@(posedge clk)     (sync_pulse[*3]) |-> ##3 sync_done\nendproperty",
        "sva2": "property p_15;\n@(posedge clk)         sync_pulse[*3] |-> ##3 sync_done;\nendproperty\nassert_p_15:assert property (p_15) else $error(\"\");"
    },
    {
        "id": "3148_3149",
        "sva1": "property p_16;\n@(posedge clk)     (calib_en[*5]) |-> ##5 calib_done\nendproperty",
        "sva2": "property p_16;\n@(posedge clk)         calib_en[*5] |-> ##5 calib_done;\nendproperty\nassert_p_16:assert property (p_16) else $error(\"\");"
    },
    {
        "id": "3149_3150",
        "sva1": "property p_17;\n@(posedge clk)     (init_start[*4]) |-> ##4 init_complete\nendproperty",
        "sva2": "property p_17;\n@(posedge clk)     init_start[*4] |-> ##4 init_complete;\nendproperty\nassert_p_17:assert property (p_17) else $error(\"\");"
    },
    {
        "id": "3150_3151",
        "sva1": "property p_18;\n@(posedge clk)     (burst_en[*8]) |-> ##8 burst_done\nendproperty",
        "sva2": "property p_18;\n@(posedge clk)     burst_en[*8] |-> ##8 burst_done;\nendproperty\nassert_p_18:assert property (p_18) else $error(\"\");"
    },
    {
        "id": "3151_3152",
        "sva1": "property p_19;\n@(posedge clk)     (wait_state[*6]) |-> ##6 next_state\nendproperty",
        "sva2": "property p_19;\n@(posedge clk)     wait_state[*6] |-> ##6 next_state;\nendproperty\nassert_p_19:assert property (p_19) else $error(\"\");"
    },
    {
        "id": "3152_3153",
        "sva1": "property p_1;\n@(posedge clk)     req[*3] |-> ##4 ack\nendproperty",
        "sva2": "property p_1;\n@(posedge clk)     req[*3] |-> ##4 ack;\nendproperty\nassert_p_1:assert property (p_1) else $error(\"\");"
    },
    {
        "id": "3153_3154",
        "sva1": "property p_20;\n@(posedge clk)     (data_align[*3]) |-> ##3 align_done\nendproperty",
        "sva2": "property p_20;\n@(posedge clk)         data_align[*3] |-> ##3 align_done;\nendproperty\nassert_p_20:assert property (p_20) else $error(\"\");"
    },
    {
        "id": "3154_3155",
        "sva1": "property p_21;\n@(posedge clk)     (crc_check[*4]) |-> ##4 crc_valid\nendproperty",
        "sva2": "property p_21;\n@(posedge clk)         crc_check[*4] |-> ##4 crc_valid;\nendproperty\nassert_p_21:assert property (p_21) else $error(\"\");"
    },
    {
        "id": "3155_3156",
        "sva1": "property p_22;\n@(posedge clk)     (fifo_pop[*2]) |-> ##2 fifo_empty\nendproperty",
        "sva2": "property p_22;\n@(posedge clk)     fifo_pop[*2] |-> ##2 (fifo_empty == 1'b1);\nendproperty\nassert_p_22:assert property (p_22) else $error(\"\");"
    },
    {
        "id": "3156_3157",
        "sva1": "property p_23;\n@(posedge clk)     (dma_req[*5]) |-> ##5 dma_ack\nendproperty",
        "sva2": "property p_23;\n@(posedge clk)     dma_req[*5] |-> ##5 dma_ack;\nendproperty\nassert_p_23:assert property (p_23) else $error(\"\");"
    },
    {
        "id": "3157_3158",
        "sva1": "property p_24;\n@(posedge clk)     (pipeline_stall[*3]) |-> ##3 pipeline_flow\nendproperty",
        "sva2": "property p_24;\n@(posedge clk)     pipeline_stall[*3] |-> ##3 pipeline_flow;\nendproperty\nassert_p_24:assert property (p_24) else $error(\"\");"
    },
    {
        "id": "3158_3159",
        "sva1": "property p_26;\n@(posedge clk)     (adc_conv[*7]) |-> ##7 adc_data_valid\nendproperty",
        "sva2": "property p_26;\n@(posedge clk)     adc_conv[*7] |-> ##7 adc_data_valid;\nendproperty\nassert_p_26:assert property (p_26) else $error(\"\");"
    },
    {
        "id": "3159_3160",
        "sva1": "property p_27;\n@(posedge clk)     (pll_lock[*5]) |-> ##5 pll_stable\nendproperty",
        "sva2": "property p_27;\n@(posedge clk)     pll_lock[*5] |-> ##5 pll_stable;\nendproperty\nassert_p_27:assert property (p_27) else $error(\"\");"
    },
    {
        "id": "3160_3161",
        "sva1": "property p_25;\n@(posedge clk)     (mem_wait[*4]) |-> ##4 mem_ready\nendproperty",
        "sva2": "property p_25;\n@(posedge clk)     mem_wait[*4] |-> ##4 mem_ready;\nendproperty\nassert_p_25:assert property (p_25) else $error(\"\");"
    },
    {
        "id": "3161_3162",
        "sva1": "property p_28;\n@(posedge clk)     (serdes_locked[*3]) |-> ##3 link_up\nendproperty",
        "sva2": "property p_28;\n@(posedge clk)     serdes_locked[*3] |-> ##3 link_up;\nendproperty\nassert_p_28:assert property (p_28) else $error(\"\");"
    },
    {
        "id": "3162_3163",
        "sva1": "property p_29;\n@(posedge clk)     (fifo_almost_full[*2]) |-> ##2 fifo_full\nendproperty",
        "sva2": "property p_29;\n@(posedge clk)     fifo_almost_full[*2] |-> ##2 fifo_full;\nendproperty\nassert_p_29:assert property (p_29) else $error(\"\");"
    },
    {
        "id": "3163_3164",
        "sva1": "property p_2;\n@(posedge clk)     $stable(data_in)[*4] |-> data_out == $past(data_in,4)\nendproperty",
        "sva2": "property p_2;\n@(posedge clk)         $stable(data_in)[*4] |-> data_out == $past(data_in, 4);\nendproperty\nassert_p_2:assert property (p_2) else $error(\"\");"
    },
    {
        "id": "3164_3165",
        "sva1": "property p_30;\n@(posedge clk)     (pwm_high[*8]) |-> ##8 pwm_low\nendproperty",
        "sva2": "property p_30;\n@(posedge clk)         pwm_high[*8] |-> ##8 pwm_low;\nendproperty\nassert_p_30:assert property (p_30) else $error(\"\");"
    },
    {
        "id": "3165_3166",
        "sva1": "property p_31;\n@(posedge clk)     (spi_cs_low[*4]) |-> ##4 spi_cs_high\nendproperty",
        "sva2": "property p_31;\n@(posedge clk)     spi_cs_low[*4] |-> ##4 spi_cs_high;\nendproperty\nassert_p_31:assert property (p_31) else $error(\"\");"
    },
    {
        "id": "3166_3167",
        "sva1": "property p_32;\n@(posedge clk)     (i2c_start[*1]) |-> ##1 i2c_stop\nendproperty",
        "sva2": "property p_32;\n@(posedge clk)     i2c_start |-> ##1 i2c_stop;\nendproperty\nassert_p_32:assert property (p_32) else $error(\"\");"
    },
    {
        "id": "3167_3168",
        "sva1": "property p_33;\n@(posedge clk)     (uart_tx_busy[*6]) |-> ##6 uart_tx_done\nendproperty",
        "sva2": "property p_33;\n@(posedge clk)         uart_tx_busy[*6] |-> ##6 uart_tx_done;\nendproperty\nassert_p_33:assert property (p_33) else $error(\"\");"
    },
    {
        "id": "3168_3169",
        "sva1": "property p_34;\n@(posedge clk)     (can_bus_off[*3]) |-> ##3 can_bus_on\nendproperty",
        "sva2": "property p_34;\n@(posedge clk)     can_bus_off[*3] |-> ##3 can_bus_on;\nendproperty\nassert_p_34:assert property (p_34) else $error(\"\");"
    },
    {
        "id": "3169_3170",
        "sva1": "property p_35;\n@(posedge clk)     (eth_collision[*2]) |-> ##2 eth_clear\nendproperty",
        "sva2": "property p_35;\n@(posedge clk)     eth_collision[*2] |-> ##2 (eth_clear == 1'b1);\nendproperty\nassert_p_35:assert property (p_35) else $error(\"\");"
    },
    {
        "id": "3170_3171",
        "sva1": "property p_36;\n@(posedge clk)     (usb_reset[*5]) |-> ##5 usb_operational\nendproperty",
        "sva2": "property p_36;\n@(posedge clk)     usb_reset[*5] |-> ##5 usb_operational == 1'b1;\nendproperty\nassert_p_36:assert property (p_36) else $error(\"\");"
    },
    {
        "id": "3171_3172",
        "sva1": "property p_37;\n@(posedge clk)     (pcie_ltssm_detect[*4]) |-> ##4 pcie_ltssm_polling\nendproperty",
        "sva2": "property p_37;\n@(posedge clk)         pcie_ltssm_detect[*4] |-> ##4 pcie_ltssm_polling;\nendproperty\nassert_p_37:assert property (p_37) else $error(\"\");"
    },
    {
        "id": "3172_3173",
        "sva1": "property p_38;\n@(posedge clk)     (sd_card_busy[*7]) |-> ##7 sd_card_ready\nendproperty",
        "sva2": "property p_38;\n@(posedge clk)     sd_card_busy[*7] |-> ##7 sd_card_ready;\nendproperty\nassert_p_38:assert property (p_38) else $error(\"\");"
    },
    {
        "id": "3173_3174",
        "sva1": "property p_39;\n@(posedge clk)     (flash_prog[*10]) |-> ##10 flash_done\nendproperty",
        "sva2": "property p_39;\n@(posedge clk)     flash_prog[*10] |-> ##10 flash_done;\nendproperty\nassert_p_39:assert property (p_39) else $error(\"\");"
    },
    {
        "id": "3174_3175",
        "sva1": "property p_3;\n@(posedge clk)     (en && !err)[*2] |=> ##1 valid\nendproperty",
        "sva2": "property p_3;\n@(posedge clk)     (en && !err)[*2] |=> ##1 valid;\nendproperty\nassert_p_3:assert property (p_3) else $error(\"\");"
    },
    {
        "id": "3175_3176",
        "sva1": "property p_40;\n@(posedge clk)     (dram_refresh[*8]) |-> ##8 dram_active\nendproperty",
        "sva2": "property p_40;\n@(posedge clk)     dram_refresh[*8] |-> ##8 dram_active;\nendproperty\nassert_p_40:assert property (p_40) else $error(\"\");"
    },
    {
        "id": "3176_3177",
        "sva1": "property p_41;\n@(posedge clk)     (cache_invalidate[*3]) |-> ##3 cache_ready\nendproperty",
        "sva2": "property p_41;\n@(posedge clk)     cache_invalidate[*3] |-> ##3 cache_ready;\nendproperty\nassert_p_41:assert property (p_41) else $error(\"\");"
    },
    {
        "id": "3177_3178",
        "sva1": "property p_42;\n@(posedge clk)     (tcam_search[*2]) |-> ##2 tcam_match\nendproperty",
        "sva2": "property p_42;\n@(posedge clk)     tcam_search[*2] |-> ##2 tcam_match;\nendproperty\nassert_p_42:assert property (p_42) else $error(\"\");"
    },
    {
        "id": "3178_3179",
        "sva1": "property p_43;\n@(posedge clk)     (crypto_busy[*5]) |-> ##5 crypto_done\nendproperty",
        "sva2": "property p_43;\n@(posedge clk)         crypto_busy[*5] |-> ##5 crypto_done;\nendproperty\nassert_p_43:assert property (p_43) else $error(\"\");"
    },
    {
        "id": "3179_3180",
        "sva1": "property p_44;\n@(posedge clk)     (dsp_processing[*6]) |-> ##6 dsp_idle\nendproperty",
        "sva2": "property p_44;\n@(posedge clk)     dsp_processing[*6] |-> ##6 dsp_idle;\nendproperty\nassert_p_44:assert property (p_44) else $error(\"\");"
    },
    {
        "id": "3180_3181",
        "sva1": "property p_45;\n@(posedge clk)     (gpu_rendering[*9]) |-> ##9 gpu_ready\nendproperty",
        "sva2": "property p_45;\n@(posedge clk)     gpu_rendering[*9] |-> ##9 gpu_ready;\nendproperty\nassert_p_45:assert property (p_45) else $error(\"\");"
    },
    {
        "id": "3181_3182",
        "sva1": "property p_46;\n@(posedge clk)     (sensor_warmup[*4]) |-> ##4 sensor_ready\nendproperty",
        "sva2": "property p_46;\n@(posedge clk)     sensor_warmup[*4] |-> ##4 sensor_ready;\nendproperty\nassert_p_46:assert property (p_46) else $error(\"\");"
    },
    {
        "id": "3182_3183",
        "sva1": "property p_47;\n@(posedge clk)     (watchdog_count[*3]) |-> ##3 watchdog_bark\nendproperty",
        "sva2": "property p_47;\n@(posedge clk)     watchdog_count[*3] |-> ##3 watchdog_bark;\nendproperty\nassert_p_47:assert property (p_47) else $error(\"\");"
    },
    {
        "id": "3183_3184",
        "sva1": "property p_48;\n@(posedge clk)     (temp_alert[*2]) |-> ##2 temp_normal\nendproperty",
        "sva2": "property p_48;\n@(posedge clk)     temp_alert[*2] |-> ##2 temp_normal;\nendproperty\nassert_p_48:assert property (p_48) else $error(\"\");"
    },
    {
        "id": "3184_3185",
        "sva1": "property p_49;\n@(posedge clk)     (voltage_drop[*5]) |-> ##5 voltage_ok\nendproperty",
        "sva2": "property p_49;\n@(posedge clk)     voltage_drop[*5] |-> ##5 voltage_ok;\nendproperty\nassert_p_49:assert property (p_49) else $error(\"\");"
    },
    {
        "id": "3185_3186",
        "sva1": "property p_4;\n@(posedge clk)     start[*1] |-> done[*1]\nendproperty",
        "sva2": "property p_4;\n@(posedge clk)         start[*1] |-> done[*1];\nendproperty\nassert_p_4:assert property (p_4) else $error(\"\");"
    },
    {
        "id": "3186_3187",
        "sva1": "property p_50;\n@(posedge clk)     (clock_switch[*3]) |-> ##3 clock_stable\nendproperty",
        "sva2": "property p_50;\n@(posedge clk)     clock_switch[*3] |-> ##3 clock_stable;\nendproperty\nassert_p_50:assert property (p_50) else $error(\"\");"
    },
    {
        "id": "3187_3188",
        "sva1": "property p_5;\n@(posedge clk)     (wr_en && !full)[*5] |-> ##5 $rose(full)\nendproperty",
        "sva2": "property p_5;\n@(posedge clk)     (wr_en && !full)[*5] |-> ##5 $rose(full);\nendproperty\nassert_p_5:assert property (p_5) else $error(\"\");"
    },
    {
        "id": "3188_3189",
        "sva1": "property p_6;\n@(posedge clk)     $fell(reset_n)[*3] |-> ##3 $isunknown(data_bus)\nendproperty",
        "sva2": "property p_6;\n@(posedge clk)     $fell(reset_n)[*3] |-> ##3 $isunknown(data_bus);\nendproperty\nassert_p_6:assert property (p_6) else $error(\"\");"
    },
    {
        "id": "3189_3190",
        "sva1": "property p_8;\n@(posedge clk)     (fifo_push && !fifo_full)[*4] |-> fifo_level == $past(fifo_level,4)+4\nendproperty",
        "sva2": "property p_8;\n@(posedge clk)     (fifo_push && !fifo_full)[*4] |-> fifo_level == ($past(fifo_level, 4) + 4);\nendproperty\nassert_p_8:assert property (p_8) else $error(\"\");"
    },
    {
        "id": "3190_3191",
        "sva1": "property p_9;\n@(posedge clk)     (intr_req && !intr_ack)[*3] |-> intr_pending\nendproperty",
        "sva2": "property p_9;\n@(posedge clk)     (intr_req && !intr_ack)[*3] |-> intr_pending;\nendproperty\nassert_p_9:assert property (p_9) else $error(\"\");"
    },
    {
        "id": "3191_3192",
        "sva1": "property p_var_rep_10;\n@(posedge clk)     (tx_en & rx_en)[*5:12] |-> ##2 data_match\nendproperty",
        "sva2": "property p_var_rep_10;\n@(posedge clk)     (tx_en & rx_en)[*5:12] |-> ##2 data_match;\nendproperty\nassert_p_var_rep_10:assert property (p_var_rep_10) else $error(\"\");"
    },
    {
        "id": "3192_3193",
        "sva1": "property p_var_rep_11;\n@(posedge clk)     sync_pulse[*1:5] |-> ##1 !fifo_overflow\nendproperty",
        "sva2": "property p_var_rep_11;\n@(posedge clk)     sync_pulse[*1:5] |-> ##1 !fifo_overflow;\nendproperty\nassert_p_var_rep_11:assert property (p_var_rep_11) else $error(\"\");"
    },
    {
        "id": "3193_3194",
        "sva1": "property p_var_rep_12;\n@(posedge clk)     (cfg_valid & !cfg_err)[*2:9] |=> cfg_done\nendproperty",
        "sva2": "property p_var_rep_12;\n@(posedge clk)     (cfg_valid & !cfg_err)[*2:9] |=> cfg_done;\nendproperty\nassert_p_var_rep_12:assert property (p_var_rep_12) else $error(\"\");"
    },
    {
        "id": "3194_3195",
        "sva1": "property p_var_rep_13;\n@(posedge clk)     (pwr_good & !fault)[*3:6] |-> ##[2:4] ready\nendproperty",
        "sva2": "property p_var_rep_13;\n@(posedge clk)     (pwr_good & !fault)[*3:6] |-> ##[2:4] ready;\nendproperty\nassert_p_var_rep_13:assert property (p_var_rep_13) else $error(\"\");"
    },
    {
        "id": "3195_3196",
        "sva1": "property p_var_rep_14;\n@(posedge clk)     (strobe & enable)[*4:7] |=> data_stable\nendproperty",
        "sva2": "property p_var_rep_14;\n@(posedge clk)     (strobe & enable)[*4:7] |=> data_stable;\nendproperty\nassert_p_var_rep_14:assert property (p_var_rep_14) else $error(\"\");"
    },
    {
        "id": "3196_3197",
        "sva1": "property p_var_rep_15;\n@(posedge clk)     !test_mode[*1:3] |-> ##1 normal_operation\nendproperty",
        "sva2": "property p_var_rep_15;\n@(posedge clk)     !test_mode [*1:3] |-> ##1 normal_operation;\nendproperty\nassert_p_var_rep_15:assert property (p_var_rep_15) else $error(\"\");"
    },
    {
        "id": "3197_3198",
        "sva1": "property p_var_rep_16;\n@(posedge clk)     (init & !abort)[*5:10] |=> initialized\nendproperty",
        "sva2": "property p_var_rep_16;\n@(posedge clk)     (init & !abort)[*5:10] |=> initialized;\nendproperty\nassert_p_var_rep_16:assert property (p_var_rep_16) else $error(\"\");"
    },
    {
        "id": "3198_3199",
        "sva1": "property p_var_rep_17;\n@(posedge clk)     (sop & eop)[*2:5] |-> ##1 packet_valid\nendproperty",
        "sva2": "property p_var_rep_17;\n@(posedge clk)     (sop & eop)[*2:5] |-> ##1 packet_valid;\nendproperty\nassert_p_var_rep_17:assert property (p_var_rep_17) else $error(\"\");"
    },
    {
        "id": "3199_3200",
        "sva1": "property p_var_rep_18;\n@(posedge clk)     (calib_en & !calib_err)[*3:8] |=> calib_done\nendproperty",
        "sva2": "property p_var_rep_18;\n@(posedge clk)     (calib_en & !calib_err)[*3:8] |=> calib_done;\nendproperty\nassert_p_var_rep_18:assert property (p_var_rep_18) else $error(\"\");"
    },
    {
        "id": "3200_3201",
        "sva1": "property p_var_rep_19;\n@(posedge clk)     (lock & !unlock)[*4:9] |-> ##2 access_granted\nendproperty",
        "sva2": "property p_var_rep_19;\n@(posedge clk)     (lock & !unlock)[*4:9] |-> ##2 access_granted;\nendproperty\nassert_p_var_rep_19:assert property (p_var_rep_19) else $error(\"\");"
    },
    {
        "id": "3201_3202",
        "sva1": "property p_var_rep_1;\n@(posedge clk)     req[*2:5] |-> ##1 gnt\nendproperty",
        "sva2": "property p_var_rep_1;\n@(posedge clk)     req[*2:5] |-> ##1 gnt;\nendproperty\nassert_p_var_rep_1:assert property (p_var_rep_1) else $error(\"\");"
    },
    {
        "id": "3202_3203",
        "sva1": "property p_var_rep_20;\n@(posedge clk)     (tx_ready & rx_ready)[*1:4] |=> data_transferred\nendproperty",
        "sva2": "property p_var_rep_20;\n@(posedge clk)     (tx_ready & rx_ready)[*1:4] |=> data_transferred;\nendproperty\nassert_p_var_rep_20:assert property (p_var_rep_20) else $error(\"\");"
    },
    {
        "id": "3203_3204",
        "sva1": "property p_var_rep_21;\n@(posedge clk)     (mem_req & mem_ack)[*2:7] |-> ##1 !mem_wait\nendproperty",
        "sva2": "property p_var_rep_21;\n@(posedge clk)     (mem_req & mem_ack)[*2:7] |-> ##1 !mem_wait;\nendproperty\nassert_p_var_rep_21:assert property (p_var_rep_21) else $error(\"\");"
    },
    {
        "id": "3204_3205",
        "sva1": "property p_var_rep_22;\n@(posedge clk)     (dma_en & !dma_err)[*3:6] |=> dma_done\nendproperty",
        "sva2": "property p_var_rep_22;\n@(posedge clk)     (dma_en & !dma_err)[*3:6] |=> dma_done;\nendproperty\nassert_p_var_rep_22:assert property (p_var_rep_22) else $error(\"\");"
    },
    {
        "id": "3205_3206",
        "sva1": "property p_var_rep_23;\n@(posedge clk)     (clk_en & !reset)[*5:12] |-> ##[1:3] stable_output\nendproperty",
        "sva2": "property p_var_rep_23;\n@(posedge clk)     (clk_en & !reset)[*5:12] |-> ##[1:3] stable_output;\nendproperty\nassert_p_var_rep_23:assert property (p_var_rep_23) else $error(\"\");"
    },
    {
        "id": "3206_3207",
        "sva1": "property p_var_rep_24;\n@(posedge clk)     (scan_en & !scan_err)[*1:5] |=> scan_complete\nendproperty",
        "sva2": "property p_var_rep_24;\n@(posedge clk)     (scan_en & !scan_err)[*1:5] |=> scan_complete;\nendproperty\nassert_p_var_rep_24:assert property (p_var_rep_24) else $error(\"\");"
    },
    {
        "id": "3207_3208",
        "sva1": "property p_var_rep_25;\n@(posedge clk)     (pwr_up & !pwr_fail)[*2:8] |-> ##2 operational\nendproperty",
        "sva2": "property p_var_rep_25;\n@(posedge clk)     (pwr_up & !pwr_fail)[*2:8] |-> ##2 operational;\nendproperty\nassert_p_var_rep_25:assert property (p_var_rep_25) else $error(\"\");"
    },
    {
        "id": "3208_3209",
        "sva1": "property p_var_rep_26;\n@(posedge clk)     (sync & !desync)[*3:7] |=> phase_locked\nendproperty",
        "sva2": "property p_var_rep_26;\n@(posedge clk)     (sync & !desync)[*3:7] |=> phase_locked;\nendproperty\nassert_p_var_rep_26:assert property (p_var_rep_26) else $error(\"\");"
    },
    {
        "id": "3209_3210",
        "sva1": "property p_var_rep_27;\n@(posedge clk)     (enc_valid & dec_valid)[*4:9] |-> ##1 data_consistent\nendproperty",
        "sva2": "property p_var_rep_27;\n@(posedge clk)     (enc_valid & dec_valid)[*4:9] |-> ##1 data_consistent;\nendproperty\nassert_p_var_rep_27:assert property (p_var_rep_27) else $error(\"\");"
    },
    {
        "id": "3210_3211",
        "sva1": "property p_var_rep_28;\n@(posedge clk)     (crc_valid & !crc_err)[*1:6] |=> packet_ok\nendproperty",
        "sva2": "property p_var_rep_28;\n@(posedge clk)     (crc_valid & !crc_err)[*1:6] |=> packet_ok;\nendproperty\nassert_p_var_rep_28:assert property (p_var_rep_28) else $error(\"\");"
    },
    {
        "id": "3211_3212",
        "sva1": "property p_var_rep_29;\n@(posedge clk)     (burst_en & !burst_err)[*2:5] |-> ##[1:2] burst_done\nendproperty",
        "sva2": "property p_var_rep_29;\n@(posedge clk)     (burst_en & !burst_err)[*2:5] |-> ##[1:2] burst_done;\nendproperty\nassert_p_var_rep_29:assert property (p_var_rep_29) else $error(\"\");"
    },
    {
        "id": "3212_3213",
        "sva1": "property p_var_rep_2;\n@(posedge clk)     !err[*1:3] |-> ##[1:2] valid\nendproperty",
        "sva2": "property p_var_rep_2;\n@(posedge clk)     !err[*1:3] |-> ##[1:2] valid;\nendproperty\nassert_p_var_rep_2:assert property (p_var_rep_2) else $error(\"\");"
    },
    {
        "id": "3213_3214",
        "sva1": "property p_var_rep_30;\n@(posedge clk)     (fifo_wr & fifo_rd)[*3:8] |=> !fifo_full\nendproperty",
        "sva2": "property p_var_rep_30;\n@(posedge clk)     (fifo_wr & fifo_rd)[*3:8] |=> !fifo_full;\nendproperty\nassert_p_var_rep_30:assert property (p_var_rep_30) else $error(\"\");"
    },
    {
        "id": "3214_3215",
        "sva1": "property p_not_20;\n@(negedge clk) !(mode[1:0] == 2'b11) |-> normal_mode\nendproperty",
        "sva2": "property p_not_20;\n@(negedge clk)     !(mode[1:0] == 2'b11) |-> normal_mode;\nendproperty\nassert_p_not_20:assert property (p_not_20) else $error(\"\");"
    },
    {
        "id": "3215_3216",
        "sva1": "property p_var_rep_31;\n@(posedge clk)     (addr_valid & data_valid)[*5:10] |-> ##2 transaction_complete\nendproperty",
        "sva2": "property p_var_rep_31;\n@(posedge clk)     (addr_valid & data_valid)[*5:10] |-> ##2 transaction_complete;\nendproperty\nassert_p_var_rep_31:assert property (p_var_rep_31) else $error(\"\");"
    },
    {
        "id": "3216_3217",
        "sva1": "property p_var_rep_32;\n@(posedge clk)     (irq & !irq_mask)[*1:4] |=> irq_ack\nendproperty",
        "sva2": "property p_var_rep_32;\n@(posedge clk)     (irq & !irq_mask)[*1:4] |=> irq_ack;\nendproperty\nassert_p_var_rep_32:assert property (p_var_rep_32) else $error(\"\");"
    },
    {
        "id": "3217_3218",
        "sva1": "property p_var_rep_33;\n@(posedge clk)     (poll_en & !poll_err)[*2:6] |-> ##1 poll_done\nendproperty",
        "sva2": "property p_var_rep_33;\n@(posedge clk)     (poll_en & !poll_err)[*2:6] |-> ##1 poll_done;\nendproperty\nassert_p_var_rep_33:assert property (p_var_rep_33) else $error(\"\");"
    },
    {
        "id": "3218_3219",
        "sva1": "property p_var_rep_34;\n@(posedge clk)     (sram_en & !sram_err)[*3:7] |=> sram_ready\nendproperty",
        "sva2": "property p_var_rep_34;\n@(posedge clk)     (sram_en & !sram_err)[*3:7] |=> sram_ready;\nendproperty\nassert_p_var_rep_34:assert property (p_var_rep_34) else $error(\"\");"
    },
    {
        "id": "3219_3220",
        "sva1": "property p_var_rep_35;\n@(posedge clk)     (pll_en & !pll_err)[*4:8] |-> ##[2:3] pll_locked\nendproperty",
        "sva2": "property p_var_rep_35;\n@(posedge clk)     (pll_en & !pll_err)[*4:8] |-> ##[2:3] pll_locked;\nendproperty\nassert_p_var_rep_35:assert property (p_var_rep_35) else $error(\"\");"
    },
    {
        "id": "3220_3221",
        "sva1": "property p_var_rep_36;\n@(posedge clk)     (tx_start & rx_start)[*1:5] |=> comm_established\nendproperty",
        "sva2": "property p_var_rep_36;\n@(posedge clk)     (tx_start & rx_start)[*1:5] |=> comm_established;\nendproperty\nassert_p_var_rep_36:assert property (p_var_rep_36) else $error(\"\");"
    },
    {
        "id": "3221_3222",
        "sva1": "property p_var_rep_37;\n@(posedge clk)     (wdt_en & !wdt_err)[*2:7] |-> ##1 wdt_ok\nendproperty",
        "sva2": "property p_var_rep_37;\n@(posedge clk)     (wdt_en & !wdt_err)[*2:7] |-> ##1 wdt_ok;\nendproperty\nassert_p_var_rep_37:assert property (p_var_rep_37) else $error(\"\");"
    },
    {
        "id": "3222_3223",
        "sva1": "property p_var_rep_38;\n@(posedge clk)     (adc_start & dac_start)[*3:9] |=> conversion_done\nendproperty",
        "sva2": "property p_var_rep_38;\n@(posedge clk)     (adc_start & dac_start)[*3:9] |=> conversion_done;\nendproperty\nassert_p_var_rep_38:assert property (p_var_rep_38) else $error(\"\");"
    },
    {
        "id": "3223_3224",
        "sva1": "property p_var_rep_39;\n@(posedge clk)     (key_valid & !key_err)[*4:10] |-> ##2 auth_granted\nendproperty",
        "sva2": "property p_var_rep_39;\n@(posedge clk)     (key_valid & !key_err)[*4:10] |-> ##2 auth_granted;\nendproperty\nassert_p_var_rep_39:assert property (p_var_rep_39) else $error(\"\");"
    },
    {
        "id": "3224_3225",
        "sva1": "property p_var_rep_3;\n@(posedge clk)     start_pulse[*3:8] |=> done\nendproperty",
        "sva2": "property p_var_rep_3;\n@(posedge clk)     start_pulse[*3:8] |=> done;\nendproperty\nassert_p_var_rep_3:assert property (p_var_rep_3) else $error(\"\");"
    },
    {
        "id": "3225_3226",
        "sva1": "property p_var_rep_40;\n@(posedge clk)     (flash_en & !flash_err)[*1:6] |=> flash_ready\nendproperty",
        "sva2": "property p_var_rep_40;\n@(posedge clk)     (flash_en & !flash_err)[*1:6] |=> flash_ready;\nendproperty\nassert_p_var_rep_40:assert property (p_var_rep_40) else $error(\"\");"
    },
    {
        "id": "3226_3227",
        "sva1": "property p_var_rep_41;\n@(posedge clk)     (uart_tx & uart_rx)[*5:12] |-> ##1 data_sent\nendproperty",
        "sva2": "property p_var_rep_41;\n@(posedge clk)     (uart_tx & uart_rx)[*5:12] |-> ##1 data_sent;\nendproperty\nassert_p_var_rep_41:assert property (p_var_rep_41) else $error(\"\");"
    },
    {
        "id": "3227_3228",
        "sva1": "property p_var_rep_42;\n@(posedge clk)     (spi_cs & spi_clk)[*2:8] |=> spi_data_valid\nendproperty",
        "sva2": "property p_var_rep_42;\n@(posedge clk)     (spi_cs & spi_clk)[*2:8] |=> spi_data_valid;\nendproperty\nassert_p_var_rep_42:assert property (p_var_rep_42) else $error(\"\");"
    },
    {
        "id": "3228_3229",
        "sva1": "property p_var_rep_43;\n@(posedge clk)     (i2c_start & i2c_stop)[*3:7] |-> ##[1:2] i2c_done\nendproperty",
        "sva2": "property p_var_rep_43;\n@(posedge clk)     (i2c_start & i2c_stop)[*3:7] |-> ##[1:2] i2c_done;\nendproperty\nassert_p_var_rep_43:assert property (p_var_rep_43) else $error(\"\");"
    },
    {
        "id": "3229_3230",
        "sva1": "property p_var_rep_44;\n@(posedge clk)     (pwm_en & !pwm_err)[*4:9] |=> pwm_running\nendproperty",
        "sva2": "property p_var_rep_44;\n@(posedge clk)     (pwm_en & !pwm_err)[*4:9] |=> pwm_running;\nendproperty\nassert_p_var_rep_44:assert property (p_var_rep_44) else $error(\"\");"
    },
    {
        "id": "3230_3231",
        "sva1": "property p_var_rep_45;\n@(posedge clk)     (timer_start & !timer_stop)[*1:5] |-> ##2 timeout\nendproperty",
        "sva2": "property p_var_rep_45;\n@(posedge clk)     (timer_start & !timer_stop)[*1:5] |-> ##2 timeout;\nendproperty\nassert_p_var_rep_45:assert property (p_var_rep_45) else $error(\"\");"
    },
    {
        "id": "3231_3232",
        "sva1": "property p_var_rep_46;\n@(posedge clk)     (can_tx & can_rx)[*2:6] |=> can_msg_sent\nendproperty",
        "sva2": "property p_var_rep_46;\n@(posedge clk)     (can_tx & can_rx)[*2:6] |=> can_msg_sent;\nendproperty\nassert_p_var_rep_46:assert property (p_var_rep_46) else $error(\"\");"
    },
    {
        "id": "3232_3233",
        "sva1": "property p_var_rep_47;\n@(posedge clk)     (eth_tx_en & eth_rx_en)[*3:8] |-> ##1 eth_pkt_valid\nendproperty",
        "sva2": "property p_var_rep_47;\n@(posedge clk)     (eth_tx_en & eth_rx_en)[*3:8] |-> ##1 eth_pkt_valid;\nendproperty\nassert_p_var_rep_47:assert property (p_var_rep_47) else $error(\"\");"
    },
    {
        "id": "3233_3234",
        "sva1": "property p_var_rep_48;\n@(posedge clk)     (usb_en & !usb_err)[*4:10] |=> usb_connected\nendproperty",
        "sva2": "property p_var_rep_48;\n@(posedge clk)     (usb_en & !usb_err)[*4:10] |=> usb_connected;\nendproperty\nassert_p_var_rep_48:assert property (p_var_rep_48) else $error(\"\");"
    },
    {
        "id": "3234_3235",
        "sva1": "property p_var_rep_49;\n@(posedge clk)     (hdmi_en & !hdmi_err)[*1:4] |-> ##1 hdmi_sync\nendproperty",
        "sva2": "property p_var_rep_49;\n@(posedge clk)     (hdmi_en & !hdmi_err)[*1:4] |-> ##1 hdmi_sync;\nendproperty\nassert_p_var_rep_49:assert property (p_var_rep_49) else $error(\"\");"
    },
    {
        "id": "3235_3236",
        "sva1": "property p_var_rep_4;\n@(posedge clk)     data_ready[*4:10] |-> ##2 fifo_full\nendproperty",
        "sva2": "property p_var_rep_4;\n@(posedge clk)         data_ready[*4:10] |-> ##2 fifo_full;\nendproperty\nassert_p_var_rep_4:assert property (p_var_rep_4) else $error(\"\");"
    },
    {
        "id": "3236_3237",
        "sva1": "property p_var_rep_50;\n@(posedge clk)     (pcie_en & !pcie_err)[*2:7] |=> pcie_link_up\nendproperty",
        "sva2": "property p_var_rep_50;\n@(posedge clk)     (pcie_en & !pcie_err)[*2:7] |=> pcie_link_up;\nendproperty\nassert_p_var_rep_50:assert property (p_var_rep_50) else $error(\"\");"
    },
    {
        "id": "3237_3238",
        "sva1": "property p_var_rep_5;\n@(posedge clk)     (en & !busy)[*5:15] |-> ##[3:5] result_valid\nendproperty",
        "sva2": "property p_var_rep_5;\n@(posedge clk)     (en & !busy)[*5:15] |-> ##[3:5] result_valid;\nendproperty\nassert_p_var_rep_5:assert property (p_var_rep_5) else $error(\"\");"
    },
    {
        "id": "3238_3239",
        "sva1": "property p_var_rep_6;\n@(posedge clk)     (wr_en & rd_en)[*1:4] |-> ##1 !fifo_empty\nendproperty",
        "sva2": "property p_var_rep_6;\n@(posedge clk)     (wr_en & rd_en)[*1:4] |-> ##1 !fifo_empty;\nendproperty\nassert_p_var_rep_6:assert property (p_var_rep_6) else $error(\"\");"
    },
    {
        "id": "3239_3240",
        "sva1": "property p_var_rep_7;\n@(posedge clk)     !reset_n[*2:6] |=> $past(status,2) == 0\nendproperty",
        "sva2": "property p_var_rep_7;\n@(posedge clk)     !reset_n[*2:6] |=> $past(status, 2) == 0;\nendproperty\nassert_p_var_rep_7:assert property (p_var_rep_7) else $error(\"\");"
    },
    {
        "id": "3240_3241",
        "sva1": "property p_var_rep_8;\n@(posedge clk)     cmd_valid[*3:7] |-> ##[1:3] resp_ready\nendproperty",
        "sva2": "property p_var_rep_8;\n@(posedge clk)     cmd_valid[*3:7] |-> ##[1:3] resp_ready;\nendproperty\nassert_p_var_rep_8:assert property (p_var_rep_8) else $error(\"\");"
    },
    {
        "id": "3241_3242",
        "sva1": "property p_var_rep_9;\n@(posedge clk)     (intr & !mask)[*4:8] |=> ack\nendproperty",
        "sva2": "property p_var_rep_9;\n@(posedge clk)     (intr & !mask)[*4:8] |=> ack;\nendproperty\nassert_p_var_rep_9:assert property (p_var_rep_9) else $error(\"\");"
    },
    {
        "id": "3242_3243",
        "sva1": "property p_rose_rd_req_rd_data;\n@(posedge clk) $rose(rd_req) |=> rd_data;\nendproperty",
        "sva2": "property p_rose_rd_req_rd_data;\n@(posedge clk)     $rose(rd_req) |=> rd_data;\nendproperty\nassert_p_rose_rd_req_rd_data:assert property (p_rose_rd_req_rd_data) else $error(\"\");"
    },
    {
        "id": "3243_3244",
        "sva1": "property p_rose_frame_valid;\n@(posedge clk) $rose(frame) |-> valid;\nendproperty",
        "sva2": "property p_rose_frame_valid;\n@(posedge clk)         $rose(frame) |-> valid;\nendproperty\nassert_p_rose_frame_valid:assert property (p_rose_frame_valid) else $error(\"\");"
    },
    {
        "id": "3244_3245",
        "sva1": "property p_rose_packet_ack;\n@(posedge clk) $rose(packet) |=> ack;\nendproperty",
        "sva2": "property p_rose_packet_ack;\n@(posedge clk)         $rose(packet) |=> ack;\nendproperty\nassert_p_rose_packet_ack:assert property (p_rose_packet_ack) else $error(\"\");"
    },
    {
        "id": "3245_3246",
        "sva1": "property p_rose_sync_lock;\n@(posedge clk) $rose(sync) |-> lock;\nendproperty",
        "sva2": "property p_rose_sync_lock;\n@(posedge clk)         $rose(sync) |-> lock;\nendproperty\nassert_p_rose_sync_lock:assert property (p_rose_sync_lock) else $error(\"\");"
    },
    {
        "id": "3246_3247",
        "sva1": "property p_rose_tx_en_tx_ready;\n@(posedge clk) $rose(tx_en) |=> tx_ready;\nendproperty",
        "sva2": "property p_rose_tx_en_tx_ready;\n@(posedge clk)         $rose(tx_en) |=> tx_ready;\nendproperty\nassert_p_rose_tx_en_tx_ready:assert property (p_rose_tx_en_tx_ready) else $error(\"\");"
    },
    {
        "id": "3247_3248",
        "sva1": "property p_rose_rx_en_rx_valid;\n@(posedge clk) $rose(rx_en) |-> rx_valid;\nendproperty",
        "sva2": "property p_rose_rx_en_rx_valid;\n@(posedge clk)         $rose(rx_en) |-> rx_valid;\nendproperty\nassert_p_rose_rx_en_rx_valid:assert property (p_rose_rx_en_rx_valid) else $error(\"\");"
    },
    {
        "id": "3248_3249",
        "sva1": "property p_rose_crc_err_crc_fail;\n@(posedge clk) $rose(crc_err) |=> crc_fail;\nendproperty",
        "sva2": "property p_rose_crc_err_crc_fail;\n@(posedge clk)     $rose(crc_err) |=> crc_fail;\nendproperty\nassert_p_rose_crc_err_crc_fail:assert property (p_rose_crc_err_crc_fail) else $error(\"\");"
    },
    {
        "id": "3249_3250",
        "sva1": "property p_rose_fifo_full_fifo_stop;\n@(posedge clk) $rose(fifo_full) |-> fifo_stop;\nendproperty",
        "sva2": "property p_rose_fifo_full_fifo_stop;\n@(posedge clk)         $rose(fifo_full) |-> fifo_stop;\nendproperty\nassert_p_rose_fifo_full_fifo_stop:assert property (p_rose_fifo_full_fifo_stop) else $error(\"\");"
    },
    {
        "id": "3250_3251",
        "sva1": "property p_rose_fifo_empty_fifo_start;\n@(posedge clk) $rose(fifo_empty) |=> fifo_start;\nendproperty",
        "sva2": "property p_rose_fifo_empty_fifo_start;\n@(posedge clk)         $rose(fifo_empty) |=> fifo_start;\nendproperty\nassert_p_rose_fifo_empty_fifo_start:assert property (p_rose_fifo_empty_fifo_start) else $error(\"\");"
    },
    {
        "id": "3251_3252",
        "sva1": "property p_rose_dma_req_dma_ack;\n@(posedge clk) $rose(dma_req) |-> dma_ack;\nendproperty",
        "sva2": "property p_rose_dma_req_dma_ack;\n@(posedge clk)         $rose(dma_req) |-> dma_ack;\nendproperty\nassert_p_rose_dma_req_dma_ack:assert property (p_rose_dma_req_dma_ack) else $error(\"\");"
    },
    {
        "id": "3252_3253",
        "sva1": "property p_rose_en_req;\n@(posedge clk) $rose(en) |-> req;\nendproperty",
        "sva2": "property p_rose_en_req;\n@(posedge clk)         $rose(en) |-> req;\nendproperty\nassert_p_rose_en_req:assert property (p_rose_en_req) else $error(\"\");"
    },
    {
        "id": "3253_3254",
        "sva1": "property p_rose_irq_irq_ack;\n@(posedge clk) $rose(irq) |=> irq_ack;\nendproperty",
        "sva2": "property p_rose_irq_irq_ack;\n@(posedge clk)         $rose(irq) |=> irq_ack;\nendproperty\nassert_p_rose_irq_irq_ack:assert property (p_rose_irq_irq_ack) else $error(\"\");"
    },
    {
        "id": "3254_3255",
        "sva1": "property p_rose_pwr_on_pwr_ok;\n@(posedge clk) $rose(pwr_on) |-> pwr_ok;\nendproperty",
        "sva2": "property p_rose_pwr_on_pwr_ok;\n@(posedge clk)         $rose(pwr_on) |-> pwr_ok;\nendproperty\nassert_p_rose_pwr_on_pwr_ok:assert property (p_rose_pwr_on_pwr_ok) else $error(\"\");"
    },
    {
        "id": "3255_3256",
        "sva1": "property p_rose_calib_start_calib_done;\n@(posedge clk) $rose(calib_start) |-> calib_done;\nendproperty",
        "sva2": "property p_rose_calib_start_calib_done;\n@(posedge clk)         $rose(calib_start) |-> calib_done;\nendproperty\nassert_p_rose_calib_start_calib_done:assert property (p_rose_calib_start_calib_done) else $error(\"\");"
    },
    {
        "id": "3256_3257",
        "sva1": "property p_rose_test_mode_test_done;\n@(posedge clk) $rose(test_mode) |=> test_done;\nendproperty",
        "sva2": "property p_rose_test_mode_test_done;\n@(posedge clk)     $rose(test_mode) |=> test_done;\nendproperty\nassert_p_rose_test_mode_test_done:assert property (p_rose_test_mode_test_done) else $error(\"\");"
    },
    {
        "id": "3257_3258",
        "sva1": "property p_rose_config_load_config_ready;\n@(posedge clk) $rose(config_load) |-> config_ready;\nendproperty",
        "sva2": "property p_rose_config_load_config_ready;\n@(posedge clk)         $rose(config_load) |-> config_ready;\nendproperty\nassert_p_rose_config_load_config_ready:assert property (p_rose_config_load_config_ready) else $error(\"\");"
    },
    {
        "id": "3258_3259",
        "sva1": "property p_rose_convert_start_convert_done;\n@(posedge clk) $rose(convert_start) |-> convert_done;\nendproperty",
        "sva2": "property p_rose_convert_start_convert_done;\n@(posedge clk)         $rose(convert_start) |-> convert_done;\nendproperty\nassert_p_rose_convert_start_convert_done:assert property (p_rose_convert_start_convert_done) else $error(\"\");"
    },
    {
        "id": "3259_3260",
        "sva1": "property p_rose_sample_start_sample_done;\n@(posedge clk) $rose(sample_start) |=> sample_done;\nendproperty",
        "sva2": "property p_rose_sample_start_sample_done;\n@(posedge clk)         $rose(sample_start) |=> sample_done;\nendproperty\nassert_p_rose_sample_start_sample_done:assert property (p_rose_sample_start_sample_done) else $error(\"\");"
    },
    {
        "id": "3260_3261",
        "sva1": "property p_rose_update_start_update_done;\n@(posedge clk) $rose(update_start) |=> update_done;\nendproperty",
        "sva2": "property p_rose_update_start_update_done;\n@(posedge clk)     $rose(update_start) |=> update_done;\nendproperty\nassert_p_rose_update_start_update_done:assert property (p_rose_update_start_update_done) else $error(\"\");"
    },
    {
        "id": "3261_3262",
        "sva1": "property p_rose_scan_en_scan_out;\n@(posedge clk) $rose(scan_en) |-> scan_out;\nendproperty",
        "sva2": "property p_rose_scan_en_scan_out;\n@(posedge clk)     $rose(scan_en) |-> scan_out;\nendproperty\nassert_p_rose_scan_en_scan_out:assert property (p_rose_scan_en_scan_out) else $error(\"\");"
    },
    {
        "id": "3262_3263",
        "sva1": "property p_rose_clk_ack;\n@(posedge clk) $rose(clk) |=> ack;\nendproperty",
        "sva2": "property p_rose_clk_ack;\n@(posedge clk)         $rose(clk) |=> ack;\nendproperty\nassert_p_rose_clk_ack:assert property (p_rose_clk_ack) else $error(\"\");"
    },
    {
        "id": "3263_3264",
        "sva1": "property p_rose_timer_start_timer_done;\n@(posedge clk) $rose(timer_start) |-> timer_done;\nendproperty",
        "sva2": "property p_rose_timer_start_timer_done;\n@(posedge clk)     $rose(timer_start) |-> timer_done;\nendproperty\nassert_p_rose_timer_start_timer_done:assert property (p_rose_timer_start_timer_done) else $error(\"\");"
    },
    {
        "id": "3264_3265",
        "sva1": "property p_rose_debug_en_debug_data;\n@(posedge clk) $rose(debug_en) |=> debug_data;\nendproperty",
        "sva2": "property p_rose_debug_en_debug_data;\n@(posedge clk)     $rose(debug_en) |=> debug_data;\nendproperty\nassert_p_rose_debug_en_debug_data:assert property (p_rose_debug_en_debug_data) else $error(\"\");"
    },
    {
        "id": "3265_3266",
        "sva1": "property p_rose_counter_en_counter_full;\n@(posedge clk) $rose(counter_en) |=> counter_full;\nendproperty",
        "sva2": "property p_rose_counter_en_counter_full;\n@(posedge clk)         $rose(counter_en) |=> counter_full;\nendproperty\nassert_p_rose_counter_en_counter_full:assert property (p_rose_counter_en_counter_full) else $error(\"\");"
    },
    {
        "id": "3266_3267",
        "sva1": "property p_rose_pll_lock_pll_ready;\n@(posedge clk) $rose(pll_lock) |-> pll_ready;\nendproperty",
        "sva2": "property p_rose_pll_lock_pll_ready;\n@(posedge clk)         $rose(pll_lock) |-> pll_ready;\nendproperty\nassert_p_rose_pll_lock_pll_ready:assert property (p_rose_pll_lock_pll_ready) else $error(\"\");"
    },
    {
        "id": "3267_3268",
        "sva1": "property p_rose_clock_en_clock_stable;\n@(posedge clk) $rose(clock_en) |=> clock_stable;\nendproperty",
        "sva2": "property p_rose_clock_en_clock_stable;\n@(posedge clk)     $rose(clock_en) |=> clock_stable;\nendproperty\nassert_p_rose_clock_en_clock_stable:assert property (p_rose_clock_en_clock_stable) else $error(\"\");"
    },
    {
        "id": "3268_3269",
        "sva1": "property p_rose_busy_idle;\n@(posedge clk) $rose(busy) |-> idle;\nendproperty",
        "sva2": "property p_rose_busy_idle;\n@(posedge clk)         $rose(busy) |-> idle;\nendproperty\nassert_p_rose_busy_idle:assert property (p_rose_busy_idle) else $error(\"\");"
    },
    {
        "id": "3269_3270",
        "sva1": "property p_rose_stall_resume;\n@(posedge clk) $rose(stall) |=> resume;\nendproperty",
        "sva2": "property p_rose_stall_resume;\n@(posedge clk)         $rose(stall) |=> resume;\nendproperty\nassert_p_rose_stall_resume:assert property (p_rose_stall_resume) else $error(\"\");"
    },
    {
        "id": "3270_3271",
        "sva1": "property p_rose_wait_go;\n@(posedge clk) $rose(wait_sig) |-> go;\nendproperty",
        "sva2": "property p_rose_wait_go;\n@(posedge clk)         $rose(wait_sig) |-> go;\nendproperty\nassert_p_rose_wait_go:assert property (p_rose_wait_go) else $error(\"\");"
    },
    {
        "id": "3271_3272",
        "sva1": "property p_rose_start_valid;\n@(posedge clk) $rose(start) |-> ##1 valid;\nendproperty",
        "sva2": "property p_rose_start_valid;\n@(posedge clk)         $rose(start) |-> ##1 valid;\nendproperty\nassert_p_rose_start_valid:assert property (p_rose_start_valid) else $error(\"\");"
    },
    {
        "id": "3272_3273",
        "sva1": "property prop_33;\n@(posedge clk)     ddr_precharge |-> ##[3:7] ddr_ready\nendproperty",
        "sva2": "property prop_33;\n@(posedge clk)         ddr_precharge == 1'b1 |-> ##[3:7] ddr_ready == 1'b1;\nendproperty\nassert_prop_33:assert property (prop_33) else $error(\"\");"
    },
    {
        "id": "3273_3274",
        "sva1": "property p_rose_load_run;\n@(posedge clk) $rose(load) |-> run;\nendproperty",
        "sva2": "property p_rose_load_run;\n@(posedge clk)         $rose(load) |-> run;\nendproperty\nassert_p_rose_load_run:assert property (p_rose_load_run) else $error(\"\");"
    },
    {
        "id": "3274_3275",
        "sva1": "property p_rose_save_restore;\n@(posedge clk) $rose(save) |=> restore;\nendproperty",
        "sva2": "property p_rose_save_restore;\n@(posedge clk)         $rose(save) |=> restore;\nendproperty\nassert_p_rose_save_restore:assert property (p_rose_save_restore) else $error(\"\");"
    },
    {
        "id": "3275_3276",
        "sva1": "property p_rose_clear_set;\n@(posedge clk) $rose(clear) |-> set;\nendproperty",
        "sva2": "property p_rose_clear_set;\n@(posedge clk)         $rose(clear) |-> set;\nendproperty\nassert_p_rose_clear_set:assert property (p_rose_clear_set) else $error(\"\");"
    },
    {
        "id": "3276_3277",
        "sva1": "property p_rose_flush_refill;\n@(posedge clk) $rose(flush) |=> refill;\nendproperty",
        "sva2": "property p_rose_flush_refill;\n@(posedge clk)     $rose(flush) |=> refill;\nendproperty\nassert_p_rose_flush_refill:assert property (p_rose_flush_refill) else $error(\"\");"
    },
    {
        "id": "3277_3278",
        "sva1": "property p_rose_inject_capture;\n@(posedge clk) $rose(inject) |-> capture;\nendproperty",
        "sva2": "property p_rose_inject_capture;\n@(posedge clk)     $rose(inject) |-> capture;\nendproperty\nassert_p_rose_inject_capture:assert property (p_rose_inject_capture) else $error(\"\");"
    },
    {
        "id": "3278_3279",
        "sva1": "property p_rose_trigger_record;\n@(posedge clk) $rose(trigger) |=> record;\nendproperty",
        "sva2": "property p_rose_trigger_record;\n@(posedge clk)         $rose(trigger) |=> record;\nendproperty\nassert_p_rose_trigger_record:assert property (p_rose_trigger_record) else $error(\"\");"
    },
    {
        "id": "3279_3280",
        "sva1": "property p_rose_monitor_log;\n@(posedge clk) $rose(monitor) |-> log;\nendproperty",
        "sva2": "property p_rose_monitor_log;\n@(posedge clk)     $rose(monitor) |-> log;\nendproperty\nassert_p_rose_monitor_log:assert property (p_rose_monitor_log) else $error(\"\");"
    },
    {
        "id": "3280_3281",
        "sva1": "property p_parity_error_implies_correct;\n@(posedge clk) parity_error |-> error_correction;\nendproperty",
        "sva2": "property p_parity_error_implies_correct;\n@(posedge clk)         parity_error == 1'b1 |-> error_correction == 1'b1;\nendproperty\nassert_p_parity_error_implies_correct:assert property (p_parity_error_implies_correct) else $error(\"\");"
    },
    {
        "id": "3281_3282",
        "sva1": "property p_rose_check_pass;\n@(posedge clk) $rose(check) |-> pass;\nendproperty",
        "sva2": "property p_rose_check_pass;\n@(posedge clk)         $rose(check) |-> pass;\nendproperty\nassert_p_rose_check_pass:assert property (p_rose_check_pass) else $error(\"\");"
    },
    {
        "id": "3282_3283",
        "sva1": "property p_rose_ready_data;\n@(posedge clk) $rose(ready) |=> ##2 data_ok;\nendproperty",
        "sva2": "property p_rose_ready_data;\n@(posedge clk)     $rose(ready) |=> ##2 data_ok;\nendproperty\nassert_p_rose_ready_data:assert property (p_rose_ready_data) else $error(\"\");"
    },
    {
        "id": "3283_3284",
        "sva1": "property p_rose_validate_accept;\n@(posedge clk) $rose(validate) |=> accept;\nendproperty",
        "sva2": "property p_rose_validate_accept;\n@(posedge clk)         $rose(validate) |=> accept;\nendproperty\nassert_p_rose_validate_accept:assert property (p_rose_validate_accept) else $error(\"\");"
    },
    {
        "id": "3284_3285",
        "sva1": "property p_rose_req_grant;\n@(posedge clk) $rose(req) |-> grant;\nendproperty",
        "sva2": "property p_rose_req_grant;\n@(posedge clk)         $rose(req) |-> grant;\nendproperty\nassert_p_rose_req_grant:assert property (p_rose_req_grant) else $error(\"\");"
    },
    {
        "id": "3285_3286",
        "sva1": "property p_rose_err_intr;\n@(posedge clk) $rose(err) |=> intr;\nendproperty",
        "sva2": "property p_rose_err_intr;\n@(posedge clk)         $rose(err) |=> intr;\nendproperty\nassert_p_rose_err_intr:assert property (p_rose_err_intr) else $error(\"\");"
    },
    {
        "id": "3286_3287",
        "sva1": "property p_rose_cmd_exec;\n@(posedge clk) $rose(cmd) |-> exec;\nendproperty",
        "sva2": "property p_rose_cmd_exec;\n@(posedge clk)         $rose(cmd) |-> exec;\nendproperty\nassert_p_rose_cmd_exec:assert property (p_rose_cmd_exec) else $error(\"\");"
    },
    {
        "id": "3287_3288",
        "sva1": "property p_rose_stop_start;\n@(posedge clk) $rose(stop) |=> start;\nendproperty",
        "sva2": "property p_rose_stop_start;\n@(posedge clk)         $rose(stop) |=> start;\nendproperty\nassert_p_rose_stop_start:assert property (p_rose_stop_start) else $error(\"\");"
    },
    {
        "id": "3288_3289",
        "sva1": "property p_rose_wr_req_wr_ack;\n@(posedge clk) $rose(wr_req) |-> wr_ack;\nendproperty",
        "sva2": "property p_rose_wr_req_wr_ack;\n@(posedge clk)         $rose(wr_req) |-> wr_ack;\nendproperty\nassert_p_rose_wr_req_wr_ack:assert property (p_rose_wr_req_wr_ack) else $error(\"\");"
    },
    {
        "id": "3289_3290",
        "sva1": "property p_fell_packet_start_check_end;\n@(posedge clk)     $fell(packet_start) |-> ##[5:10] packet_end;\nendproperty",
        "sva2": "property p_fell_packet_start_check_end;\n@(posedge clk)     $fell(packet_start) |-> ##[5:10] packet_end;\nendproperty\nassert_p_fell_packet_start_check_end:assert property (p_fell_packet_start_check_end) else $error(\"\");"
    },
    {
        "id": "3290_3291",
        "sva1": "property p_fell_cmd_valid_response;\n@(posedge clk)     $fell(cmd_valid) |-> ##1 response_valid;\nendproperty",
        "sva2": "property p_fell_cmd_valid_response;\n@(posedge clk)     $fell(cmd_valid) |-> ##1 response_valid;\nendproperty\nassert_p_fell_cmd_valid_response:assert property (p_fell_cmd_valid_response) else $error(\"\");"
    },
    {
        "id": "3291_3292",
        "sva1": "property p_fell_clock_en_power_down;\n@(posedge clk)     $fell(clock_en) |-> ##2 power_down;\nendproperty",
        "sva2": "property p_fell_clock_en_power_down;\n@(posedge clk)     $fell(clock_en) |-> ##2 power_down;\nendproperty\nassert_p_fell_clock_en_power_down:assert property (p_fell_clock_en_power_down) else $error(\"\");"
    },
    {
        "id": "3292_3293",
        "sva1": "property p_fell_test_mode_exit;\n@(posedge clk)     $fell(test_mode) |=> normal_mode;\nendproperty",
        "sva2": "property p_fell_test_mode_exit;\n@(posedge clk)         $fell(test_mode) |=> normal_mode;\nendproperty\nassert_p_fell_test_mode_exit:assert property (p_fell_test_mode_exit) else $error(\"\");"
    },
    {
        "id": "3293_3294",
        "sva1": "property p_fell_load_config_complete;\n@(posedge clk)     $fell(load_config) |-> ##3 config_complete;\nendproperty",
        "sva2": "property p_fell_load_config_complete;\n@(posedge clk)     $fell(load_config) |-> ##3 config_complete;\nendproperty\nassert_p_fell_load_config_complete:assert property (p_fell_load_config_complete) else $error(\"\");"
    },
    {
        "id": "3294_3295",
        "sva1": "property p_fell_error_flag_cleared;\n@(posedge clk)     $fell(error_flag) |-> ##1 error_cleared;\nendproperty",
        "sva2": "property p_fell_error_flag_cleared;\n@(posedge clk)         $fell(error_flag) |-> ##1 error_cleared;\nendproperty\nassert_p_fell_error_flag_cleared:assert property (p_fell_error_flag_cleared) else $error(\"\");"
    },
    {
        "id": "3295_3296",
        "sva1": "property p_fell_sample_trig_data_valid;\n@(posedge clk)     $fell(sample_trig) |=> data_valid;\nendproperty",
        "sva2": "property p_fell_sample_trig_data_valid;\n@(posedge clk)     $fell(sample_trig) |=> data_valid;\nendproperty\nassert_p_fell_sample_trig_data_valid:assert property (p_fell_sample_trig_data_valid) else $error(\"\");"
    },
    {
        "id": "3296_3297",
        "sva1": "property p_fell_calibrate_done;\n@(posedge clk)     $fell(calibrate) |-> ##5 calibration_done;\nendproperty",
        "sva2": "property p_fell_calibrate_done;\n@(posedge clk)         $fell(calibrate) |-> ##5 calibration_done;\nendproperty\nassert_p_fell_calibrate_done:assert property (p_fell_calibrate_done) else $error(\"\");"
    },
    {
        "id": "3297_3298",
        "sva1": "property p_fell_reset_err;\n@(posedge clk)     $fell(reset) |-> ##1 !err;\nendproperty",
        "sva2": "property p_fell_reset_err;\n@(posedge clk)         $fell(reset) |-> ##1 !err;\nendproperty\nassert_p_fell_reset_err:assert property (p_fell_reset_err) else $error(\"\");"
    },
    {
        "id": "3298_3299",
        "sva1": "property p_fell_debug_en_trace_capture;\n@(posedge clk)     $fell(debug_en) |=> trace_capture;\nendproperty",
        "sva2": "property p_fell_debug_en_trace_capture;\n@(posedge clk)         $fell(debug_en) |=> trace_capture;\nendproperty\nassert_p_fell_debug_en_trace_capture:assert property (p_fell_debug_en_trace_capture) else $error(\"\");"
    },
    {
        "id": "3299_3300",
        "sva1": "property p_fell_burst_end_check_status;\n@(posedge clk)     $fell(burst_end) |-> ##1 status_valid;\nendproperty",
        "sva2": "property p_fell_burst_end_check_status;\n@(posedge clk)         $fell(burst_end) |-> ##1 status_valid;\nendproperty\nassert_p_fell_burst_end_check_status:assert property (p_fell_burst_end_check_status) else $error(\"\");"
    },
    {
        "id": "3300_3301",
        "sva1": "property p_fell_fifo_full_stop_write;\n@(posedge clk)     $fell(fifo_full) |=> !write_request;\nendproperty",
        "sva2": "property p_fell_fifo_full_stop_write;\n@(posedge clk)     $fell(fifo_full) |=> !write_request;\nendproperty\nassert_p_fell_fifo_full_stop_write:assert property (p_fell_fifo_full_stop_write) else $error(\"\");"
    },
    {
        "id": "3301_3302",
        "sva1": "property p_fell_power_good_check;\n@(posedge clk)     $fell(power_good) |-> ##1 power_fail;\nendproperty",
        "sva2": "property p_fell_power_good_check;\n@(posedge clk)     $fell(power_good) |-> ##1 power_fail;\nendproperty\nassert_p_fell_power_good_check:assert property (p_fell_power_good_check) else $error(\"\");"
    },
    {
        "id": "3302_3303",
        "sva1": "property p_fell_lock_signal_unstable;\n@(posedge clk)     $fell(lock_signal) |-> ##1 !stable_reference;\nendproperty",
        "sva2": "property p_fell_lock_signal_unstable;\n@(posedge clk)     $fell(lock_signal) |-> ##1 !stable_reference;\nendproperty\nassert_p_fell_lock_signal_unstable:assert property (p_fell_lock_signal_unstable) else $error(\"\");"
    },
    {
        "id": "3303_3304",
        "sva1": "property p_fell_sync_pulse_align;\n@(posedge clk)     $fell(sync_pulse) |-> ##1 aligned;\nendproperty",
        "sva2": "property p_fell_sync_pulse_align;\n@(posedge clk)         $fell(sync_pulse) |-> ##1 aligned;\nendproperty\nassert_p_fell_sync_pulse_align:assert property (p_fell_sync_pulse_align) else $error(\"\");"
    },
    {
        "id": "3304_3305",
        "sva1": "property p_fell_dma_req_ack;\n@(posedge clk)     $fell(dma_req) |=> dma_ack;\nendproperty",
        "sva2": "property p_fell_dma_req_ack;\n@(posedge clk)     $fell(dma_req) |=> dma_ack;\nendproperty\nassert_p_fell_dma_req_ack:assert property (p_fell_dma_req_ack) else $error(\"\");"
    },
    {
        "id": "3305_3306",
        "sva1": "property p_fell_scan_en_test_data;\n@(posedge clk)     $fell(scan_en) |=> test_data_valid;\nendproperty",
        "sva2": "property p_fell_scan_en_test_data;\n@(posedge clk)     $fell(scan_en) |=> test_data_valid;\nendproperty\nassert_p_fell_scan_en_test_data:assert property (p_fell_scan_en_test_data) else $error(\"\");"
    },
    {
        "id": "3306_3307",
        "sva1": "property p_fell_parity_error_check;\n@(posedge clk)     $fell(parity_error) |-> ##1 error_handler_active;\nendproperty",
        "sva2": "property p_fell_parity_error_check;\n@(posedge clk)         $fell(parity_error) |-> ##1 error_handler_active;\nendproperty\nassert_p_fell_parity_error_check:assert property (p_fell_parity_error_check) else $error(\"\");"
    },
    {
        "id": "3307_3308",
        "sva1": "property p_fell_crc_error_retry;\n@(posedge clk)     $fell(crc_error) |-> ##2 retry_attempt;\nendproperty",
        "sva2": "property p_fell_crc_error_retry;\n@(posedge clk)     $fell(crc_error) |-> ##2 retry_attempt;\nendproperty\nassert_p_fell_crc_error_retry:assert property (p_fell_crc_error_retry) else $error(\"\");"
    },
    {
        "id": "3308_3309",
        "sva1": "property p_fell_timeout_event;\n@(posedge clk)     $fell(timeout) |-> ##1 timeout_handler;\nendproperty",
        "sva2": "property p_fell_timeout_event;\n@(posedge clk)     $fell(timeout) |-> ##1 timeout_handler;\nendproperty\nassert_p_fell_timeout_event:assert property (p_fell_timeout_event) else $error(\"\");"
    },
    {
        "id": "3309_3310",
        "sva1": "property p_fell_overflow_condition;\n@(posedge clk)     $fell(overflow) |-> ##1 overflow_flag;\nendproperty",
        "sva2": "property p_fell_overflow_condition;\n@(posedge clk)         $fell(overflow) |-> ##1 overflow_flag;\nendproperty\nassert_p_fell_overflow_condition:assert property (p_fell_overflow_condition) else $error(\"\");"
    },
    {
        "id": "3310_3311",
        "sva1": "property p_fell_valid_stable_data;\n@(posedge clk)     $fell(valid) |=> $stable(data);\nendproperty",
        "sva2": "property p_fell_valid_stable_data;\n@(posedge clk)         $fell(valid) |=> $stable(data);\nendproperty\nassert_p_fell_valid_stable_data:assert property (p_fell_valid_stable_data) else $error(\"\");"
    },
    {
        "id": "3311_3312",
        "sva1": "property p_fell_underflow_check;\n@(posedge clk)     $fell(underflow) |-> ##1 underflow_flag;\nendproperty",
        "sva2": "property p_fell_underflow_check;\n@(posedge clk)         $fell(underflow) |-> ##1 underflow_flag;\nendproperty\nassert_p_fell_underflow_check:assert property (p_fell_underflow_check) else $error(\"\");"
    },
    {
        "id": "3312_3313",
        "sva1": "property p_fell_clock_stop_check;\n@(posedge clk)     $fell(clock_stop) |-> ##1 clock_stopped;\nendproperty",
        "sva2": "property p_fell_clock_stop_check;\n@(posedge clk)     $fell(clock_stop) |-> ##1 clock_stopped;\nendproperty\nassert_p_fell_clock_stop_check:assert property (p_fell_clock_stop_check) else $error(\"\");"
    },
    {
        "id": "3313_3314",
        "sva1": "property p_fell_reset_phase_complete;\n@(posedge clk)     $fell(reset_phase) |-> ##1 normal_operation;\nendproperty",
        "sva2": "property p_fell_reset_phase_complete;\n@(posedge clk)         $fell(reset_phase) |-> ##1 normal_operation;\nendproperty\nassert_p_fell_reset_phase_complete:assert property (p_fell_reset_phase_complete) else $error(\"\");"
    },
    {
        "id": "3314_3315",
        "sva1": "property p_fell_standby_mode_exit;\n@(posedge clk)     $fell(standby_mode) |=> active_mode;\nendproperty",
        "sva2": "property p_fell_standby_mode_exit;\n@(posedge clk)     $fell(standby_mode) |=> active_mode;\nendproperty\nassert_p_fell_standby_mode_exit:assert property (p_fell_standby_mode_exit) else $error(\"\");"
    },
    {
        "id": "3315_3316",
        "sva1": "property p_fell_power_save_exit;\n@(posedge clk)     $fell(power_save) |-> ##1 full_power;\nendproperty",
        "sva2": "property p_fell_power_save_exit;\n@(posedge clk)         $fell(power_save) |-> ##1 full_power;\nendproperty\nassert_p_fell_power_save_exit:assert property (p_fell_power_save_exit) else $error(\"\");"
    },
    {
        "id": "3316_3317",
        "sva1": "property p_fell_clock_div_change;\n@(posedge clk)     $fell(clock_div) |-> ##2 clock_changed;\nendproperty",
        "sva2": "property p_fell_clock_div_change;\n@(posedge clk)         $fell(clock_div) |-> ##2 clock_changed;\nendproperty\nassert_p_fell_clock_div_change:assert property (p_fell_clock_div_change) else $error(\"\");"
    },
    {
        "id": "3317_3318",
        "sva1": "property p_fell_bus_request_grant;\n@(posedge clk)     $fell(bus_request) |=> bus_grant;\nendproperty",
        "sva2": "property p_fell_bus_request_grant;\n@(posedge clk)         $fell(bus_request) |=> bus_grant;\nendproperty\nassert_p_fell_bus_request_grant:assert property (p_fell_bus_request_grant) else $error(\"\");"
    },
    {
        "id": "3318_3319",
        "sva1": "property p_fell_cache_invalidate;\n@(posedge clk)     $fell(cache_invalidate) |-> ##1 cache_cleared;\nendproperty",
        "sva2": "property p_fell_cache_invalidate;\n@(posedge clk)         $fell(cache_invalidate) |-> ##1 cache_cleared;\nendproperty\nassert_p_fell_cache_invalidate:assert property (p_fell_cache_invalidate) else $error(\"\");"
    },
    {
        "id": "3319_3320",
        "sva1": "property p_fell_mem_protect_check;\n@(posedge clk)     $fell(mem_protect) |-> ##1 protection_disabled;\nendproperty",
        "sva2": "property p_fell_mem_protect_check;\n@(posedge clk)         $fell(mem_protect) |-> ##1 protection_disabled;\nendproperty\nassert_p_fell_mem_protect_check:assert property (p_fell_mem_protect_check) else $error(\"\");"
    },
    {
        "id": "3320_3321",
        "sva1": "property p_fell_watchdog_trigger;\n@(posedge clk)     $fell(watchdog_trigger) |-> ##1 watchdog_reset;\nendproperty",
        "sva2": "property p_fell_watchdog_trigger;\n@(posedge clk)     $fell(watchdog_trigger) |-> ##1 watchdog_reset;\nendproperty\nassert_p_fell_watchdog_trigger:assert property (p_fell_watchdog_trigger) else $error(\"\");"
    },
    {
        "id": "3321_3322",
        "sva1": "property p_fell_enable_check_ready;\n@(posedge clk)     $fell(enable) |-> ##2 ready;\nendproperty",
        "sva2": "property p_fell_enable_check_ready;\n@(posedge clk)         $fell(enable) |-> ##2 ready;\nendproperty\nassert_p_fell_enable_check_ready:assert property (p_fell_enable_check_ready) else $error(\"\");"
    },
    {
        "id": "3322_3323",
        "sva1": "property p_fell_debug_halt_continue;\n@(posedge clk)     $fell(debug_halt) |=> debug_continue;\nendproperty",
        "sva2": "property p_fell_debug_halt_continue;\n@(posedge clk)     $fell(debug_halt) |=> debug_continue;\nendproperty\nassert_p_fell_debug_halt_continue:assert property (p_fell_debug_halt_continue) else $error(\"\");"
    },
    {
        "id": "3323_3324",
        "sva1": "property p_fell_irq_mask_check;\n@(posedge clk)     $fell(irq_mask) |-> ##1 irq_unmasked;\nendproperty",
        "sva2": "property p_fell_irq_mask_check;\n@(posedge clk)     $fell(irq_mask) |-> ##1 irq_unmasked;\nendproperty\nassert_p_fell_irq_mask_check:assert property (p_fell_irq_mask_check) else $error(\"\");"
    },
    {
        "id": "3324_3325",
        "sva1": "property p_fell_ddr_init_done;\n@(posedge clk)     $fell(ddr_init) |-> ##5 ddr_ready;\nendproperty",
        "sva2": "property p_fell_ddr_init_done;\n@(posedge clk)         $fell(ddr_init) |-> ##5 ddr_ready;\nendproperty\nassert_p_fell_ddr_init_done:assert property (p_fell_ddr_init_done) else $error(\"\");"
    },
    {
        "id": "3325_3326",
        "sva1": "property p_fell_pll_lock_check;\n@(posedge clk)     $fell(pll_lock) |-> ##1 pll_unlocked;\nendproperty",
        "sva2": "property p_fell_pll_lock_check;\n@(posedge clk)         $fell(pll_lock) |-> ##1 pll_unlocked;\nendproperty\nassert_p_fell_pll_lock_check:assert property (p_fell_pll_lock_check) else $error(\"\");"
    },
    {
        "id": "3326_3327",
        "sva1": "property p_fell_serdes_align_check;\n@(posedge clk)     $fell(serdes_align) |-> ##1 alignment_lost;\nendproperty",
        "sva2": "property p_fell_serdes_align_check;\n@(posedge clk)         $fell(serdes_align) |-> ##1 alignment_lost;\nendproperty\nassert_p_fell_serdes_align_check:assert property (p_fell_serdes_align_check) else $error(\"\");"
    },
    {
        "id": "3327_3328",
        "sva1": "property p_fell_thermal_trip_check;\n@(posedge clk)     $fell(thermal_trip) |-> ##1 shutdown_sequence;\nendproperty",
        "sva2": "property p_fell_thermal_trip_check;\n@(posedge clk)     $fell(thermal_trip) |-> ##1 shutdown_sequence;\nendproperty\nassert_p_fell_thermal_trip_check:assert property (p_fell_thermal_trip_check) else $error(\"\");"
    },
    {
        "id": "3328_3329",
        "sva1": "property p_fell_voltage_drop_check;\n@(posedge clk)     $fell(voltage_ok) |-> ##1 voltage_drop;\nendproperty",
        "sva2": "property p_fell_voltage_drop_check;\n@(posedge clk)         $fell(voltage_ok) |-> ##1 voltage_drop;\nendproperty\nassert_p_fell_voltage_drop_check:assert property (p_fell_voltage_drop_check) else $error(\"\");"
    },
    {
        "id": "3329_3330",
        "sva1": "property p_fell_bist_start_check;\n@(posedge clk)     $fell(bist_start) |-> ##10 bist_done;\nendproperty",
        "sva2": "property p_fell_bist_start_check;\n@(posedge clk)         $fell(bist_start) |-> ##10 bist_done;\nendproperty\nassert_p_fell_bist_start_check:assert property (p_fell_bist_start_check) else $error(\"\");"
    },
    {
        "id": "3330_3331",
        "sva1": "property p_fell_security_lock_check;\n@(posedge clk)     $fell(security_lock) |-> ##1 security_disabled;\nendproperty",
        "sva2": "property p_fell_security_lock_check;\n@(posedge clk)         $fell(security_lock) |-> ##1 security_disabled;\nendproperty\nassert_p_fell_security_lock_check:assert property (p_fell_security_lock_check) else $error(\"\");"
    },
    {
        "id": "3331_3332",
        "sva1": "property p_fell_fault_condition;\n@(posedge clk)     $fell(fault_condition) |-> ##1 fault_handler;\nendproperty",
        "sva2": "property p_fell_fault_condition;\n@(posedge clk)     $fell(fault_condition) |-> ##1 fault_handler;\nendproperty\nassert_p_fell_fault_condition:assert property (p_fell_fault_condition) else $error(\"\");"
    },
    {
        "id": "3332_3333",
        "sva1": "property p_fell_start_seq_done;\n@(posedge clk)     $fell(start) |-> ##[1:3] done;\nendproperty",
        "sva2": "property p_fell_start_seq_done;\n@(posedge clk)         $fell(start) |-> ##[1:3] done;\nendproperty\nassert_p_fell_start_seq_done:assert property (p_fell_start_seq_done) else $error(\"\");"
    },
    {
        "id": "3333_3334",
        "sva1": "property p_fell_scan_chain_check;\n@(posedge clk)     $fell(scan_chain) |-> ##1 scan_complete;\nendproperty",
        "sva2": "property p_fell_scan_chain_check;\n@(posedge clk)     $fell(scan_chain) |-> ##1 scan_complete;\nendproperty\nassert_p_fell_scan_chain_check:assert property (p_fell_scan_chain_check) else $error(\"\");"
    },
    {
        "id": "3334_3335",
        "sva1": "property p_fell_req_ack_follows;\n@(posedge clk)     $fell(req) |=> ack;\nendproperty",
        "sva2": "property p_fell_req_ack_follows;\n@(posedge clk)         $fell(req) |=> ack;\nendproperty\nassert_p_fell_req_ack_follows:assert property (p_fell_req_ack_follows) else $error(\"\");"
    },
    {
        "id": "3335_3336",
        "sva1": "property p_fell_ctrl_sig_state_change;\n@(posedge clk)     $fell(ctrl_sig) |-> ##1 (state != prev_state);\nendproperty",
        "sva2": "property p_fell_ctrl_sig_state_change;\n@(posedge clk)         $fell(ctrl_sig) |-> ##1 (state != prev_state);\nendproperty\nassert_p_fell_ctrl_sig_state_change:assert property (p_fell_ctrl_sig_state_change) else $error(\"\");"
    },
    {
        "id": "3336_3337",
        "sva1": "property p_fell_interrupt_handler;\n@(posedge clk)     $fell(interrupt) |-> ##1 handler_active;\nendproperty",
        "sva2": "property p_fell_interrupt_handler;\n@(posedge clk)         $fell(interrupt) |-> ##1 handler_active;\nendproperty\nassert_p_fell_interrupt_handler:assert property (p_fell_interrupt_handler) else $error(\"\");"
    },
    {
        "id": "3337_3338",
        "sva1": "property p_fell_write_en_data_hold;\n@(posedge clk)     $fell(write_en) |=> $stable(write_data);\nendproperty",
        "sva2": "property p_fell_write_en_data_hold;\n@(posedge clk)     $fell(write_en) |=> $stable(write_data);\nendproperty\nassert_p_fell_write_en_data_hold:assert property (p_fell_write_en_data_hold) else $error(\"\");"
    },
    {
        "id": "3338_3339",
        "sva1": "property p_fell_frame_sync_lost;\n@(posedge clk)     $fell(frame_sync) |-> ##1 sync_lost;\nendproperty",
        "sva2": "property p_fell_frame_sync_lost;\n@(posedge clk)         $fell(frame_sync) |-> ##1 sync_lost;\nendproperty\nassert_p_fell_frame_sync_lost:assert property (p_fell_frame_sync_lost) else $error(\"\");"
    },
    {
        "id": "3339_3340",
        "sva1": "property p_stable_addr_phase1;\n@(posedge clk)     phase1 |-> $stable(mem_addr);\nendproperty",
        "sva2": "property p_stable_addr_phase1;\n@(posedge clk)         phase1 |-> $stable(mem_addr);\nendproperty\nassert_p_stable_addr_phase1:assert property (p_stable_addr_phase1) else $error(\"\");"
    },
    {
        "id": "3340_3341",
        "sva1": "property p_stable_dataout_after_valid;\n@(posedge clk)     data_valid |=> $stable(data_out);\nendproperty",
        "sva2": "property p_stable_dataout_after_valid;\n@(posedge clk)     data_valid == 1'b1 |=> $stable(data_out);\nendproperty\nassert_p_stable_dataout_after_valid:assert property (p_stable_dataout_after_valid) else $error(\"\");"
    },
    {
        "id": "3341_3342",
        "sva1": "property p_stable_debug_during_trace;\n@(posedge clk)     trace_enable |-> $stable(debug_bus);\nendproperty",
        "sva2": "property p_stable_debug_during_trace;\n@(posedge clk)     trace_enable == 1'b1 |-> $stable(debug_bus);\nendproperty\nassert_p_stable_debug_during_trace:assert property (p_stable_debug_during_trace) else $error(\"\");"
    },
    {
        "id": "3342_3343",
        "sva1": "property p_stable_vector_during_calc;\n@(posedge clk)     calculation_active |-> $stable(vector_reg);\nendproperty",
        "sva2": "property p_stable_vector_during_calc;\n@(posedge clk)         calculation_active == 1'b1 |-> $stable(vector_reg);\nendproperty\nassert_p_stable_vector_during_calc:assert property (p_stable_vector_during_calc) else $error(\"\");"
    },
    {
        "id": "3343_3344",
        "sva1": "property p_stable_packet_during_transmit;\n@(posedge clk)     tx_enable |-> $stable(packet_data);\nendproperty",
        "sva2": "property p_stable_packet_during_transmit;\n@(posedge clk)     tx_enable == 1'b1 |-> $stable(packet_data);\nendproperty\nassert_p_stable_packet_during_transmit:assert property (p_stable_packet_during_transmit) else $error(\"\");"
    },
    {
        "id": "3344_3345",
        "sva1": "property p_stable_sample_during_convert;\n@(posedge clk)     adc_convert |-> $stable(adc_sample);\nendproperty",
        "sva2": "property p_stable_sample_during_convert;\n@(posedge clk)     adc_convert == 1'b1 |-> $stable(adc_sample);\nendproperty\nassert_p_stable_sample_during_convert:assert property (p_stable_sample_during_convert) else $error(\"\");"
    },
    {
        "id": "3345_3346",
        "sva1": "property p_stable_config_after_sync;\n@(posedge clk)     sync_pulse |=> $stable(config_bits);\nendproperty",
        "sva2": "property p_stable_config_after_sync;\n@(posedge clk)     sync_pulse |=> $stable(config_bits);\nendproperty\nassert_p_stable_config_after_sync:assert property (p_stable_config_after_sync) else $error(\"\");"
    },
    {
        "id": "3346_3347",
        "sva1": "property p_stable_filter_during_update;\n@(posedge clk)     !filter_update |-> $stable(filter_coeff);\nendproperty",
        "sva2": "property p_stable_filter_during_update;\n@(posedge clk)         !filter_update |-> $stable(filter_coeff);\nendproperty\nassert_p_stable_filter_during_update:assert property (p_stable_filter_during_update) else $error(\"\");"
    },
    {
        "id": "3347_3348",
        "sva1": "property p_stable_ref_during_pll_lock;\n@(posedge clk)     pll_locked |-> $stable(ref_clock);\nendproperty",
        "sva2": "property p_stable_ref_during_pll_lock;\n@(posedge clk)     pll_locked |-> $stable(ref_clock);\nendproperty\nassert_p_stable_ref_during_pll_lock:assert property (p_stable_ref_during_pll_lock) else $error(\"\");"
    },
    {
        "id": "3348_3349",
        "sva1": "property p_stable_gain_during_mute;\n@(posedge clk)     audio_mute |-> $stable(gain_setting);\nendproperty",
        "sva2": "property p_stable_gain_during_mute;\n@(posedge clk)     audio_mute == 1'b1 |-> $stable(gain_setting);\nendproperty\nassert_p_stable_gain_during_mute:assert property (p_stable_gain_during_mute) else $error(\"\");"
    },
    {
        "id": "3349_3350",
        "sva1": "property p_stable_addr_during_en;\n@(posedge clk)     en |-> $stable(addr);\nendproperty",
        "sva2": "property p_stable_addr_during_en;\n@(posedge clk)         en |-> $stable(addr);\nendproperty\nassert_p_stable_addr_during_en:assert property (p_stable_addr_during_en) else $error(\"\");"
    },
    {
        "id": "3350_3351",
        "sva1": "property p_stable_prescale_during_run;\n@(posedge clk)     timer_running |-> $stable(prescale_val);\nendproperty",
        "sva2": "property p_stable_prescale_during_run;\n@(posedge clk)     timer_running == 1'b1 |-> $stable(prescale_val);\nendproperty\nassert_p_stable_prescale_during_run:assert property (p_stable_prescale_during_run) else $error(\"\");"
    },
    {
        "id": "3351_3352",
        "sva1": "property p_stable_addr_after_arbitration;\n@(posedge clk)     arb_grant |=> $stable(bus_addr);\nendproperty",
        "sva2": "property p_stable_addr_after_arbitration;\n@(posedge clk)     arb_grant == 1'b1 |=> $stable(bus_addr);\nendproperty\nassert_p_stable_addr_after_arbitration:assert property (p_stable_addr_after_arbitration) else $error(\"\");"
    },
    {
        "id": "3352_3353",
        "sva1": "property p_stable_freq_during_calibration;\n@(posedge clk)     cal_active |-> $stable(freq_setting);\nendproperty",
        "sva2": "property p_stable_freq_during_calibration;\n@(posedge clk)     cal_active == 1'b1 |-> $stable(freq_setting);\nendproperty\nassert_p_stable_freq_during_calibration:assert property (p_stable_freq_during_calibration) else $error(\"\");"
    },
    {
        "id": "3353_3354",
        "sva1": "property p_stable_pwm_during_enable;\n@(posedge clk)     pwm_en |-> $stable(pwm_duty);\nendproperty",
        "sva2": "property p_stable_pwm_during_enable;\n@(posedge clk)         pwm_en == 1'b1 |-> $stable(pwm_duty);\nendproperty\nassert_p_stable_pwm_during_enable:assert property (p_stable_pwm_during_enable) else $error(\"\");"
    },
    {
        "id": "3354_3355",
        "sva1": "property p_stable_temp_during_read;\n@(posedge clk)     temp_read |-> $stable(temp_value);\nendproperty",
        "sva2": "property p_stable_temp_during_read;\n@(posedge clk)         temp_read == 1'b1 |-> $stable(temp_value);\nendproperty\nassert_p_stable_temp_during_read:assert property (p_stable_temp_during_read) else $error(\"\");"
    },
    {
        "id": "3355_3356",
        "sva1": "property p_stable_bias_during_measurement;\n@(posedge clk)     measure_en |-> $stable(bias_voltage);\nendproperty",
        "sva2": "property p_stable_bias_during_measurement;\n@(posedge clk)         measure_en == 1'b1 |-> $stable(bias_voltage);\nendproperty\nassert_p_stable_bias_during_measurement:assert property (p_stable_bias_during_measurement) else $error(\"\");"
    },
    {
        "id": "3356_3357",
        "sva1": "property p_stable_pattern_during_test;\n@(posedge clk)     test_mode |-> $stable(test_pattern);\nendproperty",
        "sva2": "property p_stable_pattern_during_test;\n@(posedge clk)     test_mode == 1'b1 |-> $stable(test_pattern);\nendproperty\nassert_p_stable_pattern_during_test:assert property (p_stable_pattern_during_test) else $error(\"\");"
    },
    {
        "id": "3357_3358",
        "sva1": "property p_stable_baud_during_transmit;\n@(posedge clk)     uart_tx_busy |-> $stable(baud_rate);\nendproperty",
        "sva2": "property p_stable_baud_during_transmit;\n@(posedge clk)         uart_tx_busy == 1'b1 |-> $stable(baud_rate);\nendproperty\nassert_p_stable_baud_during_transmit:assert property (p_stable_baud_during_transmit) else $error(\"\");"
    },
    {
        "id": "3358_3359",
        "sva1": "property p_stable_voltage_during_regulation;\n@(posedge clk)     regulator_active |-> $stable(output_voltage);\nendproperty",
        "sva2": "property p_stable_voltage_during_regulation;\n@(posedge clk)     regulator_active == 1'b1 |-> $stable(output_voltage);\nendproperty\nassert_p_stable_voltage_during_regulation:assert property (p_stable_voltage_during_regulation) else $error(\"\");"
    },
    {
        "id": "3359_3360",
        "sva1": "property p_stable_current_during_limiting;\n@(posedge clk)     current_limit |-> $stable(current_set);\nendproperty",
        "sva2": "property p_stable_current_during_limiting;\n@(posedge clk)     current_limit |-> $stable(current_set);\nendproperty\nassert_p_stable_current_during_limiting:assert property (p_stable_current_during_limiting) else $error(\"\");"
    },
    {
        "id": "3360_3361",
        "sva1": "property p_stable_data_after_reset;\n@(posedge clk)     $fell(reset_n) |=> $stable(data_in);\nendproperty",
        "sva2": "property p_stable_data_after_reset;\n@(posedge clk)     $fell(reset_n) |=> $stable(data_in);\nendproperty\nassert_p_stable_data_after_reset:assert property (p_stable_data_after_reset) else $error(\"\");"
    },
    {
        "id": "3361_3362",
        "sva1": "property p_stable_delay_during_operation;\n@(posedge clk)     !delay_update |-> $stable(delay_line);\nendproperty",
        "sva2": "property p_stable_delay_during_operation;\n@(posedge clk)     !delay_update |-> $stable(delay_line);\nendproperty\nassert_p_stable_delay_during_operation:assert property (p_stable_delay_during_operation) else $error(\"\");"
    },
    {
        "id": "3362_3363",
        "sva1": "property p_stable_offset_during_correction;\n@(posedge clk)     !offset_correct |-> $stable(offset_val);\nendproperty",
        "sva2": "property p_stable_offset_during_correction;\n@(posedge clk)         !offset_correct |-> $stable(offset_val);\nendproperty\nassert_p_stable_offset_during_correction:assert property (p_stable_offset_during_correction) else $error(\"\");"
    },
    {
        "id": "3363_3364",
        "sva1": "property p_stable_phase_during_align;\n@(posedge clk)     phase_align |-> $stable(phase_shift);\nendproperty",
        "sva2": "property p_stable_phase_during_align;\n@(posedge clk)         phase_align == 1'b1 |-> $stable(phase_shift);\nendproperty\nassert_p_stable_phase_during_align:assert property (p_stable_phase_during_align) else $error(\"\");"
    },
    {
        "id": "3364_3365",
        "sva1": "property p_stable_divider_during_lock;\n@(posedge clk)     pll_locked |-> $stable(div_ratio);\nendproperty",
        "sva2": "property p_stable_divider_during_lock;\n@(posedge clk)     pll_locked |-> $stable(div_ratio);\nendproperty\nassert_p_stable_divider_during_lock:assert property (p_stable_divider_during_lock) else $error(\"\");"
    },
    {
        "id": "3365_3366",
        "sva1": "property p_stable_width_during_generation;\n@(posedge clk)     pulse_gen_en |-> $stable(pulse_width);\nendproperty",
        "sva2": "property p_stable_width_during_generation;\n@(posedge clk)     pulse_gen_en == 1'b1 |-> $stable(pulse_width);\nendproperty\nassert_p_stable_width_during_generation:assert property (p_stable_width_during_generation) else $error(\"\");"
    },
    {
        "id": "3366_3367",
        "sva1": "property p_stable_level_during_compare;\n@(posedge clk)     comp_enable |-> $stable(ref_level);\nendproperty",
        "sva2": "property p_stable_level_during_compare;\n@(posedge clk)     comp_enable == 1'b1 |-> $stable(ref_level);\nendproperty\nassert_p_stable_level_during_compare:assert property (p_stable_level_during_compare) else $error(\"\");"
    },
    {
        "id": "3367_3368",
        "sva1": "property p_stable_count_during_prescale;\n@(posedge clk)     prescale_active |-> $stable(count_val);\nendproperty",
        "sva2": "property p_stable_count_during_prescale;\n@(posedge clk)         prescale_active |-> $stable(count_val);\nendproperty\nassert_p_stable_count_during_prescale:assert property (p_stable_count_during_prescale) else $error(\"\");"
    },
    {
        "id": "3368_3369",
        "sva1": "property p_stable_trim_during_operation;\n@(posedge clk)     !trim_update |-> $stable(trim_setting);\nendproperty",
        "sva2": "property p_stable_trim_during_operation;\n@(posedge clk)     !trim_update |-> $stable(trim_setting);\nendproperty\nassert_p_stable_trim_during_operation:assert property (p_stable_trim_during_operation) else $error(\"\");"
    },
    {
        "id": "3369_3370",
        "sva1": "property p_stable_vref_during_conversion;\n@(posedge clk)     adc_convert |-> $stable(vref_voltage);\nendproperty",
        "sva2": "property p_stable_vref_during_conversion;\n@(posedge clk)         adc_convert == 1'b1 |-> $stable(vref_voltage);\nendproperty\nassert_p_stable_vref_during_conversion:assert property (p_stable_vref_during_conversion) else $error(\"\");"
    },
    {
        "id": "3370_3371",
        "sva1": "property p_stable_bias_during_operation;\n@(posedge clk)     bias_enable |-> $stable(bias_current);\nendproperty",
        "sva2": "property p_stable_bias_during_operation;\n@(posedge clk)         bias_enable == 1'b1 |-> $stable(bias_current);\nendproperty\nassert_p_stable_bias_during_operation:assert property (p_stable_bias_during_operation) else $error(\"\");"
    },
    {
        "id": "3371_3372",
        "sva1": "property p_stable_config_3cycles;\n@(posedge clk)     $stable(config_reg)[*3];\nendproperty",
        "sva2": "property p_stable_config_3cycles;\n@(posedge clk)     $stable(config_reg)[*3];\nendproperty\nassert_p_stable_config_3cycles:assert property (p_stable_config_3cycles) else $error(\"\");"
    },
    {
        "id": "3372_3373",
        "sva1": "property p_stable_dac_during_output;\n@(posedge clk)     dac_output_en |-> $stable(dac_code);\nendproperty",
        "sva2": "property p_stable_dac_during_output;\n@(posedge clk)     dac_output_en == 1'b1 |-> $stable(dac_code);\nendproperty\nassert_p_stable_dac_during_output:assert property (p_stable_dac_during_output) else $error(\"\");"
    },
    {
        "id": "3373_3374",
        "sva1": "property p_stable_lut_during_operation;\n@(posedge clk)     lut_active |-> $stable(lut_address);\nendproperty",
        "sva2": "property p_stable_lut_during_operation;\n@(posedge clk)         lut_active == 1'b1 |-> $stable(lut_address);\nendproperty\nassert_p_stable_lut_during_operation:assert property (p_stable_lut_during_operation) else $error(\"\");"
    },
    {
        "id": "3374_3375",
        "sva1": "property p_stable_fifo_during_read;\n@(posedge clk)     fifo_read |-> $stable(fifo_data);\nendproperty",
        "sva2": "property p_stable_fifo_during_read;\n@(posedge clk)         fifo_read == 1'b1 |-> $stable(fifo_data);\nendproperty\nassert_p_stable_fifo_during_read:assert property (p_stable_fifo_during_read) else $error(\"\");"
    },
    {
        "id": "3375_3376",
        "sva1": "property p_stable_register_during_write;\n@(posedge clk)     !reg_write |-> $stable(reg_value);\nendproperty",
        "sva2": "property p_stable_register_during_write;\n@(posedge clk)         !reg_write |-> $stable(reg_value);\nendproperty\nassert_p_stable_register_during_write:assert property (p_stable_register_during_write) else $error(\"\");"
    },
    {
        "id": "3376_3377",
        "sva1": "property p_stable_clock_during_pll_lock;\n@(posedge clk)     pll_locked |-> $stable(vco_clock);\nendproperty",
        "sva2": "property p_stable_clock_during_pll_lock;\n@(posedge clk)     pll_locked == 1'b1 |-> $stable(vco_clock);\nendproperty\nassert_p_stable_clock_during_pll_lock:assert property (p_stable_clock_during_pll_lock) else $error(\"\");"
    },
    {
        "id": "3377_3378",
        "sva1": "property p_stable_modulation_during_tx;\n@(posedge clk)     rf_transmit |-> $stable(mod_index);\nendproperty",
        "sva2": "property p_stable_modulation_during_tx;\n@(posedge clk)     rf_transmit == 1'b1 |-> $stable(mod_index);\nendproperty\nassert_p_stable_modulation_during_tx:assert property (p_stable_modulation_during_tx) else $error(\"\");"
    },
    {
        "id": "3378_3379",
        "sva1": "property p_stable_sensitivity_during_rx;\n@(posedge clk)     rf_receive |-> $stable(sens_threshold);\nendproperty",
        "sva2": "property p_stable_sensitivity_during_rx;\n@(posedge clk)     rf_receive == 1'b1 |-> $stable(sens_threshold);\nendproperty\nassert_p_stable_sensitivity_during_rx:assert property (p_stable_sensitivity_during_rx) else $error(\"\");"
    },
    {
        "id": "3379_3380",
        "sva1": "property p_stable_power_during_operation;\n@(posedge clk)     power_enable |-> $stable(power_level);\nendproperty",
        "sva2": "property p_stable_power_during_operation;\n@(posedge clk)     power_enable == 1'b1 |-> $stable(power_level);\nendproperty\nassert_p_stable_power_during_operation:assert property (p_stable_power_during_operation) else $error(\"\");"
    },
    {
        "id": "3380_3381",
        "sva1": "property p_stable_frequency_during_tune;\n@(posedge clk)     !tune_active |-> $stable(lo_frequency);\nendproperty",
        "sva2": "property p_stable_frequency_during_tune;\n@(posedge clk)         !tune_active |-> $stable(lo_frequency);\nendproperty\nassert_p_stable_frequency_during_tune:assert property (p_stable_frequency_during_tune) else $error(\"\");"
    },
    {
        "id": "3381_3382",
        "sva1": "property p_stable_attenuation_during_rx;\n@(posedge clk)     rx_active |-> $stable(if_atten);\nendproperty",
        "sva2": "property p_stable_attenuation_during_rx;\n@(posedge clk)     rx_active == 1'b1 |-> $stable(if_atten);\nendproperty\nassert_p_stable_attenuation_during_rx:assert property (p_stable_attenuation_during_rx) else $error(\"\");"
    },
    {
        "id": "3382_3383",
        "sva1": "property p_stable_ctrl_during_grant;\n@(posedge clk)     grant |-> $stable(ctrl_sig);\nendproperty",
        "sva2": "property p_stable_ctrl_during_grant;\n@(posedge clk)         grant |-> $stable(ctrl_sig);\nendproperty\nassert_p_stable_ctrl_during_grant:assert property (p_stable_ctrl_during_grant) else $error(\"\");"
    },
    {
        "id": "3383_3384",
        "sva1": "property p_stable_mixer_during_conversion;\n@(posedge clk)     mixer_enable |-> $stable(mixer_bias);\nendproperty",
        "sva2": "property p_stable_mixer_during_conversion;\n@(posedge clk)         mixer_enable == 1'b1 |-> $stable(mixer_bias);\nendproperty\nassert_p_stable_mixer_during_conversion:assert property (p_stable_mixer_during_conversion) else $error(\"\");"
    },
    {
        "id": "3384_3385",
        "sva1": "property p_stable_loop_during_integration;\n@(posedge clk)     pll_integrate |-> $stable(loop_filter);\nendproperty",
        "sva2": "property p_stable_loop_during_integration;\n@(posedge clk)     pll_integrate == 1'b1 |-> $stable(loop_filter);\nendproperty\nassert_p_stable_loop_during_integration:assert property (p_stable_loop_during_integration) else $error(\"\");"
    },
    {
        "id": "3385_3386",
        "sva1": "property p_stable_status_after_ack;\n@(posedge clk)     ack |=> $stable(status);\nendproperty",
        "sva2": "property p_stable_status_after_ack;\n@(posedge clk)     ack == 1'b1 |=> $stable(status);\nendproperty\nassert_p_stable_status_after_ack:assert property (p_stable_status_after_ack) else $error(\"\");"
    },
    {
        "id": "3386_3387",
        "sva1": "property p_stable_cmd_during_busy;\n@(posedge clk)     busy |-> $stable(cmd_reg);\nendproperty",
        "sva2": "property p_stable_cmd_during_busy;\n@(posedge clk)         busy == 1'b1 |-> $stable(cmd_reg);\nendproperty\nassert_p_stable_cmd_during_busy:assert property (p_stable_cmd_during_busy) else $error(\"\");"
    },
    {
        "id": "3387_3388",
        "sva1": "property p_stable_mode_during_lock;\n@(posedge clk)     lock_mode |-> $stable(operating_mode);\nendproperty",
        "sva2": "property p_stable_mode_during_lock;\n@(posedge clk)         lock_mode == 1'b1 |-> $stable(operating_mode);\nendproperty\nassert_p_stable_mode_during_lock:assert property (p_stable_mode_during_lock) else $error(\"\");"
    },
    {
        "id": "3388_3389",
        "sva1": "property p_stable_param_after_init;\n@(posedge clk)     init_done |=> $stable(param_set);\nendproperty",
        "sva2": "property p_stable_param_after_init;\n@(posedge clk)     init_done == 1'b1 |=> $stable(param_set);\nendproperty\nassert_p_stable_param_after_init:assert property (p_stable_param_after_init) else $error(\"\");"
    },
    {
        "id": "3389_3390",
        "sva1": "property p_rose_verify_match;\n@(posedge clk) $rose(verify) |=> match;\nendproperty",
        "sva2": "property p_rose_verify_match;\n@(posedge clk)     $rose(verify) |=> match;\nendproperty\nassert_p_rose_verify_match:assert property (p_rose_verify_match) else $error(\"\");"
    },
    {
        "id": "3390_3391",
        "sva1": "property p_stable_threshold_during_alarm;\n@(posedge clk)     alarm_active |-> $stable(threshold_val);\nendproperty",
        "sva2": "property p_stable_threshold_during_alarm;\n@(posedge clk)         alarm_active == 1'b1 |-> $stable(threshold_val);\nendproperty\nassert_p_stable_threshold_during_alarm:assert property (p_stable_threshold_during_alarm) else $error(\"\");"
    },
    {
        "id": "3391_3392",
        "sva1": "property p_rose_init_done;\n@(posedge clk) $rose(init) |=> done;\nendproperty",
        "sva2": "property p_rose_init_done;\n@(posedge clk)         $rose(init) |=> done;\nendproperty\nassert_p_rose_init_done:assert property (p_rose_init_done) else $error(\"\");"
    },
    {
        "id": "3392_3393",
        "sva1": "property p_error_propagation_check;\n@(posedge clk_err)     $rose(error_flag) && !error_mask |-> $past(error_status,5)[*2] ##1 error_latched\nendproperty",
        "sva2": "property p_error_propagation_check;\n@(posedge clk_err)     ($rose(error_flag) && !error_mask) |-> $past(error_status,5)[*2] ##1 error_latched;\nendproperty\nassert_p_error_propagation_check:assert property (p_error_propagation_check) else $error(\"\");"
    },
    {
        "id": "3393_3394",
        "sva1": "property p_dma_transfer_completion;\n@(posedge clk_axi)     $past(dma_start,6) && !dma_busy |-> ##1 ($past(transfer_count,4) == 0) ##0 done_interrupt\nendproperty",
        "sva2": "property p_dma_transfer_completion;\n@(posedge clk_axi)         $past(dma_start, 6) && !dma_busy |-> ##1 ($past(transfer_count, 4) == 0) ##0 done_interrupt;\nendproperty\nassert_p_dma_transfer_completion:assert property (p_dma_transfer_completion) else $error(\"\");"
    },
    {
        "id": "3394_3395",
        "sva1": "property p_serial_frame_sync;\n@(posedge uart_clk)     $fell(frame_start) |-> ($past(stop_bit,2) == 1'b1) ##1 ($past(parity_bit,1) == calc_parity)\nendproperty",
        "sva2": "property p_serial_frame_sync;\n@(posedge uart_clk)     $fell(frame_start) |-> ($past(stop_bit, 2) == 1'b1) ##1 ($past(parity_bit, 1) == calc_parity);\nendproperty\nassert_p_serial_frame_sync:assert property (p_serial_frame_sync) else $error(\"\");"
    },
    {
        "id": "3395_3396",
        "sva1": "property p_pcie_link_training;\n@(posedge pcie_clk)     $rose(link_training) |-> ##[3:6] ($past(training_stage,4) == 3'b111) ##1 link_active\nendproperty",
        "sva2": "property p_pcie_link_training;\n@(posedge pcie_clk)     $rose(link_training) |-> ##[3:6] ($past(training_stage,4) == 3'b111) ##1 link_active;\nendproperty\nassert_p_pcie_link_training:assert property (p_pcie_link_training) else $error(\"\");"
    },
    {
        "id": "3396_3397",
        "sva1": "property p_thermal_threshold_check;\n@(posedge sensor_clk)     $past(temperature[7:0],5) > threshold |-> ##1 $rose(fan_speed) ##0 $past(cooling_active,2)\nendproperty",
        "sva2": "property p_thermal_threshold_check;\n@(posedge sensor_clk)     ($past(temperature[7:0], 5) > threshold) |->      ##1 $rose(fan_speed) ##0 $past(cooling_active, 2);\nendproperty\nassert_p_thermal_threshold_check:assert property (p_thermal_threshold_check) else $error(\"\");"
    },
    {
        "id": "3397_3398",
        "sva1": "property p_cache_coherency_check;\n@(posedge clk_cache)     $rose(cache_invalidate) |-> ##2 ($past(dirty_bit,3) == 1'b0) ##1 $stable(tag_array)\nendproperty",
        "sva2": "property p_cache_coherency_check;\n@(posedge clk_cache)         $rose(cache_invalidate) |-> ##2 ($past(dirty_bit, 3) == 1'b0) ##1 $stable(tag_array);\nendproperty\nassert_p_cache_coherency_check:assert property (p_cache_coherency_check) else $error(\"\");"
    },
    {
        "id": "3398_3399",
        "sva1": "property p_video_frame_sync;\n@(posedge pixel_clk)     $rose(vsync) && !frame_reset |-> ##[4:8] ($past(hsync_count,5) == 0) ##1 frame_valid\nendproperty",
        "sva2": "property p_video_frame_sync;\n@(posedge pixel_clk)         ($rose(vsync) && !frame_reset) |-> ##[4:8] ($past(hsync_count,5) == 0) ##1 frame_valid;\nendproperty\nassert_p_video_frame_sync:assert property (p_video_frame_sync) else $error(\"\");"
    },
    {
        "id": "3399_3400",
        "sva1": "property p_adc_conversion_check;\n@(posedge adc_clk)     $fell(conversion_start) |-> ##3 ($past(adc_data,4) != '0) ##1 data_valid\nendproperty",
        "sva2": "property p_adc_conversion_check;\n@(posedge adc_clk)     $fell(conversion_start) |-> ##3 ($past(adc_data,4) != '0) ##1 data_valid;\nendproperty\nassert_p_adc_conversion_check:assert property (p_adc_conversion_check) else $error(\"\");"
    },
    {
        "id": "3400_3401",
        "sva1": "property p_spi_mode_switch;\n@(posedge spi_clk)     $changed(spi_mode[1:0]) |-> ##2 ($past(cpol,3) == cpol) ##1 ($past(cpha,3) == cpha)\nendproperty",
        "sva2": "property p_spi_mode_switch;\n@(posedge spi_clk)     $changed(spi_mode[1:0]) |-> ##2 ($past(cpol,3) == cpol) ##1 ($past(cpha,3) == cpha);\nendproperty\nassert_p_spi_mode_switch:assert property (p_spi_mode_switch) else $error(\"\");"
    },
    {
        "id": "3401_3402",
        "sva1": "property p_pll_lock_sequence;\n@(posedge ref_clk)     $rose(pll_reset) |-> ##[5:10] ($past(lock_detect,6) == 1'b1) ##0 pll_stable\nendproperty",
        "sva2": "property p_pll_lock_sequence;\n@(posedge ref_clk)     $rose(pll_reset) |-> ##[5:10] ($past(lock_detect,6) == 1'b1) ##0 pll_stable;\nendproperty\nassert_p_pll_lock_sequence:assert property (p_pll_lock_sequence) else $error(\"\");"
    },
    {
        "id": "3402_3403",
        "sva1": "property p_gpio_debounce_check;\n@(posedge slow_clk)     $changed(gpio_input) |-> ##4 ($stable(gpio_input)[*3]) ##1 ($past(gpio_output,2) == gpio_input)\nendproperty",
        "sva2": "property p_gpio_debounce_check;\n@(posedge slow_clk)     $changed(gpio_input) |-> ##4 ($stable(gpio_input)[*3]) ##1 ($past(gpio_output,2) == gpio_input);\nendproperty\nassert_p_gpio_debounce_check:assert property (p_gpio_debounce_check) else $error(\"\");"
    },
    {
        "id": "3403_3404",
        "sva1": "property p_ethernet_crc_verify;\n@(posedge eth_rx_clk)     $fell(frame_valid) |-> ($past(crc_result,3) == 32'h0) ##1 crc_match\nendproperty",
        "sva2": "property p_ethernet_crc_verify;\n@(posedge eth_rx_clk)     $fell(frame_valid) |-> ($past(crc_result, 3) == 32'h0) ##1 crc_match;\nendproperty\nassert_p_ethernet_crc_verify:assert property (p_ethernet_crc_verify) else $error(\"\");"
    },
    {
        "id": "3404_3405",
        "sva1": "property p_i2c_start_condition;\n@(posedge i2c_clk)     $fell(sda_line) && scl_high |-> ##1 ($past(sda_line,2) == 1'b1) ##0 start_detected\nendproperty",
        "sva2": "property p_i2c_start_condition;\n@(posedge i2c_clk)     ($fell(sda_line) && scl_high) |-> ##1 ($past(sda_line, 2) == 1'b1) ##0 start_detected;\nendproperty\nassert_p_i2c_start_condition:assert property (p_i2c_start_condition) else $error(\"\");"
    },
    {
        "id": "3405_3406",
        "sva1": "property p_rtc_second_tick;\n@(posedge rtc_clk)     $rose(second_tick) |-> ($past(counter_reg,7) == 32'd999999) ##1 counter_reset\nendproperty",
        "sva2": "property p_rtc_second_tick;\n@(posedge rtc_clk)     $rose(second_tick) |-> ($past(counter_reg,7) == 32'd999999) ##1 counter_reset;\nendproperty\nassert_p_rtc_second_tick:assert property (p_rtc_second_tick) else $error(\"\");"
    },
    {
        "id": "3406_3407",
        "sva1": "property p_can_bus_error_flag;\n@(posedge can_clk)     $rose(error_flag) |-> ##1 ($past(error_count,5) > 96) ##0 error_passive\nendproperty",
        "sva2": "property p_can_bus_error_flag;\n@(posedge can_clk)         $rose(error_flag) |-> ##1 ($past(error_count, 5) > 96) ##0 error_passive;\nendproperty\nassert_p_can_bus_error_flag:assert property (p_can_bus_error_flag) else $error(\"\");"
    },
    {
        "id": "3407_3408",
        "sva1": "property p_pwm_duty_cycle_check;\n@(posedge pwm_clk)     $rose(pwm_update) |-> ##2 ($past(duty_cycle,4) == new_duty) ##1 pwm_output\nendproperty",
        "sva2": "property p_pwm_duty_cycle_check;\n@(posedge pwm_clk)     $rose(pwm_update) |-> ##2 ($past(duty_cycle,4) == new_duty) ##1 pwm_output;\nendproperty\nassert_p_pwm_duty_cycle_check:assert property (p_pwm_duty_cycle_check) else $error(\"\");"
    },
    {
        "id": "3408_3409",
        "sva1": "property p_sdram_refresh_check;\n@(posedge sdram_clk)     $rose(refresh_req) |-> ##7 ($past(refresh_count,6) == 0) ##1 refresh_ack\nendproperty",
        "sva2": "property p_sdram_refresh_check;\n@(posedge sdram_clk)     $rose(refresh_req) |-> ##7 ($past(refresh_count,6) == 0) ##1 refresh_ack;\nendproperty\nassert_p_sdram_refresh_check:assert property (p_sdram_refresh_check) else $error(\"\");"
    },
    {
        "id": "3409_3410",
        "sva1": "property p_sha256_pipeline_check;\n@(posedge hash_clk)     $rose(block_valid) |-> ##64 ($past(hash_state[255:0],63) != hash_state) ##1 hash_ready\nendproperty",
        "sva2": "property p_sha256_pipeline_check;\n@(posedge hash_clk)     $rose(block_valid) |-> ##64 ($past(hash_state[255:0],63) != hash_state) ##1 hash_ready;\nendproperty\nassert_p_sha256_pipeline_check:assert property (p_sha256_pipeline_check) else $error(\"\");"
    },
    {
        "id": "3410_3411",
        "sva1": "property p_aes_round_completion;\n@(posedge crypto_clk)     $rose(round_start) |-> ##10 ($past(round_key[127:0],9) != current_key) ##1 round_complete\nendproperty",
        "sva2": "property p_aes_round_completion;\n@(posedge crypto_clk)     $rose(round_start) |-> ##10 ($past(round_key[127:0],9) != current_key) ##1 round_complete;\nendproperty\nassert_p_aes_round_completion:assert property (p_aes_round_completion) else $error(\"\");"
    },
    {
        "id": "3411_3412",
        "sva1": "property p_uart_baud_check;\n@(posedge baud_clk)     $changed(baud_rate[15:0]) |-> ##16 ($past(baud_counter,15) == 0) ##1 baud_locked\nendproperty",
        "sva2": "property p_uart_baud_check;\n@(posedge baud_clk)     $changed(baud_rate[15:0]) |-> ##16 ($past(baud_counter,15) == 0) ##1 baud_locked;\nendproperty\nassert_p_uart_baud_check:assert property (p_uart_baud_check) else $error(\"\");"
    },
    {
        "id": "3412_3413",
        "sva1": "property p_fifo_ptr_match_after_delay;\n@(posedge clk_fifo)      (wr_ptr == $past(rd_ptr,5)) && fifo_empty |-> ##[2:4] fifo_full\nendproperty",
        "sva2": "property p_fifo_ptr_match_after_delay;\n@(posedge clk_fifo)     (wr_ptr == $past(rd_ptr,5)) && fifo_empty |-> ##[2:4] fifo_full;\nendproperty\nassert_p_fifo_ptr_match_after_delay:assert property (p_fifo_ptr_match_after_delay) else $error(\"\");"
    },
    {
        "id": "3413_3414",
        "sva1": "property p_spi_fifo_overflow;\n@(posedge spi_clk)     $rose(fifo_full) && tx_active |-> ##1 ($past(fifo_write,2) == 1'b1) ##0 overflow_flag\nendproperty",
        "sva2": "property p_spi_fifo_overflow;\n@(posedge spi_clk)     ($rose(fifo_full) && tx_active) |-> ##1 ($past(fifo_write,2) == 1'b1) ##0 overflow_flag;\nendproperty\nassert_p_spi_fifo_overflow:assert property (p_spi_fifo_overflow) else $error(\"\");"
    },
    {
        "id": "3414_3415",
        "sva1": "property p_i2s_word_align;\n@(posedge i2s_clk)     $rose(ws_edge) |-> ##32 ($past(audio_data[31:0],31) != audio_data) ##1 word_sync\nendproperty",
        "sva2": "property p_i2s_word_align;\n@(posedge i2s_clk)     $rose(ws_edge) |-> ##32 ($past(audio_data[31:0], 31) != audio_data) ##1 word_sync;\nendproperty\nassert_p_i2s_word_align:assert property (p_i2s_word_align) else $error(\"\");"
    },
    {
        "id": "3415_3416",
        "sva1": "property p_jtag_tap_state;\n@(posedge tck)     $rose(tms_signal) |-> ##5 ($past(tap_state[3:0],4) == 4'b1111) ##1 test_reset\nendproperty",
        "sva2": "property p_jtag_tap_state;\n@(posedge tck)     $rose(tms_signal) |-> ##5 ($past(tap_state[3:0],4) == 4'b1111) ##1 test_reset;\nendproperty\nassert_p_jtag_tap_state:assert property (p_jtag_tap_state) else $error(\"\");"
    },
    {
        "id": "3416_3417",
        "sva1": "property p_usb_packet_end;\n@(posedge usb_clk)     $fell(packet_active) |-> ##2 ($past(crc16,1) == calc_crc) ##1 ack_received\nendproperty",
        "sva2": "property p_usb_packet_end;\n@(posedge usb_clk)     $fell(packet_active) |-> ##2 ($past(crc16,1) == calc_crc) ##1 ack_received;\nendproperty\nassert_p_usb_packet_end:assert property (p_usb_packet_end) else $error(\"\");"
    },
    {
        "id": "3417_3418",
        "sva1": "property p_mipi_lp_to_hs;\n@(posedge mipi_clk)     $rose(lp_mode) |-> ##8 ($past(hs_ready,7) == 1'b1) ##0 hs_transition\nendproperty",
        "sva2": "property p_mipi_lp_to_hs;\n@(posedge mipi_clk)     $rose(lp_mode) |-> ##8 ($past(hs_ready,7) == 1'b1) ##0 hs_transition;\nendproperty\nassert_p_mipi_lp_to_hs:assert property (p_mipi_lp_to_hs) else $error(\"\");"
    },
    {
        "id": "3418_3419",
        "sva1": "property p_sata_oob_sequence;\n@(posedge sata_clk)     $rose(oob_start) |-> ##[20:40] ($past(oob_state[2:0],19) == 3'b101) ##1 oob_complete\nendproperty",
        "sva2": "property p_sata_oob_sequence;\n@(posedge sata_clk)     $rose(oob_start) |-> ##[20:40] ($past(oob_state[2:0],19) == 3'b101) ##1 oob_complete;\nendproperty\nassert_p_sata_oob_sequence:assert property (p_sata_oob_sequence) else $error(\"\");"
    },
    {
        "id": "3419_3420",
        "sva1": "property p_pcie_ltssm_state;\n@(posedge pcie_clk)     $rose(ltssm_change) |-> ##3 ($past(ltssm_state[4:0],2) == 5'b01101) ##1 recovery_state\nendproperty",
        "sva2": "property p_pcie_ltssm_state;\n@(posedge pcie_clk)     $rose(ltssm_change) |-> ##3 ($past(ltssm_state[4:0],2) == 5'b01101) ##1 recovery_state;\nendproperty\nassert_p_pcie_ltssm_state:assert property (p_pcie_ltssm_state) else $error(\"\");"
    },
    {
        "id": "3420_3421",
        "sva1": "property p_ddr_zq_calibration;\n@(posedge ddr_clk)     $rose(zq_start) |-> ##512 ($past(cal_count[9:0],511) == 0) ##1 zq_complete\nendproperty",
        "sva2": "property p_ddr_zq_calibration;\n@(posedge ddr_clk)     $rose(zq_start) |-> ##512 ($past(cal_count[9:0],511) == 0) ##1 zq_complete;\nendproperty\nassert_p_ddr_zq_calibration:assert property (p_ddr_zq_calibration) else $error(\"\");"
    },
    {
        "id": "3421_3422",
        "sva1": "property p_ethernet_mii_tx;\n@(posedge mii_tx_clk)     $rose(tx_en) |-> ##[8:64] ($past(tx_data[3:0],7) == 4'hD) ##1 tx_complete\nendproperty",
        "sva2": "property p_ethernet_mii_tx;\n@(posedge mii_tx_clk)     $rose(tx_en) |-> ##[8:64] ($past(tx_data[3:0],7) == 4'hD) ##1 tx_complete;\nendproperty\nassert_p_ethernet_mii_tx:assert property (p_ethernet_mii_tx) else $error(\"\");"
    },
    {
        "id": "3422_3423",
        "sva1": "property p_sd_clk_stable;\n@(posedge sd_clk)     $rose(card_active) |-> ##128 ($past(sd_clk_en,127) == 1'b1) ##0 cmd_response\nendproperty",
        "sva2": "property p_sd_clk_stable;\n@(posedge sd_clk)     $rose(card_active) |-> ##128 ($past(sd_clk_en, 127) == 1'b1) ##0 cmd_response;\nendproperty\nassert_p_sd_clk_stable:assert property (p_sd_clk_stable) else $error(\"\");"
    },
    {
        "id": "3423_3424",
        "sva1": "property p_flash_erase_verify;\n@(posedge flash_clk)     $rose(erase_start) |-> ##[1000:2000] ($past(erase_count[15:0],999) == 0) ##1 erase_done\nendproperty",
        "sva2": "property p_flash_erase_verify;\n@(posedge flash_clk)     $rose(erase_start) |-> ##[1000:2000] ($past(erase_count[15:0], 999) == 0) ##1 erase_done;\nendproperty\nassert_p_flash_erase_verify:assert property (p_flash_erase_verify) else $error(\"\");"
    },
    {
        "id": "3424_3425",
        "sva1": "property p_adc_oversampling;\n@(posedge adc_clk)     $rose(oversample_en) |-> ##16 ($past(sample_sum[19:0],15) != 0) ##1 data_ready\nendproperty",
        "sva2": "property p_adc_oversampling;\n@(posedge adc_clk)     $rose(oversample_en) |-> ##16 ($past(sample_sum[19:0],15) != 0) ##1 data_ready;\nendproperty\nassert_p_adc_oversampling:assert property (p_adc_oversampling) else $error(\"\");"
    },
    {
        "id": "3425_3426",
        "sva1": "property p_pll_phase_align;\n@(posedge ref_clk)     $rose(phase_start) |-> ##[50:100] ($past(phase_diff[9:0],49) < 10'd10) ##1 phase_locked\nendproperty",
        "sva2": "property p_pll_phase_align;\n@(posedge ref_clk)     $rose(phase_start) |-> ##[50:100] ($past(phase_diff[9:0],49) < 10'd10) ##1 phase_locked;\nendproperty\nassert_p_pll_phase_align:assert property (p_pll_phase_align) else $error(\"\");"
    },
    {
        "id": "3426_3427",
        "sva1": "property p_can_bus_sof;\n@(posedge can_clk)     $fell(sof_bit) |-> ##1 ($past(arbitration_field[11:0],1) != 0) ##0 ack_slot\nendproperty",
        "sva2": "property p_can_bus_sof;\n@(posedge can_clk)         $fell(sof_bit) |-> ##1 ($past(arbitration_field[11:0],1) != 0) ##0 ack_slot;\nendproperty\nassert_p_can_bus_sof:assert property (p_can_bus_sof) else $error(\"\");"
    },
    {
        "id": "3427_3428",
        "sva1": "property p_ethernet_mac_rx;\n@(posedge mac_rx_clk)     $rose(rx_dv) |-> ##[60:64] ($past(rx_data[7:0],59) == 8'h55) ##1 preamble_done\nendproperty",
        "sva2": "property p_ethernet_mac_rx;\n@(posedge mac_rx_clk)     $rose(rx_dv) |-> ##[60:64] ($past(rx_data[7:0],59) == 8'h55) ##1 preamble_done;\nendproperty\nassert_p_ethernet_mac_rx:assert property (p_ethernet_mac_rx) else $error(\"\");"
    },
    {
        "id": "3428_3429",
        "sva1": "property p_spi_mode_0_check;\n@(posedge spi_clk)     $rose(cs_n) |-> ##1 ($past(mosi_data[7:0],8) == expected_data) ##0 transaction_complete\nendproperty",
        "sva2": "property p_spi_mode_0_check;\n@(posedge spi_clk)     $rose(cs_n) |-> ##1 ($past(mosi_data[7:0], 8) == expected_data) ##0 transaction_complete;\nendproperty\nassert_p_spi_mode_0_check:assert property (p_spi_mode_0_check) else $error(\"\");"
    },
    {
        "id": "3429_3430",
        "sva1": "property p_i2c_stop_condition;\n@(posedge i2c_clk)     $rose(sda_line) && scl_high |-> ##1 ($past(sda_line,2) == 1'b0) ##0 stop_detected\nendproperty",
        "sva2": "property p_i2c_stop_condition;\n@(posedge i2c_clk)         ($rose(sda_line) && scl_high) |-> ##1 ($past(sda_line, 2) == 1'b0) ##0 stop_detected;\nendproperty\nassert_p_i2c_stop_condition:assert property (p_i2c_stop_condition) else $error(\"\");"
    },
    {
        "id": "3430_3431",
        "sva1": "property p_ddr_cas_latency;\n@(posedge ddr_clk)     $rose(read_command) |-> ##[5:7] ($past(read_data[63:0],4) == dq_data) ##1 read_valid\nendproperty",
        "sva2": "property p_ddr_cas_latency;\n@(posedge ddr_clk)         $rose(read_command) |-> ##[5:7] ($past(read_data[63:0],4) == dq_data) ##1 read_valid;\nendproperty\nassert_p_ddr_cas_latency:assert property (p_ddr_cas_latency) else $error(\"\");"
    },
    {
        "id": "3431_3432",
        "sva1": "property p_pwm_deadtime_check;\n@(posedge pwm_clk)     $fell(pwm_a) |-> ##[2:4] ($past(pwm_b,1) == 1'b0) ##0 deadtime_ok\nendproperty",
        "sva2": "property p_pwm_deadtime_check;\n@(posedge pwm_clk)     $fell(pwm_a) |-> ##[2:4] ($past(pwm_b,1) == 1'b0) ##0 deadtime_ok;\nendproperty\nassert_p_pwm_deadtime_check:assert property (p_pwm_deadtime_check) else $error(\"\");"
    },
    {
        "id": "3432_3433",
        "sva1": "property p_uart_break_detect;\n@(posedge uart_clk)     $fell(rx_line) |-> ##12 ($stable(rx_line)[*11]) ##1 break_detected\nendproperty",
        "sva2": "property p_uart_break_detect;\n@(posedge uart_clk)     $fell(rx_line) |-> ##12 ($stable(rx_line)[*11]) ##1 break_detected;\nendproperty\nassert_p_uart_break_detect:assert property (p_uart_break_detect) else $error(\"\");"
    },
    {
        "id": "3433_3434",
        "sva1": "property p_irq_latency_check;\n@(posedge clk_cpu)     $rose(irq_request) && !irq_mask |-> ##[1:3] $past(irq_ack,2) ##0 $past(irq_handler,4)\nendproperty",
        "sva2": "property p_irq_latency_check;\n@(posedge clk_cpu)     ($rose(irq_request) && !irq_mask) |-> ##[1:3] $past(irq_ack,2) ##0 $past(irq_handler,4);\nendproperty\nassert_p_irq_latency_check:assert property (p_irq_latency_check) else $error(\"\");"
    },
    {
        "id": "3434_3435",
        "sva1": "property p_sdram_mode_register;\n@(posedge sdram_clk)     $rose(load_mode) |-> ##2 ($past(command[3:0],1) == 4'b0000) ##1 mode_reg_set\nendproperty",
        "sva2": "property p_sdram_mode_register;\n@(posedge sdram_clk)     $rose(load_mode) |-> ##2 ($past(command[3:0],1) == 4'b0000) ##1 mode_reg_set;\nendproperty\nassert_p_sdram_mode_register:assert property (p_sdram_mode_register) else $error(\"\");"
    },
    {
        "id": "3435_3436",
        "sva1": "property p_mem_read_consistency;\n@(posedge clk_mem)     read_enable && !wait_state |-> ##2 ($past(read_data,3) == read_data) ##1 $stable(addr_bus)\nendproperty",
        "sva2": "property p_mem_read_consistency;\n@(posedge clk_mem)     (read_enable && !wait_state) |-> ##2 ($past(read_data,3) == read_data) ##1 $stable(addr_bus);\nendproperty\nassert_p_mem_read_consistency:assert property (p_mem_read_consistency) else $error(\"\");"
    },
    {
        "id": "3436_3437",
        "sva1": "property p_pipeline_flush_detection;\n@(posedge clk_core)     $past(flush_signal,2) && !$past(stall_signal,1) |-> ##[3:5] $fell(pipeline_valid)\nendproperty",
        "sva2": "property p_pipeline_flush_detection;\n@(posedge clk_core)     ($past(flush_signal, 2) && !$past(stall_signal, 1)) |-> ##[3:5] $fell(pipeline_valid);\nendproperty\nassert_p_pipeline_flush_detection:assert property (p_pipeline_flush_detection) else $error(\"\");"
    },
    {
        "id": "3437_3438",
        "sva1": "property p_ddr_burst_alignment;\n@(posedge ddr_clk)     $rose(burst_start) |-> ($past(burst_addr[3:0],4) == 4'b0000) ##1 $stable(burst_type)[*3]\nendproperty",
        "sva2": "property p_ddr_burst_alignment;\n@(posedge ddr_clk)         $rose(burst_start) |-> ($past(burst_addr[3:0],4) == 4'b0000) ##1 $stable(burst_type)[*3];\nendproperty\nassert_p_ddr_burst_alignment:assert property (p_ddr_burst_alignment) else $error(\"\");"
    },
    {
        "id": "3438_3439",
        "sva1": "property usb_token_packet_sequence;\n@(posedge clk_usb)     token_pid_valid && (token_addr == prev_token_addr) |-> ##1 ack_pid || nak_pid\nendproperty",
        "sva2": "property usb_token_packet_sequence;\n@(posedge clk_usb)         (token_pid_valid && (token_addr == prev_token_addr)) |-> ##1 (ack_pid || nak_pid);\nendproperty\nassert_usb_token_packet_sequence:assert property (usb_token_packet_sequence) else $error(\"\");"
    },
    {
        "id": "3439_3440",
        "sva1": "property ethernet_frame_check_sequence;\n@(posedge clk_mac)     sof_frame && !crc_error |-> ##[12:16] eof_frame && $stable(payload_len)\nendproperty",
        "sva2": "property ethernet_frame_check_sequence;\n@(posedge clk_mac)         (sof_frame && !crc_error) |-> ##[12:16] (eof_frame && $stable(payload_len));\nendproperty\nassert_ethernet_frame_check_sequence:assert property (ethernet_frame_check_sequence) else $error(\"\");"
    },
    {
        "id": "3440_3441",
        "sva1": "property p_power_gating_sequence;\n@(posedge clk_pwr)     $fell(power_enable) |-> ##[1:8] $past(isolation_en,2) ##1 $past(retention_en,3)\nendproperty",
        "sva2": "property p_power_gating_sequence;\n@(posedge clk_pwr)     $fell(power_enable) |-> ##[1:8] $past(isolation_en,2) ##1 $past(retention_en,3);\nendproperty\nassert_p_power_gating_sequence:assert property (p_power_gating_sequence) else $error(\"\");"
    },
    {
        "id": "3441_3442",
        "sva1": "property i2c_start_stop_condition_check;\n@(posedge clk_i2c)     $fell(sda_io) && scl_high |-> ##1 start_detected && !stop_detected\nendproperty",
        "sva2": "property i2c_start_stop_condition_check;\n@(posedge clk_i2c)     ($fell(sda_io) && scl_high) |-> ##1 (start_detected && !stop_detected);\nendproperty\nassert_i2c_start_stop_condition_check:assert property (i2c_start_stop_condition_check) else $error(\"\");"
    },
    {
        "id": "3442_3443",
        "sva1": "property uart_break_condition_detection;\n@(posedge clk_uart)     rx_low && !tx_active |-> ##[12:16] break_detected && !framing_error\nendproperty",
        "sva2": "property uart_break_condition_detection;\n@(posedge clk_uart)     (rx_low && !tx_active) |-> ##[12:16] (break_detected && !framing_error);\nendproperty\nassert_uart_break_condition_detection:assert property (uart_break_condition_detection) else $error(\"\");"
    },
    {
        "id": "3443_3444",
        "sva1": "property spi_data_phase_validation;\n@(posedge clk_spi)     csb_asserted && sck_active |-> ##1 mosi_data == $past(miso_data, 2)\nendproperty",
        "sva2": "property spi_data_phase_validation;\n@(posedge clk_spi)     (csb_asserted && sck_active) |-> ##1 (mosi_data == $past(miso_data, 2));\nendproperty\nassert_spi_data_phase_validation:assert property (spi_data_phase_validation) else $error(\"\");"
    },
    {
        "id": "3444_3445",
        "sva1": "property can_bus_error_frame_check;\n@(posedge clk_can)     error_flag && !error_passive |-> ##1 error_counter_increment && !bus_off\nendproperty",
        "sva2": "property can_bus_error_frame_check;\n@(posedge clk_can)         (error_flag && !error_passive) |-> ##1 (error_counter_increment && !bus_off);\nendproperty\nassert_can_bus_error_frame_check:assert property (can_bus_error_frame_check) else $error(\"\");"
    },
    {
        "id": "3445_3446",
        "sva1": "property sdio_cmd_response_timeout;\n@(posedge clk_sdio)     cmd_sent && !cmd_busy |-> ##[8:64] response_received || timeout_error\nendproperty",
        "sva2": "property sdio_cmd_response_timeout;\n@(posedge clk_sdio)     (cmd_sent && !cmd_busy) |-> ##[8:64] (response_received || timeout_error);\nendproperty\nassert_sdio_cmd_response_timeout:assert property (sdio_cmd_response_timeout) else $error(\"\");"
    },
    {
        "id": "3446_3447",
        "sva1": "property jtag_tap_state_machine_check;\n@(posedge clk_jtag)     tms_high && tdi_valid |-> ##1 $changed(tap_state) && !bypass_mode\nendproperty",
        "sva2": "property jtag_tap_state_machine_check;\n@(posedge clk_jtag)         tms_high && tdi_valid |-> ##1 ($changed(tap_state) && !bypass_mode);\nendproperty\nassert_jtag_tap_state_machine_check:assert property (jtag_tap_state_machine_check) else $error(\"\");"
    },
    {
        "id": "3447_3448",
        "sva1": "property gpio_interrupt_debounce_verify;\n@(posedge clk_gpio)     $changed(ext_int_pin) && !debounce_disable |-> ##[4:8] int_pending && $stable(ext_int_pin)\nendproperty",
        "sva2": "property gpio_interrupt_debounce_verify;\n@(posedge clk_gpio)     ($changed(ext_int_pin) && !debounce_disable) |-> ##[4:8] (int_pending && $stable(ext_int_pin));\nendproperty\nassert_gpio_interrupt_debounce_verify:assert property (gpio_interrupt_debounce_verify) else $error(\"\");"
    },
    {
        "id": "3448_3449",
        "sva1": "property pwm_duty_cycle_measurement;\n@(posedge clk_pwm)     pwm_en && !pwm_sync |-> ##[1:8] $countones(pwm_out) == duty_cycle_reg\nendproperty",
        "sva2": "property pwm_duty_cycle_measurement;\n@(posedge clk_pwm)         (pwm_en && !pwm_sync) |-> ##[1:8] ($countones(pwm_out) == duty_cycle_reg);\nendproperty\nassert_pwm_duty_cycle_measurement:assert property (pwm_duty_cycle_measurement) else $error(\"\");"
    },
    {
        "id": "3449_3450",
        "sva1": "property req_grant_sequence_with_busy_check;\n@(posedge clk_sys)      $rose(req_main) && !busy_system |-> ##[2:4] grant_main && $stable(addr_bus)[*3]\nendproperty",
        "sva2": "property req_grant_sequence_with_busy_check;\n@(posedge clk_sys)         ($rose(req_main) && !busy_system) |-> ##[2:4] (grant_main && $stable(addr_bus)[*3]);\nendproperty\nassert_req_grant_sequence_with_busy_check:assert property (req_grant_sequence_with_busy_check) else $error(\"\");"
    },
    {
        "id": "3450_3451",
        "sva1": "property adc_conversion_complete_check;\n@(posedge clk_adc)     conv_start && !adc_busy |-> ##[10:20] data_valid && !overflow\nendproperty",
        "sva2": "property adc_conversion_complete_check;\n@(posedge clk_adc)     (conv_start && !adc_busy) |-> ##[10:20] (data_valid && !overflow);\nendproperty\nassert_adc_conversion_complete_check:assert property (adc_conversion_complete_check) else $error(\"\");"
    },
    {
        "id": "3451_3452",
        "sva1": "property timer_count_match_interrupt;\n@(posedge clk_timer)     count_en && (counter == compare_val) |-> ##1 int_pending && !count_overflow\nendproperty",
        "sva2": "property timer_count_match_interrupt;\n@(posedge clk_timer)         (count_en && (counter == compare_val)) |-> ##1 (int_pending && !count_overflow);\nendproperty\nassert_timer_count_match_interrupt:assert property (timer_count_match_interrupt) else $error(\"\");"
    },
    {
        "id": "3452_3453",
        "sva1": "property watchdog_refresh_validation;\n@(posedge clk_wdt)     refresh_pulse && !wdt_lock |-> ##[2:4] counter_reset && !timeout\nendproperty",
        "sva2": "property watchdog_refresh_validation;\n@(posedge clk_wdt)         (refresh_pulse && !wdt_lock) |-> ##[2:4] (counter_reset && !timeout);\nendproperty\nassert_watchdog_refresh_validation:assert property (watchdog_refresh_validation) else $error(\"\");"
    },
    {
        "id": "3453_3454",
        "sva1": "property rtc_second_tick_verify;\n@(posedge clk_rtc)     second_tick && !calibration_active |-> ##1 $changed(second_count) && !leap_second\nendproperty",
        "sva2": "property rtc_second_tick_verify;\n@(posedge clk_rtc)         (second_tick && !calibration_active) |-> ##1 ($changed(second_count) && !leap_second);\nendproperty\nassert_rtc_second_tick_verify:assert property (rtc_second_tick_verify) else $error(\"\");"
    },
    {
        "id": "3454_3455",
        "sva1": "property crypto_engine_busy_check;\n@(posedge clk_crypto)     cmd_valid && !cmd_busy |-> ##[8:32] result_valid && !parity_error\nendproperty",
        "sva2": "property crypto_engine_busy_check;\n@(posedge clk_crypto)     (cmd_valid && !cmd_busy) |-> ##[8:32] (result_valid && !parity_error);\nendproperty\nassert_crypto_engine_busy_check:assert property (crypto_engine_busy_check) else $error(\"\");"
    },
    {
        "id": "3455_3456",
        "sva1": "property dma_transfer_complete_check;\n@(posedge clk_dma)     dma_en && !abort_req |-> ##[16:256] done_int && !error_status\nendproperty",
        "sva2": "property dma_transfer_complete_check;\n@(posedge clk_dma)         (dma_en && !abort_req) |-> ##[16:256] (done_int && !error_status);\nendproperty\nassert_dma_transfer_complete_check:assert property (dma_transfer_complete_check) else $error(\"\");"
    },
    {
        "id": "3456_3457",
        "sva1": "property memory_ecc_error_detection;\n@(posedge clk_mem)     mem_access && ecc_en |-> ##1 $stable(ecc_status)[*2] ##1 !uncorrectable_error\nendproperty",
        "sva2": "property memory_ecc_error_detection;\n@(posedge clk_mem)     (mem_access && ecc_en) |-> ##1 $stable(ecc_status)[*2] ##1 !uncorrectable_error;\nendproperty\nassert_memory_ecc_error_detection:assert property (memory_ecc_error_detection) else $error(\"\");"
    },
    {
        "id": "3457_3458",
        "sva1": "property temperature_sensor_alarm_check;\n@(posedge clk_temp)     temp_high && !alarm_mask |-> ##[2:4] alarm_triggered && !sensor_fault\nendproperty",
        "sva2": "property temperature_sensor_alarm_check;\n@(posedge clk_temp)     (temp_high && !alarm_mask) |-> ##[2:4] (alarm_triggered && !sensor_fault);\nendproperty\nassert_temperature_sensor_alarm_check:assert property (temperature_sensor_alarm_check) else $error(\"\");"
    },
    {
        "id": "3458_3459",
        "sva1": "property voltage_monitor_threshold_check;\n@(posedge clk_vmon)     vmon_high && !calibration_mode |-> ##1 alert_pending && !vmon_fault\nendproperty",
        "sva2": "property voltage_monitor_threshold_check;\n@(posedge clk_vmon)     (vmon_high && !calibration_mode) |-> ##1 (alert_pending && !vmon_fault);\nendproperty\nassert_voltage_monitor_threshold_check:assert property (voltage_monitor_threshold_check) else $error(\"\");"
    },
    {
        "id": "3459_3460",
        "sva1": "property data_valid_with_acknowledge_check;\n@(posedge clk_data)      data_valid && !fifo_full |-> ##1 ack_data ##2 $fell(error_flag)\nendproperty",
        "sva2": "property data_valid_with_acknowledge_check;\n@(posedge clk_data)         (data_valid && !fifo_full) |-> ##1 ack_data ##2 $fell(error_flag);\nendproperty\nassert_data_valid_with_acknowledge_check:assert property (data_valid_with_acknowledge_check) else $error(\"\");"
    },
    {
        "id": "3460_3461",
        "sva1": "property clock_switch_glitch_check;\n@(posedge clk_ref)     clk_sel_change && !pll_lock |-> ##[2:8] $stable(clk_out) && !glitch_detected\nendproperty",
        "sva2": "property clock_switch_glitch_check;\n@(posedge clk_ref)     (clk_sel_change && !pll_lock) |-> ##[2:8] ($stable(clk_out) && !glitch_detected);\nendproperty\nassert_clock_switch_glitch_check:assert property (clock_switch_glitch_check) else $error(\"\");"
    },
    {
        "id": "3461_3462",
        "sva1": "property reset_sequence_validation;\n@(posedge clk_sys)     $fell(power_on_reset) && pll_lock |-> ##[4:8] $stable(io_pads) && !brown_out\nendproperty",
        "sva2": "property reset_sequence_validation;\n@(posedge clk_sys)     ($fell(power_on_reset) && pll_lock) |-> ##[4:8] ($stable(io_pads) && !brown_out);\nendproperty\nassert_reset_sequence_validation:assert property (reset_sequence_validation) else $error(\"\");"
    },
    {
        "id": "3462_3463",
        "sva1": "property power_gate_sequence_check;\n@(posedge clk_pd)     power_down_req && !isolation_active |-> ##[8:16] retention_valid && !leakage_detected\nendproperty",
        "sva2": "property power_gate_sequence_check;\n@(posedge clk_pd)     (power_down_req && !isolation_active) |-> ##[8:16] (retention_valid && !leakage_detected);\nendproperty\nassert_power_gate_sequence_check:assert property (power_gate_sequence_check) else $error(\"\");"
    },
    {
        "id": "3463_3464",
        "sva1": "property digital_glitch_filter_verify;\n@(posedge clk_dgf)     noisy_input && filter_en |-> ##[4:8] $stable(filtered_output) && !meta_stable\nendproperty",
        "sva2": "property digital_glitch_filter_verify;\n@(posedge clk_dgf)     (noisy_input && filter_en) |-> ##[4:8] ($stable(filtered_output) && !meta_stable);\nendproperty\nassert_digital_glitch_filter_verify:assert property (digital_glitch_filter_verify) else $error(\"\");"
    },
    {
        "id": "3464_3465",
        "sva1": "property pattern_generator_sequence;\n@(posedge clk_pat)     gen_en && !pattern_load |-> ##[4:8] $countones(data_out) == pattern_length\nendproperty",
        "sva2": "property pattern_generator_sequence;\n@(posedge clk_pat)     (gen_en && !pattern_load) |-> ##[4:8] ($countones(data_out) == pattern_length);\nendproperty\nassert_pattern_generator_sequence:assert property (pattern_generator_sequence) else $error(\"\");"
    },
    {
        "id": "3465_3466",
        "sva1": "property serial_number_read_check;\n@(posedge clk_otp)     read_req && !access_violation |-> ##[8:16] data_valid && $stable(serial_num)\nendproperty",
        "sva2": "property serial_number_read_check;\n@(posedge clk_otp)         (read_req && !access_violation) |-> ##[8:16] (data_valid && $stable(serial_num));\nendproperty\nassert_serial_number_read_check:assert property (serial_number_read_check) else $error(\"\");"
    },
    {
        "id": "3466_3467",
        "sva1": "property secure_boot_signature_verify;\n@(posedge clk_boot)     auth_start && !crypto_busy |-> ##[32:64] auth_pass && !tamper_detected\nendproperty",
        "sva2": "property secure_boot_signature_verify;\n@(posedge clk_boot)         (auth_start && !crypto_busy) |-> ##[32:64] (auth_pass && !tamper_detected);\nendproperty\nassert_secure_boot_signature_verify:assert property (secure_boot_signature_verify) else $error(\"\");"
    },
    {
        "id": "3467_3468",
        "sva1": "property key_rotation_sequence_check;\n@(posedge clk_keymgr)     rotate_req && !key_invalid |-> ##[4:8] new_key_valid && !zeroization_triggered\nendproperty",
        "sva2": "property key_rotation_sequence_check;\n@(posedge clk_keymgr)         (rotate_req && !key_invalid) |-> ##[4:8] (new_key_valid && !zeroization_triggered);\nendproperty\nassert_key_rotation_sequence_check:assert property (key_rotation_sequence_check) else $error(\"\");"
    },
    {
        "id": "3468_3469",
        "sva1": "property secure_debug_unlock_sequence;\n@(posedge clk_dbg)     auth_attempt && !brute_force_lock |-> ##[8:16] debug_enabled || auth_failed\nendproperty",
        "sva2": "property secure_debug_unlock_sequence;\n@(posedge clk_dbg)         (auth_attempt && !brute_force_lock) |-> ##[8:16] (debug_enabled || auth_failed);\nendproperty\nassert_secure_debug_unlock_sequence:assert property (secure_debug_unlock_sequence) else $error(\"\");"
    },
    {
        "id": "3469_3470",
        "sva1": "property lifecycle_state_transition;\n@(posedge clk_lcm)     state_change_req && !firmware_lock |-> ##[4:8] $changed(lifecycle_state) && !rollback_detected\nendproperty",
        "sva2": "property lifecycle_state_transition;\n@(posedge clk_lcm)         (state_change_req && !firmware_lock) |-> ##[4:8] $changed(lifecycle_state) && !rollback_detected;\nendproperty\nassert_lifecycle_state_transition:assert property (lifecycle_state_transition) else $error(\"\");"
    },
    {
        "id": "3470_3471",
        "sva1": "property anti_tamper_response_check;\n@(posedge clk_at)     tamper_detected && !maintenance_mode |-> ##1 zeroize_active && !debug_interface_enabled\nendproperty",
        "sva2": "property anti_tamper_response_check;\n@(posedge clk_at)         (tamper_detected && !maintenance_mode) |-> ##1 (zeroize_active && !debug_interface_enabled);\nendproperty\nassert_anti_tamper_response_check:assert property (anti_tamper_response_check) else $error(\"\");"
    },
    {
        "id": "3471_3472",
        "sva1": "property firmware_update_signature_check;\n@(posedge clk_fw)     fw_update_start && !rollback_prevented |-> ##[64:128] update_done && !signature_fail\nendproperty",
        "sva2": "property firmware_update_signature_check;\n@(posedge clk_fw)         (fw_update_start && !rollback_prevented) |-> ##[64:128] (update_done && !signature_fail);\nendproperty\nassert_firmware_update_signature_check:assert property (firmware_update_signature_check) else $error(\"\");"
    },
    {
        "id": "3472_3473",
        "sva1": "property memory_scrambling_verify;\n@(posedge clk_scram)     scramble_en && !bypass_mode |-> ##[8:16] $stable(descrambled_data) && !pattern_match\nendproperty",
        "sva2": "property memory_scrambling_verify;\n@(posedge clk_scram)         scramble_en && !bypass_mode |-> ##[8:16] ($stable(descrambled_data) && !pattern_match);\nendproperty\nassert_memory_scrambling_verify:assert property (memory_scrambling_verify) else $error(\"\");"
    },
    {
        "id": "3473_3474",
        "sva1": "property clock_monitor_failure_check;\n@(posedge clk_ref)     monitor_en && !calibration_mode |-> ##[4:8] $stable(clock_status) || fail_detected\nendproperty",
        "sva2": "property clock_monitor_failure_check;\n@(posedge clk_ref)     (monitor_en && !calibration_mode) |-> ##[4:8] ($stable(clock_status) || fail_detected);\nendproperty\nassert_clock_monitor_failure_check:assert property (clock_monitor_failure_check) else $error(\"\");"
    },
    {
        "id": "3474_3475",
        "sva1": "property power_monitor_threshold_check;\n@(posedge clk_pmon)     power_high && !test_mode |-> ##[2:4] alert_triggered && !sensor_fault\nendproperty",
        "sva2": "property power_monitor_threshold_check;\n@(posedge clk_pmon)         (power_high && !test_mode) |-> ##[2:4] (alert_triggered && !sensor_fault);\nendproperty\nassert_power_monitor_threshold_check:assert property (power_monitor_threshold_check) else $error(\"\");"
    },
    {
        "id": "3475_3476",
        "sva1": "property interrupt_latency_measurement;\n@(posedge clk_cpu)     $fell(irq_mask_n) && irq_pending |-> ##[3:8] $rose(irq_handler_active)\nendproperty",
        "sva2": "property interrupt_latency_measurement;\n@(posedge clk_cpu)     ($fell(irq_mask_n) && irq_pending) |-> ##[3:8] $rose(irq_handler_active);\nendproperty\nassert_interrupt_latency_measurement:assert property (interrupt_latency_measurement) else $error(\"\");"
    },
    {
        "id": "3476_3477",
        "sva1": "property power_state_transition_validation;\n@(posedge clk_pwr)     $rose(pwr_req_high) && $fell(pwr_req_low) |-> ##[1:3] pwr_state == PWR_TRANSITION\nendproperty",
        "sva2": "property power_state_transition_validation;\n@(posedge clk_pwr)     ($rose(pwr_req_high) && $fell(pwr_req_low)) |-> ##[1:3] (pwr_state == PWR_TRANSITION);\nendproperty\nassert_power_state_transition_validation:assert property (power_state_transition_validation) else $error(\"\");"
    },
    {
        "id": "3477_3478",
        "sva1": "property axi_response_after_valid_check;\n@(posedge clk_axi)     (arvalid && arready) && (awvalid && awready) |-> ##[1:4] rvalid || bvalid\nendproperty",
        "sva2": "property axi_response_after_valid_check;\n@(posedge clk_axi)         (arvalid && arready) && (awvalid && awready) |-> ##[1:4] (rvalid || bvalid);\nendproperty\nassert_axi_response_after_valid_check:assert property (axi_response_after_valid_check) else $error(\"\");"
    },
    {
        "id": "3478_3479",
        "sva1": "property pcie_packet_integrity_check;\n@(posedge clk_pcie)     sop_packet && eop_packet |-> ##[0:2] crc_valid && !parity_error\nendproperty",
        "sva2": "property pcie_packet_integrity_check;\n@(posedge clk_pcie)     (sop_packet && eop_packet) |-> ##[0:2] (crc_valid && !parity_error);\nendproperty\nassert_pcie_packet_integrity_check:assert property (pcie_packet_integrity_check) else $error(\"\");"
    },
    {
        "id": "3479_3480",
        "sva1": "property frame_start_or_restart_check_10;\n@(posedge clk_pixel)      $rose(vsync) || frame_restart_cmd |-> ##5 $fell(hblank)\nendproperty",
        "sva2": "property frame_start_or_restart_check_10;\n@(posedge clk_pixel)     ($rose(vsync) || frame_restart_cmd) |-> ##5 $fell(hblank);\nendproperty\nassert_frame_start_or_restart_check_10:assert property (frame_start_or_restart_check_10) else $error(\"\");"
    },
    {
        "id": "3480_3481",
        "sva1": "property crc_match_or_ignore_check_11;\n@(posedge clk_eth)      (rx_crc == calc_crc) || crc_bypass |=> ##1 $fell(packet_error)\nendproperty",
        "sva2": "property crc_match_or_ignore_check_11;\n@(posedge clk_eth)         ((rx_crc == calc_crc) || crc_bypass) |=> ##1 $fell(packet_error);\nendproperty\nassert_crc_match_or_ignore_check_11:assert property (crc_match_or_ignore_check_11) else $error(\"\");"
    },
    {
        "id": "3481_3482",
        "sva1": "property auth_pass_or_override_check_13;\n@(posedge clk_security)      auth_success || security_override |=> ##[1:4] $fell(access_denied)\nendproperty",
        "sva2": "property auth_pass_or_override_check_13;\n@(posedge clk_security)     (auth_success || security_override) |=> ##[1:4] $fell(access_denied);\nendproperty\nassert_auth_pass_or_override_check_13:assert property (auth_pass_or_override_check_13) else $error(\"\");"
    },
    {
        "id": "3482_3483",
        "sva1": "property fifo_almost_full_or_urgent_check_14;\n@(negedge clk_data)      (fifo_count > 28) || urgent_write_req |-> ##2 write_grant\nendproperty",
        "sva2": "property fifo_almost_full_or_urgent_check_14;\n@(negedge clk_data)     ((fifo_count > 28) || urgent_write_req) |-> ##2 write_grant;\nendproperty\nassert_fifo_almost_full_or_urgent_check_14:assert property (fifo_almost_full_or_urgent_check_14) else $error(\"\");"
    },
    {
        "id": "3483_3484",
        "sva1": "property pll_lock_or_force_check_15;\n@(posedge clk_pll)      pll_locked || clock_force_enable |=> ##[0:1] $stable(ref_clock)\nendproperty",
        "sva2": "property pll_lock_or_force_check_15;\n@(posedge clk_pll)     (pll_locked || clock_force_enable) |=> ##[0:1] $stable(ref_clock);\nendproperty\nassert_pll_lock_or_force_check_15:assert property (pll_lock_or_force_check_15) else $error(\"\");"
    },
    {
        "id": "3484_3485",
        "sva1": "property voltage_drop_or_manual_check_16;\n@(posedge clk_pmon)      (vcc_core < 0.9) || manual_reset_ctrl |-> ##4 $rose(reset_sequence)\nendproperty",
        "sva2": "property voltage_drop_or_manual_check_16;\n@(posedge clk_pmon)     (vcc_core < 0.9) || manual_reset_ctrl |-> ##4 $rose(reset_sequence);\nendproperty\nassert_voltage_drop_or_manual_check_16:assert property (voltage_drop_or_manual_check_16) else $error(\"\");"
    },
    {
        "id": "3485_3486",
        "sva1": "property pattern_match_or_force_check_17;\n@(posedge clk_dsp)      (data_pattern == 24'hA5A5A5) || pattern_force_match |=> ##3 $rose(match_interrupt)\nendproperty",
        "sva2": "property pattern_match_or_force_check_17;\n@(posedge clk_dsp)     ((data_pattern == 24'hA5A5A5) || pattern_force_match) |=> ##3 $rose(match_interrupt);\nendproperty\nassert_pattern_match_or_force_check_17:assert property (pattern_match_or_force_check_17) else $error(\"\");"
    },
    {
        "id": "3486_3487",
        "sva1": "property timeout_or_early_complete_check_18;\n@(posedge clk_timer)      (counter == 32'hFFFFFFFF) || early_complete |-> ##1 $fell(busy_status)\nendproperty",
        "sva2": "property timeout_or_early_complete_check_18;\n@(posedge clk_timer)         (counter == 32'hFFFFFFFF) || early_complete |-> ##1 $fell(busy_status);\nendproperty\nassert_timeout_or_early_complete_check_18:assert property (timeout_or_early_complete_check_18) else $error(\"\");"
    },
    {
        "id": "3487_3488",
        "sva1": "property dll_lock_or_bypass_check_19;\n@(posedge clk_mem_ctrl)      dll_locked || dll_bypass_mode |=> ##[2:4] $stable(read_data_valid)\nendproperty",
        "sva2": "property dll_lock_or_bypass_check_19;\n@(posedge clk_mem_ctrl)     (dll_locked || dll_bypass_mode) |=> ##[2:4] $stable(read_data_valid);\nendproperty\nassert_dll_lock_or_bypass_check_19:assert property (dll_lock_or_bypass_check_19) else $error(\"\");"
    },
    {
        "id": "3488_3489",
        "sva1": "property freq_detect_or_manual_check_21;\n@(posedge clk_analog)      (freq_count < min_threshold) || manual_freq_override |=> ##2 $rose(clock_switch_req)\nendproperty",
        "sva2": "property freq_detect_or_manual_check_21;\n@(posedge clk_analog)     ((freq_count < min_threshold) || manual_freq_override) |=> ##2 $rose(clock_switch_req);\nendproperty\nassert_freq_detect_or_manual_check_21:assert property (freq_detect_or_manual_check_21) else $error(\"\");"
    },
    {
        "id": "3489_3490",
        "sva1": "property parity_or_ecc_check_20;\n@(posedge clk_ram)      parity_error || ecc_corrected_error |-> ##1 $rose(error_interrupt)\nendproperty",
        "sva2": "property parity_or_ecc_check_20;\n@(posedge clk_ram)     (parity_error || ecc_corrected_error) |-> ##1 $rose(error_interrupt);\nendproperty\nassert_parity_or_ecc_check_20:assert property (parity_or_ecc_check_20) else $error(\"\");"
    },
    {
        "id": "3490_3491",
        "sva1": "property phase_match_or_skip_check_22;\n@(posedge clk_phy)      (phase_diff < 5) || phase_align_skip |-> ##3 $rose(link_ready)\nendproperty",
        "sva2": "property phase_match_or_skip_check_22;\n@(posedge clk_phy)     ((phase_diff < 5) || phase_align_skip) |-> ##3 $rose(link_ready);\nendproperty\nassert_phase_match_or_skip_check_22:assert property (phase_match_or_skip_check_22) else $error(\"\");"
    },
    {
        "id": "3491_3492",
        "sva1": "property thermal_trip_or_manual_check_24;\n@(posedge clk_thm)      (junction_temp > 125) || manual_thermal_override |-> ##[1:3] $fell(clock_enable)\nendproperty",
        "sva2": "property thermal_trip_or_manual_check_24;\n@(posedge clk_thm)     ((junction_temp > 125) || manual_thermal_override) |-> ##[1:3] $fell(clock_enable);\nendproperty\nassert_thermal_trip_or_manual_check_24:assert property (thermal_trip_or_manual_check_24) else $error(\"\");"
    },
    {
        "id": "3492_3493",
        "sva1": "property sync_header_or_force_check_25;\n@(posedge clk_serdes)      sync_header_detected || force_data_align |=> ##4 $stable(rx_data_valid)\nendproperty",
        "sva2": "property sync_header_or_force_check_25;\n@(posedge clk_serdes)         (sync_header_detected || force_data_align) |=> ##4 $stable(rx_data_valid);\nendproperty\nassert_sync_header_or_force_check_25:assert property (sync_header_or_force_check_25) else $error(\"\");"
    },
    {
        "id": "3493_3494",
        "sva1": "property watchdog_or_manual_check_26;\n@(posedge clk_wdt)      wdt_timeout || manual_system_reset |-> ##5 $rose(global_reset)\nendproperty",
        "sva2": "property watchdog_or_manual_check_26;\n@(posedge clk_wdt)     (wdt_timeout || manual_system_reset) |-> ##5 $rose(global_reset);\nendproperty\nassert_watchdog_or_manual_check_26:assert property (watchdog_or_manual_check_26) else $error(\"\");"
    },
    {
        "id": "3494_3495",
        "sva1": "property addr_range_or_direct_check_27;\n@(posedge clk_dma)      (addr[31:28] == 4'hF) || direct_memory_access |=> ##2 $rose(dma_ack)\nendproperty",
        "sva2": "property addr_range_or_direct_check_27;\n@(posedge clk_dma)         ((addr[31:28] == 4'hF) || direct_memory_access) |=> ##2 $rose(dma_ack);\nendproperty\nassert_addr_range_or_direct_check_27:assert property (addr_range_or_direct_check_27) else $error(\"\");"
    },
    {
        "id": "3495_3496",
        "sva1": "property voltage_ok_or_force_check_28;\n@(posedge clk_pmu)      (vdd_ok && vcore_ok) || power_force_on |-> ##0 $rose(power_good)\nendproperty",
        "sva2": "property voltage_ok_or_force_check_28;\n@(posedge clk_pmu)         ((vdd_ok && vcore_ok) || power_force_on) |-> $rose(power_good);\nendproperty\nassert_voltage_ok_or_force_check_28:assert property (voltage_ok_or_force_check_28) else $error(\"\");"
    },
    {
        "id": "3496_3497",
        "sva1": "property training_done_or_skip_check_29;\n@(posedge clk_ddr)      training_complete || skip_training |=> ##[3:6] $rose(memory_ready)\nendproperty",
        "sva2": "property training_done_or_skip_check_29;\n@(posedge clk_ddr)     (training_complete || skip_training) |=> ##[3:6] $rose(memory_ready);\nendproperty\nassert_training_done_or_skip_check_29:assert property (training_done_or_skip_check_29) else $error(\"\");"
    },
    {
        "id": "3497_3498",
        "sva1": "property data_valid_or_error_check_2;\n@(negedge clk_io)      (data_valid[3:0] != 0) || parity_error |=> ##2 $fell(fifo_full)\nendproperty",
        "sva2": "property data_valid_or_error_check_2;\n@(negedge clk_io)     ((data_valid[3:0] != 4'b0) || parity_error) |=> ##2 $fell(fifo_full);\nendproperty\nassert_data_valid_or_error_check_2:assert property (data_valid_or_error_check_2) else $error(\"\");"
    },
    {
        "id": "3498_3499",
        "sva1": "property crc32_match_or_ignore_check_30;\n@(posedge clk_pcie)      (rx_crc32 == comp_crc32) || crc_check_disable |-> ##1 $fell(bad_tlp_status)\nendproperty",
        "sva2": "property crc32_match_or_ignore_check_30;\n@(posedge clk_pcie)         ((rx_crc32 == comp_crc32) || crc_check_disable) |-> ##1 $fell(bad_tlp_status);\nendproperty\nassert_crc32_match_or_ignore_check_30:assert property (crc32_match_or_ignore_check_30) else $error(\"\");"
    },
    {
        "id": "3499_3500",
        "sva1": "property pll_div_lock_or_bypass_check_32;\n@(posedge clk_rf)      (div_lock && core_lock) || pll_bypass_en |-> ##[1:2] $stable(rf_output)\nendproperty",
        "sva2": "property pll_div_lock_or_bypass_check_32;\n@(posedge clk_rf)     ((div_lock && core_lock) || pll_bypass_en) |-> ##[1:2] $stable(rf_output);\nendproperty\nassert_pll_div_lock_or_bypass_check_32:assert property (pll_div_lock_or_bypass_check_32) else $error(\"\");"
    },
    {
        "id": "3500_3501",
        "sva1": "property voltage_mon_or_force_check_33;\n@(posedge clk_avdd)      (avdd_mon > 2.5) || voltage_force_ok |=> ##0 $rose(power_on_led)\nendproperty",
        "sva2": "property voltage_mon_or_force_check_33;\n@(posedge clk_avdd)     ((avdd_mon > 2.5) || voltage_force_ok) |=> $rose(power_on_led);\nendproperty\nassert_voltage_mon_or_force_check_33:assert property (voltage_mon_or_force_check_33) else $error(\"\");"
    },
    {
        "id": "3501_3502",
        "sva1": "property frame_sync_or_resync_check_34;\n@(posedge clk_audio)      frame_sync_detected || resync_request |-> ##5 $fell(mute_status)\nendproperty",
        "sva2": "property frame_sync_or_resync_check_34;\n@(posedge clk_audio)     (frame_sync_detected || resync_request) |-> ##5 $fell(mute_status);\nendproperty\nassert_frame_sync_or_resync_check_34:assert property (frame_sync_or_resync_check_34) else $error(\"\");"
    },
    {
        "id": "3502_3503",
        "sva1": "property packet_done_or_abort_check_35;\n@(posedge clk_mac)      (packet_counter == 0) || tx_abort_command |=> ##1 $rose(tx_complete_int)\nendproperty",
        "sva2": "property packet_done_or_abort_check_35;\n@(posedge clk_mac)         ((packet_counter == 0) || tx_abort_command) |=> ##1 $rose(tx_complete_int);\nendproperty\nassert_packet_done_or_abort_check_35:assert property (packet_done_or_abort_check_35) else $error(\"\");"
    },
    {
        "id": "3503_3504",
        "sva1": "property calibration_done_or_skip_check_37;\n@(posedge clk_adc)      cal_complete || skip_calibration |=> ##[4:8] $rose(adc_ready)\nendproperty",
        "sva2": "property calibration_done_or_skip_check_37;\n@(posedge clk_adc)     (cal_complete || skip_calibration) |=> ##[4:8] $rose(adc_ready);\nendproperty\nassert_calibration_done_or_skip_check_37:assert property (calibration_done_or_skip_check_37) else $error(\"\");"
    },
    {
        "id": "3504_3505",
        "sva1": "property buffer_thresh_or_force_check_39;\n@(negedge clk_fifo)      (wr_ptr - rd_ptr > 32) || force_read_enable |=> ##1 $rose(read_req)\nendproperty",
        "sva2": "property buffer_thresh_or_force_check_39;\n@(negedge clk_fifo)     ((wr_ptr - rd_ptr > 32) || force_read_enable) |=> ##1 $rose(read_req);\nendproperty\nassert_buffer_thresh_or_force_check_39:assert property (buffer_thresh_or_force_check_39) else $error(\"\");"
    },
    {
        "id": "3505_3506",
        "sva1": "property hash_match_or_override_check_38;\n@(posedge clk_crypto)      (hash_value == golden_hash) || hash_check_override |-> ##1 $rose(access_grant)\nendproperty",
        "sva2": "property hash_match_or_override_check_38;\n@(posedge clk_crypto)         ((hash_value == golden_hash) || hash_check_override) |-> ##1 $rose(access_grant);\nendproperty\nassert_hash_match_or_override_check_38:assert property (hash_match_or_override_check_38) else $error(\"\");"
    },
    {
        "id": "3506_3507",
        "sva1": "property voltage_uv_or_force_check_41;\n@(posedge clk_pwr_mgmt)      (vccint < uv_threshold) || voltage_force_ok |=> ##2 $rose(power_warning)\nendproperty",
        "sva2": "property voltage_uv_or_force_check_41;\n@(posedge clk_pwr_mgmt)     ((vccint < uv_threshold) || voltage_force_ok) |=> ##2 $rose(power_warning);\nendproperty\nassert_voltage_uv_or_force_check_41:assert property (voltage_uv_or_force_check_41) else $error(\"\");"
    },
    {
        "id": "3507_3508",
        "sva1": "property pattern_found_or_force_check_42;\n@(posedge clk_video)      (sync_pattern == 16'hA55A) || force_sync_detect |-> ##4 $rose(video_locked)\nendproperty",
        "sva2": "property pattern_found_or_force_check_42;\n@(posedge clk_video)         ((sync_pattern == 16'hA55A) || force_sync_detect) |-> ##4 $rose(video_locked);\nendproperty\nassert_pattern_found_or_force_check_42:assert property (pattern_found_or_force_check_42) else $error(\"\");"
    },
    {
        "id": "3508_3509",
        "sva1": "property clock_div_lock_or_bypass_check_40;\n@(posedge clk_cdr)      (div_lock && ref_lock) || cdr_bypass_en |-> ##3 $stable(recovered_clock)\nendproperty",
        "sva2": "property clock_div_lock_or_bypass_check_40;\n@(posedge clk_cdr)     ((div_lock && ref_lock) || cdr_bypass_en) |-> ##3 $stable(recovered_clock);\nendproperty\nassert_clock_div_lock_or_bypass_check_40:assert property (clock_div_lock_or_bypass_check_40) else $error(\"\");"
    },
    {
        "id": "3509_3510",
        "sva1": "property timeout_or_user_abort_check_43;\n@(posedge clk_timer_us)      (timeout_counter == 24'hFFFFFF) || user_abort |=> ##1 $fell(operation_busy)\nendproperty",
        "sva2": "property timeout_or_user_abort_check_43;\n@(posedge clk_timer_us)         ((timeout_counter == 24'hFFFFFF) || user_abort) |=> ##1 $fell(operation_busy);\nendproperty\nassert_timeout_or_user_abort_check_43:assert property (timeout_or_user_abort_check_43) else $error(\"\");"
    },
    {
        "id": "3510_3511",
        "sva1": "property dll_phase_lock_or_bypass_check_44;\n@(posedge clk_ddr_phy)      (phase_error < 3) || dll_bypass_en |-> ##[2:5] $stable(read_dqs)\nendproperty",
        "sva2": "property dll_phase_lock_or_bypass_check_44;\n@(posedge clk_ddr_phy)     (phase_error < 3) || dll_bypass_en |-> ##[2:5] $stable(read_dqs);\nendproperty\nassert_dll_phase_lock_or_bypass_check_44:assert property (dll_phase_lock_or_bypass_check_44) else $error(\"\");"
    },
    {
        "id": "3511_3512",
        "sva1": "property ecc_error_or_ignore_check_45;\n@(posedge clk_nand)      ecc_error_flag || ecc_check_disable |=> ##1 $rose(error_status)\nendproperty",
        "sva2": "property ecc_error_or_ignore_check_45;\n@(posedge clk_nand)     (ecc_error_flag || ecc_check_disable) |=> ##1 $rose(error_status);\nendproperty\nassert_ecc_error_or_ignore_check_45:assert property (ecc_error_or_ignore_check_45) else $error(\"\");"
    },
    {
        "id": "3512_3513",
        "sva1": "property freq_lock_or_force_check_46;\n@(posedge clk_pll_if)      (freq_error < 100) || force_freq_lock |-> ##3 $rose(pll_locked)\nendproperty",
        "sva2": "property freq_lock_or_force_check_46;\n@(posedge clk_pll_if)     ((freq_error < 100) || force_freq_lock) |-> ##3 $rose(pll_locked);\nendproperty\nassert_freq_lock_or_force_check_46:assert property (freq_lock_or_force_check_46) else $error(\"\");"
    },
    {
        "id": "3513_3514",
        "sva1": "property phase_align_or_skip_check_47;\n@(posedge clk_serdes_rx)      phase_aligned || skip_phase_align |=> ##[1:3] $stable(rx_data_valid)\nendproperty",
        "sva2": "property phase_align_or_skip_check_47;\n@(posedge clk_serdes_rx)         (phase_aligned || skip_phase_align) |=> ##[1:3] $stable(rx_data_valid);\nendproperty\nassert_phase_align_or_skip_check_47:assert property (phase_align_or_skip_check_47) else $error(\"\");"
    },
    {
        "id": "3514_3515",
        "sva1": "property thermal_ok_or_force_check_49;\n@(posedge clk_thermal)      (junction_temp < 110) || force_thermal_ok |=> ##0 $fell(throttle_enable)\nendproperty",
        "sva2": "property thermal_ok_or_force_check_49;\n@(posedge clk_thermal)         ((junction_temp < 110) || force_thermal_ok) |=> $fell(throttle_enable);\nendproperty\nassert_thermal_ok_or_force_check_49:assert property (thermal_ok_or_force_check_49) else $error(\"\");"
    },
    {
        "id": "3515_3516",
        "sva1": "property timeout_or_early_term_check_4;\n@(posedge clk_main)      (counter[15:0] == 16'hFFFF) || early_terminate_flag |-> ##3 $rose(interrupt_req)\nendproperty",
        "sva2": "property timeout_or_early_term_check_4;\n@(posedge clk_main)     (counter[15:0] == 16'hFFFF) || early_terminate_flag |-> ##3 $rose(interrupt_req);\nendproperty\nassert_timeout_or_early_term_check_4:assert property (timeout_or_early_term_check_4) else $error(\"\");"
    },
    {
        "id": "3516_3517",
        "sva1": "property sync_detect_or_force_check_50;\n@(posedge clk_usb_phy)      sync_detected || force_sync_state |-> ##5 $rose(link_active)\nendproperty",
        "sva2": "property sync_detect_or_force_check_50;\n@(posedge clk_usb_phy)         (sync_detected || force_sync_state) |-> ##5 $rose(link_active);\nendproperty\nassert_sync_detect_or_force_check_50:assert property (sync_detect_or_force_check_50) else $error(\"\");"
    },
    {
        "id": "3517_3518",
        "sva1": "property cache_hit_or_direct_access_check_5;\n@(posedge clk_mem)      (cache_hit || direct_mem_access) && !bus_lock |=> ##[2:5] $stable(mem_data)\nendproperty",
        "sva2": "property cache_hit_or_direct_access_check_5;\n@(posedge clk_mem)     ((cache_hit || direct_mem_access) && !bus_lock) |=> ##[2:5] $stable(mem_data);\nendproperty\nassert_cache_hit_or_direct_access_check_5:assert property (cache_hit_or_direct_access_check_5) else $error(\"\");"
    },
    {
        "id": "3518_3519",
        "sva1": "property power_good_or_force_on_check_7;\n@(posedge clk_pwr)      (vcore_pgood && vdd_pgood) || force_power_on |=> ##0 $rose(power_ok)\nendproperty",
        "sva2": "property power_good_or_force_on_check_7;\n@(posedge clk_pwr)     ((vcore_pgood && vdd_pgood) || force_power_on) |=> $rose(power_ok);\nendproperty\nassert_power_good_or_force_on_check_7:assert property (power_good_or_force_on_check_7) else $error(\"\");"
    },
    {
        "id": "3519_3520",
        "sva1": "property sync_or_async_reset_check_8;\n@(posedge clk_sys)      sync_reset || async_reset_req |-> ##2 !$isunknown(reg_file[15:0])\nendproperty",
        "sva2": "property sync_or_async_reset_check_8;\n@(posedge clk_sys)     (sync_reset || async_reset_req) |-> ##2 !$isunknown(reg_file[15:0]);\nendproperty\nassert_sync_or_async_reset_check_8:assert property (sync_or_async_reset_check_8) else $error(\"\");"
    },
    {
        "id": "3520_3521",
        "sva1": "property tx_ready_or_force_send_check_9;\n@(posedge clk_uart)      (tx_buffer_empty || force_transmit) && !flow_ctrl |=> ##[0:2] $rose(tx_active)\nendproperty",
        "sva2": "property tx_ready_or_force_send_check_9;\n@(posedge clk_uart)         (tx_buffer_empty || force_transmit) && !flow_ctrl |=> ##[0:2] $rose(tx_active);\nendproperty\nassert_tx_ready_or_force_send_check_9:assert property (tx_ready_or_force_send_check_9) else $error(\"\");"
    },
    {
        "id": "3521_3522",
        "sva1": "property not_crc_error_in_packet_check;\n@(posedge clk_phy)      !crc_error_detected |-> ##[3:5] (packet_valid && !parity_error)\nendproperty",
        "sva2": "property not_crc_error_in_packet_check;\n@(posedge clk_phy)     !crc_error_detected |-> ##[3:5] (packet_valid && !parity_error);\nendproperty\nassert_not_crc_error_in_packet_check:assert property (not_crc_error_in_packet_check) else $error(\"\");"
    },
    {
        "id": "3522_3523",
        "sva1": "property not_timeout_during_handshake_check;\n@(posedge clk_prot)      !timeout_condition |=> ##2 (handshake_done && !protocol_error)\nendproperty",
        "sva2": "property not_timeout_during_handshake_check;\n@(posedge clk_prot)     !timeout_condition |=> ##2 (handshake_done && !protocol_error);\nendproperty\nassert_not_timeout_during_handshake_check:assert property (not_timeout_during_handshake_check) else $error(\"\");"
    },
    {
        "id": "3523_3524",
        "sva1": "property not_debug_mode_with_trace_check;\n@(posedge clk_dbg)      !debug_mode_active |-> ##1 (!trace_buffer_full ##3 trace_data_valid)\nendproperty",
        "sva2": "property not_debug_mode_with_trace_check;\n@(posedge clk_dbg)     !debug_mode_active |-> ##1 (!trace_buffer_full ##3 trace_data_valid);\nendproperty\nassert_not_debug_mode_with_trace_check:assert property (not_debug_mode_with_trace_check) else $error(\"\");"
    },
    {
        "id": "3524_3525",
        "sva1": "property not_thermal_trip_with_operation_check;\n@(posedge clk_temp)      !thermal_trip_signal |=> ##[2:4] (normal_operation && !throttle_active)\nendproperty",
        "sva2": "property not_thermal_trip_with_operation_check;\n@(posedge clk_temp)     !thermal_trip_signal |=> ##[2:4] (normal_operation && !throttle_active);\nendproperty\nassert_not_thermal_trip_with_operation_check:assert property (not_thermal_trip_with_operation_check) else $error(\"\");"
    },
    {
        "id": "3525_3526",
        "sva1": "property not_sleep_mode_with_wakeup_check;\n@(posedge clk_pm)      !sleep_mode_enabled |-> ##1 (wakeup_event[->2] ##2 !low_power_state)\nendproperty",
        "sva2": "property not_sleep_mode_with_wakeup_check;\n@(posedge clk_pm)     !sleep_mode_enabled |-> ##1 (wakeup_event[->2] ##2 !low_power_state);\nendproperty\nassert_not_sleep_mode_with_wakeup_check:assert property (not_sleep_mode_with_wakeup_check) else $error(\"\");"
    },
    {
        "id": "3526_3527",
        "sva1": "property not_overflow_in_alu_check;\n@(posedge clk_alu)      !alu_overflow_flag |=> ##1 (result_valid && !underflow_condition)\nendproperty",
        "sva2": "property not_overflow_in_alu_check;\n@(posedge clk_alu)     !alu_overflow_flag |=> ##1 (result_valid && !underflow_condition);\nendproperty\nassert_not_overflow_in_alu_check:assert property (not_overflow_in_alu_check) else $error(\"\");"
    },
    {
        "id": "3527_3528",
        "sva1": "property not_stall_with_throughput_check;\n@(posedge clk_pipe)      !pipeline_stall |=> ##2 (instruction_complete[*3] ##1 !bubble_cycle)\nendproperty",
        "sva2": "property not_stall_with_throughput_check;\n@(posedge clk_pipe)     !pipeline_stall |=> ##2 (instruction_complete[*3] ##1 !bubble_cycle);\nendproperty\nassert_not_stall_with_throughput_check:assert property (not_stall_with_throughput_check) else $error(\"\");"
    },
    {
        "id": "3528_3529",
        "sva1": "property not_parity_error_in_memory_check;\n@(posedge clk_mem)      !mem_parity_error |-> ##[4:6] (read_data_valid && !ecc_corrected)\nendproperty",
        "sva2": "property not_parity_error_in_memory_check;\n@(posedge clk_mem)     !mem_parity_error |-> ##[4:6] (read_data_valid && !ecc_corrected);\nendproperty\nassert_not_parity_error_in_memory_check:assert property (not_parity_error_in_memory_check) else $error(\"\");"
    },
    {
        "id": "3529_3530",
        "sva1": "property not_underrun_in_fifo_check;\n@(posedge clk_fifo)      !fifo_underrun_error |=> ##1 (fifo_data_available && !starvation_flag)\nendproperty",
        "sva2": "property not_underrun_in_fifo_check;\n@(posedge clk_fifo)     !fifo_underrun_error |=> ##1 (fifo_data_available && !starvation_flag);\nendproperty\nassert_not_underrun_in_fifo_check:assert property (not_underrun_in_fifo_check) else $error(\"\");"
    },
    {
        "id": "3530_3531",
        "sva1": "property not_collision_in_bus_check;\n@(posedge clk_arb)      !bus_collision_detect |-> ##2 (grant_received && !arbitration_lost)\nendproperty",
        "sva2": "property not_collision_in_bus_check;\n@(posedge clk_arb)     !bus_collision_detect |-> ##2 (grant_received && !arbitration_lost);\nendproperty\nassert_not_collision_in_bus_check:assert property (not_collision_in_bus_check) else $error(\"\");"
    },
    {
        "id": "3531_3532",
        "sva1": "property not_err_with_valid_ack_check;\n@(posedge clk_sys)      !err_flag |-> ##[1:3] (valid_trans && ack_signal)\nendproperty",
        "sva2": "property not_err_with_valid_ack_check;\n@(posedge clk_sys)     !err_flag |-> ##[1:3] (valid_trans && ack_signal);\nendproperty\nassert_not_err_with_valid_ack_check:assert property (not_err_with_valid_ack_check) else $error(\"\");"
    },
    {
        "id": "3532_3533",
        "sva1": "property not_deadlock_in_protocol_check;\n@(posedge clk_link)      !deadlock_condition |-> ##1 (packet_flowing && !stall_asserted)\nendproperty",
        "sva2": "property not_deadlock_in_protocol_check;\n@(posedge clk_link)         !deadlock_condition |-> ##1 (packet_flowing && !stall_asserted);\nendproperty\nassert_not_deadlock_in_protocol_check:assert property (not_deadlock_in_protocol_check) else $error(\"\");"
    },
    {
        "id": "3533_3534",
        "sva1": "property not_leakage_in_power_check;\n@(posedge clk_pmon)      !power_leakage_detected |=> ##2 (normal_current_draw && !over_current_alert)\nendproperty",
        "sva2": "property not_leakage_in_power_check;\n@(posedge clk_pmon)         !power_leakage_detected |=> ##2 (normal_current_draw && !over_current_alert);\nendproperty\nassert_not_leakage_in_power_check:assert property (not_leakage_in_power_check) else $error(\"\");"
    },
    {
        "id": "3534_3535",
        "sva1": "property not_corruption_in_data_check;\n@(posedge clk_data)      !data_corruption_flag |=> ##3 (data_integrity_ok && !checksum_mismatch)\nendproperty",
        "sva2": "property not_corruption_in_data_check;\n@(posedge clk_data)     !data_corruption_flag |=> ##3 (data_integrity_ok && !checksum_mismatch);\nendproperty\nassert_not_corruption_in_data_check:assert property (not_corruption_in_data_check) else $error(\"\");"
    },
    {
        "id": "3535_3536",
        "sva1": "property not_contention_in_arbiter_check;\n@(posedge clk_arb)      !arbiter_contention |-> ##2 (request_granted && !priority_inversion)\nendproperty",
        "sva2": "property not_contention_in_arbiter_check;\n@(posedge clk_arb)     !arbiter_contention |-> ##2 (request_granted && !priority_inversion);\nendproperty\nassert_not_contention_in_arbiter_check:assert property (not_contention_in_arbiter_check) else $error(\"\");"
    },
    {
        "id": "3536_3537",
        "sva1": "property not_metastability_in_sync_check;\n@(posedge clk_sync)      !meta_stable_condition |=> ##[2:3] (sync_done && !timing_violation)\nendproperty",
        "sva2": "property not_metastability_in_sync_check;\n@(posedge clk_sync)     !meta_stable_condition |=> ##[2:3] (sync_done && !timing_violation);\nendproperty\nassert_not_metastability_in_sync_check:assert property (not_metastability_in_sync_check) else $error(\"\");"
    },
    {
        "id": "3537_3538",
        "sva1": "property not_underrun_in_dac_check;\n@(posedge clk_audio)      !dac_underrun_error |-> ##1 (audio_stream_valid && !buffer_empty)\nendproperty",
        "sva2": "property not_underrun_in_dac_check;\n@(posedge clk_audio)     !dac_underrun_error |-> ##1 (audio_stream_valid && !buffer_empty);\nendproperty\nassert_not_underrun_in_dac_check:assert property (not_underrun_in_dac_check) else $error(\"\");"
    },
    {
        "id": "3538_3539",
        "sva1": "property not_overrun_in_adc_check;\n@(posedge clk_sensor)      !adc_overrun_error |=> ##[1:2] (sample_ready && !conversion_timeout)\nendproperty",
        "sva2": "property not_overrun_in_adc_check;\n@(posedge clk_sensor)     !adc_overrun_error |=> ##[1:2] (sample_ready && !conversion_timeout);\nendproperty\nassert_not_overrun_in_adc_check:assert property (not_overrun_in_adc_check) else $error(\"\");"
    },
    {
        "id": "3539_3540",
        "sva1": "property not_fifo_full_before_write_check;\n@(posedge clk_bus)      $rose(wr_enable) && !fifo_full_status |-> ##2 !fifo_overflow\nendproperty",
        "sva2": "property not_fifo_full_before_write_check;\n@(posedge clk_bus)         ($rose(wr_enable) && !fifo_full_status) |-> ##2 !fifo_overflow;\nendproperty\nassert_not_fifo_full_before_write_check:assert property (not_fifo_full_before_write_check) else $error(\"\");"
    },
    {
        "id": "3540_3541",
        "sva1": "property not_aliasing_in_filter_check;\n@(posedge clk_dsp)      !aliasing_detected |-> ##2 (filter_output_valid && !spectral_leakage)\nendproperty",
        "sva2": "property not_aliasing_in_filter_check;\n@(posedge clk_dsp)     !aliasing_detected |-> ##2 (filter_output_valid && !spectral_leakage);\nendproperty\nassert_not_aliasing_in_filter_check:assert property (not_aliasing_in_filter_check) else $error(\"\");"
    },
    {
        "id": "3541_3542",
        "sva1": "property not_railing_in_amplifier_check;\n@(posedge clk_analog)      !amplifier_railing |=> ##1 (signal_in_range && !distortion_detected)\nendproperty",
        "sva2": "property not_railing_in_amplifier_check;\n@(posedge clk_analog)     !amplifier_railing |=> ##1 (signal_in_range && !distortion_detected);\nendproperty\nassert_not_railing_in_amplifier_check:assert property (not_railing_in_amplifier_check) else $error(\"\");"
    },
    {
        "id": "3542_3543",
        "sva1": "property not_latch_up_in_io_check;\n@(posedge clk_io)      !latch_up_condition |-> ##[3:5] (io_operation_normal && !esd_event)\nendproperty",
        "sva2": "property not_latch_up_in_io_check;\n@(posedge clk_io)     !latch_up_condition |-> ##[3:5] (io_operation_normal && !esd_event);\nendproperty\nassert_not_latch_up_in_io_check:assert property (not_latch_up_in_io_check) else $error(\"\");"
    },
    {
        "id": "3543_3544",
        "sva1": "property not_ground_bounce_in_power_check;\n@(posedge clk_pwr)      !ground_bounce_detected |=> ##2 (stable_ground ##1 !noise_threshold_exceeded)\nendproperty",
        "sva2": "property not_ground_bounce_in_power_check;\n@(posedge clk_pwr)     !ground_bounce_detected |=> ##2 (stable_ground ##1 !noise_threshold_exceeded);\nendproperty\nassert_not_ground_bounce_in_power_check:assert property (not_ground_bounce_in_power_check) else $error(\"\");"
    },
    {
        "id": "3544_3545",
        "sva1": "property not_reflection_in_line_check;\n@(posedge clk_line)      !impedance_mismatch |=> ##[2:4] (signal_integrity_ok && !termination_error)\nendproperty",
        "sva2": "property not_reflection_in_line_check;\n@(posedge clk_line)     !impedance_mismatch |=> ##[2:4] (signal_integrity_ok && !termination_error);\nendproperty\nassert_not_reflection_in_line_check:assert property (not_reflection_in_line_check) else $error(\"\");"
    },
    {
        "id": "3545_3546",
        "sva1": "property not_ringing_in_signal_check;\n@(posedge clk_sig)      !signal_ringing_detected |-> ##1 (clean_transition && !overshoot_violation)\nendproperty",
        "sva2": "property not_ringing_in_signal_check;\n@(posedge clk_sig)     !signal_ringing_detected |-> ##1 (clean_transition && !overshoot_violation);\nendproperty\nassert_not_ringing_in_signal_check:assert property (not_ringing_in_signal_check) else $error(\"\");"
    },
    {
        "id": "3546_3547",
        "sva1": "property not_crosstalk_in_bus_check;\n@(posedge clk_bus)      !crosstalk_detected |-> ##3 (clean_data_transfer && !interference_alert)\nendproperty",
        "sva2": "property not_crosstalk_in_bus_check;\n@(posedge clk_bus)         !crosstalk_detected |-> ##3 (clean_data_transfer && !interference_alert);\nendproperty\nassert_not_crosstalk_in_bus_check:assert property (not_crosstalk_in_bus_check) else $error(\"\");"
    },
    {
        "id": "3547_3548",
        "sva1": "property not_skew_in_clock_check;\n@(posedge clk_dist)      !clock_skew_violation |=> ##1 (aligned_clocks && !timing_error)\nendproperty",
        "sva2": "property not_skew_in_clock_check;\n@(posedge clk_dist)     !clock_skew_violation |=> ##1 (aligned_clocks && !timing_error);\nendproperty\nassert_not_skew_in_clock_check:assert property (not_skew_in_clock_check) else $error(\"\");"
    },
    {
        "id": "3548_3549",
        "sva1": "property not_overshoot_in_output_check;\n@(posedge clk_out)      !output_overshoot_detected |-> ##[1:3] (signal_within_spec && !slew_rate_violation)\nendproperty",
        "sva2": "property not_overshoot_in_output_check;\n@(posedge clk_out)     !output_overshoot_detected |-> ##[1:3] (signal_within_spec && !slew_rate_violation);\nendproperty\nassert_not_overshoot_in_output_check:assert property (not_overshoot_in_output_check) else $error(\"\");"
    },
    {
        "id": "3549_3550",
        "sva1": "property not_undershoot_in_input_check;\n@(posedge clk_in)      !input_undershoot_detected |=> ##2 (valid_input_level && !threshold_violation)\nendproperty",
        "sva2": "property not_undershoot_in_input_check;\n@(posedge clk_in)     !input_undershoot_detected |=> ##2 (valid_input_level && !threshold_violation);\nendproperty\nassert_not_undershoot_in_input_check:assert property (not_undershoot_in_input_check) else $error(\"\");"
    },
    {
        "id": "3550_3551",
        "sva1": "property not_power_down_mode_active_check;\n@(negedge clk_pwr)      !power_down_mode |=> ##3 ($stable(voltage_level)[*2] ##1 !under_voltage_alert)\nendproperty",
        "sva2": "property not_power_down_mode_active_check;\n@(negedge clk_pwr)     !power_down_mode |=> ##3 ($stable(voltage_level)[*2] ##1 !under_voltage_alert);\nendproperty\nassert_not_power_down_mode_active_check:assert property (not_power_down_mode_active_check) else $error(\"\");"
    },
    {
        "id": "3551_3552",
        "sva1": "property not_common_mode_in_diff_check;\n@(posedge clk_diff)      !common_mode_violation |-> ##1 (differential_pair_balanced && !offset_error)\nendproperty",
        "sva2": "property not_common_mode_in_diff_check;\n@(posedge clk_diff)     !common_mode_violation |-> ##1 (differential_pair_balanced && !offset_error);\nendproperty\nassert_not_common_mode_in_diff_check:assert property (not_common_mode_in_diff_check) else $error(\"\");"
    },
    {
        "id": "3552_3553",
        "sva1": "property not_leakage_in_switch_check;\n@(posedge clk_sw)      !switch_leakage_detected |=> ##[3:4] (proper_isolation && !conductance_error)\nendproperty",
        "sva2": "property not_leakage_in_switch_check;\n@(posedge clk_sw)     !switch_leakage_detected |=> ##[3:4] (proper_isolation && !conductance_error);\nendproperty\nassert_not_leakage_in_switch_check:assert property (not_leakage_in_switch_check) else $error(\"\");"
    },
    {
        "id": "3553_3554",
        "sva1": "property not_oscillation_in_feedback_check;\n@(posedge clk_fb)      !feedback_oscillation |=> ##1 (stable_loop ##2 !phase_margin_violation)\nendproperty",
        "sva2": "property not_oscillation_in_feedback_check;\n@(posedge clk_fb)     !feedback_oscillation |=> ##1 (stable_loop ##2 !phase_margin_violation);\nendproperty\nassert_not_oscillation_in_feedback_check:assert property (not_oscillation_in_feedback_check) else $error(\"\");"
    },
    {
        "id": "3554_3555",
        "sva1": "property not_saturation_in_amp_check;\n@(posedge clk_amp)      !amplifier_saturation |-> ##2 (linear_operation && !gain_error)\nendproperty",
        "sva2": "property not_saturation_in_amp_check;\n@(posedge clk_amp)         !amplifier_saturation |-> ##2 (linear_operation && !gain_error);\nendproperty\nassert_not_saturation_in_amp_check:assert property (not_saturation_in_amp_check) else $error(\"\");"
    },
    {
        "id": "3555_3556",
        "sva1": "property not_drift_in_reference_check;\n@(posedge clk_vref)      !reference_drift_detected |-> ##[2:5] ($stable(reference_voltage) ##1 !calibration_needed)\nendproperty",
        "sva2": "property not_drift_in_reference_check;\n@(posedge clk_vref)     !reference_drift_detected |-> ##[2:5] ($stable(reference_voltage) ##1 !calibration_needed);\nendproperty\nassert_not_drift_in_reference_check:assert property (not_drift_in_reference_check) else $error(\"\");"
    },
    {
        "id": "3556_3557",
        "sva1": "property not_hysteresis_in_comparator_check;\n@(posedge clk_comp)      !excess_hysteresis |=> ##1 (clean_comparison && !window_violation)\nendproperty",
        "sva2": "property not_hysteresis_in_comparator_check;\n@(posedge clk_comp)         !excess_hysteresis |=> ##1 (clean_comparison && !window_violation);\nendproperty\nassert_not_hysteresis_in_comparator_check:assert property (not_hysteresis_in_comparator_check) else $error(\"\");"
    },
    {
        "id": "3557_3558",
        "sva1": "property not_mismatch_in_current_check;\n@(posedge clk_mirror)      !current_mismatch_detected |-> ##3 (matched_currents && !mirror_error)\nendproperty",
        "sva2": "property not_mismatch_in_current_check;\n@(posedge clk_mirror)         !current_mismatch_detected |-> ##3 (matched_currents && !mirror_error);\nendproperty\nassert_not_mismatch_in_current_check:assert property (not_mismatch_in_current_check) else $error(\"\");"
    },
    {
        "id": "3558_3559",
        "sva1": "property not_distortion_in_modulator_check;\n@(posedge clk_mod)      !modulation_distortion |=> ##[1:2] (clean_modulation && !harmonic_exceeded)\nendproperty",
        "sva2": "property not_distortion_in_modulator_check;\n@(posedge clk_mod)         !modulation_distortion |=> ##[1:2] (clean_modulation && !harmonic_exceeded);\nendproperty\nassert_not_distortion_in_modulator_check:assert property (not_distortion_in_modulator_check) else $error(\"\");"
    },
    {
        "id": "3559_3560",
        "sva1": "property not_ripple_in_regulator_check;\n@(posedge clk_reg)      !excess_ripple_detected |-> ##1 (regulated_output ##3 !voltage_variation)\nendproperty",
        "sva2": "property not_ripple_in_regulator_check;\n@(posedge clk_reg)     !excess_ripple_detected |-> ##1 (regulated_output ##3 !voltage_variation);\nendproperty\nassert_not_ripple_in_regulator_check:assert property (not_ripple_in_regulator_check) else $error(\"\");"
    },
    {
        "id": "3560_3561",
        "sva1": "property not_droop_in_supply_check;\n@(posedge clk_pwr)      !supply_droop_detected |=> ##2 (stable_supply ##1 !load_transient_violation)\nendproperty",
        "sva2": "property not_droop_in_supply_check;\n@(posedge clk_pwr)     !supply_droop_detected |=> ##2 (stable_supply ##1 !load_transient_violation);\nendproperty\nassert_not_droop_in_supply_check:assert property (not_droop_in_supply_check) else $error(\"\");"
    },
    {
        "id": "3561_3562",
        "sva1": "property not_reset_with_initialization_check;\n@(posedge clk_core)      !async_reset_n |-> ##[0:2] initialization_done\nendproperty",
        "sva2": "property not_reset_with_initialization_check;\n@(posedge clk_core)         !async_reset_n |-> ##[0:2] initialization_done;\nendproperty\nassert_not_reset_with_initialization_check:assert property (not_reset_with_initialization_check) else $error(\"\");"
    },
    {
        "id": "3562_3563",
        "sva1": "property not_intermodulation_in_mixer_check;\n@(posedge clk_rf)      !intermodulation_products |-> ##[3:4] (clean_mixing && !spurious_response)\nendproperty",
        "sva2": "property not_intermodulation_in_mixer_check;\n@(posedge clk_rf)     !intermodulation_products |-> ##[3:4] (clean_mixing && !spurious_response);\nendproperty\nassert_not_intermodulation_in_mixer_check:assert property (not_intermodulation_in_mixer_check) else $error(\"\");"
    },
    {
        "id": "3563_3564",
        "sva1": "property not_phase_noise_in_pll_check;\n@(posedge clk_pll)      !excess_phase_noise |=> ##1 (clean_clock ##2 !jitter_requirement_violation)\nendproperty",
        "sva2": "property not_phase_noise_in_pll_check;\n@(posedge clk_pll)     !excess_phase_noise |=> ##1 (clean_clock ##2 !jitter_requirement_violation);\nendproperty\nassert_not_phase_noise_in_pll_check:assert property (not_phase_noise_in_pll_check) else $error(\"\");"
    },
    {
        "id": "3564_3565",
        "sva1": "property not_spur_in_synthesizer_check;\n@(posedge clk_synth)      !spurious_tone_detected |-> ##[1:5] (clean_spectrum ##3 !frequency_error)\nendproperty",
        "sva2": "property not_spur_in_synthesizer_check;\n@(posedge clk_synth)     !spurious_tone_detected |-> ##[1:5] (clean_spectrum ##3 !frequency_error);\nendproperty\nassert_not_spur_in_synthesizer_check:assert property (not_spur_in_synthesizer_check) else $error(\"\");"
    },
    {
        "id": "3565_3566",
        "sva1": "property not_error_during_dma_check;\n@(posedge clk_dma)      !dma_error_status |=> ##[4:6] (dma_complete && !timeout_flag)\nendproperty",
        "sva2": "property not_error_during_dma_check;\n@(posedge clk_dma)     !dma_error_status |=> ##[4:6] (dma_complete && !timeout_flag);\nendproperty\nassert_not_error_during_dma_check:assert property (not_error_during_dma_check) else $error(\"\");"
    },
    {
        "id": "3566_3567",
        "sva1": "property not_clock_gated_with_activity_check;\n@(posedge clk_main)      !clock_gate_enable |-> ##1 (bus_activity[->3] ##2 !stall_condition)\nendproperty",
        "sva2": "property not_clock_gated_with_activity_check;\n@(posedge clk_main)     !clock_gate_enable |-> ##1 (bus_activity[->3] ##2 !stall_condition);\nendproperty\nassert_not_clock_gated_with_activity_check:assert property (not_clock_gated_with_activity_check) else $error(\"\");"
    },
    {
        "id": "3567_3568",
        "sva1": "property not_fault_during_interrupt_check;\n@(posedge clk_irq)      $fell(!int_mask) |-> ##2 (int_pending && !fault_status)\nendproperty",
        "sva2": "property not_fault_during_interrupt_check;\n@(posedge clk_irq)         $fell(!int_mask) |-> ##2 (int_pending && !fault_status);\nendproperty\nassert_not_fault_during_interrupt_check:assert property (not_fault_during_interrupt_check) else $error(\"\");"
    },
    {
        "id": "3568_3569",
        "sva1": "property not_busy_with_ready_check;\n@(posedge clk_io)      !busy_signal |=> ##1 (ready_flag && !wait_state)\nendproperty",
        "sva2": "property not_busy_with_ready_check;\n@(posedge clk_io)     !busy_signal |=> ##1 (ready_flag && !wait_state);\nendproperty\nassert_not_busy_with_ready_check:assert property (not_busy_with_ready_check) else $error(\"\");"
    },
    {
        "id": "3569_3570",
        "sva1": "property power_state_check_10;\n@(posedge clk_pwr) disable iff(force_wakeup)     sleep_request |-> ##[3:8] deep_sleep_entry ##1 (voltage_level == low_power_mode)\nendproperty",
        "sva2": "property power_state_check_10;\n@(posedge clk_pwr) disable iff (force_wakeup)     sleep_request |-> ##[3:8] deep_sleep_entry ##1 (voltage_level == low_power_mode);\nendproperty\nassert_power_state_check_10:assert property (power_state_check_10) else $error(\"\");"
    },
    {
        "id": "3570_3571",
        "sva1": "property error_correction_check_12;\n@(posedge clk_ecc) disable iff(ecc_bypass)     ecc_error_detected |-> ##1 error_corrected ##2 (ecc_syndrome == corrected_syndrome)\nendproperty",
        "sva2": "property error_correction_check_12;\n@(posedge clk_ecc) disable iff (ecc_bypass)     ecc_error_detected == 1'b1 |-> ##1 error_corrected ##2 (ecc_syndrome == corrected_syndrome);\nendproperty\nassert_error_correction_check_12:assert property (error_correction_check_12) else $error(\"\");"
    },
    {
        "id": "3571_3572",
        "sva1": "property bus_arbitration_check_11;\n@(posedge clk_bus) disable iff(bus_reset)     bus_request[1] && !bus_grant[0] |-> ##[1:4] bus_grant[1] ##2 bus_acknowledge\nendproperty",
        "sva2": "property bus_arbitration_check_11;\n@(posedge clk_bus) disable iff (bus_reset)     (bus_request[1] && !bus_grant[0]) |-> ##[1:4] bus_grant[1] ##2 bus_acknowledge;\nendproperty\nassert_bus_arbitration_check_11:assert property (bus_arbitration_check_11) else $error(\"\");"
    },
    {
        "id": "3572_3573",
        "sva1": "property memory_access_check_14;\n@(posedge clk_mem_ctrl) disable iff(mem_test_mode)     read_command |-> ##[2:4] data_valid ##1 (address_bus == expected_address)\nendproperty",
        "sva2": "property memory_access_check_14;\n@(posedge clk_mem_ctrl) disable iff (mem_test_mode)     read_command == 1'b1 |-> ##[2:4] data_valid ##1 (address_bus == expected_address);\nendproperty\nassert_memory_access_check_14:assert property (memory_access_check_14) else $error(\"\");"
    },
    {
        "id": "3573_3574",
        "sva1": "property packet_sequence_check_15;\n@(posedge clk_net) disable iff(net_reset)     packet_start |-> ##1 header_valid ##[2:3] payload_valid ##2 crc_match\nendproperty",
        "sva2": "property packet_sequence_check_15;\n@(posedge clk_net) disable iff (net_reset)     packet_start |-> ##1 header_valid ##[2:3] payload_valid ##2 crc_match;\nendproperty\nassert_packet_sequence_check_15:assert property (packet_sequence_check_15) else $error(\"\");"
    },
    {
        "id": "3574_3575",
        "sva1": "property thermal_check_16;\n@(posedge clk_sensor) disable iff(sensor_calibration)     temp_over_threshold |-> ##[5:10] throttle_enable ##1 (clock_divider == slow_mode)\nendproperty",
        "sva2": "property thermal_check_16;\n@(posedge clk_sensor) disable iff (sensor_calibration)     temp_over_threshold |-> ##[5:10] throttle_enable ##1 (clock_divider == slow_mode);\nendproperty\nassert_thermal_check_16:assert property (thermal_check_16) else $error(\"\");"
    },
    {
        "id": "3575_3576",
        "sva1": "property pll_lock_check_19;\n@(posedge clk_ref) disable iff(pll_bypass)     pll_enable |-> ##[10:20] pll_locked ##1 (output_clock == reference_clock)\nendproperty",
        "sva2": "property pll_lock_check_19;\n@(posedge clk_ref) disable iff (pll_bypass)     pll_enable == 1'b1 |-> ##[10:20] pll_locked ##1 (output_clock == reference_clock);\nendproperty\nassert_pll_lock_check_19:assert property (pll_lock_check_19) else $error(\"\");"
    },
    {
        "id": "3576_3577",
        "sva1": "property watchdog_check_20;\n@(posedge clk_wdt) disable iff(wdt_disabled)     !watchdog_refresh |-> ##[100:200] system_reset\nendproperty",
        "sva2": "property watchdog_check_20;\n@(posedge clk_wdt) disable iff (wdt_disabled)     !watchdog_refresh |-> ##[100:200] system_reset;\nendproperty\nassert_watchdog_check_20:assert property (watchdog_check_20) else $error(\"\");"
    },
    {
        "id": "3577_3578",
        "sva1": "property adc_conversion_check_21;\n@(posedge clk_adc) disable iff(adc_calibrating)     start_conversion |-> ##[5:8] conversion_done ##1 (adc_result == expected_value)\nendproperty",
        "sva2": "property adc_conversion_check_21;\n@(posedge clk_adc) disable iff (adc_calibrating)     start_conversion |-> ##[5:8] conversion_done ##1 (adc_result == expected_value);\nendproperty\nassert_adc_conversion_check_21:assert property (adc_conversion_check_21) else $error(\"\");"
    },
    {
        "id": "3578_3579",
        "sva1": "property usb_packet_check_23;\n@(posedge clk_usb) disable iff(usb_reset)     sof_detected |-> ##[1:3] data_packet ##2 crc_ok\nendproperty",
        "sva2": "property usb_packet_check_23;\n@(posedge clk_usb) disable iff (usb_reset)     sof_detected |-> ##[1:3] data_packet ##2 crc_ok;\nendproperty\nassert_usb_packet_check_23:assert property (usb_packet_check_23) else $error(\"\");"
    },
    {
        "id": "3579_3580",
        "sva1": "property pcie_link_check_24;\n@(posedge clk_pcie) disable iff(link_disabled)     training_sequence |-> ##[100:200] link_up ##1 (link_speed == negotiated_speed)\nendproperty",
        "sva2": "property pcie_link_check_24;\n@(posedge clk_pcie) disable iff (link_disabled)     training_sequence == 1'b1 |-> ##[100:200] link_up ##1 (link_speed == negotiated_speed);\nendproperty\nassert_pcie_link_check_24:assert property (pcie_link_check_24) else $error(\"\");"
    },
    {
        "id": "3580_3581",
        "sva1": "property spi_transfer_check_25;\n@(posedge clk_spi) disable iff(spi_reset)     cs_asserted |-> ##[2:4] data_valid ##1 (rx_buffer == expected_data)\nendproperty",
        "sva2": "property spi_transfer_check_25;\n@(posedge clk_spi) disable iff (spi_reset)     cs_asserted |-> ##[2:4] data_valid ##1 (rx_buffer == expected_data);\nendproperty\nassert_spi_transfer_check_25:assert property (spi_transfer_check_25) else $error(\"\");"
    },
    {
        "id": "3581_3582",
        "sva1": "property i2c_sequence_check_26;\n@(posedge clk_i2c) disable iff(bus_reset)     start_condition |-> ##1 address_match ##[1:2] ack_received ##2 data_byte\nendproperty",
        "sva2": "property i2c_sequence_check_26;\n@(posedge clk_i2c) disable iff (bus_reset)     start_condition |-> ##1 address_match ##[1:2] ack_received ##2 data_byte;\nendproperty\nassert_i2c_sequence_check_26:assert property (i2c_sequence_check_26) else $error(\"\");"
    },
    {
        "id": "3582_3583",
        "sva1": "property uart_frame_check_27;\n@(posedge clk_uart) disable iff(uart_reset)     start_bit |-> ##[8:10] stop_bit ##1 (rx_data == tx_data_reg)\nendproperty",
        "sva2": "property uart_frame_check_27;\n@(posedge clk_uart) disable iff (uart_reset)     start_bit == 1'b1 |-> ##[8:10] stop_bit ##1 (rx_data == tx_data_reg);\nendproperty\nassert_uart_frame_check_27:assert property (uart_frame_check_27) else $error(\"\");"
    },
    {
        "id": "3583_3584",
        "sva1": "property ethernet_mac_check_29;\n@(posedge clk_mac) disable iff(mac_reset)     tx_enable |-> ##[4:8] tx_done ##1 (fcs_correct == 1'b1)\nendproperty",
        "sva2": "property ethernet_mac_check_29;\n@(posedge clk_mac) disable iff (mac_reset)     tx_enable == 1'b1 |-> ##[4:8] tx_done ##1 (fcs_correct == 1'b1);\nendproperty\nassert_ethernet_mac_check_29:assert property (ethernet_mac_check_29) else $error(\"\");"
    },
    {
        "id": "3584_3585",
        "sva1": "property flash_access_check_30;\n@(posedge clk_flash) disable iff(flash_busy)     read_command |-> ##[10:20] data_ready ##1 (output_buffer == memory_content)\nendproperty",
        "sva2": "property flash_access_check_30;\n@(posedge clk_flash) disable iff (flash_busy)     read_command == 1'b1 |-> ##[10:20] data_ready ##1 (output_buffer == memory_content);\nendproperty\nassert_flash_access_check_30:assert property (flash_access_check_30) else $error(\"\");"
    },
    {
        "id": "3585_3586",
        "sva1": "property can_bus_check_28;\n@(posedge clk_can) disable iff(bus_off_state)     arbitration_win |-> ##[2:4] ack_received ##2 (error_count == 0)\nendproperty",
        "sva2": "property can_bus_check_28;\n@(posedge clk_can) disable iff (bus_off_state)         arbitration_win |-> ##[2:4] ack_received ##2 (error_count == 0);\nendproperty\nassert_can_bus_check_28:assert property (can_bus_check_28) else $error(\"\");"
    },
    {
        "id": "3586_3587",
        "sva1": "property dsp_pipeline_check_31;\n@(posedge clk_dsp) disable iff(pipeline_flush)     mul_start |-> ##3 mul_done ##1 (result_reg == operand_a * operand_b)\nendproperty",
        "sva2": "property dsp_pipeline_check_31;\n@(posedge clk_dsp) disable iff (pipeline_flush)     mul_start == 1'b1 |-> ##3 mul_done ##1 (result_reg == operand_a * operand_b);\nendproperty\nassert_dsp_pipeline_check_31:assert property (dsp_pipeline_check_31) else $error(\"\");"
    },
    {
        "id": "3587_3588",
        "sva1": "property gpu_rendering_check_32;\n@(posedge clk_gpu) disable iff(render_reset)     draw_command |-> ##[100:200] frame_done ##1 (pixel_count == expected_pixels)\nendproperty",
        "sva2": "property gpu_rendering_check_32;\n@(posedge clk_gpu) disable iff (render_reset)     draw_command == 1'b1 |-> ##[100:200] frame_done ##1 (pixel_count == expected_pixels);\nendproperty\nassert_gpu_rendering_check_32:assert property (gpu_rendering_check_32) else $error(\"\");"
    },
    {
        "id": "3588_3589",
        "sva1": "property sensor_fusion_check_34;\n@(posedge clk_fusion) disable iff(calibration_mode)     new_accel_data |-> ##[2:4] fused_output ##1 (tilt_angle == calculated_angle)\nendproperty",
        "sva2": "property sensor_fusion_check_34;\n@(posedge clk_fusion) disable iff (calibration_mode)     new_accel_data == 1'b1 |-> ##[2:4] fused_output ##1 (tilt_angle == calculated_angle);\nendproperty\nassert_sensor_fusion_check_34:assert property (sensor_fusion_check_34) else $error(\"\");"
    },
    {
        "id": "3589_3590",
        "sva1": "property neural_net_check_35;\n@(posedge clk_nn) disable iff(nn_reset)     layer_complete |-> ##[5:10] next_layer_start ##1 (activation_value > threshold)\nendproperty",
        "sva2": "property neural_net_check_35;\n@(posedge clk_nn) disable iff (nn_reset)     layer_complete == 1'b1 |-> ##[5:10] next_layer_start ##1 (activation_value > threshold);\nendproperty\nassert_neural_net_check_35:assert property (neural_net_check_35) else $error(\"\");"
    },
    {
        "id": "3590_3591",
        "sva1": "property video_pipeline_check_36;\n@(posedge clk_video) disable iff(pipeline_bypass)     frame_start |-> ##[1000:2000] frame_end ##1 (pixel_count == resolution_x * resolution_y)\nendproperty",
        "sva2": "property video_pipeline_check_36;\n@(posedge clk_video) disable iff (pipeline_bypass)     frame_start |-> ##[1000:2000] frame_end ##1 (pixel_count == resolution_x * resolution_y);\nendproperty\nassert_video_pipeline_check_36:assert property (video_pipeline_check_36) else $error(\"\");"
    },
    {
        "id": "3591_3592",
        "sva1": "property rf_transceiver_check_38;\n@(posedge clk_rf) disable iff(rf_disabled)     tx_enable |-> ##[5:10] rx_enable ##1 (frequency_synth == programmed_freq)\nendproperty",
        "sva2": "property rf_transceiver_check_38;\n@(posedge clk_rf) disable iff (rf_disabled)     tx_enable == 1'b1 |-> ##[5:10] rx_enable ##1 (frequency_synth == programmed_freq);\nendproperty\nassert_rf_transceiver_check_38:assert property (rf_transceiver_check_38) else $error(\"\");"
    },
    {
        "id": "3592_3593",
        "sva1": "property audio_codec_check_37;\n@(posedge clk_audio) disable iff(codec_reset)     sample_request |-> ##[2:4] sample_ready ##1 (audio_data == expected_sample)\nendproperty",
        "sva2": "property audio_codec_check_37;\n@(posedge clk_audio) disable iff (codec_reset)     sample_request == 1'b1 |-> ##[2:4] sample_ready ##1 (audio_data == expected_sample);\nendproperty\nassert_audio_codec_check_37:assert property (audio_codec_check_37) else $error(\"\");"
    },
    {
        "id": "3593_3594",
        "sva1": "property radar_signal_check_40;\n@(posedge clk_radar) disable iff(calibration_mode)     pulse_transmit |-> ##[10:20] echo_received ##1 (distance_calc == expected_range)\nendproperty",
        "sva2": "property radar_signal_check_40;\n@(posedge clk_radar) disable iff (calibration_mode)     pulse_transmit |-> ##[10:20] echo_received ##1 (distance_calc == expected_range);\nendproperty\nassert_radar_signal_check_40:assert property (radar_signal_check_40) else $error(\"\");"
    },
    {
        "id": "3594_3595",
        "sva1": "property lidar_scan_check_41;\n@(posedge clk_lidar) disable iff(motor_stopped)     scan_start |-> ##[500:1000] scan_complete ##1 (point_cloud == expected_points)\nendproperty",
        "sva2": "property lidar_scan_check_41;\n@(posedge clk_lidar) disable iff (motor_stopped)     scan_start == 1'b1 |-> ##[500:1000] scan_complete ##1 (point_cloud == expected_points);\nendproperty\nassert_lidar_scan_check_41:assert property (lidar_scan_check_41) else $error(\"\");"
    },
    {
        "id": "3595_3596",
        "sva1": "property biometric_sensor_check_42;\n@(posedge clk_bio) disable iff(sensor_off)     finger_detected |-> ##[5:10] match_result ##1 (confidence_level > threshold)\nendproperty",
        "sva2": "property biometric_sensor_check_42;\n@(posedge clk_bio) disable iff (sensor_off)     finger_detected |-> ##[5:10] match_result ##1 (confidence_level > threshold);\nendproperty\nassert_biometric_sensor_check_42:assert property (biometric_sensor_check_42) else $error(\"\");"
    },
    {
        "id": "3596_3597",
        "sva1": "property quantum_compute_check_43;\n@(posedge clk_qpu) disable iff(qpu_reset)     gate_operation |-> ##[10:20] measurement_done ##1 (qubit_state == expected_state)\nendproperty",
        "sva2": "property quantum_compute_check_43;\n@(posedge clk_qpu) disable iff (qpu_reset)     gate_operation |-> ##[10:20] measurement_done ##1 (qubit_state == expected_state);\nendproperty\nassert_quantum_compute_check_43:assert property (quantum_compute_check_43) else $error(\"\");"
    },
    {
        "id": "3597_3598",
        "sva1": "property robotics_control_check_44;\n@(posedge clk_robot) disable iff(emergency_stop)     move_command |-> ##[5:10] position_reached ##1 (joint_angle == target_angle)\nendproperty",
        "sva2": "property robotics_control_check_44;\n@(posedge clk_robot) disable iff (emergency_stop)     move_command == 1'b1 |-> ##[5:10] position_reached ##1 (joint_angle == target_angle);\nendproperty\nassert_robotics_control_check_44:assert property (robotics_control_check_44) else $error(\"\");"
    },
    {
        "id": "3598_3599",
        "sva1": "property industrial_io_check_45;\n@(posedge clk_plc) disable iff(io_reset)     input_change |-> ##[2:4] output_update ##1 (output_state == logic_equation)\nendproperty",
        "sva2": "property industrial_io_check_45;\n@(posedge clk_plc) disable iff (io_reset)     input_change |-> ##[2:4] output_update ##1 (output_state == logic_equation);\nendproperty\nassert_industrial_io_check_45:assert property (industrial_io_check_45) else $error(\"\");"
    },
    {
        "id": "3599_3600",
        "sva1": "property automotive_can_check_46;\n@(posedge clk_ecu) disable iff(ecu_sleep)     sensor_update |-> ##[1:3] actuator_response ##1 (control_signal == calculated_value)\nendproperty",
        "sva2": "property automotive_can_check_46;\n@(posedge clk_ecu) disable iff (ecu_sleep)     sensor_update == 1'b1 |-> ##[1:3] actuator_response ##1 (control_signal == calculated_value);\nendproperty\nassert_automotive_can_check_46:assert property (automotive_can_check_46) else $error(\"\");"
    },
    {
        "id": "3600_3601",
        "sva1": "property aerospace_telemetry_check_47;\n@(posedge clk_telemetry) disable iff(telemetry_off)     data_sample |-> ##[2:4] transmission_start ##1 (packet_id == sequence_counter)\nendproperty",
        "sva2": "property aerospace_telemetry_check_47;\n@(posedge clk_telemetry) disable iff (telemetry_off)     data_sample == 1'b1 |-> ##[2:4] transmission_start ##1 (packet_id == sequence_counter);\nendproperty\nassert_aerospace_telemetry_check_47:assert property (aerospace_telemetry_check_47) else $error(\"\");"
    },
    {
        "id": "3601_3602",
        "sva1": "property medical_device_check_48;\n@(posedge clk_med) disable iff(device_off)     patient_trigger |-> ##[5:10] therapy_applied ##1 (dosage == programmed_value)\nendproperty",
        "sva2": "property medical_device_check_48;\n@(posedge clk_med) disable iff (device_off)         patient_trigger |-> ##[5:10] therapy_applied ##1 (dosage == programmed_value);\nendproperty\nassert_medical_device_check_48:assert property (medical_device_check_48) else $error(\"\");"
    },
    {
        "id": "3602_3603",
        "sva1": "property iot_sensor_check_49;\n@(posedge clk_iot) disable iff(network_down)     environmental_change |-> ##[2:4] cloud_update ##1 (sensor_value == measured_value)\nendproperty",
        "sva2": "property iot_sensor_check_49;\n@(posedge clk_iot) disable iff (network_down)     environmental_change == 1'b1 |-> ##[2:4] cloud_update ##1 (sensor_value == measured_value);\nendproperty\nassert_iot_sensor_check_49:assert property (iot_sensor_check_49) else $error(\"\");"
    },
    {
        "id": "3603_3604",
        "sva1": "property timeout_check_4;\n@(posedge clk_timer) disable iff(debug_mode)     timer_enable |-> ##[5:10] timeout_interrupt ##1 (counter_value == max_count)\nendproperty",
        "sva2": "property timeout_check_4;\n@(posedge clk_timer) disable iff (debug_mode)     timer_enable == 1'b1 |-> ##[5:10] timeout_interrupt ##1 (counter_value == max_count);\nendproperty\nassert_timeout_check_4:assert property (timeout_check_4) else $error(\"\");"
    },
    {
        "id": "3604_3605",
        "sva1": "property pipeline_stall_check_5;\n@(posedge clk_core) disable iff(flush_pipeline)     decode_valid && !cache_miss |-> ##2 execute_ready ##1 (pc_value == $past(pc_value,3)+4)\nendproperty",
        "sva2": "property pipeline_stall_check_5;\n@(posedge clk_core) disable iff (flush_pipeline)     (decode_valid && !cache_miss) |-> ##2 execute_ready ##1 (pc_value == $past(pc_value, 3) + 4);\nendproperty\nassert_pipeline_stall_check_5:assert property (pipeline_stall_check_5) else $error(\"\");"
    },
    {
        "id": "3605_3606",
        "sva1": "property interrupt_priority_check_6;\n@(posedge clk_irq) disable iff(global_int_disable)     irq_pending[0] && !higher_irq_pending |-> ##1 int_acknowledge ##2 (irq_vector == 8'h01)\nendproperty",
        "sva2": "property interrupt_priority_check_6;\n@(posedge clk_irq) disable iff (global_int_disable)     (irq_pending[0] && !higher_irq_pending) |-> ##1 int_acknowledge ##2 (irq_vector == 8'h01);\nendproperty\nassert_interrupt_priority_check_6:assert property (interrupt_priority_check_6) else $error(\"\");"
    },
    {
        "id": "3606_3607",
        "sva1": "property dma_transfer_check_7;\n@(posedge clk_dma) disable iff(dma_reset)     dma_start |-> ##[2:5] dma_done ##1 (mem_addr == $past(mem_addr,6)+transfer_size)\nendproperty",
        "sva2": "property dma_transfer_check_7;\n@(posedge clk_dma) disable iff (dma_reset)     dma_start == 1'b1 |-> ##[2:5] dma_done ##1 (mem_addr == $past(mem_addr,6)+transfer_size);\nendproperty\nassert_dma_transfer_check_7:assert property (dma_transfer_check_7) else $error(\"\");"
    },
    {
        "id": "3607_3608",
        "sva1": "property fifo_overflow_check_8;\n@(posedge clk_fifo) disable iff(fifo_reset)     wr_enable && fifo_full |-> ##1 overflow_error ##2 !wr_acknowledge\nendproperty",
        "sva2": "property fifo_overflow_check_8;\n@(posedge clk_fifo) disable iff (fifo_reset)         (wr_enable && fifo_full) |-> ##1 overflow_error ##2 !wr_acknowledge;\nendproperty\nassert_fifo_overflow_check_8:assert property (fifo_overflow_check_8) else $error(\"\");"
    },
    {
        "id": "3608_3609",
        "sva1": "property usb_packet_delimiter;\n@(posedge clk_usb)      $rose(packet_start) |-> ##1 sync_pattern ##2 pid_valid\nendproperty",
        "sva2": "property usb_packet_delimiter;\n@(posedge clk_usb)     $rose(packet_start) |-> ##1 sync_pattern ##2 pid_valid;\nendproperty\nassert_usb_packet_delimiter:assert property (usb_packet_delimiter) else $error(\"\");"
    },
    {
        "id": "3609_3610",
        "sva1": "property ethernet_crc_verification;\n@(posedge clk_mac)      frame_valid |-> ##[4:6] crc_ok ##1 !fcs_error\nendproperty",
        "sva2": "property ethernet_crc_verification;\n@(posedge clk_mac)     frame_valid == 1'b1 |-> ##[4:6] crc_ok ##1 !fcs_error;\nendproperty\nassert_ethernet_crc_verification:assert property (ethernet_crc_verification) else $error(\"\");"
    },
    {
        "id": "3610_3611",
        "sva1": "property dma_transfer_boundary;\n@(posedge clk_dma)      $rose(transfer_en) |-> ##2 addr_increment[*4] ##1 transfer_done\nendproperty",
        "sva2": "property dma_transfer_boundary;\n@(posedge clk_dma)     $rose(transfer_en) |-> ##2 addr_increment[*4] ##1 transfer_done;\nendproperty\nassert_dma_transfer_boundary:assert property (dma_transfer_boundary) else $error(\"\");"
    },
    {
        "id": "3611_3612",
        "sva1": "property i2c_start_condition;\n@(posedge clk_i2c)      $fell(sda) && scl_high |-> ##1 $fell(scl) ##3 start_ack\nendproperty",
        "sva2": "property i2c_start_condition;\n@(posedge clk_i2c)     ($fell(sda) && scl_high) |-> ##1 $fell(scl) ##3 start_ack;\nendproperty\nassert_i2c_start_condition:assert property (i2c_start_condition) else $error(\"\");"
    },
    {
        "id": "3612_3613",
        "sva1": "property can_bus_arbitration;\n@(posedge clk_can)      $rose(tx_request) |-> ##[2:4] arbitration_lost || tx_complete\nendproperty",
        "sva2": "property can_bus_arbitration;\n@(posedge clk_can)         $rose(tx_request) |-> ##[2:4] (arbitration_lost || tx_complete);\nendproperty\nassert_can_bus_arbitration:assert property (can_bus_arbitration) else $error(\"\");"
    },
    {
        "id": "3613_3614",
        "sva1": "property uart_break_detection;\n@(posedge clk_uart)      rx_line == 0 |-> ##16 break_detect ##1 framing_error\nendproperty",
        "sva2": "property uart_break_detection;\n@(posedge clk_uart)     rx_line == 1'b0 |-> ##16 break_detect ##1 framing_error;\nendproperty\nassert_uart_break_detection:assert property (uart_break_detection) else $error(\"\");"
    },
    {
        "id": "3614_3615",
        "sva1": "property watchdog_timeout_reset;\n@(posedge clk_wdt)      !watchdog_feed |-> ##[8:12] system_reset\nendproperty",
        "sva2": "property watchdog_timeout_reset;\n@(posedge clk_wdt)     !watchdog_feed |-> ##[8:12] system_reset;\nendproperty\nassert_watchdog_timeout_reset:assert property (watchdog_timeout_reset) else $error(\"\");"
    },
    {
        "id": "3615_3616",
        "sva1": "property gpio_debounce_filter;\n@(posedge clk_io)      $changed(gpio_in) |-> ##[3:5] $stable(gpio_in)[*2] ##1 gpio_valid\nendproperty",
        "sva2": "property gpio_debounce_filter;\n@(posedge clk_io)     $changed(gpio_in) |-> ##[3:5] $stable(gpio_in)[*2] ##1 gpio_valid;\nendproperty\nassert_gpio_debounce_filter:assert property (gpio_debounce_filter) else $error(\"\");"
    },
    {
        "id": "3616_3617",
        "sva1": "property req_ack_3phase_handshake;\n@(posedge clk_sys)      $rose(req_start) |-> ##2 req_valid ##1 (ack_ready || $fell(ack_error))\nendproperty",
        "sva2": "property req_ack_3phase_handshake;\n@(posedge clk_sys)         $rose(req_start) |-> ##2 req_valid ##1 (ack_ready || $fell(ack_error));\nendproperty\nassert_req_ack_3phase_handshake:assert property (req_ack_3phase_handshake) else $error(\"\");"
    },
    {
        "id": "3617_3618",
        "sva1": "property timer_pwm_duty_cycle;\n@(posedge clk_tim)      pwm_enable |-> ##[1:4] $countones(pwm_out)[*8] ##1 !pwm_fault\nendproperty",
        "sva2": "property timer_pwm_duty_cycle;\n@(posedge clk_tim)     pwm_enable == 1'b1 |-> ##[1:4] $countones(pwm_out)[*8] ##1 !pwm_fault;\nendproperty\nassert_timer_pwm_duty_cycle:assert property (timer_pwm_duty_cycle) else $error(\"\");"
    },
    {
        "id": "3618_3619",
        "sva1": "property flash_write_protection;\n@(posedge clk_flash)      $rose(write_enable) |-> ##2 write_protect || $stable(write_data)\nendproperty",
        "sva2": "property flash_write_protection;\n@(posedge clk_flash)     $rose(write_enable) |-> ##2 (write_protect || $stable(write_data));\nendproperty\nassert_flash_write_protection:assert property (flash_write_protection) else $error(\"\");"
    },
    {
        "id": "3619_3620",
        "sva1": "property sd_card_crc_response;\n@(posedge clk_sd)      cmd_sent |-> ##6 crc7_ok ##1 response_timeout\nendproperty",
        "sva2": "property sd_card_crc_response;\n@(posedge clk_sd)     cmd_sent == 1'b1 |-> ##6 crc7_ok ##1 response_timeout;\nendproperty\nassert_sd_card_crc_response:assert property (sd_card_crc_response) else $error(\"\");"
    },
    {
        "id": "3620_3621",
        "sva1": "property jtag_tap_state_machine;\n@(posedge clk_jtag)      $rose(tms) |-> ##1 $past(tdi,2) == 1'b0 ##3 state_changed\nendproperty",
        "sva2": "property jtag_tap_state_machine;\n@(posedge clk_jtag)     $rose(tms) |-> ##1 ($past(tdi, 2) == 1'b0) ##3 state_changed;\nendproperty\nassert_jtag_tap_state_machine:assert property (jtag_tap_state_machine) else $error(\"\");"
    },
    {
        "id": "3621_3622",
        "sva1": "property sensor_data_ready;\n@(posedge clk_sens)      $rose(measure_start) |-> ##[5:8] data_valid ##1 !sensor_error\nendproperty",
        "sva2": "property sensor_data_ready;\n@(posedge clk_sens)         $rose(measure_start) |-> ##[5:8] data_valid ##1 !sensor_error;\nendproperty\nassert_sensor_data_ready:assert property (sensor_data_ready) else $error(\"\");"
    },
    {
        "id": "3622_3623",
        "sva1": "property crypto_hash_complete;\n@(posedge clk_crypto)      $rose(hash_start) |-> ##16 hash_done ##1 digest_match\nendproperty",
        "sva2": "property crypto_hash_complete;\n@(posedge clk_crypto)     $rose(hash_start) |-> ##16 hash_done ##1 digest_match;\nendproperty\nassert_crypto_hash_complete:assert property (crypto_hash_complete) else $error(\"\");"
    },
    {
        "id": "3623_3624",
        "sva1": "property power_good_sequence;\n@(posedge clk_pwr)      $rose(power_en) |-> ##[3:7] vcore_ok ##1 !power_fault\nendproperty",
        "sva2": "property power_good_sequence;\n@(posedge clk_pwr)     $rose(power_en) |-> ##[3:7] vcore_ok ##1 !power_fault;\nendproperty\nassert_power_good_sequence:assert property (power_good_sequence) else $error(\"\");"
    },
    {
        "id": "3624_3625",
        "sva1": "property data_bus_stable_after_read;\n@(posedge clk_axi)      $rose(read_enable) && !bus_reset |-> ##[1:3] $stable(data_bus)[*4]\nendproperty",
        "sva2": "property data_bus_stable_after_read;\n@(posedge clk_axi)         ($rose(read_enable) && !bus_reset) |-> ##[1:3] $stable(data_bus)[*4];\nendproperty\nassert_data_bus_stable_after_read:assert property (data_bus_stable_after_read) else $error(\"\");"
    },
    {
        "id": "3625_3626",
        "sva1": "property rf_packet_preamble;\n@(posedge clk_rf)      $rose(tx_enable) |-> ##8 preamble_detect ##2 sync_word\nendproperty",
        "sva2": "property rf_packet_preamble;\n@(posedge clk_rf)     $rose(tx_enable) |-> ##8 preamble_detect ##2 sync_word;\nendproperty\nassert_rf_packet_preamble:assert property (rf_packet_preamble) else $error(\"\");"
    },
    {
        "id": "3626_3627",
        "sva1": "property thermal_shutdown;\n@(posedge clk_temp)      temp_critical |-> ##[2:5] shutdown_trigger ##1 !temp_ok\nendproperty",
        "sva2": "property thermal_shutdown;\n@(posedge clk_temp)     temp_critical == 1'b1 |-> ##[2:5] shutdown_trigger ##1 !temp_ok;\nendproperty\nassert_thermal_shutdown:assert property (thermal_shutdown) else $error(\"\");"
    },
    {
        "id": "3627_3628",
        "sva1": "property battery_voltage_monitor;\n@(posedge clk_batt)      voltage_low |-> ##[4:6] charge_enable ##1 !battery_dead\nendproperty",
        "sva2": "property battery_voltage_monitor;\n@(posedge clk_batt)     voltage_low == 1'b1 |-> ##[4:6] charge_enable ##1 !battery_dead;\nendproperty\nassert_battery_voltage_monitor:assert property (battery_voltage_monitor) else $error(\"\");"
    },
    {
        "id": "3628_3629",
        "sva1": "property lcd_init_sequence;\n@(posedge clk_lcd)      $rose(reset_n) |-> ##5 $fell(cs_n) ##3 init_complete\nendproperty",
        "sva2": "property lcd_init_sequence;\n@(posedge clk_lcd)         $rose(reset_n) |-> ##5 $fell(cs_n) ##3 init_complete;\nendproperty\nassert_lcd_init_sequence:assert property (lcd_init_sequence) else $error(\"\");"
    },
    {
        "id": "3629_3630",
        "sva1": "property modem_carrier_detect;\n@(posedge clk_modem)      $rose(rx_enable) |-> ##[8:12] carrier_detect ##1 !signal_lost\nendproperty",
        "sva2": "property modem_carrier_detect;\n@(posedge clk_modem)     $rose(rx_enable) |-> ##[8:12] carrier_detect ##1 !signal_lost;\nendproperty\nassert_modem_carrier_detect:assert property (modem_carrier_detect) else $error(\"\");"
    },
    {
        "id": "3630_3631",
        "sva1": "property keyboard_debounce;\n@(posedge clk_kbd)      $fell(key_pressed) |-> ##[2:4] $stable(key_code) ##1 scan_complete\nendproperty",
        "sva2": "property keyboard_debounce;\n@(posedge clk_kbd)     $fell(key_pressed) |-> ##[2:4] $stable(key_code) ##1 scan_complete;\nendproperty\nassert_keyboard_debounce:assert property (keyboard_debounce) else $error(\"\");"
    },
    {
        "id": "3631_3632",
        "sva1": "property smartcard_atr_detection;\n@(posedge clk_sc)      $rose(card_inserted) |-> ##[3:6] atr_valid ##1 protocol_selected\nendproperty",
        "sva2": "property smartcard_atr_detection;\n@(posedge clk_sc)     $rose(card_inserted) |-> ##[3:6] atr_valid ##1 protocol_selected;\nendproperty\nassert_smartcard_atr_detection:assert property (smartcard_atr_detection) else $error(\"\");"
    },
    {
        "id": "3632_3633",
        "sva1": "property motor_pwm_ramp_up;\n@(posedge clk_motor)      $rose(motor_start) |-> ##[3:5] pwm_duty[->5] ##1 speed_locked\nendproperty",
        "sva2": "property motor_pwm_ramp_up;\n@(posedge clk_motor)     $rose(motor_start) |-> ##[3:5] pwm_duty[->5] ##1 speed_locked;\nendproperty\nassert_motor_pwm_ramp_up:assert property (motor_pwm_ramp_up) else $error(\"\");"
    },
    {
        "id": "3633_3634",
        "sva1": "property biometric_sensor_ready;\n@(posedge clk_bio)      $rose(sense_enable) |-> ##[5:8] sample_valid ##1 !sensor_error\nendproperty",
        "sva2": "property biometric_sensor_ready;\n@(posedge clk_bio)     $rose(sense_enable) |-> ##[5:8] sample_valid ##1 !sensor_error;\nendproperty\nassert_biometric_sensor_ready:assert property (biometric_sensor_ready) else $error(\"\");"
    },
    {
        "id": "3634_3635",
        "sva1": "property zigbee_ack_response;\n@(posedge clk_zigbee)      $rose(packet_sent) |-> ##[2:3] ack_received ##1 !crc_error\nendproperty",
        "sva2": "property zigbee_ack_response;\n@(posedge clk_zigbee)         $rose(packet_sent) |-> ##[2:3] ack_received ##1 !crc_error;\nendproperty\nassert_zigbee_ack_response:assert property (zigbee_ack_response) else $error(\"\");"
    },
    {
        "id": "3635_3636",
        "sva1": "property bluetooth_rssi_check;\n@(posedge clk_bt)      $rose(rx_active) |-> ##[3:6] rssi_valid ##1 !signal_weak\nendproperty",
        "sva2": "property bluetooth_rssi_check;\n@(posedge clk_bt)     $rose(rx_active) |-> ##[3:6] rssi_valid ##1 !signal_weak;\nendproperty\nassert_bluetooth_rssi_check:assert property (bluetooth_rssi_check) else $error(\"\");"
    },
    {
        "id": "3636_3637",
        "sva1": "property gps_signal_lock;\n@(posedge clk_gps)      $rose(acq_enable) |-> ##[8:12] sat_lock ##1 !signal_lost\nendproperty",
        "sva2": "property gps_signal_lock;\n@(posedge clk_gps)     $rose(acq_enable) |-> ##[8:12] sat_lock ##1 !signal_lost;\nendproperty\nassert_gps_signal_lock:assert property (gps_signal_lock) else $error(\"\");"
    },
    {
        "id": "3637_3638",
        "sva1": "property accelerometer_wakeup;\n@(posedge clk_accel)      motion_detect |-> ##[2:5] interrupt_pending ##1 !fifo_overflow\nendproperty",
        "sva2": "property accelerometer_wakeup;\n@(posedge clk_accel)     motion_detect == 1'b1 |-> ##[2:5] interrupt_pending ##1 !fifo_overflow;\nendproperty\nassert_accelerometer_wakeup:assert property (accelerometer_wakeup) else $error(\"\");"
    },
    {
        "id": "3638_3639",
        "sva1": "property fingerprint_match;\n@(posedge clk_fp)      $rose(scan_start) |-> ##[3:7] template_match ##1 !sensor_dirty\nendproperty",
        "sva2": "property fingerprint_match;\n@(posedge clk_fp)         $rose(scan_start) |-> ##[3:7] template_match ##1 !sensor_dirty;\nendproperty\nassert_fingerprint_match:assert property (fingerprint_match) else $error(\"\");"
    },
    {
        "id": "3639_3640",
        "sva1": "property gyro_calibration;\n@(posedge clk_gyro)      $rose(cal_start) |-> ##[10:15] cal_done ##1 !drift_error\nendproperty",
        "sva2": "property gyro_calibration;\n@(posedge clk_gyro)     $rose(cal_start) |-> ##[10:15] cal_done ##1 !drift_error;\nendproperty\nassert_gyro_calibration:assert property (gyro_calibration) else $error(\"\");"
    },
    {
        "id": "3640_3641",
        "sva1": "property led_pwm_fade;\n@(posedge clk_led)      $rose(fade_enable) |-> ##[4:6] $countones(pwm_out)[*16] ##1 fade_complete\nendproperty",
        "sva2": "property led_pwm_fade;\n@(posedge clk_led)     $rose(fade_enable) |-> ##[4:6] $countones(pwm_out)[*16] ##1 fade_complete;\nendproperty\nassert_led_pwm_fade:assert property (led_pwm_fade) else $error(\"\");"
    },
    {
        "id": "3641_3642",
        "sva1": "property touch_sensor_debounce;\n@(posedge clk_touch)      $rose(touch_detect) |-> ##[2:4] $stable(sense_node)[*3] ##1 touch_valid\nendproperty",
        "sva2": "property touch_sensor_debounce;\n@(posedge clk_touch)         $rose(touch_detect) |-> ##[2:4] $stable(sense_node)[*3] ##1 touch_valid;\nendproperty\nassert_touch_sensor_debounce:assert property (touch_sensor_debounce) else $error(\"\");"
    },
    {
        "id": "3642_3643",
        "sva1": "property voice_activity_detect;\n@(posedge clk_voice)      $rose(audio_input) |-> ##[3:5] energy_detect ##1 !silence_detect\nendproperty",
        "sva2": "property voice_activity_detect;\n@(posedge clk_voice)     $rose(audio_input) |-> ##[3:5] energy_detect ##1 !silence_detect;\nendproperty\nassert_voice_activity_detect:assert property (voice_activity_detect) else $error(\"\");"
    },
    {
        "id": "3643_3644",
        "sva1": "property fifo_overflow_protection;\n@(posedge clk_fifo)      fifo_full && write_req |-> ##1 $fell(write_ack) ##2 overflow_flag\nendproperty",
        "sva2": "property fifo_overflow_protection;\n@(posedge clk_fifo)     fifo_full && write_req |-> ##1 $fell(write_ack) ##2 overflow_flag;\nendproperty\nassert_fifo_overflow_protection:assert property (fifo_overflow_protection) else $error(\"\");"
    },
    {
        "id": "3644_3645",
        "sva1": "property humidity_sensor_stable;\n@(posedge clk_humid)      $rose(measure_start) |-> ##[5:8] $stable(humidity_data)[*2] ##1 data_ready\nendproperty",
        "sva2": "property humidity_sensor_stable;\n@(posedge clk_humid)     $rose(measure_start) |-> ##[5:8] $stable(humidity_data)[*2] ##1 data_ready;\nendproperty\nassert_humidity_sensor_stable:assert property (humidity_sensor_stable) else $error(\"\");"
    },
    {
        "id": "3645_3646",
        "sva1": "property pressure_sensor_range;\n@(posedge clk_press)      $rose(sample_req) |-> ##[3:6] pressure_valid ##1 !out_of_range\nendproperty",
        "sva2": "property pressure_sensor_range;\n@(posedge clk_press)         $rose(sample_req) |-> ##[3:6] pressure_valid ##1 !out_of_range;\nendproperty\nassert_pressure_sensor_range:assert property (pressure_sensor_range) else $error(\"\");"
    },
    {
        "id": "3646_3647",
        "sva1": "property ddr_burst_alignment;\n@(posedge clk_mem)      $rose(burst_start) |-> ##4 addr[3:0] == 4'b0000\nendproperty",
        "sva2": "property ddr_burst_alignment;\n@(posedge clk_mem)         $rose(burst_start) |-> ##4 addr[3:0] == 4'b0000;\nendproperty\nassert_ddr_burst_alignment:assert property (ddr_burst_alignment) else $error(\"\");"
    },
    {
        "id": "3647_3648",
        "sva1": "property pcie_packet_integrity;\n@(posedge clk_pcie)      $rose(tx_valid) |-> ##3 tx_ready ##1 crc_match\nendproperty",
        "sva2": "property pcie_packet_integrity;\n@(posedge clk_pcie)         $rose(tx_valid) |-> ##3 tx_ready ##1 crc_match;\nendproperty\nassert_pcie_packet_integrity:assert property (pcie_packet_integrity) else $error(\"\");"
    },
    {
        "id": "3648_3649",
        "sva1": "property spi_frame_synchronization;\n@(posedge clk_spi)      $fell(cs_n) |-> ##4 sck_enable ##2 $onehot0(mosi_data[7:0])\nendproperty",
        "sva2": "property spi_frame_synchronization;\n@(posedge clk_spi)         $fell(cs_n) |-> ##4 sck_enable ##2 $onehot0(mosi_data[7:0]);\nendproperty\nassert_spi_frame_synchronization:assert property (spi_frame_synchronization) else $error(\"\");"
    },
    {
        "id": "3649_3650",
        "sva1": "property security_auth_check_12;\n@(posedge clk_sec)      auth_request |-> ##[5:20] auth_grant || auth_fail\nendproperty",
        "sva2": "property security_auth_check_12;\n@(posedge clk_sec)     auth_request == 1'b1 |-> ##[5:20] (auth_grant || auth_fail);\nendproperty\nassert_security_auth_check_12:assert property (security_auth_check_12) else $error(\"\");"
    },
    {
        "id": "3650_3651",
        "sva1": "property timer_expire_check_13;\n@(posedge clk_timer)      timer_start |-> ##[100:1000] timer_expire && $stable(timer_mode)\nendproperty",
        "sva2": "property timer_expire_check_13;\n@(posedge clk_timer)     timer_start == 1'b1 |-> ##[100:1000] (timer_expire && $stable(timer_mode));\nendproperty\nassert_timer_expire_check_13:assert property (timer_expire_check_13) else $error(\"\");"
    },
    {
        "id": "3651_3652",
        "sva1": "property sensor_data_ready_check_14;\n@(posedge clk_sensor)      sensor_trigger |-> ##[5:50] sensor_data_valid && $stable(sensor_cfg)\nendproperty",
        "sva2": "property sensor_data_ready_check_14;\n@(posedge clk_sensor)     sensor_trigger == 1'b1 |-> ##[5:50] (sensor_data_valid == 1'b1 && $stable(sensor_cfg));\nendproperty\nassert_sensor_data_ready_check_14:assert property (sensor_data_ready_check_14) else $error(\"\");"
    },
    {
        "id": "3652_3653",
        "sva1": "property bus_arbitration_check_15;\n@(posedge clk_bus)      bus_request |-> ##[1:8] bus_grant || bus_timeout\nendproperty",
        "sva2": "property bus_arbitration_check_15;\n@(posedge clk_bus)         bus_request == 1'b1 |-> ##[1:8] (bus_grant || bus_timeout);\nendproperty\nassert_bus_arbitration_check_15:assert property (bus_arbitration_check_15) else $error(\"\");"
    },
    {
        "id": "3653_3654",
        "sva1": "property voltage_monitor_check_16;\n@(posedge clk_pmon)      voltage_alert |-> ##[2:5] voltage_stable || voltage_shutdown\nendproperty",
        "sva2": "property voltage_monitor_check_16;\n@(posedge clk_pmon)     voltage_alert == 1'b1 |-> ##[2:5] (voltage_stable || voltage_shutdown);\nendproperty\nassert_voltage_monitor_check_16:assert property (voltage_monitor_check_16) else $error(\"\");"
    },
    {
        "id": "3654_3655",
        "sva1": "property temp_threshold_check_18;\n@(posedge clk_temp)      temp_above_threshold |-> ##[1:4] temp_below_threshold || temp_shutdown\nendproperty",
        "sva2": "property temp_threshold_check_18;\n@(posedge clk_temp)     temp_above_threshold == 1'b1 |-> ##[1:4] (temp_below_threshold == 1'b1 || temp_shutdown == 1'b1);\nendproperty\nassert_temp_threshold_check_18:assert property (temp_threshold_check_18) else $error(\"\");"
    },
    {
        "id": "3655_3656",
        "sva1": "property req_grant_delay_check_1;\n@(posedge clk_sys)      req_valid |-> ##[3:15] grant_ack && $stable(req_id)\nendproperty",
        "sva2": "property req_grant_delay_check_1;\n@(posedge clk_sys)     req_valid == 1'b1 |-> ##[3:15] (grant_ack && $stable(req_id));\nendproperty\nassert_req_grant_delay_check_1:assert property (req_grant_delay_check_1) else $error(\"\");"
    },
    {
        "id": "3656_3657",
        "sva1": "property sync_pulse_delay_check_10;\n@(posedge clk_sync)      sync_pulse_gen |-> ##[3:12] sync_pulse_rcvd && $stable(sync_id)\nendproperty",
        "sva2": "property sync_pulse_delay_check_10;\n@(posedge clk_sync)     sync_pulse_gen == 1'b1 |-> ##[3:12] sync_pulse_rcvd && $stable(sync_id);\nendproperty\nassert_sync_pulse_delay_check_10:assert property (sync_pulse_delay_check_10) else $error(\"\");"
    },
    {
        "id": "3657_3658",
        "sva1": "property ddr_calibration_check_20;\n@(posedge clk_ddr)      ddr_cal_start |-> ##[50:200] ddr_cal_done && $stable(ddr_mode)\nendproperty",
        "sva2": "property ddr_calibration_check_20;\n@(posedge clk_ddr)     ddr_cal_start == 1'b1 |-> ##[50:200] (ddr_cal_done && $stable(ddr_mode));\nendproperty\nassert_ddr_calibration_check_20:assert property (ddr_calibration_check_20) else $error(\"\");"
    },
    {
        "id": "3658_3659",
        "sva1": "property adc_conversion_check_21;\n@(posedge clk_adc)      adc_start |-> ##[5:15] adc_done && $stable(adc_channel)\nendproperty",
        "sva2": "property adc_conversion_check_21;\n@(posedge clk_adc)     adc_start == 1'b1 |-> ##[5:15] adc_done && $stable(adc_channel);\nendproperty\nassert_adc_conversion_check_21:assert property (adc_conversion_check_21) else $error(\"\");"
    },
    {
        "id": "3659_3660",
        "sva1": "property pll_lock_check_22;\n@(posedge clk_ref)      pll_reset_release |-> ##[10:100] pll_locked || pll_error\nendproperty",
        "sva2": "property pll_lock_check_22;\n@(posedge clk_ref)     pll_reset_release |-> ##[10:100] (pll_locked || pll_error);\nendproperty\nassert_pll_lock_check_22:assert property (pll_lock_check_22) else $error(\"\");"
    },
    {
        "id": "3660_3661",
        "sva1": "property uart_transmit_check_23;\n@(posedge clk_uart)      uart_tx_start |-> ##[8:12] uart_tx_done && $stable(uart_baud)\nendproperty",
        "sva2": "property uart_transmit_check_23;\n@(posedge clk_uart)     uart_tx_start == 1'b1 |-> ##[8:12] (uart_tx_done && $stable(uart_baud));\nendproperty\nassert_uart_transmit_check_23:assert property (uart_transmit_check_23) else $error(\"\");"
    },
    {
        "id": "3661_3662",
        "sva1": "property dram_refresh_interval;\n@(posedge clk_ddr)      refresh_req |-> ##8 refresh_ack ##1 !cas_before_ras\nendproperty",
        "sva2": "property dram_refresh_interval;\n@(posedge clk_ddr)     refresh_req == 1'b1 |-> ##8 refresh_ack ##1 !cas_before_ras;\nendproperty\nassert_dram_refresh_interval:assert property (dram_refresh_interval) else $error(\"\");"
    },
    {
        "id": "3662_3663",
        "sva1": "property spi_transfer_check_24;\n@(posedge clk_spi)      spi_cs_assert |-> ##[2:16] spi_cs_deassert && $stable(spi_mode)\nendproperty",
        "sva2": "property spi_transfer_check_24;\n@(posedge clk_spi)     spi_cs_assert == 1'b1 |-> ##[2:16] (spi_cs_deassert && $stable(spi_mode));\nendproperty\nassert_spi_transfer_check_24:assert property (spi_transfer_check_24) else $error(\"\");"
    },
    {
        "id": "3663_3664",
        "sva1": "property i2c_start_check_25;\n@(posedge clk_i2c)      i2c_start_cond |-> ##[1:3] i2c_stop_cond || i2c_restart\nendproperty",
        "sva2": "property i2c_start_check_25;\n@(posedge clk_i2c)     i2c_start_cond == 1'b1 |-> ##[1:3] (i2c_stop_cond || i2c_restart);\nendproperty\nassert_i2c_start_check_25:assert property (i2c_start_check_25) else $error(\"\");"
    },
    {
        "id": "3664_3665",
        "sva1": "property crypto_op_check_28;\n@(posedge clk_crypto)      crypto_start |-> ##[10:100] crypto_done || crypto_error\nendproperty",
        "sva2": "property crypto_op_check_28;\n@(posedge clk_crypto)     crypto_start == 1'b1 |-> ##[10:100] (crypto_done || crypto_error);\nendproperty\nassert_crypto_op_check_28:assert property (crypto_op_check_28) else $error(\"\");"
    },
    {
        "id": "3665_3666",
        "sva1": "property dsp_compute_check_29;\n@(posedge clk_dsp)      dsp_start |-> ##[5:50] dsp_done && $stable(dsp_coeff)\nendproperty",
        "sva2": "property dsp_compute_check_29;\n@(posedge clk_dsp)         dsp_start == 1'b1 |-> ##[5:50] dsp_done && $stable(dsp_coeff);\nendproperty\nassert_dsp_compute_check_29:assert property (dsp_compute_check_29) else $error(\"\");"
    },
    {
        "id": "3666_3667",
        "sva1": "property data_ready_fifo_check_2;\n@(posedge clk_axi)      $rose(fifo_empty) |-> ##[1:8] !fifo_almost_full && $past(fifo_ptr,2) == fifo_ptr-1\nendproperty",
        "sva2": "property data_ready_fifo_check_2;\n@(posedge clk_axi)         $rose(fifo_empty) |-> ##[1:8] (!fifo_almost_full && ($past(fifo_ptr,2) == (fifo_ptr-1)));\nendproperty\nassert_data_ready_fifo_check_2:assert property (data_ready_fifo_check_2) else $error(\"\");"
    },
    {
        "id": "3667_3668",
        "sva1": "property config_reg_write_check_11;\n@(posedge clk_cfg)      cfg_reg_write |-> ##[1:2] cfg_reg_updated || cfg_reg_error\nendproperty",
        "sva2": "property config_reg_write_check_11;\n@(posedge clk_cfg)     cfg_reg_write == 1'b1 |-> ##[1:2] (cfg_reg_updated || cfg_reg_error);\nendproperty\nassert_config_reg_write_check_11:assert property (config_reg_write_check_11) else $error(\"\");"
    },
    {
        "id": "3668_3669",
        "sva1": "property video_frame_check_30;\n@(posedge clk_video)      frame_start |-> ##[1000:2000] frame_end && $stable(frame_format)\nendproperty",
        "sva2": "property video_frame_check_30;\n@(posedge clk_video)     frame_start == 1'b1 |-> ##[1000:2000] frame_end && $stable(frame_format);\nendproperty\nassert_video_frame_check_30:assert property (video_frame_check_30) else $error(\"\");"
    },
    {
        "id": "3669_3670",
        "sva1": "property audio_sample_check_31;\n@(posedge clk_audio)      audio_start |-> ##[5:20] audio_done && $stable(audio_rate)\nendproperty",
        "sva2": "property audio_sample_check_31;\n@(posedge clk_audio)     audio_start == 1'b1 |-> ##[5:20] (audio_done && $stable(audio_rate));\nendproperty\nassert_audio_sample_check_31:assert property (audio_sample_check_31) else $error(\"\");"
    },
    {
        "id": "3670_3671",
        "sva1": "property ethernet_link_check_32;\n@(posedge clk_mac)      link_up |-> ##[100:1000] link_down || link_speed_change\nendproperty",
        "sva2": "property ethernet_link_check_32;\n@(posedge clk_mac)     link_up == 1'b1 |-> ##[100:1000] (link_down || link_speed_change);\nendproperty\nassert_ethernet_link_check_32:assert property (ethernet_link_check_32) else $error(\"\");"
    },
    {
        "id": "3671_3672",
        "sva1": "property usb_packet_check_33;\n@(posedge clk_usb)      usb_pkt_start |-> ##[2:10] usb_pkt_end && $stable(usb_pid)\nendproperty",
        "sva2": "property usb_packet_check_33;\n@(posedge clk_usb)     usb_pkt_start == 1'b1 |-> ##[2:10] usb_pkt_end && $stable(usb_pid);\nendproperty\nassert_usb_packet_check_33:assert property (usb_packet_check_33) else $error(\"\");"
    },
    {
        "id": "3672_3673",
        "sva1": "property pcie_tlp_check_34;\n@(posedge clk_pcie)      pcie_tlp_start |-> ##[1:8] pcie_tlp_end || pcie_error\nendproperty",
        "sva2": "property pcie_tlp_check_34;\n@(posedge clk_pcie)         pcie_tlp_start == 1'b1 |-> ##[1:8] (pcie_tlp_end || pcie_error);\nendproperty\nassert_pcie_tlp_check_34:assert property (pcie_tlp_check_34) else $error(\"\");"
    },
    {
        "id": "3673_3674",
        "sva1": "property irq_pending_clear_check_3;\n@(posedge clk_core)      (irq_pending && irq_enable) |-> ##[2:4] !irq_pending || irq_serviced\nendproperty",
        "sva2": "property irq_pending_clear_check_3;\n@(posedge clk_core)     (irq_pending && irq_enable) |-> ##[2:4] (!irq_pending || irq_serviced);\nendproperty\nassert_irq_pending_clear_check_3:assert property (irq_pending_clear_check_3) else $error(\"\");"
    },
    {
        "id": "3674_3675",
        "sva1": "property sdio_transfer_check_35;\n@(posedge clk_sdio)      sdio_cmd_start |-> ##[2:5] sdio_cmd_end && $stable(sdio_block_size)\nendproperty",
        "sva2": "property sdio_transfer_check_35;\n@(posedge clk_sdio)     sdio_cmd_start == 1'b1 |-> ##[2:5] (sdio_cmd_end == 1'b1 && $stable(sdio_block_size));\nendproperty\nassert_sdio_transfer_check_35:assert property (sdio_transfer_check_35) else $error(\"\");"
    },
    {
        "id": "3675_3676",
        "sva1": "property jtag_shift_check_37;\n@(posedge clk_jtag)      jtag_capture |-> ##[10:100] jtag_update && $stable(jtag_ir)\nendproperty",
        "sva2": "property jtag_shift_check_37;\n@(posedge clk_jtag)     jtag_capture == 1'b1 |-> ##[10:100] jtag_update && $stable(jtag_ir);\nendproperty\nassert_jtag_shift_check_37:assert property (jtag_shift_check_37) else $error(\"\");"
    },
    {
        "id": "3676_3677",
        "sva1": "property can_frame_check_36;\n@(posedge clk_can)      can_frame_start |-> ##[5:20] can_frame_end || can_error\nendproperty",
        "sva2": "property can_frame_check_36;\n@(posedge clk_can)     can_frame_start == 1'b1 |-> ##[5:20] (can_frame_end || can_error);\nendproperty\nassert_can_frame_check_36:assert property (can_frame_check_36) else $error(\"\");"
    },
    {
        "id": "3677_3678",
        "sva1": "property dram_refresh_check_39;\n@(posedge clk_dram)      refresh_req |-> ##[2:8] refresh_ack && $stable(refresh_bank)\nendproperty",
        "sva2": "property dram_refresh_check_39;\n@(posedge clk_dram)         refresh_req == 1'b1 |-> ##[2:8] refresh_ack && $stable(refresh_bank);\nendproperty\nassert_dram_refresh_check_39:assert property (dram_refresh_check_39) else $error(\"\");"
    },
    {
        "id": "3678_3679",
        "sva1": "property sram_write_check_40;\n@(posedge clk_sram)      sram_write_en |-> ##[1:2] sram_write_done && $stable(sram_addr)\nendproperty",
        "sva2": "property sram_write_check_40;\n@(posedge clk_sram)     sram_write_en == 1'b1 |-> ##[1:2] (sram_write_done == 1'b1 && sram_addr == $past(sram_addr));\nendproperty\nassert_sram_write_check_40:assert property (sram_write_check_40) else $error(\"\");"
    },
    {
        "id": "3679_3680",
        "sva1": "property nand_program_check_41;\n@(posedge clk_nand)      nand_prog_start |-> ##[100:1000] nand_prog_done || nand_prog_error\nendproperty",
        "sva2": "property nand_program_check_41;\n@(posedge clk_nand)     nand_prog_start == 1'b1 |-> ##[100:1000] (nand_prog_done || nand_prog_error);\nendproperty\nassert_nand_program_check_41:assert property (nand_program_check_41) else $error(\"\");"
    },
    {
        "id": "3680_3681",
        "sva1": "property nor_erase_check_42;\n@(posedge clk_nor)      nor_erase_start |-> ##[500:2000] nor_erase_done || nor_erase_error\nendproperty",
        "sva2": "property nor_erase_check_42;\n@(posedge clk_nor)     nor_erase_start == 1'b1 |-> ##[500:2000] (nor_erase_done || nor_erase_error);\nendproperty\nassert_nor_erase_check_42:assert property (nor_erase_check_42) else $error(\"\");"
    },
    {
        "id": "3681_3682",
        "sva1": "property rf_tx_check_43;\n@(posedge clk_rf)      rf_tx_start |-> ##[5:50] rf_tx_done && $stable(rf_channel)\nendproperty",
        "sva2": "property rf_tx_check_43;\n@(posedge clk_rf)     rf_tx_start == 1'b1 |-> ##[5:50] (rf_tx_done == 1'b1 && $stable(rf_channel));\nendproperty\nassert_rf_tx_check_43:assert property (rf_tx_check_43) else $error(\"\");"
    },
    {
        "id": "3682_3683",
        "sva1": "property cellular_connect_check_45;\n@(posedge clk_cell)      cell_attach_req |-> ##[100:1000] cell_connected || cell_error\nendproperty",
        "sva2": "property cellular_connect_check_45;\n@(posedge clk_cell)     cell_attach_req == 1'b1 |-> ##[100:1000] (cell_connected || cell_error);\nendproperty\nassert_cellular_connect_check_45:assert property (cellular_connect_check_45) else $error(\"\");"
    },
    {
        "id": "3683_3684",
        "sva1": "property wifi_assoc_check_46;\n@(posedge clk_wifi)      wifi_assoc_req |-> ##[10:100] wifi_assoc_resp || wifi_timeout\nendproperty",
        "sva2": "property wifi_assoc_check_46;\n@(posedge clk_wifi)     wifi_assoc_req == 1'b1 |-> ##[10:100] (wifi_assoc_resp || wifi_timeout);\nendproperty\nassert_wifi_assoc_check_46:assert property (wifi_assoc_check_46) else $error(\"\");"
    },
    {
        "id": "3684_3685",
        "sva1": "property bluetooth_packet_check_47;\n@(posedge clk_bt)      bt_pkt_start |-> ##[2:8] bt_pkt_end && $stable(bt_channel)\nendproperty",
        "sva2": "property bluetooth_packet_check_47;\n@(posedge clk_bt)     bt_pkt_start == 1'b1 |-> ##[2:8] bt_pkt_end && $stable(bt_channel);\nendproperty\nassert_bluetooth_packet_check_47:assert property (bluetooth_packet_check_47) else $error(\"\");"
    },
    {
        "id": "3685_3686",
        "sva1": "property zigbee_transmit_check_48;\n@(posedge clk_zigbee)      zb_tx_start |-> ##[2:10] zb_tx_done || zb_ack_received\nendproperty",
        "sva2": "property zigbee_transmit_check_48;\n@(posedge clk_zigbee)     zb_tx_start == 1'b1 |-> ##[2:10] (zb_tx_done || zb_ack_received);\nendproperty\nassert_zigbee_transmit_check_48:assert property (zigbee_transmit_check_48) else $error(\"\");"
    },
    {
        "id": "3686_3687",
        "sva1": "property mem_write_stable_check_4;\n@(posedge clk_mem)      $fell(mem_write_en) |-> ##[1:3] $stable(mem_addr) throughout mem_data_valid\nendproperty",
        "sva2": "property mem_write_stable_check_4;\n@(posedge clk_mem)     $fell(mem_write_en) |-> ##[1:3] $stable(mem_addr) throughout mem_data_valid;\nendproperty\nassert_mem_write_stable_check_4:assert property (mem_write_stable_check_4) else $error(\"\");"
    },
    {
        "id": "3687_3688",
        "sva1": "property packet_start_end_check_6;\n@(posedge clk_eth)      packet_sop |-> ##[16:1500] packet_eop && $stable(packet_vlan)\nendproperty",
        "sva2": "property packet_start_end_check_6;\n@(posedge clk_eth)         packet_sop == 1'b1 |-> ##[16:1500] packet_eop && $stable(packet_vlan);\nendproperty\nassert_packet_start_end_check_6:assert property (packet_start_end_check_6) else $error(\"\");"
    },
    {
        "id": "3688_3689",
        "sva1": "property power_state_transition_check_8;\n@(posedge clk_pmu)      $changed(power_state) |-> ##[2:8] $stable(power_state) until power_good\nendproperty",
        "sva2": "property power_state_transition_check_8;\n@(posedge clk_pmu)     $changed(power_state) |-> ##[2:8] $stable(power_state) until power_good;\nendproperty\nassert_power_state_transition_check_8:assert property (power_state_transition_check_8) else $error(\"\");"
    },
    {
        "id": "3689_3690",
        "sva1": "property error_flag_clear_check_9;\n@(posedge clk_err)      error_flag_set |-> ##[1:4] error_flag_cleared || error_interrupt\nendproperty",
        "sva2": "property error_flag_clear_check_9;\n@(posedge clk_err)     error_flag_set == 1'b1 |-> ##[1:4] (error_flag_cleared || error_interrupt);\nendproperty\nassert_error_flag_clear_check_9:assert property (error_flag_clear_check_9) else $error(\"\");"
    },
    {
        "id": "3690_3691",
        "sva1": "property uart_rx_parity_error_check;\n@(posedge clk_uart)     uart_rx_start |-> ##[7:9] uart_rx_parity_err || uart_rx_stop\nendproperty",
        "sva2": "property uart_rx_parity_error_check;\n@(posedge clk_uart)     uart_rx_start == 1'b1 |-> ##[7:9] (uart_rx_parity_err || uart_rx_stop);\nendproperty\nassert_uart_rx_parity_error_check:assert property (uart_rx_parity_error_check) else $error(\"\");"
    },
    {
        "id": "3691_3692",
        "sva1": "property dma_transfer_check_7;\n@(posedge clk_dma)      dma_start_transfer |-> ##[10:256] dma_done && $stable(dma_src_addr)[*2]\nendproperty",
        "sva2": "property dma_transfer_check_7;\n@(posedge clk_dma)     dma_start_transfer == 1'b1 |-> ##[10:256] dma_done && $stable(dma_src_addr)[*2];\nendproperty\nassert_dma_transfer_check_7:assert property (dma_transfer_check_7) else $error(\"\");"
    },
    {
        "id": "3692_3693",
        "sva1": "property nand_ce_fall_ready_check;\n@(negedge clk_nand)     $fell(nand_ce_n) |-> ##[1:4] nand_ready ##0 !nand_wp\nendproperty",
        "sva2": "property nand_ce_fall_ready_check;\n@(negedge clk_nand)     $fell(nand_ce_n) |-> ##[1:4] nand_ready ##0 !nand_wp;\nendproperty\nassert_nand_ce_fall_ready_check:assert property (nand_ce_fall_ready_check) else $error(\"\");"
    },
    {
        "id": "3693_3694",
        "sva1": "property dram_refresh_cycle_check;\n@(posedge clk_ddr)     dram_ref_req |-> ##8 dram_ref_ack ##0 !dram_self_refresh\nendproperty",
        "sva2": "property dram_refresh_cycle_check;\n@(posedge clk_ddr)         dram_ref_req == 1'b1 |-> ##8 dram_ref_ack ##0 !dram_self_refresh;\nendproperty\nassert_dram_refresh_cycle_check:assert property (dram_refresh_cycle_check) else $error(\"\");"
    },
    {
        "id": "3694_3695",
        "sva1": "property pwm_period_edge_check;\n@(posedge clk_pwm)     pwm_period_start |-> ##[20:25] pwm_period_end ##0 pwm_duty_valid\nendproperty",
        "sva2": "property pwm_period_edge_check;\n@(posedge clk_pwm)     pwm_period_start == 1'b1 |-> ##[20:25] pwm_period_end ##0 pwm_duty_valid;\nendproperty\nassert_pwm_period_edge_check:assert property (pwm_period_edge_check) else $error(\"\");"
    },
    {
        "id": "3695_3696",
        "sva1": "property adc_conv_start_done_check;\n@(posedge clk_adc)     adc_conv_start |-> ##[10:15] adc_conv_done || adc_conv_timeout\nendproperty",
        "sva2": "property adc_conv_start_done_check;\n@(posedge clk_adc)     adc_conv_start == 1'b1 |-> ##[10:15] (adc_conv_done || adc_conv_timeout);\nendproperty\nassert_adc_conv_start_done_check:assert property (adc_conv_start_done_check) else $error(\"\");"
    },
    {
        "id": "3696_3697",
        "sva1": "property qspi_quad_mode_entry_check;\n@(posedge clk_qspi)     qspi_quad_en |-> ##2 qspi_io3_enable ##1 qspi_io2_enable\nendproperty",
        "sva2": "property qspi_quad_mode_entry_check;\n@(posedge clk_qspi)     qspi_quad_en == 1'b1 |-> ##2 qspi_io3_enable ##1 qspi_io2_enable;\nendproperty\nassert_qspi_quad_mode_entry_check:assert property (qspi_quad_mode_entry_check) else $error(\"\");"
    },
    {
        "id": "3697_3698",
        "sva1": "property sata_phy_ready_check;\n@(posedge clk_sata)     sata_phy_init |-> ##[100:200] sata_phy_ready ##0 !sata_phy_err\nendproperty",
        "sva2": "property sata_phy_ready_check;\n@(posedge clk_sata)     sata_phy_init == 1'b1 |-> ##[100:200] (sata_phy_ready ##0 !sata_phy_err);\nendproperty\nassert_sata_phy_ready_check:assert property (sata_phy_ready_check) else $error(\"\");"
    },
    {
        "id": "3698_3699",
        "sva1": "property hdmi_hsync_vsync_align_check;\n@(posedge clk_hdmi)     hdmi_hsync |-> ##[800:820] hdmi_vsync ##0 hdmi_de_active\nendproperty",
        "sva2": "property hdmi_hsync_vsync_align_check;\n@(posedge clk_hdmi)     hdmi_hsync == 1'b1 |-> ##[800:820] hdmi_vsync ##0 hdmi_de_active;\nendproperty\nassert_hdmi_hsync_vsync_align_check:assert property (hdmi_hsync_vsync_align_check) else $error(\"\");"
    },
    {
        "id": "3699_3700",
        "sva1": "property mipi_dsi_lp_mode_entry_check;\n@(posedge clk_mipi)     mipi_lp_req |-> ##[5:8] mipi_lp_ack ##0 !mipi_hs_active\nendproperty",
        "sva2": "property mipi_dsi_lp_mode_entry_check;\n@(posedge clk_mipi)     mipi_lp_req == 1'b1 |-> ##[5:8] mipi_lp_ack ##0 !mipi_hs_active;\nendproperty\nassert_mipi_dsi_lp_mode_entry_check:assert property (mipi_dsi_lp_mode_entry_check) else $error(\"\");"
    },
    {
        "id": "3700_3701",
        "sva1": "property gpio_int_clear_check;\n@(posedge clk_gpio)     gpio_int_set |-> ##1 gpio_int_clear ##0 !gpio_int_status\nendproperty",
        "sva2": "property gpio_int_clear_check;\n@(posedge clk_gpio)         gpio_int_set == 1'b1 |-> ##1 gpio_int_clear ##0 !gpio_int_status;\nendproperty\nassert_gpio_int_clear_check:assert property (gpio_int_clear_check) else $error(\"\");"
    },
    {
        "id": "3701_3702",
        "sva1": "property dma_req_ack_handshake_check;\n@(posedge clk_sys)      dma_req |-> ##[1:3] dma_ack ##0 !dma_err\nendproperty",
        "sva2": "property dma_req_ack_handshake_check;\n@(posedge clk_sys)         dma_req == 1'b1 |-> ##[1:3] dma_ack ##0 !dma_err;\nendproperty\nassert_dma_req_ack_handshake_check:assert property (dma_req_ack_handshake_check) else $error(\"\");"
    },
    {
        "id": "3702_3703",
        "sva1": "property temp_sensor_alert_check;\n@(posedge clk_sensor)     temp_alert_high |-> ##[10:20] temp_alert_clear || temp_shutdown\nendproperty",
        "sva2": "property temp_sensor_alert_check;\n@(posedge clk_sensor)     temp_alert_high == 1'b1 |-> ##[10:20] (temp_alert_clear || temp_shutdown);\nendproperty\nassert_temp_sensor_alert_check:assert property (temp_sensor_alert_check) else $error(\"\");"
    },
    {
        "id": "3703_3704",
        "sva1": "property rtc_alarm_trigger_check;\n@(posedge clk_rtc)     rtc_alarm_set |-> ##[1:60] rtc_alarm_trigger ##0 !rtc_alarm_clear\nendproperty",
        "sva2": "property rtc_alarm_trigger_check;\n@(posedge clk_rtc)     rtc_alarm_set == 1'b1 |-> ##[1:60] rtc_alarm_trigger ##0 !rtc_alarm_clear;\nendproperty\nassert_rtc_alarm_trigger_check:assert property (rtc_alarm_trigger_check) else $error(\"\");"
    },
    {
        "id": "3704_3705",
        "sva1": "property crypto_aes_key_ready_check;\n@(posedge clk_crypto)     aes_key_load |-> ##[2:4] aes_key_ready ##0 !aes_key_err\nendproperty",
        "sva2": "property crypto_aes_key_ready_check;\n@(posedge clk_crypto)         aes_key_load == 1'b1 |-> ##[2:4] (aes_key_ready == 1'b1 && aes_key_err == 1'b0);\nendproperty\nassert_crypto_aes_key_ready_check:assert property (crypto_aes_key_ready_check) else $error(\"\");"
    },
    {
        "id": "3705_3706",
        "sva1": "property sha256_block_process_check;\n@(posedge clk_hash)     sha_block_valid |-> ##[64:80] sha_block_done ##0 !sha_fifo_empty\nendproperty",
        "sva2": "property sha256_block_process_check;\n@(posedge clk_hash)     sha_block_valid == 1'b1 |-> ##[64:80] sha_block_done ##0 !sha_fifo_empty;\nendproperty\nassert_sha256_block_process_check:assert property (sha256_block_process_check) else $error(\"\");"
    },
    {
        "id": "3706_3707",
        "sva1": "property ecc_mem_error_detect_check;\n@(posedge clk_ecc)     ecc_read_en |-> ##[1:2] ecc_err_detect || ecc_no_err\nendproperty",
        "sva2": "property ecc_mem_error_detect_check;\n@(posedge clk_ecc)     ecc_read_en == 1'b1 |-> ##[1:2] (ecc_err_detect || ecc_no_err);\nendproperty\nassert_ecc_mem_error_detect_check:assert property (ecc_mem_error_detect_check) else $error(\"\");"
    },
    {
        "id": "3707_3708",
        "sva1": "property ddr_phy_init_done_check;\n@(posedge clk_ddr_phy)     ddr_phy_reset |-> ##[200:500] ddr_phy_init_done ##0 !ddr_phy_err\nendproperty",
        "sva2": "property ddr_phy_init_done_check;\n@(posedge clk_ddr_phy)         ddr_phy_reset == 1'b1 |-> ##[200:500] (ddr_phy_init_done ##0 !ddr_phy_err);\nendproperty\nassert_ddr_phy_init_done_check:assert property (ddr_phy_init_done_check) else $error(\"\");"
    },
    {
        "id": "3708_3709",
        "sva1": "property serdes_cdr_lock_check;\n@(posedge clk_serdes)     serdes_power_on |-> ##[50:100] serdes_cdr_lock ##0 !serdes_cdr_loss\nendproperty",
        "sva2": "property serdes_cdr_lock_check;\n@(posedge clk_serdes)     serdes_power_on == 1'b1 |-> ##[50:100] serdes_cdr_lock ##0 !serdes_cdr_loss;\nendproperty\nassert_serdes_cdr_lock_check:assert property (serdes_cdr_lock_check) else $error(\"\");"
    },
    {
        "id": "3709_3710",
        "sva1": "property pll_lock_time_check;\n@(posedge clk_ref)     pll_reset_release |-> ##[10:50] pll_lock ##0 !pll_bypass\nendproperty",
        "sva2": "property pll_lock_time_check;\n@(posedge clk_ref)     pll_reset_release |-> ##[10:50] pll_lock ##0 !pll_bypass;\nendproperty\nassert_pll_lock_time_check:assert property (pll_lock_time_check) else $error(\"\");"
    },
    {
        "id": "3710_3711",
        "sva1": "property pcie_tlp_header_valid_check;\n@(posedge clk_pcie)      $rose(tlp_sop) |-> tlp_header_valid throughout ##3 tlp_payload_valid\nendproperty",
        "sva2": "property pcie_tlp_header_valid_check;\n@(posedge clk_pcie)     $rose(tlp_sop) |-> tlp_header_valid throughout ##3 tlp_payload_valid;\nendproperty\nassert_pcie_tlp_header_valid_check:assert property (pcie_tlp_header_valid_check) else $error(\"\");"
    },
    {
        "id": "3711_3712",
        "sva1": "property jtag_tap_state_transition_check;\n@(posedge clk_jtag)     jtag_ir_scan |-> ##1 jtag_dr_scan ##0 !jtag_reset_state\nendproperty",
        "sva2": "property jtag_tap_state_transition_check;\n@(posedge clk_jtag)         jtag_ir_scan == 1'b1 |-> ##1 jtag_dr_scan ##0 !jtag_reset_state;\nendproperty\nassert_jtag_tap_state_transition_check:assert property (jtag_tap_state_transition_check) else $error(\"\");"
    },
    {
        "id": "3712_3713",
        "sva1": "property trace_fifo_overflow_check;\n@(posedge clk_trace)     trace_fifo_full |-> ##1 trace_overflow ##0 !trace_fifo_empty\nendproperty",
        "sva2": "property trace_fifo_overflow_check;\n@(posedge clk_trace)     trace_fifo_full == 1'b1 |-> ##1 (trace_overflow ##0 !trace_fifo_empty);\nendproperty\nassert_trace_fifo_overflow_check:assert property (trace_fifo_overflow_check) else $error(\"\");"
    },
    {
        "id": "3713_3714",
        "sva1": "property power_gate_off_sequence_check;\n@(posedge clk_pmu)     power_gate_req |-> ##[5:10] power_gate_ack ##0 !power_retention\nendproperty",
        "sva2": "property power_gate_off_sequence_check;\n@(posedge clk_pmu)         power_gate_req == 1'b1 |-> ##[5:10] (power_gate_ack ##0 !power_retention);\nendproperty\nassert_power_gate_off_sequence_check:assert property (power_gate_off_sequence_check) else $error(\"\");"
    },
    {
        "id": "3714_3715",
        "sva1": "property voltage_scale_transition_check;\n@(posedge clk_power)     voltage_scale_req |-> ##[10:20] voltage_scale_ack ##0 !voltage_scale_err\nendproperty",
        "sva2": "property voltage_scale_transition_check;\n@(posedge clk_power)         voltage_scale_req == 1'b1 |-> ##[10:20] voltage_scale_ack ##0 !voltage_scale_err;\nendproperty\nassert_voltage_scale_transition_check:assert property (voltage_scale_transition_check) else $error(\"\");"
    },
    {
        "id": "3715_3716",
        "sva1": "property thermal_throttle_activate_check;\n@(posedge clk_thermal)     temp_over_threshold |-> ##[5:15] throttle_active ##0 !throttle_override\nendproperty",
        "sva2": "property thermal_throttle_activate_check;\n@(posedge clk_thermal)     temp_over_threshold == 1'b1 |-> ##[5:15] throttle_active ##0 !throttle_override;\nendproperty\nassert_thermal_throttle_activate_check:assert property (thermal_throttle_activate_check) else $error(\"\");"
    },
    {
        "id": "3716_3717",
        "sva1": "property security_fuse_program_check;\n@(posedge clk_secure)     fuse_prog_enable |-> ##[100:200] fuse_prog_done ##0 !fuse_verify_err\nendproperty",
        "sva2": "property security_fuse_program_check;\n@(posedge clk_secure)     fuse_prog_enable == 1'b1 |-> ##[100:200] fuse_prog_done ##0 !fuse_verify_err;\nendproperty\nassert_security_fuse_program_check:assert property (security_fuse_program_check) else $error(\"\");"
    },
    {
        "id": "3717_3718",
        "sva1": "property debug_auth_sequence_check;\n@(posedge clk_dbg)     dbg_auth_start |-> ##[5:10] dbg_auth_done ##0 !dbg_lockout\nendproperty",
        "sva2": "property debug_auth_sequence_check;\n@(posedge clk_dbg)     dbg_auth_start == 1'b1 |-> ##[5:10] dbg_auth_done ##0 !dbg_lockout;\nendproperty\nassert_debug_auth_sequence_check:assert property (debug_auth_sequence_check) else $error(\"\");"
    },
    {
        "id": "3718_3719",
        "sva1": "property boot_rom_signature_check;\n@(posedge clk_boot)     boot_rom_access |-> ##[2:4] boot_signature_valid ##0 !boot_rom_err\nendproperty",
        "sva2": "property boot_rom_signature_check;\n@(posedge clk_boot)         boot_rom_access == 1'b1 |-> ##[2:4] boot_signature_valid ##0 !boot_rom_err;\nendproperty\nassert_boot_rom_signature_check:assert property (boot_rom_signature_check) else $error(\"\");"
    },
    {
        "id": "3719_3720",
        "sva1": "property secure_key_rotation_check;\n@(posedge clk_keymgr)     key_rotate_req |-> ##[8:12] key_rotate_ack ##0 !key_compromise\nendproperty",
        "sva2": "property secure_key_rotation_check;\n@(posedge clk_keymgr)     key_rotate_req == 1'b1 |-> ##[8:12] key_rotate_ack ##0 !key_compromise;\nendproperty\nassert_secure_key_rotation_check:assert property (secure_key_rotation_check) else $error(\"\");"
    },
    {
        "id": "3720_3721",
        "sva1": "property axi4_stream_tlast_alignment_check;\n@(posedge clk_axi)      axi_tvalid && axi_tkeep[0] |-> ##4 axi_tlast || axi_tuser\nendproperty",
        "sva2": "property axi4_stream_tlast_alignment_check;\n@(posedge clk_axi)         (axi_tvalid && axi_tkeep[0]) |-> ##4 (axi_tlast || axi_tuser);\nendproperty\nassert_axi4_stream_tlast_alignment_check:assert property (axi4_stream_tlast_alignment_check) else $error(\"\");"
    },
    {
        "id": "3721_3722",
        "sva1": "property analog_bias_ready_check;\n@(posedge clk_analog)     bias_enable |-> ##[50:100] bias_ready ##0 !bias_calibration_err\nendproperty",
        "sva2": "property analog_bias_ready_check;\n@(posedge clk_analog)         bias_enable == 1'b1 |-> ##[50:100] bias_ready ##0 !bias_calibration_err;\nendproperty\nassert_analog_bias_ready_check:assert property (analog_bias_ready_check) else $error(\"\");"
    },
    {
        "id": "3722_3723",
        "sva1": "property rf_pll_band_select_check;\n@(posedge clk_rf)     rf_band_change |-> ##[5:10] rf_pll_lock ##0 !rf_pll_out_of_range\nendproperty",
        "sva2": "property rf_pll_band_select_check;\n@(posedge clk_rf)         rf_band_change |-> ##[5:10] rf_pll_lock ##0 !rf_pll_out_of_range;\nendproperty\nassert_rf_pll_band_select_check:assert property (rf_pll_band_select_check) else $error(\"\");"
    },
    {
        "id": "3723_3724",
        "sva1": "property sensor_fusion_converge_check;\n@(posedge clk_fusion)     fusion_start |-> ##[20:50] fusion_converged ##0 !fusion_diverged\nendproperty",
        "sva2": "property sensor_fusion_converge_check;\n@(posedge clk_fusion)     fusion_start == 1'b1 |-> ##[20:50] fusion_converged ##0 !fusion_diverged;\nendproperty\nassert_sensor_fusion_converge_check:assert property (sensor_fusion_converge_check) else $error(\"\");"
    },
    {
        "id": "3724_3725",
        "sva1": "property neural_net_layer_done_check;\n@(posedge clk_npu)     layer_start |-> ##[100:200] layer_done ##0 !layer_timeout\nendproperty",
        "sva2": "property neural_net_layer_done_check;\n@(posedge clk_npu)     layer_start == 1'b1 |-> ##[100:200] layer_done ##0 !layer_timeout;\nendproperty\nassert_neural_net_layer_done_check:assert property (neural_net_layer_done_check) else $error(\"\");"
    },
    {
        "id": "3725_3726",
        "sva1": "property video_frame_sync_check;\n@(posedge clk_video)     frame_start |-> ##[800:1600] frame_end ##0 !frame_drop\nendproperty",
        "sva2": "property video_frame_sync_check;\n@(posedge clk_video)     frame_start == 1'b1 |-> ##[800:1600] frame_end ##0 !frame_drop;\nendproperty\nassert_video_frame_sync_check:assert property (video_frame_sync_check) else $error(\"\");"
    },
    {
        "id": "3726_3727",
        "sva1": "property audio_sample_sync_check;\n@(posedge clk_audio)     audio_block_start |-> ##[256:512] audio_block_done ##0 !audio_underrun\nendproperty",
        "sva2": "property audio_sample_sync_check;\n@(posedge clk_audio)     audio_block_start == 1'b1 |-> ##[256:512] audio_block_done ##0 !audio_underrun;\nendproperty\nassert_audio_sample_sync_check:assert property (audio_sample_sync_check) else $error(\"\");"
    },
    {
        "id": "3727_3728",
        "sva1": "property wireless_packet_crc_check;\n@(posedge clk_rf_baseband)     packet_start |-> ##[50:100] packet_crc_ok || packet_crc_err\nendproperty",
        "sva2": "property wireless_packet_crc_check;\n@(posedge clk_rf_baseband)         packet_start == 1'b1 |-> ##[50:100] (packet_crc_ok || packet_crc_err);\nendproperty\nassert_wireless_packet_crc_check:assert property (wireless_packet_crc_check) else $error(\"\");"
    },
    {
        "id": "3728_3729",
        "sva1": "property quantum_error_correction_check;\n@(posedge clk_qpu)     qec_cycle_start |-> ##[5:10] qec_cycle_done ##0 !qec_failure\nendproperty",
        "sva2": "property quantum_error_correction_check;\n@(posedge clk_qpu)         qec_cycle_start == 1'b1 |-> ##[5:10] qec_cycle_done ##0 !qec_failure;\nendproperty\nassert_quantum_error_correction_check:assert property (quantum_error_correction_check) else $error(\"\");"
    },
    {
        "id": "3729_3730",
        "sva1": "property usb_packet_crc_error_check;\n@(posedge clk_usb)     usb_pkt_start |-> ##[2:5] usb_crc_err || usb_pkt_end\nendproperty",
        "sva2": "property usb_packet_crc_error_check;\n@(posedge clk_usb)     usb_pkt_start == 1'b1 |-> ##[2:5] (usb_crc_err || usb_pkt_end);\nendproperty\nassert_usb_packet_crc_error_check:assert property (usb_packet_crc_error_check) else $error(\"\");"
    },
    {
        "id": "3730_3731",
        "sva1": "property spi_cs_fall_data_ready_check;\n@(negedge clk_spi)     $fell(spi_cs_n) |-> ##1 spi_mosi_valid ##2 spi_miso_ready\nendproperty",
        "sva2": "property spi_cs_fall_data_ready_check;\n@(negedge clk_spi)         $fell(spi_cs_n) |-> ##1 spi_mosi_valid ##2 spi_miso_ready;\nendproperty\nassert_spi_cs_fall_data_ready_check:assert property (spi_cs_fall_data_ready_check) else $error(\"\");"
    },
    {
        "id": "3731_3732",
        "sva1": "property i2c_start_condition_check;\n@(posedge clk_i2c)     $fell(sda) && scl_high |-> ##1 $fell(scl) ##[1:3] i2c_addr_match\nendproperty",
        "sva2": "property i2c_start_condition_check;\n@(posedge clk_i2c)     ($fell(sda) && scl_high) |-> ##1 $fell(scl) ##[1:3] i2c_addr_match;\nendproperty\nassert_i2c_start_condition_check:assert property (i2c_start_condition_check) else $error(\"\");"
    },
    {
        "id": "3732_3733",
        "sva1": "property sdio_cmd_response_timeout_check;\n@(posedge clk_sdio)     sdio_cmd_sent |-> ##[8:12] sdio_cmd_response || sdio_cmd_timeout\nendproperty",
        "sva2": "property sdio_cmd_response_timeout_check;\n@(posedge clk_sdio)     sdio_cmd_sent == 1'b1 |-> ##[8:12] (sdio_cmd_response || sdio_cmd_timeout);\nendproperty\nassert_sdio_cmd_response_timeout_check:assert property (sdio_cmd_response_timeout_check) else $error(\"\");"
    },
    {
        "id": "3733_3734",
        "sva1": "property can_bus_error_frame_check;\n@(posedge clk_can)     can_err_active |-> ##6 can_err_passive || can_bus_off\nendproperty",
        "sva2": "property can_bus_error_frame_check;\n@(posedge clk_can)     can_err_active == 1'b1 |-> ##6 (can_err_passive || can_bus_off);\nendproperty\nassert_can_bus_error_frame_check:assert property (can_bus_error_frame_check) else $error(\"\");"
    },
    {
        "id": "3734_3735",
        "sva1": "property dma_transfer_completion;\n@(posedge clk_dma)     dma_start |=> ##[4:8] dma_done ##1 interrupt_asserted\nendproperty",
        "sva2": "property dma_transfer_completion;\n@(posedge clk_dma)     dma_start == 1'b1 |=> ##[4:8] dma_done ##1 interrupt_asserted;\nendproperty\nassert_dma_transfer_completion:assert property (dma_transfer_completion) else $error(\"\");"
    },
    {
        "id": "3735_3736",
        "sva1": "property cache_coherency_check;\n@(posedge clk_cache)     cache_invalidate |=> ##1 !cache_hit ##2 tag_updated\nendproperty",
        "sva2": "property cache_coherency_check;\n@(posedge clk_cache)         cache_invalidate |=> ##1 !cache_hit ##2 tag_updated;\nendproperty\nassert_cache_coherency_check:assert property (cache_coherency_check) else $error(\"\");"
    },
    {
        "id": "3736_3737",
        "sva1": "property security_state_transition;\n@(posedge clk_sec)     $fell(secure_mode) |=> ##1 !access_granted ##3 watchdog_armed\nendproperty",
        "sva2": "property security_state_transition;\n@(posedge clk_sec)     $fell(secure_mode) |=> ##1 !access_granted ##3 watchdog_armed;\nendproperty\nassert_security_state_transition:assert property (security_state_transition) else $error(\"\");"
    },
    {
        "id": "3737_3738",
        "sva1": "property packet_boundary_detection;\n@(posedge clk_net)     sop_detected |=> ##[3:6] eop_detected ##1 crc_valid\nendproperty",
        "sva2": "property packet_boundary_detection;\n@(posedge clk_net)     sop_detected |=> ##[3:6] eop_detected ##1 crc_valid;\nendproperty\nassert_packet_boundary_detection:assert property (packet_boundary_detection) else $error(\"\");"
    },
    {
        "id": "3738_3739",
        "sva1": "property thermal_throttling_behavior;\n@(posedge clk_temp)     (temperature > threshold) |=> ##2 clock_divider_enabled ##1 voltage_reduced\nendproperty",
        "sva2": "property thermal_throttling_behavior;\n@(posedge clk_temp)         (temperature > threshold) |=> ##2 clock_divider_enabled ##1 voltage_reduced;\nendproperty\nassert_thermal_throttling_behavior:assert property (thermal_throttling_behavior) else $error(\"\");"
    },
    {
        "id": "3739_3740",
        "sva1": "property bus_arbitration_sequence;\n@(posedge clk_bus)     bus_request |=> ##[1:4] bus_grant ##2 !bus_request\nendproperty",
        "sva2": "property bus_arbitration_sequence;\n@(posedge clk_bus)     bus_request == 1'b1 |=> ##[1:4] bus_grant ##2 !bus_request;\nendproperty\nassert_bus_arbitration_sequence:assert property (bus_arbitration_sequence) else $error(\"\");"
    },
    {
        "id": "3740_3741",
        "sva1": "property sensor_data_integrity;\n@(posedge clk_sensor)     data_ready |=> ##1 checksum_valid ##2 !data_corrupt\nendproperty",
        "sva2": "property sensor_data_integrity;\n@(posedge clk_sensor)     data_ready |=> ##1 checksum_valid ##2 !data_corrupt;\nendproperty\nassert_sensor_data_integrity:assert property (sensor_data_integrity) else $error(\"\");"
    },
    {
        "id": "3741_3742",
        "sva1": "property reset_sequence_verification;\n@(posedge clk_rst)     power_on_reset |=> ##3 !reset_active ##1 config_loaded\nendproperty",
        "sva2": "property reset_sequence_verification;\n@(posedge clk_rst)     power_on_reset |=> ##3 !reset_active ##1 config_loaded;\nendproperty\nassert_reset_sequence_verification:assert property (reset_sequence_verification) else $error(\"\");"
    },
    {
        "id": "3742_3743",
        "sva1": "property protocol_handshake_check;\n@(posedge clk_prot)     init_sequence_done |=> ##2 handshake_complete ##1 data_phase_active\nendproperty",
        "sva2": "property protocol_handshake_check;\n@(posedge clk_prot)     init_sequence_done == 1'b1 |=> ##2 handshake_complete ##1 data_phase_active;\nendproperty\nassert_protocol_handshake_check:assert property (protocol_handshake_check) else $error(\"\");"
    },
    {
        "id": "3743_3744",
        "sva1": "property req_ack_sequence_check_1;\n@(posedge clk_sys)      $rose(req_valid) |=> ##[1:3] ack_received ##2 !busy_flag\nendproperty",
        "sva2": "property req_ack_sequence_check_1;\n@(posedge clk_sys)     $rose(req_valid) |=> ##[1:3] ack_received ##2 !busy_flag;\nendproperty\nassert_req_ack_sequence_check_1:assert property (req_ack_sequence_check_1) else $error(\"\");"
    },
    {
        "id": "3744_3745",
        "sva1": "property voltage_monitor_response;\n@(posedge clk_vmon)     undervoltage_detected |=> ##1 brownout_reset ##3 !core_powered\nendproperty",
        "sva2": "property voltage_monitor_response;\n@(posedge clk_vmon)         undervoltage_detected |=> ##1 brownout_reset ##3 !core_powered;\nendproperty\nassert_voltage_monitor_response:assert property (voltage_monitor_response) else $error(\"\");"
    },
    {
        "id": "3745_3746",
        "sva1": "property debug_mode_entrance;\n@(posedge clk_dbg)     debug_request |=> ##2 debug_mode_active ##1 trace_buffer_enabled\nendproperty",
        "sva2": "property debug_mode_entrance;\n@(posedge clk_dbg)     debug_request |=> ##2 debug_mode_active ##1 trace_buffer_enabled;\nendproperty\nassert_debug_mode_entrance:assert property (debug_mode_entrance) else $error(\"\");"
    },
    {
        "id": "3746_3747",
        "sva1": "property multi_core_sync_verify;\n@(posedge clk_core0) @(posedge clk_core1)     sync_barrier_reached |=> ##3 !core_stalled ##1 instruction_issued\nendproperty",
        "sva2": "property multi_core_sync_verify;\n@(posedge clk_core0) @(posedge clk_core1)     sync_barrier_reached |=> ##3 !core_stalled ##1 instruction_issued;\nendproperty\nassert_multi_core_sync_verify:assert property (multi_core_sync_verify) else $error(\"\");"
    },
    {
        "id": "3747_3748",
        "sva1": "property peripheral_wakeup_sequence;\n@(posedge clk_periph)     wakeup_event |=> ##1 interrupt_pending ##2 clock_restored\nendproperty",
        "sva2": "property peripheral_wakeup_sequence;\n@(posedge clk_periph)         wakeup_event |=> ##1 interrupt_pending ##2 clock_restored;\nendproperty\nassert_peripheral_wakeup_sequence:assert property (peripheral_wakeup_sequence) else $error(\"\");"
    },
    {
        "id": "3748_3749",
        "sva1": "property memory_refresh_cycle;\n@(posedge clk_dram)     refresh_request |=> ##2 refresh_active ##1 !memory_access\nendproperty",
        "sva2": "property memory_refresh_cycle;\n@(posedge clk_dram)         refresh_request |=> ##2 refresh_active ##1 !memory_access;\nendproperty\nassert_memory_refresh_cycle:assert property (memory_refresh_cycle) else $error(\"\");"
    },
    {
        "id": "3749_3750",
        "sva1": "property error_correction_flow;\n@(posedge clk_ecc)     ecc_error_detected |=> ##1 correction_started ##[1:3] error_corrected\nendproperty",
        "sva2": "property error_correction_flow;\n@(posedge clk_ecc)         ecc_error_detected |=> ##1 correction_started ##[1:3] error_corrected;\nendproperty\nassert_error_correction_flow:assert property (error_correction_flow) else $error(\"\");"
    },
    {
        "id": "3750_3751",
        "sva1": "property power_gate_sequence;\n@(posedge clk_pg)     power_gate_request |=> ##3 !domain_powered ##1 isolation_enabled\nendproperty",
        "sva2": "property power_gate_sequence;\n@(posedge clk_pg)     power_gate_request |=> ##3 !domain_powered ##1 isolation_enabled;\nendproperty\nassert_power_gate_sequence:assert property (power_gate_sequence) else $error(\"\");"
    },
    {
        "id": "3751_3752",
        "sva1": "property security_key_rotation;\n@(posedge clk_crypto)     key_rotation_trigger |=> ##1 old_key_invalid ##3 new_key_active\nendproperty",
        "sva2": "property security_key_rotation;\n@(posedge clk_crypto)         key_rotation_trigger |=> ##1 old_key_invalid ##3 new_key_active;\nendproperty\nassert_security_key_rotation:assert property (security_key_rotation) else $error(\"\");"
    },
    {
        "id": "3752_3753",
        "sva1": "property ddr_training_completion;\n@(posedge clk_ddr)     training_start |=> ##[5:10] training_done ##1 !calibration_active\nendproperty",
        "sva2": "property ddr_training_completion;\n@(posedge clk_ddr)         training_start |=> ##[5:10] training_done ##1 !calibration_active;\nendproperty\nassert_ddr_training_completion:assert property (ddr_training_completion) else $error(\"\");"
    },
    {
        "id": "3753_3754",
        "sva1": "property data_transfer_integrity_check;\n@(posedge clk_axi)      (data_valid && !fifo_full) |=> ##2 (data_stable[*3] ##1 crc_match)\nendproperty",
        "sva2": "property data_transfer_integrity_check;\n@(posedge clk_axi)     (data_valid && !fifo_full) |=> ##2 (data_stable[*3] ##1 crc_match);\nendproperty\nassert_data_transfer_integrity_check:assert property (data_transfer_integrity_check) else $error(\"\");"
    },
    {
        "id": "3754_3755",
        "sva1": "property fault_injection_response;\n@(posedge clk_fi)     fault_injected |=> ##1 error_detected ##2 recovery_mechanism_activated\nendproperty",
        "sva2": "property fault_injection_response;\n@(posedge clk_fi)         fault_injected |=> ##1 error_detected ##2 recovery_mechanism_activated;\nendproperty\nassert_fault_injection_response:assert property (fault_injection_response) else $error(\"\");"
    },
    {
        "id": "3755_3756",
        "sva1": "property link_training_sequence;\n@(posedge clk_serdes)     link_up |=> ##[3:7] training_pattern_sent ##1 alignment_locked\nendproperty",
        "sva2": "property link_training_sequence;\n@(posedge clk_serdes)     link_up |=> ##[3:7] training_pattern_sent ##1 alignment_locked;\nendproperty\nassert_link_training_sequence:assert property (link_training_sequence) else $error(\"\");"
    },
    {
        "id": "3756_3757",
        "sva1": "property power_sequence_validation;\n@(posedge clk_ps)     power_up_req |=> ##2 voltage_ok ##1 clock_stable\nendproperty",
        "sva2": "property power_sequence_validation;\n@(posedge clk_ps)     power_up_req == 1'b1 |=> ##2 voltage_ok ##1 clock_stable;\nendproperty\nassert_power_sequence_validation:assert property (power_sequence_validation) else $error(\"\");"
    },
    {
        "id": "3757_3758",
        "sva1": "property memory_initialization_check;\n@(posedge clk_boot)     boot_start |=> ##[10:20] memory_init_done ##1 !boot_in_progress\nendproperty",
        "sva2": "property memory_initialization_check;\n@(posedge clk_boot)         boot_start |=> ##[10:20] memory_init_done ##1 !boot_in_progress;\nendproperty\nassert_memory_initialization_check:assert property (memory_initialization_check) else $error(\"\");"
    },
    {
        "id": "3758_3759",
        "sva1": "property thermal_sensor_response;\n@(posedge clk_ts)     overtemp_detected |=> ##1 throttle_enabled ##3 shutdown_sequence_initiated\nendproperty",
        "sva2": "property thermal_sensor_response;\n@(posedge clk_ts)     overtemp_detected |=> ##1 throttle_enabled ##3 shutdown_sequence_initiated;\nendproperty\nassert_thermal_sensor_response:assert property (thermal_sensor_response) else $error(\"\");"
    },
    {
        "id": "3759_3760",
        "sva1": "property protocol_timeout_check;\n@(posedge clk_timeout)     transaction_started |=> ##[8:12] transaction_complete\nendproperty",
        "sva2": "property protocol_timeout_check;\n@(posedge clk_timeout)     transaction_started |=> ##[8:12] transaction_complete;\nendproperty\nassert_protocol_timeout_check:assert property (protocol_timeout_check) else $error(\"\");"
    },
    {
        "id": "3760_3761",
        "sva1": "property clock_gating_behavior;\n@(posedge clk_gated)     clock_gate_enable |=> ##1 !clock_active ##3 module_in_reset\nendproperty",
        "sva2": "property clock_gating_behavior;\n@(posedge clk_gated)     clock_gate_enable |=> ##1 !clock_active ##3 module_in_reset;\nendproperty\nassert_clock_gating_behavior:assert property (clock_gating_behavior) else $error(\"\");"
    },
    {
        "id": "3761_3762",
        "sva1": "property security_violation_response;\n@(posedge clk_security)     access_violation |=> ##1 !system_access ##3 alarm_triggered\nendproperty",
        "sva2": "property security_violation_response;\n@(posedge clk_security)     access_violation == 1'b1 |=> ##1 !system_access ##3 alarm_triggered;\nendproperty\nassert_security_violation_response:assert property (security_violation_response) else $error(\"\");"
    },
    {
        "id": "3762_3763",
        "sva1": "property dma_flow_control_check;\n@(posedge clk_dma_ctrl)     dma_channel_enable |=> ##2 descriptor_fetched ##1 transfer_in_progress\nendproperty",
        "sva2": "property dma_flow_control_check;\n@(posedge clk_dma_ctrl)         dma_channel_enable |=> ##2 descriptor_fetched ##1 transfer_in_progress;\nendproperty\nassert_dma_flow_control_check:assert property (dma_flow_control_check) else $error(\"\");"
    },
    {
        "id": "3763_3764",
        "sva1": "property voltage_scale_transition;\n@(posedge clk_vscale)     voltage_scale_request |=> ##3 frequency_locked ##1 new_voltage_applied\nendproperty",
        "sva2": "property voltage_scale_transition;\n@(posedge clk_vscale)     voltage_scale_request |=> ##3 frequency_locked ##1 new_voltage_applied;\nendproperty\nassert_voltage_scale_transition:assert property (voltage_scale_transition) else $error(\"\");"
    },
    {
        "id": "3764_3765",
        "sva1": "property cache_prefetch_behavior;\n@(posedge clk_prefetch)     prefetch_trigger |=> ##[2:4] memory_request ##1 !cache_miss\nendproperty",
        "sva2": "property cache_prefetch_behavior;\n@(posedge clk_prefetch)         prefetch_trigger |=> ##[2:4] memory_request ##1 !cache_miss;\nendproperty\nassert_cache_prefetch_behavior:assert property (cache_prefetch_behavior) else $error(\"\");"
    },
    {
        "id": "3765_3766",
        "sva1": "property interrupt_priority_check;\n@(posedge clk_int)     high_priority_irq |=> ##1 !low_priority_service ##2 handler_executing\nendproperty",
        "sva2": "property interrupt_priority_check;\n@(posedge clk_int)     high_priority_irq |=> ##1 !low_priority_service ##2 handler_executing;\nendproperty\nassert_interrupt_priority_check:assert property (interrupt_priority_check) else $error(\"\");"
    },
    {
        "id": "3766_3767",
        "sva1": "property bus_protocol_compliance;\n@(posedge clk_pcie)     transaction_layer_packet |=> ##[1:3] data_link_layer_ack ##1 physical_layer_ready\nendproperty",
        "sva2": "property bus_protocol_compliance;\n@(posedge clk_pcie)     transaction_layer_packet |=> ##[1:3] data_link_layer_ack ##1 physical_layer_ready;\nendproperty\nassert_bus_protocol_compliance:assert property (bus_protocol_compliance) else $error(\"\");"
    },
    {
        "id": "3767_3768",
        "sva1": "property memory_scrubbing_flow;\n@(posedge clk_scrub)     scrub_trigger |=> ##[5:8] scrub_complete ##1 !ecc_errors_detected\nendproperty",
        "sva2": "property memory_scrubbing_flow;\n@(posedge clk_scrub)     scrub_trigger |=> ##[5:8] scrub_complete ##1 !ecc_errors_detected;\nendproperty\nassert_memory_scrubbing_flow:assert property (memory_scrubbing_flow) else $error(\"\");"
    },
    {
        "id": "3768_3769",
        "sva1": "property clock_phase_alignment;\n@(posedge clk_ref) @(posedge clk_adj)     align_request |=> ##[3:6] phase_locked ##1 !skew_detected\nendproperty",
        "sva2": "property clock_phase_alignment;\n@(posedge clk_ref)      @(posedge clk_adj)          align_request == 1'b1 |=> ##[3:6] phase_locked ##1 !skew_detected;\nendproperty\nassert_clock_phase_alignment:assert property (clock_phase_alignment) else $error(\"\");"
    },
    {
        "id": "3769_3770",
        "sva1": "property power_island_transition;\n@(posedge clk_pwr_island)     island_wakeup |=> ##2 voltage_ramp_done ##1 clock_enabled\nendproperty",
        "sva2": "property power_island_transition;\n@(posedge clk_pwr_island)         island_wakeup |=> ##2 voltage_ramp_done ##1 clock_enabled;\nendproperty\nassert_power_island_transition:assert property (power_island_transition) else $error(\"\");"
    },
    {
        "id": "3770_3771",
        "sva1": "property security_handshake_verify;\n@(posedge clk_auth)     authentication_start |=> ##[2:5] challenge_response ##1 access_granted\nendproperty",
        "sva2": "property security_handshake_verify;\n@(posedge clk_auth)         authentication_start |=> ##[2:5] challenge_response ##1 access_granted;\nendproperty\nassert_security_handshake_verify:assert property (security_handshake_verify) else $error(\"\");"
    },
    {
        "id": "3771_3772",
        "sva1": "property sensor_fusion_sequence;\n@(posedge clk_fusion)     sensor_data_ready |=> ##1 fusion_processing ##3 output_valid\nendproperty",
        "sva2": "property sensor_fusion_sequence;\n@(posedge clk_fusion)     sensor_data_ready == 1'b1 |=> ##1 fusion_processing ##3 output_valid;\nendproperty\nassert_sensor_fusion_sequence:assert property (sensor_fusion_sequence) else $error(\"\");"
    },
    {
        "id": "3772_3773",
        "sva1": "property debug_trace_capture;\n@(posedge clk_trace)     trace_trigger |=> ##[4:8] trace_complete ##1 buffer_full\nendproperty",
        "sva2": "property debug_trace_capture;\n@(posedge clk_trace)         trace_trigger |=> ##[4:8] trace_complete ##1 buffer_full;\nendproperty\nassert_debug_trace_capture:assert property (debug_trace_capture) else $error(\"\");"
    },
    {
        "id": "3773_3774",
        "sva1": "property interrupt_latency_measure;\n@(posedge clk_core)     irq_asserted |=> ##[2:5] irq_acknowledged ##1 irq_pending\nendproperty",
        "sva2": "property interrupt_latency_measure;\n@(posedge clk_core)     irq_asserted |=> ##[2:5] irq_acknowledged ##1 irq_pending;\nendproperty\nassert_interrupt_latency_measure:assert property (interrupt_latency_measure) else $error(\"\");"
    },
    {
        "id": "3774_3775",
        "sva1": "property memory_access_sequence;\n@(posedge clk_mem)     (chip_select && !wait_state) |=> ##1 address_valid ##2 data_valid\nendproperty",
        "sva2": "property memory_access_sequence;\n@(posedge clk_mem)     (chip_select && !wait_state) |=> ##1 address_valid ##2 data_valid;\nendproperty\nassert_memory_access_sequence:assert property (memory_access_sequence) else $error(\"\");"
    },
    {
        "id": "3775_3776",
        "sva1": "property power_state_transition;\n@(posedge clk_pmu)     $rose(low_power_mode) |=> ##3 !clock_enable ##1 voltage_stable\nendproperty",
        "sva2": "property power_state_transition;\n@(posedge clk_pmu)         $rose(low_power_mode) |=> ##3 !clock_enable ##1 voltage_stable;\nendproperty\nassert_power_state_transition:assert property (power_state_transition) else $error(\"\");"
    },
    {
        "id": "3776_3777",
        "sva1": "property error_recovery_sequence;\n@(posedge clk_err)     parity_error |=> ##1 error_flag ##[1:2] recovery_initiated\nendproperty",
        "sva2": "property error_recovery_sequence;\n@(posedge clk_err)     parity_error |=> ##1 error_flag ##[1:2] recovery_initiated;\nendproperty\nassert_error_recovery_sequence:assert property (error_recovery_sequence) else $error(\"\");"
    },
    {
        "id": "3777_3778",
        "sva1": "property pipeline_flush_verify;\n@(posedge clk_proc)     flush_pipeline |=> ##2 !pipeline_valid ##1 pc_reset\nendproperty",
        "sva2": "property pipeline_flush_verify;\n@(posedge clk_proc)     flush_pipeline |=> ##2 !pipeline_valid ##1 pc_reset;\nendproperty\nassert_pipeline_flush_verify:assert property (pipeline_flush_verify) else $error(\"\");"
    },
    {
        "id": "3778_3779",
        "sva1": "property usb_packet_crc_check;\n@(posedge clk_usb)     (usb_packet_start[*1] ##1 usb_data_valid[*8]) |=> usb_crc_ok[*2]\nendproperty",
        "sva2": "property usb_packet_crc_check;\n@(posedge clk_usb)     usb_packet_start[*1] ##1 usb_data_valid[*8] |=> usb_crc_ok[*2];\nendproperty\nassert_usb_packet_crc_check:assert property (usb_packet_crc_check) else $error(\"\");"
    },
    {
        "id": "3779_3780",
        "sva1": "property sd_card_init_timeout_check;\n@(posedge clk_sd_host)     (sd_cmd0[*5] ##[1:100] !sd_cmd_busy[*8]) |-> sd_init_done[*1]\nendproperty",
        "sva2": "property sd_card_init_timeout_check;\n@(posedge clk_sd_host)     (sd_cmd0[*5] ##[1:100] !sd_cmd_busy[*8]) |-> sd_init_done[*1];\nendproperty\nassert_sd_card_init_timeout_check:assert property (sd_card_init_timeout_check) else $error(\"\");"
    },
    {
        "id": "3780_3781",
        "sva1": "property video_line_sync_check;\n@(posedge clk_pixel) @(posedge clk_vsync)     (hsync_active[*1280] ##1 hblank[*160]) |-> vsync_count[*2]\nendproperty",
        "sva2": "property video_line_sync_check;\n@(posedge clk_pixel) @(posedge clk_vsync)     (hsync_active[*1280] ##1 hblank[*160]) |-> vsync_count[*2];\nendproperty\nassert_video_line_sync_check:assert property (video_line_sync_check) else $error(\"\");"
    },
    {
        "id": "3781_3782",
        "sva1": "property audio_sample_rate_check;\n@(posedge clk_audio)     (i2s_lrclk_toggle[*256] ##1 $stable(i2s_divider)[*8]) |-> sample_rate_valid[*1]\nendproperty",
        "sva2": "property audio_sample_rate_check;\n@(posedge clk_audio)         (i2s_lrclk_toggle[*256] ##1 $stable(i2s_divider)[*8]) |-> sample_rate_valid;\nendproperty\nassert_audio_sample_rate_check:assert property (audio_sample_rate_check) else $error(\"\");"
    },
    {
        "id": "3782_3783",
        "sva1": "property temp_sensor_alarm_check;\n@(posedge clk_sensor)     (temp_rising[*10] ##1 over_temp[*5]) |-> temp_alarm[*3]\nendproperty",
        "sva2": "property temp_sensor_alarm_check;\n@(posedge clk_sensor)     (temp_rising[*10] ##1 over_temp[*5]) |-> temp_alarm[*3];\nendproperty\nassert_temp_sensor_alarm_check:assert property (temp_sensor_alarm_check) else $error(\"\");"
    },
    {
        "id": "3783_3784",
        "sva1": "property watchdog_refresh_check;\n@(posedge clk_wdt)     (!wdt_refresh[*8] ##1 wdt_rst) |-> wdt_timeout[*2]\nendproperty",
        "sva2": "property watchdog_refresh_check;\n@(posedge clk_wdt)     (!wdt_refresh[*8] ##1 wdt_rst) |-> wdt_timeout[*2];\nendproperty\nassert_watchdog_refresh_check:assert property (watchdog_refresh_check) else $error(\"\");"
    },
    {
        "id": "3784_3785",
        "sva1": "property crypto_engine_busy_check;\n@(posedge clk_crypto)     (crypto_start[*2] ##1 crypto_busy[*32]) |=> crypto_done[*1]\nendproperty",
        "sva2": "property crypto_engine_busy_check;\n@(posedge clk_crypto)     (crypto_start[*2] ##1 crypto_busy[*32]) |=> crypto_done[*1];\nendproperty\nassert_crypto_engine_busy_check:assert property (crypto_engine_busy_check) else $error(\"\");"
    },
    {
        "id": "3785_3786",
        "sva1": "property gpio_interrupt_debounce_check;\n@(posedge clk_gpio)     (gpio_int_raw[*4] ##1 gpio_int_sync[*3]) |-> gpio_int_pending[*2]\nendproperty",
        "sva2": "property gpio_interrupt_debounce_check;\n@(posedge clk_gpio)     (gpio_int_raw[*4] ##1 gpio_int_sync[*3]) |-> gpio_int_pending[*2];\nendproperty\nassert_gpio_interrupt_debounce_check:assert property (gpio_interrupt_debounce_check) else $error(\"\");"
    },
    {
        "id": "3786_3787",
        "sva1": "property rtc_second_tick_check;\n@(posedge clk_rtc)     (rtc_count[*32768] ##1 rtc_second[*1]) |-> rtc_update[*1]\nendproperty",
        "sva2": "property rtc_second_tick_check;\n@(posedge clk_rtc)     rtc_count[*32768] ##1 rtc_second[*1] |-> rtc_update[*1];\nendproperty\nassert_rtc_second_tick_check:assert property (rtc_second_tick_check) else $error(\"\");"
    },
    {
        "id": "3787_3788",
        "sva1": "property jtag_ir_scan_check;\n@(posedge clk_jtag)     (jtag_capture_ir[*1] ##1 jtag_shift_ir[*5]) |=> jtag_update_ir[*2]\nendproperty",
        "sva2": "property jtag_ir_scan_check;\n@(posedge clk_jtag)     (jtag_capture_ir [*1] ##1 jtag_shift_ir [*5]) |=> jtag_update_ir [*2];\nendproperty\nassert_jtag_ir_scan_check:assert property (jtag_ir_scan_check) else $error(\"\");"
    },
    {
        "id": "3788_3789",
        "sva1": "property pll_lock_time_check;\n@(posedge clk_ref)     (pll_reset[*1] ##1 pll_pd[*5]) |=> pll_lock[*3]\nendproperty",
        "sva2": "property pll_lock_time_check;\n@(posedge clk_ref)         (pll_reset[*1] ##1 pll_pd[*5]) |=> pll_lock[*3];\nendproperty\nassert_pll_lock_time_check:assert property (pll_lock_time_check) else $error(\"\");"
    },
    {
        "id": "3789_3790",
        "sva1": "property spi_flash_page_program_check;\n@(posedge clk_spi_flash)     (flash_page_program[*1] ##1 flash_busy[*256]) |=> flash_ready[*2]\nendproperty",
        "sva2": "property spi_flash_page_program_check;\n@(posedge clk_spi_flash)     (flash_page_program[*1] ##1 flash_busy[*256]) |=> flash_ready[*2];\nendproperty\nassert_spi_flash_page_program_check:assert property (spi_flash_page_program_check) else $error(\"\");"
    },
    {
        "id": "3790_3791",
        "sva1": "property ethernet_preamble_detection_check;\n@(posedge clk_mac_rx)     (sfd_detected[*1] ##1 preamble[*7]) |-> eth_frame_start[*2]\nendproperty",
        "sva2": "property ethernet_preamble_detection_check;\n@(posedge clk_mac_rx)         sfd_detected[*1] ##1 preamble[*7] |-> eth_frame_start[*2];\nendproperty\nassert_ethernet_preamble_detection_check:assert property (ethernet_preamble_detection_check) else $error(\"\");"
    },
    {
        "id": "3791_3792",
        "sva1": "property timer_countdown_sequence_check;\n@(posedge clk_timer)     (timer_load[*2] ##1 timer_enable[*5]) |=> $fell(timer_int)[*3]\nendproperty",
        "sva2": "property timer_countdown_sequence_check;\n@(posedge clk_timer)     timer_load[*2] ##1 timer_enable[*5] |=> $fell(timer_int)[*3];\nendproperty\nassert_timer_countdown_sequence_check:assert property (timer_countdown_sequence_check) else $error(\"\");"
    },
    {
        "id": "3792_3793",
        "sva1": "property can_bus_error_flag_check;\n@(posedge clk_can)     (can_error_flag[*6] ##1 can_error_passive[*4]) |-> can_bus_off[*2]\nendproperty",
        "sva2": "property can_bus_error_flag_check;\n@(posedge clk_can)     (can_error_flag[*6] ##1 can_error_passive[*4]) |-> can_bus_off[*2];\nendproperty\nassert_can_bus_error_flag_check:assert property (can_bus_error_flag_check) else $error(\"\");"
    },
    {
        "id": "3793_3794",
        "sva1": "property ethernet_mac_tx_check;\n@(posedge clk_mac_tx)     (mac_tx_start[*1] ##1 mac_tx_valid[*60]) |=> mac_tx_done[*2]\nendproperty",
        "sva2": "property ethernet_mac_tx_check;\n@(posedge clk_mac_tx)     mac_tx_start[*1] ##1 mac_tx_valid[*60] |=> mac_tx_done[*2];\nendproperty\nassert_ethernet_mac_tx_check:assert property (ethernet_mac_tx_check) else $error(\"\");"
    },
    {
        "id": "3794_3795",
        "sva1": "property can_bus_retransmit_check;\n@(posedge clk_can_controller)     (can_tx_error[*3] ##1 can_retransmit[*2]) |-> can_tx_success[*1]\nendproperty",
        "sva2": "property can_bus_retransmit_check;\n@(posedge clk_can_controller)     (can_tx_error[*3] ##1 can_retransmit[*2]) |-> can_tx_success[*1];\nendproperty\nassert_can_bus_retransmit_check:assert property (can_bus_retransmit_check) else $error(\"\");"
    },
    {
        "id": "3795_3796",
        "sva1": "property i2s_audio_frame_check;\n@(posedge clk_i2s_master)     (i2s_frame_start[*1] ##1 i2s_data_valid[*32]) |=> i2s_frame_end[*2]\nendproperty",
        "sva2": "property i2s_audio_frame_check;\n@(posedge clk_i2s_master)     i2s_frame_start[*1] ##1 i2s_data_valid[*32] |=> i2s_frame_end[*2];\nendproperty\nassert_i2s_audio_frame_check:assert property (i2s_audio_frame_check) else $error(\"\");"
    },
    {
        "id": "3796_3797",
        "sva1": "property sd_card_data_block_check;\n@(posedge clk_sd_data)     (sd_data_start[*1] ##1 sd_data_valid[*512]) |=> sd_data_crc_ok[*2]\nendproperty",
        "sva2": "property sd_card_data_block_check;\n@(posedge clk_sd_data)     sd_data_start[*1] ##1 sd_data_valid[*512] |=> sd_data_crc_ok[*2];\nendproperty\nassert_sd_card_data_block_check:assert property (sd_card_data_block_check) else $error(\"\");"
    },
    {
        "id": "3797_3798",
        "sva1": "property uart_parity_error_check;\n@(posedge clk_uart_rx)     (uart_rx_start[*1] ##1 uart_rx_data[*8]) |=> uart_parity_err[*2]\nendproperty",
        "sva2": "property uart_parity_error_check;\n@(posedge clk_uart_rx)     (uart_rx_start [*1] ##1 uart_rx_data [*8]) |=> (uart_parity_err [*2]);\nendproperty\nassert_uart_parity_error_check:assert property (uart_parity_error_check) else $error(\"\");"
    },
    {
        "id": "3798_3799",
        "sva1": "property i2c_stop_condition_check;\n@(posedge clk_i2c_scl)     (sda_rise_during_scl_high[*1] ##1 scl_high[*9]) |-> i2c_stop[*2]\nendproperty",
        "sva2": "property i2c_stop_condition_check;\n@(posedge clk_i2c_scl)     sda_rise_during_scl_high[*1] ##1 scl_high[*9] |-> i2c_stop[*2];\nendproperty\nassert_i2c_stop_condition_check:assert property (i2c_stop_condition_check) else $error(\"\");"
    },
    {
        "id": "3799_3800",
        "sva1": "property adc_sample_hold_check;\n@(posedge clk_adc_sample)     (adc_sample_cmd[*1] ##1 adc_hold[*4]) |=> adc_converting[*2]\nendproperty",
        "sva2": "property adc_sample_hold_check;\n@(posedge clk_adc_sample)     (adc_sample_cmd[*1] ##1 adc_hold[*4]) |=> adc_converting[*2];\nendproperty\nassert_adc_sample_hold_check:assert property (adc_sample_hold_check) else $error(\"\");"
    },
    {
        "id": "3800_3801",
        "sva1": "property ddr_write_leveling_check;\n@(posedge clk_ddr_phy)     (ddr_wlevel_start[*1] ##1 ddr_dqs_toggle[*8]) |=> ddr_wlevel_done[*2]\nendproperty",
        "sva2": "property ddr_write_leveling_check;\n@(posedge clk_ddr_phy)     (ddr_wlevel_start [*1] ##1 ddr_dqs_toggle [*8]) |=> ddr_wlevel_done [*2];\nendproperty\nassert_ddr_write_leveling_check:assert property (ddr_write_leveling_check) else $error(\"\");"
    },
    {
        "id": "3801_3802",
        "sva1": "property flash_erase_suspend_check;\n@(posedge clk_flash_ctrl)     (flash_erase_suspend[*2] ##1 flash_read[*4]) |-> flash_resume_erase[*1]\nendproperty",
        "sva2": "property flash_erase_suspend_check;\n@(posedge clk_flash_ctrl)     (flash_erase_suspend[*2] ##1 flash_read[*4]) |-> flash_resume_erase[*1];\nendproperty\nassert_flash_erase_suspend_check:assert property (flash_erase_suspend_check) else $error(\"\");"
    },
    {
        "id": "3802_3803",
        "sva1": "property ethernet_rx_crc_check;\n@(posedge clk_mac_rx)     (eth_rx_start[*1] ##1 eth_rx_valid[*60]) |=> eth_rx_crc_ok[*2]\nendproperty",
        "sva2": "property ethernet_rx_crc_check;\n@(posedge clk_mac_rx)     (eth_rx_start[*1] ##1 eth_rx_valid[*60]) |=> eth_rx_crc_ok[*2];\nendproperty\nassert_ethernet_rx_crc_check:assert property (ethernet_rx_crc_check) else $error(\"\");"
    },
    {
        "id": "3803_3804",
        "sva1": "property usb_reset_detection_check;\n@(posedge clk_usb_phy)     (usb_se0[*3] ##1 usb_j[*2]) |-> usb_reset[*1]\nendproperty",
        "sva2": "property usb_reset_detection_check;\n@(posedge clk_usb_phy)     usb_se0[*3] ##1 usb_j[*2] |-> usb_reset[*1];\nendproperty\nassert_usb_reset_detection_check:assert property (usb_reset_detection_check) else $error(\"\");"
    },
    {
        "id": "3804_3805",
        "sva1": "property can_bus_idle_check;\n@(posedge clk_can_phy)     (can_recessive[*11] ##1 can_dominant[*1]) |-> can_bus_idle[*2]\nendproperty",
        "sva2": "property can_bus_idle_check;\n@(posedge clk_can_phy)         (can_recessive[*11] ##1 can_dominant[*1]) |-> can_bus_idle[*2];\nendproperty\nassert_can_bus_idle_check:assert property (can_bus_idle_check) else $error(\"\");"
    },
    {
        "id": "3805_3806",
        "sva1": "property i2s_word_select_check;\n@(posedge clk_i2s_bit)     (i2s_ws_toggle[*32] ##1 i2s_data_valid[*16]) |-> i2s_channel_select[*1]\nendproperty",
        "sva2": "property i2s_word_select_check;\n@(posedge clk_i2s_bit)     i2s_ws_toggle[*32] ##1 i2s_data_valid[*16] |-> i2s_channel_select[*1];\nendproperty\nassert_i2s_word_select_check:assert property (i2s_word_select_check) else $error(\"\");"
    },
    {
        "id": "3806_3807",
        "sva1": "property sd_card_cmd_response_check;\n@(posedge clk_sd_cmd)     (sd_cmd_sent[*1] ##1 sd_cmd_busy[*8]) |=> sd_cmd_response[*2]\nendproperty",
        "sva2": "property sd_card_cmd_response_check;\n@(posedge clk_sd_cmd)     sd_cmd_sent[*1] ##1 sd_cmd_busy[*8] |=> sd_cmd_response[*2];\nendproperty\nassert_sd_card_cmd_response_check:assert property (sd_card_cmd_response_check) else $error(\"\");"
    },
    {
        "id": "3807_3808",
        "sva1": "property pwm_fault_recovery_check;\n@(posedge clk_pwm_fault)     (pwm_fault[*4] ##1 pwm_recovery[*8]) |-> pwm_normal_op[*1]\nendproperty",
        "sva2": "property pwm_fault_recovery_check;\n@(posedge clk_pwm_fault)     (pwm_fault[*4] ##1 pwm_recovery[*8]) |-> pwm_normal_op;\nendproperty\nassert_pwm_fault_recovery_check:assert property (pwm_fault_recovery_check) else $error(\"\");"
    },
    {
        "id": "3808_3809",
        "sva1": "property spi_clock_polarity_check;\n@(posedge clk_spi_cfg)     (spi_cpol_change[*1] ##1 spi_sck_idle[*2]) |=> spi_mode_set[*1]\nendproperty",
        "sva2": "property spi_clock_polarity_check;\n@(posedge clk_spi_cfg)     (spi_cpol_change [*1] ##1 spi_sck_idle [*2]) |=> spi_mode_set [*1];\nendproperty\nassert_spi_clock_polarity_check:assert property (spi_clock_polarity_check) else $error(\"\");"
    },
    {
        "id": "3809_3810",
        "sva1": "property adc_calibration_check;\n@(posedge clk_adc_cal)     (adc_cal_start[*1] ##1 adc_cal_busy[*16]) |=> adc_cal_done[*2]\nendproperty",
        "sva2": "property adc_calibration_check;\n@(posedge clk_adc_cal)     (adc_cal_start[*1] ##1 adc_cal_busy[*16]) |=> adc_cal_done[*2];\nendproperty\nassert_adc_calibration_check:assert property (adc_calibration_check) else $error(\"\");"
    },
    {
        "id": "3810_3811",
        "sva1": "property uart_break_detection_check;\n@(posedge clk_uart)     (rxd_low[*16] ##1 $rose(rxd_high)) |-> uart_break_int[*2]\nendproperty",
        "sva2": "property uart_break_detection_check;\n@(posedge clk_uart)     (rxd_low[*16] ##1 $rose(rxd_high)) |-> uart_break_int[*2];\nendproperty\nassert_uart_break_detection_check:assert property (uart_break_detection_check) else $error(\"\");"
    },
    {
        "id": "3811_3812",
        "sva1": "property i2c_start_stop_sequence_check;\n@(posedge clk_i2c)     (sda_fall_during_scl_high[*1] ##1 scl_high[*9]) |-> i2c_start[*2]\nendproperty",
        "sva2": "property i2c_start_stop_sequence_check;\n@(posedge clk_i2c)     sda_fall_during_scl_high[*1] ##1 scl_high[*9] |-> i2c_start[*2];\nendproperty\nassert_i2c_start_stop_sequence_check:assert property (i2c_start_stop_sequence_check) else $error(\"\");"
    },
    {
        "id": "3812_3813",
        "sva1": "property spi_transfer_byte_count_check;\n@(posedge clk_spi)     (spi_cs_n[*4] ##1 spi_active[*8]) |-> $onehot0(spi_mode)[*3]\nendproperty",
        "sva2": "property spi_transfer_byte_count_check;\n@(posedge clk_spi)     (spi_cs_n[*4] ##1 spi_active[*8]) |-> $onehot0(spi_mode)[*3];\nendproperty\nassert_spi_transfer_byte_count_check:assert property (spi_transfer_byte_count_check) else $error(\"\");"
    },
    {
        "id": "3813_3814",
        "sva1": "property thermal_throttling_check;\n@(posedge clk_temp)      temp_high[*4:8] |-> ##[1:3] throttle_en[*1:4]\nendproperty",
        "sva2": "property thermal_throttling_check;\n@(posedge clk_temp)     temp_high[*4:8] |-> ##[1:3] throttle_en[*1:4];\nendproperty\nassert_thermal_throttling_check:assert property (thermal_throttling_check) else $error(\"\");"
    },
    {
        "id": "3814_3815",
        "sva1": "property ddr_burst_length_verify;\n@(posedge clk_ddr)      burst_active[*4:8] |-> $stable(ddr_cmd)[*4:8]\nendproperty",
        "sva2": "property ddr_burst_length_verify;\n@(posedge clk_ddr)     burst_active[*4:8] |-> $stable(ddr_cmd)[*4:8];\nendproperty\nassert_ddr_burst_length_verify:assert property (ddr_burst_length_verify) else $error(\"\");"
    },
    {
        "id": "3815_3816",
        "sva1": "property voltage_droop_recovery_check;\n@(posedge clk_pmu)      vdroop_detect[*1:2] |-> ##[2:5] vdd_stable[*3:6]\nendproperty",
        "sva2": "property voltage_droop_recovery_check;\n@(posedge clk_pmu)     vdroop_detect[*1:2] |-> ##[2:5] vdd_stable[*3:6];\nendproperty\nassert_voltage_droop_recovery_check:assert property (voltage_droop_recovery_check) else $error(\"\");"
    },
    {
        "id": "3816_3817",
        "sva1": "property pcie_link_training_check;\n@(posedge clk_pcie)      ltssm_active[*8:16] |-> ##[10:20] link_up\nendproperty",
        "sva2": "property pcie_link_training_check;\n@(posedge clk_pcie)     ltssm_active[*8:16] |-> ##[10:20] link_up;\nendproperty\nassert_pcie_link_training_check:assert property (pcie_link_training_check) else $error(\"\");"
    },
    {
        "id": "3817_3818",
        "sva1": "property dram_refresh_interval_check;\n@(posedge clk_dram)      refresh_req[*32:64] |-> ##[32:64] refresh_ack\nendproperty",
        "sva2": "property dram_refresh_interval_check;\n@(posedge clk_dram)     refresh_req[*32:64] |-> ##[32:64] refresh_ack;\nendproperty\nassert_dram_refresh_interval_check:assert property (dram_refresh_interval_check) else $error(\"\");"
    },
    {
        "id": "3818_3819",
        "sva1": "property ethernet_carrier_sense_check;\n@(posedge clk_mac)      carrier_sense[*2:4] |-> ##[1:3] !collision_detect[*1:3]\nendproperty",
        "sva2": "property ethernet_carrier_sense_check;\n@(posedge clk_mac)     carrier_sense[*2:4] |-> ##[1:3] !collision_detect[*1:3];\nendproperty\nassert_ethernet_carrier_sense_check:assert property (ethernet_carrier_sense_check) else $error(\"\");"
    },
    {
        "id": "3819_3820",
        "sva1": "property pll_lock_time_measure;\n@(posedge clk_ref)      pll_reset[*1:2] |-> ##[10:20] pll_locked[*2:4]\nendproperty",
        "sva2": "property pll_lock_time_measure;\n@(posedge clk_ref)     pll_reset[*1:2] |-> ##[10:20] pll_locked[*2:4];\nendproperty\nassert_pll_lock_time_measure:assert property (pll_lock_time_measure) else $error(\"\");"
    },
    {
        "id": "3820_3821",
        "sva1": "property req_gnt_delay_check;\n@(posedge clk_sys)      req_valid[*2:5] |-> ##[1:4] gnt_ack\nendproperty",
        "sva2": "property req_gnt_delay_check;\n@(posedge clk_sys)     req_valid[*2:5] |-> ##[1:4] gnt_ack;\nendproperty\nassert_req_gnt_delay_check:assert property (req_gnt_delay_check) else $error(\"\");"
    },
    {
        "id": "3821_3822",
        "sva1": "property usb_packet_interval_check;\n@(posedge clk_usb)      sof_detect[*1:3] |-> ##[120:125] next_sof\nendproperty",
        "sva2": "property usb_packet_interval_check;\n@(posedge clk_usb)     sof_detect[*1:3] |-> ##[120:125] next_sof;\nendproperty\nassert_usb_packet_interval_check:assert property (usb_packet_interval_check) else $error(\"\");"
    },
    {
        "id": "3822_3823",
        "sva1": "property flash_protection_check;\n@(posedge clk_flash)      write_enable[*3:6] |-> ##[1:2] protect_active[*1:4]\nendproperty",
        "sva2": "property flash_protection_check;\n@(posedge clk_flash)     write_enable[*3:6] |-> ##[1:2] protect_active[*1:4];\nendproperty\nassert_flash_protection_check:assert property (flash_protection_check) else $error(\"\");"
    },
    {
        "id": "3823_3824",
        "sva1": "property dma_transfer_size_check;\n@(posedge clk_dma)      dma_req[*8:16] |-> ##[2:4] transfer_done[*1:2]\nendproperty",
        "sva2": "property dma_transfer_size_check;\n@(posedge clk_dma)     dma_req[*8:16] |-> ##[2:4] transfer_done[*1:2];\nendproperty\nassert_dma_transfer_size_check:assert property (dma_transfer_size_check) else $error(\"\");"
    },
    {
        "id": "3824_3825",
        "sva1": "property watchdog_timeout_check;\n@(posedge clk_wdt)      !wdt_refresh[*16:32] |-> ##[16:32] reset_asserted\nendproperty",
        "sva2": "property watchdog_timeout_check;\n@(posedge clk_wdt)     !wdt_refresh[*16:32] |-> ##[16:32] reset_asserted;\nendproperty\nassert_watchdog_timeout_check:assert property (watchdog_timeout_check) else $error(\"\");"
    },
    {
        "id": "3825_3826",
        "sva1": "property can_bus_arbitration_check;\n@(posedge clk_can)      (tx_dominant[*5:8] ##1 tx_recessive[*2:4]) |-> ack_received[*1:3]\nendproperty",
        "sva2": "property can_bus_arbitration_check;\n@(posedge clk_can)     (tx_dominant[*5:8] ##1 tx_recessive[*2:4]) |-> ack_received[*1:3];\nendproperty\nassert_can_bus_arbitration_check:assert property (can_bus_arbitration_check) else $error(\"\");"
    },
    {
        "id": "3826_3827",
        "sva1": "property adc_conversion_check;\n@(posedge clk_adc)      conv_start[*2:4] |-> ##[5:10] data_ready[*1:2]\nendproperty",
        "sva2": "property adc_conversion_check;\n@(posedge clk_adc)     conv_start[*2:4] |-> ##[5:10] data_ready[*1:2];\nendproperty\nassert_adc_conversion_check:assert property (adc_conversion_check) else $error(\"\");"
    },
    {
        "id": "3827_3828",
        "sva1": "property i2c_start_condition_check;\n@(posedge clk_i2c)      sda_fall[*1:2] ##1 scl_high[*1:3] |-> start_detected\nendproperty",
        "sva2": "property i2c_start_condition_check;\n@(posedge clk_i2c)     sda_fall[*1:2] ##1 scl_high[*1:3] |-> start_detected;\nendproperty\nassert_i2c_start_condition_check:assert property (i2c_start_condition_check) else $error(\"\");"
    },
    {
        "id": "3828_3829",
        "sva1": "property uart_break_detect_check;\n@(posedge clk_uart)      rx_low[*12:16] |-> break_detected[*1:2]\nendproperty",
        "sva2": "property uart_break_detect_check;\n@(posedge clk_uart)         rx_low[*12:16] |-> break_detected[*1:2];\nendproperty\nassert_uart_break_detect_check:assert property (uart_break_detect_check) else $error(\"\");"
    },
    {
        "id": "3829_3830",
        "sva1": "property pwm_duty_cycle_check;\n@(posedge clk_pwm)      pwm_active[*10:20] |-> ##[5:10] pwm_inactive[*10:20]\nendproperty",
        "sva2": "property pwm_duty_cycle_check;\n@(posedge clk_pwm)     pwm_active[*10:20] |-> ##[5:10] pwm_inactive[*10:20];\nendproperty\nassert_pwm_duty_cycle_check:assert property (pwm_duty_cycle_check) else $error(\"\");"
    },
    {
        "id": "3830_3831",
        "sva1": "property timer_expiration_check;\n@(posedge clk_timer)      timer_enable[*256] |-> ##[255:256] timer_expired\nendproperty",
        "sva2": "property timer_expiration_check;\n@(posedge clk_timer)     timer_enable[*256] |-> ##[255:256] timer_expired;\nendproperty\nassert_timer_expiration_check:assert property (timer_expiration_check) else $error(\"\");"
    },
    {
        "id": "3831_3832",
        "sva1": "property err_handling_timeout_check;\n@(negedge clk_io)      !err_flag[*1:3] ##2 err_flag |-> ##[3:8] $rose(err_timeout)\nendproperty",
        "sva2": "property err_handling_timeout_check;\n@(negedge clk_io)     (!err_flag[*1:3] ##2 err_flag) |-> ##[3:8] $rose(err_timeout);\nendproperty\nassert_err_handling_timeout_check:assert property (err_handling_timeout_check) else $error(\"\");"
    },
    {
        "id": "3832_3833",
        "sva1": "property crypto_engine_busy_check;\n@(posedge clk_crypto)      crypto_start[*2:4] |-> busy_active[*8:32]\nendproperty",
        "sva2": "property crypto_engine_busy_check;\n@(posedge clk_crypto)     crypto_start[*2:4] |-> busy_active[*8:32];\nendproperty\nassert_crypto_engine_busy_check:assert property (crypto_engine_busy_check) else $error(\"\");"
    },
    {
        "id": "3833_3834",
        "sva1": "property video_frame_sync_check;\n@(posedge clk_pixel)      vsync_active[*2:4] |-> ##[800:1600] next_vsync\nendproperty",
        "sva2": "property video_frame_sync_check;\n@(posedge clk_pixel)     vsync_active[*2:4] |-> ##[800:1600] next_vsync;\nendproperty\nassert_video_frame_sync_check:assert property (video_frame_sync_check) else $error(\"\");"
    },
    {
        "id": "3834_3835",
        "sva1": "property audio_sample_rate_check;\n@(posedge clk_audio)      lrclk_toggle[*256:512] |-> ##[255:257] next_lrclk\nendproperty",
        "sva2": "property audio_sample_rate_check;\n@(posedge clk_audio)     lrclk_toggle[*256:512] |-> ##[255:257] next_lrclk;\nendproperty\nassert_audio_sample_rate_check:assert property (audio_sample_rate_check) else $error(\"\");"
    },
    {
        "id": "3835_3836",
        "sva1": "property rf_packet_timeout_check;\n@(posedge clk_rf)      preamble_detect[*4:8] |-> ##[20:40] payload_valid[*1:3]\nendproperty",
        "sva2": "property rf_packet_timeout_check;\n@(posedge clk_rf)     preamble_detect[*4:8] |-> ##[20:40] payload_valid[*1:3];\nendproperty\nassert_rf_packet_timeout_check:assert property (rf_packet_timeout_check) else $error(\"\");"
    },
    {
        "id": "3836_3837",
        "sva1": "property gpio_debounce_check;\n@(posedge clk_gpio)      gpio_in[*4:8] |-> ##[3:5] gpio_stable[*4:8]\nendproperty",
        "sva2": "property gpio_debounce_check;\n@(posedge clk_gpio)     gpio_in[*4:8] |-> ##[3:5] gpio_stable[*4:8];\nendproperty\nassert_gpio_debounce_check:assert property (gpio_debounce_check) else $error(\"\");"
    },
    {
        "id": "3837_3838",
        "sva1": "property jtag_chain_verify_check;\n@(posedge clk_jtag)      tdi_shift[*32:64] |-> ##[31:33] tdo_capture[*1:2]\nendproperty",
        "sva2": "property jtag_chain_verify_check;\n@(posedge clk_jtag)     tdi_shift[*32:64] |-> ##[31:33] tdo_capture[*1:2];\nendproperty\nassert_jtag_chain_verify_check:assert property (jtag_chain_verify_check) else $error(\"\");"
    },
    {
        "id": "3838_3839",
        "sva1": "property sd_card_init_check;\n@(posedge clk_sd)      cmd_active[*74:80] |-> ##[72:80] init_complete\nendproperty",
        "sva2": "property sd_card_init_check;\n@(posedge clk_sd)     cmd_active[*74:80] |-> ##[72:80] init_complete;\nendproperty\nassert_sd_card_init_check:assert property (sd_card_init_check) else $error(\"\");"
    },
    {
        "id": "3839_3840",
        "sva1": "property ethernet_mii_rx_check;\n@(posedge clk_mii_rx)      rx_dv[*4:8] |-> ##[3:5] crc_valid[*1:2]\nendproperty",
        "sva2": "property ethernet_mii_rx_check;\n@(posedge clk_mii_rx)     rx_dv[*4:8] |-> ##[3:5] crc_valid[*1:2];\nendproperty\nassert_ethernet_mii_rx_check:assert property (ethernet_mii_rx_check) else $error(\"\");"
    },
    {
        "id": "3840_3841",
        "sva1": "property hdmi_link_check;\n@(posedge clk_tmds)      (ctrl_period[*10:20] ##1 data_period[*40:60]) |-> link_stable\nendproperty",
        "sva2": "property hdmi_link_check;\n@(posedge clk_tmds)         (ctrl_period[*10:20] ##1 data_period[*40:60]) |-> link_stable;\nendproperty\nassert_hdmi_link_check:assert property (hdmi_link_check) else $error(\"\");"
    },
    {
        "id": "3841_3842",
        "sva1": "property sata_phy_ready_check;\n@(posedge clk_sata)      phy_reset[*16:32] |-> ##[15:20] phy_ready[*2:4]\nendproperty",
        "sva2": "property sata_phy_ready_check;\n@(posedge clk_sata)     phy_reset[*16:32] |-> ##[15:20] phy_ready[*2:4];\nendproperty\nassert_sata_phy_ready_check:assert property (sata_phy_ready_check) else $error(\"\");"
    },
    {
        "id": "3842_3843",
        "sva1": "property nfc_field_detect_check;\n@(posedge clk_nfc)      carrier_present[*8:16] |-> ##[7:9] modulation_detect[*1:3]\nendproperty",
        "sva2": "property nfc_field_detect_check;\n@(posedge clk_nfc)     carrier_present[*8:16] |-> ##[7:9] modulation_detect[*1:3];\nendproperty\nassert_nfc_field_detect_check:assert property (nfc_field_detect_check) else $error(\"\");"
    },
    {
        "id": "3843_3844",
        "sva1": "property pcie_phy_check;\n@(posedge clk_pcie_ref)      phy_training[*128:256] |-> ##[127:129] phy_ready[*2:4]\nendproperty",
        "sva2": "property pcie_phy_check;\n@(posedge clk_pcie_ref)     phy_training[*128:256] |-> ##[127:129] phy_ready[*2:4];\nendproperty\nassert_pcie_phy_check:assert property (pcie_phy_check) else $error(\"\");"
    },
    {
        "id": "3844_3845",
        "sva1": "property memory_ecc_check;\n@(posedge clk_ecc)      mem_read[*4:8] |-> ##[2:3] ecc_status[*1:2]\nendproperty",
        "sva2": "property memory_ecc_check;\n@(posedge clk_ecc)     mem_read[*4:8] |-> ##[2:3] ecc_status[*1:2];\nendproperty\nassert_memory_ecc_check:assert property (memory_ecc_check) else $error(\"\");"
    },
    {
        "id": "3845_3846",
        "sva1": "property usb_phy_reset_check;\n@(posedge clk_usb_phy)      phy_reset[*3:6] |-> ##[2:4] phy_ready[*1:3]\nendproperty",
        "sva2": "property usb_phy_reset_check;\n@(posedge clk_usb_phy)     phy_reset[*3:6] |-> ##[2:4] phy_ready[*1:3];\nendproperty\nassert_usb_phy_reset_check:assert property (usb_phy_reset_check) else $error(\"\");"
    },
    {
        "id": "3846_3847",
        "sva1": "property ddr_phy_init_check;\n@(posedge clk_ddr_phy)      init_start[*32:64] |-> ##[31:33] init_done[*2:4]\nendproperty",
        "sva2": "property ddr_phy_init_check;\n@(posedge clk_ddr_phy)     init_start[*32:64] |-> ##[31:33] init_done[*2:4];\nendproperty\nassert_ddr_phy_init_check:assert property (ddr_phy_init_check) else $error(\"\");"
    },
    {
        "id": "3847_3848",
        "sva1": "property serdes_align_check;\n@(posedge clk_serdes)      align_pattern[*8:16] |-> ##[7:9] align_done[*1:2]\nendproperty",
        "sva2": "property serdes_align_check;\n@(posedge clk_serdes)     align_pattern[*8:16] |-> ##[7:9] align_done[*1:2];\nendproperty\nassert_serdes_align_check:assert property (serdes_align_check) else $error(\"\");"
    },
    {
        "id": "3848_3849",
        "sva1": "property ethernet_phy_check;\n@(posedge clk_eth_phy)      auto_neg[*128:256] |-> ##[127:129] link_up[*2:4]\nendproperty",
        "sva2": "property ethernet_phy_check;\n@(posedge clk_eth_phy)     auto_neg[*128:256] |-> ##[127:129] link_up[*2:4];\nendproperty\nassert_ethernet_phy_check:assert property (ethernet_phy_check) else $error(\"\");"
    },
    {
        "id": "3849_3850",
        "sva1": "property interrupt_latency_measure;\n@(posedge clk_core)      irq_pending[*3:8] |-> ##[5:10] irq_serviced\nendproperty",
        "sva2": "property interrupt_latency_measure;\n@(posedge clk_core)     irq_pending[*3:8] |-> ##[5:10] irq_serviced;\nendproperty\nassert_interrupt_latency_measure:assert property (interrupt_latency_measure) else $error(\"\");"
    },
    {
        "id": "3850_3851",
        "sva1": "property power_state_transition_check;\n@(posedge clk_pwr)      $fell(pwr_off_n)[*1:3] |-> ##[0:2] $stable(pwr_state)[*2:5]\nendproperty",
        "sva2": "property power_state_transition_check;\n@(posedge clk_pwr)     $fell(pwr_off_n)[*1:3] |-> ##[0:2] $stable(pwr_state)[*2:5];\nendproperty\nassert_power_state_transition_check:assert property (power_state_transition_check) else $error(\"\");"
    },
    {
        "id": "3851_3852",
        "sva1": "property packet_boundary_detect;\n@(posedge clk_phy)      sop_detect[*1:2] ##1 data_valid[*4:16] |-> eop_marker[->1]\nendproperty",
        "sva2": "property packet_boundary_detect;\n@(posedge clk_phy)         sop_detect[*1:2] ##1 data_valid[*4:16] |-> eop_marker[->1];\nendproperty\nassert_packet_boundary_detect:assert property (packet_boundary_detect) else $error(\"\");"
    },
    {
        "id": "3852_3853",
        "sva1": "property arbitration_fairness_check;\n@(posedge clk_arb)      (req_high_pri[*3:5] ##1 req_low_pri[*1:3]) |-> gnt_high_pri[*1:2] ##1 gnt_low_pri\nendproperty",
        "sva2": "property arbitration_fairness_check;\n@(posedge clk_arb)     req_high_pri[*3:5] ##1 req_low_pri[*1:3] |-> gnt_high_pri[*1:2] ##1 gnt_low_pri;\nendproperty\nassert_arbitration_fairness_check:assert property (arbitration_fairness_check) else $error(\"\");"
    },
    {
        "id": "3853_3854",
        "sva1": "property p_eth_edge_det_crc_error_check;\n@(posedge mac_tx_clk)     $rose(eth_crc_err) |-> ##[4:6] eth_discard_pkt ##0 eth_err_counter == $past(eth_err_counter)+1\nendproperty",
        "sva2": "property p_eth_edge_det_crc_error_check;\n@(posedge mac_tx_clk)     $rose(eth_crc_err) |-> ##[4:6] eth_discard_pkt ##0 eth_err_counter == $past(eth_err_counter)+1;\nendproperty\nassert_p_eth_edge_det_crc_error_check:assert property (p_eth_edge_det_crc_error_check) else $error(\"\");"
    },
    {
        "id": "3854_3855",
        "sva1": "property p_gpio_edge_det_debounce_verify;\n@(posedge gpio_clk)     $rose(gpio_int_raw) |=> ##[15:20] gpio_int_stable && $stable(gpio_debounce_val)\nendproperty",
        "sva2": "property p_gpio_edge_det_debounce_verify;\n@(posedge gpio_clk)     $rose(gpio_int_raw) |=> ##[15:20] (gpio_int_stable && $stable(gpio_debounce_val));\nendproperty\nassert_p_gpio_edge_det_debounce_verify:assert property (p_gpio_edge_det_debounce_verify) else $error(\"\");"
    },
    {
        "id": "3855_3856",
        "sva1": "property p_dma_edge_det_transfer_complete;\n@(posedge dma_clk)     $rose(dma_req) |=> ##[16:20] dma_ack ##0 dma_byte_count == 0\nendproperty",
        "sva2": "property p_dma_edge_det_transfer_complete;\n@(posedge dma_clk)     $rose(dma_req) |=> ##[16:20] dma_ack ##0 (dma_byte_count == 0);\nendproperty\nassert_p_dma_edge_det_transfer_complete:assert property (p_dma_edge_det_transfer_complete) else $error(\"\");"
    },
    {
        "id": "3856_3857",
        "sva1": "property p_timer_edge_det_timeout_event;\n@(posedge timer_clk)     $rose(timer_enable) |=> ##[10:15] timer_int ##0 timer_value == 0\nendproperty",
        "sva2": "property p_timer_edge_det_timeout_event;\n@(posedge timer_clk)     $rose(timer_enable) |=> ##[10:15] timer_int ##0 timer_value == 0;\nendproperty\nassert_p_timer_edge_det_timeout_event:assert property (p_timer_edge_det_timeout_event) else $error(\"\");"
    },
    {
        "id": "3857_3858",
        "sva1": "property p_i2c_edge_det_start_condition;\n@(posedge i2c_clk)     $rose(i2c_sda_in) |-> ##1 i2c_scl_high ##[2:3] $fell(i2c_sda_in)\nendproperty",
        "sva2": "property p_i2c_edge_det_start_condition;\n@(posedge i2c_clk)     $rose(i2c_sda_in) |-> ##1 i2c_scl_high ##[2:3] $fell(i2c_sda_in);\nendproperty\nassert_p_i2c_edge_det_start_condition:assert property (p_i2c_edge_det_start_condition) else $error(\"\");"
    },
    {
        "id": "3858_3859",
        "sva1": "property p_usb_edge_det_reset_handshake;\n@(posedge usb_clk)     $rose(usb_reset) |-> ##[3:6] usb_suspend ##0 usb_line_state == 2'b00\nendproperty",
        "sva2": "property p_usb_edge_det_reset_handshake;\n@(posedge usb_clk)     $rose(usb_reset) |-> ##[3:6] (usb_suspend ##0 (usb_line_state == 2'b00));\nendproperty\nassert_p_usb_edge_det_reset_handshake:assert property (p_usb_edge_det_reset_handshake) else $error(\"\");"
    },
    {
        "id": "3859_3860",
        "sva1": "property p_sdio_edge_det_card_detect;\n@(posedge sdio_clk)     $rose(sdio_card_detect) |-> ##[5:10] sdio_cmd_out == 1'b1 ##0 sdio_data[3:0] == 4'b0000\nendproperty",
        "sva2": "property p_sdio_edge_det_card_detect;\n@(posedge sdio_clk)     $rose(sdio_card_detect) |-> ##[5:10] (sdio_cmd_out == 1'b1 && sdio_data[3:0] == 4'b0000);\nendproperty\nassert_p_sdio_edge_det_card_detect:assert property (p_sdio_edge_det_card_detect) else $error(\"\");"
    },
    {
        "id": "3860_3861",
        "sva1": "property p_can_edge_det_error_frame;\n@(posedge can_clk)     $rose(can_err_flag) |=> ##[6:8] can_err_delimiter ##1 can_err_counter[7:0] > $past(can_err_counter[7:0])\nendproperty",
        "sva2": "property p_can_edge_det_error_frame;\n@(posedge can_clk)     $rose(can_err_flag) |=> ##[6:8] can_err_delimiter ##1 (can_err_counter[7:0] > $past(can_err_counter[7:0]));\nendproperty\nassert_p_can_edge_det_error_frame:assert property (p_can_edge_det_error_frame) else $error(\"\");"
    },
    {
        "id": "3861_3862",
        "sva1": "property p_jtag_edge_det_ir_scan;\n@(posedge tck)     $rose(jtag_ir_capture) |=> ##1 jtag_ir_shift ##[2:4] jtag_ir_update\nendproperty",
        "sva2": "property p_jtag_edge_det_ir_scan;\n@(posedge tck)     $rose(jtag_ir_capture) |=> ##1 jtag_ir_shift ##[2:4] jtag_ir_update;\nendproperty\nassert_p_jtag_edge_det_ir_scan:assert property (p_jtag_edge_det_ir_scan) else $error(\"\");"
    },
    {
        "id": "3862_3863",
        "sva1": "property p_sata_edge_det_oob_signal;\n@(posedge sata_clk)     $rose(sata_oob_start) |-> ##[3:7] sata_oob_complete ##0 sata_phy_ready\nendproperty",
        "sva2": "property p_sata_edge_det_oob_signal;\n@(posedge sata_clk)     $rose(sata_oob_start) |-> ##[3:7] (sata_oob_complete ##0 sata_phy_ready);\nendproperty\nassert_p_sata_edge_det_oob_signal:assert property (p_sata_edge_det_oob_signal) else $error(\"\");"
    },
    {
        "id": "3863_3864",
        "sva1": "property p_pcie_edge_det_link_up;\n@(posedge pcie_clk)     $rose(ltssm_link_up) |=> ##[100:200] dl_up ##0 cfg_link_width == $past(cfg_link_width_q,3)\nendproperty",
        "sva2": "property p_pcie_edge_det_link_up;\n@(posedge pcie_clk)     $rose(ltssm_link_up) |=> ##[100:200] dl_up ##0 cfg_link_width == $past(cfg_link_width_q,3);\nendproperty\nassert_p_pcie_edge_det_link_up:assert property (p_pcie_edge_det_link_up) else $error(\"\");"
    },
    {
        "id": "3864_3865",
        "sva1": "property p_rd_edge_det_axi_valid_handshake;\n@(posedge axi_clk)     $rose(rd_axi_valid) |-> ##[1:3] rd_axi_ready ##0 axi_burst_len == $past(axi_burst_len_q,2)\nendproperty",
        "sva2": "property p_rd_edge_det_axi_valid_handshake;\n@(posedge axi_clk)     $rose(rd_axi_valid) |-> ##[1:3] (rd_axi_ready ##0 axi_burst_len == $past(axi_burst_len_q, 2));\nendproperty\nassert_p_rd_edge_det_axi_valid_handshake:assert property (p_rd_edge_det_axi_valid_handshake) else $error(\"\");"
    },
    {
        "id": "3865_3866",
        "sva1": "property p_video_edge_det_vsync_start;\n@(posedge pixel_clk)     $rose(video_vsync) |=> ##[800:1600] $fell(video_vsync) ##0 video_line_count == 0\nendproperty",
        "sva2": "property p_video_edge_det_vsync_start;\n@(posedge pixel_clk)     $rose(video_vsync) |=> ##[800:1600] $fell(video_vsync) ##0 (video_line_count == 0);\nendproperty\nassert_p_video_edge_det_vsync_start:assert property (p_video_edge_det_vsync_start) else $error(\"\");"
    },
    {
        "id": "3866_3867",
        "sva1": "property p_audio_edge_det_sample_ready;\n@(posedge audio_bclk)     $rose(audio_lrclk) |-> ##[32:64] audio_sample_ready ##0 audio_bit_counter == 0\nendproperty",
        "sva2": "property p_audio_edge_det_sample_ready;\n@(posedge audio_bclk)     $rose(audio_lrclk) |-> ##[32:64] audio_sample_ready ##0 audio_bit_counter == 0;\nendproperty\nassert_p_audio_edge_det_sample_ready:assert property (p_audio_edge_det_sample_ready) else $error(\"\");"
    },
    {
        "id": "3867_3868",
        "sva1": "property p_nand_edge_det_ecc_correction;\n@(posedge nand_clk)     $rose(nand_ecc_err) |-> ##[2:4] nand_ecc_corrected ##0 nand_ecc_log[1:0] != 2'b00\nendproperty",
        "sva2": "property p_nand_edge_det_ecc_correction;\n@(posedge nand_clk)         $rose(nand_ecc_err) |-> ##[2:4] nand_ecc_corrected ##0 (nand_ecc_log[1:0] != 2'b00);\nendproperty\nassert_p_nand_edge_det_ecc_correction:assert property (p_nand_edge_det_ecc_correction) else $error(\"\");"
    },
    {
        "id": "3868_3869",
        "sva1": "property p_mem_edge_det_auto_refresh;\n@(posedge mem_clk)     $rose(mem_ref_req) |-> ##[4:8] mem_ref_ack ##0 mem_bank_active == 4'b0000\nendproperty",
        "sva2": "property p_mem_edge_det_auto_refresh;\n@(posedge mem_clk)     $rose(mem_ref_req) |-> ##[4:8] mem_ref_ack ##0 (mem_bank_active == 4'b0000);\nendproperty\nassert_p_mem_edge_det_auto_refresh:assert property (p_mem_edge_det_auto_refresh) else $error(\"\");"
    },
    {
        "id": "3869_3870",
        "sva1": "property p_sensor_edge_det_data_update;\n@(posedge sensor_clk)     $rose(sensor_data_ready) |=> ##1 sensor_data_valid ##[0:1] $stable(sensor_calib_value)\nendproperty",
        "sva2": "property p_sensor_edge_det_data_update;\n@(posedge sensor_clk)     $rose(sensor_data_ready) |=> ##1 sensor_data_valid ##[0:1] $stable(sensor_calib_value);\nendproperty\nassert_p_sensor_edge_det_data_update:assert property (p_sensor_edge_det_data_update) else $error(\"\");"
    },
    {
        "id": "3870_3871",
        "sva1": "property p_crypto_edge_det_engine_busy;\n@(posedge crypto_clk)     $rose(crypto_start) |=> ##[8:16] crypto_busy ##0 crypto_status[3] == 1'b1\nendproperty",
        "sva2": "property p_crypto_edge_det_engine_busy;\n@(posedge crypto_clk)     $rose(crypto_start) |=> ##[8:16] crypto_busy ##0 crypto_status[3] == 1'b1;\nendproperty\nassert_p_crypto_edge_det_engine_busy:assert property (p_crypto_edge_det_engine_busy) else $error(\"\");"
    },
    {
        "id": "3871_3872",
        "sva1": "property p_fpga_edge_det_config_start;\n@(posedge cfg_clk)     $rose(fpga_prog_b) |=> ##[1000:2000] fpga_init_b ##0 fpga_done == 1'b0\nendproperty",
        "sva2": "property p_fpga_edge_det_config_start;\n@(posedge cfg_clk)     $rose(fpga_prog_b) |=> ##[1000:2000] (fpga_init_b ##0 (fpga_done == 1'b0));\nendproperty\nassert_p_fpga_edge_det_config_start:assert property (p_fpga_edge_det_config_start) else $error(\"\");"
    },
    {
        "id": "3872_3873",
        "sva1": "property p_clock_edge_det_switch_over;\n@(posedge clk_primary)     $rose(clk_switch_req) |=> ##[2:4] clk_secondary_active ##0 $fell(clk_primary_ready)\nendproperty",
        "sva2": "property p_clock_edge_det_switch_over;\n@(posedge clk_primary)     $rose(clk_switch_req) |=> ##[2:4] clk_secondary_active ##0 $fell(clk_primary_ready);\nendproperty\nassert_p_clock_edge_det_switch_over:assert property (p_clock_edge_det_switch_over) else $error(\"\");"
    },
    {
        "id": "3873_3874",
        "sva1": "property p_serdes_edge_det_align_done;\n@(posedge serdes_clk)     $rose(serdes_align_start) |-> ##[128:256] serdes_align_done ##0 serdes_lane_lock == 8'hFF\nendproperty",
        "sva2": "property p_serdes_edge_det_align_done;\n@(posedge serdes_clk)     $rose(serdes_align_start) |-> ##[128:256] serdes_align_done ##0 (serdes_lane_lock == 8'hFF);\nendproperty\nassert_p_serdes_edge_det_align_done:assert property (p_serdes_edge_det_align_done) else $error(\"\");"
    },
    {
        "id": "3874_3875",
        "sva1": "property p_wr_edge_det_fifo_overflow_check;\n@(posedge sys_clk)     $rose(wr_fifo_full) |=> ##2 (!wr_enable || (fifo_watermark > fifo_capacity))\nendproperty",
        "sva2": "property p_wr_edge_det_fifo_overflow_check;\n@(posedge sys_clk)     $rose(wr_fifo_full) |=> ##2 (!wr_enable || (fifo_watermark > fifo_capacity));\nendproperty\nassert_p_wr_edge_det_fifo_overflow_check:assert property (p_wr_edge_det_fifo_overflow_check) else $error(\"\");"
    },
    {
        "id": "3875_3876",
        "sva1": "property p_power_edge_det_good_sequence;\n@(posedge pmu_clk)     $rose(power_good) |-> ##[3:5] regulator_enable ##0 $stable(core_voltage)\nendproperty",
        "sva2": "property p_power_edge_det_good_sequence;\n@(posedge pmu_clk)     $rose(power_good) |-> ##[3:5] regulator_enable ##0 $stable(core_voltage);\nendproperty\nassert_p_power_edge_det_good_sequence:assert property (p_power_edge_det_good_sequence) else $error(\"\");"
    },
    {
        "id": "3876_3877",
        "sva1": "property p_temp_edge_det_threshold;\n@(posedge monitor_clk)     $rose(temp_alert) |=> ##[10:20] temp_shutdown ##0 fan_speed == fan_max\nendproperty",
        "sva2": "property p_temp_edge_det_threshold;\n@(posedge monitor_clk)     $rose(temp_alert) |=> ##[10:20] temp_shutdown ##0 (fan_speed == fan_max);\nendproperty\nassert_p_temp_edge_det_threshold:assert property (p_temp_edge_det_threshold) else $error(\"\");"
    },
    {
        "id": "3877_3878",
        "sva1": "property p_security_edge_det_tamper;\n@(posedge secure_clk)     $rose(tamper_detect) |-> ##1 erase_flash ##[5:10] security_lockdown\nendproperty",
        "sva2": "property p_security_edge_det_tamper;\n@(posedge secure_clk)         $rose(tamper_detect) |-> ##1 erase_flash ##[5:10] security_lockdown;\nendproperty\nassert_p_security_edge_det_tamper:assert property (p_security_edge_det_tamper) else $error(\"\");"
    },
    {
        "id": "3878_3879",
        "sva1": "property p_debug_edge_det_trace_capture;\n@(posedge trace_clk)     $rose(trace_trigger) |=> ##[8:16] trace_buffer_full ##0 trace_pointer == trace_depth\nendproperty",
        "sva2": "property p_debug_edge_det_trace_capture;\n@(posedge trace_clk)     $rose(trace_trigger) |=> ##[8:16] trace_buffer_full ##0 trace_pointer == trace_depth;\nendproperty\nassert_p_debug_edge_det_trace_capture:assert property (p_debug_edge_det_trace_capture) else $error(\"\");"
    },
    {
        "id": "3879_3880",
        "sva1": "property p_test_edge_det_scan_enable;\n@(posedge scan_clk)     $rose(scan_enable) |=> ##[50:100] scan_out_valid ##0 $stable(scan_in_pattern)\nendproperty",
        "sva2": "property p_test_edge_det_scan_enable;\n@(posedge scan_clk)     $rose(scan_enable) |=> ##[50:100] scan_out_valid ##0 $stable(scan_in_pattern);\nendproperty\nassert_p_test_edge_det_scan_enable:assert property (p_test_edge_det_scan_enable) else $error(\"\");"
    },
    {
        "id": "3880_3881",
        "sva1": "property p_mipi_edge_det_lp_mode;\n@(posedge mipi_clk)     $rose(mipi_lp_entry) |-> ##[8:16] mipi_hs_exit ##0 mipi_lane_state == 2'b00\nendproperty",
        "sva2": "property p_mipi_edge_det_lp_mode;\n@(posedge mipi_clk)     $rose(mipi_lp_entry) |-> ##[8:16] mipi_hs_exit ##0 (mipi_lane_state == 2'b00);\nendproperty\nassert_p_mipi_edge_det_lp_mode:assert property (p_mipi_edge_det_lp_mode) else $error(\"\");"
    },
    {
        "id": "3881_3882",
        "sva1": "property p_boot_edge_det_rom_access;\n@(posedge boot_clk)     $rose(boot_rom_cs) |-> ##[2:4] boot_rom_rd ##0 boot_addr == $past(boot_addr_q,1)\nendproperty",
        "sva2": "property p_boot_edge_det_rom_access;\n@(posedge boot_clk)     $rose(boot_rom_cs) |-> ##[2:4] (boot_rom_rd ##0 (boot_addr == $past(boot_addr_q, 1)));\nendproperty\nassert_p_boot_edge_det_rom_access:assert property (p_boot_edge_det_rom_access) else $error(\"\");"
    },
    {
        "id": "3882_3883",
        "sva1": "property p_led_edge_det_pwm_dimming;\n@(posedge led_clk)     $rose(led_brightness_change) |=> ##[5:10] $stable(led_pwm_duty) ##0 led_fade_complete\nendproperty",
        "sva2": "property p_led_edge_det_pwm_dimming;\n@(posedge led_clk)     $rose(led_brightness_change) |=> ##[5:10] $stable(led_pwm_duty) ##0 led_fade_complete;\nendproperty\nassert_p_led_edge_det_pwm_dimming:assert property (p_led_edge_det_pwm_dimming) else $error(\"\");"
    },
    {
        "id": "3883_3884",
        "sva1": "property p_rtc_edge_det_alarm;\n@(posedge rtc_clk)     $rose(rtc_alarm_set) |-> ##[60:120] rtc_alarm_trigger ##0 rtc_counter == rtc_alarm_value\nendproperty",
        "sva2": "property p_rtc_edge_det_alarm;\n@(posedge rtc_clk)     $rose(rtc_alarm_set) |-> ##[60:120] (rtc_alarm_trigger ##0 (rtc_counter == rtc_alarm_value));\nendproperty\nassert_p_rtc_edge_det_alarm:assert property (p_rtc_edge_det_alarm) else $error(\"\");"
    },
    {
        "id": "3884_3885",
        "sva1": "property p_int_edge_det_msi_ack_sequence;\n@(posedge pcie_clk)     $rose(msi_int_pending) |-> ##1 msi_ack ##[2:4] $fell(msi_int_pending)\nendproperty",
        "sva2": "property p_int_edge_det_msi_ack_sequence;\n@(posedge pcie_clk)         $rose(msi_int_pending) |-> ##1 msi_ack ##[2:4] $fell(msi_int_pending);\nendproperty\nassert_p_int_edge_det_msi_ack_sequence:assert property (p_int_edge_det_msi_ack_sequence) else $error(\"\");"
    },
    {
        "id": "3885_3886",
        "sva1": "property p_fuse_edge_det_programming;\n@(posedge efuse_clk)     $rose(efuse_prog) |=> ##[20:40] efuse_verify ##0 efuse_data == efuse_prog_data\nendproperty",
        "sva2": "property p_fuse_edge_det_programming;\n@(posedge efuse_clk)     $rose(efuse_prog) |=> ##[20:40] efuse_verify ##0 efuse_data == efuse_prog_data;\nendproperty\nassert_p_fuse_edge_det_programming:assert property (p_fuse_edge_det_programming) else $error(\"\");"
    },
    {
        "id": "3886_3887",
        "sva1": "property p_analog_edge_det_cal_start;\n@(posedge adc_clk)     $rose(adc_cal_start) |-> ##[16:32] adc_cal_done ##0 $stable(adc_offset)\nendproperty",
        "sva2": "property p_analog_edge_det_cal_start;\n@(posedge adc_clk)     $rose(adc_cal_start) |-> ##[16:32] adc_cal_done ##0 $stable(adc_offset);\nendproperty\nassert_p_analog_edge_det_cal_start:assert property (p_analog_edge_det_cal_start) else $error(\"\");"
    },
    {
        "id": "3887_3888",
        "sva1": "property p_bist_edge_det_test_complete;\n@(posedge bist_clk)     $rose(bist_start) |=> ##[256:512] bist_done ##0 bist_error_count == 0\nendproperty",
        "sva2": "property p_bist_edge_det_test_complete;\n@(posedge bist_clk)     $rose(bist_start) |=> ##[256:512] bist_done ##0 (bist_error_count == 0);\nendproperty\nassert_p_bist_edge_det_test_complete:assert property (p_bist_edge_det_test_complete) else $error(\"\");"
    },
    {
        "id": "3888_3889",
        "sva1": "property p_power_edge_det_voltage_scale;\n@(posedge pmu_clk)     $rose(dvfs_request) |=> ##[8:16] voltage_scale_done ##0 $stable(core_frequency)\nendproperty",
        "sva2": "property p_power_edge_det_voltage_scale;\n@(posedge pmu_clk)     $rose(dvfs_request) |=> ##[8:16] voltage_scale_done ##0 $stable(core_frequency);\nendproperty\nassert_p_power_edge_det_voltage_scale:assert property (p_power_edge_det_voltage_scale) else $error(\"\");"
    },
    {
        "id": "3889_3890",
        "sva1": "property p_clock_edge_det_pll_bypass;\n@(posedge ref_clk)     $rose(pll_bypass_req) |-> ##[4:8] pll_bypass_ack ##0 $stable(clock_mux_sel)\nendproperty",
        "sva2": "property p_clock_edge_det_pll_bypass;\n@(posedge ref_clk)     $rose(pll_bypass_req) |-> ##[4:8] pll_bypass_ack ##0 $stable(clock_mux_sel);\nendproperty\nassert_p_clock_edge_det_pll_bypass:assert property (p_clock_edge_det_pll_bypass) else $error(\"\");"
    },
    {
        "id": "3890_3891",
        "sva1": "property p_security_edge_det_key_load;\n@(posedge crypto_clk)     $rose(key_load_req) |-> ##1 key_load_ack ##[2:4] $stable(encrypt_engine_ready)\nendproperty",
        "sva2": "property p_security_edge_det_key_load;\n@(posedge crypto_clk)     $rose(key_load_req) |-> ##1 key_load_ack ##[2:4] $stable(encrypt_engine_ready);\nendproperty\nassert_p_security_edge_det_key_load:assert property (p_security_edge_det_key_load) else $error(\"\");"
    },
    {
        "id": "3891_3892",
        "sva1": "property p_mem_edge_det_ecc_scrub;\n@(posedge scrub_clk)     $rose(ecc_scrub_enable) |=> ##[1024:2048] scrub_complete ##0 ecc_corrected_bits == 0\nendproperty",
        "sva2": "property p_mem_edge_det_ecc_scrub;\n@(posedge scrub_clk)     $rose(ecc_scrub_enable) |=> ##[1024:2048] scrub_complete ##0 ecc_corrected_bits == 0;\nendproperty\nassert_p_mem_edge_det_ecc_scrub:assert property (p_mem_edge_det_ecc_scrub) else $error(\"\");"
    },
    {
        "id": "3892_3893",
        "sva1": "property p_io_edge_det_schmitt_trigger;\n@(posedge io_clk)     $rose(io_schmitt_enable) |-> ##[2:4] $stable(io_hysteresis) ##0 io_noise_filter == 1'b1\nendproperty",
        "sva2": "property p_io_edge_det_schmitt_trigger;\n@(posedge io_clk)     $rose(io_schmitt_enable) |-> ##[2:4] $stable(io_hysteresis) ##0 io_noise_filter == 1'b1;\nendproperty\nassert_p_io_edge_det_schmitt_trigger:assert property (p_io_edge_det_schmitt_trigger) else $error(\"\");"
    },
    {
        "id": "3893_3894",
        "sva1": "property p_sensor_edge_det_calibration;\n@(posedge sensor_clk)     $rose(sensor_cal_start) |=> ##[64:128] sensor_cal_done ##0 $stable(sensor_offset)\nendproperty",
        "sva2": "property p_sensor_edge_det_calibration;\n@(posedge sensor_clk)     $rose(sensor_cal_start) |=> ##[64:128] sensor_cal_done ##0 $stable(sensor_offset);\nendproperty\nassert_p_sensor_edge_det_calibration:assert property (p_sensor_edge_det_calibration) else $error(\"\");"
    },
    {
        "id": "3894_3895",
        "sva1": "property p_net_edge_det_link_status;\n@(posedge phy_clk)     $rose(phy_link_up) |-> ##[1000:2000] mac_link_up ##0 eth_speed == 2'b10\nendproperty",
        "sva2": "property p_net_edge_det_link_status;\n@(posedge phy_clk)     $rose(phy_link_up) |-> ##[1000:2000] mac_link_up ##0 eth_speed == 2'b10;\nendproperty\nassert_p_net_edge_det_link_status:assert property (p_net_edge_det_link_status) else $error(\"\");"
    },
    {
        "id": "3895_3896",
        "sva1": "property p_ddr_edge_det_calibration_complete;\n@(posedge ddr_phy_clk)     $rose(ddr_calib_start) |=> ##[3:5] ddr_calib_done && $stable(ddr_dqs_delay)\nendproperty",
        "sva2": "property p_ddr_edge_det_calibration_complete;\n@(posedge ddr_phy_clk)     $rose(ddr_calib_start) |=> ##[3:5] (ddr_calib_done && $stable(ddr_dqs_delay));\nendproperty\nassert_p_ddr_edge_det_calibration_complete:assert property (p_ddr_edge_det_calibration_complete) else $error(\"\");"
    },
    {
        "id": "3896_3897",
        "sva1": "property p_test_edge_det_bscan_update;\n@(posedge jtag_clk)     $rose(bscan_update) |-> ##1 bscan_capture ##[3:5] $stable(bscan_ir)\nendproperty",
        "sva2": "property p_test_edge_det_bscan_update;\n@(posedge jtag_clk)     $rose(bscan_update) |-> ##1 bscan_capture ##[3:5] $stable(bscan_ir);\nendproperty\nassert_p_test_edge_det_bscan_update:assert property (p_test_edge_det_bscan_update) else $error(\"\");"
    },
    {
        "id": "3897_3898",
        "sva1": "property p_debug_edge_det_breakpoint;\n@(posedge dbg_clk)     $rose(dbg_breakpoint_hit) |=> ##1 dbg_cpu_halt ##[2:4] dbg_reg_access\nendproperty",
        "sva2": "property p_debug_edge_det_breakpoint;\n@(posedge dbg_clk)     $rose(dbg_breakpoint_hit) |=> ##1 dbg_cpu_halt ##[2:4] dbg_reg_access;\nendproperty\nassert_p_debug_edge_det_breakpoint:assert property (p_debug_edge_det_breakpoint) else $error(\"\");"
    },
    {
        "id": "3898_3899",
        "sva1": "property p_clock_edge_det_glitch_detect;\n@(posedge clk_monitor)     $rose(clk_glitch_detect) |-> ##[1:3] clk_switch_holdoff ##0 $stable(clk_monitor_count)\nendproperty",
        "sva2": "property p_clock_edge_det_glitch_detect;\n@(posedge clk_monitor)     $rose(clk_glitch_detect) |-> ##[1:3] clk_switch_holdoff ##0 $stable(clk_monitor_count);\nendproperty\nassert_p_clock_edge_det_glitch_detect:assert property (p_clock_edge_det_glitch_detect) else $error(\"\");"
    },
    {
        "id": "3899_3900",
        "sva1": "property p_pll_edge_det_lock_sequence_check;\n@(posedge ref_clk)     $rose(pll_reset_n) |-> ##[5:8] pll_lock ##0 $stable(pll_vco_freq)\nendproperty",
        "sva2": "property p_pll_edge_det_lock_sequence_check;\n@(posedge ref_clk)     $rose(pll_reset_n) |-> ##[5:8] (pll_lock ##0 $stable(pll_vco_freq));\nendproperty\nassert_p_pll_edge_det_lock_sequence_check:assert property (p_pll_edge_det_lock_sequence_check) else $error(\"\");"
    },
    {
        "id": "3900_3901",
        "sva1": "property p_uart_edge_det_break_condition;\n@(posedge baud_clk)     $rose(uart_rx_break) |-> ##[7:9] uart_frame_error || (uart_rx_data == 8'h00)\nendproperty",
        "sva2": "property p_uart_edge_det_break_condition;\n@(posedge baud_clk)     $rose(uart_rx_break) |-> ##[7:9] (uart_frame_error || (uart_rx_data == 8'h00));\nendproperty\nassert_p_uart_edge_det_break_condition:assert property (p_uart_edge_det_break_condition) else $error(\"\");"
    },
    {
        "id": "3901_3902",
        "sva1": "property p_pwm_edge_det_duty_cycle_update;\n@(posedge pwm_clk)     $rose(pwm_update_req) |=> ##1 pwm_update_ack ##[0:2] $stable(pwm_duty_cycle)\nendproperty",
        "sva2": "property p_pwm_edge_det_duty_cycle_update;\n@(posedge pwm_clk)     $rose(pwm_update_req) |=> ##1 pwm_update_ack ##[0:2] $stable(pwm_duty_cycle);\nendproperty\nassert_p_pwm_edge_det_duty_cycle_update:assert property (p_pwm_edge_det_duty_cycle_update) else $error(\"\");"
    },
    {
        "id": "3902_3903",
        "sva1": "property p_adc_edge_det_conversion_start;\n@(posedge adc_clk)     $rose(adc_start_conv) |-> ##[8:12] adc_data_valid && !adc_overflow\nendproperty",
        "sva2": "property p_adc_edge_det_conversion_start;\n@(posedge adc_clk)         $rose(adc_start_conv) |-> ##[8:12] (adc_data_valid && !adc_overflow);\nendproperty\nassert_p_adc_edge_det_conversion_start:assert property (p_adc_edge_det_conversion_start) else $error(\"\");"
    },
    {
        "id": "3903_3904",
        "sva1": "property fall_edge_detection_16;\n@(negedge clk_pll) @(posedge clk_ref)     $fell(lock_detect) |=> ##3 $fell(vco_ready) ##2 !calibration_done\nendproperty",
        "sva2": "property fall_edge_detection_16;\n@(negedge clk_pll) @(posedge clk_ref)     $fell(lock_detect) |=> ##3 $fell(vco_ready) ##2 !calibration_done;\nendproperty\nassert_fall_edge_detection_16:assert property (fall_edge_detection_16) else $error(\"\");"
    },
    {
        "id": "3904_3905",
        "sva1": "property fall_edge_detection_17;\n@(posedge clk_eth) @(negedge clk_mac)     $fell(tx_en) && !crc_error |-> ##[2:5] $fell(tx_er) ##3 !tx_done\nendproperty",
        "sva2": "property fall_edge_detection_17;\n@(posedge clk_eth) @(negedge clk_mac)         ($fell(tx_en) && !crc_error) |-> ##[2:5] $fell(tx_er) ##3 !tx_done;\nendproperty\nassert_fall_edge_detection_17:assert property (fall_edge_detection_17) else $error(\"\");"
    },
    {
        "id": "3905_3906",
        "sva1": "property fall_edge_detection_26;\n@(negedge clk_hbm) @(posedge clk_dfi)     $fell(dfi_valid) |=> ##[4:8] $fell(dfi_ready) ##2 !transfer_complete\nendproperty",
        "sva2": "property fall_edge_detection_26;\n@(negedge clk_hbm) @(posedge clk_dfi)     $fell(dfi_valid) |=> ##[4:8] $fell(dfi_ready) ##2 !transfer_complete;\nendproperty\nassert_fall_edge_detection_26:assert property (fall_edge_detection_26) else $error(\"\");"
    },
    {
        "id": "3906_3907",
        "sva1": "property fall_edge_detection_2;\n@(negedge clk_core) @(posedge clk_periph)     $fell(interrupt_mask) |=> ##1 $stable(irq_status)[*2] ##3 $onehot0(irq_vector)\nendproperty",
        "sva2": "property fall_edge_detection_2;\n@(negedge clk_core) @(posedge clk_periph)     $fell(interrupt_mask) |=> ##1 $stable(irq_status)[*2] ##3 $onehot0(irq_vector);\nendproperty\nassert_fall_edge_detection_2:assert property (fall_edge_detection_2) else $error(\"\");"
    },
    {
        "id": "3907_3908",
        "sva1": "property fall_edge_detection_32;\n@(negedge clk_octobus) @(posedge clk_strobe)     $fell(strobe_en) |=> ##3 $fell(data_valid) ##2 !octet_complete\nendproperty",
        "sva2": "property fall_edge_detection_32;\n@(negedge clk_octobus) @(posedge clk_strobe)         $fell(strobe_en) |=> ##3 $fell(data_valid) ##2 !octet_complete;\nendproperty\nassert_fall_edge_detection_32:assert property (fall_edge_detection_32) else $error(\"\");"
    },
    {
        "id": "3908_3909",
        "sva1": "property fall_edge_detection_43;\n@(posedge clk_star) @(negedge clk_vc_valid)     $fell(vc0_valid) |-> ##1 $fell(vc1_valid) ##[3:6] !vc_arb_grant\nendproperty",
        "sva2": "property fall_edge_detection_43;\n@(posedge clk_star) @(negedge clk_vc_valid)         $fell(vc0_valid) |-> ##1 $fell(vc1_valid) ##[3:6] !vc_arb_grant;\nendproperty\nassert_fall_edge_detection_43:assert property (fall_edge_detection_43) else $error(\"\");"
    },
    {
        "id": "3909_3910",
        "sva1": "property fall_edge_detection_45;\n@(posedge clk_mesh) @(negedge clk_route)     $fell(route_valid) |-> ##[2:5] $fell(route_ready) ##3 !flit_valid\nendproperty",
        "sva2": "property fall_edge_detection_45;\n@(posedge clk_mesh) @(negedge clk_route)     $fell(route_valid) |-> ##[2:5] $fell(route_ready) ##3 !flit_valid;\nendproperty\nassert_fall_edge_detection_45:assert property (fall_edge_detection_45) else $error(\"\");"
    },
    {
        "id": "3910_3911",
        "sva1": "property fall_edge_detection_48;\n@(negedge clk_butterfly) @(posedge clk_stage)     $fell(stage_valid) |=> ##2 $fell(stage_ready)[*3] ##1 !path_complete\nendproperty",
        "sva2": "property fall_edge_detection_48;\n@(negedge clk_butterfly) @(posedge clk_stage)     $fell(stage_valid) |=> ##2 $fell(stage_ready)[*3] ##1 !path_complete;\nendproperty\nassert_fall_edge_detection_48:assert property (fall_edge_detection_48) else $error(\"\");"
    },
    {
        "id": "3911_3912",
        "sva1": "property fall_edge_detection_7;\n@(posedge clk_pcie) @(negedge clk_serdes)     $fell(link_up) |-> ##5 $fell(phy_ready) ##2 !training_done\nendproperty",
        "sva2": "property fall_edge_detection_7;\n@(posedge clk_pcie) @(negedge clk_serdes)     $fell(link_up) |-> ##5 $fell(phy_ready) ##2 !training_done;\nendproperty\nassert_fall_edge_detection_7:assert property (fall_edge_detection_7) else $error(\"\");"
    },
    {
        "id": "3912_3913",
        "sva1": "property fall_edge_detection_8;\n@(negedge clk_axi) @(posedge clk_ahb)     $fell(awvalid) && awready |=> ##1 $fell(wvalid) ##3 !bvalid\nendproperty",
        "sva2": "property fall_edge_detection_8;\n@(negedge clk_axi) @(posedge clk_ahb)     ($fell(awvalid) && awready) |=> ##1 $fell(wvalid) ##3 !bvalid;\nendproperty\nassert_fall_edge_detection_8:assert property (fall_edge_detection_8) else $error(\"\");"
    },
    {
        "id": "3913_3914",
        "sva1": "property axi_burst_stability;\n@(posedge clk_axi)      axi_valid && !axi_ready |-> $stable(axi_data) throughout axi_ready[->1]\nendproperty",
        "sva2": "property axi_burst_stability;\n@(posedge clk_axi)         (axi_valid && !axi_ready) |-> $stable(axi_data) throughout axi_ready[->1];\nendproperty\nassert_axi_burst_stability:assert property (axi_burst_stability) else $error(\"\");"
    },
    {
        "id": "3914_3915",
        "sva1": "property cache_tag_stability;\n@(posedge clk_cache)      cache_hit |-> $stable(cache_tag)[*2] ##1 cache_valid\nendproperty",
        "sva2": "property cache_tag_stability;\n@(posedge clk_cache)         cache_hit == 1'b1 |-> $stable(cache_tag)[*2] ##1 cache_valid;\nendproperty\nassert_cache_tag_stability:assert property (cache_tag_stability) else $error(\"\");"
    },
    {
        "id": "3915_3916",
        "sva1": "property timer_stable_during_load;\n@(posedge clk_timer)      timer_load |-> $stable(timer_value) until timer_done\nendproperty",
        "sva2": "property timer_stable_during_load;\n@(posedge clk_timer)     timer_load == 1'b1 |-> $stable(timer_value) until timer_done;\nendproperty\nassert_timer_stable_during_load:assert property (timer_stable_during_load) else $error(\"\");"
    },
    {
        "id": "3916_3917",
        "sva1": "property ddr_stable_during_refresh;\n@(posedge clk_ddr)      ddr_refresh |-> $stable(ddr_cmd)[*8]\nendproperty",
        "sva2": "property ddr_stable_during_refresh;\n@(posedge clk_ddr)     ddr_refresh == 1'b1 |-> $stable(ddr_cmd)[*8];\nendproperty\nassert_ddr_stable_during_refresh:assert property (ddr_stable_during_refresh) else $error(\"\");"
    },
    {
        "id": "3917_3918",
        "sva1": "property spi_stable_during_xfer;\n@(posedge clk_spi)      spi_cs_n |-> $stable(spi_data)[*4] ##1 spi_done\nendproperty",
        "sva2": "property spi_stable_during_xfer;\n@(posedge clk_spi)     spi_cs_n |-> $stable(spi_data)[*4] ##1 spi_done;\nendproperty\nassert_spi_stable_during_xfer:assert property (spi_stable_during_xfer) else $error(\"\");"
    },
    {
        "id": "3918_3919",
        "sva1": "property pcie_config_stability;\n@(posedge clk_pcie)      pcie_cfg_en |-> $stable(pcie_cfg_data)[*3] ##1 pcie_cfg_ack\nendproperty",
        "sva2": "property pcie_config_stability;\n@(posedge clk_pcie)     pcie_cfg_en == 1'b1 |-> $stable(pcie_cfg_data)[*3] ##1 pcie_cfg_ack;\nendproperty\nassert_pcie_config_stability:assert property (pcie_config_stability) else $error(\"\");"
    },
    {
        "id": "3919_3920",
        "sva1": "property dram_ctrl_stability;\n@(posedge clk_dram)      dram_act_n |-> $stable(dram_cmd)[*2] ##1 dram_rdy\nendproperty",
        "sva2": "property dram_ctrl_stability;\n@(posedge clk_dram)         dram_act_n |-> $stable(dram_cmd)[*2] ##1 dram_rdy;\nendproperty\nassert_dram_ctrl_stability:assert property (dram_ctrl_stability) else $error(\"\");"
    },
    {
        "id": "3920_3921",
        "sva1": "property ethernet_mac_stability;\n@(posedge clk_eth)      eth_tx_en |-> $stable(eth_txd)[*4] ##1 eth_tx_rdy\nendproperty",
        "sva2": "property ethernet_mac_stability;\n@(posedge clk_eth)     eth_tx_en == 1'b1 |-> $stable(eth_txd)[*4] ##1 eth_tx_rdy;\nendproperty\nassert_ethernet_mac_stability:assert property (ethernet_mac_stability) else $error(\"\");"
    },
    {
        "id": "3921_3922",
        "sva1": "property usb_packet_stability;\n@(posedge clk_usb)      usb_tx_pkt |-> $stable(usb_tx_data) throughout usb_tx_ack\nendproperty",
        "sva2": "property usb_packet_stability;\n@(posedge clk_usb)     usb_tx_pkt |-> $stable(usb_tx_data) throughout usb_tx_ack;\nendproperty\nassert_usb_packet_stability:assert property (usb_packet_stability) else $error(\"\");"
    },
    {
        "id": "3922_3923",
        "sva1": "property adc_sample_stability;\n@(posedge clk_adc)      adc_start |-> $stable(adc_config)[*2] ##1 adc_done\nendproperty",
        "sva2": "property adc_sample_stability;\n@(posedge clk_adc)     adc_start == 1'b1 |-> $stable(adc_config)[*2] ##1 adc_done;\nendproperty\nassert_adc_sample_stability:assert property (adc_sample_stability) else $error(\"\");"
    },
    {
        "id": "3923_3924",
        "sva1": "property dsp_coeff_stability;\n@(posedge clk_dsp)      dsp_run |-> $stable(dsp_coeff)[*5]\nendproperty",
        "sva2": "property dsp_coeff_stability;\n@(posedge clk_dsp)     dsp_run == 1'b1 |-> $stable(dsp_coeff)[*5];\nendproperty\nassert_dsp_coeff_stability:assert property (dsp_coeff_stability) else $error(\"\");"
    },
    {
        "id": "3924_3925",
        "sva1": "property crypto_key_stability;\n@(posedge clk_crypto)      crypto_start |-> $stable(crypto_key)[*3] ##1 crypto_done\nendproperty",
        "sva2": "property crypto_key_stability;\n@(posedge clk_crypto)         crypto_start == 1'b1 |-> $stable(crypto_key)[*3] ##1 crypto_done;\nendproperty\nassert_crypto_key_stability:assert property (crypto_key_stability) else $error(\"\");"
    },
    {
        "id": "3925_3926",
        "sva1": "property sensor_data_stability;\n@(posedge clk_sensor)      sensor_en |-> $stable(sensor_data)[*2] ##1 sensor_rdy\nendproperty",
        "sva2": "property sensor_data_stability;\n@(posedge clk_sensor)     sensor_en == 1'b1 |-> $stable(sensor_data)[*2] ##1 sensor_rdy;\nendproperty\nassert_sensor_data_stability:assert property (sensor_data_stability) else $error(\"\");"
    },
    {
        "id": "3926_3927",
        "sva1": "property flash_cmd_stability;\n@(posedge clk_flash)      flash_cs_n |-> $stable(flash_cmd)[*4] ##1 flash_ack\nendproperty",
        "sva2": "property flash_cmd_stability;\n@(posedge clk_flash)         flash_cs_n == 1'b1 |-> $stable(flash_cmd)[*4] ##1 flash_ack;\nendproperty\nassert_flash_cmd_stability:assert property (flash_cmd_stability) else $error(\"\");"
    },
    {
        "id": "3927_3928",
        "sva1": "property gpio_stable_during_config;\n@(posedge clk_gpio)      gpio_cfg_en |-> $stable(gpio_cfg)[*2] ##1 gpio_cfg_done\nendproperty",
        "sva2": "property gpio_stable_during_config;\n@(posedge clk_gpio)     gpio_cfg_en == 1'b1 |-> $stable(gpio_cfg)[*2] ##1 gpio_cfg_done;\nendproperty\nassert_gpio_stable_during_config:assert property (gpio_stable_during_config) else $error(\"\");"
    },
    {
        "id": "3928_3929",
        "sva1": "property config_regs_stable_after_reset;\n@(posedge clk_sys)      $rose(sys_reset_n) |=> $stable(config_regs)[*4]\nendproperty",
        "sva2": "property config_regs_stable_after_reset;\n@(posedge clk_sys)     $rose(sys_reset_n) |=> $stable(config_regs)[*4];\nendproperty\nassert_config_regs_stable_after_reset:assert property (config_regs_stable_after_reset) else $error(\"\");"
    },
    {
        "id": "3929_3930",
        "sva1": "property pwm_stable_during_setup;\n@(posedge clk_pwm)      pwm_setup |-> $stable(pwm_cfg)[*3] ##1 pwm_run\nendproperty",
        "sva2": "property pwm_stable_during_setup;\n@(posedge clk_pwm)     pwm_setup |-> $stable(pwm_cfg)[*3] ##1 pwm_run;\nendproperty\nassert_pwm_stable_during_setup:assert property (pwm_stable_during_setup) else $error(\"\");"
    },
    {
        "id": "3930_3931",
        "sva1": "property i2c_stable_during_xfer;\n@(posedge clk_i2c)      i2c_start |-> $stable(i2c_data)[*8] ##1 i2c_stop\nendproperty",
        "sva2": "property i2c_stable_during_xfer;\n@(posedge clk_i2c)     i2c_start == 1'b1 |-> $stable(i2c_data)[*8] ##1 i2c_stop;\nendproperty\nassert_i2c_stable_during_xfer:assert property (i2c_stable_during_xfer) else $error(\"\");"
    },
    {
        "id": "3931_3932",
        "sva1": "property can_bus_stability;\n@(posedge clk_can)      can_tx |-> $stable(can_data)[*10] ##1 can_ack\nendproperty",
        "sva2": "property can_bus_stability;\n@(posedge clk_can)     can_tx == 1'b1 |-> $stable(can_data)[*10] ##1 can_ack;\nendproperty\nassert_can_bus_stability:assert property (can_bus_stability) else $error(\"\");"
    },
    {
        "id": "3932_3933",
        "sva1": "property sdio_cmd_stability;\n@(posedge clk_sdio)      sdio_cmd_en |-> $stable(sdio_cmd)[*4] ##1 sdio_cmd_ack\nendproperty",
        "sva2": "property sdio_cmd_stability;\n@(posedge clk_sdio)     sdio_cmd_en == 1'b1 |-> $stable(sdio_cmd)[*4] ##1 sdio_cmd_ack;\nendproperty\nassert_sdio_cmd_stability:assert property (sdio_cmd_stability) else $error(\"\");"
    },
    {
        "id": "3933_3934",
        "sva1": "property jtag_stable_during_shift;\n@(posedge clk_jtag)      jtag_shift |-> $stable(jtag_tdi)[*32] ##1 jtag_update\nendproperty",
        "sva2": "property jtag_stable_during_shift;\n@(posedge clk_jtag)     jtag_shift == 1'b1 |-> $stable(jtag_tdi)[*32] ##1 jtag_update;\nendproperty\nassert_jtag_stable_during_shift:assert property (jtag_stable_during_shift) else $error(\"\");"
    },
    {
        "id": "3934_3935",
        "sva1": "property mmc_data_stability;\n@(posedge clk_mmc)      mmc_write |-> $stable(mmc_data)[*512] ##1 mmc_done\nendproperty",
        "sva2": "property mmc_data_stability;\n@(posedge clk_mmc)     mmc_write == 1'b1 |-> $stable(mmc_data)[*512] ##1 mmc_done;\nendproperty\nassert_mmc_data_stability:assert property (mmc_data_stability) else $error(\"\");"
    },
    {
        "id": "3935_3936",
        "sva1": "property pci_stable_during_config;\n@(posedge clk_pci)      pci_cfg_en |-> $stable(pci_cfg_data)[*2] ##1 pci_cfg_ack\nendproperty",
        "sva2": "property pci_stable_during_config;\n@(posedge clk_pci)     pci_cfg_en == 1'b1 |-> $stable(pci_cfg_data)[*2] ##1 pci_cfg_ack;\nendproperty\nassert_pci_stable_during_config:assert property (pci_stable_during_config) else $error(\"\");"
    },
    {
        "id": "3936_3937",
        "sva1": "property sata_stable_during_xfer;\n@(posedge clk_sata)      sata_xmit |-> $stable(sata_data)[*256] ##1 sata_ack\nendproperty",
        "sva2": "property sata_stable_during_xfer;\n@(posedge clk_sata)     sata_xmit == 1'b1 |-> $stable(sata_data)[*256] ##1 sata_ack;\nendproperty\nassert_sata_stable_during_xfer:assert property (sata_stable_during_xfer) else $error(\"\");"
    },
    {
        "id": "3937_3938",
        "sva1": "property vga_stable_during_sync;\n@(posedge clk_vga)      vga_hsync |-> $stable(vga_data)[*800]\nendproperty",
        "sva2": "property vga_stable_during_sync;\n@(posedge clk_vga)     vga_hsync == 1'b1 |-> $stable(vga_data)[*800];\nendproperty\nassert_vga_stable_during_sync:assert property (vga_stable_during_sync) else $error(\"\");"
    },
    {
        "id": "3938_3939",
        "sva1": "property audio_sample_stability;\n@(posedge clk_audio)      audio_en |-> $stable(audio_data)[*128] ##1 audio_done\nendproperty",
        "sva2": "property audio_sample_stability;\n@(posedge clk_audio)     audio_en == 1'b1 |-> $stable(audio_data)[*128] ##1 audio_done;\nendproperty\nassert_audio_sample_stability:assert property (audio_sample_stability) else $error(\"\");"
    },
    {
        "id": "3939_3940",
        "sva1": "property nfc_stable_during_xfer;\n@(posedge clk_nfc)      nfc_xfer |-> $stable(nfc_data)[*64] ##1 nfc_ack\nendproperty",
        "sva2": "property nfc_stable_during_xfer;\n@(posedge clk_nfc)     nfc_xfer == 1'b1 |-> $stable(nfc_data)[*64] ##1 nfc_ack;\nendproperty\nassert_nfc_stable_during_xfer:assert property (nfc_stable_during_xfer) else $error(\"\");"
    },
    {
        "id": "3940_3941",
        "sva1": "property zigbee_stable_during_tx;\n@(posedge clk_zigbee)      zigbee_tx |-> $stable(zigbee_data)[*32] ##1 zigbee_ack\nendproperty",
        "sva2": "property zigbee_stable_during_tx;\n@(posedge clk_zigbee)     zigbee_tx == 1'b1 |-> $stable(zigbee_data)[*32] ##1 zigbee_ack;\nendproperty\nassert_zigbee_stable_during_tx:assert property (zigbee_stable_during_tx) else $error(\"\");"
    },
    {
        "id": "3941_3942",
        "sva1": "property bluetooth_stable_during_pkt;\n@(posedge clk_bt)      bt_tx_pkt |-> $stable(bt_data)[*16] ##1 bt_ack\nendproperty",
        "sva2": "property bluetooth_stable_during_pkt;\n@(posedge clk_bt)     bt_tx_pkt == 1'b1 |-> $stable(bt_data)[*16] ##1 bt_ack;\nendproperty\nassert_bluetooth_stable_during_pkt:assert property (bluetooth_stable_during_pkt) else $error(\"\");"
    },
    {
        "id": "3942_3943",
        "sva1": "property wifi_stable_during_frame;\n@(posedge clk_wifi)      wifi_tx_frame |-> $stable(wifi_data)[*256] ##1 wifi_ack\nendproperty",
        "sva2": "property wifi_stable_during_frame;\n@(posedge clk_wifi)     wifi_tx_frame == 1'b1 |-> $stable(wifi_data)[*256] ##1 wifi_ack;\nendproperty\nassert_wifi_stable_during_frame:assert property (wifi_stable_during_frame) else $error(\"\");"
    },
    {
        "id": "3943_3944",
        "sva1": "property modem_stable_during_burst;\n@(posedge clk_modem)      modem_tx_burst |-> $stable(modem_data)[*64] ##1 modem_ack\nendproperty",
        "sva2": "property modem_stable_during_burst;\n@(posedge clk_modem)         modem_tx_burst == 1'b1 |-> $stable(modem_data)[*64] ##1 modem_ack;\nendproperty\nassert_modem_stable_during_burst:assert property (modem_stable_during_burst) else $error(\"\");"
    },
    {
        "id": "3944_3945",
        "sva1": "property satellite_stable_during_xfer;\n@(posedge clk_sat)      sat_tx |-> $stable(sat_data)[*1024] ##1 sat_ack\nendproperty",
        "sva2": "property satellite_stable_during_xfer;\n@(posedge clk_sat)     sat_tx == 1'b1 |-> $stable(sat_data)[*1024] ##1 sat_ack;\nendproperty\nassert_satellite_stable_during_xfer:assert property (satellite_stable_during_xfer) else $error(\"\");"
    },
    {
        "id": "3945_3946",
        "sva1": "property radar_stable_during_pulse;\n@(posedge clk_radar)      radar_pulse |-> $stable(radar_data)[*128] ##1 radar_done\nendproperty",
        "sva2": "property radar_stable_during_pulse;\n@(posedge clk_radar)     radar_pulse == 1'b1 |-> $stable(radar_data)[*128] ##1 radar_done;\nendproperty\nassert_radar_stable_during_pulse:assert property (radar_stable_during_pulse) else $error(\"\");"
    },
    {
        "id": "3946_3947",
        "sva1": "property lidar_stable_during_scan;\n@(posedge clk_lidar)      lidar_scan |-> $stable(lidar_data)[*256] ##1 lidar_done\nendproperty",
        "sva2": "property lidar_stable_during_scan;\n@(posedge clk_lidar)     lidar_scan == 1'b1 |-> $stable(lidar_data)[*256] ##1 lidar_done;\nendproperty\nassert_lidar_stable_during_scan:assert property (lidar_stable_during_scan) else $error(\"\");"
    },
    {
        "id": "3947_3948",
        "sva1": "property sonar_stable_during_ping;\n@(posedge clk_sonar)      sonar_ping |-> $stable(sonar_data)[*64] ##1 sonar_echo\nendproperty",
        "sva2": "property sonar_stable_during_ping;\n@(posedge clk_sonar)     sonar_ping == 1'b1 |-> $stable(sonar_data)[*64] ##1 sonar_echo;\nendproperty\nassert_sonar_stable_during_ping:assert property (sonar_stable_during_ping) else $error(\"\");"
    },
    {
        "id": "3948_3949",
        "sva1": "property thermal_stable_during_read;\n@(posedge clk_thermal)      thermal_read |-> $stable(thermal_data)[*8] ##1 thermal_rdy\nendproperty",
        "sva2": "property thermal_stable_during_read;\n@(posedge clk_thermal)     thermal_read == 1'b1 |-> $stable(thermal_data)[*8] ##1 thermal_rdy;\nendproperty\nassert_thermal_stable_during_read:assert property (thermal_stable_during_read) else $error(\"\");"
    },
    {
        "id": "3949_3950",
        "sva1": "property biometric_stable_during_auth;\n@(posedge clk_bio)      bio_auth |-> $stable(bio_data)[*16] ##1 bio_done\nendproperty",
        "sva2": "property biometric_stable_during_auth;\n@(posedge clk_bio)     bio_auth == 1'b1 |-> $stable(bio_data)[*16] ##1 bio_done;\nendproperty\nassert_biometric_stable_during_auth:assert property (biometric_stable_during_auth) else $error(\"\");"
    },
    {
        "id": "3950_3951",
        "sva1": "property interrupt_status_stable;\n@(posedge clk_int)      $fell(int_clear) |-> $stable(int_status)[*2]\nendproperty",
        "sva2": "property interrupt_status_stable;\n@(posedge clk_int)         $fell(int_clear) |-> $stable(int_status)[*2];\nendproperty\nassert_interrupt_status_stable:assert property (interrupt_status_stable) else $error(\"\");"
    },
    {
        "id": "3951_3952",
        "sva1": "property memory_read_stability;\n@(posedge clk_mem)      mem_read ##2 $stable(mem_addr)[*4] ##1 mem_ready\nendproperty",
        "sva2": "property memory_read_stability;\n@(posedge clk_mem)     mem_read ##2 (mem_addr == $past(mem_addr))[*4] ##1 mem_ready;\nendproperty\nassert_memory_read_stability:assert property (memory_read_stability) else $error(\"\");"
    },
    {
        "id": "3952_3953",
        "sva1": "property error_recovery_sequence_validation;\n@(posedge recovery_clk)     $fell(error_detected) |-> $past(repair_state,2) == 2'b10 ##1 $rose(operational)\nendproperty",
        "sva2": "property error_recovery_sequence_validation;\n@(posedge recovery_clk)     $fell(error_detected) |-> $past(repair_state,2) == 2'b10 ##1 $rose(operational);\nendproperty\nassert_error_recovery_sequence_validation:assert property (error_recovery_sequence_validation) else $error(\"\");"
    },
    {
        "id": "3953_3954",
        "sva1": "property memory_burst_consistency;\n@(posedge dram_clk)     burst_active |-> $past(burst_counter,3) == current_address[7:0]\nendproperty",
        "sva2": "property memory_burst_consistency;\n@(posedge dram_clk)         burst_active == 1'b1 |-> $past(burst_counter, 3) == current_address[7:0];\nendproperty\nassert_memory_burst_consistency:assert property (memory_burst_consistency) else $error(\"\");"
    },
    {
        "id": "3954_3955",
        "sva1": "property delayed_clock_gating_check;\n@(posedge power_clk)     $rose(clock_gate_enable) |-> ##3 $past(clock_status,3) == 1'b0\nendproperty",
        "sva2": "property delayed_clock_gating_check;\n@(posedge power_clk)     $rose(clock_gate_enable) |-> ##3 ($past(clock_status, 3) == 1'b0);\nendproperty\nassert_delayed_clock_gating_check:assert property (delayed_clock_gating_check) else $error(\"\");"
    },
    {
        "id": "3955_3956",
        "sva1": "property multi_cycle_fsm_state_check;\n@(posedge fsm_clk)     $changed(state_reg) |-> $past(next_state,2) == current_state\nendproperty",
        "sva2": "property multi_cycle_fsm_state_check;\n@(posedge fsm_clk)     $changed(state_reg) |-> $past(next_state, 2) == current_state;\nendproperty\nassert_multi_cycle_fsm_state_check:assert property (multi_cycle_fsm_state_check) else $error(\"\");"
    },
    {
        "id": "3956_3957",
        "sva1": "property delayed_power_state_transition;\n@(posedge pmu_clk)     $fell(deep_sleep) |-> $past(power_state,4) == 3'b101\nendproperty",
        "sva2": "property delayed_power_state_transition;\n@(posedge pmu_clk)         $fell(deep_sleep) |-> $past(power_state, 4) == 3'b101;\nendproperty\nassert_delayed_power_state_transition:assert property (delayed_power_state_transition) else $error(\"\");"
    },
    {
        "id": "3957_3958",
        "sva1": "property delayed_data_valid_check;\n@(posedge data_clk)     $rose(data_valid) |-> ##2 $past(data_ready,1) ##1 $fell(data_wait)\nendproperty",
        "sva2": "property delayed_data_valid_check;\n@(posedge data_clk)     $rose(data_valid) |-> ##2 $past(data_ready, 1) ##1 $fell(data_wait);\nendproperty\nassert_delayed_data_valid_check:assert property (delayed_data_valid_check) else $error(\"\");"
    },
    {
        "id": "3958_3959",
        "sva1": "property multi_cycle_crc_check;\n@(posedge serial_clk)     crc_valid |-> $past(crc_data,5) == $past(calculated_crc,2)\nendproperty",
        "sva2": "property multi_cycle_crc_check;\n@(posedge serial_clk)     crc_valid == 1'b1 |-> $past(crc_data, 5) == $past(calculated_crc, 2);\nendproperty\nassert_multi_cycle_crc_check:assert property (multi_cycle_crc_check) else $error(\"\");"
    },
    {
        "id": "3959_3960",
        "sva1": "property delayed_thermal_threshold;\n@(posedge sensor_clk)     $rose(thermal_alert) |-> $past(temperature,4) >= $past(threshold,2)\nendproperty",
        "sva2": "property delayed_thermal_threshold;\n@(posedge sensor_clk)     $rose(thermal_alert) |-> $past(temperature, 4) >= $past(threshold, 2);\nendproperty\nassert_delayed_thermal_threshold:assert property (delayed_thermal_threshold) else $error(\"\");"
    },
    {
        "id": "3960_3961",
        "sva1": "property multi_cycle_dma_transfer;\n@(posedge dma_clk)     dma_active |-> $past(dma_length,3) == $past(remaining_bytes,1)+1\nendproperty",
        "sva2": "property multi_cycle_dma_transfer;\n@(posedge dma_clk)     dma_active == 1'b1 |-> $past(dma_length, 3) == ($past(remaining_bytes, 1) + 1);\nendproperty\nassert_multi_cycle_dma_transfer:assert property (multi_cycle_dma_transfer) else $error(\"\");"
    },
    {
        "id": "3961_3962",
        "sva1": "property delayed_clock_switch_validation;\n@(posedge ref_clk)     $rose(clock_switch) |-> $past(clock_select,2) == $past(backup_select,4)\nendproperty",
        "sva2": "property delayed_clock_switch_validation;\n@(posedge ref_clk)         $rose(clock_switch) |-> $past(clock_select, 2) == $past(backup_select, 4);\nendproperty\nassert_delayed_clock_switch_validation:assert property (delayed_clock_switch_validation) else $error(\"\");"
    },
    {
        "id": "3962_3963",
        "sva1": "property security_state_consistency;\n@(posedge secure_clk)     $changed(security_level) |-> $past(auth_status,3) == 1'b1\nendproperty",
        "sva2": "property security_state_consistency;\n@(posedge secure_clk)     $changed(security_level) |-> $past(auth_status, 3) == 1'b1;\nendproperty\nassert_security_state_consistency:assert property (security_state_consistency) else $error(\"\");"
    },
    {
        "id": "3963_3964",
        "sva1": "property delayed_bus_arbitration;\n@(posedge arb_clk)     $rose(bus_request) |-> $past(bus_grant,2) ##1 $stable(bus_owner)\nendproperty",
        "sva2": "property delayed_bus_arbitration;\n@(posedge arb_clk)         $rose(bus_request) |-> $past(bus_grant,2) ##1 $stable(bus_owner);\nendproperty\nassert_delayed_bus_arbitration:assert property (delayed_bus_arbitration) else $error(\"\");"
    },
    {
        "id": "3964_3965",
        "sva1": "property multi_cycle_cache_invalidate;\n@(posedge cache_clk)     invalidate_cache |-> $past(cache_tag,5) == $past(new_tag,3)\nendproperty",
        "sva2": "property multi_cycle_cache_invalidate;\n@(posedge cache_clk)     invalidate_cache == 1'b1 |-> $past(cache_tag, 5) == $past(new_tag, 3);\nendproperty\nassert_multi_cycle_cache_invalidate:assert property (multi_cycle_cache_invalidate) else $error(\"\");"
    },
    {
        "id": "3965_3966",
        "sva1": "property delayed_voltage_scale_check;\n@(posedge voltage_clk)     $rose(voltage_change) |-> $past(voltage_level,3) == target_voltage\nendproperty",
        "sva2": "property delayed_voltage_scale_check;\n@(posedge voltage_clk)         $rose(voltage_change) |-> $past(voltage_level, 3) == target_voltage;\nendproperty\nassert_delayed_voltage_scale_check:assert property (delayed_voltage_scale_check) else $error(\"\");"
    },
    {
        "id": "3966_3967",
        "sva1": "property fifo_watermark_consistency;\n@(posedge fifo_clk)     $rose(fifo_warning) |-> $past(fifo_count,4) >= $past(watermark,2)\nendproperty",
        "sva2": "property fifo_watermark_consistency;\n@(posedge fifo_clk)         $rose(fifo_warning) |-> $past(fifo_count,4) >= $past(watermark,2);\nendproperty\nassert_fifo_watermark_consistency:assert property (fifo_watermark_consistency) else $error(\"\");"
    },
    {
        "id": "3967_3968",
        "sva1": "property delayed_phase_lock_check;\n@(posedge pll_clk)     $rose(pll_lock) |-> $past(phase_error,3) < $past(threshold,1)\nendproperty",
        "sva2": "property delayed_phase_lock_check;\n@(posedge pll_clk)         $rose(pll_lock) |-> $past(phase_error, 3) < $past(threshold, 1);\nendproperty\nassert_delayed_phase_lock_check:assert property (delayed_phase_lock_check) else $error(\"\");"
    },
    {
        "id": "3968_3969",
        "sva1": "property multi_cycle_bus_timeout;\n@(posedge timeout_clk)     bus_timeout |-> $past(bus_state,5) == $past(last_state,3)\nendproperty",
        "sva2": "property multi_cycle_bus_timeout;\n@(posedge timeout_clk)     bus_timeout |-> ($past(bus_state, 5) == $past(last_state, 3));\nendproperty\nassert_multi_cycle_bus_timeout:assert property (multi_cycle_bus_timeout) else $error(\"\");"
    },
    {
        "id": "3969_3970",
        "sva1": "property delayed_reset_sequence_check;\n@(posedge reset_clk)     $fell(reset_assert) |-> $past(reset_counter,4) == 8'hFF\nendproperty",
        "sva2": "property delayed_reset_sequence_check;\n@(posedge reset_clk)     $fell(reset_assert) |-> $past(reset_counter, 4) == 8'hFF;\nendproperty\nassert_delayed_reset_sequence_check:assert property (delayed_reset_sequence_check) else $error(\"\");"
    },
    {
        "id": "3970_3971",
        "sva1": "property memory_refresh_consistency;\n@(posedge refresh_clk)     auto_refresh |-> $past(refresh_count,3) == $past(base_count,1)\nendproperty",
        "sva2": "property memory_refresh_consistency;\n@(posedge refresh_clk)     auto_refresh == 1'b1 |-> $past(refresh_count, 3) == $past(base_count, 1);\nendproperty\nassert_memory_refresh_consistency:assert property (memory_refresh_consistency) else $error(\"\");"
    },
    {
        "id": "3971_3972",
        "sva1": "property delayed_clock_stretch_check;\n@(posedge stretch_clk)     $rose(clock_stretch) |-> $past(stretch_count,2) == max_stretch\nendproperty",
        "sva2": "property delayed_clock_stretch_check;\n@(posedge stretch_clk)     $rose(clock_stretch) |-> $past(stretch_count, 2) == max_stretch;\nendproperty\nassert_delayed_clock_stretch_check:assert property (delayed_clock_stretch_check) else $error(\"\");"
    },
    {
        "id": "3972_3973",
        "sva1": "property multi_cycle_debug_trigger;\n@(posedge debug_clk)     debug_event |-> $past(debug_data,4) == $past(trigger_value,2)\nendproperty",
        "sva2": "property multi_cycle_debug_trigger;\n@(posedge debug_clk)     debug_event == 1'b1 |-> $past(debug_data, 4) == $past(trigger_value, 2);\nendproperty\nassert_multi_cycle_debug_trigger:assert property (multi_cycle_debug_trigger) else $error(\"\");"
    },
    {
        "id": "3973_3974",
        "sva1": "property delayed_boot_sequence_check;\n@(posedge boot_clk)     $rose(boot_complete) |-> $past(boot_stage,5) == 3'b111\nendproperty",
        "sva2": "property delayed_boot_sequence_check;\n@(posedge boot_clk)         $rose(boot_complete) |-> $past(boot_stage, 5) == 3'b111;\nendproperty\nassert_delayed_boot_sequence_check:assert property (delayed_boot_sequence_check) else $error(\"\");"
    },
    {
        "id": "3974_3975",
        "sva1": "property peripheral_clock_gating;\n@(posedge periph_clk)     $rose(clock_enable) |-> $past(clock_status,3) == 1'b0\nendproperty",
        "sva2": "property peripheral_clock_gating;\n@(posedge periph_clk)     $rose(clock_enable) |-> $past(clock_status, 3) == 1'b0;\nendproperty\nassert_peripheral_clock_gating:assert property (peripheral_clock_gating) else $error(\"\");"
    },
    {
        "id": "3975_3976",
        "sva1": "property delayed_power_good_check;\n@(posedge pg_clk)     $rose(power_good) |-> $past(power_state,4) == 2'b11\nendproperty",
        "sva2": "property delayed_power_good_check;\n@(posedge pg_clk)         $rose(power_good) |-> $past(power_state, 4) == 2'b11;\nendproperty\nassert_delayed_power_good_check:assert property (delayed_power_good_check) else $error(\"\");"
    },
    {
        "id": "3976_3977",
        "sva1": "property bus_protocol_consistency;\n@(posedge protocol_clk)     $rose(bus_start) |-> $past(bus_cmd,2) == $past(expected_cmd,1)\nendproperty",
        "sva2": "property bus_protocol_consistency;\n@(posedge protocol_clk)     $rose(bus_start) |-> ($past(bus_cmd, 2) == $past(expected_cmd, 1));\nendproperty\nassert_bus_protocol_consistency:assert property (bus_protocol_consistency) else $error(\"\");"
    },
    {
        "id": "3977_3978",
        "sva1": "property delayed_acknowledge_sequence;\n@(posedge bus_clk)     req_pending && !bus_reset |-> ##[2:5] $past(ack_signal,4) == 1'b1\nendproperty",
        "sva2": "property delayed_acknowledge_sequence;\n@(posedge bus_clk)         (req_pending && !bus_reset) |-> ##[2:5] $past(ack_signal,4) == 1'b1;\nendproperty\nassert_delayed_acknowledge_sequence:assert property (delayed_acknowledge_sequence) else $error(\"\");"
    },
    {
        "id": "3978_3979",
        "sva1": "property delayed_clock_divider_check;\n@(posedge div_clk)     $rose(divider_update) |-> $past(div_ratio,3) == new_ratio\nendproperty",
        "sva2": "property delayed_clock_divider_check;\n@(posedge div_clk)     $rose(divider_update) |-> $past(div_ratio, 3) == new_ratio;\nendproperty\nassert_delayed_clock_divider_check:assert property (delayed_clock_divider_check) else $error(\"\");"
    },
    {
        "id": "3979_3980",
        "sva1": "property multi_cycle_data_pipeline;\n@(posedge pipe_clk)     pipe_valid |-> $past(pipe_data,4) == $past(processed_data,2)\nendproperty",
        "sva2": "property multi_cycle_data_pipeline;\n@(posedge pipe_clk)         pipe_valid == 1'b1 |-> $past(pipe_data,4) == $past(processed_data,2);\nendproperty\nassert_multi_cycle_data_pipeline:assert property (multi_cycle_data_pipeline) else $error(\"\");"
    },
    {
        "id": "3980_3981",
        "sva1": "property delayed_reset_distribution;\n@(posedge dist_clk)     $rose(reset_sync) |-> $past(reset_count,3) == sync_count\nendproperty",
        "sva2": "property delayed_reset_distribution;\n@(posedge dist_clk)         $rose(reset_sync) |-> $past(reset_count, 3) == sync_count;\nendproperty\nassert_delayed_reset_distribution:assert property (delayed_reset_distribution) else $error(\"\");"
    },
    {
        "id": "3981_3982",
        "sva1": "property interrupt_latency_check;\n@(posedge int_clk)     $rose(interrupt) |-> $past(int_status,2) ##1 $fell(int_pending)\nendproperty",
        "sva2": "property interrupt_latency_check;\n@(posedge int_clk)     $rose(interrupt) |-> $past(int_status, 2) ##1 $fell(int_pending);\nendproperty\nassert_interrupt_latency_check:assert property (interrupt_latency_check) else $error(\"\");"
    },
    {
        "id": "3982_3983",
        "sva1": "property delayed_clock_align_check;\n@(posedge align_clk)     $rose(align_done) |-> $past(phase_count,4) == target_phase\nendproperty",
        "sva2": "property delayed_clock_align_check;\n@(posedge align_clk)     $rose(align_done) |-> ($past(phase_count, 4) == target_phase);\nendproperty\nassert_delayed_clock_align_check:assert property (delayed_clock_align_check) else $error(\"\");"
    },
    {
        "id": "3983_3984",
        "sva1": "property multi_cycle_bus_transfer;\n@(posedge xfer_clk)     transfer_complete |-> $past(xfer_count,3) == $past(total_length,1)\nendproperty",
        "sva2": "property multi_cycle_bus_transfer;\n@(posedge xfer_clk)     transfer_complete == 1'b1 |-> $past(xfer_count,3) == $past(total_length,1);\nendproperty\nassert_multi_cycle_bus_transfer:assert property (multi_cycle_bus_transfer) else $error(\"\");"
    },
    {
        "id": "3984_3985",
        "sva1": "property delayed_security_response;\n@(posedge sec_clk)     $rose(sec_response) |-> $past(challenge,2) == $past(response,4)\nendproperty",
        "sva2": "property delayed_security_response;\n@(posedge sec_clk)     $rose(sec_response) |-> ($past(challenge, 2) == $past(response, 4));\nendproperty\nassert_delayed_security_response:assert property (delayed_security_response) else $error(\"\");"
    },
    {
        "id": "3985_3986",
        "sva1": "property delayed_power_sequence_check;\n@(posedge seq_clk)     $rose(seq_complete) |-> $past(seq_state,3) == final_state\nendproperty",
        "sva2": "property delayed_power_sequence_check;\n@(posedge seq_clk)         $rose(seq_complete) |-> $past(seq_state, 3) == final_state;\nendproperty\nassert_delayed_power_sequence_check:assert property (delayed_power_sequence_check) else $error(\"\");"
    },
    {
        "id": "3986_3987",
        "sva1": "property clock_cycle_accuracy_check;\n@(posedge cycle_clk)     $rose(cycle_match) |-> $past(cycle_count,5) == expected_cycles\nendproperty",
        "sva2": "property clock_cycle_accuracy_check;\n@(posedge cycle_clk)         $rose(cycle_match) |-> ($past(cycle_count, 5) == expected_cycles);\nendproperty\nassert_clock_cycle_accuracy_check:assert property (clock_cycle_accuracy_check) else $error(\"\");"
    },
    {
        "id": "3987_3988",
        "sva1": "property multi_cycle_data_integrity;\n@(posedge mem_clk)     $stable(write_enable)[*3] |-> $past(stored_data,5) == $past(parity_check,3)\nendproperty",
        "sva2": "property multi_cycle_data_integrity;\n@(posedge mem_clk)     $stable(write_enable)[*3] |-> $past(stored_data,5) == $past(parity_check,3);\nendproperty\nassert_multi_cycle_data_integrity:assert property (multi_cycle_data_integrity) else $error(\"\");"
    },
    {
        "id": "3988_3989",
        "sva1": "property error_correction_consistency;\n@(posedge ecc_clk)     ecc_trigger |-> $past(data_word,4) == $past(corrected_word,2)\nendproperty",
        "sva2": "property error_correction_consistency;\n@(posedge ecc_clk)         ecc_trigger == 1'b1 |-> $past(data_word, 4) == $past(corrected_word, 2);\nendproperty\nassert_error_correction_consistency:assert property (error_correction_consistency) else $error(\"\");"
    },
    {
        "id": "3989_3990",
        "sva1": "property delayed_clock_phase_check;\n@(posedge phase_clk)     $rose(phase_locked) |-> $past(phase_error,3) < phase_tolerance\nendproperty",
        "sva2": "property delayed_clock_phase_check;\n@(posedge phase_clk)         $rose(phase_locked) |-> $past(phase_error,3) < phase_tolerance;\nendproperty\nassert_delayed_clock_phase_check:assert property (delayed_clock_phase_check) else $error(\"\");"
    },
    {
        "id": "3990_3991",
        "sva1": "property delayed_interrupt_validation;\n@(posedge timer_clk)     $fell(int_mask) && !block_int |-> ##1 $past(int_status,1) ##2 $rose(int_serviced)\nendproperty",
        "sva2": "property delayed_interrupt_validation;\n@(posedge timer_clk)     ($fell(int_mask) && !block_int) |-> ##1 $past(int_status,1) ##2 $rose(int_serviced);\nendproperty\nassert_delayed_interrupt_validation:assert property (delayed_interrupt_validation) else $error(\"\");"
    },
    {
        "id": "3991_3992",
        "sva1": "property pipeline_stage_consistency;\n@(posedge cpu_clk)     $stable(pipeline_stall) |-> $past(decode_data,3) == $past(execute_data,1)\nendproperty",
        "sva2": "property pipeline_stage_consistency;\n@(posedge cpu_clk)     $stable(pipeline_stall) |-> $past(decode_data, 3) == $past(execute_data, 1);\nendproperty\nassert_pipeline_stage_consistency:assert property (pipeline_stage_consistency) else $error(\"\");"
    },
    {
        "id": "3992_3993",
        "sva1": "property delayed_config_update_check;\n@(posedge config_clk)     $rose(config_update) |-> ##4 $past(config_reg,4) == new_config\nendproperty",
        "sva2": "property delayed_config_update_check;\n@(posedge config_clk)         $rose(config_update) |-> ##4 ($past(config_reg,4) == new_config);\nendproperty\nassert_delayed_config_update_check:assert property (delayed_config_update_check) else $error(\"\");"
    },
    {
        "id": "3993_3994",
        "sva1": "property spi_mode_switch_check;\n@(posedge clk_spi)     (mode_switch_req && !xfer_busy) && cfg_valid |-> ##[3:5] mode_switch_ack\nendproperty",
        "sva2": "property spi_mode_switch_check;\n@(posedge clk_spi)         (mode_switch_req && !xfer_busy && cfg_valid) |-> ##[3:5] mode_switch_ack;\nendproperty\nassert_spi_mode_switch_check:assert property (spi_mode_switch_check) else $error(\"\");"
    },
    {
        "id": "3994_3995",
        "sva1": "property dram_refresh_window;\n@(posedge clk_dram_ctrl)     (refresh_req && !self_refresh) && !active_banks |-> ##[100:200] refresh_ack\nendproperty",
        "sva2": "property dram_refresh_window;\n@(posedge clk_dram_ctrl)         (refresh_req && !self_refresh && !active_banks) |-> ##[100:200] refresh_ack;\nendproperty\nassert_dram_refresh_window:assert property (dram_refresh_window) else $error(\"\");"
    },
    {
        "id": "3995_3996",
        "sva1": "property ethernet_crc_check;\n@(posedge clk_mac_rx)     (eof && crc_enable) && (crc_result == 32'hc704dd7b) |-> ##1 pkt_valid\nendproperty",
        "sva2": "property ethernet_crc_check;\n@(posedge clk_mac_rx)         ((eof && crc_enable) && (crc_result == 32'hc704dd7b)) |-> ##1 pkt_valid;\nendproperty\nassert_ethernet_crc_check:assert property (ethernet_crc_check) else $error(\"\");"
    },
    {
        "id": "3996_3997",
        "sva1": "property adc_sample_ready_check;\n@(posedge clk_adc)     (conv_start && !channel_busy) && ref_voltage_stable |-> ##8 sample_ready\nendproperty",
        "sva2": "property adc_sample_ready_check;\n@(posedge clk_adc)     (conv_start && !channel_busy && ref_voltage_stable) |-> ##8 sample_ready;\nendproperty\nassert_adc_sample_ready_check:assert property (adc_sample_ready_check) else $error(\"\");"
    },
    {
        "id": "3997_3998",
        "sva1": "property can_bus_error_check;\n@(posedge clk_can)     (error_flag && !error_passive) && (error_cnt < 96) |-> ##1 error_active\nendproperty",
        "sva2": "property can_bus_error_check;\n@(posedge clk_can)     (error_flag && !error_passive) && (error_cnt < 96) |-> ##1 error_active;\nendproperty\nassert_can_bus_error_check:assert property (can_bus_error_check) else $error(\"\");"
    },
    {
        "id": "3998_3999",
        "sva1": "property i2c_start_condition;\n@(posedge clk_i2c)     $fell(sda) && (scl == 1'b1) |-> ##1 start_detected\nendproperty",
        "sva2": "property i2c_start_condition;\n@(posedge clk_i2c)         ($fell(sda) && (scl == 1'b1)) |-> ##1 start_detected;\nendproperty\nassert_i2c_start_condition:assert property (i2c_start_condition) else $error(\"\");"
    },
    {
        "id": "3999_4000",
        "sva1": "property uart_break_detect;\n@(posedge clk_uart)     (rxd == 1'b0) && ($past(rxd,10) == 1'b0) |-> ##1 break_detected\nendproperty",
        "sva2": "property uart_break_detect;\n@(posedge clk_uart)         (rxd == 1'b0) && ($past(rxd, 10) == 1'b0) |-> ##1 break_detected;\nendproperty\nassert_uart_break_detect:assert property (uart_break_detect) else $error(\"\");"
    },
    {
        "id": "4000_4001",
        "sva1": "property watchdog_timeout_check;\n@(posedge clk_wdt)     !wdt_reset && (wdt_cnt == timeout_value) |-> ##1 wdt_timeout\nendproperty",
        "sva2": "property watchdog_timeout_check;\n@(posedge clk_wdt)         (!wdt_reset && (wdt_cnt == timeout_value)) |-> ##1 wdt_timeout;\nendproperty\nassert_watchdog_timeout_check:assert property (watchdog_timeout_check) else $error(\"\");"
    },
    {
        "id": "4001_4002",
        "sva1": "property req_busy_grant_sequence_check;\n@(posedge clk_sys)      $rose(req_main) && $fell(busy_io) |-> ##[2:4] grant_dma\nendproperty",
        "sva2": "property req_busy_grant_sequence_check;\n@(posedge clk_sys)         ($rose(req_main) && $fell(busy_io)) |-> ##[2:4] grant_dma;\nendproperty\nassert_req_busy_grant_sequence_check:assert property (req_busy_grant_sequence_check) else $error(\"\");"
    },
    {
        "id": "4002_4003",
        "sva1": "property dma_transfer_complete;\n@(posedge clk_dma)     (transfer_active && (byte_cnt == length)) && !abort_request |-> ##1 transfer_done\nendproperty",
        "sva2": "property dma_transfer_complete;\n@(posedge clk_dma)     (transfer_active && (byte_cnt == length)) && !abort_request |-> ##1 transfer_done;\nendproperty\nassert_dma_transfer_complete:assert property (dma_transfer_complete) else $error(\"\");"
    },
    {
        "id": "4003_4004",
        "sva1": "property crypto_engine_ready;\n@(posedge clk_crypto)     (cmd_valid && !busy) && key_loaded |-> ##1 cmd_ack\nendproperty",
        "sva2": "property crypto_engine_ready;\n@(posedge clk_crypto)         (cmd_valid && !busy && key_loaded) |-> ##1 cmd_ack;\nendproperty\nassert_crypto_engine_ready:assert property (crypto_engine_ready) else $error(\"\");"
    },
    {
        "id": "4004_4005",
        "sva1": "property video_frame_sync_check;\n@(posedge clk_pixel)     (vsync && hsync) && (pixel_cnt == 0) |-> ##[1920:2048] next_vsync\nendproperty",
        "sva2": "property video_frame_sync_check;\n@(posedge clk_pixel)     (vsync && hsync) && (pixel_cnt == 0) |-> ##[1920:2048] next_vsync;\nendproperty\nassert_video_frame_sync_check:assert property (video_frame_sync_check) else $error(\"\");"
    },
    {
        "id": "4005_4006",
        "sva1": "property audio_sample_sync;\n@(posedge clk_audio)     (lrclk_rise && !mute) && (bit_cnt == 0) |-> ##16 lrclk_fall\nendproperty",
        "sva2": "property audio_sample_sync;\n@(posedge clk_audio)     (lrclk_rise && !mute) && (bit_cnt == 0) |-> ##16 lrclk_fall;\nendproperty\nassert_audio_sample_sync:assert property (audio_sample_sync) else $error(\"\");"
    },
    {
        "id": "4006_4007",
        "sva1": "property gpio_interrupt_check;\n@(posedge clk_io)     (gpio_change && int_enable) && (gpio_value != $past(gpio_value)) |-> ##1 int_pending\nendproperty",
        "sva2": "property gpio_interrupt_check;\n@(posedge clk_io)         (gpio_change && int_enable) && (gpio_value != $past(gpio_value)) |-> ##1 int_pending;\nendproperty\nassert_gpio_interrupt_check:assert property (gpio_interrupt_check) else $error(\"\");"
    },
    {
        "id": "4007_4008",
        "sva1": "property rtc_alarm_check;\n@(posedge clk_rtc)     (current_time == alarm_time) && alarm_enabled |-> ##1 alarm_trigger\nendproperty",
        "sva2": "property rtc_alarm_check;\n@(posedge clk_rtc)     (current_time == alarm_time) && alarm_enabled |-> ##1 alarm_trigger;\nendproperty\nassert_rtc_alarm_check:assert property (rtc_alarm_check) else $error(\"\");"
    },
    {
        "id": "4008_4009",
        "sva1": "property power_domain_switch;\n@(posedge clk_pwr_ctrl)     (pwr_down_req && !active_transactions) && voltage_stable |-> ##[10:20] pwr_down_ack\nendproperty",
        "sva2": "property power_domain_switch;\n@(posedge clk_pwr_ctrl)     (pwr_down_req && !active_transactions && voltage_stable) |-> ##[10:20] pwr_down_ack;\nendproperty\nassert_power_domain_switch:assert property (power_domain_switch) else $error(\"\");"
    },
    {
        "id": "4009_4010",
        "sva1": "property flash_protection_check;\n@(posedge clk_flash)     (write_enable && !protection_en) && sector_erased |-> ##5 write_complete\nendproperty",
        "sva2": "property flash_protection_check;\n@(posedge clk_flash)     (write_enable && !protection_en) && sector_erased |-> ##5 write_complete;\nendproperty\nassert_flash_protection_check:assert property (flash_protection_check) else $error(\"\");"
    },
    {
        "id": "4010_4011",
        "sva1": "property sd_card_init_done;\n@(posedge clk_sd_host)     (cmd0_sent && cmd8_ack) && voltage_accepted |-> ##100 init_complete\nendproperty",
        "sva2": "property sd_card_init_done;\n@(posedge clk_sd_host)     (cmd0_sent && cmd8_ack) && voltage_accepted |-> ##100 init_complete;\nendproperty\nassert_sd_card_init_done:assert property (sd_card_init_done) else $error(\"\");"
    },
    {
        "id": "4011_4012",
        "sva1": "property spi_flash_page_program;\n@(posedge clk_spi_flash)     (page_prog_cmd && !write_in_progress) && address_valid |-> ##[256:264] write_complete\nendproperty",
        "sva2": "property spi_flash_page_program;\n@(posedge clk_spi_flash)         (page_prog_cmd && !write_in_progress && address_valid) |-> ##[256:264] write_complete;\nendproperty\nassert_spi_flash_page_program:assert property (spi_flash_page_program) else $error(\"\");"
    },
    {
        "id": "4012_4013",
        "sva1": "property ethernet_mii_tx_check;\n@(posedge clk_mii_tx)     (tx_en && !collision) && crc_insert |-> ##4 tx_er\nendproperty",
        "sva2": "property ethernet_mii_tx_check;\n@(posedge clk_mii_tx)         (tx_en && !collision && crc_insert) |-> ##4 tx_er;\nendproperty\nassert_ethernet_mii_tx_check:assert property (ethernet_mii_tx_check) else $error(\"\");"
    },
    {
        "id": "4013_4014",
        "sva1": "property usb_sof_generation;\n@(posedge clk_usb_host)     (sof_enable && !suspend) && (frame_cnt[10:0] == 0) |-> ##1 sof_packet\nendproperty",
        "sva2": "property usb_sof_generation;\n@(posedge clk_usb_host)         (sof_enable && !suspend) && (frame_cnt[10:0] == 0) |-> ##1 sof_packet;\nendproperty\nassert_usb_sof_generation:assert property (usb_sof_generation) else $error(\"\");"
    },
    {
        "id": "4014_4015",
        "sva1": "property pcie_link_training;\n@(posedge clk_pcie_ltssm)     (link_up && training_done) && !hot_reset |-> ##[1000:2000] l0_state\nendproperty",
        "sva2": "property pcie_link_training;\n@(posedge clk_pcie_ltssm)         (link_up && training_done) && !hot_reset |-> ##[1000:2000] l0_state;\nendproperty\nassert_pcie_link_training:assert property (pcie_link_training) else $error(\"\");"
    },
    {
        "id": "4015_4016",
        "sva1": "property ddr_zq_calibration;\n@(posedge clk_ddr_phy)     (zq_start && !cal_busy) && odt_off |-> ##[512:1024] zq_done\nendproperty",
        "sva2": "property ddr_zq_calibration;\n@(posedge clk_ddr_phy)     (zq_start && !cal_busy && odt_off) |-> ##[512:1024] zq_done;\nendproperty\nassert_ddr_zq_calibration:assert property (ddr_zq_calibration) else $error(\"\");"
    },
    {
        "id": "4016_4017",
        "sva1": "property adc_oversampling_check;\n@(posedge clk_adc_digital)     (sample_valid && oversample_en) && (sample_cnt == oversample_rate) |-> ##1 result_valid\nendproperty",
        "sva2": "property adc_oversampling_check;\n@(posedge clk_adc_digital)         (sample_valid && oversample_en) && (sample_cnt == oversample_rate) |-> ##1 result_valid;\nendproperty\nassert_adc_oversampling_check:assert property (adc_oversampling_check) else $error(\"\");"
    },
    {
        "id": "4017_4018",
        "sva1": "property can_fd_brs_check;\n@(posedge clk_can_fd)     (brs_bit && !error_state) && (bit_rate == data_rate) |-> ##1 switch_baud\nendproperty",
        "sva2": "property can_fd_brs_check;\n@(posedge clk_can_fd)         (brs_bit && !error_state) && (bit_rate == data_rate) |-> ##1 switch_baud;\nendproperty\nassert_can_fd_brs_check:assert property (can_fd_brs_check) else $error(\"\");"
    },
    {
        "id": "4018_4019",
        "sva1": "property i2s_word_select;\n@(posedge clk_i2s_bit)     (ws_change && !mute) && (bit_cnt == word_length) |-> ##1 ws_toggle\nendproperty",
        "sva2": "property i2s_word_select;\n@(posedge clk_i2s_bit)     (ws_change && !mute) && (bit_cnt == word_length) |-> ##1 ws_toggle;\nendproperty\nassert_i2s_word_select:assert property (i2s_word_select) else $error(\"\");"
    },
    {
        "id": "4019_4020",
        "sva1": "property uart_parity_error;\n@(posedge clk_uart_rx)     (rx_parity != calc_parity) && parity_enable |-> ##1 parity_error\nendproperty",
        "sva2": "property uart_parity_error;\n@(posedge clk_uart_rx)         (rx_parity != calc_parity) && parity_enable |-> ##1 parity_error;\nendproperty\nassert_uart_parity_error:assert property (uart_parity_error) else $error(\"\");"
    },
    {
        "id": "4020_4021",
        "sva1": "property temp_sensor_hysteresis;\n@(posedge clk_temp_sensor)     (temp_value > (threshold + hysteresis)) && !alarm_triggered |-> ##1 alarm_set\nendproperty",
        "sva2": "property temp_sensor_hysteresis;\n@(posedge clk_temp_sensor)     (temp_value > (threshold + hysteresis)) && !alarm_triggered |-> ##1 alarm_set;\nendproperty\nassert_temp_sensor_hysteresis:assert property (temp_sensor_hysteresis) else $error(\"\");"
    },
    {
        "id": "4021_4022",
        "sva1": "property watchdog_refresh_check;\n@(posedge clk_wdt_refresh)     !refresh_pending && (refresh_timer == 0) |-> ##1 wdt_reset\nendproperty",
        "sva2": "property watchdog_refresh_check;\n@(posedge clk_wdt_refresh)     (!refresh_pending && (refresh_timer == 0)) |-> ##1 wdt_reset;\nendproperty\nassert_watchdog_refresh_check:assert property (watchdog_refresh_check) else $error(\"\");"
    },
    {
        "id": "4022_4023",
        "sva1": "property dma_flow_control;\n@(posedge clk_dma_axi)     (dma_req && !fifo_full) && credit_available |-> ##1 dma_ack\nendproperty",
        "sva2": "property dma_flow_control;\n@(posedge clk_dma_axi)         (dma_req && !fifo_full && credit_available) |-> ##1 dma_ack;\nendproperty\nassert_dma_flow_control:assert property (dma_flow_control) else $error(\"\");"
    },
    {
        "id": "4023_4024",
        "sva1": "property crypto_key_ready;\n@(posedge clk_crypto_key)     (key_load && !key_busy) && key_valid |-> ##1 key_ready\nendproperty",
        "sva2": "property crypto_key_ready;\n@(posedge clk_crypto_key)         (key_load && !key_busy) && key_valid |-> ##1 key_ready;\nendproperty\nassert_crypto_key_ready:assert property (crypto_key_ready) else $error(\"\");"
    },
    {
        "id": "4024_4025",
        "sva1": "property video_line_buffer;\n@(posedge clk_video_processing)     (line_start && !buffer_empty) && pixel_valid |-> ##[1280:1920] line_end\nendproperty",
        "sva2": "property video_line_buffer;\n@(posedge clk_video_processing)         (line_start && !buffer_empty) && pixel_valid |-> ##[1280:1920] line_end;\nendproperty\nassert_video_line_buffer:assert property (video_line_buffer) else $error(\"\");"
    },
    {
        "id": "4025_4026",
        "sva1": "property gpio_debounce_check;\n@(posedge clk_gpio_db)     (input_stable && debounce_en) && (stable_cnt == debounce_time) |-> ##1 output_change\nendproperty",
        "sva2": "property gpio_debounce_check;\n@(posedge clk_gpio_db)     ((input_stable && debounce_en) && (stable_cnt == debounce_time)) |-> ##1 output_change;\nendproperty\nassert_gpio_debounce_check:assert property (gpio_debounce_check) else $error(\"\");"
    },
    {
        "id": "4026_4027",
        "sva1": "property rtc_osc_calibration;\n@(posedge clk_rtc_32k)     (cal_enable && !cal_done) && (cal_cnt == cal_cycles) |-> ##1 cal_complete\nendproperty",
        "sva2": "property rtc_osc_calibration;\n@(posedge clk_rtc_32k)     (cal_enable && !cal_done && (cal_cnt == cal_cycles)) |-> ##1 cal_complete;\nendproperty\nassert_rtc_osc_calibration:assert property (rtc_osc_calibration) else $error(\"\");"
    },
    {
        "id": "4027_4028",
        "sva1": "property power_good_check;\n@(posedge clk_pwr_monitor)     (pwr_good && !reset_asserted) && voltage_in_range |-> ##1 system_reset_release\nendproperty",
        "sva2": "property power_good_check;\n@(posedge clk_pwr_monitor)     (pwr_good && !reset_asserted && voltage_in_range) |-> ##1 system_reset_release;\nendproperty\nassert_power_good_check:assert property (power_good_check) else $error(\"\");"
    },
    {
        "id": "4028_4029",
        "sva1": "property irq_priority_ack_check;\n@(posedge clk_irq_ctrl)     (irq_pending[3] && irq_mask[3]) && highest_priority |-> ##1 irq_ack[3]\nendproperty",
        "sva2": "property irq_priority_ack_check;\n@(posedge clk_irq_ctrl)         (irq_pending[3] && irq_mask[3] && highest_priority) |-> ##1 irq_ack[3];\nendproperty\nassert_irq_priority_ack_check:assert property (irq_priority_ack_check) else $error(\"\");"
    },
    {
        "id": "4029_4030",
        "sva1": "property sd_card_data_transfer;\n@(posedge clk_sd_data)     (data_block_start && !crc_error) && (byte_cnt == block_size) |-> ##1 data_block_end\nendproperty",
        "sva2": "property sd_card_data_transfer;\n@(posedge clk_sd_data)         (data_block_start && !crc_error) && (byte_cnt == block_size) |-> ##1 data_block_end;\nendproperty\nassert_sd_card_data_transfer:assert property (sd_card_data_transfer) else $error(\"\");"
    },
    {
        "id": "4030_4031",
        "sva1": "property jtag_ir_scan_check;\n@(posedge clk_jtag_tck)     (ir_scan && !bypass_en) && (bit_cnt == ir_length) |-> ##1 update_ir\nendproperty",
        "sva2": "property jtag_ir_scan_check;\n@(posedge clk_jtag_tck)         (ir_scan && !bypass_en) && (bit_cnt == ir_length) |-> ##1 update_ir;\nendproperty\nassert_jtag_ir_scan_check:assert property (jtag_ir_scan_check) else $error(\"\");"
    },
    {
        "id": "4031_4032",
        "sva1": "property cache_coherency_verify;\n@(posedge clk_proc)      (cache_hit && mem_valid) && (cache_tag == mem_tag) |-> ##2 $stable(cache_line)\nendproperty",
        "sva2": "property cache_coherency_verify;\n@(posedge clk_proc)     (cache_hit && mem_valid) && (cache_tag == mem_tag) |-> ##2 $stable(cache_line);\nendproperty\nassert_cache_coherency_verify:assert property (cache_coherency_verify) else $error(\"\");"
    },
    {
        "id": "4032_4033",
        "sva1": "property ddr_burst_term_check;\n@(posedge clk_ddr)     (burst_cnt == 4'h8) && !cmd_hold |-> ##[1:3] burst_term\nendproperty",
        "sva2": "property ddr_burst_term_check;\n@(posedge clk_ddr)         (burst_cnt == 4'h8) && !cmd_hold |-> ##[1:3] burst_term;\nendproperty\nassert_ddr_burst_term_check:assert property (ddr_burst_term_check) else $error(\"\");"
    },
    {
        "id": "4033_4034",
        "sva1": "property pcie_packet_integrity;\n@(posedge clk_pcie_tx)     (tx_valid && tx_ready) && (crc_match || !crc_check_en) |=> ##2 tx_done\nendproperty",
        "sva2": "property pcie_packet_integrity;\n@(posedge clk_pcie_tx)         ((tx_valid && tx_ready) && (crc_match || !crc_check_en)) |=> ##2 tx_done;\nendproperty\nassert_pcie_packet_integrity:assert property (pcie_packet_integrity) else $error(\"\");"
    },
    {
        "id": "4034_4035",
        "sva1": "property usb_packet_start_check;\n@(posedge clk_usb_phy)     $fell(usb_dp) && $fell(usb_dm) |-> ##[8:12] sof_detected\nendproperty",
        "sva2": "property usb_packet_start_check;\n@(posedge clk_usb_phy)     ($fell(usb_dp) && $fell(usb_dm)) |-> ##[8:12] sof_detected;\nendproperty\nassert_usb_packet_start_check:assert property (usb_packet_start_check) else $error(\"\");"
    },
    {
        "id": "4035_4036",
        "sva1": "property axi_outstanding_check;\n@(posedge clk_axi)     (awvalid && wvalid) && (awaddr == waddr) |-> ##1 (awready && wready)\nendproperty",
        "sva2": "property axi_outstanding_check;\n@(posedge clk_axi)         ((awvalid && wvalid) && (awaddr == waddr)) |-> ##1 (awready && wready);\nendproperty\nassert_axi_outstanding_check:assert property (axi_outstanding_check) else $error(\"\");"
    },
    {
        "id": "4036_4037",
        "sva1": "property pll_lock_or_bypass_check_13;\n@(posedge clk) @(posedge clk_ref or posedge clk_bypass)     (pll_locked || bypass_active) |=> ##2 (clock_valid && !glitch_detected[->1])\nendproperty",
        "sva2": "property pll_lock_or_bypass_check_13;\n@(posedge clk) @(posedge clk_ref or posedge clk_bypass)     (pll_locked || bypass_active) |=> ##2 (clock_valid && !glitch_detected[->1]);\nendproperty\nassert_pll_lock_or_bypass_check_13:assert property (pll_lock_or_bypass_check_13) else $error(\"\");"
    },
    {
        "id": "4037_4038",
        "sva1": "property pipeline_flush_consistency;\n@(posedge core_clk)     flush_pipeline |-> $past(pc_value,3) == flush_address\nendproperty",
        "sva2": "property pipeline_flush_consistency;\n@(posedge core_clk)     flush_pipeline == 1'b1 |-> $past(pc_value, 3) == flush_address;\nendproperty\nassert_pipeline_flush_consistency:assert property (pipeline_flush_consistency) else $error(\"\");"
    },
    {
        "id": "4038_4039",
        "sva1": "property delayed_watchdog_timeout;\n@(posedge wdt_clk)     $rose(watchdog_irq) |-> $past(wdt_counter,6) == 24'hFFFFFF\nendproperty",
        "sva2": "property delayed_watchdog_timeout;\n@(posedge wdt_clk)     $rose(watchdog_irq) |-> $past(wdt_counter,6) == 24'hFFFFFF;\nendproperty\nassert_delayed_watchdog_timeout:assert property (delayed_watchdog_timeout) else $error(\"\");"
    },
    {
        "id": "4039_4040",
        "sva1": "property adc_conversion_timeout_check;\n@(posedge clk_adc)     !conv_start |-> ##[8:12] !busy ##1 $stable(adc_data)\nendproperty",
        "sva2": "property adc_conversion_timeout_check;\n@(posedge clk_adc)     !conv_start |-> ##[8:12] !busy ##1 $stable(adc_data);\nendproperty\nassert_adc_conversion_timeout_check:assert property (adc_conversion_timeout_check) else $error(\"\");"
    },
    {
        "id": "4040_4041",
        "sva1": "property watchdog_refresh_window_check;\n@(posedge clk_wdt)     !wdt_enable |-> ##[100:200] !wdt_reset ##2 $past(!timeout_flag,4)\nendproperty",
        "sva2": "property watchdog_refresh_window_check;\n@(posedge clk_wdt)     !wdt_enable |-> ##[100:200] !wdt_reset ##2 $past(!timeout_flag,4);\nendproperty\nassert_watchdog_refresh_window_check:assert property (watchdog_refresh_window_check) else $error(\"\");"
    },
    {
        "id": "4041_4042",
        "sva1": "property uart_break_condition_check;\n@(posedge clk_uart)     !rx_active |-> ##5 !framing_error ##[3:6] $fell(break_detect)\nendproperty",
        "sva2": "property uart_break_condition_check;\n@(posedge clk_uart)     !rx_active |-> ##5 !framing_error ##[3:6] $fell(break_detect);\nendproperty\nassert_uart_break_condition_check:assert property (uart_break_condition_check) else $error(\"\");"
    },
    {
        "id": "4042_4043",
        "sva1": "property dram_refresh_interval_check;\n@(posedge clk_dram)     !refresh_req |-> ##[7:9] !refresh_ack ##1 $changed(refresh_cnt)\nendproperty",
        "sva2": "property dram_refresh_interval_check;\n@(posedge clk_dram)         !refresh_req |-> ##[7:9] !refresh_ack ##1 $changed(refresh_cnt);\nendproperty\nassert_dram_refresh_interval_check:assert property (dram_refresh_interval_check) else $error(\"\");"
    },
    {
        "id": "4043_4044",
        "sva1": "property spi_cs_deassert_delay_check;\n@(posedge clk_spi)     !cs_active |-> ##[4:8] !bus_busy ##2 $past(!data_valid,2)\nendproperty",
        "sva2": "property spi_cs_deassert_delay_check;\n@(posedge clk_spi)     !cs_active |-> ##[4:8] !bus_busy ##2 $past(!data_valid, 2);\nendproperty\nassert_spi_cs_deassert_delay_check:assert property (spi_cs_deassert_delay_check) else $error(\"\");"
    },
    {
        "id": "4044_4045",
        "sva1": "property pcie_link_training_check;\n@(posedge clk_pcie)     !training_done |-> ##[1000:2000] !link_up ##1 $onehot0(lane_status)\nendproperty",
        "sva2": "property pcie_link_training_check;\n@(posedge clk_pcie)     !training_done |-> ##[1000:2000] !link_up ##1 $onehot0(lane_status);\nendproperty\nassert_pcie_link_training_check:assert property (pcie_link_training_check) else $error(\"\");"
    },
    {
        "id": "4045_4046",
        "sva1": "property ethernet_collision_window_check;\n@(posedge clk_mac)     !tx_enable |-> ##[3:6] !collision ##2 $stable(rx_data)\nendproperty",
        "sva2": "property ethernet_collision_window_check;\n@(posedge clk_mac)     !tx_enable |-> ##[3:6] !collision ##2 $stable(rx_data);\nendproperty\nassert_ethernet_collision_window_check:assert property (ethernet_collision_window_check) else $error(\"\");"
    },
    {
        "id": "4046_4047",
        "sva1": "property gpio_interrupt_debounce_check;\n@(posedge clk_gpio)     !int_enable |-> ##[5:10] !int_pending ##1 $fell(gpio_in)\nendproperty",
        "sva2": "property gpio_interrupt_debounce_check;\n@(posedge clk_gpio)     !int_enable |-> ##[5:10] !int_pending ##1 $fell(gpio_in);\nendproperty\nassert_gpio_interrupt_debounce_check:assert property (gpio_interrupt_debounce_check) else $error(\"\");"
    },
    {
        "id": "4047_4048",
        "sva1": "property i2c_stop_condition_check;\n@(posedge clk_i2c)     !start_detect |-> ##2 !stop_error ##[1:3] $rose(sda_out)\nendproperty",
        "sva2": "property i2c_stop_condition_check;\n@(posedge clk_i2c)     !start_detect |-> ##2 !stop_error ##[1:3] $rose(sda_out);\nendproperty\nassert_i2c_stop_condition_check:assert property (i2c_stop_condition_check) else $error(\"\");"
    },
    {
        "id": "4048_4049",
        "sva1": "property can_bus_error_check;\n@(posedge clk_can)     !tx_active |-> ##[5:8] !error_flag ##1 $onehot(error_state)\nendproperty",
        "sva2": "property can_bus_error_check;\n@(posedge clk_can)     !tx_active |-> ##[5:8] !error_flag ##1 $onehot(error_state);\nendproperty\nassert_can_bus_error_check:assert property (can_bus_error_check) else $error(\"\");"
    },
    {
        "id": "4049_4050",
        "sva1": "property usb_reset_recovery_check;\n@(posedge clk_usb)     !reset_active |-> ##[3:6] !suspend ##2 $past(!sof_detect,4)\nendproperty",
        "sva2": "property usb_reset_recovery_check;\n@(posedge clk_usb)     !reset_active |-> ##[3:6] !suspend ##2 $past(!sof_detect,4);\nendproperty\nassert_usb_reset_recovery_check:assert property (usb_reset_recovery_check) else $error(\"\");"
    },
    {
        "id": "4050_4051",
        "sva1": "property jtag_tap_state_machine_check;\n@(posedge clk_jtag)     !tms_enable |-> ##[5:10] !state_error ##1 $onehot(tap_state)\nendproperty",
        "sva2": "property jtag_tap_state_machine_check;\n@(posedge clk_jtag)     !tms_enable |-> ##[5:10] !state_error ##1 $onehot(tap_state);\nendproperty\nassert_jtag_tap_state_machine_check:assert property (jtag_tap_state_machine_check) else $error(\"\");"
    },
    {
        "id": "4051_4052",
        "sva1": "property sensor_data_ready_check;\n@(posedge clk_sensor)     !data_valid |-> ##[10:15] !fifo_full ##2 $rose(data_ack)\nendproperty",
        "sva2": "property sensor_data_ready_check;\n@(posedge clk_sensor)     !data_valid |-> ##[10:15] !fifo_full ##2 $rose(data_ack);\nendproperty\nassert_sensor_data_ready_check:assert property (sensor_data_ready_check) else $error(\"\");"
    },
    {
        "id": "4052_4053",
        "sva1": "property crypto_engine_busy_check;\n@(posedge clk_crypto)     !start_op |-> ##[20:40] !busy ##1 $stable(result_reg)\nendproperty",
        "sva2": "property crypto_engine_busy_check;\n@(posedge clk_crypto)     !start_op |-> ##[20:40] !busy ##1 $stable(result_reg);\nendproperty\nassert_crypto_engine_busy_check:assert property (crypto_engine_busy_check) else $error(\"\");"
    },
    {
        "id": "4053_4054",
        "sva1": "property video_frame_sync_check;\n@(posedge clk_pixel)     !vsync_active |-> ##[800:1600] !hsync_error ##1 $fell(frame_end)\nendproperty",
        "sva2": "property video_frame_sync_check;\n@(posedge clk_pixel)     !vsync_active |-> ##[800:1600] !hsync_error ##1 $fell(frame_end);\nendproperty\nassert_video_frame_sync_check:assert property (video_frame_sync_check) else $error(\"\");"
    },
    {
        "id": "4054_4055",
        "sva1": "property pwm_duty_cycle_limit_check;\n@(posedge clk_pwm)     !pwm_enable |-> ##[2:4] !duty_overflow ##1 $stable(pwm_out)\nendproperty",
        "sva2": "property pwm_duty_cycle_limit_check;\n@(posedge clk_pwm)     !pwm_enable |-> ##[2:4] !duty_overflow ##1 $stable(pwm_out);\nendproperty\nassert_pwm_duty_cycle_limit_check:assert property (pwm_duty_cycle_limit_check) else $error(\"\");"
    },
    {
        "id": "4055_4056",
        "sva1": "property audio_sample_rate_check;\n@(posedge clk_audio)     !dac_enable |-> ##[48:96] !underrun ##1 $stable(sample_data)\nendproperty",
        "sva2": "property audio_sample_rate_check;\n@(posedge clk_audio)     !dac_enable |-> ##[48:96] !underrun ##1 $stable(sample_data);\nendproperty\nassert_audio_sample_rate_check:assert property (audio_sample_rate_check) else $error(\"\");"
    },
    {
        "id": "4056_4057",
        "sva1": "property dma_req_grant_sequence_check;\n@(posedge clk_bus)      !dma_req |-> ##3 !dma_gnt[*2] ##[1:4] $rose(dma_ack)\nendproperty",
        "sva2": "property dma_req_grant_sequence_check;\n@(posedge clk_bus)     !dma_req |-> ##3 !dma_gnt[*2] ##[1:4] $rose(dma_ack);\nendproperty\nassert_dma_req_grant_sequence_check:assert property (dma_req_grant_sequence_check) else $error(\"\");"
    },
    {
        "id": "4057_4058",
        "sva1": "property hdmi_link_integrity_check;\n@(posedge clk_tmds)     !link_test |-> ##[1000:2000] !sync_lost ##1 $onehot(channel_status)\nendproperty",
        "sva2": "property hdmi_link_integrity_check;\n@(posedge clk_tmds)     !link_test |-> ##[1000:2000] !sync_lost ##1 $onehot(channel_status);\nendproperty\nassert_hdmi_link_integrity_check:assert property (hdmi_link_integrity_check) else $error(\"\");"
    },
    {
        "id": "4058_4059",
        "sva1": "property aes_key_expansion_check;\n@(posedge clk_aes)     !key_load |-> ##[10:20] !expansion_done ##1 $stable(round_key)\nendproperty",
        "sva2": "property aes_key_expansion_check;\n@(posedge clk_aes)     !key_load |-> ##[10:20] !expansion_done ##1 $stable(round_key);\nendproperty\nassert_aes_key_expansion_check:assert property (aes_key_expansion_check) else $error(\"\");"
    },
    {
        "id": "4059_4060",
        "sva1": "property nfc_field_detect_check;\n@(posedge clk_nfc)     !field_present |-> ##[5:10] !carrier_error ##1 $fell(data_active)\nendproperty",
        "sva2": "property nfc_field_detect_check;\n@(posedge clk_nfc)     !field_present |-> ##[5:10] !carrier_error ##1 $fell(data_active);\nendproperty\nassert_nfc_field_detect_check:assert property (nfc_field_detect_check) else $error(\"\");"
    },
    {
        "id": "4060_4061",
        "sva1": "property zigbee_ack_timeout_check;\n@(posedge clk_zigbee)     !tx_complete |-> ##[50:100] !ack_received ##1 $stable(packet_retry)\nendproperty",
        "sva2": "property zigbee_ack_timeout_check;\n@(posedge clk_zigbee)     !tx_complete |-> ##[50:100] !ack_received ##1 $stable(packet_retry);\nendproperty\nassert_zigbee_ack_timeout_check:assert property (zigbee_ack_timeout_check) else $error(\"\");"
    },
    {
        "id": "4061_4062",
        "sva1": "property gps_time_sync_check;\n@(posedge clk_gps)     !pps_signal |-> ##[100:200] !time_valid ##1 $stable(satellite_lock)\nendproperty",
        "sva2": "property gps_time_sync_check;\n@(posedge clk_gps)     !pps_signal |-> ##[100:200] !time_valid ##1 $stable(satellite_lock);\nendproperty\nassert_gps_time_sync_check:assert property (gps_time_sync_check) else $error(\"\");"
    },
    {
        "id": "4062_4063",
        "sva1": "property touch_sensor_debounce_check;\n@(posedge clk_touch)     !touch_active |-> ##[20:40] !debounce_error ##1 $fell(calibration_done)\nendproperty",
        "sva2": "property touch_sensor_debounce_check;\n@(posedge clk_touch)     !touch_active |-> ##[20:40] !debounce_error ##1 $fell(calibration_done);\nendproperty\nassert_touch_sensor_debounce_check:assert property (touch_sensor_debounce_check) else $error(\"\");"
    },
    {
        "id": "4063_4064",
        "sva1": "property fingerprint_match_check;\n@(posedge clk_fp)     !scan_complete |-> ##[1000:2000] !match_found ##1 $stable(template_id)\nendproperty",
        "sva2": "property fingerprint_match_check;\n@(posedge clk_fp)     !scan_complete |-> ##[1000:2000] !match_found ##1 $stable(template_id);\nendproperty\nassert_fingerprint_match_check:assert property (fingerprint_match_check) else $error(\"\");"
    },
    {
        "id": "4064_4065",
        "sva1": "property lidar_range_valid_check;\n@(posedge clk_lidar)     !measure_req |-> ##[100:200] !range_valid ##1 $stable(distance_data)\nendproperty",
        "sva2": "property lidar_range_valid_check;\n@(posedge clk_lidar)     !measure_req |-> ##[100:200] !range_valid ##1 $stable(distance_data);\nendproperty\nassert_lidar_range_valid_check:assert property (lidar_range_valid_check) else $error(\"\");"
    },
    {
        "id": "4065_4066",
        "sva1": "property radar_speed_detect_check;\n@(posedge clk_radar)     !target_lock |-> ##[50:100] !speed_valid ##1 $stable(doppler_shift)\nendproperty",
        "sva2": "property radar_speed_detect_check;\n@(posedge clk_radar)     !target_lock |-> ##[50:100] !speed_valid ##1 $stable(doppler_shift);\nendproperty\nassert_radar_speed_detect_check:assert property (radar_speed_detect_check) else $error(\"\");"
    },
    {
        "id": "4066_4067",
        "sva1": "property quantum_rng_entropy_check;\n@(posedge clk_qrng)     !entropy_req |-> ##[1000:2000] !entropy_valid ##1 $stable(random_bits)\nendproperty",
        "sva2": "property quantum_rng_entropy_check;\n@(posedge clk_qrng)     !entropy_req |-> ##[1000:2000] !entropy_valid ##1 $stable(random_bits);\nendproperty\nassert_quantum_rng_entropy_check:assert property (quantum_rng_entropy_check) else $error(\"\");"
    },
    {
        "id": "4067_4068",
        "sva1": "property neural_net_inference_check;\n@(posedge clk_npu)     !infer_start |-> ##[100:200] !infer_done ##1 $stable(result_vector)\nendproperty",
        "sva2": "property neural_net_inference_check;\n@(posedge clk_npu)     !infer_start |-> ##[100:200] !infer_done ##1 $stable(result_vector);\nendproperty\nassert_neural_net_inference_check:assert property (neural_net_inference_check) else $error(\"\");"
    },
    {
        "id": "4068_4069",
        "sva1": "property automotive_can_fd_check;\n@(posedge clk_canfd)     !fd_enable |-> ##[100:200] !bitrate_error ##1 $stable(payload_len)\nendproperty",
        "sva2": "property automotive_can_fd_check;\n@(posedge clk_canfd)     !fd_enable |-> ##[100:200] !bitrate_error ##1 $stable(payload_len);\nendproperty\nassert_automotive_can_fd_check:assert property (automotive_can_fd_check) else $error(\"\");"
    },
    {
        "id": "4069_4070",
        "sva1": "property fifo_overflow_prevention_check;\n@(posedge clk_io)     !fifo_full |-> ##2 !write_error ##0 $past(!overflow_flag,3)\nendproperty",
        "sva2": "property fifo_overflow_prevention_check;\n@(posedge clk_io)     !fifo_full |-> ##2 !write_error ##0 $past(!overflow_flag, 3);\nendproperty\nassert_fifo_overflow_prevention_check:assert property (fifo_overflow_prevention_check) else $error(\"\");"
    },
    {
        "id": "4070_4071",
        "sva1": "property mem_write_data_integrity_check;\n@(posedge clk_mem)     !write_enable |-> ##1 !data_corrupt ##[3:6] $stable(mem_data)\nendproperty",
        "sva2": "property mem_write_data_integrity_check;\n@(posedge clk_mem)     !write_enable |-> ##1 !data_corrupt ##[3:6] $stable(mem_data);\nendproperty\nassert_mem_write_data_integrity_check:assert property (mem_write_data_integrity_check) else $error(\"\");"
    },
    {
        "id": "4071_4072",
        "sva1": "property pll_lock_timeout_check;\n@(posedge clk_ref)     !pll_bypass |-> ##[10:20] !lock_detect ##1 $stable(clk_out)\nendproperty",
        "sva2": "property pll_lock_timeout_check;\n@(posedge clk_ref)     !pll_bypass |-> ##[10:20] !lock_detect ##1 $stable(clk_out);\nendproperty\nassert_pll_lock_timeout_check:assert property (pll_lock_timeout_check) else $error(\"\");"
    },
    {
        "id": "4072_4073",
        "sva1": "property cache_invalidate_completion_check;\n@(posedge clk_cache)     !inv_req |-> ##[5:8] !dirty_flag ##2 $onehot0(cache_state)\nendproperty",
        "sva2": "property cache_invalidate_completion_check;\n@(posedge clk_cache)     !inv_req |-> ##[5:8] !dirty_flag ##2 $onehot0(cache_state);\nendproperty\nassert_cache_invalidate_completion_check:assert property (cache_invalidate_completion_check) else $error(\"\");"
    },
    {
        "id": "4073_4074",
        "sva1": "property packet_sync_delimiter_check;\n@(posedge clk_rx)     !sync_detect |-> ##3 !pkt_start ##[2:4] $fell(crc_error)\nendproperty",
        "sva2": "property packet_sync_delimiter_check;\n@(posedge clk_rx)     !sync_detect |-> ##3 !pkt_start ##[2:4] $fell(crc_error);\nendproperty\nassert_packet_sync_delimiter_check:assert property (packet_sync_delimiter_check) else $error(\"\");"
    },
    {
        "id": "4074_4075",
        "sva1": "property thermal_shutdown_assertion_check;\n@(posedge clk_temp)     !temp_ok |-> ##[1:3] !shutdown_override ##1 $rose(fan_speed)\nendproperty",
        "sva2": "property thermal_shutdown_assertion_check;\n@(posedge clk_temp)     !temp_ok |-> ##[1:3] !shutdown_override ##1 $rose(fan_speed);\nendproperty\nassert_thermal_shutdown_assertion_check:assert property (thermal_shutdown_assertion_check) else $error(\"\");"
    },
    {
        "id": "4075_4076",
        "sva1": "property flash_erase_suspend_check;\n@(posedge clk_flash)     if(erase_suspend) $rose(suspend_req) |=> ##[100:200] suspend_ack else ##5 $fell(erase_busy)\nendproperty",
        "sva2": "property flash_erase_suspend_check;\n@(posedge clk_flash)     if (erase_suspend)          $rose(suspend_req) |=> ##[100:200] suspend_ack     else         ##5 $fell(erase_busy);\nendproperty\nassert_flash_erase_suspend_check:assert property (flash_erase_suspend_check) else $error(\"\");"
    },
    {
        "id": "4076_4077",
        "sva1": "property mipi_lp_transition_check;\n@(posedge clk_mipi)     if(lp_mode) $fell(lp_en) |-> ##[10:20] hs_ready else ##3 $rose(lp_avail)\nendproperty",
        "sva2": "property mipi_lp_transition_check;\n@(posedge clk_mipi)     if (lp_mode)         $fell(lp_en) |-> ##[10:20] hs_ready     else         1 |-> ##3 $rose(lp_avail);\nendproperty\nassert_mipi_lp_transition_check:assert property (mipi_lp_transition_check) else $error(\"\");"
    },
    {
        "id": "4077_4078",
        "sva1": "property temp_sensor_alarm_check;\n@(posedge clk_temp)     if(temp_alarm) $rose(temp_high) |=> ##[10:15] shutdown else ##2 $fell(temp_alert)\nendproperty",
        "sva2": "property temp_sensor_alarm_check;\n@(posedge clk_temp)     if (temp_alarm)         $rose(temp_high) |=> ##[10:15] shutdown     else         ##2 $fell(temp_alert);\nendproperty\nassert_temp_sensor_alarm_check:assert property (temp_sensor_alarm_check) else $error(\"\");"
    },
    {
        "id": "4078_4079",
        "sva1": "property rtc_alarm_check;\n@(posedge clk_rtc)     if(alarm_set) $rose(rtc_match) |=> ##1 alarm_int else ##2 $fell(rtc_osc)\nendproperty",
        "sva2": "property rtc_alarm_check;\n@(posedge clk_rtc)     if (alarm_set)          $rose(rtc_match) |=> ##1 alarm_int     else         ##2 $fell(rtc_osc);\nendproperty\nassert_rtc_alarm_check:assert property (rtc_alarm_check) else $error(\"\");"
    },
    {
        "id": "4079_4080",
        "sva1": "property rf_tx_power_check;\n@(posedge clk_rf)     if(tx_en) $rose(pa_enable) |-> ##[3:6] rf_out else ##2 $stable(lo_lock)\nendproperty",
        "sva2": "property rf_tx_power_check;\n@(posedge clk_rf)     if (tx_en) $rose(pa_enable) |-> ##[3:6] rf_out else ##2 $stable(lo_lock);\nendproperty\nassert_rf_tx_power_check:assert property (rf_tx_power_check) else $error(\"\");"
    },
    {
        "id": "4080_4081",
        "sva1": "property fan_speed_check;\n@(posedge clk_fan)     if(speed_ctrl) $rose(pwm_set) |-> ##[2:4] tach_pulse else ##3 $stable(fan_stall)\nendproperty",
        "sva2": "property fan_speed_check;\n@(posedge clk_fan)     if (speed_ctrl)          $rose(pwm_set) |-> ##[2:4] tach_pulse     else         ##3 $stable(fan_stall);\nendproperty\nassert_fan_speed_check:assert property (fan_speed_check) else $error(\"\");"
    },
    {
        "id": "4081_4082",
        "sva1": "property touch_sense_check;\n@(posedge clk_touch)     if(sense_en) $rose(touch_det) |-> ##[2:5] touch_ack else ##1 $stable(touch_thresh)\nendproperty",
        "sva2": "property touch_sense_check;\n@(posedge clk_touch)     if (sense_en) $rose(touch_det) |->          ##[2:5] touch_ack else ##1 $stable(touch_thresh);\nendproperty\nassert_touch_sense_check:assert property (touch_sense_check) else $error(\"\");"
    },
    {
        "id": "4082_4083",
        "sva1": "property nfc_field_check;\n@(posedge clk_nfc)     if(field_det) $rose(rf_field) |=> ##[2:5] mod_active else ##1 $stable(carrier_en)\nendproperty",
        "sva2": "property nfc_field_check;\n@(posedge clk_nfc)     if (field_det)         $rose(rf_field) |=> ##[2:5] mod_active     else         ##1 $stable(carrier_en);\nendproperty\nassert_nfc_field_check:assert property (nfc_field_check) else $error(\"\");"
    },
    {
        "id": "4083_4084",
        "sva1": "property accelerometer_int_check;\n@(posedge clk_accel)     if(int_en) $rose(motion_det) |=> ##[1:3] int_pulse else ##2 $stable(accel_data)\nendproperty",
        "sva2": "property accelerometer_int_check;\n@(posedge clk_accel)     if (int_en)          $rose(motion_det) |=> ##[1:3] int_pulse     else         ##2 $stable(accel_data);\nendproperty\nassert_accelerometer_int_check:assert property (accelerometer_int_check) else $error(\"\");"
    },
    {
        "id": "4084_4085",
        "sva1": "property irq_nested_check;\n@(posedge clk_sys)     if(irq_nested) $fell(irq_mask) |-> irq_status[->2] ##1 $onehot(irq_vec) else ##3 $stable(irq_status)\nendproperty",
        "sva2": "property irq_nested_check;\n@(posedge clk_sys)     if (irq_nested) $fell(irq_mask) |->          irq_status[->2] ##1 $onehot(irq_vec)     else         ##3 $stable(irq_status);\nendproperty\nassert_irq_nested_check:assert property (irq_nested_check) else $error(\"\");"
    },
    {
        "id": "4085_4086",
        "sva1": "property error_recovery_sequence_10;\n@(posedge clk_err) disable iff(!err_rst_n)     $rose(error_detect) |-> ##1 $fell(operation_enable) ##[3:6] $rose(recovery_start) ##2 $stable(status_reg)\nendproperty",
        "sva2": "property error_recovery_sequence_10;\n@(posedge clk_err) disable iff (!err_rst_n)     $rose(error_detect) |->      ##1 $fell(operation_enable)      ##[3:6] $rose(recovery_start)      ##2 $stable(status_reg);\nendproperty\nassert_error_recovery_sequence_10:assert property (error_recovery_sequence_10) else $error(\"\");"
    },
    {
        "id": "4086_4087",
        "sva1": "property packet_delimiter_check_11;\n@(posedge clk_uart) disable iff(!uart_reset)     $rose(start_bit) |-> ##[1:8] $fell(stop_bit) ##1 $onehot(parity_bit)\nendproperty",
        "sva2": "property packet_delimiter_check_11;\n@(posedge clk_uart) disable iff (!uart_reset)     $rose(start_bit) |-> ##[1:8] $fell(stop_bit) ##1 $onehot(parity_bit);\nendproperty\nassert_packet_delimiter_check_11:assert property (packet_delimiter_check_11) else $error(\"\");"
    },
    {
        "id": "4087_4088",
        "sva1": "property arbitration_priority_12;\n@(posedge clk_arb) disable iff(arb_reset)     $rose(req_high_priority) |-> ##[2:4] $fell(grant_low_priority) ##1 $stable(bus_control)\nendproperty",
        "sva2": "property arbitration_priority_12;\n@(posedge clk_arb) disable iff (arb_reset)         $rose(req_high_priority) |-> ##[2:4] $fell(grant_low_priority) ##1 $stable(bus_control);\nendproperty\nassert_arbitration_priority_12:assert property (arbitration_priority_12) else $error(\"\");"
    },
    {
        "id": "4088_4089",
        "sva1": "property thermal_threshold_check_13;\n@(posedge clk_temp) disable iff(temp_reset)     temp_sensor > 8'h80 |-> ##[5:10] $rose(fan_speed) ##1 $fell(overheat_flag)\nendproperty",
        "sva2": "property thermal_threshold_check_13;\n@(posedge clk_temp) disable iff (temp_reset)     temp_sensor > 8'h80 |-> ##[5:10] $rose(fan_speed) ##1 $fell(overheat_flag);\nendproperty\nassert_thermal_threshold_check_13:assert property (thermal_threshold_check_13) else $error(\"\");"
    },
    {
        "id": "4089_4090",
        "sva1": "property voltage_monitor_sequence_14;\n@(posedge clk_pmon) disable iff(!pmon_enable)     $fell(voltage_ok) |-> ##[3:7] $rose(regulator_bypass) ##2 $stable(backup_voltage)\nendproperty",
        "sva2": "property voltage_monitor_sequence_14;\n@(posedge clk_pmon) disable iff (!pmon_enable)     $fell(voltage_ok) |-> ##[3:7] $rose(regulator_bypass) ##2 $stable(backup_voltage);\nendproperty\nassert_voltage_monitor_sequence_14:assert property (voltage_monitor_sequence_14) else $error(\"\");"
    },
    {
        "id": "4090_4091",
        "sva1": "property watchdog_timeout_check_15;\n@(posedge clk_wdt) disable iff(!wdt_reset_n)     $rose(watchdog_arm) |-> ##[100:200] $fell(system_reset) ##1 $past(service_pulse,5)\nendproperty",
        "sva2": "property watchdog_timeout_check_15;\n@(posedge clk_wdt) disable iff (!wdt_reset_n)     $rose(watchdog_arm) |-> ##[100:200] $fell(system_reset) ##1 $past(service_pulse, 5);\nendproperty\nassert_watchdog_timeout_check_15:assert property (watchdog_timeout_check_15) else $error(\"\");"
    },
    {
        "id": "4091_4092",
        "sva1": "property bus_contention_protection_16;\n@(posedge clk_bus) disable iff(bus_reset)     $countones(drivers_active) > 1 |-> ##1 $rose(contention_error) ##0 $fell(all_drivers)\nendproperty",
        "sva2": "property bus_contention_protection_16;\n@(posedge clk_bus) disable iff (bus_reset)     $countones(drivers_active) > 1 |-> ##1 $rose(contention_error) ##0 $fell(all_drivers);\nendproperty\nassert_bus_contention_protection_16:assert property (bus_contention_protection_16) else $error(\"\");"
    },
    {
        "id": "4092_4093",
        "sva1": "property security_state_transition_19;\n@(posedge clk_sec) disable iff(sec_reset)     $rose(secure_mode) |-> ##[3:8] $fell(debug_access) ##2 $stable(crypto_key)\nendproperty",
        "sva2": "property security_state_transition_19;\n@(posedge clk_sec) disable iff (sec_reset)     $rose(secure_mode) |-> ##[3:8] $fell(debug_access) ##2 $stable(crypto_key);\nendproperty\nassert_security_state_transition_19:assert property (security_state_transition_19) else $error(\"\");"
    },
    {
        "id": "4093_4094",
        "sva1": "property req_ack_sequence_check_1;\n@(posedge clk_sys) disable iff(!rst_n_sync)     req_packet_valid |-> ##[2:5] ack_packet_received ##1 $stable(data_bus)[*3]\nendproperty",
        "sva2": "property req_ack_sequence_check_1;\n@(posedge clk_sys) disable iff (!rst_n_sync)     req_packet_valid == 1'b1 |->      ##[2:5] ack_packet_received ##1 $stable(data_bus)[*3];\nendproperty\nassert_req_ack_sequence_check_1:assert property (req_ack_sequence_check_1) else $error(\"\");"
    },
    {
        "id": "4094_4095",
        "sva1": "property data_pipeline_stall_20;\n@(posedge clk_pipe) disable iff(!pipe_enable)     $rose(stall_condition) |-> ##[1:4] $fell(pipeline_advance) ##1 $stable(pipe_stage[3:0])\nendproperty",
        "sva2": "property data_pipeline_stall_20;\n@(posedge clk_pipe) disable iff (!pipe_enable)     $rose(stall_condition) |-> ##[1:4] $fell(pipeline_advance) ##1 $stable(pipe_stage[3:0]);\nendproperty\nassert_data_pipeline_stall_20:assert property (data_pipeline_stall_20) else $error(\"\");"
    },
    {
        "id": "4095_4096",
        "sva1": "property clock_gating_validation_22;\n@(posedge clk_gated) disable iff(!clk_enable)     $fell(clock_gate) |-> ##[3:5] $rose(clock_active) ##1 $stable(clock_monitor)\nendproperty",
        "sva2": "property clock_gating_validation_22;\n@(posedge clk_gated) disable iff (!clk_enable)     $fell(clock_gate) |-> ##[3:5] $rose(clock_active) ##1 $stable(clock_monitor);\nendproperty\nassert_clock_gating_validation_22:assert property (clock_gating_validation_22) else $error(\"\");"
    },
    {
        "id": "4096_4097",
        "sva1": "property reset_sequence_check_23;\n@(posedge clk_rst) disable iff(power_on_reset)     $rose(reset_request) |-> ##[10:20] $fell(reset_ack) ##1 $stable(reset_status)\nendproperty",
        "sva2": "property reset_sequence_check_23;\n@(posedge clk_rst) disable iff (power_on_reset)     $rose(reset_request) |-> ##[10:20] $fell(reset_ack) ##1 $stable(reset_status);\nendproperty\nassert_reset_sequence_check_23:assert property (reset_sequence_check_23) else $error(\"\");"
    },
    {
        "id": "4097_4098",
        "sva1": "property bus_protocol_compliance_24;\n@(posedge clk_proto) disable iff(proto_reset)     $rose(protocol_start) |-> ##[3:7] $fell(protocol_error) ##1 $onehot0(protocol_state)\nendproperty",
        "sva2": "property bus_protocol_compliance_24;\n@(posedge clk_proto) disable iff (proto_reset)     $rose(protocol_start) |-> ##[3:7] $fell(protocol_error) ##1 $onehot0(protocol_state);\nendproperty\nassert_bus_protocol_compliance_24:assert property (bus_protocol_compliance_24) else $error(\"\");"
    },
    {
        "id": "4098_4099",
        "sva1": "property data_encryption_flow_26;\n@(posedge clk_crypto) disable iff(!crypto_reset_n)     $rose(encrypt_start) |-> ##[8:12] $fell(encrypt_busy) ##1 $onehot(crypto_mode)\nendproperty",
        "sva2": "property data_encryption_flow_26;\n@(posedge clk_crypto) disable iff (!crypto_reset_n)     $rose(encrypt_start) |-> ##[8:12] $fell(encrypt_busy) ##1 $onehot(crypto_mode);\nendproperty\nassert_data_encryption_flow_26:assert property (data_encryption_flow_26) else $error(\"\");"
    },
    {
        "id": "4099_4100",
        "sva1": "property power_good_sequence_27;\n@(posedge clk_pgood) disable iff(!pgood_reset)     $rose(power_on) |-> ##[5:15] $fell(power_fault) ##1 $stable(voltage_monitor)\nendproperty",
        "sva2": "property power_good_sequence_27;\n@(posedge clk_pgood) disable iff (!pgood_reset)     $rose(power_on) |-> ##[5:15] $fell(power_fault) ##1 $stable(voltage_monitor);\nendproperty\nassert_power_good_sequence_27:assert property (power_good_sequence_27) else $error(\"\");"
    },
    {
        "id": "4100_4101",
        "sva1": "property bus_bandwidth_monitor_28;\n@(posedge clk_bw) disable iff(bw_reset)     bandwidth_usage > 24'h100000 |-> ##[2:4] $rose(throttle_enable) ##1 $fell(burst_mode)\nendproperty",
        "sva2": "property bus_bandwidth_monitor_28;\n@(posedge clk_bw) disable iff (bw_reset)     bandwidth_usage > 24'h100000 |-> ##[2:4] $rose(throttle_enable) ##1 $fell(burst_mode);\nendproperty\nassert_bus_bandwidth_monitor_28:assert property (bus_bandwidth_monitor_28) else $error(\"\");"
    },
    {
        "id": "4101_4102",
        "sva1": "property interrupt_mask_validation_29;\n@(posedge clk_int) disable iff(!int_ctrl_reset)     $rose(interrupt_pending) |-> ##[1:3] $fell(interrupt_mask) ##1 $stable(interrupt_level)\nendproperty",
        "sva2": "property interrupt_mask_validation_29;\n@(posedge clk_int) disable iff (!int_ctrl_reset)     $rose(interrupt_pending) |-> ##[1:3] $fell(interrupt_mask) ##1 $stable(interrupt_level);\nendproperty\nassert_interrupt_mask_validation_29:assert property (interrupt_mask_validation_29) else $error(\"\");"
    },
    {
        "id": "4102_4103",
        "sva1": "property data_integrity_check_2;\n@(posedge clk_io) disable iff(rst_async)     $rose(transfer_enable) |=> ##3 (crc_match ##2 data_locked) intersect (##[1:4] $fell(error_flag))\nendproperty",
        "sva2": "property data_integrity_check_2;\n@(posedge clk_io) disable iff (rst_async)     $rose(transfer_enable) |=> ##3 (crc_match ##2 data_locked) intersect (##[1:4] $fell(error_flag));\nendproperty\nassert_data_integrity_check_2:assert property (data_integrity_check_2) else $error(\"\");"
    },
    {
        "id": "4103_4104",
        "sva1": "property clock_switch_validation_31;\n@(posedge clk_sw) disable iff(clock_switch_reset)     $rose(clock_switch_req) |-> ##[3:6] $fell(clock_switch_ack) ##1 $stable(clock_select)\nendproperty",
        "sva2": "property clock_switch_validation_31;\n@(posedge clk_sw) disable iff (clock_switch_reset)     $rose(clock_switch_req) |-> ##[3:6] $fell(clock_switch_ack) ##1 $stable(clock_select);\nendproperty\nassert_clock_switch_validation_31:assert property (clock_switch_validation_31) else $error(\"\");"
    },
    {
        "id": "4104_4105",
        "sva1": "property ddr_command_timing_32;\n@(posedge clk_ddr) disable iff(!ddr_init_done)     $rose(ddr_cmd) |-> ##[2:5] $fell(ddr_busy) ##1 $stable(ddr_address)\nendproperty",
        "sva2": "property ddr_command_timing_32;\n@(posedge clk_ddr) disable iff (!ddr_init_done)     $rose(ddr_cmd) |-> ##[2:5] $fell(ddr_busy) ##1 $stable(ddr_address);\nendproperty\nassert_ddr_command_timing_32:assert property (ddr_command_timing_32) else $error(\"\");"
    },
    {
        "id": "4105_4106",
        "sva1": "property voltage_scale_transition_33;\n@(posedge clk_vscale) disable iff(!vscale_enable)     $rose(voltage_scale_req) |-> ##[5:10] $fell(voltage_scale_ack) ##1 $stable(voltage_level)\nendproperty",
        "sva2": "property voltage_scale_transition_33;\n@(posedge clk_vscale) disable iff (!vscale_enable)     $rose(voltage_scale_req) |-> ##[5:10] $fell(voltage_scale_ack) ##1 $stable(voltage_level);\nendproperty\nassert_voltage_scale_transition_33:assert property (voltage_scale_transition_33) else $error(\"\");"
    },
    {
        "id": "4106_4107",
        "sva1": "property spi_protocol_check_34;\n@(posedge clk_spi) disable iff(!spi_reset_n)     $rose(spi_select) |-> ##[4:8] $fell(spi_busy) ##1 $stable(spi_data)\nendproperty",
        "sva2": "property spi_protocol_check_34;\n@(posedge clk_spi) disable iff (!spi_reset_n)         $rose(spi_select) |-> ##[4:8] $fell(spi_busy) ##1 $stable(spi_data);\nendproperty\nassert_spi_protocol_check_34:assert property (spi_protocol_check_34) else $error(\"\");"
    },
    {
        "id": "4107_4108",
        "sva1": "property dram_precharge_cycle_35;\n@(posedge clk_dram_ctrl) disable iff(!dram_ready)     $rose(precharge_cmd) |-> ##[3:7] $fell(precharge_busy) ##1 $stable(row_address)\nendproperty",
        "sva2": "property dram_precharge_cycle_35;\n@(posedge clk_dram_ctrl) disable iff (!dram_ready)         $rose(precharge_cmd) |-> ##[3:7] $fell(precharge_busy) ##1 $stable(row_address);\nendproperty\nassert_dram_precharge_cycle_35:assert property (dram_precharge_cycle_35) else $error(\"\");"
    },
    {
        "id": "4108_4109",
        "sva1": "property pcie_link_training_36;\n@(posedge clk_pcie) disable iff(!link_reset_n)     $rose(link_training) |-> ##[10:20] $fell(link_busy) ##1 $stable(link_status)\nendproperty",
        "sva2": "property pcie_link_training_36;\n@(posedge clk_pcie) disable iff (!link_reset_n)     $rose(link_training) |-> ##[10:20] $fell(link_busy) ##1 $stable(link_status);\nendproperty\nassert_pcie_link_training_36:assert property (pcie_link_training_36) else $error(\"\");"
    },
    {
        "id": "4109_4110",
        "sva1": "property adc_conversion_complete_37;\n@(posedge clk_adc) disable iff(!adc_enable)     $rose(conversion_start) |-> ##[5:8] $fell(conversion_busy) ##1 $stable(adc_result)\nendproperty",
        "sva2": "property adc_conversion_complete_37;\n@(posedge clk_adc) disable iff (!adc_enable)         $rose(conversion_start) |-> ##[5:8] $fell(conversion_busy) ##1 $stable(adc_result);\nendproperty\nassert_adc_conversion_complete_37:assert property (adc_conversion_complete_37) else $error(\"\");"
    },
    {
        "id": "4110_4111",
        "sva1": "property data_consistency_after_3_cycles_check;\n@(posedge sys_clk)      $rose(valid_transfer) |-> ##3 ($past(data_bus,3) == processed_data)\nendproperty",
        "sva2": "property data_consistency_after_3_cycles_check;\n@(posedge sys_clk)     $rose(valid_transfer) |-> ##3 ($past(data_bus,3) == processed_data);\nendproperty\nassert_data_consistency_after_3_cycles_check:assert property (data_consistency_after_3_cycles_check) else $error(\"\");"
    },
    {
        "id": "4111_4112",
        "sva1": "property ethernet_crc_check_38;\n@(posedge clk_eth) disable iff(!eth_reset_n)     $rose(frame_start) |-> ##[6:12] $fell(crc_error) ##1 $stable(frame_length)\nendproperty",
        "sva2": "property ethernet_crc_check_38;\n@(posedge clk_eth) disable iff (!eth_reset_n)     $rose(frame_start) |-> ##[6:12] $fell(crc_error) ##1 $stable(frame_length);\nendproperty\nassert_ethernet_crc_check_38:assert property (ethernet_crc_check_38) else $error(\"\");"
    },
    {
        "id": "4112_4113",
        "sva1": "property usb_packet_handshake_40;\n@(posedge clk_usb) disable iff(!usb_reset)     $rose(packet_start) |-> ##[2:4] $fell(packet_error) ##1 $stable(packet_type)\nendproperty",
        "sva2": "property usb_packet_handshake_40;\n@(posedge clk_usb) disable iff (!usb_reset)     $rose(packet_start) |-> ##[2:4] $fell(packet_error) ##1 $stable(packet_type);\nendproperty\nassert_usb_packet_handshake_40:assert property (usb_packet_handshake_40) else $error(\"\");"
    },
    {
        "id": "4113_4114",
        "sva1": "property i2c_start_condition_41;\n@(posedge clk_i2c) disable iff(!i2c_reset_n)     $rose(start_condition) |-> ##[1:3] $fell(stop_condition) ##1 $stable(i2c_address)\nendproperty",
        "sva2": "property i2c_start_condition_41;\n@(posedge clk_i2c) disable iff (!i2c_reset_n)     $rose(start_condition) |-> ##[1:3] $fell(stop_condition) ##1 $stable(i2c_address);\nendproperty\nassert_i2c_start_condition_41:assert property (i2c_start_condition_41) else $error(\"\");"
    },
    {
        "id": "4114_4115",
        "sva1": "property can_bus_arbitration_42;\n@(posedge clk_can) disable iff(!can_reset_n)     $rose(arbitration_start) |-> ##[2:5] $fell(arbitration_lost) ##1 $stable(message_id)\nendproperty",
        "sva2": "property can_bus_arbitration_42;\n@(posedge clk_can) disable iff (!can_reset_n)     $rose(arbitration_start) |-> ##[2:5] $fell(arbitration_lost) ##1 $stable(message_id);\nendproperty\nassert_can_bus_arbitration_42:assert property (can_bus_arbitration_42) else $error(\"\");"
    },
    {
        "id": "4115_4116",
        "sva1": "property pwm_duty_cycle_check_43;\n@(posedge clk_pwm) disable iff(!pwm_reset_n)     $rose(pwm_update) |-> ##[1:4] $fell(pwm_busy) ##1 $stable(duty_cycle)\nendproperty",
        "sva2": "property pwm_duty_cycle_check_43;\n@(posedge clk_pwm) disable iff (!pwm_reset_n)         $rose(pwm_update) |-> ##[1:4] $fell(pwm_busy) ##1 $stable(duty_cycle);\nendproperty\nassert_pwm_duty_cycle_check_43:assert property (pwm_duty_cycle_check_43) else $error(\"\");"
    },
    {
        "id": "4116_4117",
        "sva1": "property sd_card_init_sequence_44;\n@(posedge clk_sd) disable iff(!sd_reset)     $rose(init_start) |-> ##[40:80] $fell(init_busy) ##1 $stable(sd_status)\nendproperty",
        "sva2": "property sd_card_init_sequence_44;\n@(posedge clk_sd) disable iff (!sd_reset)     $rose(init_start) |-> ##[40:80] $fell(init_busy) ##1 $stable(sd_status);\nendproperty\nassert_sd_card_init_sequence_44:assert property (sd_card_init_sequence_44) else $error(\"\");"
    },
    {
        "id": "4117_4118",
        "sva1": "property uart_break_detect_45;\n@(posedge clk_uart2) disable iff(!uart_reset_n)     $rose(break_detect) |-> ##[1:3] $fell(frame_error) ##1 $stable(line_status)\nendproperty",
        "sva2": "property uart_break_detect_45;\n@(posedge clk_uart2) disable iff (!uart_reset_n)     $rose(break_detect) |-> ##[1:3] $fell(frame_error) ##1 $stable(line_status);\nendproperty\nassert_uart_break_detect_45:assert property (uart_break_detect_45) else $error(\"\");"
    },
    {
        "id": "4118_4119",
        "sva1": "property dsp_pipeline_flush_46;\n@(posedge clk_dsp) disable iff(!dsp_reset_n)     $rose(flush_request) |-> ##[2:5] $fell(pipeline_valid) ##1 $stable(dsp_state)\nendproperty",
        "sva2": "property dsp_pipeline_flush_46;\n@(posedge clk_dsp) disable iff (!dsp_reset_n)     $rose(flush_request) |-> ##[2:5] $fell(pipeline_valid) ##1 $stable(dsp_state);\nendproperty\nassert_dsp_pipeline_flush_46:assert property (dsp_pipeline_flush_46) else $error(\"\");"
    },
    {
        "id": "4119_4120",
        "sva1": "property sata_link_wakeup_47;\n@(posedge clk_sata) disable iff(!sata_reset_n)     $rose(wakeup_request) |-> ##[100:200] $fell(phy_ready) ##1 $stable(link_speed)\nendproperty",
        "sva2": "property sata_link_wakeup_47;\n@(posedge clk_sata) disable iff (!sata_reset_n)     $rose(wakeup_request) |-> ##[100:200] $fell(phy_ready) ##1 $stable(link_speed);\nendproperty\nassert_sata_link_wakeup_47:assert property (sata_link_wakeup_47) else $error(\"\");"
    },
    {
        "id": "4120_4121",
        "sva1": "property video_sync_generation_48;\n@(posedge clk_video) disable iff(!video_reset)     $rose(vsync_start) |-> ##[5:10] $fell(hsync_active) ##1 $stable(pixel_count)\nendproperty",
        "sva2": "property video_sync_generation_48;\n@(posedge clk_video) disable iff (!video_reset)     $rose(vsync_start) |-> ##[5:10] $fell(hsync_active) ##1 $stable(pixel_count);\nendproperty\nassert_video_sync_generation_48:assert property (video_sync_generation_48) else $error(\"\");"
    },
    {
        "id": "4121_4122",
        "sva1": "property audio_sample_sync_49;\n@(posedge clk_audio) disable iff(!audio_reset_n)     $rose(sample_start) |-> ##[1:4] $fell(sample_busy) ##1 $stable(audio_data)\nendproperty",
        "sva2": "property audio_sample_sync_49;\n@(posedge clk_audio) disable iff (!audio_reset_n)     $rose(sample_start) |-> ##[1:4] $fell(sample_busy) ##1 $stable(audio_data);\nendproperty\nassert_audio_sample_sync_49:assert property (audio_sample_sync_49) else $error(\"\");"
    },
    {
        "id": "4122_4123",
        "sva1": "property fifo_overflow_protection_4;\n@(negedge clk_fifo) disable iff(fifo_reset)     $countones(wr_ptr) > 5'd15 |-> ##1 $fell(wr_enable) ##0 $rose(overflow_flag)\nendproperty",
        "sva2": "property fifo_overflow_protection_4;\n@(negedge clk_fifo) disable iff (fifo_reset)     ($countones(wr_ptr) > 5'd15) |-> ##1 ($fell(wr_enable) ##0 $rose(overflow_flag));\nendproperty\nassert_fifo_overflow_protection_4:assert property (fifo_overflow_protection_4) else $error(\"\");"
    },
    {
        "id": "4123_4124",
        "sva1": "property rf_channel_switch_50;\n@(posedge clk_rf) disable iff(!rf_reset_n)     $rose(channel_switch) |-> ##[3:6] $fell(switch_busy) ##1 $stable(channel_freq)\nendproperty",
        "sva2": "property rf_channel_switch_50;\n@(posedge clk_rf) disable iff (!rf_reset_n)     $rose(channel_switch) |-> ##[3:6] $fell(switch_busy) ##1 $stable(channel_freq);\nendproperty\nassert_rf_channel_switch_50:assert property (rf_channel_switch_50) else $error(\"\");"
    },
    {
        "id": "4124_4125",
        "sva1": "property interrupt_latency_check_5;\n@(posedge clk_cpu) disable iff(!int_rst_n)     $rose(irq_request) |-> ##[4:10] $fell(irq_ack) ##2 $onehot0(irq_vector)\nendproperty",
        "sva2": "property interrupt_latency_check_5;\n@(posedge clk_cpu) disable iff (!int_rst_n)     $rose(irq_request) |-> ##[4:10] $fell(irq_ack) ##2 $onehot0(irq_vector);\nendproperty\nassert_interrupt_latency_check_5:assert property (interrupt_latency_check_5) else $error(\"\");"
    },
    {
        "id": "4125_4126",
        "sva1": "property memory_access_sequence_6;\n@(posedge clk_mem) disable iff(mem_reset)     $rose(cs_n) |=> ##2 $fell(oe_n) ##[1:3] $stable(address_bus)[*2] ##1 $rose(we_n)\nendproperty",
        "sva2": "property memory_access_sequence_6;\n@(posedge clk_mem) disable iff (mem_reset)     $rose(cs_n) |=> ##2 $fell(oe_n) ##[1:3] $stable(address_bus)[*2] ##1 $rose(we_n);\nendproperty\nassert_memory_access_sequence_6:assert property (memory_access_sequence_6) else $error(\"\");"
    },
    {
        "id": "4126_4127",
        "sva1": "property power_state_transition_7;\n@(posedge clk_pwr) disable iff(pwr_reset)     $fell(low_power_mode) |-> ##[5:20] $rose(core_ready) ##1 $stable(voltage_level)\nendproperty",
        "sva2": "property power_state_transition_7;\n@(posedge clk_pwr) disable iff (pwr_reset)     $fell(low_power_mode) |-> ##[5:20] $rose(core_ready) ##1 $stable(voltage_level);\nendproperty\nassert_power_state_transition_7:assert property (power_state_transition_7) else $error(\"\");"
    },
    {
        "id": "4127_4128",
        "sva1": "property can_bus_error_check;\n@(posedge can_clk)     can_error_frame && !can_passive_error |-> ##6 can_error_counter_inc && $fell(can_bus_off)\nendproperty",
        "sva2": "property can_bus_error_check;\n@(posedge can_clk)         (can_error_frame && !can_passive_error) |-> ##6 (can_error_counter_inc && $fell(can_bus_off));\nendproperty\nassert_can_bus_error_check:assert property (can_bus_error_check) else $error(\"\");"
    },
    {
        "id": "4128_4129",
        "sva1": "property nand_ce_we_check;\n@(posedge nand_clk)     $fell(nand_ce_n) && nand_we_n |-> ##5 nand_ready && $stable(nand_data_in)\nendproperty",
        "sva2": "property nand_ce_we_check;\n@(posedge nand_clk)     ($fell(nand_ce_n) && nand_we_n) |-> ##5 (nand_ready && $stable(nand_data_in));\nendproperty\nassert_nand_ce_we_check:assert property (nand_ce_we_check) else $error(\"\");"
    },
    {
        "id": "4129_4130",
        "sva1": "property dram_refresh_cycle_check;\n@(posedge dram_ck)     dram_refresh_req && !dram_self_refresh |-> ##9 dram_refresh_ack && $fell(dram_all_banks_active)\nendproperty",
        "sva2": "property dram_refresh_cycle_check;\n@(posedge dram_ck)     (dram_refresh_req && !dram_self_refresh) |-> ##9 (dram_refresh_ack && $fell(dram_all_banks_active));\nendproperty\nassert_dram_refresh_cycle_check:assert property (dram_refresh_cycle_check) else $error(\"\");"
    },
    {
        "id": "4130_4131",
        "sva1": "property hdmi_ddc_edid_check;\n@(posedge hdmi_pclk)     hdmi_ddc_start && hdmi_hot_plug |-> ##8 hdmi_edid_valid && $onehot(hdmi_edid_header)\nendproperty",
        "sva2": "property hdmi_ddc_edid_check;\n@(posedge hdmi_pclk)     (hdmi_ddc_start && hdmi_hot_plug) |-> ##8 (hdmi_edid_valid && $onehot(hdmi_edid_header));\nendproperty\nassert_hdmi_ddc_edid_check:assert property (hdmi_ddc_edid_check) else $error(\"\");"
    },
    {
        "id": "4131_4132",
        "sva1": "property sata_oob_signal_check;\n@(posedge sata_refclk)     sata_oob_start && !sata_phy_ready |-> ##12 sata_oob_complete && $stable(sata_rx_elecidle)\nendproperty",
        "sva2": "property sata_oob_signal_check;\n@(posedge sata_refclk)     (sata_oob_start && !sata_phy_ready) |-> ##12 (sata_oob_complete && $stable(sata_rx_elecidle));\nendproperty\nassert_sata_oob_signal_check:assert property (sata_oob_signal_check) else $error(\"\");"
    },
    {
        "id": "4132_4133",
        "sva1": "property mipi_csi_lane_sync_check;\n@(posedge mipi_pclk)     mipi_lp00_to_lp11 && mipi_hs_mode |-> ##6 mipi_lane_sync && $onehot(mipi_byte_align)\nendproperty",
        "sva2": "property mipi_csi_lane_sync_check;\n@(posedge mipi_pclk)     (mipi_lp00_to_lp11 && mipi_hs_mode) |-> ##6 (mipi_lane_sync && $onehot(mipi_byte_align));\nendproperty\nassert_mipi_csi_lane_sync_check:assert property (mipi_csi_lane_sync_check) else $error(\"\");"
    },
    {
        "id": "4133_4134",
        "sva1": "property adc_sample_ready_check;\n@(posedge adc_clk)     $rose(adc_start_conv) |-> ##7 adc_data_ready && $stable(adc_channel_sel)\nendproperty",
        "sva2": "property adc_sample_ready_check;\n@(posedge adc_clk)     $rose(adc_start_conv) |-> ##7 (adc_data_ready && $stable(adc_channel_sel));\nendproperty\nassert_adc_sample_ready_check:assert property (adc_sample_ready_check) else $error(\"\");"
    },
    {
        "id": "4134_4135",
        "sva1": "property dma_req_ack_handshake_check;\n@(posedge dma_clk)      $rose(dma_req_valid) && !dma_reset_n |-> ##3 dma_ack_ready && $fell(dma_fifo_full)\nendproperty",
        "sva2": "property dma_req_ack_handshake_check;\n@(posedge dma_clk)     $rose(dma_req_valid) && !dma_reset_n |-> ##3 dma_ack_ready && $fell(dma_fifo_full);\nendproperty\nassert_dma_req_ack_handshake_check:assert property (dma_req_ack_handshake_check) else $error(\"\");"
    },
    {
        "id": "4135_4136",
        "sva1": "property flash_erase_sector_check;\n@(posedge flash_clk)     $rose(flash_erase_cmd) && flash_sector_unlocked |-> ##20 flash_erase_done && $fell(flash_busy)\nendproperty",
        "sva2": "property flash_erase_sector_check;\n@(posedge flash_clk)     ($rose(flash_erase_cmd) && flash_sector_unlocked) |-> ##20 (flash_erase_done && $fell(flash_busy));\nendproperty\nassert_flash_erase_sector_check:assert property (flash_erase_sector_check) else $error(\"\");"
    },
    {
        "id": "4136_4137",
        "sva1": "property gpio_int_clear_check;\n@(posedge gpio_clk)     $rose(gpio_int_status) && gpio_int_enable |-> ##3 gpio_int_clear && $fell(gpio_int_raw)\nendproperty",
        "sva2": "property gpio_int_clear_check;\n@(posedge gpio_clk)         ($rose(gpio_int_status) && gpio_int_enable) |-> ##3 (gpio_int_clear && $fell(gpio_int_raw));\nendproperty\nassert_gpio_int_clear_check:assert property (gpio_int_clear_check) else $error(\"\");"
    },
    {
        "id": "4137_4138",
        "sva1": "property timer_count_reload_check;\n@(posedge timer_clk)     $fell(timer_enable) && timer_auto_reload |-> ##2 timer_count == timer_load_value\nendproperty",
        "sva2": "property timer_count_reload_check;\n@(posedge timer_clk)         ($fell(timer_enable) && timer_auto_reload) |-> ##2 (timer_count == timer_load_value);\nendproperty\nassert_timer_count_reload_check:assert property (timer_count_reload_check) else $error(\"\");"
    },
    {
        "id": "4138_4139",
        "sva1": "property crypto_hash_start_check;\n@(posedge crypto_clk)     $rose(hash_start) && !hash_busy |-> ##15 hash_done && $stable(hash_input_data)\nendproperty",
        "sva2": "property crypto_hash_start_check;\n@(posedge crypto_clk)     ($rose(hash_start) && !hash_busy) |-> ##15 (hash_done && $stable(hash_input_data));\nendproperty\nassert_crypto_hash_start_check:assert property (crypto_hash_start_check) else $error(\"\");"
    },
    {
        "id": "4139_4140",
        "sva1": "property video_vsync_hsync_check;\n@(posedge pixel_clk)     $rose(video_vsync) && video_enable |-> ##5 video_hsync && $stable(video_active_frame)\nendproperty",
        "sva2": "property video_vsync_hsync_check;\n@(posedge pixel_clk)     ($rose(video_vsync) && video_enable) |-> ##5 (video_hsync && $stable(video_active_frame));\nendproperty\nassert_video_vsync_hsync_check:assert property (video_vsync_hsync_check) else $error(\"\");"
    },
    {
        "id": "4140_4141",
        "sva1": "property audio_i2s_sync_check;\n@(posedge audio_bclk)     $fell(audio_lrclk) && audio_enable |-> ##8 audio_data_valid && $stable(audio_channel_sel)\nendproperty",
        "sva2": "property audio_i2s_sync_check;\n@(posedge audio_bclk)     ($fell(audio_lrclk) && audio_enable) |-> ##8 (audio_data_valid && $stable(audio_channel_sel));\nendproperty\nassert_audio_i2s_sync_check:assert property (audio_i2s_sync_check) else $error(\"\");"
    },
    {
        "id": "4141_4142",
        "sva1": "property sensor_trigger_read_check;\n@(posedge sensor_clk)     $rose(sensor_trigger) && !sensor_sleep |-> ##6 sensor_data_valid && $onehot(sensor_channel)\nendproperty",
        "sva2": "property sensor_trigger_read_check;\n@(posedge sensor_clk)     $rose(sensor_trigger) && !sensor_sleep |-> ##6 sensor_data_valid && $onehot(sensor_channel);\nendproperty\nassert_sensor_trigger_read_check:assert property (sensor_trigger_read_check) else $error(\"\");"
    },
    {
        "id": "4142_4143",
        "sva1": "property qspi_quad_mode_check;\n@(posedge qspi_clk)     $rose(qspi_quad_enable) && qspi_cs_active |-> ##4 qspi_io_mode == 2'b11 && $stable(qspi_dqs)\nendproperty",
        "sva2": "property qspi_quad_mode_check;\n@(posedge qspi_clk)     ($rose(qspi_quad_enable) && qspi_cs_active) |-> ##4 (qspi_io_mode == 2'b11 && $stable(qspi_dqs));\nendproperty\nassert_qspi_quad_mode_check:assert property (qspi_quad_mode_check) else $error(\"\");"
    },
    {
        "id": "4143_4144",
        "sva1": "property lcd_cmd_data_check;\n@(posedge lcd_pclk)     $fell(lcd_cs_n) && lcd_dc_cmd |-> ##3 lcd_data_valid && $stable(lcd_cmd_reg)\nendproperty",
        "sva2": "property lcd_cmd_data_check;\n@(posedge lcd_pclk)     ($fell(lcd_cs_n) && lcd_dc_cmd) |-> ##3 (lcd_data_valid && $stable(lcd_cmd_reg));\nendproperty\nassert_lcd_cmd_data_check:assert property (lcd_cmd_data_check) else $error(\"\");"
    },
    {
        "id": "4144_4145",
        "sva1": "property rtc_alarm_check;\n@(posedge rtc_clk_32khz)     $rose(rtc_alarm_enable) |-> ##2 rtc_alarm_trigger && $stable(rtc_counter)\nendproperty",
        "sva2": "property rtc_alarm_check;\n@(posedge rtc_clk_32khz)         $rose(rtc_alarm_enable) |-> ##2 (rtc_alarm_trigger && $stable(rtc_counter));\nendproperty\nassert_rtc_alarm_check:assert property (rtc_alarm_check) else $error(\"\");"
    },
    {
        "id": "4145_4146",
        "sva1": "property ethernet_mii_check;\n@(posedge eth_rx_clk)     $rose(eth_rx_dv) && !eth_rx_er |-> ##4 eth_rx_data_valid && $onehot(eth_rx_preamble)\nendproperty",
        "sva2": "property ethernet_mii_check;\n@(posedge eth_rx_clk)         ($rose(eth_rx_dv) && !eth_rx_er) |-> ##4 (eth_rx_data_valid && $onehot(eth_rx_preamble));\nendproperty\nassert_ethernet_mii_check:assert property (ethernet_mii_check) else $error(\"\");"
    },
    {
        "id": "4146_4147",
        "sva1": "property vga_fifo_empty_check;\n@(posedge vga_pclk)     $rose(vga_fifo_rd_en) && !vga_fifo_empty |-> ##3 vga_fifo_data_valid && $fell(vga_fifo_almost_empty)\nendproperty",
        "sva2": "property vga_fifo_empty_check;\n@(posedge vga_pclk)     ($rose(vga_fifo_rd_en) && !vga_fifo_empty) |-> ##3 (vga_fifo_data_valid && $fell(vga_fifo_almost_empty));\nendproperty\nassert_vga_fifo_empty_check:assert property (vga_fifo_empty_check) else $error(\"\");"
    },
    {
        "id": "4147_4148",
        "sva1": "property sdram_mode_register_check;\n@(posedge sdram_clk)     $rose(sdram_mode_reg_write) |-> ##7 sdram_mode_reg_ack && $stable(sdram_cas_latency)\nendproperty",
        "sva2": "property sdram_mode_register_check;\n@(posedge sdram_clk)         $rose(sdram_mode_reg_write) |-> ##7 (sdram_mode_reg_ack && $stable(sdram_cas_latency));\nendproperty\nassert_sdram_mode_register_check:assert property (sdram_mode_register_check) else $error(\"\");"
    },
    {
        "id": "4148_4149",
        "sva1": "property i2s_fifo_full_check;\n@(posedge i2s_clk)     $rose(i2s_fifo_wr_en) && !i2s_fifo_full |-> ##2 i2s_fifo_almost_full && $stable(i2s_sample_data)\nendproperty",
        "sva2": "property i2s_fifo_full_check;\n@(posedge i2s_clk)     ($rose(i2s_fifo_wr_en) && !i2s_fifo_full) |-> ##2 (i2s_fifo_almost_full && $stable(i2s_sample_data));\nendproperty\nassert_i2s_fifo_full_check:assert property (i2s_fifo_full_check) else $error(\"\");"
    },
    {
        "id": "4149_4150",
        "sva1": "property pcie_phy_init_check;\n@(posedge pcie_refclk)     $rose(pcie_phy_init_start) |-> ##15 pcie_phy_init_done && $stable(pcie_rate_change)\nendproperty",
        "sva2": "property pcie_phy_init_check;\n@(posedge pcie_refclk)         $rose(pcie_phy_init_start) |-> ##15 (pcie_phy_init_done && $stable(pcie_rate_change));\nendproperty\nassert_pcie_phy_init_check:assert property (pcie_phy_init_check) else $error(\"\");"
    },
    {
        "id": "4150_4151",
        "sva1": "property spi_flash_dual_check;\n@(posedge flash_spi_clk)     $rose(spi_dual_mode_en) && flash_cs_active |-> ##6 spi_io_mode == 2'b01 && $stable(spi_dqs_enable)\nendproperty",
        "sva2": "property spi_flash_dual_check;\n@(posedge flash_spi_clk)     ($rose(spi_dual_mode_en) && flash_cs_active) |-> ##6 (spi_io_mode == 2'b01 && $stable(spi_dqs_enable));\nendproperty\nassert_spi_flash_dual_check:assert property (spi_flash_dual_check) else $error(\"\");"
    },
    {
        "id": "4151_4152",
        "sva1": "property can_fifo_overrun_check;\n@(posedge can_clk_40mhz)     $rose(can_fifo_wr_en) && can_fifo_full |-> ##2 can_fifo_overrun && $fell(can_fifo_empty)\nendproperty",
        "sva2": "property can_fifo_overrun_check;\n@(posedge can_clk_40mhz)         ($rose(can_fifo_wr_en) && can_fifo_full) |-> ##2 (can_fifo_overrun && $fell(can_fifo_empty));\nendproperty\nassert_can_fifo_overrun_check:assert property (can_fifo_overrun_check) else $error(\"\");"
    },
    {
        "id": "4152_4153",
        "sva1": "property hdmi_hpd_pulse_check;\n@(posedge hdmi_clk_148mhz)     $rose(hdmi_hpd_pulse) && hdmi_power_on |-> ##5 hdmi_hpd_status && $stable(hdmi_ddc_busy)\nendproperty",
        "sva2": "property hdmi_hpd_pulse_check;\n@(posedge hdmi_clk_148mhz)     ($rose(hdmi_hpd_pulse) && hdmi_power_on) |-> ##5 (hdmi_hpd_status && $stable(hdmi_ddc_busy));\nendproperty\nassert_hdmi_hpd_pulse_check:assert property (hdmi_hpd_pulse_check) else $error(\"\");"
    },
    {
        "id": "4153_4154",
        "sva1": "property mipi_dsi_hs_mode_check;\n@(posedge mipi_dsi_clk)     $rose(mipi_hs_mode_en) && mipi_lp_mode_active |-> ##8 mipi_hs_mode_active && $stable(mipi_lane_state)\nendproperty",
        "sva2": "property mipi_dsi_hs_mode_check;\n@(posedge mipi_dsi_clk)     ($rose(mipi_hs_mode_en) && mipi_lp_mode_active) |-> ##8 (mipi_hs_mode_active && $stable(mipi_lane_state));\nendproperty\nassert_mipi_dsi_hs_mode_check:assert property (mipi_dsi_hs_mode_check) else $error(\"\");"
    },
    {
        "id": "4154_4155",
        "sva1": "property usb_sof_token_check;\n@(posedge usb_clk_48mhz)     $rose(usb_sof_enable) |-> ##11 usb_sof_detected && $onehot(usb_pid_field)\nendproperty",
        "sva2": "property usb_sof_token_check;\n@(posedge usb_clk_48mhz)         $rose(usb_sof_enable) |-> ##11 (usb_sof_detected && $onehot(usb_pid_field));\nendproperty\nassert_usb_sof_token_check:assert property (usb_sof_token_check) else $error(\"\");"
    },
    {
        "id": "4155_4156",
        "sva1": "property ethernet_mdio_check;\n@(posedge eth_mdc)     $rose(eth_mdio_start) && !eth_mdio_busy |-> ##6 eth_mdio_done && $stable(eth_mdio_addr)\nendproperty",
        "sva2": "property ethernet_mdio_check;\n@(posedge eth_mdc)     $rose(eth_mdio_start) && !eth_mdio_busy |-> ##6 eth_mdio_done && $stable(eth_mdio_addr);\nendproperty\nassert_ethernet_mdio_check:assert property (ethernet_mdio_check) else $error(\"\");"
    },
    {
        "id": "4156_4157",
        "sva1": "property nand_ecc_correction_check;\n@(posedge nand_clk_50mhz)     $rose(nand_ecc_enable) && nand_read_active |-> ##9 nand_ecc_corrected && $stable(nand_ecc_count)\nendproperty",
        "sva2": "property nand_ecc_correction_check;\n@(posedge nand_clk_50mhz)     ($rose(nand_ecc_enable) && nand_read_active) |-> ##9 (nand_ecc_corrected && $stable(nand_ecc_count));\nendproperty\nassert_nand_ecc_correction_check:assert property (nand_ecc_correction_check) else $error(\"\");"
    },
    {
        "id": "4157_4158",
        "sva1": "property pcie_tlp_completion_check;\n@(posedge pcie_clk_250mhz)     $rose(pcie_tlp_sent) && pcie_completion_expected |-> ##14 pcie_completion_received && $stable(pcie_tag_id)\nendproperty",
        "sva2": "property pcie_tlp_completion_check;\n@(posedge pcie_clk_250mhz)     ($rose(pcie_tlp_sent) && pcie_completion_expected) |-> ##14 (pcie_completion_received && $stable(pcie_tag_id));\nendproperty\nassert_pcie_tlp_completion_check:assert property (pcie_tlp_completion_check) else $error(\"\");"
    },
    {
        "id": "4158_4159",
        "sva1": "property spi_slave_select_check;\n@(posedge spi_sclk_10mhz)     $fell(spi_ss_n) && spi_slave_en |-> ##4 spi_slave_active && $stable(spi_mode_select)\nendproperty",
        "sva2": "property spi_slave_select_check;\n@(posedge spi_sclk_10mhz)     ($fell(spi_ss_n) && spi_slave_en) |-> ##4 (spi_slave_active && $stable(spi_mode_select));\nendproperty\nassert_spi_slave_select_check:assert property (spi_slave_select_check) else $error(\"\");"
    },
    {
        "id": "4159_4160",
        "sva1": "property i2c_arbitration_check;\n@(posedge i2c_clk_400khz)     $rose(i2c_start_condition) && i2c_bus_busy |-> ##3 i2c_arbitration_lost && $fell(i2c_sda_out)\nendproperty",
        "sva2": "property i2c_arbitration_check;\n@(posedge i2c_clk_400khz)     ($rose(i2c_start_condition) && i2c_bus_busy) |-> ##3 (i2c_arbitration_lost && $fell(i2c_sda_out));\nendproperty\nassert_i2c_arbitration_check:assert property (i2c_arbitration_check) else $error(\"\");"
    },
    {
        "id": "4160_4161",
        "sva1": "property dma_burst_complete_check;\n@(posedge dma_clk_100mhz)     $rose(dma_burst_request) && dma_channel_enabled |-> ##8 dma_burst_complete && $stable(dma_transfer_count)\nendproperty",
        "sva2": "property dma_burst_complete_check;\n@(posedge dma_clk_100mhz)     ($rose(dma_burst_request) && dma_channel_enabled) |-> ##8 (dma_burst_complete && $stable(dma_transfer_count));\nendproperty\nassert_dma_burst_complete_check:assert property (dma_burst_complete_check) else $error(\"\");"
    },
    {
        "id": "4161_4162",
        "sva1": "property audio_sample_sync_check;\n@(posedge audio_clk_12mhz)     $rose(audio_sample_start) && audio_dac_enable |-> ##256 audio_sample_done && $stable(audio_bit_clk)\nendproperty",
        "sva2": "property audio_sample_sync_check;\n@(posedge audio_clk_12mhz)     ($rose(audio_sample_start) && audio_dac_enable) |-> ##256 (audio_sample_done && $stable(audio_bit_clk));\nendproperty\nassert_audio_sample_sync_check:assert property (audio_sample_sync_check) else $error(\"\");"
    },
    {
        "id": "4162_4163",
        "sva1": "property usb_packet_start_end_check;\n@(posedge usb_clk_60mhz)     usb_packet_start && !usb_suspend |-> ##8 usb_packet_end && $onehot0(usb_pid)\nendproperty",
        "sva2": "property usb_packet_start_end_check;\n@(posedge usb_clk_60mhz)     (usb_packet_start && !usb_suspend) |-> ##8 (usb_packet_end && $onehot0(usb_pid));\nendproperty\nassert_usb_packet_start_end_check:assert property (usb_packet_start_end_check) else $error(\"\");"
    },
    {
        "id": "4163_4164",
        "sva1": "property memory_refresh_interval_25;\n@(posedge clk_dram) disable iff(!refresh_enable)     $rose(refresh_request) |-> ##[7:9] $fell(refresh_busy) ##1 $stable(refresh_counter)\nendproperty",
        "sva2": "property memory_refresh_interval_25;\n@(posedge clk_dram) disable iff (!refresh_enable)     $rose(refresh_request) |-> ##[7:9] $fell(refresh_busy) ##1 $stable(refresh_counter);\nendproperty\nassert_memory_refresh_interval_25:assert property (memory_refresh_interval_25) else $error(\"\");"
    },
    {
        "id": "4164_4165",
        "sva1": "property crypto_aes_round_check;\n@(posedge crypto_clk_200mhz)     $rose(aes_round_start) && !aes_fifo_empty |-> ##10 aes_round_complete && $stable(aes_state_reg)\nendproperty",
        "sva2": "property crypto_aes_round_check;\n@(posedge crypto_clk_200mhz)         ($rose(aes_round_start) && !aes_fifo_empty) |-> ##10 (aes_round_complete && $stable(aes_state_reg));\nendproperty\nassert_crypto_aes_round_check:assert property (crypto_aes_round_check) else $error(\"\");"
    },
    {
        "id": "4165_4166",
        "sva1": "property i2c_start_stop_check;\n@(posedge i2c_scl)     $fell(i2c_sda) && i2c_scl_high |-> ##2 i2c_start_detected ##1 !i2c_stop_detected\nendproperty",
        "sva2": "property i2c_start_stop_check;\n@(posedge i2c_scl)     ($fell(i2c_sda) && i2c_scl_high) |-> ##2 i2c_start_detected ##1 !i2c_stop_detected;\nendproperty\nassert_i2c_start_stop_check:assert property (i2c_start_stop_check) else $error(\"\");"
    },
    {
        "id": "4166_4167",
        "sva1": "property uart_break_detect_check;\n@(posedge uart_clk_16x)     $fell(uart_rxd) && uart_break_detect_en |-> ##16 uart_break_detected && $stable(uart_fifo_empty)\nendproperty",
        "sva2": "property uart_break_detect_check;\n@(posedge uart_clk_16x)     ($fell(uart_rxd) && uart_break_detect_en) |-> ##16 (uart_break_detected && $stable(uart_fifo_empty));\nendproperty\nassert_uart_break_detect_check:assert property (uart_break_detect_check) else $error(\"\");"
    },
    {
        "id": "4167_4168",
        "sva1": "property uart_tx_rx_parity_check;\n@(posedge uart_baud_clk)     uart_tx_start && uart_parity_en |-> ##10 uart_rx_done && (^uart_rx_data) == uart_parity_bit\nendproperty",
        "sva2": "property uart_tx_rx_parity_check;\n@(posedge uart_baud_clk)     (uart_tx_start && uart_parity_en) |-> ##10 (uart_rx_done && ((^uart_rx_data) == uart_parity_bit));\nendproperty\nassert_uart_tx_rx_parity_check:assert property (uart_tx_rx_parity_check) else $error(\"\");"
    },
    {
        "id": "4168_4169",
        "sva1": "property encryption_start_done_check;\n@(posedge clk_crypto)      encrypt_start |-> ##[15:64] encrypt_done\nendproperty",
        "sva2": "property encryption_start_done_check;\n@(posedge clk_crypto)     encrypt_start == 1'b1 |-> ##[15:64] encrypt_done == 1'b1;\nendproperty\nassert_encryption_start_done_check:assert property (encryption_start_done_check) else $error(\"\");"
    },
    {
        "id": "4169_4170",
        "sva1": "property packet_start_end_check;\n@(posedge clk_net)      packet_start |-> ##[5:30] packet_end\nendproperty",
        "sva2": "property packet_start_end_check;\n@(posedge clk_net)         packet_start == 1'b1 |-> ##[5:30] packet_end == 1'b1;\nendproperty\nassert_packet_start_end_check:assert property (packet_start_end_check) else $error(\"\");"
    },
    {
        "id": "4170_4171",
        "sva1": "property error_flag_clear_check;\n@(posedge clk_err)      error_clear |-> ##[1:4] !error_flag\nendproperty",
        "sva2": "property error_flag_clear_check;\n@(posedge clk_err)     error_clear == 1'b1 |-> ##[1:4] !error_flag;\nendproperty\nassert_error_flag_clear_check:assert property (error_flag_clear_check) else $error(\"\");"
    },
    {
        "id": "4171_4172",
        "sva1": "property timer_expire_check;\n@(posedge clk_timer)      timer_start |-> ##[25:100] timer_expired\nendproperty",
        "sva2": "property timer_expire_check;\n@(posedge clk_timer)     timer_start == 1'b1 |-> ##[25:100] timer_expired == 1'b1;\nendproperty\nassert_timer_expire_check:assert property (timer_expire_check) else $error(\"\");"
    },
    {
        "id": "4172_4173",
        "sva1": "property adc_conversion_check;\n@(posedge clk_adc)      adc_start |-> ##[3:9] adc_done\nendproperty",
        "sva2": "property adc_conversion_check;\n@(posedge clk_adc)     adc_start == 1'b1 |-> ##[3:9] adc_done == 1'b1;\nendproperty\nassert_adc_conversion_check:assert property (adc_conversion_check) else $error(\"\");"
    },
    {
        "id": "4173_4174",
        "sva1": "property reset_deassert_check;\n@(posedge clk_rst)      $fell(reset_n) |-> ##[5:20] $rose(reset_n)\nendproperty",
        "sva2": "property reset_deassert_check;\n@(posedge clk_rst)     $fell(reset_n) |-> ##[5:20] $rose(reset_n);\nendproperty\nassert_reset_deassert_check:assert property (reset_deassert_check) else $error(\"\");"
    },
    {
        "id": "4174_4175",
        "sva1": "property sync_pulse_check;\n@(posedge clk_sync)      sync_start |-> ##[2:6] sync_ack\nendproperty",
        "sva2": "property sync_pulse_check;\n@(posedge clk_sync)     sync_start == 1'b1 |-> ##[2:6] sync_ack;\nendproperty\nassert_sync_pulse_check:assert property (sync_pulse_check) else $error(\"\");"
    },
    {
        "id": "4175_4176",
        "sva1": "property bus_request_check;\n@(posedge clk_arb)      bus_req |-> ##[1:3] bus_grant\nendproperty",
        "sva2": "property bus_request_check;\n@(posedge clk_arb)     bus_req == 1'b1 |-> ##[1:3] bus_grant == 1'b1;\nendproperty\nassert_bus_request_check:assert property (bus_request_check) else $error(\"\");"
    },
    {
        "id": "4176_4177",
        "sva1": "property interrupt_latency_check;\n@(posedge clk_int)      $rose(interrupt) |-> ##[4:16] interrupt_ack\nendproperty",
        "sva2": "property interrupt_latency_check;\n@(posedge clk_int)     $rose(interrupt) |-> ##[4:16] interrupt_ack;\nendproperty\nassert_interrupt_latency_check:assert property (interrupt_latency_check) else $error(\"\");"
    },
    {
        "id": "4177_4178",
        "sva1": "property flash_erase_check;\n@(posedge clk_flash)      flash_erase_cmd |-> ##[50:200] flash_erase_done\nendproperty",
        "sva2": "property flash_erase_check;\n@(posedge clk_flash)     flash_erase_cmd == 1'b1 |-> ##[50:200] flash_erase_done == 1'b1;\nendproperty\nassert_flash_erase_check:assert property (flash_erase_check) else $error(\"\");"
    },
    {
        "id": "4178_4179",
        "sva1": "property req_grant_delay_check;\n@(posedge clk_sys)      req_valid |-> ##[3:15] grant_ack\nendproperty",
        "sva2": "property req_grant_delay_check;\n@(posedge clk_sys)         req_valid == 1'b1 |-> ##[3:15] grant_ack;\nendproperty\nassert_req_grant_delay_check:assert property (req_grant_delay_check) else $error(\"\");"
    },
    {
        "id": "4179_4180",
        "sva1": "property watchdog_timeout_check;\n@(posedge clk_wdt)      wdt_enable |-> ##[100:256] wdt_timeout\nendproperty",
        "sva2": "property watchdog_timeout_check;\n@(posedge clk_wdt)     wdt_enable == 1'b1 |-> ##[100:256] wdt_timeout == 1'b1;\nendproperty\nassert_watchdog_timeout_check:assert property (watchdog_timeout_check) else $error(\"\");"
    },
    {
        "id": "4180_4181",
        "sva1": "property pll_lock_check;\n@(posedge clk_ref)      pll_enable |-> ##[8:32] pll_locked\nendproperty",
        "sva2": "property pll_lock_check;\n@(posedge clk_ref)     pll_enable == 1'b1 |-> ##[8:32] pll_locked == 1'b1;\nendproperty\nassert_pll_lock_check:assert property (pll_lock_check) else $error(\"\");"
    },
    {
        "id": "4181_4182",
        "sva1": "property uart_tx_check;\n@(posedge clk_uart)      uart_tx_start |-> ##[10:20] uart_tx_done\nendproperty",
        "sva2": "property uart_tx_check;\n@(posedge clk_uart)     uart_tx_start == 1'b1 |-> ##[10:20] uart_tx_done;\nendproperty\nassert_uart_tx_check:assert property (uart_tx_check) else $error(\"\");"
    },
    {
        "id": "4182_4183",
        "sva1": "property spi_transfer_check;\n@(posedge clk_spi)      spi_xfer_start |-> ##[4:12] spi_xfer_done\nendproperty",
        "sva2": "property spi_transfer_check;\n@(posedge clk_spi)     spi_xfer_start == 1'b1 |-> ##[4:12] spi_xfer_done == 1'b1;\nendproperty\nassert_spi_transfer_check:assert property (spi_transfer_check) else $error(\"\");"
    },
    {
        "id": "4183_4184",
        "sva1": "property pwm_period_check;\n@(posedge clk_pwm)      pwm_enable |-> ##[25:50] pwm_disable\nendproperty",
        "sva2": "property pwm_period_check;\n@(posedge clk_pwm)     pwm_enable == 1'b1 |-> ##[25:50] pwm_disable;\nendproperty\nassert_pwm_period_check:assert property (pwm_period_check) else $error(\"\");"
    },
    {
        "id": "4184_4185",
        "sva1": "property i2c_start_check;\n@(posedge clk_i2c)      i2c_start_cond |-> ##[1:5] i2c_stop_cond\nendproperty",
        "sva2": "property i2c_start_check;\n@(posedge clk_i2c)     i2c_start_cond == 1'b1 |-> ##[1:5] i2c_stop_cond;\nendproperty\nassert_i2c_start_check:assert property (i2c_start_check) else $error(\"\");"
    },
    {
        "id": "4185_4186",
        "sva1": "property ethernet_link_check;\n@(posedge clk_eth)      eth_link_up |-> ##[100:256] eth_link_down\nendproperty",
        "sva2": "property ethernet_link_check;\n@(posedge clk_eth)     eth_link_up == 1'b1 |-> ##[100:256] eth_link_down == 1'b1;\nendproperty\nassert_ethernet_link_check:assert property (ethernet_link_check) else $error(\"\");"
    },
    {
        "id": "4186_4187",
        "sva1": "property ddr_calibration_check;\n@(posedge clk_ddr)      ddr_cal_start |-> ##[50:150] ddr_cal_done\nendproperty",
        "sva2": "property ddr_calibration_check;\n@(posedge clk_ddr)         ddr_cal_start == 1'b1 |-> ##[50:150] ddr_cal_done;\nendproperty\nassert_ddr_calibration_check:assert property (ddr_calibration_check) else $error(\"\");"
    },
    {
        "id": "4187_4188",
        "sva1": "property usb_reset_check;\n@(posedge clk_usb)      usb_reset |-> ##[5:15] usb_reset_done\nendproperty",
        "sva2": "property usb_reset_check;\n@(posedge clk_usb)     usb_reset == 1'b1 |-> ##[5:15] usb_reset_done == 1'b1;\nendproperty\nassert_usb_reset_check:assert property (usb_reset_check) else $error(\"\");"
    },
    {
        "id": "4188_4189",
        "sva1": "property can_transmit_check;\n@(posedge clk_can)      can_tx_req |-> ##[3:8] can_tx_ack\nendproperty",
        "sva2": "property can_transmit_check;\n@(posedge clk_can)     can_tx_req == 1'b1 |-> ##[3:8] can_tx_ack == 1'b1;\nendproperty\nassert_can_transmit_check:assert property (can_transmit_check) else $error(\"\");"
    },
    {
        "id": "4189_4190",
        "sva1": "property data_ready_stable_check;\n@(posedge clk_bus)      $rose(data_ready) |-> ##[1:8] $stable(data_bus)\nendproperty",
        "sva2": "property data_ready_stable_check;\n@(posedge clk_bus)     $rose(data_ready) |-> ##[1:8] $stable(data_bus);\nendproperty\nassert_data_ready_stable_check:assert property (data_ready_stable_check) else $error(\"\");"
    },
    {
        "id": "4190_4191",
        "sva1": "property sdio_read_check;\n@(posedge clk_sdio)      sdio_read_cmd |-> ##[10:30] sdio_read_done\nendproperty",
        "sva2": "property sdio_read_check;\n@(posedge clk_sdio)     sdio_read_cmd == 1'b1 |-> ##[10:30] sdio_read_done == 1'b1;\nendproperty\nassert_sdio_read_check:assert property (sdio_read_check) else $error(\"\");"
    },
    {
        "id": "4191_4192",
        "sva1": "property hdmi_sync_check;\n@(posedge clk_hdmi)      hdmi_vsync |-> ##[2:5] hdmi_hsync\nendproperty",
        "sva2": "property hdmi_sync_check;\n@(posedge clk_hdmi)     hdmi_vsync == 1'b1 |-> ##[2:5] hdmi_hsync == 1'b1;\nendproperty\nassert_hdmi_sync_check:assert property (hdmi_sync_check) else $error(\"\");"
    },
    {
        "id": "4192_4193",
        "sva1": "property video_frame_check;\n@(posedge clk_video)      frame_start |-> ##[500:1000] frame_end\nendproperty",
        "sva2": "property video_frame_check;\n@(posedge clk_video)     frame_start == 1'b1 |-> ##[500:1000] frame_end;\nendproperty\nassert_video_frame_check:assert property (video_frame_check) else $error(\"\");"
    },
    {
        "id": "4193_4194",
        "sva1": "property audio_sample_check;\n@(posedge clk_audio)      audio_sample_req |-> ##[1:4] audio_sample_ack\nendproperty",
        "sva2": "property audio_sample_check;\n@(posedge clk_audio)     audio_sample_req == 1'b1 |-> ##[1:4] audio_sample_ack;\nendproperty\nassert_audio_sample_check:assert property (audio_sample_check) else $error(\"\");"
    },
    {
        "id": "4194_4195",
        "sva1": "property temp_sensor_check;\n@(posedge clk_temp)      temp_read |-> ##[5:10] temp_valid\nendproperty",
        "sva2": "property temp_sensor_check;\n@(posedge clk_temp)     temp_read == 1'b1 |-> ##[5:10] temp_valid;\nendproperty\nassert_temp_sensor_check:assert property (temp_sensor_check) else $error(\"\");"
    },
    {
        "id": "4195_4196",
        "sva1": "property voltage_monitor_check;\n@(posedge clk_vmon)      vmon_enable |-> ##[3:7] vmon_ready\nendproperty",
        "sva2": "property voltage_monitor_check;\n@(posedge clk_vmon)     vmon_enable == 1'b1 |-> ##[3:7] vmon_ready == 1'b1;\nendproperty\nassert_voltage_monitor_check:assert property (voltage_monitor_check) else $error(\"\");"
    },
    {
        "id": "4196_4197",
        "sva1": "property led_blink_check;\n@(posedge clk_led)      led_on |-> ##[10:20] led_off\nendproperty",
        "sva2": "property led_blink_check;\n@(posedge clk_led)     led_on == 1'b1 |-> ##[10:20] led_off == 1'b1;\nendproperty\nassert_led_blink_check:assert property (led_blink_check) else $error(\"\");"
    },
    {
        "id": "4197_4198",
        "sva1": "property button_debounce_check;\n@(posedge clk_btn)      $rose(button_press) |-> ##[5:15] $fell(button_press)\nendproperty",
        "sva2": "property button_debounce_check;\n@(posedge clk_btn)     $rose(button_press) |-> ##[5:15] $fell(button_press);\nendproperty\nassert_button_debounce_check:assert property (button_debounce_check) else $error(\"\");"
    },
    {
        "id": "4198_4199",
        "sva1": "property keypad_scan_check;\n@(posedge clk_kbd)      keypad_scan |-> ##[3:8] keypad_data\nendproperty",
        "sva2": "property keypad_scan_check;\n@(posedge clk_kbd)     keypad_scan == 1'b1 |-> ##[3:8] keypad_data;\nendproperty\nassert_keypad_scan_check:assert property (keypad_scan_check) else $error(\"\");"
    },
    {
        "id": "4199_4200",
        "sva1": "property irq_clear_status_check;\n@(negedge clk_cpu)      irq_clear |-> ##[4:32] !irq_status\nendproperty",
        "sva2": "property irq_clear_status_check;\n@(negedge clk_cpu)         irq_clear == 1'b1 |-> ##[4:32] !irq_status;\nendproperty\nassert_irq_clear_status_check:assert property (irq_clear_status_check) else $error(\"\");"
    },
    {
        "id": "4200_4201",
        "sva1": "property fan_control_check;\n@(posedge clk_fan)      fan_start |-> ##[2:6] fan_running\nendproperty",
        "sva2": "property fan_control_check;\n@(posedge clk_fan)     fan_start == 1'b1 |-> ##[2:6] fan_running == 1'b1;\nendproperty\nassert_fan_control_check:assert property (fan_control_check) else $error(\"\");"
    },
    {
        "id": "4201_4202",
        "sva1": "property lcd_refresh_check;\n@(posedge clk_lcd)      lcd_update |-> ##[2:5] lcd_ready\nendproperty",
        "sva2": "property lcd_refresh_check;\n@(posedge clk_lcd)         lcd_update == 1'b1 |-> ##[2:5] lcd_ready;\nendproperty\nassert_lcd_refresh_check:assert property (lcd_refresh_check) else $error(\"\");"
    },
    {
        "id": "4202_4203",
        "sva1": "property touch_detect_check;\n@(posedge clk_touch)      touch_detect |-> ##[1:3] touch_ack\nendproperty",
        "sva2": "property touch_detect_check;\n@(posedge clk_touch)     touch_detect == 1'b1 |-> ##[1:3] touch_ack;\nendproperty\nassert_touch_detect_check:assert property (touch_detect_check) else $error(\"\");"
    },
    {
        "id": "4203_4204",
        "sva1": "property zigbee_tx_check;\n@(posedge clk_zigbee)      zigbee_tx_req |-> ##[2:6] zigbee_tx_done\nendproperty",
        "sva2": "property zigbee_tx_check;\n@(posedge clk_zigbee)         zigbee_tx_req == 1'b1 |-> ##[2:6] zigbee_tx_done == 1'b1;\nendproperty\nassert_zigbee_tx_check:assert property (zigbee_tx_check) else $error(\"\");"
    },
    {
        "id": "4204_4205",
        "sva1": "property ble_connect_check;\n@(posedge clk_ble)      ble_connect_req |-> ##[10:25] ble_connected\nendproperty",
        "sva2": "property ble_connect_check;\n@(posedge clk_ble)     ble_connect_req == 1'b1 |-> ##[10:25] ble_connected == 1'b1;\nendproperty\nassert_ble_connect_check:assert property (ble_connect_check) else $error(\"\");"
    },
    {
        "id": "4205_4206",
        "sva1": "property gps_fix_check;\n@(posedge clk_gps)      gps_enable |-> ##[50:120] gps_fix\nendproperty",
        "sva2": "property gps_fix_check;\n@(posedge clk_gps)     gps_enable == 1'b1 |-> ##[50:120] gps_fix;\nendproperty\nassert_gps_fix_check:assert property (gps_fix_check) else $error(\"\");"
    },
    {
        "id": "4206_4207",
        "sva1": "property cellular_reg_check;\n@(posedge clk_cell)      cell_reg_req |-> ##[20:60] cell_reg_ack\nendproperty",
        "sva2": "property cellular_reg_check;\n@(posedge clk_cell)     cell_reg_req == 1'b1 |-> ##[20:60] cell_reg_ack == 1'b1;\nendproperty\nassert_cellular_reg_check:assert property (cellular_reg_check) else $error(\"\");"
    },
    {
        "id": "4207_4208",
        "sva1": "property wifi_connect_check;\n@(posedge clk_wifi)      wifi_connect |-> ##[15:30] wifi_connected\nendproperty",
        "sva2": "property wifi_connect_check;\n@(posedge clk_wifi)     wifi_connect == 1'b1 |-> ##[15:30] wifi_connected == 1'b1;\nendproperty\nassert_wifi_connect_check:assert property (wifi_connect_check) else $error(\"\");"
    },
    {
        "id": "4208_4209",
        "sva1": "property nfc_detect_check;\n@(posedge clk_nfc)      nfc_present |-> ##[1:4] nfc_detected\nendproperty",
        "sva2": "property nfc_detect_check;\n@(posedge clk_nfc)         nfc_present == 1'b1 |-> ##[1:4] nfc_detected;\nendproperty\nassert_nfc_detect_check:assert property (nfc_detect_check) else $error(\"\");"
    },
    {
        "id": "4209_4210",
        "sva1": "property biometric_auth_check;\n@(posedge clk_bio)      bio_auth_start |-> ##[5:10] bio_auth_done\nendproperty",
        "sva2": "property biometric_auth_check;\n@(posedge clk_bio)     bio_auth_start == 1'b1 |-> ##[5:10] bio_auth_done == 1'b1;\nendproperty\nassert_biometric_auth_check:assert property (biometric_auth_check) else $error(\"\");"
    },
    {
        "id": "4210_4211",
        "sva1": "property mem_write_complete_check;\n@(posedge clk_mem)      mem_write_en |-> ##[5:20] mem_write_done\nendproperty",
        "sva2": "property mem_write_complete_check;\n@(posedge clk_mem)     mem_write_en == 1'b1 |-> ##[5:20] mem_write_done;\nendproperty\nassert_mem_write_complete_check:assert property (mem_write_complete_check) else $error(\"\");"
    },
    {
        "id": "4211_4212",
        "sva1": "property fifo_push_pop_check;\n@(posedge clk_fifo)      fifo_push |-> ##[2:10] fifo_pop\nendproperty",
        "sva2": "property fifo_push_pop_check;\n@(posedge clk_fifo)         fifo_push == 1'b1 |-> ##[2:10] fifo_pop == 1'b1;\nendproperty\nassert_fifo_push_pop_check:assert property (fifo_push_pop_check) else $error(\"\");"
    },
    {
        "id": "4212_4213",
        "sva1": "property dma_start_complete_check;\n@(posedge clk_dma)      dma_start |-> ##[10:50] dma_complete\nendproperty",
        "sva2": "property dma_start_complete_check;\n@(posedge clk_dma)         dma_start == 1'b1 |-> ##[10:50] dma_complete == 1'b1;\nendproperty\nassert_dma_start_complete_check:assert property (dma_start_complete_check) else $error(\"\");"
    },
    {
        "id": "4213_4214",
        "sva1": "property cache_invalidate_check;\n@(posedge clk_cache)      cache_inv_req |-> ##[7:25] cache_inv_ack\nendproperty",
        "sva2": "property cache_invalidate_check;\n@(posedge clk_cache)         cache_inv_req == 1'b1 |-> ##[7:25] cache_inv_ack == 1'b1;\nendproperty\nassert_cache_invalidate_check:assert property (cache_invalidate_check) else $error(\"\");"
    },
    {
        "id": "4214_4215",
        "sva1": "property power_down_ack_check;\n@(posedge clk_pwr)      power_down_req |-> ##[2:8] power_down_ack\nendproperty",
        "sva2": "property power_down_ack_check;\n@(posedge clk_pwr)     power_down_req == 1'b1 |-> ##[2:8] power_down_ack;\nendproperty\nassert_power_down_ack_check:assert property (power_down_ack_check) else $error(\"\");"
    },
    {
        "id": "4215_4216",
        "sva1": "property sensor_data_valid_check;\n@(posedge clk_sensor)      sensor_trigger |-> ##[3:12] sensor_data_valid\nendproperty",
        "sva2": "property sensor_data_valid_check;\n@(posedge clk_sensor)     sensor_trigger == 1'b1 |-> ##[3:12] sensor_data_valid == 1'b1;\nendproperty\nassert_sensor_data_valid_check:assert property (sensor_data_valid_check) else $error(\"\");"
    },
    {
        "id": "4216_4217",
        "sva1": "property packet_boundary_check_11;\n@(posedge clk_phy)      sop_detected |-> ##[3:8] eop_detected ##0 crc_ok\nendproperty",
        "sva2": "property packet_boundary_check_11;\n@(posedge clk_phy)         sop_detected |-> ##[3:8] eop_detected ##0 crc_ok;\nendproperty\nassert_packet_boundary_check_11:assert property (packet_boundary_check_11) else $error(\"\");"
    },
    {
        "id": "4217_4218",
        "sva1": "property thermal_throttle_13;\n@(posedge clk_temp)      temp_alert |-> ##[2:5] (clock_div_en || shutdown_sequence_start)\nendproperty",
        "sva2": "property thermal_throttle_13;\n@(posedge clk_temp)     temp_alert == 1'b1 |-> ##[2:5] (clock_div_en == 1'b1 || shutdown_sequence_start == 1'b1);\nendproperty\nassert_thermal_throttle_13:assert property (thermal_throttle_13) else $error(\"\");"
    },
    {
        "id": "4218_4219",
        "sva1": "property dma_transfer_check_14;\n@(posedge clk_dma)      dma_start |-> ##[4:6] (transfer_complete || abort_condition)\nendproperty",
        "sva2": "property dma_transfer_check_14;\n@(posedge clk_dma)         dma_start == 1'b1 |-> ##[4:6] (transfer_complete || abort_condition);\nendproperty\nassert_dma_transfer_check_14:assert property (dma_transfer_check_14) else $error(\"\");"
    },
    {
        "id": "4219_4220",
        "sva1": "property security_violation_15;\n@(posedge clk_sec)      auth_fail |-> ##1 (lock_down_mode || tamper_detected)\nendproperty",
        "sva2": "property security_violation_15;\n@(posedge clk_sec)     auth_fail == 1'b1 |-> ##1 (lock_down_mode || tamper_detected);\nendproperty\nassert_security_violation_15:assert property (security_violation_15) else $error(\"\");"
    },
    {
        "id": "4220_4221",
        "sva1": "property voltage_monitor_16;\n@(posedge clk_pmon)      undervoltage |-> ##[1:3] brownout_reset ##0 $fell(power_good)\nendproperty",
        "sva2": "property voltage_monitor_16;\n@(posedge clk_pmon)     undervoltage == 1'b1 |-> ##[1:3] brownout_reset ##0 $fell(power_good);\nendproperty\nassert_voltage_monitor_16:assert property (voltage_monitor_16) else $error(\"\");"
    },
    {
        "id": "4221_4222",
        "sva1": "property pll_lock_sequence_17;\n@(posedge clk_ref)      pll_reset |-> ##[5:20] (lock_detect && !div_ratio_error)\nendproperty",
        "sva2": "property pll_lock_sequence_17;\n@(posedge clk_ref)     pll_reset == 1'b1 |-> ##[5:20] (lock_detect && !div_ratio_error);\nendproperty\nassert_pll_lock_sequence_17:assert property (pll_lock_sequence_17) else $error(\"\");"
    },
    {
        "id": "4222_4223",
        "sva1": "property bus_arbitration_18;\n@(posedge clk_arb)      req_high_prio |-> ##[0:2] grant_high_prio ##1 !req_low_prio\nendproperty",
        "sva2": "property bus_arbitration_18;\n@(posedge clk_arb)     req_high_prio == 1'b1 |-> ##[0:2] (grant_high_prio ##1 !req_low_prio);\nendproperty\nassert_bus_arbitration_18:assert property (bus_arbitration_18) else $error(\"\");"
    },
    {
        "id": "4223_4224",
        "sva1": "property watchdog_timeout_19;\n@(posedge clk_wdt)      !wdt_refresh |-> ##[100:200] system_reset\nendproperty",
        "sva2": "property watchdog_timeout_19;\n@(posedge clk_wdt)     !wdt_refresh |-> ##[100:200] system_reset;\nendproperty\nassert_watchdog_timeout_19:assert property (watchdog_timeout_19) else $error(\"\");"
    },
    {
        "id": "4224_4225",
        "sva1": "property req_grant_sequence_check_1;\n@(posedge clk_sys)      req_type_a |-> grant_signal_a ##[1:3] !busy_flag ##2 (data_valid || timeout_flag)\nendproperty",
        "sva2": "property req_grant_sequence_check_1;\n@(posedge clk_sys)     req_type_a == 1'b1 |-> grant_signal_a ##[1:3] !busy_flag ##2 (data_valid || timeout_flag);\nendproperty\nassert_req_grant_sequence_check_1:assert property (req_grant_sequence_check_1) else $error(\"\");"
    },
    {
        "id": "4225_4226",
        "sva1": "property link_training_21;\n@(posedge clk_serdes)      train_start |-> ##[8:16] (training_done || link_error)\nendproperty",
        "sva2": "property link_training_21;\n@(posedge clk_serdes)     train_start == 1'b1 |-> ##[8:16] (training_done || link_error);\nendproperty\nassert_link_training_21:assert property (link_training_21) else $error(\"\");"
    },
    {
        "id": "4226_4227",
        "sva1": "property memory_scrub_20;\n@(posedge clk_ecc)      scrub_enable |-> ##[10:15] (ecc_corrected || uncorrectable_error)\nendproperty",
        "sva2": "property memory_scrub_20;\n@(posedge clk_ecc)     scrub_enable == 1'b1 |-> ##[10:15] (ecc_corrected || uncorrectable_error);\nendproperty\nassert_memory_scrub_20:assert property (memory_scrub_20) else $error(\"\");"
    },
    {
        "id": "4227_4228",
        "sva1": "property power_sequence_23;\n@(posedge clk_pmu)      power_on_req |-> ##[3:6] (vcore_ok ##1 io_power_ok ##2 pll_locked)\nendproperty",
        "sva2": "property power_sequence_23;\n@(posedge clk_pmu)         power_on_req == 1'b1 |-> ##[3:6] (vcore_ok ##1 io_power_ok ##2 pll_locked);\nendproperty\nassert_power_sequence_23:assert property (power_sequence_23) else $error(\"\");"
    },
    {
        "id": "4228_4229",
        "sva1": "property sensor_fusion_22;\n@(posedge clk_sensor)      new_sample |-> ##[2:4] (data_synced && !sensor_error)\nendproperty",
        "sva2": "property sensor_fusion_22;\n@(posedge clk_sensor)     new_sample == 1'b1 |-> ##[2:4] (data_synced && !sensor_error);\nendproperty\nassert_sensor_fusion_22:assert property (sensor_fusion_22) else $error(\"\");"
    },
    {
        "id": "4229_4230",
        "sva1": "property frame_sync_check_24;\n@(posedge clk_video)      vsync_pulse |-> ##[800:1600] next_vsync ##0 hsync_count == 0\nendproperty",
        "sva2": "property frame_sync_check_24;\n@(posedge clk_video)     vsync_pulse |-> ##[800:1600] next_vsync ##0 hsync_count == 0;\nendproperty\nassert_frame_sync_check_24:assert property (frame_sync_check_24) else $error(\"\");"
    },
    {
        "id": "4230_4231",
        "sva1": "property protocol_check_25;\n@(posedge clk_prot)      cmd_valid |-> ##[1:4] (resp_ready || timeout_error)\nendproperty",
        "sva2": "property protocol_check_25;\n@(posedge clk_prot)     cmd_valid == 1'b1 |-> ##[1:4] (resp_ready || timeout_error);\nendproperty\nassert_protocol_check_25:assert property (protocol_check_25) else $error(\"\");"
    },
    {
        "id": "4231_4232",
        "sva1": "property adc_conversion_26;\n@(posedge clk_adc)      conv_start |-> ##[5:10] (data_ready || over_range)\nendproperty",
        "sva2": "property adc_conversion_26;\n@(posedge clk_adc)     conv_start == 1'b1 |-> ##[5:10] (data_ready || over_range);\nendproperty\nassert_adc_conversion_26:assert property (adc_conversion_26) else $error(\"\");"
    },
    {
        "id": "4232_4233",
        "sva1": "property usb_packet_28;\n@(posedge clk_usb)      pid_valid |-> ##[2:3] (crc_ok || stuff_error)\nendproperty",
        "sva2": "property usb_packet_28;\n@(posedge clk_usb)     pid_valid == 1'b1 |-> ##[2:3] (crc_ok || stuff_error);\nendproperty\nassert_usb_packet_28:assert property (usb_packet_28) else $error(\"\");"
    },
    {
        "id": "4233_4234",
        "sva1": "property error_handling_check_2;\n@(posedge clk_io)      parity_error |-> ##1 crc_error ##[2:4] (fifo_full && !flow_ctrl)\nendproperty",
        "sva2": "property error_handling_check_2;\n@(posedge clk_io)     parity_error == 1'b1 |-> ##1 crc_error ##[2:4] (fifo_full && !flow_ctrl);\nendproperty\nassert_error_handling_check_2:assert property (error_handling_check_2) else $error(\"\");"
    },
    {
        "id": "4234_4235",
        "sva1": "property ethernet_collision_29;\n@(posedge clk_mac)      tx_start |-> ##[1:2] (tx_done || collision_detected)\nendproperty",
        "sva2": "property ethernet_collision_29;\n@(posedge clk_mac)     tx_start == 1'b1 |-> ##[1:2] (tx_done || collision_detected);\nendproperty\nassert_ethernet_collision_29:assert property (ethernet_collision_29) else $error(\"\");"
    },
    {
        "id": "4235_4236",
        "sva1": "property spi_transfer_30;\n@(posedge clk_spi)      cs_active |-> ##[8:16] (transfer_done || miso_error)\nendproperty",
        "sva2": "property spi_transfer_30;\n@(posedge clk_spi)         cs_active == 1'b1 |-> ##[8:16] (transfer_done || miso_error);\nendproperty\nassert_spi_transfer_30:assert property (spi_transfer_30) else $error(\"\");"
    },
    {
        "id": "4236_4237",
        "sva1": "property i2c_arbitration_31;\n@(posedge clk_i2c)      sda_collision |-> ##1 (bus_lost || arbitration_win)\nendproperty",
        "sva2": "property i2c_arbitration_31;\n@(posedge clk_i2c)         sda_collision == 1'b1 |-> ##1 (bus_lost || arbitration_win);\nendproperty\nassert_i2c_arbitration_31:assert property (i2c_arbitration_31) else $error(\"\");"
    },
    {
        "id": "4237_4238",
        "sva1": "property can_bus_error_32;\n@(posedge clk_can)      error_flag |-> ##[6:7] (error_passive || bus_off)\nendproperty",
        "sva2": "property can_bus_error_32;\n@(posedge clk_can)     error_flag == 1'b1 |-> ##[6:7] (error_passive || bus_off);\nendproperty\nassert_can_bus_error_32:assert property (can_bus_error_32) else $error(\"\");"
    },
    {
        "id": "4238_4239",
        "sva1": "property pwm_generation_33;\n@(posedge clk_pwm)      pwm_enable |-> ##[2:5] (duty_cycle_updated && !deadtime_violation)\nendproperty",
        "sva2": "property pwm_generation_33;\n@(posedge clk_pwm)     pwm_enable == 1'b1 |-> ##[2:5] (duty_cycle_updated && !deadtime_violation);\nendproperty\nassert_pwm_generation_33:assert property (pwm_generation_33) else $error(\"\");"
    },
    {
        "id": "4239_4240",
        "sva1": "property ddr_init_35;\n@(posedge clk_ddr)      init_start |-> ##[200:400] (calib_done || init_fail)\nendproperty",
        "sva2": "property ddr_init_35;\n@(posedge clk_ddr)     init_start == 1'b1 |-> ##[200:400] (calib_done || init_fail);\nendproperty\nassert_ddr_init_35:assert property (ddr_init_35) else $error(\"\");"
    },
    {
        "id": "4240_4241",
        "sva1": "property uart_framing_34;\n@(posedge clk_uart)      start_bit |-> ##[8:10] (stop_bit || framing_error)\nendproperty",
        "sva2": "property uart_framing_34;\n@(posedge clk_uart)         start_bit == 1'b1 |-> ##[8:10] (stop_bit || framing_error);\nendproperty\nassert_uart_framing_34:assert property (uart_framing_34) else $error(\"\");"
    },
    {
        "id": "4241_4242",
        "sva1": "property sd_card_cmd_36;\n@(posedge clk_sd)      cmd_sent |-> ##[5:8] (resp_received || crc_error)\nendproperty",
        "sva2": "property sd_card_cmd_36;\n@(posedge clk_sd)     cmd_sent == 1'b1 |-> ##[5:8] (resp_received || crc_error);\nendproperty\nassert_sd_card_cmd_36:assert property (sd_card_cmd_36) else $error(\"\");"
    },
    {
        "id": "4242_4243",
        "sva1": "property aes_encryption_37;\n@(posedge clk_crypto)      aes_start |-> ##[10:20] (aes_done || key_error)\nendproperty",
        "sva2": "property aes_encryption_37;\n@(posedge clk_crypto)         aes_start == 1'b1 |-> ##[10:20] (aes_done || key_error);\nendproperty\nassert_aes_encryption_37:assert property (aes_encryption_37) else $error(\"\");"
    },
    {
        "id": "4243_4244",
        "sva1": "property dsp_filter_38;\n@(posedge clk_dsp)      new_sample |-> ##[3:5] (output_valid && !overflow)\nendproperty",
        "sva2": "property dsp_filter_38;\n@(posedge clk_dsp)     new_sample == 1'b1 |-> ##[3:5] (output_valid && !overflow);\nendproperty\nassert_dsp_filter_38:assert property (dsp_filter_38) else $error(\"\");"
    },
    {
        "id": "4244_4245",
        "sva1": "property multi_cycle_handshake_3;\n@(posedge clk_tx)      start_packet |-> (header_valid[*3] ##1 payload_start) intersect (ack_signal ##[0:2] done_flag)\nendproperty",
        "sva2": "property multi_cycle_handshake_3;\n@(posedge clk_tx)     start_packet |->          (header_valid[*3] ##1 payload_start) intersect          (ack_signal ##[0:2] done_flag);\nendproperty\nassert_multi_cycle_handshake_3:assert property (multi_cycle_handshake_3) else $error(\"\");"
    },
    {
        "id": "4245_4246",
        "sva1": "property sensor_calib_40;\n@(posedge clk_cal)      calib_start |-> ##[50:100] (calib_done || out_of_range)\nendproperty",
        "sva2": "property sensor_calib_40;\n@(posedge clk_cal)     calib_start == 1'b1 |-> ##[50:100] (calib_done || out_of_range);\nendproperty\nassert_sensor_calib_40:assert property (sensor_calib_40) else $error(\"\");"
    },
    {
        "id": "4246_4247",
        "sva1": "property rf_sync_41;\n@(posedge clk_rf)      sync_pulse |-> ##[3:6] (iq_aligned || phase_error)\nendproperty",
        "sva2": "property rf_sync_41;\n@(posedge clk_rf)     sync_pulse |-> ##[3:6] (iq_aligned || phase_error);\nendproperty\nassert_rf_sync_41:assert property (rf_sync_41) else $error(\"\");"
    },
    {
        "id": "4247_4248",
        "sva1": "property hdmi_link_42;\n@(posedge clk_hdmi)      link_train |-> ##[100:200] (link_ok || equalization_fail)\nendproperty",
        "sva2": "property hdmi_link_42;\n@(posedge clk_hdmi)     link_train == 1'b1 |-> ##[100:200] (link_ok || equalization_fail);\nendproperty\nassert_hdmi_link_42:assert property (hdmi_link_42) else $error(\"\");"
    },
    {
        "id": "4248_4249",
        "sva1": "property pcie_link_43;\n@(posedge clk_pcie)      ltssm_active |-> ##[20:40] (l0_state || recovery_state)\nendproperty",
        "sva2": "property pcie_link_43;\n@(posedge clk_pcie)     ltssm_active == 1'b1 |-> ##[20:40] (l0_state || recovery_state);\nendproperty\nassert_pcie_link_43:assert property (pcie_link_43) else $error(\"\");"
    },
    {
        "id": "4249_4250",
        "sva1": "property dram_refresh_44;\n@(posedge clk_dram)      refresh_req |-> ##[7:9] (refresh_done || bank_conflict)\nendproperty",
        "sva2": "property dram_refresh_44;\n@(posedge clk_dram)     refresh_req == 1'b1 |-> ##[7:9] (refresh_done || bank_conflict);\nendproperty\nassert_dram_refresh_44:assert property (dram_refresh_44) else $error(\"\");"
    },
    {
        "id": "4250_4251",
        "sva1": "property nand_program_45;\n@(posedge clk_nand)      prog_cmd |-> ##[200:400] (prog_done || write_error)\nendproperty",
        "sva2": "property nand_program_45;\n@(posedge clk_nand)     prog_cmd == 1'b1 |-> ##[200:400] (prog_done || write_error);\nendproperty\nassert_nand_program_45:assert property (nand_program_45) else $error(\"\");"
    },
    {
        "id": "4251_4252",
        "sva1": "property sata_oob_46;\n@(posedge clk_sata)      oob_start |-> ##[10:20] (oob_complete || phy_error)\nendproperty",
        "sva2": "property sata_oob_46;\n@(posedge clk_sata)         oob_start == 1'b1 |-> ##[10:20] (oob_complete || phy_error);\nendproperty\nassert_sata_oob_46:assert property (sata_oob_46) else $error(\"\");"
    },
    {
        "id": "4252_4253",
        "sva1": "property mipi_lp_47;\n@(posedge clk_mipi)      lp_transition |-> ##[2:4] (hs_mode || escape_mode)\nendproperty",
        "sva2": "property mipi_lp_47;\n@(posedge clk_mipi)     lp_transition |-> ##[2:4] (hs_mode || escape_mode);\nendproperty\nassert_mipi_lp_47:assert property (mipi_lp_47) else $error(\"\");"
    },
    {
        "id": "4253_4254",
        "sva1": "property jtag_chain_48;\n@(posedge clk_jtag)      tdi_pulse |-> ##[5:8] (tdo_match || crc_mismatch)\nendproperty",
        "sva2": "property jtag_chain_48;\n@(posedge clk_jtag)     tdi_pulse |-> ##[5:8] (tdo_match || crc_mismatch);\nendproperty\nassert_jtag_chain_48:assert property (jtag_chain_48) else $error(\"\");"
    },
    {
        "id": "4254_4255",
        "sva1": "property smartcard_iso_49;\n@(posedge clk_sc)      atr_received |-> ##[20:40] (pps_complete || protocol_error)\nendproperty",
        "sva2": "property smartcard_iso_49;\n@(posedge clk_sc)     atr_received == 1'b1 |-> ##[20:40] (pps_complete || protocol_error);\nendproperty\nassert_smartcard_iso_49:assert property (smartcard_iso_49) else $error(\"\");"
    },
    {
        "id": "4255_4256",
        "sva1": "property zigbee_ack_50;\n@(posedge clk_zigbee)      tx_complete |-> ##[2:5] (ack_received || csma_fail)\nendproperty",
        "sva2": "property zigbee_ack_50;\n@(posedge clk_zigbee)     tx_complete == 1'b1 |-> ##[2:5] (ack_received || csma_fail);\nendproperty\nassert_zigbee_ack_50:assert property (zigbee_ack_50) else $error(\"\");"
    },
    {
        "id": "4256_4257",
        "sva1": "property fifo_overflow_check_5;\n@(posedge clk_bus)      (fifo_almost_full && wr_en) |-> ##[3:5] fifo_overflow_flag ##0 $rose(error_interrupt)\nendproperty",
        "sva2": "property fifo_overflow_check_5;\n@(posedge clk_bus)     (fifo_almost_full && wr_en) |-> ##[3:5] (fifo_overflow_flag ##0 $rose(error_interrupt));\nendproperty\nassert_fifo_overflow_check_5:assert property (fifo_overflow_check_5) else $error(\"\");"
    },
    {
        "id": "4257_4258",
        "sva1": "property power_gating_sequence_7;\n@(posedge clk_pwr)      power_down_req |-> ##3 (clock_gated && iso_cell_activated) ##1 $fell(voltage_ok)\nendproperty",
        "sva2": "property power_gating_sequence_7;\n@(posedge clk_pwr)     power_down_req == 1'b1 |-> ##3 (clock_gated && iso_cell_activated) ##1 $fell(voltage_ok);\nendproperty\nassert_power_gating_sequence_7:assert property (power_gating_sequence_7) else $error(\"\");"
    },
    {
        "id": "4258_4259",
        "sva1": "property timeout_supervision_6;\n@(posedge clk_comm)      start_timer |-> ##[5:10] (timeout_alert || (response_received && !checksum_error))\nendproperty",
        "sva2": "property timeout_supervision_6;\n@(posedge clk_comm)         start_timer == 1'b1 |-> ##[5:10] (timeout_alert || (response_received && !checksum_error));\nendproperty\nassert_timeout_supervision_6:assert property (timeout_supervision_6) else $error(\"\");"
    },
    {
        "id": "4259_4260",
        "sva1": "property clock_switch_complete_check;\n@(posedge clk_ref)      clock_switch_request |=> ##[3:5] clock_switch_acknowledge && $stable(new_clock_select)\nendproperty",
        "sva2": "property clock_switch_complete_check;\n@(posedge clk_ref)     clock_switch_request == 1'b1 |=> ##[3:5] (clock_switch_acknowledge == 1'b1 && $stable(new_clock_select));\nendproperty\nassert_clock_switch_complete_check:assert property (clock_switch_complete_check) else $error(\"\");"
    },
    {
        "id": "4260_4261",
        "sva1": "property register_file_write_check;\n@(posedge clk_reg)      reg_write_enable |=> ##1 $changed(reg_file[reg_write_addr]) && $stable(reg_write_data)\nendproperty",
        "sva2": "property register_file_write_check;\n@(posedge clk_reg)     reg_write_enable == 1'b1 |=> ##1 $changed(reg_file[reg_write_addr]) && $stable(reg_write_data);\nendproperty\nassert_register_file_write_check:assert property (register_file_write_check) else $error(\"\");"
    },
    {
        "id": "4261_4262",
        "sva1": "property thermal_threshold_check;\n@(posedge clk_sensor)      $rose(temperature_alert) |=> ##1 throttle_enable && $past(temperature_value, 2) > threshold_value\nendproperty",
        "sva2": "property thermal_threshold_check;\n@(posedge clk_sensor)         $rose(temperature_alert) |=> ##1 (throttle_enable && ($past(temperature_value, 2) > threshold_value));\nendproperty\nassert_thermal_threshold_check:assert property (thermal_threshold_check) else $error(\"\");"
    },
    {
        "id": "4262_4263",
        "sva1": "property watchdog_timeout_check;\n@(posedge clk_wdt)      watchdog_armed |=> ##[10:15] watchdog_timeout && !watchdog_armed\nendproperty",
        "sva2": "property watchdog_timeout_check;\n@(posedge clk_wdt)         watchdog_armed == 1'b1 |=> ##[10:15] watchdog_timeout && !watchdog_armed;\nendproperty\nassert_watchdog_timeout_check:assert property (watchdog_timeout_check) else $error(\"\");"
    },
    {
        "id": "4263_4264",
        "sva1": "property crc_check_complete_check;\n@(posedge clk_ser)      crc_start_calculation |=> ##[4:6] crc_calculation_done && (crc_result == $past(crc_expected, 3))\nendproperty",
        "sva2": "property crc_check_complete_check;\n@(posedge clk_ser)     crc_start_calculation == 1'b1 |=> ##[4:6] (crc_calculation_done && (crc_result == $past(crc_expected, 3)));\nendproperty\nassert_crc_check_complete_check:assert property (crc_check_complete_check) else $error(\"\");"
    },
    {
        "id": "4264_4265",
        "sva1": "property packet_delimiter_check;\n@(posedge clk_phy)      $rose(packet_start) |=> ##1 $fell(packet_start) ##2 $rose(packet_end)\nendproperty",
        "sva2": "property packet_delimiter_check;\n@(posedge clk_phy)     $rose(packet_start) |=> ##1 $fell(packet_start) ##2 $rose(packet_end);\nendproperty\nassert_packet_delimiter_check:assert property (packet_delimiter_check) else $error(\"\");"
    },
    {
        "id": "4265_4266",
        "sva1": "property data_valid_after_fetch_check;\n@(posedge clk_proc)      $rose(instruction_fetch_enable) |=> ##[1:3] data_valid && (data_bus == $past(instruction_word, 2))\nendproperty",
        "sva2": "property data_valid_after_fetch_check;\n@(posedge clk_proc)     $rose(instruction_fetch_enable) |=> ##[1:3] (data_valid && (data_bus == $past(instruction_word, 2)));\nendproperty\nassert_data_valid_after_fetch_check:assert property (data_valid_after_fetch_check) else $error(\"\");"
    },
    {
        "id": "4266_4267",
        "sva1": "property security_state_transition_check;\n@(posedge clk_sec)      security_mode_change |=> ##2 $stable(security_state) && !security_violation\nendproperty",
        "sva2": "property security_state_transition_check;\n@(posedge clk_sec)         security_mode_change |=> ##2 ($stable(security_state) && !security_violation);\nendproperty\nassert_security_state_transition_check:assert property (security_state_transition_check) else $error(\"\");"
    },
    {
        "id": "4267_4268",
        "sva1": "property dram_refresh_cycle_check;\n@(posedge clk_dram)      dram_refresh_request |=> ##2 dram_refresh_acknowledge && $fell(dram_refresh_request)\nendproperty",
        "sva2": "property dram_refresh_cycle_check;\n@(posedge clk_dram)     dram_refresh_request == 1'b1 |=> ##2 (dram_refresh_acknowledge && $fell(dram_refresh_request));\nendproperty\nassert_dram_refresh_cycle_check:assert property (dram_refresh_cycle_check) else $error(\"\");"
    },
    {
        "id": "4268_4269",
        "sva1": "property uart_transmit_complete_check;\n@(posedge clk_uart)      uart_start_transmit |=> ##[8:10] uart_transmit_complete && $stable(uart_tx_data)\nendproperty",
        "sva2": "property uart_transmit_complete_check;\n@(posedge clk_uart)         uart_start_transmit |=> ##[8:10] (uart_transmit_complete && $stable(uart_tx_data));\nendproperty\nassert_uart_transmit_complete_check:assert property (uart_transmit_complete_check) else $error(\"\");"
    },
    {
        "id": "4269_4270",
        "sva1": "property spi_frame_complete_check;\n@(posedge clk_spi)      spi_frame_start |=> ##[16:32] spi_frame_end && (spi_rx_count == spi_frame_length)\nendproperty",
        "sva2": "property spi_frame_complete_check;\n@(posedge clk_spi)     spi_frame_start |=> ##[16:32] (spi_frame_end && (spi_rx_count == spi_frame_length));\nendproperty\nassert_spi_frame_complete_check:assert property (spi_frame_complete_check) else $error(\"\");"
    },
    {
        "id": "4270_4271",
        "sva1": "property i2c_stop_condition_check;\n@(posedge clk_i2c)      i2c_start_condition |=> ##[4:8] i2c_stop_condition && $stable(i2c_bus_state)\nendproperty",
        "sva2": "property i2c_stop_condition_check;\n@(posedge clk_i2c)     i2c_start_condition |=> ##[4:8] (i2c_stop_condition && $stable(i2c_bus_state));\nendproperty\nassert_i2c_stop_condition_check:assert property (i2c_stop_condition_check) else $error(\"\");"
    },
    {
        "id": "4271_4272",
        "sva1": "property gpio_interrupt_clear_check;\n@(posedge clk_gpio)      gpio_int_clear |=> ##1 !gpio_interrupt_status && $stable(gpio_int_mask)\nendproperty",
        "sva2": "property gpio_interrupt_clear_check;\n@(posedge clk_gpio)         gpio_int_clear == 1'b1 |=> ##1 (!gpio_interrupt_status && $stable(gpio_int_mask));\nendproperty\nassert_gpio_interrupt_clear_check:assert property (gpio_interrupt_clear_check) else $error(\"\");"
    },
    {
        "id": "4272_4273",
        "sva1": "property timer_expiration_check;\n@(posedge clk_timer)      timer_enable |=> ##[10:20] timer_expired && $fell(timer_enable)\nendproperty",
        "sva2": "property timer_expiration_check;\n@(posedge clk_timer)     timer_enable == 1'b1 |=> ##[10:20] (timer_expired && $fell(timer_enable));\nendproperty\nassert_timer_expiration_check:assert property (timer_expiration_check) else $error(\"\");"
    },
    {
        "id": "4273_4274",
        "sva1": "property ethernet_crc_valid_check;\n@(posedge clk_eth)      ethernet_frame_valid |=> ##[60:64] ethernet_crc_valid && $stable(ethernet_payload)\nendproperty",
        "sva2": "property ethernet_crc_valid_check;\n@(posedge clk_eth)     ethernet_frame_valid |=> ##[60:64] (ethernet_crc_valid && $stable(ethernet_payload));\nendproperty\nassert_ethernet_crc_valid_check:assert property (ethernet_crc_valid_check) else $error(\"\");"
    },
    {
        "id": "4274_4275",
        "sva1": "property can_bus_ack_check;\n@(posedge clk_can)      can_transmit_start |=> ##[5:10] can_ack_received && $stable(can_message_id)\nendproperty",
        "sva2": "property can_bus_ack_check;\n@(posedge clk_can)     can_transmit_start == 1'b1 |=> ##[5:10] (can_ack_received && $stable(can_message_id));\nendproperty\nassert_can_bus_ack_check:assert property (can_bus_ack_check) else $error(\"\");"
    },
    {
        "id": "4275_4276",
        "sva1": "property usb_packet_complete_check;\n@(posedge clk_usb)      usb_packet_start |=> ##[3:6] usb_packet_end && (usb_packet_type == $past(usb_expected_packet, 2))\nendproperty",
        "sva2": "property usb_packet_complete_check;\n@(posedge clk_usb)     usb_packet_start == 1'b1 |=> ##[3:6] (usb_packet_end && (usb_packet_type == $past(usb_expected_packet, 2)));\nendproperty\nassert_usb_packet_complete_check:assert property (usb_packet_complete_check) else $error(\"\");"
    },
    {
        "id": "4276_4277",
        "sva1": "property mem_ack_after_req_delay_check;\n@(posedge clk_sys)      (mem_request && !bus_contention) |=> ##2 mem_acknowledge\nendproperty",
        "sva2": "property mem_ack_after_req_delay_check;\n@(posedge clk_sys)     (mem_request && !bus_contention) |=> ##2 mem_acknowledge;\nendproperty\nassert_mem_ack_after_req_delay_check:assert property (mem_ack_after_req_delay_check) else $error(\"\");"
    },
    {
        "id": "4277_4278",
        "sva1": "property pwm_duty_cycle_update_check;\n@(posedge clk_pwm)      pwm_update_duty |=> ##2 $stable(pwm_output) && (pwm_counter == pwm_new_duty)\nendproperty",
        "sva2": "property pwm_duty_cycle_update_check;\n@(posedge clk_pwm)     pwm_update_duty == 1'b1 |=> ##2 ($stable(pwm_output) && (pwm_counter == pwm_new_duty));\nendproperty\nassert_pwm_duty_cycle_update_check:assert property (pwm_duty_cycle_update_check) else $error(\"\");"
    },
    {
        "id": "4278_4279",
        "sva1": "property flash_write_complete_check;\n@(posedge clk_flash)      flash_write_enable |=> ##[100:200] flash_write_complete && $stable(flash_write_data)\nendproperty",
        "sva2": "property flash_write_complete_check;\n@(posedge clk_flash)     flash_write_enable == 1'b1 |=> ##[100:200] (flash_write_complete && $stable(flash_write_data));\nendproperty\nassert_flash_write_complete_check:assert property (flash_write_complete_check) else $error(\"\");"
    },
    {
        "id": "4279_4280",
        "sva1": "property ddr_calibration_complete_check;\n@(posedge clk_ddr)      ddr_calibration_start |=> ##[50:100] ddr_calibration_done && $stable(ddr_control_registers)\nendproperty",
        "sva2": "property ddr_calibration_complete_check;\n@(posedge clk_ddr)     ddr_calibration_start == 1'b1 |=> ##[50:100] (ddr_calibration_done && $stable(ddr_control_registers));\nendproperty\nassert_ddr_calibration_complete_check:assert property (ddr_calibration_complete_check) else $error(\"\");"
    },
    {
        "id": "4280_4281",
        "sva1": "property sensor_fusion_complete_check;\n@(posedge clk_sensor_fusion)      sensor_fusion_start |=> ##[5:10] sensor_fusion_ready && $stable(sensor_fusion_output)\nendproperty",
        "sva2": "property sensor_fusion_complete_check;\n@(posedge clk_sensor_fusion)     sensor_fusion_start |=> ##[5:10] (sensor_fusion_ready && $stable(sensor_fusion_output));\nendproperty\nassert_sensor_fusion_complete_check:assert property (sensor_fusion_complete_check) else $error(\"\");"
    },
    {
        "id": "4281_4282",
        "sva1": "property video_frame_sync_check;\n@(posedge clk_video)      video_frame_start |=> ##[800:1600] video_frame_end && (video_pixel_count == expected_pixel_count)\nendproperty",
        "sva2": "property video_frame_sync_check;\n@(posedge clk_video)     video_frame_start |=> ##[800:1600] (video_frame_end && (video_pixel_count == expected_pixel_count));\nendproperty\nassert_video_frame_sync_check:assert property (video_frame_sync_check) else $error(\"\");"
    },
    {
        "id": "4282_4283",
        "sva1": "property audio_sample_complete_check;\n@(posedge clk_audio)      audio_sample_start |=> ##[48:96] audio_sample_ready && $stable(audio_sample_data)\nendproperty",
        "sva2": "property audio_sample_complete_check;\n@(posedge clk_audio)     audio_sample_start == 1'b1 |=> ##[48:96] (audio_sample_ready && $stable(audio_sample_data));\nendproperty\nassert_audio_sample_complete_check:assert property (audio_sample_complete_check) else $error(\"\");"
    },
    {
        "id": "4283_4284",
        "sva1": "property rf_packet_detected_check;\n@(posedge clk_rf)      rf_preamble_detected |=> ##[16:32] rf_packet_valid && (rf_packet_length == expected_packet_length)\nendproperty",
        "sva2": "property rf_packet_detected_check;\n@(posedge clk_rf)     rf_preamble_detected |=> ##[16:32] (rf_packet_valid && (rf_packet_length == expected_packet_length));\nendproperty\nassert_rf_packet_detected_check:assert property (rf_packet_detected_check) else $error(\"\");"
    },
    {
        "id": "4284_4285",
        "sva1": "property neural_network_complete_check;\n@(posedge clk_nn)      nn_inference_start |=> ##[100:1000] nn_inference_complete && $stable(nn_output_layer)\nendproperty",
        "sva2": "property neural_network_complete_check;\n@(posedge clk_nn)     nn_inference_start |=> ##[100:1000] (nn_inference_complete && $stable(nn_output_layer));\nendproperty\nassert_neural_network_complete_check:assert property (neural_network_complete_check) else $error(\"\");"
    },
    {
        "id": "4285_4286",
        "sva1": "property crypto_operation_complete_check;\n@(posedge clk_crypto)      crypto_start_operation |=> ##[50:200] crypto_operation_done && $stable(crypto_output)\nendproperty",
        "sva2": "property crypto_operation_complete_check;\n@(posedge clk_crypto)     crypto_start_operation == 1'b1 |=> ##[50:200] (crypto_operation_done && $stable(crypto_output));\nendproperty\nassert_crypto_operation_complete_check:assert property (crypto_operation_complete_check) else $error(\"\");"
    },
    {
        "id": "4286_4287",
        "sva1": "property pipeline_flush_after_branch_check;\n@(negedge clk_core)      branch_taken |=> ##1 pipeline_flush && !$stable(pc_value)\nendproperty",
        "sva2": "property pipeline_flush_after_branch_check;\n@(negedge clk_core)     branch_taken == 1'b1 |=> ##1 pipeline_flush && !$stable(pc_value);\nendproperty\nassert_pipeline_flush_after_branch_check:assert property (pipeline_flush_after_branch_check) else $error(\"\");"
    },
    {
        "id": "4287_4288",
        "sva1": "property ai_accelerator_complete_check;\n@(posedge clk_ai)      ai_process_start |=> ##[500:2000] ai_process_complete && $stable(ai_result_buffer)\nendproperty",
        "sva2": "property ai_accelerator_complete_check;\n@(posedge clk_ai)     ai_process_start == 1'b1 |=> ##[500:2000] (ai_process_complete && $stable(ai_result_buffer));\nendproperty\nassert_ai_accelerator_complete_check:assert property (ai_accelerator_complete_check) else $error(\"\");"
    },
    {
        "id": "4288_4289",
        "sva1": "property radar_pulse_detected_check;\n@(posedge clk_radar)      radar_transmit_pulse |=> ##[100:200] radar_echo_received && $stable(radar_distance_measurement)\nendproperty",
        "sva2": "property radar_pulse_detected_check;\n@(posedge clk_radar)     radar_transmit_pulse |=> ##[100:200] radar_echo_received && $stable(radar_distance_measurement);\nendproperty\nassert_radar_pulse_detected_check:assert property (radar_pulse_detected_check) else $error(\"\");"
    },
    {
        "id": "4289_4290",
        "sva1": "property biometric_auth_complete_check;\n@(posedge clk_bio)      biometric_scan_start |=> ##[50:100] biometric_auth_complete && $stable(biometric_match_score)\nendproperty",
        "sva2": "property biometric_auth_complete_check;\n@(posedge clk_bio)     biometric_scan_start == 1'b1 |=> ##[50:100] (biometric_auth_complete && $stable(biometric_match_score));\nendproperty\nassert_biometric_auth_complete_check:assert property (biometric_auth_complete_check) else $error(\"\");"
    },
    {
        "id": "4290_4291",
        "sva1": "property robotic_arm_position_check;\n@(posedge clk_robot)      robotic_arm_move_cmd |=> ##[20:50] robotic_arm_in_position && $stable(robotic_arm_encoder)\nendproperty",
        "sva2": "property robotic_arm_position_check;\n@(posedge clk_robot)     robotic_arm_move_cmd == 1'b1 |=> ##[20:50] (robotic_arm_in_position == 1'b1 && $stable(robotic_arm_encoder));\nendproperty\nassert_robotic_arm_position_check:assert property (robotic_arm_position_check) else $error(\"\");"
    },
    {
        "id": "4291_4292",
        "sva1": "property autonomous_navigation_update_check;\n@(posedge clk_nav)      nav_update_request |=> ##[10:20] nav_update_complete && $stable(nav_position_fix)\nendproperty",
        "sva2": "property autonomous_navigation_update_check;\n@(posedge clk_nav)         nav_update_request == 1'b1 |=> ##[10:20] (nav_update_complete && $stable(nav_position_fix));\nendproperty\nassert_autonomous_navigation_update_check:assert property (autonomous_navigation_update_check) else $error(\"\");"
    },
    {
        "id": "4292_4293",
        "sva1": "property medical_sensor_stable_check;\n@(posedge clk_med)      medical_sensor_enable |=> ##[5:10] medical_sensor_ready && $stable(medical_sensor_readings)\nendproperty",
        "sva2": "property medical_sensor_stable_check;\n@(posedge clk_med)     medical_sensor_enable == 1'b1 |=> ##[5:10] (medical_sensor_ready == 1'b1 && $stable(medical_sensor_readings));\nendproperty\nassert_medical_sensor_stable_check:assert property (medical_sensor_stable_check) else $error(\"\");"
    },
    {
        "id": "4293_4294",
        "sva1": "property interrupt_ack_sequence_check;\n@(posedge clk_io)      $fell(interrupt_mask) |=> ##1 $rose(interrupt_ack) ##2 $fell(interrupt_request)\nendproperty",
        "sva2": "property interrupt_ack_sequence_check;\n@(posedge clk_io)     $fell(interrupt_mask) |=> ##1 $rose(interrupt_ack) ##2 $fell(interrupt_request);\nendproperty\nassert_interrupt_ack_sequence_check:assert property (interrupt_ack_sequence_check) else $error(\"\");"
    },
    {
        "id": "4294_4295",
        "sva1": "property cache_invalidate_complete_check;\n@(posedge clk_mem)      cache_invalidate_start |=> ##[2:4] cache_invalidate_done && $stable(cache_tag_array)\nendproperty",
        "sva2": "property cache_invalidate_complete_check;\n@(posedge clk_mem)     cache_invalidate_start |=> ##[2:4] (cache_invalidate_done && $stable(cache_tag_array));\nendproperty\nassert_cache_invalidate_complete_check:assert property (cache_invalidate_complete_check) else $error(\"\");"
    },
    {
        "id": "4295_4296",
        "sva1": "property dma_transfer_complete_check;\n@(posedge clk_dma)      dma_start_transfer |=> ##5 dma_transfer_complete && (dma_status == 2'b01)\nendproperty",
        "sva2": "property dma_transfer_complete_check;\n@(posedge clk_dma)         dma_start_transfer == 1'b1 |=> ##5 (dma_transfer_complete && (dma_status == 2'b01));\nendproperty\nassert_dma_transfer_complete_check:assert property (dma_transfer_complete_check) else $error(\"\");"
    },
    {
        "id": "4296_4297",
        "sva1": "property error_flag_clear_check;\n@(posedge clk_err)      error_clear_pulse |=> ##1 !error_flag && $stable(error_code)\nendproperty",
        "sva2": "property error_flag_clear_check;\n@(posedge clk_err)     error_clear_pulse == 1'b1 |=> ##1 (!error_flag && $stable(error_code));\nendproperty\nassert_error_flag_clear_check:assert property (error_flag_clear_check) else $error(\"\");"
    },
    {
        "id": "4297_4298",
        "sva1": "property fifo_write_read_sync_check;\n@(posedge clk_fifo)      fifo_write_enable |=> ##1 !fifo_full && $changed(fifo_write_ptr)\nendproperty",
        "sva2": "property fifo_write_read_sync_check;\n@(posedge clk_fifo)     fifo_write_enable == 1'b1 |=> ##1 !fifo_full && $changed(fifo_write_ptr);\nendproperty\nassert_fifo_write_read_sync_check:assert property (fifo_write_read_sync_check) else $error(\"\");"
    },
    {
        "id": "4298_4299",
        "sva1": "property video_frame_buffer_check;\n@(posedge video_clk_74mhz)     $rose(video_frame_start) && video_vsync_active |-> ##1024 video_frame_end && $stable(video_line_count)\nendproperty",
        "sva2": "property video_frame_buffer_check;\n@(posedge video_clk_74mhz)     ($rose(video_frame_start) && video_vsync_active) |-> ##1024 (video_frame_end && $stable(video_line_count));\nendproperty\nassert_video_frame_buffer_check:assert property (video_frame_buffer_check) else $error(\"\");"
    },
    {
        "id": "4299_4300",
        "sva1": "property pcie_link_training_check_12;\n@(posedge clk_pcie)      training_start |-> training_pattern[*8:16] ##1 training_done\nendproperty",
        "sva2": "property pcie_link_training_check_12;\n@(posedge clk_pcie)     training_start == 1'b1 |-> training_pattern[*8:16] ##1 training_done;\nendproperty\nassert_pcie_link_training_check_12:assert property (pcie_link_training_check_12) else $error(\"\");"
    },
    {
        "id": "4300_4301",
        "sva1": "property adc_conversion_time_check_13;\n@(posedge clk_adc)      conv_start |-> conv_busy[*5:20] ##1 data_valid\nendproperty",
        "sva2": "property adc_conversion_time_check_13;\n@(posedge clk_adc)     conv_start == 1'b1 |-> conv_busy[*5:20] ##1 data_valid;\nendproperty\nassert_adc_conversion_time_check_13:assert property (adc_conversion_time_check_13) else $error(\"\");"
    },
    {
        "id": "4301_4302",
        "sva1": "property ethernet_carrier_extend_check_14;\n@(posedge clk_mac)      carrier_sense |-> carrier_sense[*4:12] ##1 !collision_detect\nendproperty",
        "sva2": "property ethernet_carrier_extend_check_14;\n@(posedge clk_mac)     carrier_sense == 1'b1 |-> carrier_sense[*4:12] ##1 !collision_detect;\nendproperty\nassert_ethernet_carrier_extend_check_14:assert property (ethernet_carrier_extend_check_14) else $error(\"\");"
    },
    {
        "id": "4302_4303",
        "sva1": "property flash_erase_block_check_15;\n@(posedge clk_flash)      erase_cmd |-> busy_status[*100:200] ##1 ready_status\nendproperty",
        "sva2": "property flash_erase_block_check_15;\n@(posedge clk_flash)     erase_cmd == 1'b1 |-> busy_status [*100:200] ##1 ready_status;\nendproperty\nassert_flash_erase_block_check_15:assert property (flash_erase_block_check_15) else $error(\"\");"
    },
    {
        "id": "4303_4304",
        "sva1": "property pll_lock_time_check_16;\n@(posedge clk_ref)      pll_reset |-> !pll_lock[*10:50] ##1 pll_lock\nendproperty",
        "sva2": "property pll_lock_time_check_16;\n@(posedge clk_ref)     pll_reset == 1'b1 |-> (!pll_lock[*10:50]) ##1 pll_lock;\nendproperty\nassert_pll_lock_time_check_16:assert property (pll_lock_time_check_16) else $error(\"\");"
    },
    {
        "id": "4304_4305",
        "sva1": "property can_bus_arbitration_check_17;\n@(posedge clk_can)      tx_request |-> !rx_dominant[*2:8] ##1 tx_active\nendproperty",
        "sva2": "property can_bus_arbitration_check_17;\n@(posedge clk_can)     tx_request == 1'b1 |-> !rx_dominant[*2:8] ##1 tx_active;\nendproperty\nassert_can_bus_arbitration_check_17:assert property (can_bus_arbitration_check_17) else $error(\"\");"
    },
    {
        "id": "4305_4306",
        "sva1": "property i2c_start_condition_check_18;\n@(posedge clk_i2c)      $fell(sda_line) && scl_high |-> sda_low[*1:4] ##1 $fell(scl_line)\nendproperty",
        "sva2": "property i2c_start_condition_check_18;\n@(posedge clk_i2c)     ($fell(sda_line) && scl_high) |-> sda_low[*1:4] ##1 $fell(scl_line);\nendproperty\nassert_i2c_start_condition_check_18:assert property (i2c_start_condition_check_18) else $error(\"\");"
    },
    {
        "id": "4306_4307",
        "sva1": "property usb_reset_recovery_check_19;\n@(posedge clk_usb)      usb_reset |-> !usb_active[*10:20] ##1 usb_connect\nendproperty",
        "sva2": "property usb_reset_recovery_check_19;\n@(posedge clk_usb)     usb_reset == 1'b1 |-> !usb_active[*10:20] ##1 usb_connect;\nendproperty\nassert_usb_reset_recovery_check_19:assert property (usb_reset_recovery_check_19) else $error(\"\");"
    },
    {
        "id": "4307_4308",
        "sva1": "property data_valid_burst_check_1;\n@(posedge clk_sys)      $rose(data_valid) |-> data_valid[*2:8] ##1 $fell(data_ready)\nendproperty",
        "sva2": "property data_valid_burst_check_1;\n@(posedge clk_sys)         $rose(data_valid) |-> data_valid[*2:8] ##1 $fell(data_ready);\nendproperty\nassert_data_valid_burst_check_1:assert property (data_valid_burst_check_1) else $error(\"\");"
    },
    {
        "id": "4308_4309",
        "sva1": "property sd_card_init_time_check_20;\n@(posedge clk_sd)      power_on |-> cmd0_active[*40:80] ##1 init_done\nendproperty",
        "sva2": "property sd_card_init_time_check_20;\n@(posedge clk_sd)     power_on |-> (cmd0_active [*40:80]) ##1 init_done;\nendproperty\nassert_sd_card_init_time_check_20:assert property (sd_card_init_time_check_20) else $error(\"\");"
    },
    {
        "id": "4309_4310",
        "sva1": "property video_vsync_pulse_check_21;\n@(posedge clk_pixel)      $rose(vsync) |-> vsync[*3:6] ##1 $fell(vsync)\nendproperty",
        "sva2": "property video_vsync_pulse_check_21;\n@(posedge clk_pixel)     $rose(vsync) |-> vsync[*3:6] ##1 $fell(vsync);\nendproperty\nassert_video_vsync_pulse_check_21:assert property (video_vsync_pulse_check_21) else $error(\"\");"
    },
    {
        "id": "4310_4311",
        "sva1": "property audio_sample_interval_check_22;\n@(posedge clk_audio)      sample_req |-> !sample_req[*48:192] ##1 next_sample\nendproperty",
        "sva2": "property audio_sample_interval_check_22;\n@(posedge clk_audio)     sample_req == 1'b1 |-> !sample_req[*48:192] ##1 next_sample;\nendproperty\nassert_audio_sample_interval_check_22:assert property (audio_sample_interval_check_22) else $error(\"\");"
    },
    {
        "id": "4311_4312",
        "sva1": "property sensor_wakeup_time_check_23;\n@(posedge clk_sensor)      wakeup_cmd |-> !data_ready[*100:500] ##1 data_valid\nendproperty",
        "sva2": "property sensor_wakeup_time_check_23;\n@(posedge clk_sensor)         wakeup_cmd == 1'b1 |-> !data_ready[*100:500] ##1 data_valid;\nendproperty\nassert_sensor_wakeup_time_check_23:assert property (sensor_wakeup_time_check_23) else $error(\"\");"
    },
    {
        "id": "4312_4313",
        "sva1": "property crypto_key_load_check_24;\n@(posedge clk_crypto)      key_load |-> key_busy[*8:32] ##1 key_ready\nendproperty",
        "sva2": "property crypto_key_load_check_24;\n@(posedge clk_crypto)     key_load |-> key_busy[*8:32] ##1 key_ready;\nendproperty\nassert_crypto_key_load_check_24:assert property (crypto_key_load_check_24) else $error(\"\");"
    },
    {
        "id": "4313_4314",
        "sva1": "property dma_transfer_size_check_25;\n@(posedge clk_dma)      dma_start |-> dma_active[*16:64] ##1 dma_done\nendproperty",
        "sva2": "property dma_transfer_size_check_25;\n@(posedge clk_dma)     dma_start == 1'b1 |-> dma_active[*16:64] ##1 dma_done;\nendproperty\nassert_dma_transfer_size_check_25:assert property (dma_transfer_size_check_25) else $error(\"\");"
    },
    {
        "id": "4314_4315",
        "sva1": "property thermal_threshold_check_26;\n@(posedge clk_temp)      temp_high |-> !temp_normal[*10:30] ##1 shutdown_signal\nendproperty",
        "sva2": "property thermal_threshold_check_26;\n@(posedge clk_temp)     temp_high == 1'b1 |-> !temp_normal[*10:30] ##1 shutdown_signal;\nendproperty\nassert_thermal_threshold_check_26:assert property (thermal_threshold_check_26) else $error(\"\");"
    },
    {
        "id": "4315_4316",
        "sva1": "property watchdog_timeout_check_27;\n@(posedge clk_wdog)      !wdog_refresh |-> !wdog_reset[*1000:2000] ##1 wdog_reset\nendproperty",
        "sva2": "property watchdog_timeout_check_27;\n@(posedge clk_wdog)     !wdog_refresh |-> !wdog_reset[*1000:2000] ##1 wdog_reset;\nendproperty\nassert_watchdog_timeout_check_27:assert property (watchdog_timeout_check_27) else $error(\"\");"
    },
    {
        "id": "4316_4317",
        "sva1": "property rfid_response_time_check_28;\n@(posedge clk_rfid)      tag_query |-> !tag_response[*5:20] ##1 tag_valid\nendproperty",
        "sva2": "property rfid_response_time_check_28;\n@(posedge clk_rfid)     tag_query == 1'b1 |-> !tag_response[*5:20] ##1 tag_valid;\nendproperty\nassert_rfid_response_time_check_28:assert property (rfid_response_time_check_28) else $error(\"\");"
    },
    {
        "id": "4317_4318",
        "sva1": "property gpio_debounce_check_29;\n@(posedge clk_gpio)      $changed(gpio_in) |-> gpio_in[*4:16] ##1 gpio_stable\nendproperty",
        "sva2": "property gpio_debounce_check_29;\n@(posedge clk_gpio)     $changed(gpio_in) |-> gpio_in[*4:16] ##1 gpio_stable;\nendproperty\nassert_gpio_debounce_check_29:assert property (gpio_debounce_check_29) else $error(\"\");"
    },
    {
        "id": "4318_4319",
        "sva1": "property error_handling_timeout_check_2;\n@(posedge clk_axi)      $fell(err_flag) && !rst_sync_n |-> !err_flag[*1:4] ##[1:3] $rose(ack_signal)\nendproperty",
        "sva2": "property error_handling_timeout_check_2;\n@(posedge clk_axi)     ($fell(err_flag) && !rst_sync_n) |->      (!err_flag[*1:4] ##[1:3] $rose(ack_signal));\nendproperty\nassert_error_handling_timeout_check_2:assert property (error_handling_timeout_check_2) else $error(\"\");"
    },
    {
        "id": "4319_4320",
        "sva1": "property pwm_duty_cycle_check_30;\n@(posedge clk_pwm)      pwm_enable |-> pwm_high[*10:90] ##1 pwm_low\nendproperty",
        "sva2": "property pwm_duty_cycle_check_30;\n@(posedge clk_pwm)     pwm_enable == 1'b1 |-> pwm_high[*10:90] ##1 pwm_low;\nendproperty\nassert_pwm_duty_cycle_check_30:assert property (pwm_duty_cycle_check_30) else $error(\"\");"
    },
    {
        "id": "4320_4321",
        "sva1": "property nfc_field_presence_check_31;\n@(posedge clk_nfc)      field_on |-> !field_off[*100:500] ##1 comm_active\nendproperty",
        "sva2": "property nfc_field_presence_check_31;\n@(posedge clk_nfc)     field_on == 1'b1 |-> !field_off[*100:500] ##1 comm_active;\nendproperty\nassert_nfc_field_presence_check_31:assert property (nfc_field_presence_check_31) else $error(\"\");"
    },
    {
        "id": "4321_4322",
        "sva1": "property zigbee_ack_wait_check_32;\n@(posedge clk_zigbee)      tx_packet |-> !rx_ack[*2:8] ##1 ack_received\nendproperty",
        "sva2": "property zigbee_ack_wait_check_32;\n@(posedge clk_zigbee)         tx_packet == 1'b1 |-> !rx_ack[*2:8] ##1 ack_received;\nendproperty\nassert_zigbee_ack_wait_check_32:assert property (zigbee_ack_wait_check_32) else $error(\"\");"
    },
    {
        "id": "4322_4323",
        "sva1": "property bluetooth_inquiry_check_33;\n@(posedge clk_bt)      inquiry_start |-> inquiry_response[*5:15] ##1 inquiry_complete\nendproperty",
        "sva2": "property bluetooth_inquiry_check_33;\n@(posedge clk_bt)     inquiry_start == 1'b1 |-> inquiry_response[*5:15] ##1 inquiry_complete;\nendproperty\nassert_bluetooth_inquiry_check_33:assert property (bluetooth_inquiry_check_33) else $error(\"\");"
    },
    {
        "id": "4323_4324",
        "sva1": "property modem_handshake_check_34;\n@(posedge clk_modem)      dial_tone |-> !connect_signal[*3:10] ##1 carrier_detect\nendproperty",
        "sva2": "property modem_handshake_check_34;\n@(posedge clk_modem)         dial_tone == 1'b1 |-> !connect_signal[*3:10] ##1 carrier_detect;\nendproperty\nassert_modem_handshake_check_34:assert property (modem_handshake_check_34) else $error(\"\");"
    },
    {
        "id": "4324_4325",
        "sva1": "property gps_acquisition_check_35;\n@(posedge clk_gps)      satellite_search |-> !position_lock[*30:120] ##1 valid_fix\nendproperty",
        "sva2": "property gps_acquisition_check_35;\n@(posedge clk_gps)     satellite_search == 1'b1 |->      (!position_lock [*30:120]) ##1 valid_fix;\nendproperty\nassert_gps_acquisition_check_35:assert property (gps_acquisition_check_35) else $error(\"\");"
    },
    {
        "id": "4325_4326",
        "sva1": "property fpga_config_time_check_36;\n@(posedge clk_cfg)      config_start |-> config_busy[*100:500] ##1 config_done\nendproperty",
        "sva2": "property fpga_config_time_check_36;\n@(posedge clk_cfg)     config_start == 1'b1 |-> config_busy [*100:500] ##1 config_done;\nendproperty\nassert_fpga_config_time_check_36:assert property (fpga_config_time_check_36) else $error(\"\");"
    },
    {
        "id": "4326_4327",
        "sva1": "property lcd_refresh_rate_check_37;\n@(posedge clk_lcd)      frame_start |-> !frame_end[*800:1600] ##1 vsync_pulse\nendproperty",
        "sva2": "property lcd_refresh_rate_check_37;\n@(posedge clk_lcd)     frame_start |-> !frame_end[*800:1600] ##1 vsync_pulse;\nendproperty\nassert_lcd_refresh_rate_check_37:assert property (lcd_refresh_rate_check_37) else $error(\"\");"
    },
    {
        "id": "4327_4328",
        "sva1": "property touch_sampling_check_38;\n@(posedge clk_touch)      touch_detect |-> !touch_release[*2:8] ##1 coord_valid\nendproperty",
        "sva2": "property touch_sampling_check_38;\n@(posedge clk_touch)     touch_detect == 1'b1 |-> !touch_release[*2:8] ##1 coord_valid;\nendproperty\nassert_touch_sampling_check_38:assert property (touch_sampling_check_38) else $error(\"\");"
    },
    {
        "id": "4328_4329",
        "sva1": "property motor_startup_check_39;\n@(posedge clk_motor)      enable_signal |-> !ready_status[*10:30] ##1 speed_locked\nendproperty",
        "sva2": "property motor_startup_check_39;\n@(posedge clk_motor)     enable_signal == 1'b1 |-> !ready_status[*10:30] ##1 speed_locked;\nendproperty\nassert_motor_startup_check_39:assert property (motor_startup_check_39) else $error(\"\");"
    },
    {
        "id": "4329_4330",
        "sva1": "property led_fade_sequence_check_40;\n@(posedge clk_led)      fade_start |-> pwm_increase[*5:25] ##1 max_brightness\nendproperty",
        "sva2": "property led_fade_sequence_check_40;\n@(posedge clk_led)     fade_start == 1'b1 |-> pwm_increase[*5:25] ##1 max_brightness;\nendproperty\nassert_led_fade_sequence_check_40:assert property (led_fade_sequence_check_40) else $error(\"\");"
    },
    {
        "id": "4330_4331",
        "sva1": "property keypad_debounce_check_41;\n@(posedge clk_key)      key_press |-> key_active[*4:12] ##1 key_release\nendproperty",
        "sva2": "property keypad_debounce_check_41;\n@(posedge clk_key)         key_press == 1'b1 |-> key_active[*4:12] ##1 key_release;\nendproperty\nassert_keypad_debounce_check_41:assert property (keypad_debounce_check_41) else $error(\"\");"
    },
    {
        "id": "4331_4332",
        "sva1": "property eeprom_write_time_check_42;\n@(posedge clk_eeprom)      write_enable |-> !write_complete[*5:20] ##1 data_valid\nendproperty",
        "sva2": "property eeprom_write_time_check_42;\n@(posedge clk_eeprom)     write_enable == 1'b1 |-> !write_complete[*5:20] ##1 data_valid;\nendproperty\nassert_eeprom_write_time_check_42:assert property (eeprom_write_time_check_42) else $error(\"\");"
    },
    {
        "id": "4332_4333",
        "sva1": "property accelerometer_data_check_44;\n@(posedge clk_accel)      motion_detect |-> new_data[*2:8] ##1 fifo_full\nendproperty",
        "sva2": "property accelerometer_data_check_44;\n@(posedge clk_accel)     motion_detect == 1'b1 |-> new_data[*2:8] ##1 fifo_full;\nendproperty\nassert_accelerometer_data_check_44:assert property (accelerometer_data_check_44) else $error(\"\");"
    },
    {
        "id": "4333_4334",
        "sva1": "property battery_charge_check_45;\n@(posedge clk_pmu)      charging |-> !full_charge[*100:300] ##1 charge_complete\nendproperty",
        "sva2": "property battery_charge_check_45;\n@(posedge clk_pmu)     charging |-> !full_charge[*100:300] ##1 charge_complete;\nendproperty\nassert_battery_charge_check_45:assert property (battery_charge_check_45) else $error(\"\");"
    },
    {
        "id": "4334_4335",
        "sva1": "property fan_speed_ramp_check_46;\n@(posedge clk_fan)      speed_up |-> pwm_increase[*5:15] ##1 max_speed\nendproperty",
        "sva2": "property fan_speed_ramp_check_46;\n@(posedge clk_fan)     speed_up == 1'b1 |-> pwm_increase[*5:15] ##1 max_speed;\nendproperty\nassert_fan_speed_ramp_check_46:assert property (fan_speed_ramp_check_46) else $error(\"\");"
    },
    {
        "id": "4335_4336",
        "sva1": "property solenoid_hold_check_47;\n@(posedge clk_io)      activate |-> hold_current[*10:50] ##1 deactivate\nendproperty",
        "sva2": "property solenoid_hold_check_47;\n@(posedge clk_io)         activate |-> hold_current[*10:50] ##1 deactivate;\nendproperty\nassert_solenoid_hold_check_47:assert property (solenoid_hold_check_47) else $error(\"\");"
    },
    {
        "id": "4336_4337",
        "sva1": "property encoder_position_check_48;\n@(posedge clk_enc)      movement |-> position_change[*2:10] ##1 position_stable\nendproperty",
        "sva2": "property encoder_position_check_48;\n@(posedge clk_enc)         movement |-> position_change[*2:10] ##1 position_stable;\nendproperty\nassert_encoder_position_check_48:assert property (encoder_position_check_48) else $error(\"\");"
    },
    {
        "id": "4337_4338",
        "sva1": "property current_limit_check_49;\n@(posedge clk_pwr)      over_current |-> !current_normal[*5:20] ##1 shutdown\nendproperty",
        "sva2": "property current_limit_check_49;\n@(posedge clk_pwr)     over_current == 1'b1 |-> !current_normal[*5:20] ##1 shutdown;\nendproperty\nassert_current_limit_check_49:assert property (current_limit_check_49) else $error(\"\");"
    },
    {
        "id": "4338_4339",
        "sva1": "property packet_delimiter_sequence_check_5;\n@(posedge clk_serdes)      sop_detected |-> !eop_detected[*5:12] ##1 eop_detected\nendproperty",
        "sva2": "property packet_delimiter_sequence_check_5;\n@(posedge clk_serdes)     sop_detected |-> !eop_detected[*5:12] ##1 eop_detected;\nendproperty\nassert_packet_delimiter_sequence_check_5:assert property (packet_delimiter_sequence_check_5) else $error(\"\");"
    },
    {
        "id": "4339_4340",
        "sva1": "property interrupt_latency_measure_6;\n@(posedge clk_core)      $rose(irq_line) |-> irq_line[*1:5] ##1 irq_ack\nendproperty",
        "sva2": "property interrupt_latency_measure_6;\n@(posedge clk_core)     $rose(irq_line) |-> irq_line[*1:5] ##1 irq_ack;\nendproperty\nassert_interrupt_latency_measure_6:assert property (interrupt_latency_measure_6) else $error(\"\");"
    },
    {
        "id": "4340_4341",
        "sva1": "property power_gating_sequence_check_7;\n@(negedge clk_pwr)      pwr_down_req |-> !pwr_up_req[*3:10] ##1 pwr_ok_status\nendproperty",
        "sva2": "property power_gating_sequence_check_7;\n@(negedge clk_pwr)     pwr_down_req == 1'b1 |-> !pwr_up_req[*3:10] ##1 pwr_ok_status;\nendproperty\nassert_power_gating_sequence_check_7:assert property (power_gating_sequence_check_7) else $error(\"\");"
    },
    {
        "id": "4341_4342",
        "sva1": "property ddr_precharge_interval_check_8;\n@(posedge clk_mem)      precharge_cmd |-> !active_cmd[*2:7] ##1 refresh_cmd\nendproperty",
        "sva2": "property ddr_precharge_interval_check_8;\n@(posedge clk_mem)     precharge_cmd == 1'b1 |-> !active_cmd[*2:7] ##1 refresh_cmd;\nendproperty\nassert_ddr_precharge_interval_check_8:assert property (ddr_precharge_interval_check_8) else $error(\"\");"
    },
    {
        "id": "4342_4343",
        "sva1": "property p9_spi_cs_fall_check;\n@(posedge clk_spi)      $rose(spi_cs_n) |-> ##1 $fell(spi_mosi) ##[0:2] $stable(spi_miso)\nendproperty",
        "sva2": "property p9_spi_cs_fall_check;\n@(posedge clk_spi)     $rose(spi_cs_n) |-> ##1 $fell(spi_mosi) ##[0:2] $stable(spi_miso);\nendproperty\nassert_p9_spi_cs_fall_check:assert property (p9_spi_cs_fall_check) else $error(\"\");"
    },
    {
        "id": "4343_4344",
        "sva1": "property p11_i2c_start_cond_check;\n@(posedge clk_i2c)      $rose(i2c_start) |-> ##1 $fell(sda) ##0 $stable(scl)\nendproperty",
        "sva2": "property p11_i2c_start_cond_check;\n@(posedge clk_i2c)     $rose(i2c_start) |-> ##1 $fell(sda) ##0 $stable(scl);\nendproperty\nassert_p11_i2c_start_cond_check:assert property (p11_i2c_start_cond_check) else $error(\"\");"
    },
    {
        "id": "4344_4345",
        "sva1": "property p10_uart_tx_start_check;\n@(posedge clk_uart)      $rose(tx_start) |=> ##2 tx_busy && $fell(tx_empty)\nendproperty",
        "sva2": "property p10_uart_tx_start_check;\n@(posedge clk_uart)         $rose(tx_start) |=> ##2 (tx_busy && $fell(tx_empty));\nendproperty\nassert_p10_uart_tx_start_check:assert property (p10_uart_tx_start_check) else $error(\"\");"
    },
    {
        "id": "4345_4346",
        "sva1": "property spi_cs_hold_time_check_9;\n@(posedge clk_spi)      $fell(cs_n) |-> cs_n[*1:3] ##1 $rose(cs_n)\nendproperty",
        "sva2": "property spi_cs_hold_time_check_9;\n@(posedge clk_spi)     $fell(cs_n) |-> cs_n[*1:3] ##1 $rose(cs_n);\nendproperty\nassert_spi_cs_hold_time_check_9:assert property (spi_cs_hold_time_check_9) else $error(\"\");"
    },
    {
        "id": "4346_4347",
        "sva1": "property p13_eth_tx_en_check;\n@(posedge clk_eth)      $rose(tx_en) |-> ##[1:4] tx_er || $stable(txd)\nendproperty",
        "sva2": "property p13_eth_tx_en_check;\n@(posedge clk_eth)     $rose(tx_en) |-> ##[1:4] (tx_er || $stable(txd));\nendproperty\nassert_p13_eth_tx_en_check:assert property (p13_eth_tx_en_check) else $error(\"\");"
    },
    {
        "id": "4347_4348",
        "sva1": "property p14_sdio_cmd_rise_check;\n@(posedge clk_sdio)      $rose(cmd_out) |=> ##3 $onehot(resp_type) ##1 $fell(cmd_in)\nendproperty",
        "sva2": "property p14_sdio_cmd_rise_check;\n@(posedge clk_sdio)     $rose(cmd_out) |=> ##3 $onehot(resp_type) ##1 $fell(cmd_in);\nendproperty\nassert_p14_sdio_cmd_rise_check:assert property (p14_sdio_cmd_rise_check) else $error(\"\");"
    },
    {
        "id": "4348_4349",
        "sva1": "property p16_can_tx_arb_check;\n@(posedge clk_can)      $rose(can_tx) |=> ##[1:3] $stable(can_id) ##2 $onehot(can_dlc)\nendproperty",
        "sva2": "property p16_can_tx_arb_check;\n@(posedge clk_can)     $rose(can_tx) |=> ##[1:3] $stable(can_id) ##2 $onehot(can_dlc);\nendproperty\nassert_p16_can_tx_arb_check:assert property (p16_can_tx_arb_check) else $error(\"\");"
    },
    {
        "id": "4349_4350",
        "sva1": "property p0_rd_en_to_data_ready_check;\n@(posedge clk_sys)      $rose(rd_en) |-> ##[2:5] data_ready\nendproperty",
        "sva2": "property p0_rd_en_to_data_ready_check;\n@(posedge clk_sys)     $rose(rd_en) |-> ##[2:5] data_ready;\nendproperty\nassert_p0_rd_en_to_data_ready_check:assert property (p0_rd_en_to_data_ready_check) else $error(\"\");"
    },
    {
        "id": "4350_4351",
        "sva1": "property p15_usb_reset_end_check;\n@(posedge clk_usb)      $rose(usb_reset_n) |-> ##[2:5] $stable(usb_speed) ##0 $onehot0(usb_state)\nendproperty",
        "sva2": "property p15_usb_reset_end_check;\n@(posedge clk_usb)     $rose(usb_reset_n) |-> ##[2:5] $stable(usb_speed) ##0 $onehot0(usb_state);\nendproperty\nassert_p15_usb_reset_end_check:assert property (p15_usb_reset_end_check) else $error(\"\");"
    },
    {
        "id": "4351_4352",
        "sva1": "property p18_sata_phy_ready_check;\n@(posedge clk_sata)      $rose(phy_reset) |=> ##[10:20] phy_ready && $stable(phy_status)\nendproperty",
        "sva2": "property p18_sata_phy_ready_check;\n@(posedge clk_sata)     $rose(phy_reset) |=> ##[10:20] (phy_ready && $stable(phy_status));\nendproperty\nassert_p18_sata_phy_ready_check:assert property (p18_sata_phy_ready_check) else $error(\"\");"
    },
    {
        "id": "4352_4353",
        "sva1": "property p17_nand_ce_rise_check;\n@(posedge clk_nand)      $rose(nand_ce_n) |-> ##1 $stable(nand_cle) ##[0:1] $fell(nand_ale)\nendproperty",
        "sva2": "property p17_nand_ce_rise_check;\n@(posedge clk_nand)     $rose(nand_ce_n) |-> ##1 $stable(nand_cle) ##[0:1] $fell(nand_ale);\nendproperty\nassert_p17_nand_ce_rise_check:assert property (p17_nand_ce_rise_check) else $error(\"\");"
    },
    {
        "id": "4353_4354",
        "sva1": "property p19_pwm_en_rise_check;\n@(posedge clk_pwm)      $rose(pwm_en) |-> ##[1:2] $stable(pwm_duty) ##1 $fell(pwm_sync)\nendproperty",
        "sva2": "property p19_pwm_en_rise_check;\n@(posedge clk_pwm)     $rose(pwm_en) |-> ##[1:2] $stable(pwm_duty) ##1 $fell(pwm_sync);\nendproperty\nassert_p19_pwm_en_rise_check:assert property (p19_pwm_en_rise_check) else $error(\"\");"
    },
    {
        "id": "4354_4355",
        "sva1": "property p20_timer_start_check;\n@(posedge clk_timer)      $rose(timer_start) |=> ##2 $stable(timer_load) ##1 $fell(timer_stop)\nendproperty",
        "sva2": "property p20_timer_start_check;\n@(posedge clk_timer)     $rose(timer_start) |=> ##2 $stable(timer_load) ##1 $fell(timer_stop);\nendproperty\nassert_p20_timer_start_check:assert property (p20_timer_start_check) else $error(\"\");"
    },
    {
        "id": "4355_4356",
        "sva1": "property p21_wdt_refresh_check;\n@(posedge clk_wdt)      $rose(wdt_kick) |-> ##[1:3] $stable(wdt_cnt) ##0 $onehot(wdt_win)\nendproperty",
        "sva2": "property p21_wdt_refresh_check;\n@(posedge clk_wdt)     $rose(wdt_kick) |-> ##[1:3] $stable(wdt_cnt) ##0 $onehot(wdt_win);\nendproperty\nassert_p21_wdt_refresh_check:assert property (p21_wdt_refresh_check) else $error(\"\");"
    },
    {
        "id": "4356_4357",
        "sva1": "property p22_rtc_alarm_check;\n@(posedge clk_rtc)      $rose(alarm_set) |=> ##3 $stable(alarm_time) ##1 $fell(alarm_clear)\nendproperty",
        "sva2": "property p22_rtc_alarm_check;\n@(posedge clk_rtc)     $rose(alarm_set) |=> ##3 $stable(alarm_time) ##1 $fell(alarm_clear);\nendproperty\nassert_p22_rtc_alarm_check:assert property (p22_rtc_alarm_check) else $error(\"\");"
    },
    {
        "id": "4357_4358",
        "sva1": "property p23_gpio_int_rise_check;\n@(posedge clk_gpio)      $rose(gpio_int) |-> ##[0:2] $onehot(gpio_pol) ##1 $stable(gpio_mask)\nendproperty",
        "sva2": "property p23_gpio_int_rise_check;\n@(posedge clk_gpio)     $rose(gpio_int) |-> ##[0:2] $onehot(gpio_pol) ##1 $stable(gpio_mask);\nendproperty\nassert_p23_gpio_int_rise_check:assert property (p23_gpio_int_rise_check) else $error(\"\");"
    },
    {
        "id": "4358_4359",
        "sva1": "property p24_tsensor_alert_check;\n@(posedge clk_temp)      $rose(temp_alert) |=> ##2 $stable(temp_thresh) ##1 $fell(temp_clear)\nendproperty",
        "sva2": "property p24_tsensor_alert_check;\n@(posedge clk_temp)     $rose(temp_alert) |=> ##2 $stable(temp_thresh) ##1 $fell(temp_clear);\nendproperty\nassert_p24_tsensor_alert_check:assert property (p24_tsensor_alert_check) else $error(\"\");"
    },
    {
        "id": "4359_4360",
        "sva1": "property p25_vreg_en_rise_check;\n@(posedge clk_pmu)      $rose(vreg_en) |-> ##[3:5] $stable(vreg_voltage) ##0 $onehot(vreg_mode)\nendproperty",
        "sva2": "property p25_vreg_en_rise_check;\n@(posedge clk_pmu)     $rose(vreg_en) |-> ##[3:5] $stable(vreg_voltage) ##0 $onehot(vreg_mode);\nendproperty\nassert_p25_vreg_en_rise_check:assert property (p25_vreg_en_rise_check) else $error(\"\");"
    },
    {
        "id": "4360_4361",
        "sva1": "property p28_audio_start_check;\n@(posedge clk_audio)      $rose(dac_start) |=> ##2 $stable(sample_rate) ##1 $fell(adc_stop)\nendproperty",
        "sva2": "property p28_audio_start_check;\n@(posedge clk_audio)     $rose(dac_start) |=> ##2 $stable(sample_rate) ##1 $fell(adc_stop);\nendproperty\nassert_p28_audio_start_check:assert property (p28_audio_start_check) else $error(\"\");"
    },
    {
        "id": "4361_4362",
        "sva1": "property p27_cam_vsync_check;\n@(posedge clk_cam)      $rose(vsync) |-> ##[1:2] $stable(frame_start) ##0 $onehot(pixel_format)\nendproperty",
        "sva2": "property p27_cam_vsync_check;\n@(posedge clk_cam)     $rose(vsync) |-> ##[1:2] $stable(frame_start) ##0 $onehot(pixel_format);\nendproperty\nassert_p27_cam_vsync_check:assert property (p27_cam_vsync_check) else $error(\"\");"
    },
    {
        "id": "4362_4363",
        "sva1": "property p29_mic_rise_check;\n@(posedge clk_mic)      $rose(mic_en) |-> ##[1:3] $stable(mic_gain) ##0 $onehot(mic_mode)\nendproperty",
        "sva2": "property p29_mic_rise_check;\n@(posedge clk_mic)     $rose(mic_en) |-> ##[1:3] $stable(mic_gain) ##0 $onehot(mic_mode);\nendproperty\nassert_p29_mic_rise_check:assert property (p29_mic_rise_check) else $error(\"\");"
    },
    {
        "id": "4363_4364",
        "sva1": "property p30_speaker_en_check;\n@(posedge clk_spk)      $rose(spk_en) |=> ##2 $stable(spk_volume) ##1 $fell(spk_mute)\nendproperty",
        "sva2": "property p30_speaker_en_check;\n@(posedge clk_spk)     $rose(spk_en) |=> ##2 $stable(spk_volume) ##1 $fell(spk_mute);\nendproperty\nassert_p30_speaker_en_check:assert property (p30_speaker_en_check) else $error(\"\");"
    },
    {
        "id": "4364_4365",
        "sva1": "property p31_key_int_rise_check;\n@(posedge clk_key)      $rose(key_int) |-> ##[0:1] $stable(key_mask) ##2 $onehot(key_value)\nendproperty",
        "sva2": "property p31_key_int_rise_check;\n@(posedge clk_key)     $rose(key_int) |-> ##[0:1] $stable(key_mask) ##2 $onehot(key_value);\nendproperty\nassert_p31_key_int_rise_check:assert property (p31_key_int_rise_check) else $error(\"\");"
    },
    {
        "id": "4365_4366",
        "sva1": "property p34_vibra_en_check;\n@(posedge clk_vib)      $rose(vib_en) |=> ##2 $stable(vib_level) ##1 $fell(vib_stop)\nendproperty",
        "sva2": "property p34_vibra_en_check;\n@(posedge clk_vib)     $rose(vib_en) |=> ##2 $stable(vib_level) ##1 $fell(vib_stop);\nendproperty\nassert_p34_vibra_en_check:assert property (p34_vibra_en_check) else $error(\"\");"
    },
    {
        "id": "4366_4367",
        "sva1": "property p33_led_pwm_check;\n@(posedge clk_led)      $rose(led_en) |-> ##[1:2] $stable(led_bright) ##0 $onehot(led_mode)\nendproperty",
        "sva2": "property p33_led_pwm_check;\n@(posedge clk_led)     $rose(led_en) |-> ##[1:2] $stable(led_bright) ##0 $onehot(led_mode);\nendproperty\nassert_p33_led_pwm_check:assert property (p33_led_pwm_check) else $error(\"\");"
    },
    {
        "id": "4367_4368",
        "sva1": "property p32_touch_rise_check;\n@(posedge clk_touch)      $rose(touch_en) |=> ##3 $stable(touch_thresh) ##1 $fell(touch_cal)\nendproperty",
        "sva2": "property p32_touch_rise_check;\n@(posedge clk_touch)         $rose(touch_en) |=> ##3 $stable(touch_thresh) ##1 $fell(touch_cal);\nendproperty\nassert_p32_touch_rise_check:assert property (p32_touch_rise_check) else $error(\"\");"
    },
    {
        "id": "4368_4369",
        "sva1": "property p35_charger_plug_check;\n@(posedge clk_chg)      $rose(chg_plug) |-> ##[2:4] $stable(chg_volt) ##0 $onehot(chg_cur)\nendproperty",
        "sva2": "property p35_charger_plug_check;\n@(posedge clk_chg)     $rose(chg_plug) |-> ##[2:4] $stable(chg_volt) ##0 $onehot(chg_cur);\nendproperty\nassert_p35_charger_plug_check:assert property (p35_charger_plug_check) else $error(\"\");"
    },
    {
        "id": "4369_4370",
        "sva1": "property p36_batt_low_check;\n@(posedge clk_batt)      $rose(batt_low) |=> ##3 $stable(batt_level) ##1 $fell(batt_crit)\nendproperty",
        "sva2": "property p36_batt_low_check;\n@(posedge clk_batt)     $rose(batt_low) |=> ##3 $stable(batt_level) ##1 $fell(batt_crit);\nendproperty\nassert_p36_batt_low_check:assert property (p36_batt_low_check) else $error(\"\");"
    },
    {
        "id": "4370_4371",
        "sva1": "property p38_prox_rise_check;\n@(posedge clk_prox)      $rose(prox_en) |=> ##2 $stable(prox_thresh) ##1 $fell(prox_cal)\nendproperty",
        "sva2": "property p38_prox_rise_check;\n@(posedge clk_prox)     $rose(prox_en) |=> ##2 $stable(prox_thresh) ##1 $fell(prox_cal);\nendproperty\nassert_p38_prox_rise_check:assert property (p38_prox_rise_check) else $error(\"\");"
    },
    {
        "id": "4371_4372",
        "sva1": "property p37_fuel_gauge_check;\n@(posedge clk_fg)      $rose(fg_update) |-> ##[1:3] $stable(fg_soc) ##0 $onehot(fg_status)\nendproperty",
        "sva2": "property p37_fuel_gauge_check;\n@(posedge clk_fg)     $rose(fg_update) |-> ##[1:3] ($stable(fg_soc) ##0 $onehot(fg_status));\nendproperty\nassert_p37_fuel_gauge_check:assert property (p37_fuel_gauge_check) else $error(\"\");"
    },
    {
        "id": "4372_4373",
        "sva1": "property p39_als_rise_check;\n@(posedge clk_als)      $rose(als_en) |-> ##[1:2] $stable(als_gain) ##0 $onehot(als_mode)\nendproperty",
        "sva2": "property p39_als_rise_check;\n@(posedge clk_als)     $rose(als_en) |-> ##[1:2] $stable(als_gain) ##0 $onehot(als_mode);\nendproperty\nassert_p39_als_rise_check:assert property (p39_als_rise_check) else $error(\"\");"
    },
    {
        "id": "4373_4374",
        "sva1": "property p40_gyro_start_check;\n@(posedge clk_gyro)      $rose(gyro_start) |=> ##3 $stable(gyro_range) ##1 $fell(gyro_sleep)\nendproperty",
        "sva2": "property p40_gyro_start_check;\n@(posedge clk_gyro)     $rose(gyro_start) |=> ##3 $stable(gyro_range) ##1 $fell(gyro_sleep);\nendproperty\nassert_p40_gyro_start_check:assert property (p40_gyro_start_check) else $error(\"\");"
    },
    {
        "id": "4374_4375",
        "sva1": "property p41_accel_rise_check;\n@(posedge clk_acc)      $rose(acc_en) |-> ##[1:3] $stable(acc_range) ##0 $onehot(acc_odr)\nendproperty",
        "sva2": "property p41_accel_rise_check;\n@(posedge clk_acc)         $rose(acc_en) |-> ##[1:3] $stable(acc_range) ##0 $onehot(acc_odr);\nendproperty\nassert_p41_accel_rise_check:assert property (p41_accel_rise_check) else $error(\"\");"
    },
    {
        "id": "4375_4376",
        "sva1": "property p42_mag_rise_check;\n@(posedge clk_mag)      $rose(mag_en) |=> ##2 $stable(mag_range) ##1 $fell(mag_cal)\nendproperty",
        "sva2": "property p42_mag_rise_check;\n@(posedge clk_mag)     $rose(mag_en) |=> ##2 $stable(mag_range) ##1 $fell(mag_cal);\nendproperty\nassert_p42_mag_rise_check:assert property (p42_mag_rise_check) else $error(\"\");"
    },
    {
        "id": "4376_4377",
        "sva1": "property p43_baro_rise_check;\n@(posedge clk_baro)      $rose(baro_en) |-> ##[1:2] $stable(baro_range) ##0 $onehot(baro_odr)\nendproperty",
        "sva2": "property p43_baro_rise_check;\n@(posedge clk_baro)     $rose(baro_en) |-> ##[1:2] $stable(baro_range) ##0 $onehot(baro_odr);\nendproperty\nassert_p43_baro_rise_check:assert property (p43_baro_rise_check) else $error(\"\");"
    },
    {
        "id": "4377_4378",
        "sva1": "property p44_humid_rise_check;\n@(posedge clk_hum)      $rose(hum_en) |=> ##3 $stable(hum_range) ##1 $fell(hum_cal)\nendproperty",
        "sva2": "property p44_humid_rise_check;\n@(posedge clk_hum)     $rose(hum_en) |=> ##3 $stable(hum_range) ##1 $fell(hum_cal);\nendproperty\nassert_p44_humid_rise_check:assert property (p44_humid_rise_check) else $error(\"\");"
    },
    {
        "id": "4378_4379",
        "sva1": "property p46_heart_rate_check;\n@(posedge clk_hr)      $rose(hr_en) |=> ##2 $stable(hr_range) ##1 $fell(hr_cal)\nendproperty",
        "sva2": "property p46_heart_rate_check;\n@(posedge clk_hr)     $rose(hr_en) |=> ##2 $stable(hr_range) ##1 $fell(hr_cal);\nendproperty\nassert_p46_heart_rate_check:assert property (p46_heart_rate_check) else $error(\"\");"
    },
    {
        "id": "4379_4380",
        "sva1": "property p47_ecg_rise_check;\n@(posedge clk_ecg)      $rose(ecg_en) |-> ##[1:2] $stable(ecg_gain) ##0 $onehot(ecg_mode)\nendproperty",
        "sva2": "property p47_ecg_rise_check;\n@(posedge clk_ecg)     $rose(ecg_en) |-> ##[1:2] $stable(ecg_gain) ##0 $onehot(ecg_mode);\nendproperty\nassert_p47_ecg_rise_check:assert property (p47_ecg_rise_check) else $error(\"\");"
    },
    {
        "id": "4380_4381",
        "sva1": "property p48_ppg_rise_check;\n@(posedge clk_ppg)      $rose(ppg_en) |=> ##3 $stable(ppg_gain) ##1 $fell(ppg_cal)\nendproperty",
        "sva2": "property p48_ppg_rise_check;\n@(posedge clk_ppg)     $rose(ppg_en) |=> ##3 $stable(ppg_gain) ##1 $fell(ppg_cal);\nendproperty\nassert_p48_ppg_rise_check:assert property (p48_ppg_rise_check) else $error(\"\");"
    },
    {
        "id": "4381_4382",
        "sva1": "property p49_bioz_rise_check;\n@(posedge clk_bio)      $rose(bio_en) |-> ##[1:3] $stable(bio_freq) ##0 $onehot(bio_mode)\nendproperty",
        "sva2": "property p49_bioz_rise_check;\n@(posedge clk_bio)     $rose(bio_en) |-> ##[1:3] $stable(bio_freq) ##0 $onehot(bio_mode);\nendproperty\nassert_p49_bioz_rise_check:assert property (p49_bioz_rise_check) else $error(\"\");"
    },
    {
        "id": "4382_4383",
        "sva1": "property p4_pwr_en_to_ready_check;\n@(posedge clk_pwr)      $rose(pwr_en_main) |=> ##4 pwr_ready_main && $stable(pwr_status)\nendproperty",
        "sva2": "property p4_pwr_en_to_ready_check;\n@(posedge clk_pwr)     $rose(pwr_en_main) |=> ##4 (pwr_ready_main && $stable(pwr_status));\nendproperty\nassert_p4_pwr_en_to_ready_check:assert property (p4_pwr_en_to_ready_check) else $error(\"\");"
    },
    {
        "id": "4383_4384",
        "sva1": "property p7_adc_conv_start_check;\n@(posedge clk_adc)      $rose(adc_start) |-> ##[3:6] adc_busy[*2] ##1 adc_done\nendproperty",
        "sva2": "property p7_adc_conv_start_check;\n@(posedge clk_adc)     $rose(adc_start) |-> ##[3:6] adc_busy[*2] ##1 adc_done;\nendproperty\nassert_p7_adc_conv_start_check:assert property (p7_adc_conv_start_check) else $error(\"\");"
    },
    {
        "id": "4384_4385",
        "sva1": "property p8_pll_lock_sequence_check;\n@(posedge clk_ref)      $rose(pll_enable) |=> ##[5:10] pll_lock && $stable(pll_div)\nendproperty",
        "sva2": "property p8_pll_lock_sequence_check;\n@(posedge clk_ref)     $rose(pll_enable) |=> ##[5:10] (pll_lock && $stable(pll_div));\nendproperty\nassert_p8_pll_lock_sequence_check:assert property (p8_pll_lock_sequence_check) else $error(\"\");"
    },
    {
        "id": "4385_4386",
        "sva1": "property fall_edge_detection_10;\n@(posedge clk_i2c)     $fell(start_condition) |=> ##2 $fell(stop_condition) ##1 $stable(sda_line)\nendproperty",
        "sva2": "property fall_edge_detection_10;\n@(posedge clk_i2c)     $fell(start_condition) |=> ##2 $fell(stop_condition) ##1 $stable(sda_line);\nendproperty\nassert_fall_edge_detection_10:assert property (fall_edge_detection_10) else $error(\"\");"
    },
    {
        "id": "4386_4387",
        "sva1": "property fall_edge_detection_11;\n@(posedge clk_video)     $fell(vsync_signal) |-> ##[3:7] $fell(hsync_signal) ##1 $stable(pixel_data[23:0])\nendproperty",
        "sva2": "property fall_edge_detection_11;\n@(posedge clk_video)     $fell(vsync_signal) |-> ##[3:7] $fell(hsync_signal) ##1 $stable(pixel_data[23:0]);\nendproperty\nassert_fall_edge_detection_11:assert property (fall_edge_detection_11) else $error(\"\");"
    },
    {
        "id": "4387_4388",
        "sva1": "property fall_edge_detection_12;\n@(negedge clk_audio)     $fell(dac_enable) |=> ##1 $past(adc_ready,3) ##2 $stable(audio_sample[19:0])\nendproperty",
        "sva2": "property fall_edge_detection_12;\n@(negedge clk_audio)     $fell(dac_enable) |=> ##1 $past(adc_ready, 3) ##2 $stable(audio_sample[19:0]);\nendproperty\nassert_fall_edge_detection_12:assert property (fall_edge_detection_12) else $error(\"\");"
    },
    {
        "id": "4388_4389",
        "sva1": "property fall_edge_detection_13;\n@(posedge clk_sensor)     $fell(calibration_en) |-> ##1 $fell(sensor_ready) ##[2:4] $stable(calibration_data[11:0])\nendproperty",
        "sva2": "property fall_edge_detection_13;\n@(posedge clk_sensor)     $fell(calibration_en) |-> ##1 $fell(sensor_ready) ##[2:4] $stable(calibration_data[11:0]);\nendproperty\nassert_fall_edge_detection_13:assert property (fall_edge_detection_13) else $error(\"\");"
    },
    {
        "id": "4389_4390",
        "sva1": "property fall_edge_detection_14;\n@(posedge clk_gpio)     $fell(interrupt_mask[3:0]) |=> ##2 $onehot0(pending_interrupts[7:0]) ##1 $fell(gpio_enable)\nendproperty",
        "sva2": "property fall_edge_detection_14;\n@(posedge clk_gpio)     $fell(interrupt_mask[3:0]) |=> ##2 $onehot0(pending_interrupts[7:0]) ##1 $fell(gpio_enable);\nendproperty\nassert_fall_edge_detection_14:assert property (fall_edge_detection_14) else $error(\"\");"
    },
    {
        "id": "4390_4391",
        "sva1": "property fall_edge_detection_15;\n@(negedge clk_pwm)     $fell(pwm_enable) |-> ##[1:3] $stable(duty_cycle[15:0]) ##1 $fell(clock_divider_en)\nendproperty",
        "sva2": "property fall_edge_detection_15;\n@(negedge clk_pwm)     $fell(pwm_enable) |-> ##[1:3] $stable(duty_cycle[15:0]) ##1 $fell(clock_divider_en);\nendproperty\nassert_fall_edge_detection_15:assert property (fall_edge_detection_15) else $error(\"\");"
    },
    {
        "id": "4391_4392",
        "sva1": "property fall_edge_detection_16;\n@(posedge clk_timer)     $fell(count_enable) |=> ##1 $past(timer_value[31:0],2) == current_count ##2 $fell(interrupt_flag)\nendproperty",
        "sva2": "property fall_edge_detection_16;\n@(posedge clk_timer)     $fell(count_enable) |=> ##1 ($past(timer_value[31:0], 2) == current_count) ##2 $fell(interrupt_flag);\nendproperty\nassert_fall_edge_detection_16:assert property (fall_edge_detection_16) else $error(\"\");"
    },
    {
        "id": "4392_4393",
        "sva1": "property fall_edge_detection_17;\n@(posedge clk_watchdog)     $fell(watchdog_enable) |-> ##1 $rose(reset_trigger) ##[2:5] $stable(timeout_value[15:0])\nendproperty",
        "sva2": "property fall_edge_detection_17;\n@(posedge clk_watchdog)     $fell(watchdog_enable) |-> ##1 $rose(reset_trigger) ##[2:5] $stable(timeout_value[15:0]);\nendproperty\nassert_fall_edge_detection_17:assert property (fall_edge_detection_17) else $error(\"\");"
    },
    {
        "id": "4393_4394",
        "sva1": "property fall_edge_detection_19;\n@(posedge clk_adc)     $fell(conversion_start) |-> ##[1:4] $stable(analog_input[11:0]) ##1 $fell(data_ready)\nendproperty",
        "sva2": "property fall_edge_detection_19;\n@(posedge clk_adc)     $fell(conversion_start) |-> ##[1:4] $stable(analog_input[11:0]) ##1 $fell(data_ready);\nendproperty\nassert_fall_edge_detection_19:assert property (fall_edge_detection_19) else $error(\"\");"
    },
    {
        "id": "4394_4395",
        "sva1": "property fall_edge_detection_1;\n@(posedge clk_sys)      $fell(enable_signal) |-> ##[1:3] !error_flag && $stable(data_bus[7:0])\nendproperty",
        "sva2": "property fall_edge_detection_1;\n@(posedge clk_sys)     $fell(enable_signal) |-> ##[1:3] (!error_flag && $stable(data_bus[7:0]));\nendproperty\nassert_fall_edge_detection_1:assert property (fall_edge_detection_1) else $error(\"\");"
    },
    {
        "id": "4395_4396",
        "sva1": "property fall_edge_detection_18;\n@(negedge clk_rtc)     $fell(alarm_enable) |=> ##2 $past(rtc_counter[31:0],3) == alarm_value ##1 $fell(interrupt_status)\nendproperty",
        "sva2": "property fall_edge_detection_18;\n@(negedge clk_rtc)     $fell(alarm_enable) |=> ##2 ($past(rtc_counter[31:0], 3) == alarm_value) ##1 $fell(interrupt_status);\nendproperty\nassert_fall_edge_detection_18:assert property (fall_edge_detection_18) else $error(\"\");"
    },
    {
        "id": "4396_4397",
        "sva1": "property fall_edge_detection_20;\n@(negedge clk_dac)     $fell(output_enable) |=> ##1 $past(input_data[15:0],2) ##2 $stable(reference_voltage)\nendproperty",
        "sva2": "property fall_edge_detection_20;\n@(negedge clk_dac)     $fell(output_enable) |=> ##1 $past(input_data[15:0], 2) ##2 $stable(reference_voltage);\nendproperty\nassert_fall_edge_detection_20:assert property (fall_edge_detection_20) else $error(\"\");"
    },
    {
        "id": "4397_4398",
        "sva1": "property fall_edge_detection_21;\n@(posedge clk_crypto)     $fell(encrypt_enable) |-> ##2 $fell(decrypt_enable) ##1 $stable(key_reg[255:0])\nendproperty",
        "sva2": "property fall_edge_detection_21;\n@(posedge clk_crypto)     $fell(encrypt_enable) |-> ##2 $fell(decrypt_enable) ##1 $stable(key_reg[255:0]);\nendproperty\nassert_fall_edge_detection_21:assert property (fall_edge_detection_21) else $error(\"\");"
    },
    {
        "id": "4398_4399",
        "sva1": "property fall_edge_detection_22;\n@(posedge clk_hash)     $fell(hash_start) |=> ##[3:6] $fell(hash_done) ##1 $stable(message_block[511:0])\nendproperty",
        "sva2": "property fall_edge_detection_22;\n@(posedge clk_hash)     $fell(hash_start) |=> ##[3:6] $fell(hash_done) ##1 $stable(message_block[511:0]);\nendproperty\nassert_fall_edge_detection_22:assert property (fall_edge_detection_22) else $error(\"\");"
    },
    {
        "id": "4399_4400",
        "sva1": "property fall_edge_detection_23;\n@(negedge clk_random)     $fell(seed_load) |-> ##1 $past(entropy_source[63:0],3) ##2 $fell(random_ready)\nendproperty",
        "sva2": "property fall_edge_detection_23;\n@(negedge clk_random)     $fell(seed_load) |-> ##1 $past(entropy_source[63:0], 3) ##2 $fell(random_ready);\nendproperty\nassert_fall_edge_detection_23:assert property (fall_edge_detection_23) else $error(\"\");"
    },
    {
        "id": "4400_4401",
        "sva1": "property fall_edge_detection_24;\n@(posedge clk_dsp)     $fell(filter_enable) |=> ##1 $stable(coeff_table[15:0])[*4] ##1 $fell(overflow_flag)\nendproperty",
        "sva2": "property fall_edge_detection_24;\n@(posedge clk_dsp)         $fell(filter_enable) |=> ##1 $stable(coeff_table[15:0])[*4] ##1 $fell(overflow_flag);\nendproperty\nassert_fall_edge_detection_24:assert property (fall_edge_detection_24) else $error(\"\");"
    },
    {
        "id": "4401_4402",
        "sva1": "property fall_edge_detection_25;\n@(negedge clk_fft)     $fell(transform_start) |-> ##[2:5] $fell(transform_done) ##1 $stable(input_buffer[127:0])\nendproperty",
        "sva2": "property fall_edge_detection_25;\n@(negedge clk_fft)     $fell(transform_start) |-> ##[2:5] $fell(transform_done) ##1 $stable(input_buffer[127:0]);\nendproperty\nassert_fall_edge_detection_25:assert property (fall_edge_detection_25) else $error(\"\");"
    },
    {
        "id": "4402_4403",
        "sva1": "property fall_edge_detection_26;\n@(posedge clk_fir)     $fell(coefficient_load) |=> ##1 $past(tap_values[23:0],4) ##2 $fell(converged_flag)\nendproperty",
        "sva2": "property fall_edge_detection_26;\n@(posedge clk_fir)     $fell(coefficient_load) |=> ##1 $past(tap_values[23:0],4) ##2 $fell(converged_flag);\nendproperty\nassert_fall_edge_detection_26:assert property (fall_edge_detection_26) else $error(\"\");"
    },
    {
        "id": "4403_4404",
        "sva1": "property fall_edge_detection_27;\n@(negedge clk_iir)     $fell(filter_bypass) |-> ##1 $stable(feedback_coeff[31:0]) ##[3:7] $fell(stability_error)\nendproperty",
        "sva2": "property fall_edge_detection_27;\n@(negedge clk_iir)     $fell(filter_bypass) |-> ##1 $stable(feedback_coeff[31:0]) ##[3:7] $fell(stability_error);\nendproperty\nassert_fall_edge_detection_27:assert property (fall_edge_detection_27) else $error(\"\");"
    },
    {
        "id": "4404_4405",
        "sva1": "property fall_edge_detection_28;\n@(posedge clk_cordic)     $fell(rotation_start) |=> ##2 $fell(rotation_done) ##1 $stable(angle_reg[15:0])\nendproperty",
        "sva2": "property fall_edge_detection_28;\n@(posedge clk_cordic)     $fell(rotation_start) |=> ##2 $fell(rotation_done) ##1 $stable(angle_reg[15:0]);\nendproperty\nassert_fall_edge_detection_28:assert property (fall_edge_detection_28) else $error(\"\");"
    },
    {
        "id": "4405_4406",
        "sva1": "property fall_edge_detection_29;\n@(negedge clk_nco)     $fell(phase_load) |-> ##[1:4] $stable(frequency_word[31:0]) ##1 $fell(lock_status)\nendproperty",
        "sva2": "property fall_edge_detection_29;\n@(negedge clk_nco)     $fell(phase_load) |-> ##[1:4] $stable(frequency_word[31:0]) ##1 $fell(lock_status);\nendproperty\nassert_fall_edge_detection_29:assert property (fall_edge_detection_29) else $error(\"\");"
    },
    {
        "id": "4406_4407",
        "sva1": "property fall_edge_detection_2;\n@(negedge clk_io)     $fell(interrupt_request) |=> ##2 $past(acknowledge_signal,3) == 1'b0\nendproperty",
        "sva2": "property fall_edge_detection_2;\n@(negedge clk_io)     $fell(interrupt_request) |=> ##2 ($past(acknowledge_signal, 3) == 1'b0);\nendproperty\nassert_fall_edge_detection_2:assert property (fall_edge_detection_2) else $error(\"\");"
    },
    {
        "id": "4407_4408",
        "sva1": "property fall_edge_detection_30;\n@(posedge clk_modem)     $fell(tx_enable) |=> ##1 $stable(symbol_table[7:0])[*3] ##1 $fell(carrier_lock)\nendproperty",
        "sva2": "property fall_edge_detection_30;\n@(posedge clk_modem)     $fell(tx_enable) |=> ##1 $stable(symbol_table[7:0])[*3] ##1 $fell(carrier_lock);\nendproperty\nassert_fall_edge_detection_30:assert property (fall_edge_detection_30) else $error(\"\");"
    },
    {
        "id": "4408_4409",
        "sva1": "property fall_edge_detection_31;\n@(negedge clk_pll)     $fell(lock_detect) |-> ##1 $past(reference_clock,5) ##2 $fell(divider_reset)\nendproperty",
        "sva2": "property fall_edge_detection_31;\n@(negedge clk_pll)     $fell(lock_detect) |-> ##1 $past(reference_clock, 5) ##2 $fell(divider_reset);\nendproperty\nassert_fall_edge_detection_31:assert property (fall_edge_detection_31) else $error(\"\");"
    },
    {
        "id": "4409_4410",
        "sva1": "property fall_edge_detection_32;\n@(posedge clk_serdes)     $fell(align_enable) |=> ##[2:6] $fell(alignment_done) ##1 $stable(eye_monitor[15:0])\nendproperty",
        "sva2": "property fall_edge_detection_32;\n@(posedge clk_serdes)     $fell(align_enable) |=> ##[2:6] $fell(alignment_done) ##1 $stable(eye_monitor[15:0]);\nendproperty\nassert_fall_edge_detection_32:assert property (fall_edge_detection_32) else $error(\"\");"
    },
    {
        "id": "4410_4411",
        "sva1": "property fall_edge_detection_33;\n@(negedge clk_phy)     $fell(calibration_start) |-> ##1 $stable(impedance_ctrl[7:0]) ##3 $fell(calibration_done)\nendproperty",
        "sva2": "property fall_edge_detection_33;\n@(negedge clk_phy)     $fell(calibration_start) |-> ##1 $stable(impedance_ctrl[7:0]) ##3 $fell(calibration_done);\nendproperty\nassert_fall_edge_detection_33:assert property (fall_edge_detection_33) else $error(\"\");"
    },
    {
        "id": "4411_4412",
        "sva1": "property fall_edge_detection_34;\n@(posedge clk_mipi)     $fell(lp_mode_enable) |=> ##1 $past(hs_mode_ready,2) ##2 $fell(data_lane_active)\nendproperty",
        "sva2": "property fall_edge_detection_34;\n@(posedge clk_mipi)     $fell(lp_mode_enable) |=> ##1 $past(hs_mode_ready,2) ##2 $fell(data_lane_active);\nendproperty\nassert_fall_edge_detection_34:assert property (fall_edge_detection_34) else $error(\"\");"
    },
    {
        "id": "4412_4413",
        "sva1": "property fall_edge_detection_35;\n@(negedge clk_usb)     $fell(reset_detect) |-> ##[1:3] $stable(line_state[1:0]) ##1 $fell(squelch_detect)\nendproperty",
        "sva2": "property fall_edge_detection_35;\n@(negedge clk_usb)     $fell(reset_detect) |-> ##[1:3] $stable(line_state[1:0]) ##1 $fell(squelch_detect);\nendproperty\nassert_fall_edge_detection_35:assert property (fall_edge_detection_35) else $error(\"\");"
    },
    {
        "id": "4413_4414",
        "sva1": "property fall_edge_detection_36;\n@(posedge clk_pcie_phy)     $fell(ltssm_reset) |=> ##2 $fell(ltssm_detect) ##1 $stable(link_speed[2:0])\nendproperty",
        "sva2": "property fall_edge_detection_36;\n@(posedge clk_pcie_phy)     $fell(ltssm_reset) |=> ##2 $fell(ltssm_detect) ##1 $stable(link_speed[2:0]);\nendproperty\nassert_fall_edge_detection_36:assert property (fall_edge_detection_36) else $error(\"\");"
    },
    {
        "id": "4414_4415",
        "sva1": "property fall_edge_detection_37;\n@(negedge clk_emmc)     $fell(cmd_transfer) |-> ##1 $stable(cmd_line[7:0]) ##[4:8] $fell(data_transfer)\nendproperty",
        "sva2": "property fall_edge_detection_37;\n@(negedge clk_emmc)     $fell(cmd_transfer) |-> ##1 $stable(cmd_line[7:0]) ##[4:8] $fell(data_transfer);\nendproperty\nassert_fall_edge_detection_37:assert property (fall_edge_detection_37) else $error(\"\");"
    },
    {
        "id": "4415_4416",
        "sva1": "property fall_edge_detection_38;\n@(posedge clk_sdio)     $fell(card_detect) |=> ##1 $past(card_status[31:0],3) ##2 $fell(bus_voltage_ok)\nendproperty",
        "sva2": "property fall_edge_detection_38;\n@(posedge clk_sdio)     $fell(card_detect) |=> ##1 $past(card_status[31:0], 3) ##2 $fell(bus_voltage_ok);\nendproperty\nassert_fall_edge_detection_38:assert property (fall_edge_detection_38) else $error(\"\");"
    },
    {
        "id": "4416_4417",
        "sva1": "property fall_edge_detection_39;\n@(negedge clk_nand)     $fell(ce_n_signal) |-> ##[2:5] $stable(address_latch[15:0]) ##1 $fell(we_n_signal)\nendproperty",
        "sva2": "property fall_edge_detection_39;\n@(negedge clk_nand)     $fell(ce_n_signal) |->      ##[2:5] $stable(address_latch[15:0]) ##1 $fell(we_n_signal);\nendproperty\nassert_fall_edge_detection_39:assert property (fall_edge_detection_39) else $error(\"\");"
    },
    {
        "id": "4417_4418",
        "sva1": "property fall_edge_detection_3;\n@(posedge clk_core)     $fell(power_down_mode) |-> ##1 $rose(clock_gate_enable) ##2 $stable(register_file[31:0])\nendproperty",
        "sva2": "property fall_edge_detection_3;\n@(posedge clk_core)     $fell(power_down_mode) |-> ##1 $rose(clock_gate_enable) ##2 $stable(register_file[31:0]);\nendproperty\nassert_fall_edge_detection_3:assert property (fall_edge_detection_3) else $error(\"\");"
    },
    {
        "id": "4418_4419",
        "sva1": "property fall_edge_detection_40;\n@(posedge clk_nor)     $fell(write_protect) |=> ##1 $stable(memory_array[31:0])[*2] ##1 $fell(read_enable)\nendproperty",
        "sva2": "property fall_edge_detection_40;\n@(posedge clk_nor)     $fell(write_protect) |=> ##1 $stable(memory_array[31:0])[*2] ##1 $fell(read_enable);\nendproperty\nassert_fall_edge_detection_40:assert property (fall_edge_detection_40) else $error(\"\");"
    },
    {
        "id": "4419_4420",
        "sva1": "property fall_edge_detection_41;\n@(negedge clk_sram)     $fell(chip_select_n) |-> ##1 $past(write_enable_n,4) ##2 $fell(output_enable_n)\nendproperty",
        "sva2": "property fall_edge_detection_41;\n@(negedge clk_sram)     $fell(chip_select_n) |-> ##1 $past(write_enable_n,4) ##2 $fell(output_enable_n);\nendproperty\nassert_fall_edge_detection_41:assert property (fall_edge_detection_41) else $error(\"\");"
    },
    {
        "id": "4420_4421",
        "sva1": "property fall_edge_detection_42;\n@(posedge clk_ddr)     $fell(odt_enable) |=> ##[3:7] $fell(read_dqs) ##1 $stable(write_data[63:0])\nendproperty",
        "sva2": "property fall_edge_detection_42;\n@(posedge clk_ddr)     $fell(odt_enable) |=> ##[3:7] $fell(read_dqs) ##1 $stable(write_data[63:0]);\nendproperty\nassert_fall_edge_detection_42:assert property (fall_edge_detection_42) else $error(\"\");"
    },
    {
        "id": "4421_4422",
        "sva1": "property fall_edge_detection_43;\n@(negedge clk_lpddr)     $fell(auto_refresh) |-> ##1 $stable(row_address[15:0]) ##2 $fell(bank_active)\nendproperty",
        "sva2": "property fall_edge_detection_43;\n@(negedge clk_lpddr)     $fell(auto_refresh) |-> ##1 $stable(row_address[15:0]) ##2 $fell(bank_active);\nendproperty\nassert_fall_edge_detection_43:assert property (fall_edge_detection_43) else $error(\"\");"
    },
    {
        "id": "4422_4423",
        "sva1": "property fall_edge_detection_44;\n@(posedge clk_gddr)     $fell(training_pattern) |=> ##1 $past(calibration_pattern[15:0],2) ##3 $fell(data_valid)\nendproperty",
        "sva2": "property fall_edge_detection_44;\n@(posedge clk_gddr)     $fell(training_pattern) |=> ##1 $past(calibration_pattern[15:0], 2) ##3 $fell(data_valid);\nendproperty\nassert_fall_edge_detection_44:assert property (fall_edge_detection_44) else $error(\"\");"
    },
    {
        "id": "4423_4424",
        "sva1": "property fall_edge_detection_46;\n@(posedge clk_3dram)     $fell(zq_calibration) |=> ##2 $fell(impedance_ready) ##1 $stable(termination_ctrl[7:0])\nendproperty",
        "sva2": "property fall_edge_detection_46;\n@(posedge clk_3dram)     $fell(zq_calibration) |=> ##2 $fell(impedance_ready) ##1 $stable(termination_ctrl[7:0]);\nendproperty\nassert_fall_edge_detection_46:assert property (fall_edge_detection_46) else $error(\"\");"
    },
    {
        "id": "4424_4425",
        "sva1": "property fall_edge_detection_45;\n@(negedge clk_hbm)     $fell(ecc_enable) |-> ##[1:4] $stable(error_count[7:0]) ##1 $fell(scrub_enable)\nendproperty",
        "sva2": "property fall_edge_detection_45;\n@(negedge clk_hbm)     $fell(ecc_enable) |-> ##[1:4] $stable(error_count[7:0]) ##1 $fell(scrub_enable);\nendproperty\nassert_fall_edge_detection_45:assert property (fall_edge_detection_45) else $error(\"\");"
    },
    {
        "id": "4425_4426",
        "sva1": "property fall_edge_detection_47;\n@(negedge clk_mram)     $fell(write_assist) |-> ##1 $stable(magnetic_element[31:0]) ##[5:9] $fell(read_assist)\nendproperty",
        "sva2": "property fall_edge_detection_47;\n@(negedge clk_mram)     $fell(write_assist) |-> ##1 $stable(magnetic_element[31:0]) ##[5:9] $fell(read_assist);\nendproperty\nassert_fall_edge_detection_47:assert property (fall_edge_detection_47) else $error(\"\");"
    },
    {
        "id": "4426_4427",
        "sva1": "property fall_edge_detection_48;\n@(posedge clk_rram)     $fell(form_set) |=> ##1 $past(resistance_value[15:0],3) ##2 $fell(read_verify)\nendproperty",
        "sva2": "property fall_edge_detection_48;\n@(posedge clk_rram)     $fell(form_set) |=> ##1 $past(resistance_value[15:0],3) ##2 $fell(read_verify);\nendproperty\nassert_fall_edge_detection_48:assert property (fall_edge_detection_48) else $error(\"\");"
    },
    {
        "id": "4427_4428",
        "sva1": "property fall_edge_detection_49;\n@(negedge clk_pcm)     $fell(phase_change) |-> ##[2:6] $stable(cell_state[7:0]) ##1 $fell(reset_pulse)\nendproperty",
        "sva2": "property fall_edge_detection_49;\n@(negedge clk_pcm)     $fell(phase_change) |-> ##[2:6] $stable(cell_state[7:0]) ##1 $fell(reset_pulse);\nendproperty\nassert_fall_edge_detection_49:assert property (fall_edge_detection_49) else $error(\"\");"
    },
    {
        "id": "4428_4429",
        "sva1": "property fall_edge_detection_4;\n@(posedge clk_mem)     $fell(write_enable) && !fifo_full |-> ##[2:4] $fell(fifo_write_ptr[4:0])\nendproperty",
        "sva2": "property fall_edge_detection_4;\n@(posedge clk_mem)     ($fell(write_enable) && !fifo_full) |-> ##[2:4] $fell(fifo_write_ptr[4:0]);\nendproperty\nassert_fall_edge_detection_4:assert property (fall_edge_detection_4) else $error(\"\");"
    },
    {
        "id": "4429_4430",
        "sva1": "property fall_edge_detection_50;\n@(posedge clk_mem_controller)     $fell(refresh_request) |=> ##1 $stable(bank_status[15:0])[*3] ##1 $fell(refresh_ack)\nendproperty",
        "sva2": "property fall_edge_detection_50;\n@(posedge clk_mem_controller)     $fell(refresh_request) |=> ##1 $stable(bank_status[15:0])[*3] ##1 $fell(refresh_ack);\nendproperty\nassert_fall_edge_detection_50:assert property (fall_edge_detection_50) else $error(\"\");"
    },
    {
        "id": "4430_4431",
        "sva1": "property fall_edge_detection_6;\n@(negedge clk_uart)     $fell(tx_enable) |-> ##1 $past(rx_ready,2) ##[0:2] !parity_error\nendproperty",
        "sva2": "property fall_edge_detection_6;\n@(negedge clk_uart)     $fell(tx_enable) |-> ##1 $past(rx_ready, 2) ##[0:2] !parity_error;\nendproperty\nassert_fall_edge_detection_6:assert property (fall_edge_detection_6) else $error(\"\");"
    },
    {
        "id": "4431_4432",
        "sva1": "property fall_edge_detection_7;\n@(posedge clk_eth)     $fell(crc_check_enable) |=> ##3 $onehot0(error_vector[7:0]) ##1 $stable(packet_counter[15:0])\nendproperty",
        "sva2": "property fall_edge_detection_7;\n@(posedge clk_eth)     $fell(crc_check_enable) |=> ##3 $onehot0(error_vector[7:0]) ##1 $stable(packet_counter[15:0]);\nendproperty\nassert_fall_edge_detection_7:assert property (fall_edge_detection_7) else $error(\"\");"
    },
    {
        "id": "4432_4433",
        "sva1": "property fall_edge_detection_8;\n@(posedge clk_pcie)     $fell(link_training) |-> ##[1:5] $fell(phy_ready) ##2 $rose(link_status[1:0])\nendproperty",
        "sva2": "property fall_edge_detection_8;\n@(posedge clk_pcie)     $fell(link_training) |-> ##[1:5] $fell(phy_ready) ##2 $rose(link_status[1:0]);\nendproperty\nassert_fall_edge_detection_8:assert property (fall_edge_detection_8) else $error(\"\");"
    },
    {
        "id": "4433_4434",
        "sva1": "property fall_edge_detection_9;\n@(negedge clk_spi)     $fell(chip_select) |-> ##1 $stable(mosi_data[15:0])[*2] ##1 $fell(clock_enable)\nendproperty",
        "sva2": "property fall_edge_detection_9;\n@(negedge clk_spi)     $fell(chip_select) |-> ##1 $stable(mosi_data[15:0])[*2] ##1 $fell(clock_enable);\nendproperty\nassert_fall_edge_detection_9:assert property (fall_edge_detection_9) else $error(\"\");"
    },
    {
        "id": "4434_4435",
        "sva1": "property multi_cycle_stability_with_gated_clock;\n@(posedge clk_gated)      $stable(gate_ctrl_reg)[*3] |-> $stable(pwr_state)[*4] ##1 $stable(clk_en_reg)\nendproperty",
        "sva2": "property multi_cycle_stability_with_gated_clock;\n@(posedge clk_gated)     $stable(gate_ctrl_reg)[*3] |-> $stable(pwr_state)[*4] ##1 $stable(clk_en_reg);\nendproperty\nassert_multi_cycle_stability_with_gated_clock:assert property (multi_cycle_stability_with_gated_clock) else $error(\"\");"
    },
    {
        "id": "4435_4436",
        "sva1": "property delayed_stability_after_soft_reset;\n@(posedge clk_rst)      $fell(rst_soft_n) |=> ##[3:5] $stable(debug_reg)[*4] ##1 $stable(status_reg)\nendproperty",
        "sva2": "property delayed_stability_after_soft_reset;\n@(posedge clk_rst)     $fell(rst_soft_n) |=> ##[3:5] ($stable(debug_reg)[*4] ##1 $stable(status_reg));\nendproperty\nassert_delayed_stability_after_soft_reset:assert property (delayed_stability_after_soft_reset) else $error(\"\");"
    },
    {
        "id": "4436_4437",
        "sva1": "property stability_during_dvfs_transition;\n@(posedge clk_dvfs)      dvfs_transition |-> $stable(voltage_ctrl)[*6] ##[1:2] $stable(freq_div_reg)\nendproperty",
        "sva2": "property stability_during_dvfs_transition;\n@(posedge clk_dvfs)         dvfs_transition |-> $stable(voltage_ctrl)[*6] ##[1:2] $stable(freq_div_reg);\nendproperty\nassert_stability_during_dvfs_transition:assert property (stability_during_dvfs_transition) else $error(\"\");"
    },
    {
        "id": "4437_4438",
        "sva1": "property multi_reg_stability_during_test_mode;\n@(posedge clk_test)      test_mode_en |-> $stable(scan_chain_reg)[*2] ##1 $stable(bist_ctrl_reg)[*3]\nendproperty",
        "sva2": "property multi_reg_stability_during_test_mode;\n@(posedge clk_test)     test_mode_en == 1'b1 |-> $stable(scan_chain_reg)[*2] ##1 $stable(bist_ctrl_reg)[*3];\nendproperty\nassert_multi_reg_stability_during_test_mode:assert property (multi_reg_stability_during_test_mode) else $error(\"\");"
    },
    {
        "id": "4438_4439",
        "sva1": "property stability_window_during_clock_stop;\n@(negedge clk_stopped)      clk_stop_ack |-> $stable(retention_reg)[*8] ##1 $stable(wakeup_ctrl)\nendproperty",
        "sva2": "property stability_window_during_clock_stop;\n@(negedge clk_stopped)     clk_stop_ack == 1'b1 |-> $stable(retention_reg)[*8] ##1 $stable(wakeup_ctrl);\nendproperty\nassert_stability_window_during_clock_stop:assert property (stability_window_during_clock_stop) else $error(\"\");"
    },
    {
        "id": "4439_4440",
        "sva1": "property staggered_stability_during_pipeline_flush;\n@(posedge clk_pipe)      pipe_flush |-> $stable(pipe_stage_0)[*2] ##1 $stable(pipe_stage_1)[*3] ##2 $stable(pipe_stage_2)\nendproperty",
        "sva2": "property staggered_stability_during_pipeline_flush;\n@(posedge clk_pipe)     pipe_flush == 1'b1 |->      $stable(pipe_stage_0) [*2] ##1      $stable(pipe_stage_1) [*3] ##2      $stable(pipe_stage_2);\nendproperty\nassert_staggered_stability_during_pipeline_flush:assert property (staggered_stability_during_pipeline_flush) else $error(\"\");"
    },
    {
        "id": "4440_4441",
        "sva1": "property config_stability_after_soft_reset;\n@(posedge clk_cfg)      $rose(rst_soft_n) |=> $stable(cfg_reg_a)[*3] ##2 $stable(cfg_reg_b)[*2]\nendproperty",
        "sva2": "property config_stability_after_soft_reset;\n@(posedge clk_cfg)     $rose(rst_soft_n) |=> $stable(cfg_reg_a)[*3] ##2 $stable(cfg_reg_b)[*2];\nendproperty\nassert_config_stability_after_soft_reset:assert property (config_stability_after_soft_reset) else $error(\"\");"
    },
    {
        "id": "4441_4442",
        "sva1": "property stability_during_clock_gating_sequence;\n@(posedge clk_gated)      $stable(gate_seq_ctrl)[*2] |-> $stable(clk_gate_enable)[*3] ##1 $stable(clk_gate_override)\nendproperty",
        "sva2": "property stability_during_clock_gating_sequence;\n@(posedge clk_gated)     $stable(gate_seq_ctrl)[*2] |-> $stable(clk_gate_enable)[*3] ##1 $stable(clk_gate_override);\nendproperty\nassert_stability_during_clock_gating_sequence:assert property (stability_during_clock_gating_sequence) else $error(\"\");"
    },
    {
        "id": "4442_4443",
        "sva1": "property addr_bus_stability_during_enable_phase_1;\n@(posedge clk_sys)      en_signal_pulse |-> $stable(addr_bus[31:0])[*4] ##[1:3] $stable(data_bus)\nendproperty",
        "sva2": "property addr_bus_stability_during_enable_phase_1;\n@(posedge clk_sys)     en_signal_pulse |-> $stable(addr_bus[31:0])[*4] ##[1:3] $stable(data_bus);\nendproperty\nassert_addr_bus_stability_during_enable_phase_1:assert property (addr_bus_stability_during_enable_phase_1) else $error(\"\");"
    },
    {
        "id": "4443_4444",
        "sva1": "property multi_cycle_stability_during_dma_xfer;\n@(posedge clk_dma)      dma_xfer_active |-> $stable(dma_src_addr)[*4] ##[1:2] $stable(dma_dest_addr)[*3]\nendproperty",
        "sva2": "property multi_cycle_stability_during_dma_xfer;\n@(posedge clk_dma)     dma_xfer_active == 1'b1 |->      $stable(dma_src_addr)[*4] ##[1:2] $stable(dma_dest_addr)[*3];\nendproperty\nassert_multi_cycle_stability_during_dma_xfer:assert property (multi_cycle_stability_during_dma_xfer) else $error(\"\");"
    },
    {
        "id": "4444_4445",
        "sva1": "property stability_during_clock_phase_shift;\n@(posedge clk_ps)      ps_enable |-> $stable(ps_phase_ctrl)[*5] ##1 $stable(ps_freq_ctrl)\nendproperty",
        "sva2": "property stability_during_clock_phase_shift;\n@(posedge clk_ps)     ps_enable == 1'b1 |-> $stable(ps_phase_ctrl)[*5] ##1 $stable(ps_freq_ctrl);\nendproperty\nassert_stability_during_clock_phase_shift:assert property (stability_during_clock_phase_shift) else $error(\"\");"
    },
    {
        "id": "4445_4446",
        "sva1": "property delayed_stability_after_power_gate;\n@(posedge clk_pwr)      pwr_gate_ack |=> ##[4:6] $stable(retention_data)[*3] ##1 $stable(wakeup_seq)\nendproperty",
        "sva2": "property delayed_stability_after_power_gate;\n@(posedge clk_pwr)     pwr_gate_ack |=> ##[4:6] ($stable(retention_data)[*3] ##1 $stable(wakeup_seq));\nendproperty\nassert_delayed_stability_after_power_gate:assert property (delayed_stability_after_power_gate) else $error(\"\");"
    },
    {
        "id": "4446_4447",
        "sva1": "property stability_during_memory_refresh;\n@(posedge clk_mem)      mem_refresh |-> $stable(mem_addr)[*8] ##1 $stable(mem_cmd)\nendproperty",
        "sva2": "property stability_during_memory_refresh;\n@(posedge clk_mem)     mem_refresh == 1'b1 |-> $stable(mem_addr)[*8] ##1 $stable(mem_cmd);\nendproperty\nassert_stability_during_memory_refresh:assert property (stability_during_memory_refresh) else $error(\"\");"
    },
    {
        "id": "4447_4448",
        "sva1": "property multi_reg_stability_during_debug_mode;\n@(posedge clk_dbg)      dbg_mode_active |-> $stable(dbg_reg_0)[*2] ##1 $stable(dbg_reg_1)[*3]\nendproperty",
        "sva2": "property multi_reg_stability_during_debug_mode;\n@(posedge clk_dbg)         dbg_mode_active |-> $stable(dbg_reg_0)[*2] ##1 $stable(dbg_reg_1)[*3];\nendproperty\nassert_multi_reg_stability_during_debug_mode:assert property (multi_reg_stability_during_debug_mode) else $error(\"\");"
    },
    {
        "id": "4448_4449",
        "sva1": "property stability_window_during_clock_bypass;\n@(posedge clk_bypass)      clk_bypass_en |-> $stable(bypass_ctrl_reg)[*4] ##1 $stable(bypass_sel_reg)\nendproperty",
        "sva2": "property stability_window_during_clock_bypass;\n@(posedge clk_bypass)     clk_bypass_en == 1'b1 |-> $stable(bypass_ctrl_reg)[*4] ##1 $stable(bypass_sel_reg);\nendproperty\nassert_stability_window_during_clock_bypass:assert property (stability_window_during_clock_bypass) else $error(\"\");"
    },
    {
        "id": "4449_4450",
        "sva1": "property staggered_stability_during_reset_sequence;\n@(posedge clk_rst)      rst_sequence_active |-> $stable(rst_ctrl_0)[*2] ##1 $stable(rst_ctrl_1)[*3] ##2 $stable(rst_ctrl_2)\nendproperty",
        "sva2": "property staggered_stability_during_reset_sequence;\n@(posedge clk_rst)     rst_sequence_active |-> $stable(rst_ctrl_0)[*2] ##1 $stable(rst_ctrl_1)[*3] ##2 $stable(rst_ctrl_2);\nendproperty\nassert_staggered_stability_during_reset_sequence:assert property (staggered_stability_during_reset_sequence) else $error(\"\");"
    },
    {
        "id": "4450_4451",
        "sva1": "property stability_during_async_domain_crossing;\n@(posedge clk_src) @(posedge clk_dst)     domain_xfer_en |-> $stable(src_data)[*2] ##1 $stable(dst_data)\nendproperty",
        "sva2": "property stability_during_async_domain_crossing;\n@(posedge clk_src) @(posedge clk_dst)     domain_xfer_en == 1'b1 |-> $stable(src_data)[*2] ##1 $stable(dst_data);\nendproperty\nassert_stability_during_async_domain_crossing:assert property (stability_during_async_domain_crossing) else $error(\"\");"
    },
    {
        "id": "4451_4452",
        "sva1": "property config_stability_after_hard_reset;\n@(posedge clk_cfg)      $rose(rst_hard_n) |=> $stable(cfg_reg_x)[*3] ##2 $stable(cfg_reg_y)[*2]\nendproperty",
        "sva2": "property config_stability_after_hard_reset;\n@(posedge clk_cfg)     $rose(rst_hard_n) |=> $stable(cfg_reg_x)[*3] ##2 $stable(cfg_reg_y)[*2];\nendproperty\nassert_config_stability_after_hard_reset:assert property (config_stability_after_hard_reset) else $error(\"\");"
    },
    {
        "id": "4452_4453",
        "sva1": "property stability_during_clock_mux_switch;\n@(posedge clk_mux)      clk_mux_switch |-> $stable(mux_sel_reg)[*3] ##1 $stable(mux_override)\nendproperty",
        "sva2": "property stability_during_clock_mux_switch;\n@(posedge clk_mux)     clk_mux_switch |-> $stable(mux_sel_reg)[*3] ##1 $stable(mux_override);\nendproperty\nassert_stability_during_clock_mux_switch:assert property (stability_during_clock_mux_switch) else $error(\"\");"
    },
    {
        "id": "4453_4454",
        "sva1": "property config_reg_stability_after_reset_sequence;\n@(posedge clk_cfg)      $rose(rst_sync_n) |=> $stable(config_reg_0)[*3] ##2 $stable(config_reg_1)[*2]\nendproperty",
        "sva2": "property config_reg_stability_after_reset_sequence;\n@(posedge clk_cfg)         $rose(rst_sync_n) |=> $stable(config_reg_0)[*3] ##2 $stable(config_reg_1)[*2];\nendproperty\nassert_config_reg_stability_after_reset_sequence:assert property (config_reg_stability_after_reset_sequence) else $error(\"\");"
    },
    {
        "id": "4454_4455",
        "sva1": "property multi_cycle_stability_during_pcie_xfer;\n@(posedge clk_pcie)      pcie_xfer_active |-> $stable(pcie_hdr)[*4] ##[1:2] $stable(pcie_data)[*3]\nendproperty",
        "sva2": "property multi_cycle_stability_during_pcie_xfer;\n@(posedge clk_pcie)     pcie_xfer_active == 1'b1 |->      $stable(pcie_hdr)[*4] ##[1:2] $stable(pcie_data)[*3];\nendproperty\nassert_multi_cycle_stability_during_pcie_xfer:assert property (multi_cycle_stability_during_pcie_xfer) else $error(\"\");"
    },
    {
        "id": "4455_4456",
        "sva1": "property stability_during_clock_dll_lock;\n@(posedge clk_dll)      dll_lock_acquire |-> $stable(dll_ctrl_reg)[*5] ##1 $stable(dll_status_reg)\nendproperty",
        "sva2": "property stability_during_clock_dll_lock;\n@(posedge clk_dll)     dll_lock_acquire == 1'b1 |-> $stable(dll_ctrl_reg)[*5] ##1 $stable(dll_status_reg);\nendproperty\nassert_stability_during_clock_dll_lock:assert property (stability_during_clock_dll_lock) else $error(\"\");"
    },
    {
        "id": "4456_4457",
        "sva1": "property stability_during_memory_calibration;\n@(posedge clk_mem)      mem_calibrate |-> $stable(calib_ctrl)[*6] ##1 $stable(calib_data)\nendproperty",
        "sva2": "property stability_during_memory_calibration;\n@(posedge clk_mem)     mem_calibrate == 1'b1 |-> $stable(calib_ctrl)[*6] ##1 $stable(calib_data);\nendproperty\nassert_stability_during_memory_calibration:assert property (stability_during_memory_calibration) else $error(\"\");"
    },
    {
        "id": "4457_4458",
        "sva1": "property delayed_stability_after_deep_sleep;\n@(posedge clk_pwr)      deep_sleep_exit |=> ##[5:7] $stable(wakeup_ctrl)[*3] ##1 $stable(pwr_state_reg)\nendproperty",
        "sva2": "property delayed_stability_after_deep_sleep;\n@(posedge clk_pwr)     deep_sleep_exit |=> ##[5:7] $stable(wakeup_ctrl)[*3] ##1 $stable(pwr_state_reg);\nendproperty\nassert_delayed_stability_after_deep_sleep:assert property (delayed_stability_after_deep_sleep) else $error(\"\");"
    },
    {
        "id": "4458_4459",
        "sva1": "property multi_reg_stability_during_scan_mode;\n@(posedge clk_scan)      scan_mode_en |-> $stable(scan_chain_0)[*2] ##1 $stable(scan_chain_1)[*3]\nendproperty",
        "sva2": "property multi_reg_stability_during_scan_mode;\n@(posedge clk_scan)     scan_mode_en == 1'b1 |-> $stable(scan_chain_0)[*2] ##1 $stable(scan_chain_1)[*3];\nendproperty\nassert_multi_reg_stability_during_scan_mode:assert property (multi_reg_stability_during_scan_mode) else $error(\"\");"
    },
    {
        "id": "4459_4460",
        "sva1": "property stability_window_during_clock_pll_switch;\n@(posedge clk_pll)      pll_switch_ack |-> $stable(pll_ctrl)[*4] ##1 $stable(pll_status)\nendproperty",
        "sva2": "property stability_window_during_clock_pll_switch;\n@(posedge clk_pll)     pll_switch_ack == 1'b1 |-> $stable(pll_ctrl)[*4] ##1 $stable(pll_status);\nendproperty\nassert_stability_window_during_clock_pll_switch:assert property (stability_window_during_clock_pll_switch) else $error(\"\");"
    },
    {
        "id": "4460_4461",
        "sva1": "property staggered_stability_during_power_up;\n@(posedge clk_pwr)      pwr_up_sequence |-> $stable(pwr_ctrl_0)[*2] ##1 $stable(pwr_ctrl_1)[*3] ##2 $stable(pwr_ctrl_2)\nendproperty",
        "sva2": "property staggered_stability_during_power_up;\n@(posedge clk_pwr)     pwr_up_sequence |-> $stable(pwr_ctrl_0)[*2] ##1 $stable(pwr_ctrl_1)[*3] ##2 $stable(pwr_ctrl_2);\nendproperty\nassert_staggered_stability_during_power_up:assert property (staggered_stability_during_power_up) else $error(\"\");"
    },
    {
        "id": "4461_4462",
        "sva1": "property stability_during_async_fifo_sync;\n@(posedge clk_wr) @(posedge clk_rd)     fifo_sync_pulse |-> $stable(fifo_ptr_wr)[*2] ##1 $stable(fifo_ptr_rd)\nendproperty",
        "sva2": "property stability_during_async_fifo_sync;\n@(posedge clk_wr) @(posedge clk_rd)     fifo_sync_pulse == 1'b1 |->      $stable(fifo_ptr_wr)[*2] ##1 $stable(fifo_ptr_rd);\nendproperty\nassert_stability_during_async_fifo_sync:assert property (stability_during_async_fifo_sync) else $error(\"\");"
    },
    {
        "id": "4462_4463",
        "sva1": "property config_stability_after_warm_reset;\n@(posedge clk_cfg)      $rose(rst_warm_n) |=> $stable(cfg_reg_m)[*3] ##2 $stable(cfg_reg_n)[*2]\nendproperty",
        "sva2": "property config_stability_after_warm_reset;\n@(posedge clk_cfg)     $rose(rst_warm_n) |=> $stable(cfg_reg_m)[*3] ##2 $stable(cfg_reg_n)[*2];\nendproperty\nassert_config_stability_after_warm_reset:assert property (config_stability_after_warm_reset) else $error(\"\");"
    },
    {
        "id": "4463_4464",
        "sva1": "property stability_during_clock_frac_switch;\n@(posedge clk_frac)      frac_switch_en |-> $stable(frac_n_reg)[*3] ##1 $stable(frac_d_reg)\nendproperty",
        "sva2": "property stability_during_clock_frac_switch;\n@(posedge clk_frac)     frac_switch_en == 1'b1 |-> $stable(frac_n_reg)[*3] ##1 $stable(frac_d_reg);\nendproperty\nassert_stability_during_clock_frac_switch:assert property (stability_during_clock_frac_switch) else $error(\"\");"
    },
    {
        "id": "4464_4465",
        "sva1": "property multi_cycle_stability_during_usb_xfer;\n@(posedge clk_usb)      usb_xfer_active |-> $stable(usb_pid)[*4] ##[1:2] $stable(usb_data)[*3]\nendproperty",
        "sva2": "property multi_cycle_stability_during_usb_xfer;\n@(posedge clk_usb)     usb_xfer_active == 1'b1 |->          $stable(usb_pid)[*4] ##[1:2] $stable(usb_data)[*3];\nendproperty\nassert_multi_cycle_stability_during_usb_xfer:assert property (multi_cycle_stability_during_usb_xfer) else $error(\"\");"
    },
    {
        "id": "4465_4466",
        "sva1": "property stability_during_clock_dcm_lock;\n@(posedge clk_dcm)      dcm_lock_acquire |-> $stable(dcm_ctrl)[*5] ##1 $stable(dcm_status)\nendproperty",
        "sva2": "property stability_during_clock_dcm_lock;\n@(posedge clk_dcm)     dcm_lock_acquire |-> $stable(dcm_ctrl)[*5] ##1 $stable(dcm_status);\nendproperty\nassert_stability_during_clock_dcm_lock:assert property (stability_during_clock_dcm_lock) else $error(\"\");"
    },
    {
        "id": "4466_4467",
        "sva1": "property delayed_stability_after_light_sleep;\n@(posedge clk_pwr)      light_sleep_exit |=> ##[3:5] $stable(wakeup_int_status)[*3] ##1 $stable(pwr_mode_reg)\nendproperty",
        "sva2": "property delayed_stability_after_light_sleep;\n@(posedge clk_pwr)     light_sleep_exit |=> ##[3:5] ($stable(wakeup_int_status)[*3]) ##1 $stable(pwr_mode_reg);\nendproperty\nassert_delayed_stability_after_light_sleep:assert property (delayed_stability_after_light_sleep) else $error(\"\");"
    },
    {
        "id": "4467_4468",
        "sva1": "property stability_during_memory_ecc_correct;\n@(posedge clk_mem)      mem_ecc_correct |-> $stable(ecc_syndrome)[*4] ##1 $stable(ecc_addr)\nendproperty",
        "sva2": "property stability_during_memory_ecc_correct;\n@(posedge clk_mem)     mem_ecc_correct == 1'b1 |-> $stable(ecc_syndrome)[*4] ##1 $stable(ecc_addr);\nendproperty\nassert_stability_during_memory_ecc_correct:assert property (stability_during_memory_ecc_correct) else $error(\"\");"
    },
    {
        "id": "4468_4469",
        "sva1": "property multi_reg_stability_during_bist_mode;\n@(posedge clk_bist)      bist_mode_en |-> $stable(bist_ctrl_0)[*2] ##1 $stable(bist_ctrl_1)[*3]\nendproperty",
        "sva2": "property multi_reg_stability_during_bist_mode;\n@(posedge clk_bist)     bist_mode_en == 1'b1 |-> $stable(bist_ctrl_0)[*2] ##1 $stable(bist_ctrl_1)[*3];\nendproperty\nassert_multi_reg_stability_during_bist_mode:assert property (multi_reg_stability_during_bist_mode) else $error(\"\");"
    },
    {
        "id": "4469_4470",
        "sva1": "property stability_window_during_clock_dfs_switch;\n@(posedge clk_dfs)      dfs_switch_ack |-> $stable(dfs_ctrl)[*4] ##1 $stable(dfs_status)\nendproperty",
        "sva2": "property stability_window_during_clock_dfs_switch;\n@(posedge clk_dfs)         dfs_switch_ack == 1'b1 |-> $stable(dfs_ctrl)[*4] ##1 $stable(dfs_status);\nendproperty\nassert_stability_window_during_clock_dfs_switch:assert property (stability_window_during_clock_dfs_switch) else $error(\"\");"
    },
    {
        "id": "4470_4471",
        "sva1": "property staggered_stability_during_power_down;\n@(posedge clk_pwr)      pwr_down_sequence |-> $stable(pwr_ctrl_a)[*2] ##1 $stable(pwr_ctrl_b)[*3] ##2 $stable(pwr_ctrl_c)\nendproperty",
        "sva2": "property staggered_stability_during_power_down;\n@(posedge clk_pwr)     pwr_down_sequence |->          $stable(pwr_ctrl_a)[*2] ##1          $stable(pwr_ctrl_b)[*3] ##2          $stable(pwr_ctrl_c);\nendproperty\nassert_staggered_stability_during_power_down:assert property (staggered_stability_during_power_down) else $error(\"\");"
    },
    {
        "id": "4471_4472",
        "sva1": "property config_stability_after_cold_reset;\n@(posedge clk_cfg)      $rose(rst_cold_n) |=> $stable(cfg_reg_p)[*3] ##2 $stable(cfg_reg_q)[*2]\nendproperty",
        "sva2": "property config_stability_after_cold_reset;\n@(posedge clk_cfg)     $rose(rst_cold_n) |=> $stable(cfg_reg_p)[*3] ##2 $stable(cfg_reg_q)[*2];\nendproperty\nassert_config_stability_after_cold_reset:assert property (config_stability_after_cold_reset) else $error(\"\");"
    },
    {
        "id": "4472_4473",
        "sva1": "property stability_during_clock_ssc_modulation;\n@(posedge clk_ssc)      ssc_mod_en |-> $stable(ssc_profile)[*3] ##1 $stable(ssc_ctrl)\nendproperty",
        "sva2": "property stability_during_clock_ssc_modulation;\n@(posedge clk_ssc)     ssc_mod_en == 1'b1 |-> $stable(ssc_profile)[*3] ##1 $stable(ssc_ctrl);\nendproperty\nassert_stability_during_clock_ssc_modulation:assert property (stability_during_clock_ssc_modulation) else $error(\"\");"
    },
    {
        "id": "4473_4474",
        "sva1": "property multi_cycle_stability_during_ethernet_xfer;\n@(posedge clk_eth)      eth_xfer_active |-> $stable(eth_preamble)[*4] ##[1:2] $stable(eth_payload)[*3]\nendproperty",
        "sva2": "property multi_cycle_stability_during_ethernet_xfer;\n@(posedge clk_eth)     eth_xfer_active == 1'b1 |->      $stable(eth_preamble)[*4] ##[1:2] $stable(eth_payload)[*3];\nendproperty\nassert_multi_cycle_stability_during_ethernet_xfer:assert property (multi_cycle_stability_during_ethernet_xfer) else $error(\"\");"
    },
    {
        "id": "4474_4475",
        "sva1": "property stability_during_clock_pll_relock;\n@(posedge clk_pll)      pll_relock_begin |-> $stable(pll_divider)[*5] ##1 $stable(pll_lock_cnt)\nendproperty",
        "sva2": "property stability_during_clock_pll_relock;\n@(posedge clk_pll)     pll_relock_begin |-> $stable(pll_divider)[*5] ##1 $stable(pll_lock_cnt);\nendproperty\nassert_stability_during_clock_pll_relock:assert property (stability_during_clock_pll_relock) else $error(\"\");"
    },
    {
        "id": "4475_4476",
        "sva1": "property sdio_cmd_response_check;\n@(posedge sdio_clk_div4)     $rose(sdio_cmd_out) && sdio_busy |-> ##7 sdio_cmd_in && $onehot(sdio_response)\nendproperty",
        "sva2": "property sdio_cmd_response_check;\n@(posedge sdio_clk_div4)     ($rose(sdio_cmd_out) && sdio_busy) |-> ##7 (sdio_cmd_in && $onehot(sdio_response));\nendproperty\nassert_sdio_cmd_response_check:assert property (sdio_cmd_response_check) else $error(\"\");"
    },
    {
        "id": "4476_4477",
        "sva1": "property delayed_stability_after_power_cycle;\n@(posedge clk_pwr)      pwr_cycle_complete |=> ##[6:8] $stable(pwr_state_machine)[*3] ##1 $stable(pwr_monitor_reg)\nendproperty",
        "sva2": "property delayed_stability_after_power_cycle;\n@(posedge clk_pwr)     pwr_cycle_complete |=> ##[6:8] $stable(pwr_state_machine)[*3] ##1 $stable(pwr_monitor_reg);\nendproperty\nassert_delayed_stability_after_power_cycle:assert property (delayed_stability_after_power_cycle) else $error(\"\");"
    },
    {
        "id": "4477_4478",
        "sva1": "property stability_window_during_low_power_mode;\n@(negedge clk_lp)      lp_mode_active |-> $stable(pwr_ctrl_reg)[*8] ##1 $stable(clk_div_reg)\nendproperty",
        "sva2": "property stability_window_during_low_power_mode;\n@(negedge clk_lp)     lp_mode_active |-> $stable(pwr_ctrl_reg)[*8] ##1 $stable(clk_div_reg);\nendproperty\nassert_stability_window_during_low_power_mode:assert property (stability_window_during_low_power_mode) else $error(\"\");"
    },
    {
        "id": "4478_4479",
        "sva1": "property interrupt_status_stability_during_mask;\n@(posedge clk_int)      int_mask[3] |-> $stable(int_status)[*2] ##[0:2] $stable(int_pending)\nendproperty",
        "sva2": "property interrupt_status_stability_during_mask;\n@(posedge clk_int)     int_mask[3] == 1'b1 |-> $stable(int_status)[*2] ##[0:2] $stable(int_pending);\nendproperty\nassert_interrupt_status_stability_during_mask:assert property (interrupt_status_stability_during_mask) else $error(\"\");"
    }
]