#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13d13ad40 .scope module, "booth_radix4_multiplier" "booth_radix4_multiplier" 2 169;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "inbus";
    .port_info 3 /INPUT 9 "c";
    .port_info 4 /OUTPUT 1 "count3";
    .port_info 5 /OUTPUT 3 "ctrl_bits";
    .port_info 6 /OUTPUT 16 "outbus";
L_0x130068010 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
RS_0x1300300a0 .resolv tri, L_0x130068010, L_0x13d15d4a0, L_0x13d15d990;
v0x13d15aeb0_0 .net8/s "A", 8 0, RS_0x1300300a0;  3 drivers
L_0x130068058 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x13d15afa0_0 .net/s "M", 8 0, L_0x130068058;  1 drivers
L_0x1300680a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x130030520 .resolv tri, v0x13d156150_0, v0x13d156870_0, L_0x1300680a0, L_0x13d15dbf0;
v0x13d15b0b0_0 .net8/s "Q", 7 0, RS_0x130030520;  4 drivers
L_0x1300680e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x130031240 .resolv tri, L_0x1300680e8, L_0x13d15de70;
v0x13d15b1c0_0 .net8 "Qm1", 0 0, RS_0x130031240;  2 drivers
v0x13d15b250_0 .net "additionM", 8 0, v0x13d157b70_0;  1 drivers
o0x130031630 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x13d15b320_0 .net "c", 8 0, o0x130031630;  0 drivers
o0x130030370 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d15b3b0_0 .net "clk", 0 0, o0x130030370;  0 drivers
L_0x130068130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
RS_0x1300302b0 .resolv tri, v0x13d155a70_0, L_0x130068130;
v0x13d15b540_0 .net8 "cnt", 1 0, RS_0x1300302b0;  2 drivers
v0x13d15b610_0 .net "count3", 0 0, L_0x13d15e380;  1 drivers
o0x130031660 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x13d15b6a0_0 .net "ctrl_bits", 2 0, o0x130031660;  0 drivers
o0x1300304f0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13d15b730_0 .net/s "inbus", 7 0, o0x1300304f0;  0 drivers
v0x13d15b7c0_0 .net/s "outbus", 15 0, L_0x13d15e6e0;  1 drivers
o0x130030a90 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x13d15b850 .array "precomputed_M", 3 0;
v0x13d15b850_0 .net/s v0x13d15b850 0, 8 0, o0x130030a90; 0 drivers
v0x13d15b850_1 .net/s v0x13d15b850 1, 8 0, v0x13d158e90_0; 1 drivers
v0x13d15b850_2 .net/s v0x13d15b850 2, 8 0, L_0x13d15ca30; 1 drivers
RS_0x130030b20 .resolv tri, v0x13d159610_0, L_0x13d15cce0;
v0x13d15b850_3 .net8/s v0x13d15b850 3, 8 0, RS_0x130030b20; 2 drivers
o0x1300303d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d15b990_0 .net "rst_b", 0 0, o0x1300303d0;  0 drivers
o0x1300316c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d15bb20_0 .net "rst_n", 0 0, o0x1300316c0;  0 drivers
v0x13d15bbb0_0 .net "shift_out", 17 0, v0x13d158710_0;  1 drivers
L_0x13d15c560 .part o0x130031630, 0, 1;
L_0x13d15c600 .part o0x130031630, 1, 1;
L_0x13d15c6e0 .part o0x130031630, 1, 1;
L_0x13d15c7a0 .part o0x130031630, 1, 1;
L_0x13d15cb30 .part o0x130031630, 1, 1;
L_0x13d15ce60 .part o0x130031630, 1, 1;
L_0x13d15cf40 .part o0x130031630, 3, 1;
L_0x13d15cfe0 .part o0x130031630, 4, 1;
L_0x13d15d580 .part o0x130031630, 2, 1;
L_0x13d15d6b0 .part o0x130031630, 4, 1;
L_0x13d15d750 .part o0x130031630, 5, 1;
L_0x13d15d850 .concat [ 1 8 9 0], RS_0x130031240, RS_0x130030520, RS_0x1300300a0;
L_0x13d15df90 .part o0x130031630, 5, 1;
L_0x13d15e120 .part o0x130031630, 6, 1;
L_0x13d15e3f0 .part o0x130031630, 7, 1;
L_0x13d15e510 .part RS_0x1300300a0, 0, 8;
L_0x13d15e5b0 .part o0x130031630, 8, 1;
L_0x13d15e6e0 .concat8 [ 8 8 0 0], v0x13d157690_0, v0x13d156f40_0;
S_0x13d146e70 .scope module, "adder_inst" "adder" 2 255, 2 15 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INOUT 9 "a";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 9 "b";
    .port_info 3 /INPUT 1 "carry_in";
P_0x13d1160b0 .param/l "WIDTH" 0 2 16, +C4<00000000000000000000000000001001>;
v0x13d10ea00_0 .net *"_ivl_0", 8 0, L_0x13d15d180;  1 drivers
v0x13d154c60_0 .net *"_ivl_2", 8 0, L_0x13d15d280;  1 drivers
L_0x130068328 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13d154d00_0 .net *"_ivl_5", 7 0, L_0x130068328;  1 drivers
v0x13d154d90_0 .net8 "a", 8 0, RS_0x1300300a0;  alias, 3 drivers
v0x13d154e20_0 .net "b", 8 0, v0x13d157b70_0;  alias, 1 drivers
v0x13d154ef0_0 .net "carry_in", 0 0, L_0x13d15d6b0;  1 drivers
v0x13d154f90_0 .net "enable", 0 0, L_0x13d15d580;  1 drivers
v0x13d155030_0 .net "sum", 8 0, L_0x13d15d360;  1 drivers
L_0x13d15d180 .arith/sum 9, RS_0x1300300a0, v0x13d157b70_0;
L_0x13d15d280 .concat [ 1 8 0 0], L_0x13d15d6b0, L_0x130068328;
L_0x13d15d360 .arith/sum 9, L_0x13d15d180, L_0x13d15d280;
L_0x13d15d4a0 .functor MUXZ 9, RS_0x1300300a0, L_0x13d15d360, L_0x13d15d580, C4<>;
S_0x13d155120 .scope module, "cnt_check" "counter_check" 2 298, 2 145 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "cnt";
    .port_info 1 /OUTPUT 1 "cnt3";
L_0x13d15e380 .functor AND 1, L_0x13d15e1c0, L_0x13d15e2e0, C4<1>, C4<1>;
v0x13d155320_0 .net *"_ivl_1", 0 0, L_0x13d15e1c0;  1 drivers
v0x13d1553c0_0 .net *"_ivl_3", 0 0, L_0x13d15e2e0;  1 drivers
v0x13d155470_0 .net8 "cnt", 1 0, RS_0x1300302b0;  alias, 2 drivers
v0x13d155530_0 .net "cnt3", 0 0, L_0x13d15e380;  alias, 1 drivers
L_0x13d15e1c0 .part RS_0x1300302b0, 1, 1;
L_0x13d15e2e0 .part RS_0x1300302b0, 0, 1;
S_0x13d155600 .scope module, "cnt_inst" "counter" 2 291, 2 29 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 2 "cnt";
P_0x13d1557e0 .param/l "WIDTH" 0 2 30, +C4<00000000000000000000000000000010>;
v0x13d1559c0_0 .net "clk", 0 0, o0x130030370;  alias, 0 drivers
v0x13d155a70_0 .var "cnt", 1 0;
v0x13d155b10_0 .net "enable", 0 0, L_0x13d15e120;  1 drivers
v0x13d155ba0_0 .net "rst_b", 0 0, o0x1300303d0;  alias, 0 drivers
E_0x13d155980/0 .event negedge, v0x13d155ba0_0;
E_0x13d155980/1 .event posedge, v0x13d1559c0_0;
E_0x13d155980 .event/or E_0x13d155980/0, E_0x13d155980/1;
S_0x13d155c50 .scope module, "inbus_rgst_M" "register" 2 188, 2 46 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x13d155e10 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001000>;
v0x13d155f40_0 .net "clk", 0 0, o0x130030370;  alias, 0 drivers
v0x13d156000_0 .net "enable", 0 0, L_0x13d15c560;  1 drivers
v0x13d156090_0 .net "in", 7 0, o0x1300304f0;  alias, 0 drivers
v0x13d156150_0 .var "out", 7 0;
v0x13d156200_0 .net "rst_b", 0 0, o0x1300303d0;  alias, 0 drivers
S_0x13d156340 .scope module, "inbus_rgst_Q" "register" 2 199, 2 46 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x13d156540 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001000>;
v0x13d156640_0 .net "clk", 0 0, o0x130030370;  alias, 0 drivers
v0x13d156720_0 .net "enable", 0 0, L_0x13d15c600;  1 drivers
v0x13d1567c0_0 .net "in", 7 0, o0x1300304f0;  alias, 0 drivers
v0x13d156870_0 .var "out", 7 0;
v0x13d156920_0 .net "rst_b", 0 0, o0x1300303d0;  alias, 0 drivers
S_0x13d156a80 .scope module, "outbus_1" "register" 2 307, 2 46 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x13d156c40 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001000>;
v0x13d156d40_0 .net "clk", 0 0, o0x130030370;  alias, 0 drivers
v0x13d156de0_0 .net "enable", 0 0, L_0x13d15e3f0;  1 drivers
v0x13d156e80_0 .net "in", 7 0, L_0x13d15e510;  1 drivers
v0x13d156f40_0 .var "out", 7 0;
v0x13d156ff0_0 .net "rst_b", 0 0, o0x1300303d0;  alias, 0 drivers
S_0x13d157140 .scope module, "outbus_2" "register" 2 315, 2 46 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x13d157300 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001000>;
v0x13d157400_0 .net "clk", 0 0, o0x130030370;  alias, 0 drivers
v0x13d157520_0 .net "enable", 0 0, L_0x13d15e5b0;  1 drivers
v0x13d1575c0_0 .net8 "in", 7 0, RS_0x130030520;  alias, 4 drivers
v0x13d157690_0 .var "out", 7 0;
v0x13d157720_0 .net "rst_b", 0 0, o0x1300303d0;  alias, 0 drivers
S_0x13d1578b0 .scope module, "sel_u" "select_multiplicand" 2 241, 2 125 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c3";
    .port_info 1 /INPUT 1 "c4";
    .port_info 2 /INPUT 9 "pre_M0";
    .port_info 3 /INPUT 9 "pre_M1";
    .port_info 4 /INPUT 9 "pre_M2";
    .port_info 5 /INPUT 9 "pre_M3";
    .port_info 6 /OUTPUT 9 "M";
v0x13d157b70_0 .var/s "M", 8 0;
v0x13d157c40_0 .net "c3", 0 0, L_0x13d15cf40;  1 drivers
v0x13d157cd0_0 .net "c4", 0 0, L_0x13d15cfe0;  1 drivers
v0x13d157d80_0 .net/s "pre_M0", 8 0, o0x130030a90;  alias, 0 drivers
v0x13d157e30_0 .net/s "pre_M1", 8 0, v0x13d158e90_0;  alias, 1 drivers
v0x13d157f20_0 .net/s "pre_M2", 8 0, L_0x13d15ca30;  alias, 1 drivers
v0x13d157fd0_0 .net8/s "pre_M3", 8 0, RS_0x130030b20;  alias, 2 drivers
E_0x13d157b20/0 .event anyedge, v0x13d157cd0_0, v0x13d157c40_0, v0x13d157d80_0, v0x13d157e30_0;
E_0x13d157b20/1 .event anyedge, v0x13d157f20_0, v0x13d157fd0_0;
E_0x13d157b20 .event/or E_0x13d157b20/0, E_0x13d157b20/1;
S_0x13d158130 .scope module, "shifter" "double_right_shifter" 2 266, 2 81 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 18 "in";
    .port_info 5 /OUTPUT 18 "out";
P_0x13d156500 .param/l "WIDTH" 0 2 82, +C4<00000000000000000000000000010010>;
v0x13d1584b0_0 .net "clk", 0 0, o0x130030370;  alias, 0 drivers
v0x13d158550_0 .net "enable", 0 0, L_0x13d15d750;  1 drivers
v0x13d1585f0_0 .net "in", 17 0, L_0x13d15d850;  1 drivers
L_0x130068370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13d158680_0 .net "load", 0 0, L_0x130068370;  1 drivers
v0x13d158710_0 .var "out", 17 0;
v0x13d1587c0_0 .net "rst_b", 0 0, o0x1300303d0;  alias, 0 drivers
S_0x13d1588e0 .scope module, "shifterM1" "single_right_shifter" 2 207, 2 63 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 9 "in";
    .port_info 5 /OUTPUT 9 "out";
P_0x13d158aa0 .param/l "WIDTH" 0 2 64, +C4<00000000000000000000000000001001>;
v0x13d158c30_0 .net "clk", 0 0, o0x130030370;  alias, 0 drivers
v0x13d158cd0_0 .net "enable", 0 0, L_0x13d15c6e0;  1 drivers
v0x13d158d70_0 .net "in", 8 0, L_0x130068058;  alias, 1 drivers
L_0x130068178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13d158e00_0 .net "load", 0 0, L_0x130068178;  1 drivers
v0x13d158e90_0 .var "out", 8 0;
v0x13d158f30_0 .net "rst_b", 0 0, o0x1300303d0;  alias, 0 drivers
S_0x13d159040 .scope module, "shifterM3" "single_right_shifter" 2 216, 2 63 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 9 "in";
    .port_info 5 /OUTPUT 9 "out";
P_0x13d159200 .param/l "WIDTH" 0 2 64, +C4<00000000000000000000000000001001>;
v0x13d1593b0_0 .net "clk", 0 0, o0x130030370;  alias, 0 drivers
v0x13d159450_0 .net "enable", 0 0, L_0x13d15c7a0;  1 drivers
v0x13d1594f0_0 .net "in", 8 0, L_0x130068058;  alias, 1 drivers
L_0x1300681c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13d159580_0 .net "load", 0 0, L_0x1300681c0;  1 drivers
v0x13d159610_0 .var "out", 8 0;
v0x13d1596b0_0 .net "rst_b", 0 0, o0x1300303d0;  alias, 0 drivers
S_0x13d1597c0 .scope module, "slicer" "shift_slicer" 2 279, 2 110 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 18 "full_slice";
    .port_info 2 /OUTPUT 9 "a_slice";
    .port_info 3 /OUTPUT 8 "b_slice";
    .port_info 4 /OUTPUT 1 "c_slice";
v0x13d159a00_0 .net *"_ivl_1", 8 0, L_0x13d15d8f0;  1 drivers
v0x13d159ac0_0 .net *"_ivl_5", 7 0, L_0x13d15db30;  1 drivers
v0x13d159b70_0 .net *"_ivl_9", 0 0, L_0x13d15ddd0;  1 drivers
v0x13d159c30_0 .net8 "a_slice", 8 0, RS_0x1300300a0;  alias, 3 drivers
v0x13d159cf0_0 .net8 "b_slice", 7 0, RS_0x130030520;  alias, 4 drivers
v0x13d159dc0_0 .net8 "c_slice", 0 0, RS_0x130031240;  alias, 2 drivers
v0x13d159e60_0 .net "enable", 0 0, L_0x13d15df90;  1 drivers
v0x13d159f00_0 .net "full_slice", 17 0, v0x13d158710_0;  alias, 1 drivers
L_0x13d15d8f0 .part v0x13d158710_0, 9, 9;
L_0x13d15d990 .functor MUXZ 9, RS_0x1300300a0, L_0x13d15d8f0, L_0x13d15df90, C4<>;
L_0x13d15db30 .part v0x13d158710_0, 1, 8;
L_0x13d15dbf0 .functor MUXZ 8, RS_0x130030520, L_0x13d15db30, L_0x13d15df90, C4<>;
L_0x13d15ddd0 .part v0x13d158710_0, 0, 1;
L_0x13d15de70 .functor MUXZ 1, RS_0x130031240, L_0x13d15ddd0, L_0x13d15df90, C4<>;
S_0x13d15a010 .scope module, "xor_gateM2" "xor_gate" 2 225, 2 99 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 9 "in";
    .port_info 2 /OUTPUT 9 "out";
P_0x13d15a1d0 .param/l "WIDTH" 0 2 100, +C4<00000000000000000000000000001001>;
L_0x130068208 .functor BUFT 1, C4<111111111>, C4<0>, C4<0>, C4<0>;
L_0x13d15c900 .functor XOR 9, L_0x130068058, L_0x130068208, C4<000000000>, C4<000000000>;
v0x13d15a340_0 .net/2u *"_ivl_0", 8 0, L_0x130068208;  1 drivers
v0x13d15a3f0_0 .net *"_ivl_2", 8 0, L_0x13d15c900;  1 drivers
L_0x130068250 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x13d15a490_0 .net/2u *"_ivl_4", 8 0, L_0x130068250;  1 drivers
v0x13d15a520_0 .net "enable", 0 0, L_0x13d15cb30;  1 drivers
v0x13d15a5b0_0 .net "in", 8 0, L_0x130068058;  alias, 1 drivers
v0x13d15a6c0_0 .net "out", 8 0, L_0x13d15ca30;  alias, 1 drivers
L_0x13d15ca30 .functor MUXZ 9, L_0x130068250, L_0x13d15c900, L_0x13d15cb30, C4<>;
S_0x13d15a760 .scope module, "xor_gateM3" "xor_gate" 2 231, 2 99 0, S_0x13d13ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 9 "in";
    .port_info 2 /OUTPUT 9 "out";
P_0x13d15a920 .param/l "WIDTH" 0 2 100, +C4<00000000000000000000000000001001>;
L_0x130068298 .functor BUFT 1, C4<111111111>, C4<0>, C4<0>, C4<0>;
L_0x13d15cc10 .functor XOR 9, L_0x130068058, L_0x130068298, C4<000000000>, C4<000000000>;
v0x13d15aa90_0 .net/2u *"_ivl_0", 8 0, L_0x130068298;  1 drivers
v0x13d15ab50_0 .net *"_ivl_2", 8 0, L_0x13d15cc10;  1 drivers
L_0x1300682e0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x13d15abf0_0 .net/2u *"_ivl_4", 8 0, L_0x1300682e0;  1 drivers
v0x13d15ac80_0 .net "enable", 0 0, L_0x13d15ce60;  1 drivers
v0x13d15ad10_0 .net "in", 8 0, L_0x130068058;  alias, 1 drivers
v0x13d15ade0_0 .net8 "out", 8 0, RS_0x130030b20;  alias, 2 drivers
L_0x13d15cce0 .functor MUXZ 9, L_0x1300682e0, L_0x13d15cc10, L_0x13d15ce60, C4<>;
S_0x13d139840 .scope module, "control_unit" "control_unit" 2 341;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "begin_op";
    .port_info 3 /INPUT 2 "op_code";
    .port_info 4 /INPUT 4 "ctrl_bits";
    .port_info 5 /INPUT 1 "count3";
    .port_info 6 /OUTPUT 9 "ctrl_sig";
    .port_info 7 /OUTPUT 1 "end_op";
P_0x13d10e780 .param/l "ADD_MULTIPLICAND" 1 2 356, C4<0100>;
P_0x13d10e7c0 .param/l "CHECK_CTRL_BITS" 1 2 355, C4<0011>;
P_0x13d10e800 .param/l "COUNT3_VERIFY" 1 2 358, C4<0110>;
P_0x13d10e840 .param/l "COUNT_UP" 1 2 359, C4<0111>;
P_0x13d10e880 .param/l "IDLE" 1 2 352, C4<0000>;
P_0x13d10e8c0 .param/l "LOAD1" 1 2 353, C4<0001>;
P_0x13d10e900 .param/l "LOAD2" 1 2 354, C4<0010>;
P_0x13d10e940 .param/l "OUT1" 1 2 360, C4<1000>;
P_0x13d10e980 .param/l "OUT2" 1 2 361, C4<1001>;
P_0x13d10e9c0 .param/l "SHIFT_RIGHT" 1 2 357, C4<0101>;
o0x130031840 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d15bce0_0 .net "begin_op", 0 0, o0x130031840;  0 drivers
o0x130031870 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d15bd90_0 .net "clk", 0 0, o0x130031870;  0 drivers
o0x1300318a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d15be30_0 .net "count3", 0 0, o0x1300318a0;  0 drivers
o0x1300318d0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13d15bee0_0 .net "ctrl_bits", 3 0, o0x1300318d0;  0 drivers
v0x13d15bf90_0 .var "ctrl_sig", 8 0;
v0x13d15c080_0 .var "end_op", 0 0;
v0x13d15c120_0 .var "next_state", 3 0;
o0x130031990 .functor BUFZ 2, C4<zz>; HiZ drive
v0x13d15c1d0_0 .net "op_code", 1 0, o0x130031990;  0 drivers
o0x1300319c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d15c280_0 .net "rst_b", 0 0, o0x1300319c0;  0 drivers
v0x13d15c390_0 .var "state", 3 0;
E_0x13d147ac0/0 .event negedge, v0x13d15c280_0;
E_0x13d147ac0/1 .event posedge, v0x13d15bd90_0;
E_0x13d147ac0 .event/or E_0x13d147ac0/0, E_0x13d147ac0/1;
E_0x13d15bc80 .event anyedge, v0x13d15c390_0, v0x13d15bce0_0, v0x13d15bee0_0, v0x13d15be30_0;
    .scope S_0x13d155c50;
T_0 ;
    %wait E_0x13d155980;
    %load/vec4 v0x13d156200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d156150_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13d156000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x13d156090_0;
    %assign/vec4 v0x13d156150_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13d156340;
T_1 ;
    %wait E_0x13d155980;
    %load/vec4 v0x13d156920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d156870_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13d156720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13d1567c0_0;
    %assign/vec4 v0x13d156870_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13d1588e0;
T_2 ;
    %wait E_0x13d155980;
    %load/vec4 v0x13d158f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x13d158e90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13d158cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x13d158e90_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x13d158e90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d158e90_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x13d158e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x13d158d70_0;
    %assign/vec4 v0x13d158e90_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13d159040;
T_3 ;
    %wait E_0x13d155980;
    %load/vec4 v0x13d1596b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x13d159610_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13d159450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x13d159610_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x13d159610_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d159610_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x13d159580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x13d1594f0_0;
    %assign/vec4 v0x13d159610_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13d1578b0;
T_4 ;
    %wait E_0x13d157b20;
    %load/vec4 v0x13d157cd0_0;
    %load/vec4 v0x13d157c40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x13d157d80_0;
    %store/vec4 v0x13d157b70_0, 0, 9;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x13d157e30_0;
    %store/vec4 v0x13d157b70_0, 0, 9;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x13d157f20_0;
    %store/vec4 v0x13d157b70_0, 0, 9;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x13d157fd0_0;
    %store/vec4 v0x13d157b70_0, 0, 9;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13d158130;
T_5 ;
    %wait E_0x13d155980;
    %load/vec4 v0x13d1587c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x13d158710_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13d158550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13d158710_0;
    %parti/s 1, 17, 6;
    %load/vec4 v0x13d158710_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d158710_0;
    %parti/s 17, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 18;
    %assign/vec4 v0x13d158710_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x13d158680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x13d1585f0_0;
    %assign/vec4 v0x13d158710_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13d155600;
T_6 ;
    %wait E_0x13d155980;
    %load/vec4 v0x13d155ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13d155a70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13d155b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x13d155a70_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x13d155a70_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13d156a80;
T_7 ;
    %wait E_0x13d155980;
    %load/vec4 v0x13d156ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d156f40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13d156de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x13d156e80_0;
    %assign/vec4 v0x13d156f40_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13d157140;
T_8 ;
    %wait E_0x13d155980;
    %load/vec4 v0x13d157720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d157690_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13d157520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x13d1575c0_0;
    %assign/vec4 v0x13d157690_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13d139840;
T_9 ;
    %wait E_0x13d15bc80;
    %load/vec4 v0x13d15c390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13d15bf90_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d15c080_0, 0, 1;
    %load/vec4 v0x13d15bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d15bf90_0, 4, 1;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
T_9.12 ;
    %jmp T_9.10;
T_9.1 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13d15bf90_0, 0, 9;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d15bf90_0, 4, 1;
    %jmp T_9.10;
T_9.2 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13d15bf90_0, 0, 9;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
    %jmp T_9.10;
T_9.3 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13d15bf90_0, 0, 9;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 1, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d15bf90_0, 4, 1;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d15bf90_0, 4, 1;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 2, 3;
    %inv;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d15bf90_0, 4, 1;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13d15bee0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %or;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d15bf90_0, 4, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
    %jmp T_9.10;
T_9.4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13d15bf90_0, 0, 9;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d15bf90_0, 4, 1;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13d15bf90_0, 0, 9;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
    %jmp T_9.10;
T_9.6 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13d15bf90_0, 0, 9;
    %load/vec4 v0x13d15be30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d15bf90_0, 4, 1;
    %jmp T_9.16;
T_9.15 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d15bf90_0, 4, 1;
T_9.16 ;
    %jmp T_9.10;
T_9.7 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13d15bf90_0, 0, 9;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13d15bf90_0, 0, 9;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d15bf90_0, 4, 1;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13d15bf90_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13d15c120_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d15c080_0, 0, 1;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13d139840;
T_10 ;
    %wait E_0x13d147ac0;
    %load/vec4 v0x13d15c280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13d15c390_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x13d15c120_0;
    %assign/vec4 v0x13d15c390_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test.v";
