set moduleName dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0}
set C_modelType { int 64 }
set C_modelArgList {
	{ kernel_data_V_1_0 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_1 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_2 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_3 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_4 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_5 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_6 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_7 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_8 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_9 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_10 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_11 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_12 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_13 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_14 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_15 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_16 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_17 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_18 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_19 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_20 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_21 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_22 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_23 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_24 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_25 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_26 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_27 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_28 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_29 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_30 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_31 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_32 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_33 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_34 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_35 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_36 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_37 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_38 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_39 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_40 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_41 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_42 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_43 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_44 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_45 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_46 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_47 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_48 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_49 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_50 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_51 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_52 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_53 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_54 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_55 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_56 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_57 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_58 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_59 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_60 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_61 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_62 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_63 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_64 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_65 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_66 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_67 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_68 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_69 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_70 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_71 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_72 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_73 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_74 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_75 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_76 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_77 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_78 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_79 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_80 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_81 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_82 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_83 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_84 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_85 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_86 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_87 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_88 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_89 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_90 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_91 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_92 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_93 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_94 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_95 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_96 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_97 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_98 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_99 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_100 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_101 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_102 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_103 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_104 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_105 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_106 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_107 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_108 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_109 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_110 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_111 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_112 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_113 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_114 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_115 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_116 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_117 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_118 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_119 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_120 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_121 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_122 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_123 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_124 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_125 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_126 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_127 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_128 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_129 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_130 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_131 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_132 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_133 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_134 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_135 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_136 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_137 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_138 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_139 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_140 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_141 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_142 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_1_143 int 8 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_1_0", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_2", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_3", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_4", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_5", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_6", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_7", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_8", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_9", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_10", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_11", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_12", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_13", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_14", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_15", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_16", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_17", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_18", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_19", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_20", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_21", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_22", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_23", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_24", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_25", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_26", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_27", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_28", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_29", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_30", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_31", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_32", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_33", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_34", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_35", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_36", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_37", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_38", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_39", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_40", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_41", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_42", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_43", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_44", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_45", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_46", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_47", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_48", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_49", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_50", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_51", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_52", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_53", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_54", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_55", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_56", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_57", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_58", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_59", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_60", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_61", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_62", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_63", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_64", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_65", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_66", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_67", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_68", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_69", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_70", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_71", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_72", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_73", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_74", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_75", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_76", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_77", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_78", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_79", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_80", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_81", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_82", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_83", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_84", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_85", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_86", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_87", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_88", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_89", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_90", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_91", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_92", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_93", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_94", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_95", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_96", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_97", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_98", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_99", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_100", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_101", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_102", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_103", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_104", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_105", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_106", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_107", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_108", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_109", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_110", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_111", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_112", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_113", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_114", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_115", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_116", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_117", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_118", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_119", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_120", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_121", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_122", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_123", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_124", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_125", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_126", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_127", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_128", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_129", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_130", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_131", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_132", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_133", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_134", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_135", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_136", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_137", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_138", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_139", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_140", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_141", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_142", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_1_143", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 64} ]}
# RTL Port declarations: 
set portNum 158
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_1_0 sc_in sc_lv 8 signal 0 } 
	{ kernel_data_V_1_1 sc_in sc_lv 8 signal 1 } 
	{ kernel_data_V_1_2 sc_in sc_lv 8 signal 2 } 
	{ kernel_data_V_1_3 sc_in sc_lv 8 signal 3 } 
	{ kernel_data_V_1_4 sc_in sc_lv 8 signal 4 } 
	{ kernel_data_V_1_5 sc_in sc_lv 8 signal 5 } 
	{ kernel_data_V_1_6 sc_in sc_lv 8 signal 6 } 
	{ kernel_data_V_1_7 sc_in sc_lv 8 signal 7 } 
	{ kernel_data_V_1_8 sc_in sc_lv 8 signal 8 } 
	{ kernel_data_V_1_9 sc_in sc_lv 8 signal 9 } 
	{ kernel_data_V_1_10 sc_in sc_lv 8 signal 10 } 
	{ kernel_data_V_1_11 sc_in sc_lv 8 signal 11 } 
	{ kernel_data_V_1_12 sc_in sc_lv 8 signal 12 } 
	{ kernel_data_V_1_13 sc_in sc_lv 8 signal 13 } 
	{ kernel_data_V_1_14 sc_in sc_lv 8 signal 14 } 
	{ kernel_data_V_1_15 sc_in sc_lv 8 signal 15 } 
	{ kernel_data_V_1_16 sc_in sc_lv 8 signal 16 } 
	{ kernel_data_V_1_17 sc_in sc_lv 8 signal 17 } 
	{ kernel_data_V_1_18 sc_in sc_lv 8 signal 18 } 
	{ kernel_data_V_1_19 sc_in sc_lv 8 signal 19 } 
	{ kernel_data_V_1_20 sc_in sc_lv 8 signal 20 } 
	{ kernel_data_V_1_21 sc_in sc_lv 8 signal 21 } 
	{ kernel_data_V_1_22 sc_in sc_lv 8 signal 22 } 
	{ kernel_data_V_1_23 sc_in sc_lv 8 signal 23 } 
	{ kernel_data_V_1_24 sc_in sc_lv 8 signal 24 } 
	{ kernel_data_V_1_25 sc_in sc_lv 8 signal 25 } 
	{ kernel_data_V_1_26 sc_in sc_lv 8 signal 26 } 
	{ kernel_data_V_1_27 sc_in sc_lv 8 signal 27 } 
	{ kernel_data_V_1_28 sc_in sc_lv 8 signal 28 } 
	{ kernel_data_V_1_29 sc_in sc_lv 8 signal 29 } 
	{ kernel_data_V_1_30 sc_in sc_lv 8 signal 30 } 
	{ kernel_data_V_1_31 sc_in sc_lv 8 signal 31 } 
	{ kernel_data_V_1_32 sc_in sc_lv 8 signal 32 } 
	{ kernel_data_V_1_33 sc_in sc_lv 8 signal 33 } 
	{ kernel_data_V_1_34 sc_in sc_lv 8 signal 34 } 
	{ kernel_data_V_1_35 sc_in sc_lv 8 signal 35 } 
	{ kernel_data_V_1_36 sc_in sc_lv 8 signal 36 } 
	{ kernel_data_V_1_37 sc_in sc_lv 8 signal 37 } 
	{ kernel_data_V_1_38 sc_in sc_lv 8 signal 38 } 
	{ kernel_data_V_1_39 sc_in sc_lv 8 signal 39 } 
	{ kernel_data_V_1_40 sc_in sc_lv 8 signal 40 } 
	{ kernel_data_V_1_41 sc_in sc_lv 8 signal 41 } 
	{ kernel_data_V_1_42 sc_in sc_lv 8 signal 42 } 
	{ kernel_data_V_1_43 sc_in sc_lv 8 signal 43 } 
	{ kernel_data_V_1_44 sc_in sc_lv 8 signal 44 } 
	{ kernel_data_V_1_45 sc_in sc_lv 8 signal 45 } 
	{ kernel_data_V_1_46 sc_in sc_lv 8 signal 46 } 
	{ kernel_data_V_1_47 sc_in sc_lv 8 signal 47 } 
	{ kernel_data_V_1_48 sc_in sc_lv 8 signal 48 } 
	{ kernel_data_V_1_49 sc_in sc_lv 8 signal 49 } 
	{ kernel_data_V_1_50 sc_in sc_lv 8 signal 50 } 
	{ kernel_data_V_1_51 sc_in sc_lv 8 signal 51 } 
	{ kernel_data_V_1_52 sc_in sc_lv 8 signal 52 } 
	{ kernel_data_V_1_53 sc_in sc_lv 8 signal 53 } 
	{ kernel_data_V_1_54 sc_in sc_lv 8 signal 54 } 
	{ kernel_data_V_1_55 sc_in sc_lv 8 signal 55 } 
	{ kernel_data_V_1_56 sc_in sc_lv 8 signal 56 } 
	{ kernel_data_V_1_57 sc_in sc_lv 8 signal 57 } 
	{ kernel_data_V_1_58 sc_in sc_lv 8 signal 58 } 
	{ kernel_data_V_1_59 sc_in sc_lv 8 signal 59 } 
	{ kernel_data_V_1_60 sc_in sc_lv 8 signal 60 } 
	{ kernel_data_V_1_61 sc_in sc_lv 8 signal 61 } 
	{ kernel_data_V_1_62 sc_in sc_lv 8 signal 62 } 
	{ kernel_data_V_1_63 sc_in sc_lv 8 signal 63 } 
	{ kernel_data_V_1_64 sc_in sc_lv 8 signal 64 } 
	{ kernel_data_V_1_65 sc_in sc_lv 8 signal 65 } 
	{ kernel_data_V_1_66 sc_in sc_lv 8 signal 66 } 
	{ kernel_data_V_1_67 sc_in sc_lv 8 signal 67 } 
	{ kernel_data_V_1_68 sc_in sc_lv 8 signal 68 } 
	{ kernel_data_V_1_69 sc_in sc_lv 8 signal 69 } 
	{ kernel_data_V_1_70 sc_in sc_lv 8 signal 70 } 
	{ kernel_data_V_1_71 sc_in sc_lv 8 signal 71 } 
	{ kernel_data_V_1_72 sc_in sc_lv 8 signal 72 } 
	{ kernel_data_V_1_73 sc_in sc_lv 8 signal 73 } 
	{ kernel_data_V_1_74 sc_in sc_lv 8 signal 74 } 
	{ kernel_data_V_1_75 sc_in sc_lv 8 signal 75 } 
	{ kernel_data_V_1_76 sc_in sc_lv 8 signal 76 } 
	{ kernel_data_V_1_77 sc_in sc_lv 8 signal 77 } 
	{ kernel_data_V_1_78 sc_in sc_lv 8 signal 78 } 
	{ kernel_data_V_1_79 sc_in sc_lv 8 signal 79 } 
	{ kernel_data_V_1_80 sc_in sc_lv 8 signal 80 } 
	{ kernel_data_V_1_81 sc_in sc_lv 8 signal 81 } 
	{ kernel_data_V_1_82 sc_in sc_lv 8 signal 82 } 
	{ kernel_data_V_1_83 sc_in sc_lv 8 signal 83 } 
	{ kernel_data_V_1_84 sc_in sc_lv 8 signal 84 } 
	{ kernel_data_V_1_85 sc_in sc_lv 8 signal 85 } 
	{ kernel_data_V_1_86 sc_in sc_lv 8 signal 86 } 
	{ kernel_data_V_1_87 sc_in sc_lv 8 signal 87 } 
	{ kernel_data_V_1_88 sc_in sc_lv 8 signal 88 } 
	{ kernel_data_V_1_89 sc_in sc_lv 8 signal 89 } 
	{ kernel_data_V_1_90 sc_in sc_lv 8 signal 90 } 
	{ kernel_data_V_1_91 sc_in sc_lv 8 signal 91 } 
	{ kernel_data_V_1_92 sc_in sc_lv 8 signal 92 } 
	{ kernel_data_V_1_93 sc_in sc_lv 8 signal 93 } 
	{ kernel_data_V_1_94 sc_in sc_lv 8 signal 94 } 
	{ kernel_data_V_1_95 sc_in sc_lv 8 signal 95 } 
	{ kernel_data_V_1_96 sc_in sc_lv 8 signal 96 } 
	{ kernel_data_V_1_97 sc_in sc_lv 8 signal 97 } 
	{ kernel_data_V_1_98 sc_in sc_lv 8 signal 98 } 
	{ kernel_data_V_1_99 sc_in sc_lv 8 signal 99 } 
	{ kernel_data_V_1_100 sc_in sc_lv 8 signal 100 } 
	{ kernel_data_V_1_101 sc_in sc_lv 8 signal 101 } 
	{ kernel_data_V_1_102 sc_in sc_lv 8 signal 102 } 
	{ kernel_data_V_1_103 sc_in sc_lv 8 signal 103 } 
	{ kernel_data_V_1_104 sc_in sc_lv 8 signal 104 } 
	{ kernel_data_V_1_105 sc_in sc_lv 8 signal 105 } 
	{ kernel_data_V_1_106 sc_in sc_lv 8 signal 106 } 
	{ kernel_data_V_1_107 sc_in sc_lv 8 signal 107 } 
	{ kernel_data_V_1_108 sc_in sc_lv 8 signal 108 } 
	{ kernel_data_V_1_109 sc_in sc_lv 8 signal 109 } 
	{ kernel_data_V_1_110 sc_in sc_lv 8 signal 110 } 
	{ kernel_data_V_1_111 sc_in sc_lv 8 signal 111 } 
	{ kernel_data_V_1_112 sc_in sc_lv 8 signal 112 } 
	{ kernel_data_V_1_113 sc_in sc_lv 8 signal 113 } 
	{ kernel_data_V_1_114 sc_in sc_lv 8 signal 114 } 
	{ kernel_data_V_1_115 sc_in sc_lv 8 signal 115 } 
	{ kernel_data_V_1_116 sc_in sc_lv 8 signal 116 } 
	{ kernel_data_V_1_117 sc_in sc_lv 8 signal 117 } 
	{ kernel_data_V_1_118 sc_in sc_lv 8 signal 118 } 
	{ kernel_data_V_1_119 sc_in sc_lv 8 signal 119 } 
	{ kernel_data_V_1_120 sc_in sc_lv 8 signal 120 } 
	{ kernel_data_V_1_121 sc_in sc_lv 8 signal 121 } 
	{ kernel_data_V_1_122 sc_in sc_lv 8 signal 122 } 
	{ kernel_data_V_1_123 sc_in sc_lv 8 signal 123 } 
	{ kernel_data_V_1_124 sc_in sc_lv 8 signal 124 } 
	{ kernel_data_V_1_125 sc_in sc_lv 8 signal 125 } 
	{ kernel_data_V_1_126 sc_in sc_lv 8 signal 126 } 
	{ kernel_data_V_1_127 sc_in sc_lv 8 signal 127 } 
	{ kernel_data_V_1_128 sc_in sc_lv 8 signal 128 } 
	{ kernel_data_V_1_129 sc_in sc_lv 8 signal 129 } 
	{ kernel_data_V_1_130 sc_in sc_lv 8 signal 130 } 
	{ kernel_data_V_1_131 sc_in sc_lv 8 signal 131 } 
	{ kernel_data_V_1_132 sc_in sc_lv 8 signal 132 } 
	{ kernel_data_V_1_133 sc_in sc_lv 8 signal 133 } 
	{ kernel_data_V_1_134 sc_in sc_lv 8 signal 134 } 
	{ kernel_data_V_1_135 sc_in sc_lv 8 signal 135 } 
	{ kernel_data_V_1_136 sc_in sc_lv 8 signal 136 } 
	{ kernel_data_V_1_137 sc_in sc_lv 8 signal 137 } 
	{ kernel_data_V_1_138 sc_in sc_lv 8 signal 138 } 
	{ kernel_data_V_1_139 sc_in sc_lv 8 signal 139 } 
	{ kernel_data_V_1_140 sc_in sc_lv 8 signal 140 } 
	{ kernel_data_V_1_141 sc_in sc_lv 8 signal 141 } 
	{ kernel_data_V_1_142 sc_in sc_lv 8 signal 142 } 
	{ kernel_data_V_1_143 sc_in sc_lv 8 signal 143 } 
	{ ap_return_0 sc_out sc_lv 8 signal -1 } 
	{ ap_return_1 sc_out sc_lv 8 signal -1 } 
	{ ap_return_2 sc_out sc_lv 8 signal -1 } 
	{ ap_return_3 sc_out sc_lv 8 signal -1 } 
	{ ap_return_4 sc_out sc_lv 8 signal -1 } 
	{ ap_return_5 sc_out sc_lv 8 signal -1 } 
	{ ap_return_6 sc_out sc_lv 8 signal -1 } 
	{ ap_return_7 sc_out sc_lv 8 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_2", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_3", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_4", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_5", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_6", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_7", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_8", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_9", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_10", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_11", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_12", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_13", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_14", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_15", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_16", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_17", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_18", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_19", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_20", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_21", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_22", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_23", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_24", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_25", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_26", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_26", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_27", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_27", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_28", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_28", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_29", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_29", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_30", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_30", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_31", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_31", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_32", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_32", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_33", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_33", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_34", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_34", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_35", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_35", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_36", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_36", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_37", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_37", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_38", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_38", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_39", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_39", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_40", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_40", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_41", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_41", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_42", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_42", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_43", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_43", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_44", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_44", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_45", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_45", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_46", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_46", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_47", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_47", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_48", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_48", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_49", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_49", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_50", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_50", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_51", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_51", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_52", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_52", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_53", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_53", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_54", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_54", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_55", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_55", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_56", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_56", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_57", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_57", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_58", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_58", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_59", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_59", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_60", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_60", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_61", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_61", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_62", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_62", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_63", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_63", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_64", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_64", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_65", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_65", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_66", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_66", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_67", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_67", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_68", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_68", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_69", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_69", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_70", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_70", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_71", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_71", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_72", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_72", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_73", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_73", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_74", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_74", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_75", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_75", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_76", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_76", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_77", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_77", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_78", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_78", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_79", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_79", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_80", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_80", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_81", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_81", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_82", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_82", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_83", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_83", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_84", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_84", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_85", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_85", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_86", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_86", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_87", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_87", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_88", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_88", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_89", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_89", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_90", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_90", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_91", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_91", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_92", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_92", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_93", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_93", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_94", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_94", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_95", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_95", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_96", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_96", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_97", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_97", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_98", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_98", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_99", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_99", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_100", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_100", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_101", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_101", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_102", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_102", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_103", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_103", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_104", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_104", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_105", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_105", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_106", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_106", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_107", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_107", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_108", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_108", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_109", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_109", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_110", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_110", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_111", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_111", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_112", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_112", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_113", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_113", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_114", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_114", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_115", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_115", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_116", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_116", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_117", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_117", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_118", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_118", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_119", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_119", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_120", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_120", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_121", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_121", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_122", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_122", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_123", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_123", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_124", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_124", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_125", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_125", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_126", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_126", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_127", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_127", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_128", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_128", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_129", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_129", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_130", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_130", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_131", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_131", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_132", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_132", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_133", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_133", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_134", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_134", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_135", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_135", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_136", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_136", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_137", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_137", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_138", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_138", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_139", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_139", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_140", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_140", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_141", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_141", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_142", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_142", "role": "default" }} , 
 	{ "name": "kernel_data_V_1_143", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_1_143", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }} , 
 	{ "name": "ap_return_3", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_3", "role": "default" }} , 
 	{ "name": "ap_return_4", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_4", "role": "default" }} , 
 	{ "name": "ap_return_5", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_5", "role": "default" }} , 
 	{ "name": "ap_return_6", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_6", "role": "default" }} , 
 	{ "name": "ap_return_7", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_7", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4"],
		"CDFG" : "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "1154", "EstimateLatencyMax" : "1155",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_33", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_34", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_35", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_36", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_37", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_38", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_39", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_40", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_41", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_42", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_43", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_44", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_45", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_46", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_47", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_48", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_49", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_50", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_51", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_52", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_53", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_54", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_55", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_56", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_57", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_58", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_59", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_60", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_61", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_62", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_63", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_64", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_65", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_66", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_67", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_68", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_69", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_70", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_71", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_72", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_73", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_74", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_75", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_76", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_77", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_78", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_79", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_80", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_81", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_82", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_83", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_84", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_85", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_86", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_87", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_88", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_89", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_90", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_91", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_92", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_93", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_94", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_95", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_96", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_97", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_98", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_99", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_100", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_101", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_102", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_103", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_104", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_105", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_106", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_107", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_108", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_109", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_110", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_111", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_112", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_113", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_114", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_115", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_116", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_117", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_118", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_119", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_120", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_121", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_122", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_123", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_124", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_125", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_126", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_127", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_128", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_129", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_130", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_131", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_132", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_133", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_134", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_135", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_136", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_137", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_138", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_139", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_140", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_141", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_142", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_1_143", "Type" : "None", "Direction" : "I"},
			{"Name" : "w7_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w7_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_1448_8_1_1_U532", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_83_8_1_1_U533", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 {
		outidx {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_1_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_1 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_2 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_26 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_27 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_28 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_29 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_30 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_31 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_32 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_33 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_34 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_35 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_36 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_37 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_38 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_39 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_40 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_41 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_42 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_43 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_44 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_45 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_46 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_47 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_48 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_49 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_50 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_51 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_52 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_53 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_54 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_55 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_56 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_57 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_58 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_59 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_60 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_61 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_62 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_63 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_64 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_65 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_66 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_67 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_68 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_69 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_70 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_71 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_72 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_73 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_74 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_75 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_76 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_77 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_78 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_79 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_80 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_81 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_82 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_83 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_84 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_85 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_86 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_87 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_88 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_89 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_90 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_91 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_92 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_93 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_94 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_95 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_96 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_97 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_98 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_99 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_100 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_101 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_102 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_103 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_104 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_105 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_106 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_107 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_108 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_109 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_110 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_111 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_112 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_113 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_114 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_115 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_116 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_117 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_118 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_119 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_120 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_121 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_122 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_123 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_124 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_125 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_126 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_127 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_128 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_129 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_130 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_131 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_132 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_133 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_134 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_135 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_136 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_137 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_138 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_139 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_140 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_141 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_142 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_1_143 {Type I LastRead 2 FirstWrite -1}
		w7_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "1154", "Max" : "1155"}
	, {"Name" : "Interval", "Min" : "1152", "Max" : "1152"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_1_0 { ap_none {  { kernel_data_V_1_0 in_data 0 8 } } }
	kernel_data_V_1_1 { ap_none {  { kernel_data_V_1_1 in_data 0 8 } } }
	kernel_data_V_1_2 { ap_none {  { kernel_data_V_1_2 in_data 0 8 } } }
	kernel_data_V_1_3 { ap_none {  { kernel_data_V_1_3 in_data 0 8 } } }
	kernel_data_V_1_4 { ap_none {  { kernel_data_V_1_4 in_data 0 8 } } }
	kernel_data_V_1_5 { ap_none {  { kernel_data_V_1_5 in_data 0 8 } } }
	kernel_data_V_1_6 { ap_none {  { kernel_data_V_1_6 in_data 0 8 } } }
	kernel_data_V_1_7 { ap_none {  { kernel_data_V_1_7 in_data 0 8 } } }
	kernel_data_V_1_8 { ap_none {  { kernel_data_V_1_8 in_data 0 8 } } }
	kernel_data_V_1_9 { ap_none {  { kernel_data_V_1_9 in_data 0 8 } } }
	kernel_data_V_1_10 { ap_none {  { kernel_data_V_1_10 in_data 0 8 } } }
	kernel_data_V_1_11 { ap_none {  { kernel_data_V_1_11 in_data 0 8 } } }
	kernel_data_V_1_12 { ap_none {  { kernel_data_V_1_12 in_data 0 8 } } }
	kernel_data_V_1_13 { ap_none {  { kernel_data_V_1_13 in_data 0 8 } } }
	kernel_data_V_1_14 { ap_none {  { kernel_data_V_1_14 in_data 0 8 } } }
	kernel_data_V_1_15 { ap_none {  { kernel_data_V_1_15 in_data 0 8 } } }
	kernel_data_V_1_16 { ap_none {  { kernel_data_V_1_16 in_data 0 8 } } }
	kernel_data_V_1_17 { ap_none {  { kernel_data_V_1_17 in_data 0 8 } } }
	kernel_data_V_1_18 { ap_none {  { kernel_data_V_1_18 in_data 0 8 } } }
	kernel_data_V_1_19 { ap_none {  { kernel_data_V_1_19 in_data 0 8 } } }
	kernel_data_V_1_20 { ap_none {  { kernel_data_V_1_20 in_data 0 8 } } }
	kernel_data_V_1_21 { ap_none {  { kernel_data_V_1_21 in_data 0 8 } } }
	kernel_data_V_1_22 { ap_none {  { kernel_data_V_1_22 in_data 0 8 } } }
	kernel_data_V_1_23 { ap_none {  { kernel_data_V_1_23 in_data 0 8 } } }
	kernel_data_V_1_24 { ap_none {  { kernel_data_V_1_24 in_data 0 8 } } }
	kernel_data_V_1_25 { ap_none {  { kernel_data_V_1_25 in_data 0 8 } } }
	kernel_data_V_1_26 { ap_none {  { kernel_data_V_1_26 in_data 0 8 } } }
	kernel_data_V_1_27 { ap_none {  { kernel_data_V_1_27 in_data 0 8 } } }
	kernel_data_V_1_28 { ap_none {  { kernel_data_V_1_28 in_data 0 8 } } }
	kernel_data_V_1_29 { ap_none {  { kernel_data_V_1_29 in_data 0 8 } } }
	kernel_data_V_1_30 { ap_none {  { kernel_data_V_1_30 in_data 0 8 } } }
	kernel_data_V_1_31 { ap_none {  { kernel_data_V_1_31 in_data 0 8 } } }
	kernel_data_V_1_32 { ap_none {  { kernel_data_V_1_32 in_data 0 8 } } }
	kernel_data_V_1_33 { ap_none {  { kernel_data_V_1_33 in_data 0 8 } } }
	kernel_data_V_1_34 { ap_none {  { kernel_data_V_1_34 in_data 0 8 } } }
	kernel_data_V_1_35 { ap_none {  { kernel_data_V_1_35 in_data 0 8 } } }
	kernel_data_V_1_36 { ap_none {  { kernel_data_V_1_36 in_data 0 8 } } }
	kernel_data_V_1_37 { ap_none {  { kernel_data_V_1_37 in_data 0 8 } } }
	kernel_data_V_1_38 { ap_none {  { kernel_data_V_1_38 in_data 0 8 } } }
	kernel_data_V_1_39 { ap_none {  { kernel_data_V_1_39 in_data 0 8 } } }
	kernel_data_V_1_40 { ap_none {  { kernel_data_V_1_40 in_data 0 8 } } }
	kernel_data_V_1_41 { ap_none {  { kernel_data_V_1_41 in_data 0 8 } } }
	kernel_data_V_1_42 { ap_none {  { kernel_data_V_1_42 in_data 0 8 } } }
	kernel_data_V_1_43 { ap_none {  { kernel_data_V_1_43 in_data 0 8 } } }
	kernel_data_V_1_44 { ap_none {  { kernel_data_V_1_44 in_data 0 8 } } }
	kernel_data_V_1_45 { ap_none {  { kernel_data_V_1_45 in_data 0 8 } } }
	kernel_data_V_1_46 { ap_none {  { kernel_data_V_1_46 in_data 0 8 } } }
	kernel_data_V_1_47 { ap_none {  { kernel_data_V_1_47 in_data 0 8 } } }
	kernel_data_V_1_48 { ap_none {  { kernel_data_V_1_48 in_data 0 8 } } }
	kernel_data_V_1_49 { ap_none {  { kernel_data_V_1_49 in_data 0 8 } } }
	kernel_data_V_1_50 { ap_none {  { kernel_data_V_1_50 in_data 0 8 } } }
	kernel_data_V_1_51 { ap_none {  { kernel_data_V_1_51 in_data 0 8 } } }
	kernel_data_V_1_52 { ap_none {  { kernel_data_V_1_52 in_data 0 8 } } }
	kernel_data_V_1_53 { ap_none {  { kernel_data_V_1_53 in_data 0 8 } } }
	kernel_data_V_1_54 { ap_none {  { kernel_data_V_1_54 in_data 0 8 } } }
	kernel_data_V_1_55 { ap_none {  { kernel_data_V_1_55 in_data 0 8 } } }
	kernel_data_V_1_56 { ap_none {  { kernel_data_V_1_56 in_data 0 8 } } }
	kernel_data_V_1_57 { ap_none {  { kernel_data_V_1_57 in_data 0 8 } } }
	kernel_data_V_1_58 { ap_none {  { kernel_data_V_1_58 in_data 0 8 } } }
	kernel_data_V_1_59 { ap_none {  { kernel_data_V_1_59 in_data 0 8 } } }
	kernel_data_V_1_60 { ap_none {  { kernel_data_V_1_60 in_data 0 8 } } }
	kernel_data_V_1_61 { ap_none {  { kernel_data_V_1_61 in_data 0 8 } } }
	kernel_data_V_1_62 { ap_none {  { kernel_data_V_1_62 in_data 0 8 } } }
	kernel_data_V_1_63 { ap_none {  { kernel_data_V_1_63 in_data 0 8 } } }
	kernel_data_V_1_64 { ap_none {  { kernel_data_V_1_64 in_data 0 8 } } }
	kernel_data_V_1_65 { ap_none {  { kernel_data_V_1_65 in_data 0 8 } } }
	kernel_data_V_1_66 { ap_none {  { kernel_data_V_1_66 in_data 0 8 } } }
	kernel_data_V_1_67 { ap_none {  { kernel_data_V_1_67 in_data 0 8 } } }
	kernel_data_V_1_68 { ap_none {  { kernel_data_V_1_68 in_data 0 8 } } }
	kernel_data_V_1_69 { ap_none {  { kernel_data_V_1_69 in_data 0 8 } } }
	kernel_data_V_1_70 { ap_none {  { kernel_data_V_1_70 in_data 0 8 } } }
	kernel_data_V_1_71 { ap_none {  { kernel_data_V_1_71 in_data 0 8 } } }
	kernel_data_V_1_72 { ap_none {  { kernel_data_V_1_72 in_data 0 8 } } }
	kernel_data_V_1_73 { ap_none {  { kernel_data_V_1_73 in_data 0 8 } } }
	kernel_data_V_1_74 { ap_none {  { kernel_data_V_1_74 in_data 0 8 } } }
	kernel_data_V_1_75 { ap_none {  { kernel_data_V_1_75 in_data 0 8 } } }
	kernel_data_V_1_76 { ap_none {  { kernel_data_V_1_76 in_data 0 8 } } }
	kernel_data_V_1_77 { ap_none {  { kernel_data_V_1_77 in_data 0 8 } } }
	kernel_data_V_1_78 { ap_none {  { kernel_data_V_1_78 in_data 0 8 } } }
	kernel_data_V_1_79 { ap_none {  { kernel_data_V_1_79 in_data 0 8 } } }
	kernel_data_V_1_80 { ap_none {  { kernel_data_V_1_80 in_data 0 8 } } }
	kernel_data_V_1_81 { ap_none {  { kernel_data_V_1_81 in_data 0 8 } } }
	kernel_data_V_1_82 { ap_none {  { kernel_data_V_1_82 in_data 0 8 } } }
	kernel_data_V_1_83 { ap_none {  { kernel_data_V_1_83 in_data 0 8 } } }
	kernel_data_V_1_84 { ap_none {  { kernel_data_V_1_84 in_data 0 8 } } }
	kernel_data_V_1_85 { ap_none {  { kernel_data_V_1_85 in_data 0 8 } } }
	kernel_data_V_1_86 { ap_none {  { kernel_data_V_1_86 in_data 0 8 } } }
	kernel_data_V_1_87 { ap_none {  { kernel_data_V_1_87 in_data 0 8 } } }
	kernel_data_V_1_88 { ap_none {  { kernel_data_V_1_88 in_data 0 8 } } }
	kernel_data_V_1_89 { ap_none {  { kernel_data_V_1_89 in_data 0 8 } } }
	kernel_data_V_1_90 { ap_none {  { kernel_data_V_1_90 in_data 0 8 } } }
	kernel_data_V_1_91 { ap_none {  { kernel_data_V_1_91 in_data 0 8 } } }
	kernel_data_V_1_92 { ap_none {  { kernel_data_V_1_92 in_data 0 8 } } }
	kernel_data_V_1_93 { ap_none {  { kernel_data_V_1_93 in_data 0 8 } } }
	kernel_data_V_1_94 { ap_none {  { kernel_data_V_1_94 in_data 0 8 } } }
	kernel_data_V_1_95 { ap_none {  { kernel_data_V_1_95 in_data 0 8 } } }
	kernel_data_V_1_96 { ap_none {  { kernel_data_V_1_96 in_data 0 8 } } }
	kernel_data_V_1_97 { ap_none {  { kernel_data_V_1_97 in_data 0 8 } } }
	kernel_data_V_1_98 { ap_none {  { kernel_data_V_1_98 in_data 0 8 } } }
	kernel_data_V_1_99 { ap_none {  { kernel_data_V_1_99 in_data 0 8 } } }
	kernel_data_V_1_100 { ap_none {  { kernel_data_V_1_100 in_data 0 8 } } }
	kernel_data_V_1_101 { ap_none {  { kernel_data_V_1_101 in_data 0 8 } } }
	kernel_data_V_1_102 { ap_none {  { kernel_data_V_1_102 in_data 0 8 } } }
	kernel_data_V_1_103 { ap_none {  { kernel_data_V_1_103 in_data 0 8 } } }
	kernel_data_V_1_104 { ap_none {  { kernel_data_V_1_104 in_data 0 8 } } }
	kernel_data_V_1_105 { ap_none {  { kernel_data_V_1_105 in_data 0 8 } } }
	kernel_data_V_1_106 { ap_none {  { kernel_data_V_1_106 in_data 0 8 } } }
	kernel_data_V_1_107 { ap_none {  { kernel_data_V_1_107 in_data 0 8 } } }
	kernel_data_V_1_108 { ap_none {  { kernel_data_V_1_108 in_data 0 8 } } }
	kernel_data_V_1_109 { ap_none {  { kernel_data_V_1_109 in_data 0 8 } } }
	kernel_data_V_1_110 { ap_none {  { kernel_data_V_1_110 in_data 0 8 } } }
	kernel_data_V_1_111 { ap_none {  { kernel_data_V_1_111 in_data 0 8 } } }
	kernel_data_V_1_112 { ap_none {  { kernel_data_V_1_112 in_data 0 8 } } }
	kernel_data_V_1_113 { ap_none {  { kernel_data_V_1_113 in_data 0 8 } } }
	kernel_data_V_1_114 { ap_none {  { kernel_data_V_1_114 in_data 0 8 } } }
	kernel_data_V_1_115 { ap_none {  { kernel_data_V_1_115 in_data 0 8 } } }
	kernel_data_V_1_116 { ap_none {  { kernel_data_V_1_116 in_data 0 8 } } }
	kernel_data_V_1_117 { ap_none {  { kernel_data_V_1_117 in_data 0 8 } } }
	kernel_data_V_1_118 { ap_none {  { kernel_data_V_1_118 in_data 0 8 } } }
	kernel_data_V_1_119 { ap_none {  { kernel_data_V_1_119 in_data 0 8 } } }
	kernel_data_V_1_120 { ap_none {  { kernel_data_V_1_120 in_data 0 8 } } }
	kernel_data_V_1_121 { ap_none {  { kernel_data_V_1_121 in_data 0 8 } } }
	kernel_data_V_1_122 { ap_none {  { kernel_data_V_1_122 in_data 0 8 } } }
	kernel_data_V_1_123 { ap_none {  { kernel_data_V_1_123 in_data 0 8 } } }
	kernel_data_V_1_124 { ap_none {  { kernel_data_V_1_124 in_data 0 8 } } }
	kernel_data_V_1_125 { ap_none {  { kernel_data_V_1_125 in_data 0 8 } } }
	kernel_data_V_1_126 { ap_none {  { kernel_data_V_1_126 in_data 0 8 } } }
	kernel_data_V_1_127 { ap_none {  { kernel_data_V_1_127 in_data 0 8 } } }
	kernel_data_V_1_128 { ap_none {  { kernel_data_V_1_128 in_data 0 8 } } }
	kernel_data_V_1_129 { ap_none {  { kernel_data_V_1_129 in_data 0 8 } } }
	kernel_data_V_1_130 { ap_none {  { kernel_data_V_1_130 in_data 0 8 } } }
	kernel_data_V_1_131 { ap_none {  { kernel_data_V_1_131 in_data 0 8 } } }
	kernel_data_V_1_132 { ap_none {  { kernel_data_V_1_132 in_data 0 8 } } }
	kernel_data_V_1_133 { ap_none {  { kernel_data_V_1_133 in_data 0 8 } } }
	kernel_data_V_1_134 { ap_none {  { kernel_data_V_1_134 in_data 0 8 } } }
	kernel_data_V_1_135 { ap_none {  { kernel_data_V_1_135 in_data 0 8 } } }
	kernel_data_V_1_136 { ap_none {  { kernel_data_V_1_136 in_data 0 8 } } }
	kernel_data_V_1_137 { ap_none {  { kernel_data_V_1_137 in_data 0 8 } } }
	kernel_data_V_1_138 { ap_none {  { kernel_data_V_1_138 in_data 0 8 } } }
	kernel_data_V_1_139 { ap_none {  { kernel_data_V_1_139 in_data 0 8 } } }
	kernel_data_V_1_140 { ap_none {  { kernel_data_V_1_140 in_data 0 8 } } }
	kernel_data_V_1_141 { ap_none {  { kernel_data_V_1_141 in_data 0 8 } } }
	kernel_data_V_1_142 { ap_none {  { kernel_data_V_1_142 in_data 0 8 } } }
	kernel_data_V_1_143 { ap_none {  { kernel_data_V_1_143 in_data 0 8 } } }
}
set moduleName dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0}
set C_modelType { int 64 }
set C_modelArgList {
	{ kernel_data_V_2_0 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_1 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_2 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_3 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_4 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_5 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_6 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_7 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_8 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_9 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_10 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_11 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_12 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_13 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_14 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_15 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_16 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_17 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_18 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_19 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_20 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_21 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_22 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_23 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_24 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_25 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_26 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_27 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_28 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_29 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_30 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_31 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_32 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_33 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_34 int 8 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_35 int 8 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_2_0", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_1", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_2", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_3", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_4", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_5", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_6", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_7", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_8", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_9", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_10", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_11", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_12", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_13", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_14", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_15", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_16", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_17", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_18", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_19", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_20", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_21", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_22", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_23", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_24", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_25", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_26", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_27", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_28", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_29", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_30", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_31", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_32", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_33", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_34", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_35", "interface" : "wire", "bitwidth" : 8, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 64} ]}
# RTL Port declarations: 
set portNum 50
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_2_0 sc_in sc_lv 8 signal 0 } 
	{ kernel_data_V_2_1 sc_in sc_lv 8 signal 1 } 
	{ kernel_data_V_2_2 sc_in sc_lv 8 signal 2 } 
	{ kernel_data_V_2_3 sc_in sc_lv 8 signal 3 } 
	{ kernel_data_V_2_4 sc_in sc_lv 8 signal 4 } 
	{ kernel_data_V_2_5 sc_in sc_lv 8 signal 5 } 
	{ kernel_data_V_2_6 sc_in sc_lv 8 signal 6 } 
	{ kernel_data_V_2_7 sc_in sc_lv 8 signal 7 } 
	{ kernel_data_V_2_8 sc_in sc_lv 8 signal 8 } 
	{ kernel_data_V_2_9 sc_in sc_lv 8 signal 9 } 
	{ kernel_data_V_2_10 sc_in sc_lv 8 signal 10 } 
	{ kernel_data_V_2_11 sc_in sc_lv 8 signal 11 } 
	{ kernel_data_V_2_12 sc_in sc_lv 8 signal 12 } 
	{ kernel_data_V_2_13 sc_in sc_lv 8 signal 13 } 
	{ kernel_data_V_2_14 sc_in sc_lv 8 signal 14 } 
	{ kernel_data_V_2_15 sc_in sc_lv 8 signal 15 } 
	{ kernel_data_V_2_16 sc_in sc_lv 8 signal 16 } 
	{ kernel_data_V_2_17 sc_in sc_lv 8 signal 17 } 
	{ kernel_data_V_2_18 sc_in sc_lv 8 signal 18 } 
	{ kernel_data_V_2_19 sc_in sc_lv 8 signal 19 } 
	{ kernel_data_V_2_20 sc_in sc_lv 8 signal 20 } 
	{ kernel_data_V_2_21 sc_in sc_lv 8 signal 21 } 
	{ kernel_data_V_2_22 sc_in sc_lv 8 signal 22 } 
	{ kernel_data_V_2_23 sc_in sc_lv 8 signal 23 } 
	{ kernel_data_V_2_24 sc_in sc_lv 8 signal 24 } 
	{ kernel_data_V_2_25 sc_in sc_lv 8 signal 25 } 
	{ kernel_data_V_2_26 sc_in sc_lv 8 signal 26 } 
	{ kernel_data_V_2_27 sc_in sc_lv 8 signal 27 } 
	{ kernel_data_V_2_28 sc_in sc_lv 8 signal 28 } 
	{ kernel_data_V_2_29 sc_in sc_lv 8 signal 29 } 
	{ kernel_data_V_2_30 sc_in sc_lv 8 signal 30 } 
	{ kernel_data_V_2_31 sc_in sc_lv 8 signal 31 } 
	{ kernel_data_V_2_32 sc_in sc_lv 8 signal 32 } 
	{ kernel_data_V_2_33 sc_in sc_lv 8 signal 33 } 
	{ kernel_data_V_2_34 sc_in sc_lv 8 signal 34 } 
	{ kernel_data_V_2_35 sc_in sc_lv 8 signal 35 } 
	{ ap_return_0 sc_out sc_lv 8 signal -1 } 
	{ ap_return_1 sc_out sc_lv 8 signal -1 } 
	{ ap_return_2 sc_out sc_lv 8 signal -1 } 
	{ ap_return_3 sc_out sc_lv 8 signal -1 } 
	{ ap_return_4 sc_out sc_lv 8 signal -1 } 
	{ ap_return_5 sc_out sc_lv 8 signal -1 } 
	{ ap_return_6 sc_out sc_lv 8 signal -1 } 
	{ ap_return_7 sc_out sc_lv 8 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_0", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_1", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_2", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_3", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_4", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_5", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_6", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_7", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_8", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_9", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_10", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_11", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_12", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_13", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_14", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_15", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_16", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_17", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_18", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_19", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_20", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_21", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_22", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_23", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_24", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_25", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_26", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_26", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_27", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_27", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_28", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_28", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_29", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_29", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_30", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_30", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_31", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_31", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_32", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_32", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_33", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_33", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_34", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_34", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_35", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "kernel_data_V_2_35", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }} , 
 	{ "name": "ap_return_3", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_3", "role": "default" }} , 
 	{ "name": "ap_return_4", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_4", "role": "default" }} , 
 	{ "name": "ap_return_5", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_5", "role": "default" }} , 
 	{ "name": "ap_return_6", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_6", "role": "default" }} , 
 	{ "name": "ap_return_7", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "ap_return_7", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4"],
		"CDFG" : "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "290", "EstimateLatencyMax" : "291",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_33", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_34", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_35", "Type" : "None", "Direction" : "I"},
			{"Name" : "w5_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx3_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w5_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_366_8_1_1_U155", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_83_8_1_1_U156", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 {
		outidx3 {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_2_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_1 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_2 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_26 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_27 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_28 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_29 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_30 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_31 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_32 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_33 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_34 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_35 {Type I LastRead 2 FirstWrite -1}
		w5_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "290", "Max" : "291"}
	, {"Name" : "Interval", "Min" : "288", "Max" : "288"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_2_0 { ap_none {  { kernel_data_V_2_0 in_data 0 8 } } }
	kernel_data_V_2_1 { ap_none {  { kernel_data_V_2_1 in_data 0 8 } } }
	kernel_data_V_2_2 { ap_none {  { kernel_data_V_2_2 in_data 0 8 } } }
	kernel_data_V_2_3 { ap_none {  { kernel_data_V_2_3 in_data 0 8 } } }
	kernel_data_V_2_4 { ap_none {  { kernel_data_V_2_4 in_data 0 8 } } }
	kernel_data_V_2_5 { ap_none {  { kernel_data_V_2_5 in_data 0 8 } } }
	kernel_data_V_2_6 { ap_none {  { kernel_data_V_2_6 in_data 0 8 } } }
	kernel_data_V_2_7 { ap_none {  { kernel_data_V_2_7 in_data 0 8 } } }
	kernel_data_V_2_8 { ap_none {  { kernel_data_V_2_8 in_data 0 8 } } }
	kernel_data_V_2_9 { ap_none {  { kernel_data_V_2_9 in_data 0 8 } } }
	kernel_data_V_2_10 { ap_none {  { kernel_data_V_2_10 in_data 0 8 } } }
	kernel_data_V_2_11 { ap_none {  { kernel_data_V_2_11 in_data 0 8 } } }
	kernel_data_V_2_12 { ap_none {  { kernel_data_V_2_12 in_data 0 8 } } }
	kernel_data_V_2_13 { ap_none {  { kernel_data_V_2_13 in_data 0 8 } } }
	kernel_data_V_2_14 { ap_none {  { kernel_data_V_2_14 in_data 0 8 } } }
	kernel_data_V_2_15 { ap_none {  { kernel_data_V_2_15 in_data 0 8 } } }
	kernel_data_V_2_16 { ap_none {  { kernel_data_V_2_16 in_data 0 8 } } }
	kernel_data_V_2_17 { ap_none {  { kernel_data_V_2_17 in_data 0 8 } } }
	kernel_data_V_2_18 { ap_none {  { kernel_data_V_2_18 in_data 0 8 } } }
	kernel_data_V_2_19 { ap_none {  { kernel_data_V_2_19 in_data 0 8 } } }
	kernel_data_V_2_20 { ap_none {  { kernel_data_V_2_20 in_data 0 8 } } }
	kernel_data_V_2_21 { ap_none {  { kernel_data_V_2_21 in_data 0 8 } } }
	kernel_data_V_2_22 { ap_none {  { kernel_data_V_2_22 in_data 0 8 } } }
	kernel_data_V_2_23 { ap_none {  { kernel_data_V_2_23 in_data 0 8 } } }
	kernel_data_V_2_24 { ap_none {  { kernel_data_V_2_24 in_data 0 8 } } }
	kernel_data_V_2_25 { ap_none {  { kernel_data_V_2_25 in_data 0 8 } } }
	kernel_data_V_2_26 { ap_none {  { kernel_data_V_2_26 in_data 0 8 } } }
	kernel_data_V_2_27 { ap_none {  { kernel_data_V_2_27 in_data 0 8 } } }
	kernel_data_V_2_28 { ap_none {  { kernel_data_V_2_28 in_data 0 8 } } }
	kernel_data_V_2_29 { ap_none {  { kernel_data_V_2_29 in_data 0 8 } } }
	kernel_data_V_2_30 { ap_none {  { kernel_data_V_2_30 in_data 0 8 } } }
	kernel_data_V_2_31 { ap_none {  { kernel_data_V_2_31 in_data 0 8 } } }
	kernel_data_V_2_32 { ap_none {  { kernel_data_V_2_32 in_data 0 8 } } }
	kernel_data_V_2_33 { ap_none {  { kernel_data_V_2_33 in_data 0 8 } } }
	kernel_data_V_2_34 { ap_none {  { kernel_data_V_2_34 in_data 0 8 } } }
	kernel_data_V_2_35 { ap_none {  { kernel_data_V_2_35 in_data 0 8 } } }
}
set moduleName dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0}
set C_modelType { int 128 }
set C_modelArgList {
	{ kernel_data_V_2_0 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_1 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_2 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_3 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_4 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_5 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_6 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_7 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_8 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_9 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_10 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_11 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_12 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_13 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_14 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_15 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_16 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_17 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_18 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_19 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_20 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_21 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_22 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_23 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_24 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_25 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_26 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_27 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_28 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_29 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_30 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_31 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_32 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_33 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_34 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_35 int 16 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_2_0", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_4", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_5", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_6", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_7", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_8", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_9", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_10", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_11", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_12", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_13", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_14", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_15", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_16", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_17", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_18", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_19", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_20", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_21", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_22", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_23", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_24", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_25", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_26", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_27", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_28", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_29", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_30", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_31", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_32", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_33", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_34", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_35", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 128} ]}
# RTL Port declarations: 
set portNum 50
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_2_0 sc_in sc_lv 16 signal 0 } 
	{ kernel_data_V_2_1 sc_in sc_lv 16 signal 1 } 
	{ kernel_data_V_2_2 sc_in sc_lv 16 signal 2 } 
	{ kernel_data_V_2_3 sc_in sc_lv 16 signal 3 } 
	{ kernel_data_V_2_4 sc_in sc_lv 16 signal 4 } 
	{ kernel_data_V_2_5 sc_in sc_lv 16 signal 5 } 
	{ kernel_data_V_2_6 sc_in sc_lv 16 signal 6 } 
	{ kernel_data_V_2_7 sc_in sc_lv 16 signal 7 } 
	{ kernel_data_V_2_8 sc_in sc_lv 16 signal 8 } 
	{ kernel_data_V_2_9 sc_in sc_lv 16 signal 9 } 
	{ kernel_data_V_2_10 sc_in sc_lv 16 signal 10 } 
	{ kernel_data_V_2_11 sc_in sc_lv 16 signal 11 } 
	{ kernel_data_V_2_12 sc_in sc_lv 16 signal 12 } 
	{ kernel_data_V_2_13 sc_in sc_lv 16 signal 13 } 
	{ kernel_data_V_2_14 sc_in sc_lv 16 signal 14 } 
	{ kernel_data_V_2_15 sc_in sc_lv 16 signal 15 } 
	{ kernel_data_V_2_16 sc_in sc_lv 16 signal 16 } 
	{ kernel_data_V_2_17 sc_in sc_lv 16 signal 17 } 
	{ kernel_data_V_2_18 sc_in sc_lv 16 signal 18 } 
	{ kernel_data_V_2_19 sc_in sc_lv 16 signal 19 } 
	{ kernel_data_V_2_20 sc_in sc_lv 16 signal 20 } 
	{ kernel_data_V_2_21 sc_in sc_lv 16 signal 21 } 
	{ kernel_data_V_2_22 sc_in sc_lv 16 signal 22 } 
	{ kernel_data_V_2_23 sc_in sc_lv 16 signal 23 } 
	{ kernel_data_V_2_24 sc_in sc_lv 16 signal 24 } 
	{ kernel_data_V_2_25 sc_in sc_lv 16 signal 25 } 
	{ kernel_data_V_2_26 sc_in sc_lv 16 signal 26 } 
	{ kernel_data_V_2_27 sc_in sc_lv 16 signal 27 } 
	{ kernel_data_V_2_28 sc_in sc_lv 16 signal 28 } 
	{ kernel_data_V_2_29 sc_in sc_lv 16 signal 29 } 
	{ kernel_data_V_2_30 sc_in sc_lv 16 signal 30 } 
	{ kernel_data_V_2_31 sc_in sc_lv 16 signal 31 } 
	{ kernel_data_V_2_32 sc_in sc_lv 16 signal 32 } 
	{ kernel_data_V_2_33 sc_in sc_lv 16 signal 33 } 
	{ kernel_data_V_2_34 sc_in sc_lv 16 signal 34 } 
	{ kernel_data_V_2_35 sc_in sc_lv 16 signal 35 } 
	{ ap_return_0 sc_out sc_lv 16 signal -1 } 
	{ ap_return_1 sc_out sc_lv 16 signal -1 } 
	{ ap_return_2 sc_out sc_lv 16 signal -1 } 
	{ ap_return_3 sc_out sc_lv 16 signal -1 } 
	{ ap_return_4 sc_out sc_lv 16 signal -1 } 
	{ ap_return_5 sc_out sc_lv 16 signal -1 } 
	{ ap_return_6 sc_out sc_lv 16 signal -1 } 
	{ ap_return_7 sc_out sc_lv 16 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_17", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_18", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_19", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_20", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_21", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_22", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_23", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_24", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_25", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_26", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_26", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_27", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_27", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_28", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_28", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_29", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_29", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_30", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_30", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_31", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_31", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_32", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_32", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_33", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_33", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_34", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_34", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_35", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_35", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }} , 
 	{ "name": "ap_return_3", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_3", "role": "default" }} , 
 	{ "name": "ap_return_4", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_4", "role": "default" }} , 
 	{ "name": "ap_return_5", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_5", "role": "default" }} , 
 	{ "name": "ap_return_6", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_6", "role": "default" }} , 
 	{ "name": "ap_return_7", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_7", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5"],
		"CDFG" : "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "293", "EstimateLatencyMax" : "294",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_33", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_34", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_35", "Type" : "None", "Direction" : "I"},
			{"Name" : "w8_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx3_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w8_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_366_16_1_1_U286", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_83_16_1_1_U287", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mul_mul_10s_16s_26_3_1_U288", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 {
		outidx3 {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_2_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_1 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_2 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_26 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_27 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_28 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_29 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_30 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_31 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_32 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_33 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_34 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_35 {Type I LastRead 2 FirstWrite -1}
		w8_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "293", "Max" : "294"}
	, {"Name" : "Interval", "Min" : "288", "Max" : "288"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_2_0 { ap_none {  { kernel_data_V_2_0 in_data 0 16 } } }
	kernel_data_V_2_1 { ap_none {  { kernel_data_V_2_1 in_data 0 16 } } }
	kernel_data_V_2_2 { ap_none {  { kernel_data_V_2_2 in_data 0 16 } } }
	kernel_data_V_2_3 { ap_none {  { kernel_data_V_2_3 in_data 0 16 } } }
	kernel_data_V_2_4 { ap_none {  { kernel_data_V_2_4 in_data 0 16 } } }
	kernel_data_V_2_5 { ap_none {  { kernel_data_V_2_5 in_data 0 16 } } }
	kernel_data_V_2_6 { ap_none {  { kernel_data_V_2_6 in_data 0 16 } } }
	kernel_data_V_2_7 { ap_none {  { kernel_data_V_2_7 in_data 0 16 } } }
	kernel_data_V_2_8 { ap_none {  { kernel_data_V_2_8 in_data 0 16 } } }
	kernel_data_V_2_9 { ap_none {  { kernel_data_V_2_9 in_data 0 16 } } }
	kernel_data_V_2_10 { ap_none {  { kernel_data_V_2_10 in_data 0 16 } } }
	kernel_data_V_2_11 { ap_none {  { kernel_data_V_2_11 in_data 0 16 } } }
	kernel_data_V_2_12 { ap_none {  { kernel_data_V_2_12 in_data 0 16 } } }
	kernel_data_V_2_13 { ap_none {  { kernel_data_V_2_13 in_data 0 16 } } }
	kernel_data_V_2_14 { ap_none {  { kernel_data_V_2_14 in_data 0 16 } } }
	kernel_data_V_2_15 { ap_none {  { kernel_data_V_2_15 in_data 0 16 } } }
	kernel_data_V_2_16 { ap_none {  { kernel_data_V_2_16 in_data 0 16 } } }
	kernel_data_V_2_17 { ap_none {  { kernel_data_V_2_17 in_data 0 16 } } }
	kernel_data_V_2_18 { ap_none {  { kernel_data_V_2_18 in_data 0 16 } } }
	kernel_data_V_2_19 { ap_none {  { kernel_data_V_2_19 in_data 0 16 } } }
	kernel_data_V_2_20 { ap_none {  { kernel_data_V_2_20 in_data 0 16 } } }
	kernel_data_V_2_21 { ap_none {  { kernel_data_V_2_21 in_data 0 16 } } }
	kernel_data_V_2_22 { ap_none {  { kernel_data_V_2_22 in_data 0 16 } } }
	kernel_data_V_2_23 { ap_none {  { kernel_data_V_2_23 in_data 0 16 } } }
	kernel_data_V_2_24 { ap_none {  { kernel_data_V_2_24 in_data 0 16 } } }
	kernel_data_V_2_25 { ap_none {  { kernel_data_V_2_25 in_data 0 16 } } }
	kernel_data_V_2_26 { ap_none {  { kernel_data_V_2_26 in_data 0 16 } } }
	kernel_data_V_2_27 { ap_none {  { kernel_data_V_2_27 in_data 0 16 } } }
	kernel_data_V_2_28 { ap_none {  { kernel_data_V_2_28 in_data 0 16 } } }
	kernel_data_V_2_29 { ap_none {  { kernel_data_V_2_29 in_data 0 16 } } }
	kernel_data_V_2_30 { ap_none {  { kernel_data_V_2_30 in_data 0 16 } } }
	kernel_data_V_2_31 { ap_none {  { kernel_data_V_2_31 in_data 0 16 } } }
	kernel_data_V_2_32 { ap_none {  { kernel_data_V_2_32 in_data 0 16 } } }
	kernel_data_V_2_33 { ap_none {  { kernel_data_V_2_33 in_data 0 16 } } }
	kernel_data_V_2_34 { ap_none {  { kernel_data_V_2_34 in_data 0 16 } } }
	kernel_data_V_2_35 { ap_none {  { kernel_data_V_2_35 in_data 0 16 } } }
}
set moduleName dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0}
set C_modelType { int 128 }
set C_modelArgList {
	{ kernel_data_V_2_0 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_1 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_2 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_3 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_4 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_5 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_6 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_7 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_8 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_9 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_10 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_11 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_12 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_13 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_14 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_15 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_16 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_17 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_18 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_19 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_20 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_21 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_22 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_23 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_24 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_25 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_26 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_27 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_28 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_29 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_30 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_31 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_32 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_33 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_34 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_2_35 int 16 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_2_0", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_4", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_5", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_6", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_7", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_8", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_9", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_10", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_11", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_12", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_13", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_14", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_15", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_16", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_17", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_18", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_19", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_20", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_21", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_22", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_23", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_24", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_25", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_26", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_27", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_28", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_29", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_30", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_31", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_32", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_33", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_34", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_2_35", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 128} ]}
# RTL Port declarations: 
set portNum 50
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_2_0 sc_in sc_lv 16 signal 0 } 
	{ kernel_data_V_2_1 sc_in sc_lv 16 signal 1 } 
	{ kernel_data_V_2_2 sc_in sc_lv 16 signal 2 } 
	{ kernel_data_V_2_3 sc_in sc_lv 16 signal 3 } 
	{ kernel_data_V_2_4 sc_in sc_lv 16 signal 4 } 
	{ kernel_data_V_2_5 sc_in sc_lv 16 signal 5 } 
	{ kernel_data_V_2_6 sc_in sc_lv 16 signal 6 } 
	{ kernel_data_V_2_7 sc_in sc_lv 16 signal 7 } 
	{ kernel_data_V_2_8 sc_in sc_lv 16 signal 8 } 
	{ kernel_data_V_2_9 sc_in sc_lv 16 signal 9 } 
	{ kernel_data_V_2_10 sc_in sc_lv 16 signal 10 } 
	{ kernel_data_V_2_11 sc_in sc_lv 16 signal 11 } 
	{ kernel_data_V_2_12 sc_in sc_lv 16 signal 12 } 
	{ kernel_data_V_2_13 sc_in sc_lv 16 signal 13 } 
	{ kernel_data_V_2_14 sc_in sc_lv 16 signal 14 } 
	{ kernel_data_V_2_15 sc_in sc_lv 16 signal 15 } 
	{ kernel_data_V_2_16 sc_in sc_lv 16 signal 16 } 
	{ kernel_data_V_2_17 sc_in sc_lv 16 signal 17 } 
	{ kernel_data_V_2_18 sc_in sc_lv 16 signal 18 } 
	{ kernel_data_V_2_19 sc_in sc_lv 16 signal 19 } 
	{ kernel_data_V_2_20 sc_in sc_lv 16 signal 20 } 
	{ kernel_data_V_2_21 sc_in sc_lv 16 signal 21 } 
	{ kernel_data_V_2_22 sc_in sc_lv 16 signal 22 } 
	{ kernel_data_V_2_23 sc_in sc_lv 16 signal 23 } 
	{ kernel_data_V_2_24 sc_in sc_lv 16 signal 24 } 
	{ kernel_data_V_2_25 sc_in sc_lv 16 signal 25 } 
	{ kernel_data_V_2_26 sc_in sc_lv 16 signal 26 } 
	{ kernel_data_V_2_27 sc_in sc_lv 16 signal 27 } 
	{ kernel_data_V_2_28 sc_in sc_lv 16 signal 28 } 
	{ kernel_data_V_2_29 sc_in sc_lv 16 signal 29 } 
	{ kernel_data_V_2_30 sc_in sc_lv 16 signal 30 } 
	{ kernel_data_V_2_31 sc_in sc_lv 16 signal 31 } 
	{ kernel_data_V_2_32 sc_in sc_lv 16 signal 32 } 
	{ kernel_data_V_2_33 sc_in sc_lv 16 signal 33 } 
	{ kernel_data_V_2_34 sc_in sc_lv 16 signal 34 } 
	{ kernel_data_V_2_35 sc_in sc_lv 16 signal 35 } 
	{ ap_return_0 sc_out sc_lv 16 signal -1 } 
	{ ap_return_1 sc_out sc_lv 16 signal -1 } 
	{ ap_return_2 sc_out sc_lv 16 signal -1 } 
	{ ap_return_3 sc_out sc_lv 16 signal -1 } 
	{ ap_return_4 sc_out sc_lv 16 signal -1 } 
	{ ap_return_5 sc_out sc_lv 16 signal -1 } 
	{ ap_return_6 sc_out sc_lv 16 signal -1 } 
	{ ap_return_7 sc_out sc_lv 16 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_17", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_18", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_19", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_20", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_21", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_22", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_23", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_24", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_25", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_26", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_26", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_27", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_27", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_28", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_28", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_29", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_29", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_30", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_30", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_31", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_31", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_32", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_32", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_33", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_33", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_34", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_34", "role": "default" }} , 
 	{ "name": "kernel_data_V_2_35", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_2_35", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }} , 
 	{ "name": "ap_return_3", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_3", "role": "default" }} , 
 	{ "name": "ap_return_4", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_4", "role": "default" }} , 
 	{ "name": "ap_return_5", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_5", "role": "default" }} , 
 	{ "name": "ap_return_6", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_6", "role": "default" }} , 
 	{ "name": "ap_return_7", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_7", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5"],
		"CDFG" : "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "293", "EstimateLatencyMax" : "294",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_33", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_34", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_2_35", "Type" : "None", "Direction" : "I"},
			{"Name" : "w8_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx3_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w8_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_366_16_1_1_U286", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_83_16_1_1_U287", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mul_mul_10s_16s_26_3_1_U288", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 {
		outidx3 {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_2_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_1 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_2 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_26 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_27 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_28 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_29 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_30 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_31 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_32 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_33 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_34 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_2_35 {Type I LastRead 2 FirstWrite -1}
		w8_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "293", "Max" : "294"}
	, {"Name" : "Interval", "Min" : "288", "Max" : "288"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_2_0 { ap_none {  { kernel_data_V_2_0 in_data 0 16 } } }
	kernel_data_V_2_1 { ap_none {  { kernel_data_V_2_1 in_data 0 16 } } }
	kernel_data_V_2_2 { ap_none {  { kernel_data_V_2_2 in_data 0 16 } } }
	kernel_data_V_2_3 { ap_none {  { kernel_data_V_2_3 in_data 0 16 } } }
	kernel_data_V_2_4 { ap_none {  { kernel_data_V_2_4 in_data 0 16 } } }
	kernel_data_V_2_5 { ap_none {  { kernel_data_V_2_5 in_data 0 16 } } }
	kernel_data_V_2_6 { ap_none {  { kernel_data_V_2_6 in_data 0 16 } } }
	kernel_data_V_2_7 { ap_none {  { kernel_data_V_2_7 in_data 0 16 } } }
	kernel_data_V_2_8 { ap_none {  { kernel_data_V_2_8 in_data 0 16 } } }
	kernel_data_V_2_9 { ap_none {  { kernel_data_V_2_9 in_data 0 16 } } }
	kernel_data_V_2_10 { ap_none {  { kernel_data_V_2_10 in_data 0 16 } } }
	kernel_data_V_2_11 { ap_none {  { kernel_data_V_2_11 in_data 0 16 } } }
	kernel_data_V_2_12 { ap_none {  { kernel_data_V_2_12 in_data 0 16 } } }
	kernel_data_V_2_13 { ap_none {  { kernel_data_V_2_13 in_data 0 16 } } }
	kernel_data_V_2_14 { ap_none {  { kernel_data_V_2_14 in_data 0 16 } } }
	kernel_data_V_2_15 { ap_none {  { kernel_data_V_2_15 in_data 0 16 } } }
	kernel_data_V_2_16 { ap_none {  { kernel_data_V_2_16 in_data 0 16 } } }
	kernel_data_V_2_17 { ap_none {  { kernel_data_V_2_17 in_data 0 16 } } }
	kernel_data_V_2_18 { ap_none {  { kernel_data_V_2_18 in_data 0 16 } } }
	kernel_data_V_2_19 { ap_none {  { kernel_data_V_2_19 in_data 0 16 } } }
	kernel_data_V_2_20 { ap_none {  { kernel_data_V_2_20 in_data 0 16 } } }
	kernel_data_V_2_21 { ap_none {  { kernel_data_V_2_21 in_data 0 16 } } }
	kernel_data_V_2_22 { ap_none {  { kernel_data_V_2_22 in_data 0 16 } } }
	kernel_data_V_2_23 { ap_none {  { kernel_data_V_2_23 in_data 0 16 } } }
	kernel_data_V_2_24 { ap_none {  { kernel_data_V_2_24 in_data 0 16 } } }
	kernel_data_V_2_25 { ap_none {  { kernel_data_V_2_25 in_data 0 16 } } }
	kernel_data_V_2_26 { ap_none {  { kernel_data_V_2_26 in_data 0 16 } } }
	kernel_data_V_2_27 { ap_none {  { kernel_data_V_2_27 in_data 0 16 } } }
	kernel_data_V_2_28 { ap_none {  { kernel_data_V_2_28 in_data 0 16 } } }
	kernel_data_V_2_29 { ap_none {  { kernel_data_V_2_29 in_data 0 16 } } }
	kernel_data_V_2_30 { ap_none {  { kernel_data_V_2_30 in_data 0 16 } } }
	kernel_data_V_2_31 { ap_none {  { kernel_data_V_2_31 in_data 0 16 } } }
	kernel_data_V_2_32 { ap_none {  { kernel_data_V_2_32 in_data 0 16 } } }
	kernel_data_V_2_33 { ap_none {  { kernel_data_V_2_33 in_data 0 16 } } }
	kernel_data_V_2_34 { ap_none {  { kernel_data_V_2_34 in_data 0 16 } } }
	kernel_data_V_2_35 { ap_none {  { kernel_data_V_2_35 in_data 0 16 } } }
}
set moduleName dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0}
set C_modelType { int 128 }
set C_modelArgList {
	{ kernel_data_V_4_0 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_1 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_2 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_3 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_4 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_5 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_6 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_7 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_8 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_9 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_10 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_11 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_12 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_13 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_14 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_15 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_16 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_17 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_18 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_19 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_20 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_21 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_22 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_23 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_24 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_25 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_4_26 int 16 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_4_0", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_4", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_5", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_6", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_7", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_8", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_9", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_10", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_11", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_12", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_13", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_14", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_15", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_16", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_17", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_18", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_19", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_20", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_21", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_22", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_23", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_24", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_25", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_4_26", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 128} ]}
# RTL Port declarations: 
set portNum 41
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_4_0 sc_in sc_lv 16 signal 0 } 
	{ kernel_data_V_4_1 sc_in sc_lv 16 signal 1 } 
	{ kernel_data_V_4_2 sc_in sc_lv 16 signal 2 } 
	{ kernel_data_V_4_3 sc_in sc_lv 16 signal 3 } 
	{ kernel_data_V_4_4 sc_in sc_lv 16 signal 4 } 
	{ kernel_data_V_4_5 sc_in sc_lv 16 signal 5 } 
	{ kernel_data_V_4_6 sc_in sc_lv 16 signal 6 } 
	{ kernel_data_V_4_7 sc_in sc_lv 16 signal 7 } 
	{ kernel_data_V_4_8 sc_in sc_lv 16 signal 8 } 
	{ kernel_data_V_4_9 sc_in sc_lv 16 signal 9 } 
	{ kernel_data_V_4_10 sc_in sc_lv 16 signal 10 } 
	{ kernel_data_V_4_11 sc_in sc_lv 16 signal 11 } 
	{ kernel_data_V_4_12 sc_in sc_lv 16 signal 12 } 
	{ kernel_data_V_4_13 sc_in sc_lv 16 signal 13 } 
	{ kernel_data_V_4_14 sc_in sc_lv 16 signal 14 } 
	{ kernel_data_V_4_15 sc_in sc_lv 16 signal 15 } 
	{ kernel_data_V_4_16 sc_in sc_lv 16 signal 16 } 
	{ kernel_data_V_4_17 sc_in sc_lv 16 signal 17 } 
	{ kernel_data_V_4_18 sc_in sc_lv 16 signal 18 } 
	{ kernel_data_V_4_19 sc_in sc_lv 16 signal 19 } 
	{ kernel_data_V_4_20 sc_in sc_lv 16 signal 20 } 
	{ kernel_data_V_4_21 sc_in sc_lv 16 signal 21 } 
	{ kernel_data_V_4_22 sc_in sc_lv 16 signal 22 } 
	{ kernel_data_V_4_23 sc_in sc_lv 16 signal 23 } 
	{ kernel_data_V_4_24 sc_in sc_lv 16 signal 24 } 
	{ kernel_data_V_4_25 sc_in sc_lv 16 signal 25 } 
	{ kernel_data_V_4_26 sc_in sc_lv 16 signal 26 } 
	{ ap_return_0 sc_out sc_lv 16 signal -1 } 
	{ ap_return_1 sc_out sc_lv 16 signal -1 } 
	{ ap_return_2 sc_out sc_lv 16 signal -1 } 
	{ ap_return_3 sc_out sc_lv 16 signal -1 } 
	{ ap_return_4 sc_out sc_lv 16 signal -1 } 
	{ ap_return_5 sc_out sc_lv 16 signal -1 } 
	{ ap_return_6 sc_out sc_lv 16 signal -1 } 
	{ ap_return_7 sc_out sc_lv 16 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_17", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_18", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_19", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_20", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_21", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_22", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_23", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_24", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_25", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_4_26", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_4_26", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }} , 
 	{ "name": "ap_return_3", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_3", "role": "default" }} , 
 	{ "name": "ap_return_4", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_4", "role": "default" }} , 
 	{ "name": "ap_return_5", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_5", "role": "default" }} , 
 	{ "name": "ap_return_6", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_6", "role": "default" }} , 
 	{ "name": "ap_return_7", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_7", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4"],
		"CDFG" : "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "221", "EstimateLatencyMax" : "222",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx9", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_4_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "w2_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx9_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w2_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_83_16_1_1_U40", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mul_mul_16s_9s_25_3_1_U41", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 {
		outidx9 {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_4_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_1 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_2 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_4_26 {Type I LastRead 2 FirstWrite -1}
		w2_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "221", "Max" : "222"}
	, {"Name" : "Interval", "Min" : "216", "Max" : "216"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_4_0 { ap_none {  { kernel_data_V_4_0 in_data 0 16 } } }
	kernel_data_V_4_1 { ap_none {  { kernel_data_V_4_1 in_data 0 16 } } }
	kernel_data_V_4_2 { ap_none {  { kernel_data_V_4_2 in_data 0 16 } } }
	kernel_data_V_4_3 { ap_none {  { kernel_data_V_4_3 in_data 0 16 } } }
	kernel_data_V_4_4 { ap_none {  { kernel_data_V_4_4 in_data 0 16 } } }
	kernel_data_V_4_5 { ap_none {  { kernel_data_V_4_5 in_data 0 16 } } }
	kernel_data_V_4_6 { ap_none {  { kernel_data_V_4_6 in_data 0 16 } } }
	kernel_data_V_4_7 { ap_none {  { kernel_data_V_4_7 in_data 0 16 } } }
	kernel_data_V_4_8 { ap_none {  { kernel_data_V_4_8 in_data 0 16 } } }
	kernel_data_V_4_9 { ap_none {  { kernel_data_V_4_9 in_data 0 16 } } }
	kernel_data_V_4_10 { ap_none {  { kernel_data_V_4_10 in_data 0 16 } } }
	kernel_data_V_4_11 { ap_none {  { kernel_data_V_4_11 in_data 0 16 } } }
	kernel_data_V_4_12 { ap_none {  { kernel_data_V_4_12 in_data 0 16 } } }
	kernel_data_V_4_13 { ap_none {  { kernel_data_V_4_13 in_data 0 16 } } }
	kernel_data_V_4_14 { ap_none {  { kernel_data_V_4_14 in_data 0 16 } } }
	kernel_data_V_4_15 { ap_none {  { kernel_data_V_4_15 in_data 0 16 } } }
	kernel_data_V_4_16 { ap_none {  { kernel_data_V_4_16 in_data 0 16 } } }
	kernel_data_V_4_17 { ap_none {  { kernel_data_V_4_17 in_data 0 16 } } }
	kernel_data_V_4_18 { ap_none {  { kernel_data_V_4_18 in_data 0 16 } } }
	kernel_data_V_4_19 { ap_none {  { kernel_data_V_4_19 in_data 0 16 } } }
	kernel_data_V_4_20 { ap_none {  { kernel_data_V_4_20 in_data 0 16 } } }
	kernel_data_V_4_21 { ap_none {  { kernel_data_V_4_21 in_data 0 16 } } }
	kernel_data_V_4_22 { ap_none {  { kernel_data_V_4_22 in_data 0 16 } } }
	kernel_data_V_4_23 { ap_none {  { kernel_data_V_4_23 in_data 0 16 } } }
	kernel_data_V_4_24 { ap_none {  { kernel_data_V_4_24 in_data 0 16 } } }
	kernel_data_V_4_25 { ap_none {  { kernel_data_V_4_25 in_data 0 16 } } }
	kernel_data_V_4_26 { ap_none {  { kernel_data_V_4_26 in_data 0 16 } } }
}
set moduleName dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0}
set C_modelType { int 128 }
set C_modelArgList {
	{ kernel_data_V_3_0 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_1 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_2 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_3 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_4 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_5 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_6 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_7 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_8 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_9 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_10 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_11 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_12 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_13 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_14 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_15 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_16 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_17 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_18 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_19 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_20 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_21 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_22 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_23 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_24 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_25 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_26 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_27 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_28 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_29 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_30 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_31 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_32 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_33 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_34 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_35 int 16 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_3_0", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_4", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_5", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_6", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_7", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_8", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_9", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_10", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_11", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_12", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_13", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_14", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_15", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_16", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_17", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_18", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_19", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_20", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_21", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_22", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_23", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_24", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_25", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_26", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_27", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_28", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_29", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_30", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_31", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_32", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_33", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_34", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_35", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 128} ]}
# RTL Port declarations: 
set portNum 50
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_3_0 sc_in sc_lv 16 signal 0 } 
	{ kernel_data_V_3_1 sc_in sc_lv 16 signal 1 } 
	{ kernel_data_V_3_2 sc_in sc_lv 16 signal 2 } 
	{ kernel_data_V_3_3 sc_in sc_lv 16 signal 3 } 
	{ kernel_data_V_3_4 sc_in sc_lv 16 signal 4 } 
	{ kernel_data_V_3_5 sc_in sc_lv 16 signal 5 } 
	{ kernel_data_V_3_6 sc_in sc_lv 16 signal 6 } 
	{ kernel_data_V_3_7 sc_in sc_lv 16 signal 7 } 
	{ kernel_data_V_3_8 sc_in sc_lv 16 signal 8 } 
	{ kernel_data_V_3_9 sc_in sc_lv 16 signal 9 } 
	{ kernel_data_V_3_10 sc_in sc_lv 16 signal 10 } 
	{ kernel_data_V_3_11 sc_in sc_lv 16 signal 11 } 
	{ kernel_data_V_3_12 sc_in sc_lv 16 signal 12 } 
	{ kernel_data_V_3_13 sc_in sc_lv 16 signal 13 } 
	{ kernel_data_V_3_14 sc_in sc_lv 16 signal 14 } 
	{ kernel_data_V_3_15 sc_in sc_lv 16 signal 15 } 
	{ kernel_data_V_3_16 sc_in sc_lv 16 signal 16 } 
	{ kernel_data_V_3_17 sc_in sc_lv 16 signal 17 } 
	{ kernel_data_V_3_18 sc_in sc_lv 16 signal 18 } 
	{ kernel_data_V_3_19 sc_in sc_lv 16 signal 19 } 
	{ kernel_data_V_3_20 sc_in sc_lv 16 signal 20 } 
	{ kernel_data_V_3_21 sc_in sc_lv 16 signal 21 } 
	{ kernel_data_V_3_22 sc_in sc_lv 16 signal 22 } 
	{ kernel_data_V_3_23 sc_in sc_lv 16 signal 23 } 
	{ kernel_data_V_3_24 sc_in sc_lv 16 signal 24 } 
	{ kernel_data_V_3_25 sc_in sc_lv 16 signal 25 } 
	{ kernel_data_V_3_26 sc_in sc_lv 16 signal 26 } 
	{ kernel_data_V_3_27 sc_in sc_lv 16 signal 27 } 
	{ kernel_data_V_3_28 sc_in sc_lv 16 signal 28 } 
	{ kernel_data_V_3_29 sc_in sc_lv 16 signal 29 } 
	{ kernel_data_V_3_30 sc_in sc_lv 16 signal 30 } 
	{ kernel_data_V_3_31 sc_in sc_lv 16 signal 31 } 
	{ kernel_data_V_3_32 sc_in sc_lv 16 signal 32 } 
	{ kernel_data_V_3_33 sc_in sc_lv 16 signal 33 } 
	{ kernel_data_V_3_34 sc_in sc_lv 16 signal 34 } 
	{ kernel_data_V_3_35 sc_in sc_lv 16 signal 35 } 
	{ ap_return_0 sc_out sc_lv 16 signal -1 } 
	{ ap_return_1 sc_out sc_lv 16 signal -1 } 
	{ ap_return_2 sc_out sc_lv 16 signal -1 } 
	{ ap_return_3 sc_out sc_lv 16 signal -1 } 
	{ ap_return_4 sc_out sc_lv 16 signal -1 } 
	{ ap_return_5 sc_out sc_lv 16 signal -1 } 
	{ ap_return_6 sc_out sc_lv 16 signal -1 } 
	{ ap_return_7 sc_out sc_lv 16 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_17", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_18", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_19", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_20", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_21", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_22", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_23", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_24", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_25", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_26", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_26", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_27", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_27", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_28", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_28", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_29", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_29", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_30", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_30", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_31", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_31", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_32", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_32", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_33", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_33", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_34", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_34", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_35", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_35", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }} , 
 	{ "name": "ap_return_3", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_3", "role": "default" }} , 
 	{ "name": "ap_return_4", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_4", "role": "default" }} , 
 	{ "name": "ap_return_5", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_5", "role": "default" }} , 
 	{ "name": "ap_return_6", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_6", "role": "default" }} , 
 	{ "name": "ap_return_7", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_7", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4"],
		"CDFG" : "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "293", "EstimateLatencyMax" : "294",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_33", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_34", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_35", "Type" : "None", "Direction" : "I"},
			{"Name" : "w5_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx6_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w5_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_83_16_1_1_U157", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mul_mul_16s_9s_25_3_1_U158", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 {
		outidx6 {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_3_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_1 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_2 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_26 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_27 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_28 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_29 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_30 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_31 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_32 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_33 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_34 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_35 {Type I LastRead 2 FirstWrite -1}
		w5_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "293", "Max" : "294"}
	, {"Name" : "Interval", "Min" : "288", "Max" : "288"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_3_0 { ap_none {  { kernel_data_V_3_0 in_data 0 16 } } }
	kernel_data_V_3_1 { ap_none {  { kernel_data_V_3_1 in_data 0 16 } } }
	kernel_data_V_3_2 { ap_none {  { kernel_data_V_3_2 in_data 0 16 } } }
	kernel_data_V_3_3 { ap_none {  { kernel_data_V_3_3 in_data 0 16 } } }
	kernel_data_V_3_4 { ap_none {  { kernel_data_V_3_4 in_data 0 16 } } }
	kernel_data_V_3_5 { ap_none {  { kernel_data_V_3_5 in_data 0 16 } } }
	kernel_data_V_3_6 { ap_none {  { kernel_data_V_3_6 in_data 0 16 } } }
	kernel_data_V_3_7 { ap_none {  { kernel_data_V_3_7 in_data 0 16 } } }
	kernel_data_V_3_8 { ap_none {  { kernel_data_V_3_8 in_data 0 16 } } }
	kernel_data_V_3_9 { ap_none {  { kernel_data_V_3_9 in_data 0 16 } } }
	kernel_data_V_3_10 { ap_none {  { kernel_data_V_3_10 in_data 0 16 } } }
	kernel_data_V_3_11 { ap_none {  { kernel_data_V_3_11 in_data 0 16 } } }
	kernel_data_V_3_12 { ap_none {  { kernel_data_V_3_12 in_data 0 16 } } }
	kernel_data_V_3_13 { ap_none {  { kernel_data_V_3_13 in_data 0 16 } } }
	kernel_data_V_3_14 { ap_none {  { kernel_data_V_3_14 in_data 0 16 } } }
	kernel_data_V_3_15 { ap_none {  { kernel_data_V_3_15 in_data 0 16 } } }
	kernel_data_V_3_16 { ap_none {  { kernel_data_V_3_16 in_data 0 16 } } }
	kernel_data_V_3_17 { ap_none {  { kernel_data_V_3_17 in_data 0 16 } } }
	kernel_data_V_3_18 { ap_none {  { kernel_data_V_3_18 in_data 0 16 } } }
	kernel_data_V_3_19 { ap_none {  { kernel_data_V_3_19 in_data 0 16 } } }
	kernel_data_V_3_20 { ap_none {  { kernel_data_V_3_20 in_data 0 16 } } }
	kernel_data_V_3_21 { ap_none {  { kernel_data_V_3_21 in_data 0 16 } } }
	kernel_data_V_3_22 { ap_none {  { kernel_data_V_3_22 in_data 0 16 } } }
	kernel_data_V_3_23 { ap_none {  { kernel_data_V_3_23 in_data 0 16 } } }
	kernel_data_V_3_24 { ap_none {  { kernel_data_V_3_24 in_data 0 16 } } }
	kernel_data_V_3_25 { ap_none {  { kernel_data_V_3_25 in_data 0 16 } } }
	kernel_data_V_3_26 { ap_none {  { kernel_data_V_3_26 in_data 0 16 } } }
	kernel_data_V_3_27 { ap_none {  { kernel_data_V_3_27 in_data 0 16 } } }
	kernel_data_V_3_28 { ap_none {  { kernel_data_V_3_28 in_data 0 16 } } }
	kernel_data_V_3_29 { ap_none {  { kernel_data_V_3_29 in_data 0 16 } } }
	kernel_data_V_3_30 { ap_none {  { kernel_data_V_3_30 in_data 0 16 } } }
	kernel_data_V_3_31 { ap_none {  { kernel_data_V_3_31 in_data 0 16 } } }
	kernel_data_V_3_32 { ap_none {  { kernel_data_V_3_32 in_data 0 16 } } }
	kernel_data_V_3_33 { ap_none {  { kernel_data_V_3_33 in_data 0 16 } } }
	kernel_data_V_3_34 { ap_none {  { kernel_data_V_3_34 in_data 0 16 } } }
	kernel_data_V_3_35 { ap_none {  { kernel_data_V_3_35 in_data 0 16 } } }
}
set moduleName dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 1
set pipeline_type loop_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0}
set C_modelType { int 128 }
set C_modelArgList {
	{ kernel_data_V_3_0 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_1 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_2 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_3 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_4 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_5 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_6 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_7 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_8 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_9 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_10 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_11 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_12 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_13 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_14 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_15 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_16 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_17 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_18 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_19 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_20 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_21 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_22 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_23 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_24 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_25 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_26 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_27 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_28 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_29 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_30 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_31 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_32 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_33 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_34 int 16 regular {pointer 0} {global 0}  }
	{ kernel_data_V_3_35 int 16 regular {pointer 0} {global 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "kernel_data_V_3_0", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_4", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_5", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_6", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_7", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_8", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_9", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_10", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_11", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_12", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_13", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_14", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_15", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_16", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_17", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_18", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_19", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_20", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_21", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_22", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_23", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_24", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_25", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_26", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_27", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_28", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_29", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_30", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_31", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_32", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_33", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_34", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "kernel_data_V_3_35", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY", "extern" : 0} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 128} ]}
# RTL Port declarations: 
set portNum 50
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ kernel_data_V_3_0 sc_in sc_lv 16 signal 0 } 
	{ kernel_data_V_3_1 sc_in sc_lv 16 signal 1 } 
	{ kernel_data_V_3_2 sc_in sc_lv 16 signal 2 } 
	{ kernel_data_V_3_3 sc_in sc_lv 16 signal 3 } 
	{ kernel_data_V_3_4 sc_in sc_lv 16 signal 4 } 
	{ kernel_data_V_3_5 sc_in sc_lv 16 signal 5 } 
	{ kernel_data_V_3_6 sc_in sc_lv 16 signal 6 } 
	{ kernel_data_V_3_7 sc_in sc_lv 16 signal 7 } 
	{ kernel_data_V_3_8 sc_in sc_lv 16 signal 8 } 
	{ kernel_data_V_3_9 sc_in sc_lv 16 signal 9 } 
	{ kernel_data_V_3_10 sc_in sc_lv 16 signal 10 } 
	{ kernel_data_V_3_11 sc_in sc_lv 16 signal 11 } 
	{ kernel_data_V_3_12 sc_in sc_lv 16 signal 12 } 
	{ kernel_data_V_3_13 sc_in sc_lv 16 signal 13 } 
	{ kernel_data_V_3_14 sc_in sc_lv 16 signal 14 } 
	{ kernel_data_V_3_15 sc_in sc_lv 16 signal 15 } 
	{ kernel_data_V_3_16 sc_in sc_lv 16 signal 16 } 
	{ kernel_data_V_3_17 sc_in sc_lv 16 signal 17 } 
	{ kernel_data_V_3_18 sc_in sc_lv 16 signal 18 } 
	{ kernel_data_V_3_19 sc_in sc_lv 16 signal 19 } 
	{ kernel_data_V_3_20 sc_in sc_lv 16 signal 20 } 
	{ kernel_data_V_3_21 sc_in sc_lv 16 signal 21 } 
	{ kernel_data_V_3_22 sc_in sc_lv 16 signal 22 } 
	{ kernel_data_V_3_23 sc_in sc_lv 16 signal 23 } 
	{ kernel_data_V_3_24 sc_in sc_lv 16 signal 24 } 
	{ kernel_data_V_3_25 sc_in sc_lv 16 signal 25 } 
	{ kernel_data_V_3_26 sc_in sc_lv 16 signal 26 } 
	{ kernel_data_V_3_27 sc_in sc_lv 16 signal 27 } 
	{ kernel_data_V_3_28 sc_in sc_lv 16 signal 28 } 
	{ kernel_data_V_3_29 sc_in sc_lv 16 signal 29 } 
	{ kernel_data_V_3_30 sc_in sc_lv 16 signal 30 } 
	{ kernel_data_V_3_31 sc_in sc_lv 16 signal 31 } 
	{ kernel_data_V_3_32 sc_in sc_lv 16 signal 32 } 
	{ kernel_data_V_3_33 sc_in sc_lv 16 signal 33 } 
	{ kernel_data_V_3_34 sc_in sc_lv 16 signal 34 } 
	{ kernel_data_V_3_35 sc_in sc_lv 16 signal 35 } 
	{ ap_return_0 sc_out sc_lv 16 signal -1 } 
	{ ap_return_1 sc_out sc_lv 16 signal -1 } 
	{ ap_return_2 sc_out sc_lv 16 signal -1 } 
	{ ap_return_3 sc_out sc_lv 16 signal -1 } 
	{ ap_return_4 sc_out sc_lv 16 signal -1 } 
	{ ap_return_5 sc_out sc_lv 16 signal -1 } 
	{ ap_return_6 sc_out sc_lv 16 signal -1 } 
	{ ap_return_7 sc_out sc_lv 16 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_0", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_1", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_2", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_3", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_4", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_5", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_6", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_7", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_8", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_9", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_10", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_11", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_12", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_13", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_14", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_15", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_16", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_17", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_17", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_18", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_18", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_19", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_19", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_20", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_20", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_21", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_21", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_22", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_22", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_23", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_23", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_24", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_24", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_25", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_25", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_26", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_26", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_27", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_27", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_28", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_28", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_29", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_29", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_30", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_30", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_31", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_31", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_32", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_32", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_33", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_33", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_34", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_34", "role": "default" }} , 
 	{ "name": "kernel_data_V_3_35", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "kernel_data_V_3_35", "role": "default" }} , 
 	{ "name": "ap_return_0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_0", "role": "default" }} , 
 	{ "name": "ap_return_1", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_1", "role": "default" }} , 
 	{ "name": "ap_return_2", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_2", "role": "default" }} , 
 	{ "name": "ap_return_3", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_3", "role": "default" }} , 
 	{ "name": "ap_return_4", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_4", "role": "default" }} , 
 	{ "name": "ap_return_5", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_5", "role": "default" }} , 
 	{ "name": "ap_return_6", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_6", "role": "default" }} , 
 	{ "name": "ap_return_7", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "ap_return_7", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4"],
		"CDFG" : "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1",
		"Pipeline" : "Rewind", "UnalignedPipeline" : "0", "RewindPipeline" : "1", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "293", "EstimateLatencyMax" : "294",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "outidx6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_0", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_1", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_3", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_4", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_5", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_6", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_7", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_8", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_9", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_10", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_11", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_12", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_13", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_14", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_15", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_16", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_17", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_18", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_19", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_20", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_21", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_22", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_23", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_24", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_25", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_26", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_27", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_28", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_29", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_30", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_31", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_32", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_33", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_34", "Type" : "None", "Direction" : "I"},
			{"Name" : "kernel_data_V_3_35", "Type" : "None", "Direction" : "I"},
			{"Name" : "w5_V", "Type" : "Memory", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.outidx6_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.w5_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mux_83_16_1_1_U157", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.myproject_axi_mul_mul_16s_11s_26_3_1_U158", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 {
		outidx6 {Type I LastRead -1 FirstWrite -1}
		kernel_data_V_3_0 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_1 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_2 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_3 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_4 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_5 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_6 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_7 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_8 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_9 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_10 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_11 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_12 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_13 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_14 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_15 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_16 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_17 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_18 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_19 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_20 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_21 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_22 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_23 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_24 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_25 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_26 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_27 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_28 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_29 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_30 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_31 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_32 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_33 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_34 {Type I LastRead 2 FirstWrite -1}
		kernel_data_V_3_35 {Type I LastRead 2 FirstWrite -1}
		w5_V {Type I LastRead -1 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "293", "Max" : "294"}
	, {"Name" : "Interval", "Min" : "288", "Max" : "288"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	kernel_data_V_3_0 { ap_none {  { kernel_data_V_3_0 in_data 0 16 } } }
	kernel_data_V_3_1 { ap_none {  { kernel_data_V_3_1 in_data 0 16 } } }
	kernel_data_V_3_2 { ap_none {  { kernel_data_V_3_2 in_data 0 16 } } }
	kernel_data_V_3_3 { ap_none {  { kernel_data_V_3_3 in_data 0 16 } } }
	kernel_data_V_3_4 { ap_none {  { kernel_data_V_3_4 in_data 0 16 } } }
	kernel_data_V_3_5 { ap_none {  { kernel_data_V_3_5 in_data 0 16 } } }
	kernel_data_V_3_6 { ap_none {  { kernel_data_V_3_6 in_data 0 16 } } }
	kernel_data_V_3_7 { ap_none {  { kernel_data_V_3_7 in_data 0 16 } } }
	kernel_data_V_3_8 { ap_none {  { kernel_data_V_3_8 in_data 0 16 } } }
	kernel_data_V_3_9 { ap_none {  { kernel_data_V_3_9 in_data 0 16 } } }
	kernel_data_V_3_10 { ap_none {  { kernel_data_V_3_10 in_data 0 16 } } }
	kernel_data_V_3_11 { ap_none {  { kernel_data_V_3_11 in_data 0 16 } } }
	kernel_data_V_3_12 { ap_none {  { kernel_data_V_3_12 in_data 0 16 } } }
	kernel_data_V_3_13 { ap_none {  { kernel_data_V_3_13 in_data 0 16 } } }
	kernel_data_V_3_14 { ap_none {  { kernel_data_V_3_14 in_data 0 16 } } }
	kernel_data_V_3_15 { ap_none {  { kernel_data_V_3_15 in_data 0 16 } } }
	kernel_data_V_3_16 { ap_none {  { kernel_data_V_3_16 in_data 0 16 } } }
	kernel_data_V_3_17 { ap_none {  { kernel_data_V_3_17 in_data 0 16 } } }
	kernel_data_V_3_18 { ap_none {  { kernel_data_V_3_18 in_data 0 16 } } }
	kernel_data_V_3_19 { ap_none {  { kernel_data_V_3_19 in_data 0 16 } } }
	kernel_data_V_3_20 { ap_none {  { kernel_data_V_3_20 in_data 0 16 } } }
	kernel_data_V_3_21 { ap_none {  { kernel_data_V_3_21 in_data 0 16 } } }
	kernel_data_V_3_22 { ap_none {  { kernel_data_V_3_22 in_data 0 16 } } }
	kernel_data_V_3_23 { ap_none {  { kernel_data_V_3_23 in_data 0 16 } } }
	kernel_data_V_3_24 { ap_none {  { kernel_data_V_3_24 in_data 0 16 } } }
	kernel_data_V_3_25 { ap_none {  { kernel_data_V_3_25 in_data 0 16 } } }
	kernel_data_V_3_26 { ap_none {  { kernel_data_V_3_26 in_data 0 16 } } }
	kernel_data_V_3_27 { ap_none {  { kernel_data_V_3_27 in_data 0 16 } } }
	kernel_data_V_3_28 { ap_none {  { kernel_data_V_3_28 in_data 0 16 } } }
	kernel_data_V_3_29 { ap_none {  { kernel_data_V_3_29 in_data 0 16 } } }
	kernel_data_V_3_30 { ap_none {  { kernel_data_V_3_30 in_data 0 16 } } }
	kernel_data_V_3_31 { ap_none {  { kernel_data_V_3_31 in_data 0 16 } } }
	kernel_data_V_3_32 { ap_none {  { kernel_data_V_3_32 in_data 0 16 } } }
	kernel_data_V_3_33 { ap_none {  { kernel_data_V_3_33 in_data 0 16 } } }
	kernel_data_V_3_34 { ap_none {  { kernel_data_V_3_34 in_data 0 16 } } }
	kernel_data_V_3_35 { ap_none {  { kernel_data_V_3_35 in_data 0 16 } } }
}
