Analysis & Synthesis report for rs_encoder
Tue Jan 13 12:40:53 2026
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |rs_encoder|state
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jan 13 12:40:53 2026       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; rs_encoder                                  ;
; Top-level Entity Name           ; rs_encoder                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 314                                         ;
; Total pins                      ; 26                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; rs_encoder         ; rs_encoder         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-14        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+-----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+-----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; ../../../00_rtl/fec/rs_encoder.sv       ; yes             ; User SystemVerilog HDL File  ; F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv       ;         ;
; ../../../00_rtl/fec/gf_mul_constants.sv ; yes             ; User SystemVerilog HDL File  ; F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv ;         ;
+-----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 250       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 391       ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 108       ;
;     -- 5 input functions                    ; 163       ;
;     -- 4 input functions                    ; 87        ;
;     -- <=3 input functions                  ; 32        ;
;                                             ;           ;
; Dedicated logic registers                   ; 314       ;
;                                             ;           ;
; I/O pins                                    ; 26        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 314       ;
; Total fan-out                               ; 3743      ;
; Average fan-out                             ; 4.94      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------+------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name              ; Entity Name      ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------+------------------+--------------+
; |rs_encoder                ; 391 (377)           ; 314 (314)                 ; 0                 ; 0          ; 26   ; 0            ; |rs_encoder                      ; rs_encoder       ; work         ;
;    |gf_mul_const_g0:u0|    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rs_encoder|gf_mul_const_g0:u0   ; gf_mul_const_g0  ; work         ;
;    |gf_mul_const_g15:u15|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rs_encoder|gf_mul_const_g15:u15 ; gf_mul_const_g15 ; work         ;
;    |gf_mul_const_g26:u26|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rs_encoder|gf_mul_const_g26:u26 ; gf_mul_const_g26 ; work         ;
;    |gf_mul_const_g29:u29|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rs_encoder|gf_mul_const_g29:u29 ; gf_mul_const_g29 ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |rs_encoder|state                    ;
+--------------+------------+--------------+-----------+
; Name         ; state.IDLE ; state.PARITY ; state.MSG ;
+--------------+------------+--------------+-----------+
; state.IDLE   ; 0          ; 0            ; 0         ;
; state.MSG    ; 1          ; 0            ; 1         ;
; state.PARITY ; 1          ; 1            ; 0         ;
+--------------+------------+--------------+-----------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 314   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 291   ;
; Number of registers using Asynchronous Clear ; 313   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 290   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 290 bits  ; 870 LEs       ; 0 LEs                ; 870 LEs                ; Yes        ; |rs_encoder|res[25][6]     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |rs_encoder|data_out       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |rs_encoder|count          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |rs_encoder|Selector12     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 314                         ;
;     CLR               ; 22                          ;
;     CLR SLD           ; 1                           ;
;     ENA CLR SLD       ; 290                         ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 391                         ;
;     arith             ; 10                          ;
;         1 data inputs ; 10                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 380                         ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 87                          ;
;         5 data inputs ; 163                         ;
;         6 data inputs ; 108                         ;
; boundary_port         ; 26                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jan 13 12:40:44 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rs_encoder -c rs_encoder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /work/projects/capstoneproject3/00_rtl/fec/rs_encoder.sv
    Info (12023): Found entity 1: rs_encoder File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 4
Info (12021): Found 30 design units, including 30 entities, in source file /work/projects/capstoneproject3/00_rtl/fec/gf_mul_constants.sv
    Info (12023): Found entity 1: gf_mul_const_g0 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 4
    Info (12023): Found entity 2: gf_mul_const_g1 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 20
    Info (12023): Found entity 3: gf_mul_const_g2 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 36
    Info (12023): Found entity 4: gf_mul_const_g3 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 52
    Info (12023): Found entity 5: gf_mul_const_g4 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 68
    Info (12023): Found entity 6: gf_mul_const_g5 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 84
    Info (12023): Found entity 7: gf_mul_const_g6 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 100
    Info (12023): Found entity 8: gf_mul_const_g7 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 116
    Info (12023): Found entity 9: gf_mul_const_g8 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 132
    Info (12023): Found entity 10: gf_mul_const_g9 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 148
    Info (12023): Found entity 11: gf_mul_const_g10 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 164
    Info (12023): Found entity 12: gf_mul_const_g11 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 180
    Info (12023): Found entity 13: gf_mul_const_g12 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 196
    Info (12023): Found entity 14: gf_mul_const_g13 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 212
    Info (12023): Found entity 15: gf_mul_const_g14 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 228
    Info (12023): Found entity 16: gf_mul_const_g15 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 244
    Info (12023): Found entity 17: gf_mul_const_g16 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 260
    Info (12023): Found entity 18: gf_mul_const_g17 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 276
    Info (12023): Found entity 19: gf_mul_const_g18 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 292
    Info (12023): Found entity 20: gf_mul_const_g19 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 308
    Info (12023): Found entity 21: gf_mul_const_g20 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 324
    Info (12023): Found entity 22: gf_mul_const_g21 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 340
    Info (12023): Found entity 23: gf_mul_const_g22 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 356
    Info (12023): Found entity 24: gf_mul_const_g23 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 372
    Info (12023): Found entity 25: gf_mul_const_g24 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 388
    Info (12023): Found entity 26: gf_mul_const_g25 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 404
    Info (12023): Found entity 27: gf_mul_const_g26 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 420
    Info (12023): Found entity 28: gf_mul_const_g27 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 436
    Info (12023): Found entity 29: gf_mul_const_g28 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 452
    Info (12023): Found entity 30: gf_mul_const_g29 File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/gf_mul_constants.sv Line: 468
Info (12127): Elaborating entity "rs_encoder" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at rs_encoder.sv(115): truncated value with size 32 to match size of target (10) File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 115
Warning (10230): Verilog HDL assignment warning at rs_encoder.sv(138): truncated value with size 32 to match size of target (10) File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 138
Info (12128): Elaborating entity "gf_mul_const_g0" for hierarchy "gf_mul_const_g0:u0" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 38
Info (12128): Elaborating entity "gf_mul_const_g1" for hierarchy "gf_mul_const_g1:u1" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 39
Info (12128): Elaborating entity "gf_mul_const_g2" for hierarchy "gf_mul_const_g2:u2" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 40
Info (12128): Elaborating entity "gf_mul_const_g3" for hierarchy "gf_mul_const_g3:u3" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 41
Info (12128): Elaborating entity "gf_mul_const_g4" for hierarchy "gf_mul_const_g4:u4" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 42
Info (12128): Elaborating entity "gf_mul_const_g5" for hierarchy "gf_mul_const_g5:u5" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 43
Info (12128): Elaborating entity "gf_mul_const_g6" for hierarchy "gf_mul_const_g6:u6" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 44
Info (12128): Elaborating entity "gf_mul_const_g7" for hierarchy "gf_mul_const_g7:u7" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 45
Info (12128): Elaborating entity "gf_mul_const_g8" for hierarchy "gf_mul_const_g8:u8" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 46
Info (12128): Elaborating entity "gf_mul_const_g9" for hierarchy "gf_mul_const_g9:u9" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 47
Info (12128): Elaborating entity "gf_mul_const_g10" for hierarchy "gf_mul_const_g10:u10" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 48
Info (12128): Elaborating entity "gf_mul_const_g11" for hierarchy "gf_mul_const_g11:u11" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 49
Info (12128): Elaborating entity "gf_mul_const_g12" for hierarchy "gf_mul_const_g12:u12" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 50
Info (12128): Elaborating entity "gf_mul_const_g13" for hierarchy "gf_mul_const_g13:u13" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 51
Info (12128): Elaborating entity "gf_mul_const_g14" for hierarchy "gf_mul_const_g14:u14" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 52
Info (12128): Elaborating entity "gf_mul_const_g15" for hierarchy "gf_mul_const_g15:u15" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 53
Info (12128): Elaborating entity "gf_mul_const_g16" for hierarchy "gf_mul_const_g16:u16" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 54
Info (12128): Elaborating entity "gf_mul_const_g17" for hierarchy "gf_mul_const_g17:u17" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 55
Info (12128): Elaborating entity "gf_mul_const_g18" for hierarchy "gf_mul_const_g18:u18" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 56
Info (12128): Elaborating entity "gf_mul_const_g19" for hierarchy "gf_mul_const_g19:u19" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 57
Info (12128): Elaborating entity "gf_mul_const_g20" for hierarchy "gf_mul_const_g20:u20" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 58
Info (12128): Elaborating entity "gf_mul_const_g21" for hierarchy "gf_mul_const_g21:u21" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 59
Info (12128): Elaborating entity "gf_mul_const_g22" for hierarchy "gf_mul_const_g22:u22" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 60
Info (12128): Elaborating entity "gf_mul_const_g23" for hierarchy "gf_mul_const_g23:u23" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 61
Info (12128): Elaborating entity "gf_mul_const_g24" for hierarchy "gf_mul_const_g24:u24" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 62
Info (12128): Elaborating entity "gf_mul_const_g25" for hierarchy "gf_mul_const_g25:u25" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 63
Info (12128): Elaborating entity "gf_mul_const_g26" for hierarchy "gf_mul_const_g26:u26" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 64
Info (12128): Elaborating entity "gf_mul_const_g27" for hierarchy "gf_mul_const_g27:u27" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 65
Info (12128): Elaborating entity "gf_mul_const_g28" for hierarchy "gf_mul_const_g28:u28" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 66
Info (12128): Elaborating entity "gf_mul_const_g29" for hierarchy "gf_mul_const_g29:u29" File: F:/Work/Projects/CapstoneProject3/00_rtl/fec/rs_encoder.sv Line: 67
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 417 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 391 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4907 megabytes
    Info: Processing ended: Tue Jan 13 12:40:53 2026
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:14


