
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.639372                       # Number of seconds simulated
sim_ticks                                2639371539500                       # Number of ticks simulated
final_tick                               2639371539500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199054                       # Simulator instruction rate (inst/s)
host_op_rate                                   199054                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5390397376                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732004                       # Number of bytes of host memory used
host_seconds                                   489.64                       # Real time elapsed on the host
sim_insts                                    97465665                       # Number of instructions simulated
sim_ops                                      97465665                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       104530304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       308690816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          413225216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    104530304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     104530304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54448128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54448128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           816643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2411647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3228322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        425376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             425376                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           39604240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          116956181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             156561973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      39604240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39604240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20629202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20629202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20629202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          39604240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         116956181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            177191175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3228322                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     425376                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6456644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   850752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              410359744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2865472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54016512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               413225216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54448128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  44773                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6724                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            644010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            312294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            375648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            270989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            380110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            269864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            378206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            376160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            561755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           459318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           448784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           381427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           456159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           427353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           339957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             53770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             56842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             60584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            51221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            50125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            52069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            79982                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        10                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5685                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2639371526500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6456644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               850752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3206528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3205279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      6                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  48321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  48584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  48649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  48933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  48906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11725                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1158543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    400.825437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   281.050994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.884043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18153      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       479994     41.43%     43.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       214932     18.55%     61.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        94366      8.15%     69.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        50279      4.34%     74.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38043      3.28%     77.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27444      2.37%     79.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21686      1.87%     81.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       213646     18.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1158543                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.085941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4605.369827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        50452    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50453                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.728599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.668650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.125254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         50083     99.27%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31           332      0.66%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            28      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50453                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 123116129062                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            243338710312                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32059355000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19201.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37951.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       155.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    156.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5426889                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  670436                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     722383.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3375035160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1793854755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             21141240120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2011558320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32514456000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          43231574190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1199496480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    121329533670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     14641242720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     537680913240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           778921870575                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            295.116417                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2541434230250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    882794000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   13762730000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2237233341000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  38127417750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   83290702500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 266074554250                       # Time in different power states
system.mem_ctrls_1.actEnergy               4897040400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2602815930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             24639518820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2394163440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         32409967200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          47215746510                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1173249600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    115107133230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     14790744000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     539030402040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           784265098440                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            297.140848                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2532764486250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    984387750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   13721632000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2241817781250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  38517879000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   91901033500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 252428826000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17013130                       # DTB read hits
system.cpu.dtb.read_misses                      12434                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   817021                       # DTB read accesses
system.cpu.dtb.write_hits                     8895216                       # DTB write hits
system.cpu.dtb.write_misses                      1307                       # DTB write misses
system.cpu.dtb.write_acv                          169                       # DTB write access violations
system.cpu.dtb.write_accesses                  324494                       # DTB write accesses
system.cpu.dtb.data_hits                     25908346                       # DTB hits
system.cpu.dtb.data_misses                      13741                       # DTB misses
system.cpu.dtb.data_acv                           267                       # DTB access violations
system.cpu.dtb.data_accesses                  1141515                       # DTB accesses
system.cpu.itb.fetch_hits                     5687606                       # ITB hits
system.cpu.itb.fetch_misses                      6040                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5693646                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14132                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7066                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     310798830.384942                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    451996850.475982                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7066    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       110000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7066                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    443267004000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2196104535500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5278743079                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7066                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4479      2.07%      2.07% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.10% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                198998     91.81%     93.91% # number of callpals executed
system.cpu.kern.callpal::rdps                    6147      2.84%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rti                     6233      2.88%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 216748                       # number of callpals executed
system.cpu.kern.inst.hwrei                     239548                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6915                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1968                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2303                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2028                      
system.cpu.kern.mode_good::user                  1968                      
system.cpu.kern.mode_good::idle                    60                      
system.cpu.kern.mode_switch_good::kernel     0.293275                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.026053                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.362596                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       353068262000     13.38%     13.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          10136114000      0.38%     13.76% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2276164946500     86.24%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4480                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    83080     39.95%     39.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     119      0.06%     40.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2631      1.27%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  122151     58.73%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               207981                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81543     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      119      0.07%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2631      1.59%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81544     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165837                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2488159339000     94.27%     94.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               238373000      0.01%     94.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1706150500      0.06%     94.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            149265462000      5.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2639369324500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981500                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.667567                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.797366                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                    97465665                       # Number of instructions committed
system.cpu.committedOps                      97465665                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              94457822                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 424375                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2921420                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     12573498                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     94457822                       # number of integer instructions
system.cpu.num_fp_insts                        424375                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           129794715                       # number of times the integer registers were read
system.cpu.num_int_register_writes           71784358                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               176828                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              179793                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      25967111                       # number of memory refs
system.cpu.num_load_insts                    17054349                       # Number of load instructions
system.cpu.num_store_insts                    8912762                       # Number of store instructions
system.cpu.num_idle_cycles               4392209070.998336                       # Number of idle cycles
system.cpu.num_busy_cycles               886534008.001664                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.167944                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.832056                       # Percentage of idle cycles
system.cpu.Branches                          16111888                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1595241      1.64%      1.64% # Class of executed instruction
system.cpu.op_class::IntAlu                  67985334     69.74%     71.38% # Class of executed instruction
system.cpu.op_class::IntMult                   186968      0.19%     71.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                  117364      0.12%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4179      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::MemRead                 17357144     17.81%     89.50% # Class of executed instruction
system.cpu.op_class::MemWrite                 8839394      9.07%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead              154992      0.16%     98.73% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             147840      0.15%     98.88% # Class of executed instruction
system.cpu.op_class::IprAccess                1091217      1.12%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97479673                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2816662                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.996955                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23105527                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2816662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.203159                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          79751500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.996955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         832560150                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        832560150                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14210869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14210869                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8306360                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8306360                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       279412                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       279412                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       316040                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       316040                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22517229                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22517229                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22517229                       # number of overall hits
system.cpu.dcache.overall_hits::total        22517229                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2506872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2506872                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       272239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       272239                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        37688                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        37688                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2779111                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2779111                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2779111                       # number of overall misses
system.cpu.dcache.overall_misses::total       2779111                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 203801502500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 203801502500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22605108500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22605108500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2455600500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2455600500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 226406611000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 226406611000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 226406611000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 226406611000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16717741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16717741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8578599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8578599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       317100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       317100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       316040                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       316040                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25296340                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25296340                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25296340                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25296340                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.149953                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.149953                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031735                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.118852                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.118852                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109862                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109862                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109862                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109862                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81297.131445                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81297.131445                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83034.056472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83034.056472                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 65156.031097                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65156.031097                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81467.278925                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81467.278925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81467.278925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81467.278925                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       544540                       # number of writebacks
system.cpu.dcache.writebacks::total            544540                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2506872                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2506872                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       272239                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272239                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        37688                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        37688                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2779111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2779111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2779111                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2779111                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6976                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6976                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10411                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10411                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17387                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17387                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 201294630500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 201294630500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22332869500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22332869500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2417912500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2417912500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 223627500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 223627500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 223627500000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 223627500000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1561831500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1561831500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1561831500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1561831500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.149953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.149953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.118852                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.118852                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.109862                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109862                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.109862                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109862                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80297.131445                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80297.131445                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82034.056472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82034.056472                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 64156.031097                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64156.031097                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80467.278925                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80467.278925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80467.278925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80467.278925                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 223886.396216                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223886.396216                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89827.543567                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89827.543567                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1649008                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.996193                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95827820                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1649008                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.112405                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         884736500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.996193                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999941                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196608582                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196608582                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     95830440                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        95830440                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      95830440                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         95830440                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     95830440                       # number of overall hits
system.cpu.icache.overall_hits::total        95830440                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1649234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1649234                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1649234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1649234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1649234                       # number of overall misses
system.cpu.icache.overall_misses::total       1649234                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  89419101500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  89419101500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  89419101500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  89419101500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  89419101500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  89419101500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97479674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97479674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97479674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97479674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97479674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97479674                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.016919                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016919                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.016919                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016919                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.016919                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016919                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54218.565407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54218.565407                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54218.565407                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54218.565407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54218.565407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54218.565407                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1649008                       # number of writebacks
system.cpu.icache.writebacks::total           1649008                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1649234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1649234                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1649234                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1649234                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1649234                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1649234                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  87769867500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  87769867500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  87769867500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  87769867500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  87769867500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  87769867500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016919                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016919                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016919                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016919                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016919                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016919                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53218.565407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53218.565407                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53218.565407                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53218.565407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53218.565407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53218.565407                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7154                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7154                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32635                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32635                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5924                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6052                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34774                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79578                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23696                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3829                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47532                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2897468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6379500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               649000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                22500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                23000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              200500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            17139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1899000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5388000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               85000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           208543336                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24363000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22804000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22394                       # number of replacements
system.iocache.tags.tagsinuse                0.166868                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22394                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2584318273000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.166868                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.020859                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.020859                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               201618                       # Number of tag accesses
system.iocache.tags.data_accesses              201618                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          178                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              178                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        22224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22224                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        22402                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22402                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        22402                       # number of overall misses
system.iocache.overall_misses::total            22402                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     27535883                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     27535883                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   2761949453                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2761949453                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   2789485336                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2789485336                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   2789485336                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2789485336                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            178                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        22402                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22402                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        22402                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22402                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 154695.971910                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 154695.971910                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 124277.783162                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 124277.783162                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124519.477547                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124519.477547                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124519.477547                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124519.477547                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1419                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    50.678571                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22216                       # number of writebacks
system.iocache.writebacks::total                22216                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          178                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        22224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        22402                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22402                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        22402                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22402                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     18635883                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18635883                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1650487123                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1650487123                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   1669123006                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1669123006                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   1669123006                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1669123006                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 104695.971910                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 104695.971910                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 74265.979257                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 74265.979257                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74507.767431                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74507.767431                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74507.767431                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74507.767431                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   3368577                       # number of replacements
system.l2.tags.tagsinuse                   511.983095                       # Cycle average of tags in use
system.l2.tags.total_refs                     5502761                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3368577                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.633557                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 132965000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       28.870614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        239.831304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        243.281177                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.056388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.468421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.475159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999967                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1146454145                       # Number of tag accesses
system.l2.tags.data_accesses               1146454145                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       544540                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           544540                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1648245                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1648245                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              37050                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37050                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          832579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             832579                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         368036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            368036                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                832579                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                405086                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1237665                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               832579                       # number of overall hits
system.l2.overall_hits::cpu.data               405086                       # number of overall hits
system.l2.overall_hits::total                 1237665                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           235180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              235180                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        816643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           816643                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2176524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2176524                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              816643                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2411704                       # number of demand (read+write) misses
system.l2.demand_misses::total                3228347                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             816643                       # number of overall misses
system.l2.overall_misses::cpu.data            2411704                       # number of overall misses
system.l2.overall_misses::total               3228347                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21525551500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21525551500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  76484378000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  76484378000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 195929248500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 195929248500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   76484378000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  217454800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     293939178000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  76484378000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 217454800000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    293939178000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       544540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       544540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1648245                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1648245                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         272230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1649222                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1649222                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2544560                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2544560                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1649222                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2816790                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4466012                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1649222                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2816790                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4466012                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.863902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.863902                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.495169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.495169                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.855364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.855364                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.495169                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.856189                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.722870                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.495169                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.856189                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.722870                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91527.984948                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91527.984948                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 93657.054551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93657.054551                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 90019.337485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90019.337485                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 93657.054551                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90166.454921                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91049.437375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 93657.054551                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90166.454921                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91049.437375                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               403160                       # number of writebacks
system.l2.writebacks::total                    403160                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        53478                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         53478                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       235180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         235180                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       816643                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       816643                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2176524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2176524                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         816643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2411704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3228347                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        816643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2411704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3228347                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6976                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6976                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10411                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10411                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17387                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17387                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19173751500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19173751500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  68317948000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  68317948000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 174164008500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 174164008500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  68317948000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 193337760000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 261655708000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  68317948000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 193337760000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 261655708000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1466543500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1466543500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1466543500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1466543500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.863902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.863902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.495169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.495169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.855364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.855364                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.495169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.856189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.722870                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.495169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.856189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.722870                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81527.984948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81527.984948                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83657.054551                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83657.054551                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 80019.337485                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80019.337485                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83657.054551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80166.454921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81049.437375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83657.054551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80166.454921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81049.437375                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 210226.992546                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210226.992546                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84347.127164                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84347.127164                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       6506423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3255901                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          203                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6976                       # Transaction distribution
system.membus.trans_dist::ReadResp            3000321                       # Transaction distribution
system.membus.trans_dist::WriteReq              10411                       # Transaction distribution
system.membus.trans_dist::WriteResp             10411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       425376                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2824603                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235180                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2993345                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22224                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9684222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9718996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9763824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        47532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    464825600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    464873132                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               467720876                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              203                       # Total snoops (count)
system.membus.snoopTraffic                      25984                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3268146                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000062                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007881                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3267943     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     203      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3268146                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31827500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9983296360                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1694300                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        30214859016                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      8931703                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4465755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1940                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         195214                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       195203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6976                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4200916                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10411                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       947700                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1649008                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5237539                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272230                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272230                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1649234                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2544706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4947464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8485180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13432644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    422173440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    430316460                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              852489900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3368881                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51624704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7852143                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025110                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.156468                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7654988     97.49%     97.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 197144      2.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7852143                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8866846500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           414153                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4123085000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7054161000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2639371539500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006956                       # Number of seconds simulated
sim_ticks                                  6955723000                       # Number of ticks simulated
final_tick                               2646327262500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               11553253                       # Simulator instruction rate (inst/s)
host_op_rate                                 11553233                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              810057499                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733028                       # Number of bytes of host memory used
host_seconds                                     8.59                       # Real time elapsed on the host
sim_insts                                    99204028                       # Number of instructions simulated
sim_ops                                      99204028                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2327680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2781824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5109504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2327680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2327680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2078208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2078208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            21733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16236                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16236                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          334642423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          399933120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             734575543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     334642423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        334642423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       298776705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            298776705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       298776705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         334642423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         399933120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1033352248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       39918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16236                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79836                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5069568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2078144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5109504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2078208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    624                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2060                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1535                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6955723000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 79836                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3227                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.466064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   236.558180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.131303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          341      1.56%      1.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10786     49.26%     50.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4239     19.36%     70.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1851      8.45%     78.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          987      4.51%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          560      2.56%     85.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          400      1.83%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          347      1.58%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2383     10.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21894                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.201385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.887567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.420151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1077     57.38%     57.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           403     21.47%     78.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           178      9.48%     88.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           92      4.90%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           50      2.66%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           27      1.44%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            8      0.43%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           11      0.59%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            7      0.37%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            6      0.32%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.11%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            5      0.27%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            6      0.32%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1877                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.299414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.120834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.837809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1305     69.53%     69.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      5.54%     75.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              178      9.48%     84.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               40      2.13%     86.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      2.24%     88.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               35      1.86%     90.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               51      2.72%     93.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      1.65%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      1.07%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      1.12%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.69%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.75%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.37%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.27%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.16%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.05%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                3      0.16%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1877                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1929697250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3414922250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  396060000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24361.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43111.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       728.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       298.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    734.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    298.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    61762                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28027                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     123868.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 63417480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33707190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               231021840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               87367140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         537810000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            696286350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             15714720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1995241110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       277356480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         80655300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4018667400                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            577.749775                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5387812250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     11425250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     227626000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    289845000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    722309500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1328859500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4375657750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 92905680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 49380540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               334551840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               82131480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         537195360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            770671350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14310240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2065193220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       180184320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         61328640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4187966250                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            602.089280                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5228174250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8250000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     227312000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    229973500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    469294000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1491986750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4528906750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       327518                       # DTB read hits
system.cpu.dtb.read_misses                       1499                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    75836                       # DTB read accesses
system.cpu.dtb.write_hits                      259164                       # DTB write hits
system.cpu.dtb.write_misses                       267                       # DTB write misses
system.cpu.dtb.write_acv                           44                       # DTB write access violations
system.cpu.dtb.write_accesses                   39369                       # DTB write accesses
system.cpu.dtb.data_hits                       586682                       # DTB hits
system.cpu.dtb.data_misses                       1766                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                   115205                       # DTB accesses
system.cpu.itb.fetch_hits                      426692                       # ITB hits
system.cpu.itb.fetch_misses                       833                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  427525                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286038.776774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6919723000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     36000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         13911446                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   233      5.31%      5.31% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.32%      5.63% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3554     80.98%     86.60% # number of callpals executed
system.cpu.kern.callpal::rdps                     101      2.30%     88.90% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.05%     88.95% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.05%     89.00% # number of callpals executed
system.cpu.kern.callpal::rti                      373      8.50%     97.49% # number of callpals executed
system.cpu.kern.callpal::callsys                   76      1.73%     99.23% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.27%     99.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                  21      0.48%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4389                       # number of callpals executed
system.cpu.kern.inst.hwrei                       7089                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               606                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 342                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 342                      
system.cpu.kern.mode_good::user                   342                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.564356                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.721519                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5842353500     83.99%     83.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1113297500     16.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      233                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1663     41.99%     41.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.66%     42.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.18%     42.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2264     57.17%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3960                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1660     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.78%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.21%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1660     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3353                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5257434000     75.59%     75.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                47834500      0.69%     76.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10694000      0.15%     76.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1639688500     23.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           6955651000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998196                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.733216                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.846717                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                     1738363                       # Number of instructions committed
system.cpu.committedOps                       1738363                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1673272                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   5813                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       54469                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       176266                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1673272                       # number of integer instructions
system.cpu.num_fp_insts                          5813                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2305155                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1216084                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3426                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3326                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                        591422                       # number of memory refs
system.cpu.num_load_insts                      331240                       # Number of load instructions
system.cpu.num_store_insts                     260182                       # Number of store instructions
system.cpu.num_idle_cycles               71999.999990                       # Number of idle cycles
system.cpu.num_busy_cycles               13839446.000010                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.994824                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.005176                       # Percentage of idle cycles
system.cpu.Branches                            246307                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 30185      1.73%      1.73% # Class of executed instruction
system.cpu.op_class::IntAlu                   1057855     60.79%     62.52% # Class of executed instruction
system.cpu.op_class::IntMult                     2233      0.13%     62.65% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1640      0.09%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                      11      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                     254      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::MemRead                   341049     19.60%     82.36% # Class of executed instruction
system.cpu.op_class::MemWrite                  259212     14.90%     97.26% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2030      0.12%     97.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1878      0.11%     97.48% # Class of executed instruction
system.cpu.op_class::IprAccess                  43850      2.52%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1740197                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             31050                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              564254                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.097825                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18851562                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18851562                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       301037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          301037                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       244570                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         244570                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5408                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5408                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6075                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6075                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        545607                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           545607                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       545607                       # number of overall hits
system.cpu.dcache.overall_hits::total          545607                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21852                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21852                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8389                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          810                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          810                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        30241                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30241                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        30241                       # number of overall misses
system.cpu.dcache.overall_misses::total         30241                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1510926500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1510926500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    713100500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    713100500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     55122500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     55122500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2224027000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2224027000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2224027000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2224027000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       322889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       322889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       252959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       252959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6075                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6075                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       575848                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       575848                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       575848                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       575848                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.067677                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067677                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.033163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033163                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.130267                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.130267                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.052516                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052516                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.052516                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052516                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69143.625297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69143.625297                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85004.231732                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85004.231732                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 68052.469136                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68052.469136                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73543.434410                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73543.434410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73543.434410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73543.434410                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        14634                       # number of writebacks
system.cpu.dcache.writebacks::total             14634                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        21852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21852                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8389                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8389                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          810                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          810                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        30241                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30241                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1489074500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1489074500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    704711500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    704711500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     54312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     54312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2193786000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2193786000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2193786000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2193786000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    137376500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    137376500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    137376500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    137376500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.067677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033163                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033163                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.130267                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.130267                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.052516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.052516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052516                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68143.625297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68143.625297                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84004.231732                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84004.231732                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 67052.469136                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67052.469136                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72543.434410                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72543.434410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72543.434410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72543.434410                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 225207.377049                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225207.377049                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 127911.080074                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 127911.080074                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             41077                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.998473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1701737                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41141                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.363530                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.998473                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3521474                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3521474                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1699117                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1699117                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1699117                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1699117                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1699117                       # number of overall hits
system.cpu.icache.overall_hits::total         1699117                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        41080                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41080                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        41080                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41080                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        41080                       # number of overall misses
system.cpu.icache.overall_misses::total         41080                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2101156000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2101156000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2101156000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2101156000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2101156000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2101156000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1740197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1740197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1740197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1740197                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1740197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1740197                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.023607                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023607                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.023607                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023607                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.023607                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023607                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51147.906524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51147.906524                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51147.906524                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51147.906524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51147.906524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51147.906524                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        41077                       # number of writebacks
system.cpu.icache.writebacks::total             41077                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        41080                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41080                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        41080                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41080                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        41080                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41080                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2060076000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2060076000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2060076000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2060076000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2060076000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2060076000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.023607                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023607                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.023607                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023607                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.023607                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023607                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50147.906524                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50147.906524                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50147.906524                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50147.906524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50147.906524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50147.906524                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  87                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   724992                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         90                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  637                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 637                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6128                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6128                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1735                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   726943                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               102500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               86500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              909500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              666500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            53128539                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.8                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1684000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             5718000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 5691                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 5699                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                51219                       # Number of tag accesses
system.iocache.tags.data_accesses               51219                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide           27                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               27                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         5664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         5664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         5691                       # number of demand (read+write) misses
system.iocache.demand_misses::total              5691                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         5691                       # number of overall misses
system.iocache.overall_misses::total             5691                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3241984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3241984                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    700746555                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    700746555                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    703988539                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    703988539                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    703988539                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    703988539                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           27                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             27                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         5691                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            5691                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         5691                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           5691                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120073.481481                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120073.481481                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 123719.377648                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 123719.377648                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123702.080302                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123702.080302                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123702.080302                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123702.080302                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            22                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            5664                       # number of writebacks
system.iocache.writebacks::total                 5664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           27                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide         5664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         5664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide         5691                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         5691                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide         5691                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         5691                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1891984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1891984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide    417484713                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    417484713                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide    419376697                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    419376697                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide    419376697                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    419376697                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70073.481481                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70073.481481                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 73708.459216                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 73708.459216                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 73691.213671                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 73691.213671                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 73691.213671                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 73691.213671                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     42226                       # number of replacements
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                      105468                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42738                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.467780                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       30.805242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        210.373254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        270.821504                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.060166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.410885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.528948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18481010                       # Number of tag accesses
system.l2.tags.data_accesses                 18481010                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        14634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14634                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        40974                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            40974                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                926                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   926                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           22895                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22895                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           8391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8391                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 22895                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  9317                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32212                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                22895                       # number of overall hits
system.l2.overall_hits::cpu.data                 9317                       # number of overall hits
system.l2.overall_hits::total                   32212                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             7462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7462                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18185                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18185                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        14271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14271                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18185                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               21733                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39918                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18185                       # number of overall misses
system.l2.overall_misses::cpu.data              21733                       # number of overall misses
system.l2.overall_misses::total                 39918                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    682216500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     682216500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1756091000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1756091000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1418629500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1418629500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1756091000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2100846000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3856937000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1756091000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2100846000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3856937000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        14634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        40974                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        40974                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        41080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          41080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        22662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             41080                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             31050                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72130                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            41080                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            31050                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72130                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.889604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.889604                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.442673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.442673                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.629733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.629733                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.442673                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.699936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.553417                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.442673                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.699936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.553417                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91425.422139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91425.422139                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96568.105582                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96568.105582                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99406.453647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99406.453647                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96568.105582                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96666.175862                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96621.499073                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96568.105582                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96666.175862                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96621.499073                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                10572                       # number of writebacks
system.l2.writebacks::total                     10572                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1383                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1383                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7462                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7462                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18185                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18185                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        14271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14271                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          21733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39918                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         21733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39918                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    607596500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    607596500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1574241000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1574241000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1275919500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1275919500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1574241000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1883516000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3457757000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1574241000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1883516000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3457757000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    129037500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    129037500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    129037500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    129037500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.889604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.889604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.442673                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.442673                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.629733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.629733                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.442673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.699936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.553417                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.442673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.699936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.553417                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81425.422139                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81425.422139                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86568.105582                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86568.105582                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89406.453647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89406.453647                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86568.105582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86666.175862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86621.499073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86568.105582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86666.175862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86621.499073                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 211536.885246                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211536.885246                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 120146.648045                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 120146.648045                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         92749                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        47141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 610                       # Transaction distribution
system.membus.trans_dist::ReadResp              33093                       # Transaction distribution
system.membus.trans_dist::WriteReq                464                       # Transaction distribution
system.membus.trans_dist::WriteResp               464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16236                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29369                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7462                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7462                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32483                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       119750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       121898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 133280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1735                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6462720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6464455                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7189447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoopTraffic                       3456                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46683                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000578                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024043                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46656     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               46683                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1786000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           224605173                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             256265                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          377081250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       144258                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        72134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3855                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3839                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             64379                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               464                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25206                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        41077                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           48070                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8388                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8388                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         41080                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22689                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       123237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        95327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                218564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10516096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5852743                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16368839                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42280                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1356672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           115458                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.036048                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.187152                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 111312     96.41%     96.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4130      3.58%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             115458                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          184320000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            75235                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         102700000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          78467500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6955723000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
