$date
	Thu Oct 31 16:36:32 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clear_ $end
$var reg 1 # clk $end
$var reg 1 $ t $end
$scope module r1 $end
$var wire 1 " clear_ $end
$var wire 1 # clk $end
$var wire 1 $ t $end
$var wire 4 % q [3:0] $end
$scope module t1 $end
$var wire 1 " clear_ $end
$var wire 1 # clock $end
$var wire 1 $ t $end
$var reg 1 & q $end
$upscope $end
$scope module t2 $end
$var wire 1 " clear_ $end
$var wire 1 ' clock $end
$var wire 1 $ t $end
$var reg 1 ( q $end
$upscope $end
$scope module t3 $end
$var wire 1 " clear_ $end
$var wire 1 ) clock $end
$var wire 1 $ t $end
$var reg 1 * q $end
$upscope $end
$scope module t4 $end
$var wire 1 " clear_ $end
$var wire 1 + clock $end
$var wire 1 $ t $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
b0 %
1$
0#
0"
b0 !
$end
#5
1#
#10
0#
#15
1#
1"
#20
1'
b1 !
b1 %
1&
0#
#25
1#
#30
1)
1(
0'
b10 !
b10 %
0&
0#
#35
1#
#40
1'
b11 !
b11 %
1&
0#
#45
1#
#50
1+
1*
0)
0(
0'
b100 !
b100 %
0&
0#
#55
1#
#60
1'
b101 !
b101 %
1&
0#
#65
1#
#70
1)
1(
0'
b110 !
b110 %
0&
0#
#75
1#
#80
1'
b111 !
b111 %
1&
0#
#85
1#
#90
1,
0+
0*
0)
0(
0'
b1000 !
b1000 %
0&
0#
#95
1#
#100
1'
b1001 !
b1001 %
1&
0#
#105
1#
#110
1)
1(
0'
b1010 !
b1010 %
0&
0#
#115
1#
#120
1'
b1011 !
b1011 %
1&
0#
#125
1#
#130
1+
1*
0)
0(
0'
b1100 !
b1100 %
0&
0#
#135
1#
#140
1'
b1101 !
b1101 %
1&
0#
#145
1#
#150
1)
1(
0'
b1110 !
b1110 %
0&
0#
#155
1#
#160
1'
b1111 !
b1111 %
1&
0#
#165
1#
#170
0,
0+
0*
0)
0(
0'
b0 !
b0 %
0&
0#
#175
1#
#180
1'
b1 !
b1 %
1&
0#
#185
1#
#190
1)
1(
0'
b10 !
b10 %
0&
0#
#195
0)
b0 !
b0 %
0(
1#
0"
#200
0#
#205
1#
1"
#210
1'
b1 !
b1 %
1&
0#
#215
1#
#220
1)
1(
0'
b10 !
b10 %
0&
0#
#225
1#
