library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Distributor is
    port (
        clk : in  STD_LOGIC;
        reset  : in  STD_LOGIC;
		  
        spi_cs : in STD_LOGIC;
		  spi_clock : in STD_LOGIC;
		  spi_mosi : in STD_LOGIC;
		  
		  byte_ready : out STD_LOGIC := '0';
		  q : out std_logic_vector(7 downto 0)
	 );
end Distributor;

architecture Behavioral of Distributor is
	signal mosi_current : std_logic;
	signal sclk_current : std_logic := '0';
	signal sclk_prev : std_logic := '0';
	signal sByteReady : std_logic := '0';
	signal data : STD_LOGIC_VECTOR (7 downto 0);
	signal counter : integer range 0 to 7 := 0;
begin
    Distributor: process (reset, clk) begin
        if (reset = '1') then -- async reset
            sclk_current <= '0';
            sclk_prev <= '0';
				data <= (others => '0');
				counter <= 0;
				sByteReady <= '0';
        elsif ( rising_edge(clk) and spi_cs = '0') then
				sclk_current <= spi_clock;
				sclk_prev <= sclk_current;
				mosi_current <= spi_mosi;
			
				--oversampled spi_clock rising edge
				if(sclk_current = '1' and sclk_prev = '0') then 
					data <= data(6 downto 0) & mosi_current; --shift one bit in	
					if (counter = 7) then --byte is ready
						counter <= 0;
						sByteReady <= '1';
					else --more bits to read
						sByteReady <= '0';
						counter <= counter + 1;
					end if;
				end if;
			end if;
				
    end process;
    
	 byte_ready <= sByteReady;
	 q <= data;
	 
end Behavioral;