# vsim -c -do "run -all; exit" "+EXEC=./memfile.dat" "+D_cache_address=84" "+D_cache_data=7" testbench 
# Start time: 16:01:49 on Sep 11,2020
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.7c linux Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dbg_pkg(fast)
# Loading work.L1_cache_sv_unit(fast)
# Loading work.Bpred_sv_unit(fast)
# Loading work.BTB_sv_unit(fast)
# Loading work.hazard_unit_sv_unit(fast)
# Loading work.branch_compute_sv_unit(fast)
# Loading work.controller_sv_unit(fast)
# Loading work.ff_stages_sv_unit(fast)
# Loading work.comb_stages_sv_unit(fast)
# Loading work.main_sv_unit(fast)
# Loading work.top_test_sv_unit(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# run -all
# testbench.dut.L1_cache found +EXEC=./memfile.dat
#  
#  
# ==> Console [0x00010000] print - writes to the addr treated as a console print msg <==
#  
#  
# 65535 
#  
# ** Note: $stop    : testbench.sv(32)
#    Time: 50 us  Iteration: 0  Instance: /testbench
# Break at testbench.sv line 32
# Stopped at testbench.sv line 32
#  exit
# End time: 16:01:50 on Sep 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
