-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sha224Accel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bitstream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    bitstream_empty_n : IN STD_LOGIC;
    bitstream_read : OUT STD_LOGIC;
    size : IN STD_LOGIC_VECTOR (63 downto 0);
    output_r : OUT STD_LOGIC_VECTOR (223 downto 0);
    output_r_ap_vld : OUT STD_LOGIC );
end;


architecture behav of sha224Accel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sha224Accel_sha224Accel,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7s6-cpga196-2I,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.547000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=1938,HLS_SYN_LUT=6692,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_C1059ED8 : STD_LOGIC_VECTOR (31 downto 0) := "11000001000001011001111011011000";
    constant ap_const_lv32_367CD507 : STD_LOGIC_VECTOR (31 downto 0) := "00110110011111001101010100000111";
    constant ap_const_lv32_3070DD17 : STD_LOGIC_VECTOR (31 downto 0) := "00110000011100001101110100010111";
    constant ap_const_lv32_F70E5939 : STD_LOGIC_VECTOR (31 downto 0) := "11110111000011100101100100111001";
    constant ap_const_lv32_FFC00B31 : STD_LOGIC_VECTOR (31 downto 0) := "11111111110000000000101100110001";
    constant ap_const_lv32_68581511 : STD_LOGIC_VECTOR (31 downto 0) := "01101000010110000001010100010001";
    constant ap_const_lv32_64F98FA7 : STD_LOGIC_VECTOR (31 downto 0) := "01100100111110011000111110100111";
    constant ap_const_lv32_BEFA4FA4 : STD_LOGIC_VECTOR (31 downto 0) := "10111110111110100100111110100100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv9_1C0 : STD_LOGIC_VECTOR (8 downto 0) := "111000000";
    constant ap_const_lv64_200 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal interHash_addr_reg_519 : STD_LOGIC_VECTOR (2 downto 0);
    signal interHash_addr_1_reg_524 : STD_LOGIC_VECTOR (2 downto 0);
    signal interHash_addr_2_reg_529 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal interHash_addr_3_reg_534 : STD_LOGIC_VECTOR (2 downto 0);
    signal interHash_addr_4_reg_539 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal interHash_addr_5_reg_544 : STD_LOGIC_VECTOR (2 downto 0);
    signal size_read_reg_549 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal counter_load_1_reg_561 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_reg_566 : STD_LOGIC_VECTOR (54 downto 0);
    signal addSize_1_loc_load_load_fu_461_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal addSize_1_loc_load_reg_571 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal or_ln_fu_464_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln_reg_575 : STD_LOGIC_VECTOR (63 downto 0);
    signal interHash_load_reg_583 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal interHash_load_1_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal interHash_load_2_reg_593 : STD_LOGIC_VECTOR (31 downto 0);
    signal interHash_load_3_reg_598 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal interHash_load_4_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_ce0 : STD_LOGIC;
    signal buffer_we0 : STD_LOGIC;
    signal buffer_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_ce1 : STD_LOGIC;
    signal buffer_we1 : STD_LOGIC;
    signal buffer_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_1_ce0 : STD_LOGIC;
    signal buffer_1_we0 : STD_LOGIC;
    signal buffer_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_1_ce1 : STD_LOGIC;
    signal buffer_1_we1 : STD_LOGIC;
    signal buffer_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_1_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_2_ce0 : STD_LOGIC;
    signal buffer_2_we0 : STD_LOGIC;
    signal buffer_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_2_ce1 : STD_LOGIC;
    signal buffer_2_we1 : STD_LOGIC;
    signal buffer_2_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_2_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_3_ce0 : STD_LOGIC;
    signal buffer_3_we0 : STD_LOGIC;
    signal buffer_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_3_ce1 : STD_LOGIC;
    signal buffer_3_we1 : STD_LOGIC;
    signal buffer_3_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_3_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_4_ce0 : STD_LOGIC;
    signal buffer_4_we0 : STD_LOGIC;
    signal buffer_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_4_ce1 : STD_LOGIC;
    signal buffer_4_we1 : STD_LOGIC;
    signal buffer_4_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_4_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_5_ce0 : STD_LOGIC;
    signal buffer_5_we0 : STD_LOGIC;
    signal buffer_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_5_ce1 : STD_LOGIC;
    signal buffer_5_we1 : STD_LOGIC;
    signal buffer_5_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_5_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_6_ce0 : STD_LOGIC;
    signal buffer_6_we0 : STD_LOGIC;
    signal buffer_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_6_ce1 : STD_LOGIC;
    signal buffer_6_we1 : STD_LOGIC;
    signal buffer_6_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_6_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_7_ce0 : STD_LOGIC;
    signal buffer_7_we0 : STD_LOGIC;
    signal buffer_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_7_ce1 : STD_LOGIC;
    signal buffer_7_we1 : STD_LOGIC;
    signal buffer_7_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_7_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_8_ce0 : STD_LOGIC;
    signal buffer_8_we0 : STD_LOGIC;
    signal buffer_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_8_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_8_ce1 : STD_LOGIC;
    signal buffer_8_we1 : STD_LOGIC;
    signal buffer_8_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_8_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_9_ce0 : STD_LOGIC;
    signal buffer_9_we0 : STD_LOGIC;
    signal buffer_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_9_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_9_ce1 : STD_LOGIC;
    signal buffer_9_we1 : STD_LOGIC;
    signal buffer_9_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_9_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_10_ce0 : STD_LOGIC;
    signal buffer_10_we0 : STD_LOGIC;
    signal buffer_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_10_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_10_ce1 : STD_LOGIC;
    signal buffer_10_we1 : STD_LOGIC;
    signal buffer_10_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_10_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_11_ce0 : STD_LOGIC;
    signal buffer_11_we0 : STD_LOGIC;
    signal buffer_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_11_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_11_ce1 : STD_LOGIC;
    signal buffer_11_we1 : STD_LOGIC;
    signal buffer_11_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_11_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_12_ce0 : STD_LOGIC;
    signal buffer_12_we0 : STD_LOGIC;
    signal buffer_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_12_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_12_ce1 : STD_LOGIC;
    signal buffer_12_we1 : STD_LOGIC;
    signal buffer_12_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_12_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_13_ce0 : STD_LOGIC;
    signal buffer_13_we0 : STD_LOGIC;
    signal buffer_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_13_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_13_ce1 : STD_LOGIC;
    signal buffer_13_we1 : STD_LOGIC;
    signal buffer_13_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_13_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_14_ce0 : STD_LOGIC;
    signal buffer_14_we0 : STD_LOGIC;
    signal buffer_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_14_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_14_ce1 : STD_LOGIC;
    signal buffer_14_we1 : STD_LOGIC;
    signal buffer_14_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_14_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_15_ce0 : STD_LOGIC;
    signal buffer_15_we0 : STD_LOGIC;
    signal buffer_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_15_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_15_ce1 : STD_LOGIC;
    signal buffer_15_we1 : STD_LOGIC;
    signal buffer_15_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_15_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal interHash_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal interHash_ce0 : STD_LOGIC;
    signal interHash_we0 : STD_LOGIC;
    signal interHash_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal interHash_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal interHash_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal wordsout_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal wordsout_ce0 : STD_LOGIC;
    signal wordsout_we0 : STD_LOGIC;
    signal wordsout_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal message_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal message_ce0 : STD_LOGIC;
    signal message_we0 : STD_LOGIC;
    signal message_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_done : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_idle : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_ready : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_bitstream_read : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_addSize_1_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_addSize_1_out_ap_vld : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_done : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_idle : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_ready : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_bitstream_read : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_addSize_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_addSize_2_out_ap_vld : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_idle : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_ready : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_done : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_idle : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_ready : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce1 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce1 : STD_LOGIC;
    signal grp_chunkProcessor_fu_427_ap_start : STD_LOGIC;
    signal grp_chunkProcessor_fu_427_ap_done : STD_LOGIC;
    signal grp_chunkProcessor_fu_427_ap_idle : STD_LOGIC;
    signal grp_chunkProcessor_fu_427_ap_ready : STD_LOGIC;
    signal grp_chunkProcessor_fu_427_input_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_chunkProcessor_fu_427_input_r_ce0 : STD_LOGIC;
    signal grp_chunkProcessor_fu_427_message_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_chunkProcessor_fu_427_message_ce0 : STD_LOGIC;
    signal grp_chunkProcessor_fu_427_output_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_chunkProcessor_fu_427_output_r_ce0 : STD_LOGIC;
    signal grp_chunkProcessor_fu_427_output_r_we0 : STD_LOGIC;
    signal grp_chunkProcessor_fu_427_output_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_idle : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_ready : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_ce0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_we0 : STD_LOGIC;
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal addSize_reg_282 : STD_LOGIC_VECTOR (0 downto 0);
    signal addSize_2_reg_305 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_phi_mux_iterneeded_phi_fu_298_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal iterneeded_reg_294 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal iterneeded_1_reg_318 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start_reg : STD_LOGIC := '0';
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_chunkProcessor_fu_427_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal interHash_we0_out : STD_LOGIC;
    signal counter_fu_98 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal counter_5_fu_475_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal interHash_we1_local : STD_LOGIC;
    signal interHash_d1_local : STD_LOGIC_VECTOR (31 downto 0);
    signal interHash_ce1_local : STD_LOGIC;
    signal interHash_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal interHash_we0_local : STD_LOGIC;
    signal interHash_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal interHash_ce0_local : STD_LOGIC;
    signal interHash_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_12_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bitstream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        bitstream_empty_n : IN STD_LOGIC;
        bitstream_read : OUT STD_LOGIC;
        addSize : IN STD_LOGIC_VECTOR (0 downto 0);
        counter : IN STD_LOGIC_VECTOR (63 downto 0);
        buffer_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_15_ce0 : OUT STD_LOGIC;
        buffer_15_we0 : OUT STD_LOGIC;
        buffer_15_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_15_ce1 : OUT STD_LOGIC;
        buffer_15_we1 : OUT STD_LOGIC;
        buffer_15_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_14_ce0 : OUT STD_LOGIC;
        buffer_14_we0 : OUT STD_LOGIC;
        buffer_14_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_14_ce1 : OUT STD_LOGIC;
        buffer_14_we1 : OUT STD_LOGIC;
        buffer_14_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_13_ce0 : OUT STD_LOGIC;
        buffer_13_we0 : OUT STD_LOGIC;
        buffer_13_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_13_ce1 : OUT STD_LOGIC;
        buffer_13_we1 : OUT STD_LOGIC;
        buffer_13_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_12_ce0 : OUT STD_LOGIC;
        buffer_12_we0 : OUT STD_LOGIC;
        buffer_12_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_12_ce1 : OUT STD_LOGIC;
        buffer_12_we1 : OUT STD_LOGIC;
        buffer_12_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_11_ce0 : OUT STD_LOGIC;
        buffer_11_we0 : OUT STD_LOGIC;
        buffer_11_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_11_ce1 : OUT STD_LOGIC;
        buffer_11_we1 : OUT STD_LOGIC;
        buffer_11_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_10_ce0 : OUT STD_LOGIC;
        buffer_10_we0 : OUT STD_LOGIC;
        buffer_10_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_10_ce1 : OUT STD_LOGIC;
        buffer_10_we1 : OUT STD_LOGIC;
        buffer_10_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_9_ce0 : OUT STD_LOGIC;
        buffer_9_we0 : OUT STD_LOGIC;
        buffer_9_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_9_ce1 : OUT STD_LOGIC;
        buffer_9_we1 : OUT STD_LOGIC;
        buffer_9_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_8_ce0 : OUT STD_LOGIC;
        buffer_8_we0 : OUT STD_LOGIC;
        buffer_8_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_8_ce1 : OUT STD_LOGIC;
        buffer_8_we1 : OUT STD_LOGIC;
        buffer_8_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_7_ce0 : OUT STD_LOGIC;
        buffer_7_we0 : OUT STD_LOGIC;
        buffer_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_7_ce1 : OUT STD_LOGIC;
        buffer_7_we1 : OUT STD_LOGIC;
        buffer_7_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_6_ce0 : OUT STD_LOGIC;
        buffer_6_we0 : OUT STD_LOGIC;
        buffer_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_6_ce1 : OUT STD_LOGIC;
        buffer_6_we1 : OUT STD_LOGIC;
        buffer_6_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_5_ce0 : OUT STD_LOGIC;
        buffer_5_we0 : OUT STD_LOGIC;
        buffer_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_5_ce1 : OUT STD_LOGIC;
        buffer_5_we1 : OUT STD_LOGIC;
        buffer_5_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_4_ce0 : OUT STD_LOGIC;
        buffer_4_we0 : OUT STD_LOGIC;
        buffer_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_4_ce1 : OUT STD_LOGIC;
        buffer_4_we1 : OUT STD_LOGIC;
        buffer_4_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_3_ce0 : OUT STD_LOGIC;
        buffer_3_we0 : OUT STD_LOGIC;
        buffer_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_3_ce1 : OUT STD_LOGIC;
        buffer_3_we1 : OUT STD_LOGIC;
        buffer_3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_2_ce0 : OUT STD_LOGIC;
        buffer_2_we0 : OUT STD_LOGIC;
        buffer_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_2_ce1 : OUT STD_LOGIC;
        buffer_2_we1 : OUT STD_LOGIC;
        buffer_2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_1_ce0 : OUT STD_LOGIC;
        buffer_1_we0 : OUT STD_LOGIC;
        buffer_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_1_ce1 : OUT STD_LOGIC;
        buffer_1_we1 : OUT STD_LOGIC;
        buffer_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_we0 : OUT STD_LOGIC;
        buffer_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_r_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_r_ce1 : OUT STD_LOGIC;
        buffer_r_we1 : OUT STD_LOGIC;
        buffer_r_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        size : IN STD_LOGIC_VECTOR (63 downto 0);
        addSize_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        addSize_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_23_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bitstream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        bitstream_empty_n : IN STD_LOGIC;
        bitstream_read : OUT STD_LOGIC;
        or_ln : IN STD_LOGIC_VECTOR (63 downto 0);
        buffer_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_15_ce0 : OUT STD_LOGIC;
        buffer_15_we0 : OUT STD_LOGIC;
        buffer_15_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_15_ce1 : OUT STD_LOGIC;
        buffer_15_we1 : OUT STD_LOGIC;
        buffer_15_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_14_ce0 : OUT STD_LOGIC;
        buffer_14_we0 : OUT STD_LOGIC;
        buffer_14_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_14_ce1 : OUT STD_LOGIC;
        buffer_14_we1 : OUT STD_LOGIC;
        buffer_14_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_13_ce0 : OUT STD_LOGIC;
        buffer_13_we0 : OUT STD_LOGIC;
        buffer_13_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_13_ce1 : OUT STD_LOGIC;
        buffer_13_we1 : OUT STD_LOGIC;
        buffer_13_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_12_ce0 : OUT STD_LOGIC;
        buffer_12_we0 : OUT STD_LOGIC;
        buffer_12_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_12_ce1 : OUT STD_LOGIC;
        buffer_12_we1 : OUT STD_LOGIC;
        buffer_12_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_11_ce0 : OUT STD_LOGIC;
        buffer_11_we0 : OUT STD_LOGIC;
        buffer_11_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_11_ce1 : OUT STD_LOGIC;
        buffer_11_we1 : OUT STD_LOGIC;
        buffer_11_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_10_ce0 : OUT STD_LOGIC;
        buffer_10_we0 : OUT STD_LOGIC;
        buffer_10_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_10_ce1 : OUT STD_LOGIC;
        buffer_10_we1 : OUT STD_LOGIC;
        buffer_10_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_9_ce0 : OUT STD_LOGIC;
        buffer_9_we0 : OUT STD_LOGIC;
        buffer_9_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_9_ce1 : OUT STD_LOGIC;
        buffer_9_we1 : OUT STD_LOGIC;
        buffer_9_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_8_ce0 : OUT STD_LOGIC;
        buffer_8_we0 : OUT STD_LOGIC;
        buffer_8_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_8_ce1 : OUT STD_LOGIC;
        buffer_8_we1 : OUT STD_LOGIC;
        buffer_8_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_7_ce0 : OUT STD_LOGIC;
        buffer_7_we0 : OUT STD_LOGIC;
        buffer_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_7_ce1 : OUT STD_LOGIC;
        buffer_7_we1 : OUT STD_LOGIC;
        buffer_7_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_6_ce0 : OUT STD_LOGIC;
        buffer_6_we0 : OUT STD_LOGIC;
        buffer_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_6_ce1 : OUT STD_LOGIC;
        buffer_6_we1 : OUT STD_LOGIC;
        buffer_6_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_5_ce0 : OUT STD_LOGIC;
        buffer_5_we0 : OUT STD_LOGIC;
        buffer_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_5_ce1 : OUT STD_LOGIC;
        buffer_5_we1 : OUT STD_LOGIC;
        buffer_5_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_4_ce0 : OUT STD_LOGIC;
        buffer_4_we0 : OUT STD_LOGIC;
        buffer_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_4_ce1 : OUT STD_LOGIC;
        buffer_4_we1 : OUT STD_LOGIC;
        buffer_4_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_3_ce0 : OUT STD_LOGIC;
        buffer_3_we0 : OUT STD_LOGIC;
        buffer_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_3_ce1 : OUT STD_LOGIC;
        buffer_3_we1 : OUT STD_LOGIC;
        buffer_3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_2_ce0 : OUT STD_LOGIC;
        buffer_2_we0 : OUT STD_LOGIC;
        buffer_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_2_ce1 : OUT STD_LOGIC;
        buffer_2_we1 : OUT STD_LOGIC;
        buffer_2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_1_ce0 : OUT STD_LOGIC;
        buffer_1_we0 : OUT STD_LOGIC;
        buffer_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_1_ce1 : OUT STD_LOGIC;
        buffer_1_we1 : OUT STD_LOGIC;
        buffer_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_we0 : OUT STD_LOGIC;
        buffer_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_r_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_r_ce1 : OUT STD_LOGIC;
        buffer_r_we1 : OUT STD_LOGIC;
        buffer_r_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        size : IN STD_LOGIC_VECTOR (63 downto 0);
        addSize_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        addSize_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_35_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buffer_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_15_ce0 : OUT STD_LOGIC;
        buffer_15_we0 : OUT STD_LOGIC;
        buffer_15_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_14_ce0 : OUT STD_LOGIC;
        buffer_14_we0 : OUT STD_LOGIC;
        buffer_14_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_13_ce0 : OUT STD_LOGIC;
        buffer_13_we0 : OUT STD_LOGIC;
        buffer_13_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_12_ce0 : OUT STD_LOGIC;
        buffer_12_we0 : OUT STD_LOGIC;
        buffer_12_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_11_ce0 : OUT STD_LOGIC;
        buffer_11_we0 : OUT STD_LOGIC;
        buffer_11_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_10_ce0 : OUT STD_LOGIC;
        buffer_10_we0 : OUT STD_LOGIC;
        buffer_10_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_9_ce0 : OUT STD_LOGIC;
        buffer_9_we0 : OUT STD_LOGIC;
        buffer_9_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_8_ce0 : OUT STD_LOGIC;
        buffer_8_we0 : OUT STD_LOGIC;
        buffer_8_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_7_ce0 : OUT STD_LOGIC;
        buffer_7_we0 : OUT STD_LOGIC;
        buffer_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_6_ce0 : OUT STD_LOGIC;
        buffer_6_we0 : OUT STD_LOGIC;
        buffer_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_5_ce0 : OUT STD_LOGIC;
        buffer_5_we0 : OUT STD_LOGIC;
        buffer_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_4_ce0 : OUT STD_LOGIC;
        buffer_4_we0 : OUT STD_LOGIC;
        buffer_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_3_ce0 : OUT STD_LOGIC;
        buffer_3_we0 : OUT STD_LOGIC;
        buffer_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_2_ce0 : OUT STD_LOGIC;
        buffer_2_we0 : OUT STD_LOGIC;
        buffer_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_1_ce0 : OUT STD_LOGIC;
        buffer_1_we0 : OUT STD_LOGIC;
        buffer_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_we0 : OUT STD_LOGIC;
        buffer_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        size : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_43_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        message_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        message_ce0 : OUT STD_LOGIC;
        message_we0 : OUT STD_LOGIC;
        message_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_r_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_r_ce1 : OUT STD_LOGIC;
        buffer_r_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_1_ce0 : OUT STD_LOGIC;
        buffer_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_1_ce1 : OUT STD_LOGIC;
        buffer_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_2_ce0 : OUT STD_LOGIC;
        buffer_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_2_ce1 : OUT STD_LOGIC;
        buffer_2_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_3_ce0 : OUT STD_LOGIC;
        buffer_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_3_ce1 : OUT STD_LOGIC;
        buffer_3_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_4_ce0 : OUT STD_LOGIC;
        buffer_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_4_ce1 : OUT STD_LOGIC;
        buffer_4_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_5_ce0 : OUT STD_LOGIC;
        buffer_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_5_ce1 : OUT STD_LOGIC;
        buffer_5_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_6_ce0 : OUT STD_LOGIC;
        buffer_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_6_ce1 : OUT STD_LOGIC;
        buffer_6_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_7_ce0 : OUT STD_LOGIC;
        buffer_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_7_ce1 : OUT STD_LOGIC;
        buffer_7_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_8_ce0 : OUT STD_LOGIC;
        buffer_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_8_ce1 : OUT STD_LOGIC;
        buffer_8_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_9_ce0 : OUT STD_LOGIC;
        buffer_9_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_9_ce1 : OUT STD_LOGIC;
        buffer_9_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_10_ce0 : OUT STD_LOGIC;
        buffer_10_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_10_ce1 : OUT STD_LOGIC;
        buffer_10_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_11_ce0 : OUT STD_LOGIC;
        buffer_11_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_11_ce1 : OUT STD_LOGIC;
        buffer_11_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_12_ce0 : OUT STD_LOGIC;
        buffer_12_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_12_ce1 : OUT STD_LOGIC;
        buffer_12_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_13_ce0 : OUT STD_LOGIC;
        buffer_13_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_13_ce1 : OUT STD_LOGIC;
        buffer_13_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_14_ce0 : OUT STD_LOGIC;
        buffer_14_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_14_ce1 : OUT STD_LOGIC;
        buffer_14_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_15_ce0 : OUT STD_LOGIC;
        buffer_15_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_15_ce1 : OUT STD_LOGIC;
        buffer_15_q1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sha224Accel_chunkProcessor IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        message_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        message_ce0 : OUT STD_LOGIC;
        message_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_49_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wordsout_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        wordsout_ce0 : OUT STD_LOGIC;
        wordsout_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        interHash_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        interHash_ce0 : OUT STD_LOGIC;
        interHash_we0 : OUT STD_LOGIC;
        interHash_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sha224Accel_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sha224Accel_chunkProcessor_wvars_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sha224Accel_wordsout_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sha224Accel_message_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    buffer_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_address0,
        ce0 => buffer_ce0,
        we0 => buffer_we0,
        d0 => buffer_d0,
        q0 => buffer_q0,
        address1 => buffer_address1,
        ce1 => buffer_ce1,
        we1 => buffer_we1,
        d1 => buffer_d1,
        q1 => buffer_q1);

    buffer_1_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_1_address0,
        ce0 => buffer_1_ce0,
        we0 => buffer_1_we0,
        d0 => buffer_1_d0,
        q0 => buffer_1_q0,
        address1 => buffer_1_address1,
        ce1 => buffer_1_ce1,
        we1 => buffer_1_we1,
        d1 => buffer_1_d1,
        q1 => buffer_1_q1);

    buffer_2_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_2_address0,
        ce0 => buffer_2_ce0,
        we0 => buffer_2_we0,
        d0 => buffer_2_d0,
        q0 => buffer_2_q0,
        address1 => buffer_2_address1,
        ce1 => buffer_2_ce1,
        we1 => buffer_2_we1,
        d1 => buffer_2_d1,
        q1 => buffer_2_q1);

    buffer_3_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_3_address0,
        ce0 => buffer_3_ce0,
        we0 => buffer_3_we0,
        d0 => buffer_3_d0,
        q0 => buffer_3_q0,
        address1 => buffer_3_address1,
        ce1 => buffer_3_ce1,
        we1 => buffer_3_we1,
        d1 => buffer_3_d1,
        q1 => buffer_3_q1);

    buffer_4_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_4_address0,
        ce0 => buffer_4_ce0,
        we0 => buffer_4_we0,
        d0 => buffer_4_d0,
        q0 => buffer_4_q0,
        address1 => buffer_4_address1,
        ce1 => buffer_4_ce1,
        we1 => buffer_4_we1,
        d1 => buffer_4_d1,
        q1 => buffer_4_q1);

    buffer_5_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_5_address0,
        ce0 => buffer_5_ce0,
        we0 => buffer_5_we0,
        d0 => buffer_5_d0,
        q0 => buffer_5_q0,
        address1 => buffer_5_address1,
        ce1 => buffer_5_ce1,
        we1 => buffer_5_we1,
        d1 => buffer_5_d1,
        q1 => buffer_5_q1);

    buffer_6_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_6_address0,
        ce0 => buffer_6_ce0,
        we0 => buffer_6_we0,
        d0 => buffer_6_d0,
        q0 => buffer_6_q0,
        address1 => buffer_6_address1,
        ce1 => buffer_6_ce1,
        we1 => buffer_6_we1,
        d1 => buffer_6_d1,
        q1 => buffer_6_q1);

    buffer_7_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_7_address0,
        ce0 => buffer_7_ce0,
        we0 => buffer_7_we0,
        d0 => buffer_7_d0,
        q0 => buffer_7_q0,
        address1 => buffer_7_address1,
        ce1 => buffer_7_ce1,
        we1 => buffer_7_we1,
        d1 => buffer_7_d1,
        q1 => buffer_7_q1);

    buffer_8_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_8_address0,
        ce0 => buffer_8_ce0,
        we0 => buffer_8_we0,
        d0 => buffer_8_d0,
        q0 => buffer_8_q0,
        address1 => buffer_8_address1,
        ce1 => buffer_8_ce1,
        we1 => buffer_8_we1,
        d1 => buffer_8_d1,
        q1 => buffer_8_q1);

    buffer_9_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_9_address0,
        ce0 => buffer_9_ce0,
        we0 => buffer_9_we0,
        d0 => buffer_9_d0,
        q0 => buffer_9_q0,
        address1 => buffer_9_address1,
        ce1 => buffer_9_ce1,
        we1 => buffer_9_we1,
        d1 => buffer_9_d1,
        q1 => buffer_9_q1);

    buffer_10_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_10_address0,
        ce0 => buffer_10_ce0,
        we0 => buffer_10_we0,
        d0 => buffer_10_d0,
        q0 => buffer_10_q0,
        address1 => buffer_10_address1,
        ce1 => buffer_10_ce1,
        we1 => buffer_10_we1,
        d1 => buffer_10_d1,
        q1 => buffer_10_q1);

    buffer_11_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_11_address0,
        ce0 => buffer_11_ce0,
        we0 => buffer_11_we0,
        d0 => buffer_11_d0,
        q0 => buffer_11_q0,
        address1 => buffer_11_address1,
        ce1 => buffer_11_ce1,
        we1 => buffer_11_we1,
        d1 => buffer_11_d1,
        q1 => buffer_11_q1);

    buffer_12_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_12_address0,
        ce0 => buffer_12_ce0,
        we0 => buffer_12_we0,
        d0 => buffer_12_d0,
        q0 => buffer_12_q0,
        address1 => buffer_12_address1,
        ce1 => buffer_12_ce1,
        we1 => buffer_12_we1,
        d1 => buffer_12_d1,
        q1 => buffer_12_q1);

    buffer_13_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_13_address0,
        ce0 => buffer_13_ce0,
        we0 => buffer_13_we0,
        d0 => buffer_13_d0,
        q0 => buffer_13_q0,
        address1 => buffer_13_address1,
        ce1 => buffer_13_ce1,
        we1 => buffer_13_we1,
        d1 => buffer_13_d1,
        q1 => buffer_13_q1);

    buffer_14_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_14_address0,
        ce0 => buffer_14_ce0,
        we0 => buffer_14_we0,
        d0 => buffer_14_d0,
        q0 => buffer_14_q0,
        address1 => buffer_14_address1,
        ce1 => buffer_14_ce1,
        we1 => buffer_14_we1,
        d1 => buffer_14_d1,
        q1 => buffer_14_q1);

    buffer_15_U : component sha224Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_15_address0,
        ce0 => buffer_15_ce0,
        we0 => buffer_15_we0,
        d0 => buffer_15_d0,
        q0 => buffer_15_q0,
        address1 => buffer_15_address1,
        ce1 => buffer_15_ce1,
        we1 => buffer_15_we1,
        d1 => buffer_15_d1,
        q1 => buffer_15_q1);

    interHash_U : component sha224Accel_chunkProcessor_wvars_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => interHash_address0,
        ce0 => interHash_ce0,
        we0 => interHash_we0,
        d0 => interHash_d0,
        q0 => interHash_q0,
        address1 => interHash_address1_local,
        ce1 => interHash_ce1_local,
        we1 => interHash_we1_local,
        d1 => interHash_d1_local,
        q1 => interHash_q1);

    wordsout_U : component sha224Accel_wordsout_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => wordsout_address0,
        ce0 => wordsout_ce0,
        we0 => wordsout_we0,
        d0 => grp_chunkProcessor_fu_427_output_r_d0,
        q0 => wordsout_q0);

    message_U : component sha224Accel_message_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => message_address0,
        ce0 => message_ce0,
        we0 => message_we0,
        d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_d0,
        q0 => message_q0);

    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333 : component sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_12_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start,
        ap_done => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_done,
        ap_idle => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_idle,
        ap_ready => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_ready,
        bitstream_dout => bitstream_dout,
        bitstream_empty_n => bitstream_empty_n,
        bitstream_read => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_bitstream_read,
        addSize => addSize_reg_282,
        counter => counter_load_1_reg_561,
        buffer_15_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address0,
        buffer_15_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce0,
        buffer_15_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we0,
        buffer_15_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d0,
        buffer_15_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address1,
        buffer_15_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce1,
        buffer_15_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we1,
        buffer_15_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d1,
        buffer_14_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address0,
        buffer_14_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce0,
        buffer_14_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we0,
        buffer_14_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d0,
        buffer_14_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address1,
        buffer_14_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce1,
        buffer_14_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we1,
        buffer_14_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d1,
        buffer_13_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address0,
        buffer_13_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce0,
        buffer_13_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we0,
        buffer_13_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d0,
        buffer_13_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address1,
        buffer_13_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce1,
        buffer_13_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we1,
        buffer_13_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d1,
        buffer_12_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address0,
        buffer_12_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce0,
        buffer_12_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we0,
        buffer_12_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d0,
        buffer_12_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address1,
        buffer_12_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce1,
        buffer_12_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we1,
        buffer_12_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d1,
        buffer_11_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address0,
        buffer_11_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce0,
        buffer_11_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we0,
        buffer_11_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d0,
        buffer_11_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address1,
        buffer_11_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce1,
        buffer_11_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we1,
        buffer_11_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d1,
        buffer_10_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address0,
        buffer_10_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce0,
        buffer_10_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we0,
        buffer_10_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d0,
        buffer_10_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address1,
        buffer_10_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce1,
        buffer_10_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we1,
        buffer_10_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d1,
        buffer_9_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address0,
        buffer_9_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce0,
        buffer_9_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we0,
        buffer_9_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d0,
        buffer_9_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address1,
        buffer_9_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce1,
        buffer_9_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we1,
        buffer_9_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d1,
        buffer_8_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address0,
        buffer_8_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce0,
        buffer_8_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we0,
        buffer_8_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d0,
        buffer_8_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address1,
        buffer_8_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce1,
        buffer_8_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we1,
        buffer_8_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d1,
        buffer_7_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address0,
        buffer_7_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce0,
        buffer_7_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we0,
        buffer_7_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d0,
        buffer_7_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address1,
        buffer_7_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce1,
        buffer_7_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we1,
        buffer_7_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d1,
        buffer_6_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address0,
        buffer_6_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce0,
        buffer_6_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we0,
        buffer_6_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d0,
        buffer_6_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address1,
        buffer_6_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce1,
        buffer_6_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we1,
        buffer_6_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d1,
        buffer_5_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address0,
        buffer_5_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce0,
        buffer_5_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we0,
        buffer_5_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d0,
        buffer_5_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address1,
        buffer_5_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce1,
        buffer_5_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we1,
        buffer_5_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d1,
        buffer_4_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address0,
        buffer_4_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce0,
        buffer_4_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we0,
        buffer_4_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d0,
        buffer_4_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address1,
        buffer_4_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce1,
        buffer_4_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we1,
        buffer_4_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d1,
        buffer_3_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address0,
        buffer_3_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce0,
        buffer_3_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we0,
        buffer_3_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d0,
        buffer_3_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address1,
        buffer_3_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce1,
        buffer_3_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we1,
        buffer_3_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d1,
        buffer_2_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address0,
        buffer_2_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce0,
        buffer_2_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we0,
        buffer_2_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d0,
        buffer_2_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address1,
        buffer_2_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce1,
        buffer_2_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we1,
        buffer_2_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d1,
        buffer_1_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address0,
        buffer_1_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce0,
        buffer_1_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we0,
        buffer_1_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d0,
        buffer_1_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address1,
        buffer_1_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce1,
        buffer_1_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we1,
        buffer_1_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d1,
        buffer_r_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address0,
        buffer_r_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce0,
        buffer_r_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we0,
        buffer_r_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d0,
        buffer_r_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address1,
        buffer_r_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce1,
        buffer_r_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we1,
        buffer_r_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d1,
        size => size_read_reg_549,
        addSize_1_out => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_addSize_1_out,
        addSize_1_out_ap_vld => grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_addSize_1_out_ap_vld);

    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360 : component sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_23_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start,
        ap_done => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_done,
        ap_idle => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_idle,
        ap_ready => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_ready,
        bitstream_dout => bitstream_dout,
        bitstream_empty_n => bitstream_empty_n,
        bitstream_read => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_bitstream_read,
        or_ln => or_ln_reg_575,
        buffer_15_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address0,
        buffer_15_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce0,
        buffer_15_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we0,
        buffer_15_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d0,
        buffer_15_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address1,
        buffer_15_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce1,
        buffer_15_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we1,
        buffer_15_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d1,
        buffer_14_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address0,
        buffer_14_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce0,
        buffer_14_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we0,
        buffer_14_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d0,
        buffer_14_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address1,
        buffer_14_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce1,
        buffer_14_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we1,
        buffer_14_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d1,
        buffer_13_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address0,
        buffer_13_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce0,
        buffer_13_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we0,
        buffer_13_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d0,
        buffer_13_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address1,
        buffer_13_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce1,
        buffer_13_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we1,
        buffer_13_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d1,
        buffer_12_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address0,
        buffer_12_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce0,
        buffer_12_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we0,
        buffer_12_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d0,
        buffer_12_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address1,
        buffer_12_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce1,
        buffer_12_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we1,
        buffer_12_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d1,
        buffer_11_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address0,
        buffer_11_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce0,
        buffer_11_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we0,
        buffer_11_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d0,
        buffer_11_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address1,
        buffer_11_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce1,
        buffer_11_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we1,
        buffer_11_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d1,
        buffer_10_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address0,
        buffer_10_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce0,
        buffer_10_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we0,
        buffer_10_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d0,
        buffer_10_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address1,
        buffer_10_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce1,
        buffer_10_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we1,
        buffer_10_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d1,
        buffer_9_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address0,
        buffer_9_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce0,
        buffer_9_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we0,
        buffer_9_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d0,
        buffer_9_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address1,
        buffer_9_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce1,
        buffer_9_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we1,
        buffer_9_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d1,
        buffer_8_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address0,
        buffer_8_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce0,
        buffer_8_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we0,
        buffer_8_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d0,
        buffer_8_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address1,
        buffer_8_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce1,
        buffer_8_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we1,
        buffer_8_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d1,
        buffer_7_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address0,
        buffer_7_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce0,
        buffer_7_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we0,
        buffer_7_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d0,
        buffer_7_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address1,
        buffer_7_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce1,
        buffer_7_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we1,
        buffer_7_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d1,
        buffer_6_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address0,
        buffer_6_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce0,
        buffer_6_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we0,
        buffer_6_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d0,
        buffer_6_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address1,
        buffer_6_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce1,
        buffer_6_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we1,
        buffer_6_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d1,
        buffer_5_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address0,
        buffer_5_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce0,
        buffer_5_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we0,
        buffer_5_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d0,
        buffer_5_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address1,
        buffer_5_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce1,
        buffer_5_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we1,
        buffer_5_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d1,
        buffer_4_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address0,
        buffer_4_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce0,
        buffer_4_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we0,
        buffer_4_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d0,
        buffer_4_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address1,
        buffer_4_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce1,
        buffer_4_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we1,
        buffer_4_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d1,
        buffer_3_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address0,
        buffer_3_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce0,
        buffer_3_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we0,
        buffer_3_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d0,
        buffer_3_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address1,
        buffer_3_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce1,
        buffer_3_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we1,
        buffer_3_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d1,
        buffer_2_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address0,
        buffer_2_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce0,
        buffer_2_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we0,
        buffer_2_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d0,
        buffer_2_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address1,
        buffer_2_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce1,
        buffer_2_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we1,
        buffer_2_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d1,
        buffer_1_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address0,
        buffer_1_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce0,
        buffer_1_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we0,
        buffer_1_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d0,
        buffer_1_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address1,
        buffer_1_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce1,
        buffer_1_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we1,
        buffer_1_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d1,
        buffer_r_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address0,
        buffer_r_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce0,
        buffer_r_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we0,
        buffer_r_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d0,
        buffer_r_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address1,
        buffer_r_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce1,
        buffer_r_we1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we1,
        buffer_r_d1 => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d1,
        size => size_read_reg_549,
        addSize_2_out => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_addSize_2_out,
        addSize_2_out_ap_vld => grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_addSize_2_out_ap_vld);

    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385 : component sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_35_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start,
        ap_done => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done,
        ap_idle => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_idle,
        ap_ready => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_ready,
        buffer_15_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_address0,
        buffer_15_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_ce0,
        buffer_15_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_we0,
        buffer_15_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_d0,
        buffer_14_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_address0,
        buffer_14_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_ce0,
        buffer_14_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_we0,
        buffer_14_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_d0,
        buffer_13_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_address0,
        buffer_13_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_ce0,
        buffer_13_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_we0,
        buffer_13_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_d0,
        buffer_12_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_address0,
        buffer_12_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_ce0,
        buffer_12_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_we0,
        buffer_12_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_d0,
        buffer_11_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_address0,
        buffer_11_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_ce0,
        buffer_11_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_we0,
        buffer_11_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_d0,
        buffer_10_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_address0,
        buffer_10_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_ce0,
        buffer_10_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_we0,
        buffer_10_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_d0,
        buffer_9_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_address0,
        buffer_9_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_ce0,
        buffer_9_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_we0,
        buffer_9_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_d0,
        buffer_8_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_address0,
        buffer_8_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_ce0,
        buffer_8_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_we0,
        buffer_8_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_d0,
        buffer_7_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_address0,
        buffer_7_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_ce0,
        buffer_7_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_we0,
        buffer_7_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_d0,
        buffer_6_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_address0,
        buffer_6_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_ce0,
        buffer_6_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_we0,
        buffer_6_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_d0,
        buffer_5_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_address0,
        buffer_5_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_ce0,
        buffer_5_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_we0,
        buffer_5_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_d0,
        buffer_4_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_address0,
        buffer_4_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_ce0,
        buffer_4_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_we0,
        buffer_4_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_d0,
        buffer_3_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_address0,
        buffer_3_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_ce0,
        buffer_3_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_we0,
        buffer_3_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_d0,
        buffer_2_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_address0,
        buffer_2_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_ce0,
        buffer_2_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_we0,
        buffer_2_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_d0,
        buffer_1_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_address0,
        buffer_1_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_ce0,
        buffer_1_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_we0,
        buffer_1_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_d0,
        buffer_r_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_address0,
        buffer_r_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_ce0,
        buffer_r_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_we0,
        buffer_r_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_d0,
        size => size_read_reg_549);

    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406 : component sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_43_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start,
        ap_done => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_done,
        ap_idle => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_idle,
        ap_ready => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_ready,
        message_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_address0,
        message_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_ce0,
        message_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_we0,
        message_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_d0,
        buffer_r_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address0,
        buffer_r_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce0,
        buffer_r_q0 => buffer_q0,
        buffer_r_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address1,
        buffer_r_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce1,
        buffer_r_q1 => buffer_q1,
        buffer_1_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address0,
        buffer_1_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce0,
        buffer_1_q0 => buffer_1_q0,
        buffer_1_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address1,
        buffer_1_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce1,
        buffer_1_q1 => buffer_1_q1,
        buffer_2_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address0,
        buffer_2_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce0,
        buffer_2_q0 => buffer_2_q0,
        buffer_2_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address1,
        buffer_2_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce1,
        buffer_2_q1 => buffer_2_q1,
        buffer_3_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address0,
        buffer_3_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce0,
        buffer_3_q0 => buffer_3_q0,
        buffer_3_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address1,
        buffer_3_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce1,
        buffer_3_q1 => buffer_3_q1,
        buffer_4_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address0,
        buffer_4_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce0,
        buffer_4_q0 => buffer_4_q0,
        buffer_4_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address1,
        buffer_4_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce1,
        buffer_4_q1 => buffer_4_q1,
        buffer_5_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address0,
        buffer_5_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce0,
        buffer_5_q0 => buffer_5_q0,
        buffer_5_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address1,
        buffer_5_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce1,
        buffer_5_q1 => buffer_5_q1,
        buffer_6_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address0,
        buffer_6_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce0,
        buffer_6_q0 => buffer_6_q0,
        buffer_6_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address1,
        buffer_6_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce1,
        buffer_6_q1 => buffer_6_q1,
        buffer_7_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address0,
        buffer_7_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce0,
        buffer_7_q0 => buffer_7_q0,
        buffer_7_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address1,
        buffer_7_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce1,
        buffer_7_q1 => buffer_7_q1,
        buffer_8_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address0,
        buffer_8_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce0,
        buffer_8_q0 => buffer_8_q0,
        buffer_8_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address1,
        buffer_8_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce1,
        buffer_8_q1 => buffer_8_q1,
        buffer_9_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address0,
        buffer_9_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce0,
        buffer_9_q0 => buffer_9_q0,
        buffer_9_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address1,
        buffer_9_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce1,
        buffer_9_q1 => buffer_9_q1,
        buffer_10_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address0,
        buffer_10_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce0,
        buffer_10_q0 => buffer_10_q0,
        buffer_10_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address1,
        buffer_10_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce1,
        buffer_10_q1 => buffer_10_q1,
        buffer_11_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address0,
        buffer_11_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce0,
        buffer_11_q0 => buffer_11_q0,
        buffer_11_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address1,
        buffer_11_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce1,
        buffer_11_q1 => buffer_11_q1,
        buffer_12_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address0,
        buffer_12_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce0,
        buffer_12_q0 => buffer_12_q0,
        buffer_12_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address1,
        buffer_12_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce1,
        buffer_12_q1 => buffer_12_q1,
        buffer_13_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address0,
        buffer_13_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce0,
        buffer_13_q0 => buffer_13_q0,
        buffer_13_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address1,
        buffer_13_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce1,
        buffer_13_q1 => buffer_13_q1,
        buffer_14_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address0,
        buffer_14_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce0,
        buffer_14_q0 => buffer_14_q0,
        buffer_14_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address1,
        buffer_14_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce1,
        buffer_14_q1 => buffer_14_q1,
        buffer_15_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address0,
        buffer_15_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce0,
        buffer_15_q0 => buffer_15_q0,
        buffer_15_address1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address1,
        buffer_15_ce1 => grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce1,
        buffer_15_q1 => buffer_15_q1);

    grp_chunkProcessor_fu_427 : component sha224Accel_chunkProcessor
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_chunkProcessor_fu_427_ap_start,
        ap_done => grp_chunkProcessor_fu_427_ap_done,
        ap_idle => grp_chunkProcessor_fu_427_ap_idle,
        ap_ready => grp_chunkProcessor_fu_427_ap_ready,
        input_r_address0 => grp_chunkProcessor_fu_427_input_r_address0,
        input_r_ce0 => grp_chunkProcessor_fu_427_input_r_ce0,
        input_r_q0 => interHash_q0,
        message_address0 => grp_chunkProcessor_fu_427_message_address0,
        message_ce0 => grp_chunkProcessor_fu_427_message_ce0,
        message_q0 => message_q0,
        output_r_address0 => grp_chunkProcessor_fu_427_output_r_address0,
        output_r_ce0 => grp_chunkProcessor_fu_427_output_r_ce0,
        output_r_we0 => grp_chunkProcessor_fu_427_output_r_we0,
        output_r_d0 => grp_chunkProcessor_fu_427_output_r_d0);

    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436 : component sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_49_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start,
        ap_done => grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done,
        ap_idle => grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_idle,
        ap_ready => grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_ready,
        wordsout_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_address0,
        wordsout_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_ce0,
        wordsout_q0 => wordsout_q0,
        interHash_address0 => grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_address0,
        interHash_ce0 => grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_ce0,
        interHash_we0 => grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_we0,
        interHash_d0 => grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_chunkProcessor_fu_427_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_chunkProcessor_fu_427_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_chunkProcessor_fu_427_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_chunkProcessor_fu_427_ap_ready = ap_const_logic_1)) then 
                    grp_chunkProcessor_fu_427_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_phi_mux_iterneeded_phi_fu_298_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_ready = ap_const_logic_1)) then 
                    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_0 = addSize_1_loc_load_load_fu_461_p1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_ready = ap_const_logic_1)) then 
                    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = addSize_1_loc_load_load_fu_461_p1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_ready = ap_const_logic_1)) then 
                    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_ready = ap_const_logic_1)) then 
                    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_ready = ap_const_logic_1)) then 
                    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    addSize_2_reg_305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = addSize_1_loc_load_reg_571) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                addSize_2_reg_305 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_addSize_2_out;
            elsif (((grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                addSize_2_reg_305 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    addSize_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                addSize_reg_282 <= addSize_2_reg_305;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                addSize_reg_282 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    counter_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                counter_fu_98 <= ap_const_lv64_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                counter_fu_98 <= counter_5_fu_475_p2;
            end if; 
        end if;
    end process;

    iterneeded_1_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = addSize_1_loc_load_reg_571) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                iterneeded_1_reg_318 <= ap_const_lv1_1;
            elsif (((grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                iterneeded_1_reg_318 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    iterneeded_reg_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                iterneeded_reg_294 <= iterneeded_1_reg_318;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                iterneeded_reg_294 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                addSize_1_loc_load_reg_571 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_addSize_1_out;
                    or_ln_reg_575(63 downto 9) <= or_ln_fu_464_p3(63 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                counter_load_1_reg_561 <= counter_fu_98;
                tmp_reg_566 <= counter_fu_98(63 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                interHash_load_1_reg_588 <= interHash_q0;
                interHash_load_2_reg_593 <= interHash_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                interHash_load_3_reg_598 <= interHash_q0;
                interHash_load_4_reg_603 <= interHash_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                interHash_load_reg_583 <= interHash_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                size_read_reg_549 <= size;
            end if;
        end if;
    end process;
    or_ln_reg_575(8 downto 0) <= "111000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, addSize_1_loc_load_load_fu_461_p1, ap_CS_fsm_state7, grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_done, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_done, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_done, grp_chunkProcessor_fu_427_ap_done, grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done, ap_CS_fsm_state15, ap_phi_mux_iterneeded_phi_fu_298_p4, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_phi_mux_iterneeded_phi_fu_298_p4 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_lv1_1 = addSize_1_loc_load_load_fu_461_p1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state10 => 
                if (((grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_chunkProcessor_fu_427_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    addSize_1_loc_load_load_fu_461_p1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_addSize_1_out;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done)
    begin
        if ((grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_done)
    begin
        if ((grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_chunkProcessor_fu_427_ap_done)
    begin
        if ((grp_chunkProcessor_fu_427_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done)
    begin
        if ((grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_done)
    begin
        if ((grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_done)
    begin
        if ((grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_iterneeded_phi_fu_298_p4 <= iterneeded_reg_294;

    ap_ready_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bitstream_read_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_bitstream_read, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_bitstream_read, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            bitstream_read <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_bitstream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            bitstream_read <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_bitstream_read;
        else 
            bitstream_read <= ap_const_logic_0;
        end if; 
    end process;


    buffer_10_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_10_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_10_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_10_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_10_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address0;
        else 
            buffer_10_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_10_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_10_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_10_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_10_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address1;
        else 
            buffer_10_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_10_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_10_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_10_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_10_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_10_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce0;
        else 
            buffer_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_10_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_10_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_10_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_10_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce1;
        else 
            buffer_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_10_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_10_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_10_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_10_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d0;
        else 
            buffer_10_d0 <= "X";
        end if; 
    end process;


    buffer_10_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_10_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_10_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d1;
        else 
            buffer_10_d1 <= "X";
        end if; 
    end process;


    buffer_10_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_10_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_10_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_10_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we0;
        else 
            buffer_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_10_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_10_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_10_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we1;
        else 
            buffer_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_11_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_11_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_11_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_11_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_11_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address0;
        else 
            buffer_11_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_11_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_11_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_11_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_11_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address1;
        else 
            buffer_11_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_11_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_11_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_11_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_11_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_11_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce0;
        else 
            buffer_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_11_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_11_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_11_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_11_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce1;
        else 
            buffer_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_11_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_11_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_11_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_11_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d0;
        else 
            buffer_11_d0 <= "X";
        end if; 
    end process;


    buffer_11_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_11_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_11_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d1;
        else 
            buffer_11_d1 <= "X";
        end if; 
    end process;


    buffer_11_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_11_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_11_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_11_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we0;
        else 
            buffer_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_11_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_11_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_11_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we1;
        else 
            buffer_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_12_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_12_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_12_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_12_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_12_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address0;
        else 
            buffer_12_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_12_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_12_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_12_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_12_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address1;
        else 
            buffer_12_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_12_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_12_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_12_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_12_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_12_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce0;
        else 
            buffer_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_12_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_12_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_12_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_12_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce1;
        else 
            buffer_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_12_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_12_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_12_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_12_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d0;
        else 
            buffer_12_d0 <= "X";
        end if; 
    end process;


    buffer_12_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_12_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_12_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d1;
        else 
            buffer_12_d1 <= "X";
        end if; 
    end process;


    buffer_12_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_12_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_12_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_12_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we0;
        else 
            buffer_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_12_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_12_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_12_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we1;
        else 
            buffer_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_13_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_13_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_13_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_13_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_13_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address0;
        else 
            buffer_13_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_13_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_13_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_13_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_13_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address1;
        else 
            buffer_13_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_13_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_13_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_13_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_13_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_13_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce0;
        else 
            buffer_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_13_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_13_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_13_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_13_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce1;
        else 
            buffer_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_13_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_13_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_13_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_13_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d0;
        else 
            buffer_13_d0 <= "X";
        end if; 
    end process;


    buffer_13_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_13_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_13_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d1;
        else 
            buffer_13_d1 <= "X";
        end if; 
    end process;


    buffer_13_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_13_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_13_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_13_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we0;
        else 
            buffer_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_13_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_13_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_13_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we1;
        else 
            buffer_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_14_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_14_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_14_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_14_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_14_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address0;
        else 
            buffer_14_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_14_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_14_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_14_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_14_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address1;
        else 
            buffer_14_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_14_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_14_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_14_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_14_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_14_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce0;
        else 
            buffer_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_14_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_14_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_14_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_14_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce1;
        else 
            buffer_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_14_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_14_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_14_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_14_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d0;
        else 
            buffer_14_d0 <= "X";
        end if; 
    end process;


    buffer_14_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_14_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_14_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d1;
        else 
            buffer_14_d1 <= "X";
        end if; 
    end process;


    buffer_14_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_14_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_14_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_14_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we0;
        else 
            buffer_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_14_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_14_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_14_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we1;
        else 
            buffer_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_15_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_15_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_15_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_15_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_15_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address0;
        else 
            buffer_15_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_15_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_15_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_15_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_15_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address1;
        else 
            buffer_15_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_15_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_15_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_15_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_15_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_15_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce0;
        else 
            buffer_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_15_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_15_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_15_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_15_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce1;
        else 
            buffer_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_15_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_15_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_15_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_15_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d0;
        else 
            buffer_15_d0 <= "X";
        end if; 
    end process;


    buffer_15_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_15_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_15_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d1;
        else 
            buffer_15_d1 <= "X";
        end if; 
    end process;


    buffer_15_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_15_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_15_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_15_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we0;
        else 
            buffer_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_15_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_15_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_15_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we1;
        else 
            buffer_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_1_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_1_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_1_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_1_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_1_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address0;
        else 
            buffer_1_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_1_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_1_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_1_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_1_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address1;
        else 
            buffer_1_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_1_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_1_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_1_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_1_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_1_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce0;
        else 
            buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_1_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_1_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_1_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_1_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce1;
        else 
            buffer_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_1_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_1_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_1_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_1_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d0;
        else 
            buffer_1_d0 <= "X";
        end if; 
    end process;


    buffer_1_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_1_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_1_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d1;
        else 
            buffer_1_d1 <= "X";
        end if; 
    end process;


    buffer_1_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_1_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_1_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_1_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we0;
        else 
            buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_1_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_1_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_1_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we1;
        else 
            buffer_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_2_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_2_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_2_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_2_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_2_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address0;
        else 
            buffer_2_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_2_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_2_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_2_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_2_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address1;
        else 
            buffer_2_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_2_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_2_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_2_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_2_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_2_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce0;
        else 
            buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_2_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_2_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_2_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_2_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce1;
        else 
            buffer_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_2_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_2_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_2_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_2_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d0;
        else 
            buffer_2_d0 <= "X";
        end if; 
    end process;


    buffer_2_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_2_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_2_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d1;
        else 
            buffer_2_d1 <= "X";
        end if; 
    end process;


    buffer_2_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_2_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_2_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_2_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we0;
        else 
            buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_2_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_2_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_2_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we1;
        else 
            buffer_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_3_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_3_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_3_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_3_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_3_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address0;
        else 
            buffer_3_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_3_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_3_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_3_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_3_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address1;
        else 
            buffer_3_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_3_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_3_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_3_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_3_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_3_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce0;
        else 
            buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_3_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_3_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_3_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_3_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce1;
        else 
            buffer_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_3_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_3_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_3_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_3_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d0;
        else 
            buffer_3_d0 <= "X";
        end if; 
    end process;


    buffer_3_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_3_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_3_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d1;
        else 
            buffer_3_d1 <= "X";
        end if; 
    end process;


    buffer_3_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_3_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_3_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_3_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we0;
        else 
            buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_3_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_3_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_3_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we1;
        else 
            buffer_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_4_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_4_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_4_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_4_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_4_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address0;
        else 
            buffer_4_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_4_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_4_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_4_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_4_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address1;
        else 
            buffer_4_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_4_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_4_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_4_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_4_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_4_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce0;
        else 
            buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_4_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_4_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_4_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_4_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce1;
        else 
            buffer_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_4_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_4_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_4_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_4_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d0;
        else 
            buffer_4_d0 <= "X";
        end if; 
    end process;


    buffer_4_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_4_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_4_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d1;
        else 
            buffer_4_d1 <= "X";
        end if; 
    end process;


    buffer_4_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_4_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_4_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_4_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we0;
        else 
            buffer_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_4_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_4_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_4_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we1;
        else 
            buffer_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_5_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_5_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_5_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_5_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_5_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address0;
        else 
            buffer_5_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_5_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_5_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_5_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_5_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address1;
        else 
            buffer_5_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_5_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_5_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_5_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_5_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_5_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce0;
        else 
            buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_5_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_5_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_5_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_5_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce1;
        else 
            buffer_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_5_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_5_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_5_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_5_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d0;
        else 
            buffer_5_d0 <= "X";
        end if; 
    end process;


    buffer_5_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_5_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_5_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d1;
        else 
            buffer_5_d1 <= "X";
        end if; 
    end process;


    buffer_5_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_5_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_5_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_5_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we0;
        else 
            buffer_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_5_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_5_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_5_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we1;
        else 
            buffer_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_6_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_6_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_6_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_6_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_6_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address0;
        else 
            buffer_6_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_6_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_6_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_6_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_6_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address1;
        else 
            buffer_6_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_6_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_6_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_6_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_6_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_6_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce0;
        else 
            buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_6_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_6_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_6_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_6_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce1;
        else 
            buffer_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_6_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_6_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_6_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_6_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d0;
        else 
            buffer_6_d0 <= "X";
        end if; 
    end process;


    buffer_6_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_6_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_6_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d1;
        else 
            buffer_6_d1 <= "X";
        end if; 
    end process;


    buffer_6_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_6_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_6_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_6_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we0;
        else 
            buffer_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_6_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_6_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_6_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we1;
        else 
            buffer_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_7_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_7_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_7_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_7_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_7_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address0;
        else 
            buffer_7_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_7_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_7_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_7_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_7_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address1;
        else 
            buffer_7_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_7_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_7_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_7_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_7_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_7_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce0;
        else 
            buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_7_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_7_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_7_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_7_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce1;
        else 
            buffer_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_7_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_7_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_7_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_7_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d0;
        else 
            buffer_7_d0 <= "X";
        end if; 
    end process;


    buffer_7_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_7_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_7_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d1;
        else 
            buffer_7_d1 <= "X";
        end if; 
    end process;


    buffer_7_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_7_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_7_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_7_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we0;
        else 
            buffer_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_7_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_7_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_7_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we1;
        else 
            buffer_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_8_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_8_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_8_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_8_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_8_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address0;
        else 
            buffer_8_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_8_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_8_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_8_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_8_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address1;
        else 
            buffer_8_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_8_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_8_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_8_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_8_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_8_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce0;
        else 
            buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_8_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_8_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_8_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_8_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce1;
        else 
            buffer_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_8_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_8_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_8_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_8_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d0;
        else 
            buffer_8_d0 <= "X";
        end if; 
    end process;


    buffer_8_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_8_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_8_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d1;
        else 
            buffer_8_d1 <= "X";
        end if; 
    end process;


    buffer_8_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_8_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_8_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_8_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we0;
        else 
            buffer_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_8_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_8_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_8_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we1;
        else 
            buffer_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_9_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_9_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_9_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_9_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_9_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address0;
        else 
            buffer_9_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_9_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_9_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_9_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_9_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address1;
        else 
            buffer_9_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_9_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_9_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_9_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_9_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_9_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce0;
        else 
            buffer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_9_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_9_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_9_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_9_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce1;
        else 
            buffer_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_9_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_9_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_9_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_9_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d0;
        else 
            buffer_9_d0 <= "X";
        end if; 
    end process;


    buffer_9_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_9_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_9_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d1;
        else 
            buffer_9_d1 <= "X";
        end if; 
    end process;


    buffer_9_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_9_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_9_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_9_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we0;
        else 
            buffer_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_9_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_9_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_9_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we1;
        else 
            buffer_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address0;
        else 
            buffer_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_address1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_address1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address1;
        else 
            buffer_address1 <= "XXXXX";
        end if; 
    end process;


    buffer_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce0;
        else 
            buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_ce1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce1, grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_ce1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce1;
        else 
            buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d0;
        else 
            buffer_d0 <= "X";
        end if; 
    end process;


    buffer_d1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_d1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d1;
        else 
            buffer_d1 <= "X";
        end if; 
    end process;


    buffer_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we0, grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we0;
        else 
            buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_we1_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we1, grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_we1 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we1;
        else 
            buffer_we1 <= ap_const_logic_0;
        end if; 
    end process;

    counter_5_fu_475_p2 <= std_logic_vector(unsigned(counter_fu_98) + unsigned(ap_const_lv64_200));
    grp_chunkProcessor_fu_427_ap_start <= grp_chunkProcessor_fu_427_ap_start_reg;
    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start_reg;
    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start_reg;
    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start <= grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start_reg;
    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start_reg;
    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start <= grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start_reg;
    interHash_addr_1_reg_524 <= ap_const_lv64_1(3 - 1 downto 0);
    interHash_addr_2_reg_529 <= ap_const_lv64_2(3 - 1 downto 0);
    interHash_addr_3_reg_534 <= ap_const_lv64_3(3 - 1 downto 0);
    interHash_addr_4_reg_539 <= ap_const_lv64_4(3 - 1 downto 0);
    interHash_addr_5_reg_544 <= ap_const_lv64_5(3 - 1 downto 0);
    interHash_addr_reg_519 <= ap_const_lv64_0(3 - 1 downto 0);

    interHash_address0_assign_proc : process(grp_chunkProcessor_fu_427_input_r_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_address0, ap_CS_fsm_state15, ap_CS_fsm_state13, interHash_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            interHash_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            interHash_address0 <= grp_chunkProcessor_fu_427_input_r_address0;
        else 
            interHash_address0 <= interHash_address0_local;
        end if; 
    end process;


    interHash_address0_local_assign_proc : process(ap_CS_fsm_state1, interHash_addr_1_reg_524, ap_CS_fsm_state2, interHash_addr_3_reg_534, ap_CS_fsm_state3, interHash_addr_5_reg_544, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            interHash_address0_local <= interHash_addr_1_reg_524;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            interHash_address0_local <= interHash_addr_3_reg_534;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            interHash_address0_local <= interHash_addr_5_reg_544;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            interHash_address0_local <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            interHash_address0_local <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            interHash_address0_local <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            interHash_address0_local <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            interHash_address0_local <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            interHash_address0_local <= "XXX";
        end if; 
    end process;


    interHash_address1_local_assign_proc : process(ap_CS_fsm_state1, interHash_addr_reg_519, interHash_addr_2_reg_529, ap_CS_fsm_state2, interHash_addr_4_reg_539, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            interHash_address1_local <= interHash_addr_reg_519;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            interHash_address1_local <= interHash_addr_2_reg_529;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            interHash_address1_local <= interHash_addr_4_reg_539;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            interHash_address1_local <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            interHash_address1_local <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            interHash_address1_local <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            interHash_address1_local <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            interHash_address1_local <= "XXX";
        end if; 
    end process;


    interHash_ce0_assign_proc : process(grp_chunkProcessor_fu_427_input_r_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_ce0, ap_CS_fsm_state15, ap_CS_fsm_state13, interHash_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            interHash_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            interHash_ce0 <= grp_chunkProcessor_fu_427_input_r_ce0;
        else 
            interHash_ce0 <= interHash_ce0_local;
        end if; 
    end process;


    interHash_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            interHash_ce0_local <= ap_const_logic_1;
        else 
            interHash_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    interHash_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            interHash_ce1_local <= ap_const_logic_1;
        else 
            interHash_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    interHash_d0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_d0, ap_CS_fsm_state15, interHash_d0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            interHash_d0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_d0;
        else 
            interHash_d0 <= interHash_d0_local;
        end if; 
    end process;


    interHash_d0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            interHash_d0_local <= ap_const_lv32_BEFA4FA4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            interHash_d0_local <= ap_const_lv32_68581511;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            interHash_d0_local <= ap_const_lv32_F70E5939;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            interHash_d0_local <= ap_const_lv32_367CD507;
        else 
            interHash_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    interHash_d1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            interHash_d1_local <= ap_const_lv32_64F98FA7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            interHash_d1_local <= ap_const_lv32_FFC00B31;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            interHash_d1_local <= ap_const_lv32_3070DD17;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            interHash_d1_local <= ap_const_lv32_C1059ED8;
        else 
            interHash_d1_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    interHash_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_we0, ap_CS_fsm_state15, interHash_we0_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            interHash_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_we0;
        else 
            interHash_we0 <= (interHash_we0_out or ap_const_logic_0);
        end if; 
    end process;


    interHash_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            interHash_we0_local <= ap_const_logic_1;
        else 
            interHash_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    interHash_we0_out <= interHash_we0_local;

    interHash_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            interHash_we1_local <= ap_const_logic_1;
        else 
            interHash_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    message_address0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_address0, grp_chunkProcessor_fu_427_message_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            message_address0 <= grp_chunkProcessor_fu_427_message_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            message_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_address0;
        else 
            message_address0 <= "XXXX";
        end if; 
    end process;


    message_ce0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_ce0, grp_chunkProcessor_fu_427_message_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            message_ce0 <= grp_chunkProcessor_fu_427_message_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            message_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_ce0;
        else 
            message_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    message_we0_assign_proc : process(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            message_we0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_we0;
        else 
            message_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln_fu_464_p3 <= (tmp_reg_566 & ap_const_lv9_1C0);
    output_r <= ((((((interHash_q1 & interHash_q0) & interHash_load_4_reg_603) & interHash_load_3_reg_598) & interHash_load_2_reg_593) & interHash_load_1_reg_588) & interHash_load_reg_583);

    output_r_ap_vld_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            output_r_ap_vld <= ap_const_logic_1;
        else 
            output_r_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    wordsout_address0_assign_proc : process(grp_chunkProcessor_fu_427_output_r_address0, grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_address0, ap_CS_fsm_state15, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            wordsout_address0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            wordsout_address0 <= grp_chunkProcessor_fu_427_output_r_address0;
        else 
            wordsout_address0 <= "XXX";
        end if; 
    end process;


    wordsout_ce0_assign_proc : process(grp_chunkProcessor_fu_427_output_r_ce0, grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_ce0, ap_CS_fsm_state15, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            wordsout_ce0 <= grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            wordsout_ce0 <= grp_chunkProcessor_fu_427_output_r_ce0;
        else 
            wordsout_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wordsout_we0_assign_proc : process(grp_chunkProcessor_fu_427_output_r_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            wordsout_we0 <= grp_chunkProcessor_fu_427_output_r_we0;
        else 
            wordsout_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
