{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":12571
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"1024 bytes"
          , "Channels":"2 channels"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":12573
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":12574
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x100000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":12572
      , "parent":"12571"
      , "bw":"34133.00"
      , "num_channels":"2"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":12575
      , "parent":"12571"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":12576
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":12579
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"tree"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"2"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":12577
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"tree"
              , "Reads":"3"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":12578
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":12586
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":12587
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":12580
      , "parent":"12571"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":12581
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"76"
              , "Latency":"156 cycles"
              , "Width":"512 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_aLoader_class"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/10x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":12582
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"71"
              , "Latency":"156 cycles"
              , "Width":"512 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_bLoader_class"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/10x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":579
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":12583
          , "kwidth":"256"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"5"
              , "Latency":"156 cycles"
              , "Width":"256 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_cLoader_class"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/10x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":978
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":12584
      , "parent":"12571"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":12585
          , "kwidth":"256"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"9"
              , "Latency":"2 cycles"
              , "Width":"256 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_unloader_class"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/10x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1103
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":12573
      , "to":12572
    }
    , {
      "from":12572
      , "to":12573
    }
    , {
      "from":12574
      , "to":12572
    }
    , {
      "from":12572
      , "to":12574
    }
    , {
      "from":12577
      , "to":12576
    }
    , {
      "from":12579
      , "to":12576
    }
    , {
      "from":12576
      , "to":12572
    }
    , {
      "from":12581
      , "to":12577
    }
    , {
      "from":12582
      , "to":12577
    }
    , {
      "from":12583
      , "to":12577
    }
    , {
      "from":12585
      , "to":12579
    }
    , {
      "from":12572
      , "to":12586
    }
    , {
      "from":12572
      , "to":12587
    }
    , {
      "from":12586
      , "to":12581
      , "reverse":1
    }
    , {
      "from":12587
      , "to":12582
      , "reverse":1
    }
    , {
      "from":12586
      , "to":12583
      , "reverse":1
    }
  ]
}
