m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/simulation
vconfig_sccb
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1612067550
!i10b 1
!s100 =M6@C[hcBD]BAd:eXTW2R0
!s11b ?<7VH@DO8m9[cUaCiz34i3
I_FIdoG<]bSbcoWkBC2Jd@3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/simulation
Z5 w1612048708
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v
L0 3
Z6 OW;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1612067550.000000
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v|
!s101 -O0
!i113 1
Z8 o-sv -work presynth -O0
Z9 tCvgOpt 0
vCoreSCCB
R1
R2
!i10b 1
!s100 8GNe6XGYn0FYKcdE_^60F1
!s11b M<cO`_TFW]EkXH_KAK0z]1
IRiMZ80d3I4Ld>SPdcm6Mn1
R3
S1
R4
w1612067252
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v
L0 3
R6
r1
!s85 0
31
R7
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v|
!s101 -O0
!i113 1
R8
R9
n@core@s@c@c@b
vFCCC_C0
R1
R2
!i10b 1
!s100 1U7ZF>TG2e^DW7Yi4oEhS0
!s11b f2j83^I44gT:YSXQahkj20
I8`>l]iY23cf9dR4]]ok6_0
R3
S1
R4
R5
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v
L0 9
R6
r1
!s85 0
31
R7
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v|
!s101 -O0
!i113 1
R8
R9
n@f@c@c@c_@c0
vFCCC_C0_FCCC_C0_0_FCCC
R1
R2
!i10b 1
!s100 N2@aU><1]3TMARLhfkLD20
!s11b e3:YIkXG[E8_`YMAMcND=1
Ic2^>`efn=TJj=]C=bzdhF3
R3
S1
R4
R5
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v
L0 5
R6
r1
!s85 0
31
!s108 1612067549.000000
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v|
!s101 -O0
!i113 1
R8
R9
n@f@c@c@c_@c0_@f@c@c@c_@c0_0_@f@c@c@c
vOSC_C0
R1
R2
!i10b 1
!s100 l2mPS9`Z:o9?OmWnPiX]a1
!s11b n]BCCZ[P8Ej8JQLSI401m2
IbMK?Tg:>XTK:OV=W`@62K2
R3
S1
R4
R5
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v
L0 9
R6
r1
!s85 0
31
R7
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v|
!s101 -O0
!i113 1
R8
R9
n@o@s@c_@c0
vOSC_C0_OSC_C0_0_OSC
R1
R2
!i10b 1
!s100 bzQ21`e4Jjl=^dzOmcOZX2
!s11b iTL;]@TbB_IXiXMEMem]a0
I]QPzUB@o?FhBg?6kMIfSl0
R3
S1
R4
R5
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v
L0 5
R6
r1
!s85 0
31
R7
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v|
!s101 -O0
!i113 1
R8
R9
n@o@s@c_@c0_@o@s@c_@c0_0_@o@s@c
vsccb_design
R1
R2
!i10b 1
!s100 1MKSEeZafzk91_XAlKR7z1
!s11b 9OPin:>56Y@b^^1=YUHl`0
IPAga:7LVR:>FVZ=Ydb6gK0
R3
S1
R4
w1612067314
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v
L0 9
R6
r1
!s85 0
31
R7
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v|
!s101 -O0
!i113 1
R8
R9
vtb
R1
R2
!i10b 1
!s100 [TLT5ag6M3o`YXD[2c6?z2
!s11b GD<FXfcDT@>?RI:@IOUZ73
I]RS:^Q98Ja;0^CdO83:0<0
R3
S1
R4
R5
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v
L0 9
R6
r1
!s85 0
31
R7
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v|
!s90 -reportprogress|300|+incdir+C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v|
!s101 -O0
!i113 1
R8
!s92 +incdir+C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb -sv -work presynth -O0
R9
vtestbench
R1
!s110 1611825784
!i10b 1
!s100 ]5LDY2obD6WVUdG7AC@Mn3
!s11b 6>;on8mSU7OP5kJCB39A83
IBhHAz8FNYGz88TiOQd@MJ2
R3
S1
R0
w1611825602
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v
L0 3
R6
r1
!s85 0
31
!s108 1611825783.000000
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v|
!s101 -O0
!i113 1
R8
!s92 +incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus -sv -work presynth -O0
R9
