// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2019 Lothar Wa√ümann <LW@KARO-electronics.de>
 *
 */

/dts-v1/;

#include "imx8mn.dtsi"
#include <dt-bindings/input/input.h>

/ {
	model = "Ka-Ro electronics TX8M-ND00 (NXP i.MX8MN) module";
	compatible = "karo,imx8mn-tx8m", "fsl,imx8mn";

	aliases {
		usbotg = &usbotg1;
		i2c0 = &i2c1;
		i2c1 = &i2c2;
		i2c2 = &i2c3;
	};

	chosen {
		stdout-path = &uart1;
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0 0x40000000>;
	};

	owire {
		compatible = "w1-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_owire>;
		gpios = <&gpio3 25 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		linux,open-drain;
	};

	reg_3v3: regulator-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
		vin-supply = <&buck6_reg>;
	};

	reg_3v3_etn: regulator-3v3-etn {
		compatible = "regulator-fixed";
		regulator-name = "3V3_ETN";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_etnphy_power>;
		gpio = <&gpio1 23 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		vin-supply = <&reg_3v3>;
	};

	thermal-zones {
		cpu-thermal {
			cooling-maps {
				map0 {
					cooling-device =
						<&A53_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
						<&A53_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
				};
			};
		};
	};
};

&A53_0 {
	cpu-supply = <&buck2_reg>;
	arm-supply = <&buck2_reg>;
};

&fec1 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_fec1 &pinctrl_etnphy_rst>;
	pinctrl-1 = <&pinctrl_fec1_sleep>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-supply = <&reg_3v3_etn>;
	clocks = <&clk IMX8MN_CLK_ENET1_ROOT>,
		 <&clk IMX8MN_CLK_ENET1_ROOT>,
		 <&clk IMX8MN_CLK_ENET_TIMER>,
		 <&clk IMX8MN_CLK_ENET_REF>;
	assigned-clocks = <&clk IMX8MN_CLK_ENET_AXI>,
			  <&clk IMX8MN_CLK_ENET_TIMER>,
			  <&clk IMX8MN_CLK_ENET_REF>;
	assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_266M>,
				 <&clk IMX8MN_SYS_PLL2_100M>,
				 <&clk IMX8MN_SYS_PLL2_50M>;
	assigned-clock-rates = <0>, <100000000>, <50000000>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		reset-gpios = <&gpio1 29 GPIO_ACTIVE_LOW>;
		reset-delay-us = <10000>;

		ethphy0: ethernet-phy@0 {
			reg = <0>;
			clocks = <&clk IMX8MN_CLK_ENET_REF>;
			smsc,disable-energy-detect;
		};
	};
};

&i2c1 {
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	clock-frequency = <400000>;
	scl-gpios = <&gpio5 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio5 15 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";

	pmic: pmic@4b {
		reg = <0x4b>;
		compatible = "rohm,bd71847";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pmic>;
		interrupt-parent = <&gpio1>;
		interrupts = <3 IRQ_TYPE_EDGE_FALLING>;

		gpo {
			rohm,drv = <0x0C>;	/* 0b0000_1100 all gpios with CMOS output mode */
		};

		regulators {
			buck1_reg: BUCK1 {
				regulator-name = "VDD_SOC_0V8";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck2_reg: BUCK2 {
				regulator-name = "VDD_ARM_0V9";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
				rohm,dvs-run-voltage = <1000000>;
				rohm,dvs-idle-voltage = <900000>;
			};

			buck3_reg: BUCK3 {
				// BUCK5 in datasheet
				regulator-name = "VDD_DRAM&PU_0V9";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1350000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6_reg: BUCK4 {
				// BUCK6 in datasheet
				regulator-name = "VDD_3V3";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck7_reg: BUCK5 {
				// BUCK7 in datasheet
				regulator-name = "VDD_1V8";
				regulator-min-microvolt = <1605000>;
				regulator-max-microvolt = <1995000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck8_reg: BUCK6 {
				// BUCK8 in datasheet
				regulator-name = "NVCC_DRAM";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1_reg: LDO1 {
				regulator-name = "NVCC_SNVS_1V8";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <1900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2_reg: LDO2 {
				regulator-name = "VDD_SNVS_0V8";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3_reg: LDO3 {
				regulator-name = "VDDA_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4_reg: LDO4 {
				regulator-name = "VDD_PHY_0V9";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5_reg: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

			ldo6_reg: LDO6 {
				regulator-name = "VDD_PHY_1V2";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
};

&i2c2 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	scl-gpios = <&gpio5 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio5 17 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};

&i2c3 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	scl-gpios = <&gpio5 18 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio5 19 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};

&mu {
	status = "okay";
};

&rpmsg {
	/*
	 * 64K for one rpmsg instance:
	 * --0xb8000000~0xb800ffff: pingpong
	 */
	vdev-nums = <1>;
	reg = <0x0 0xb8000000 0x0 0x10000>;
	status = "okay";
};

&uart1 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1 &pinctrl_uart1_rtscts>;
	uart-has-rtscts;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2 &pinctrl_uart2_rtscts>;
	uart-has-rtscts;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3 &pinctrl_uart3_rtscts>;
	uart-has-rtscts;
	status = "okay";
};

&usbotg1 {
	dr_mode = "device";
	status = "okay";
};

&usdhc1 { /* eMMC */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	vmmc-supply = <&reg_3v3>;
	vqmmc-supply = <&buck7_reg>;
	voltage-ranges = <3300 3300>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2 &pinctrl_usdhc2_cd>;
	vmmc-supply = <&reg_3v3>;
	vqmmc-supply = <&reg_3v3>;
	voltage-ranges = <3300 3300>;
	bus-width = <4>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	no-1-8-v;
	fsl,wp-controller;
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3 &pinctrl_usdhc3_cd>;
	vmmc-supply = <&reg_3v3>;
	vqmmc-supply = <&reg_3v3>;
	voltage-ranges = <3300 3300>;
	bus-width = <4>;
	cd-gpios = <&gpio3 8 GPIO_ACTIVE_LOW>;
	no-1-8-v;
	fsl,wp-controller;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	pinctrl_hog: hoggrp {
		fsl,pins = <
		>;
	};

	pinctrl_etnphy_int: etnphy-intgrp {
		fsl,pins = <
			MX8MN_IOMUXC_ENET_RD2_GPIO1_IO28		0x90
		>;
	};

	pinctrl_etnphy_power: etnphy-powergrp {
		fsl,pins = <
			MX8MN_IOMUXC_ENET_TXC_GPIO1_IO23		0x142
		>;
	};

	pinctrl_etnphy_rst: etnphy-rstgrp {
		fsl,pins = <
			MX8MN_IOMUXC_ENET_RD3_GPIO1_IO29		0x140
		>;
	};

	pinctrl_fec1: fec1grp {
		fsl,pins = <
			MX8MN_IOMUXC_ENET_MDC_ENET1_MDC			0x142
			MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO		0x142
			MX8MN_IOMUXC_ENET_TD2_ENET1_TX_CLK		0x40000016
			MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x16
			MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x16
			MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x90
			MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x90
			MX8MN_IOMUXC_ENET_RXC_ENET1_RX_ER		0x16
			MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x16
			MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x16
		>;
	};

	pinctrl_fec1_sleep: fec1-sleepgrp {
		fsl,pins = <
			MX8MN_IOMUXC_ENET_MDC_ENET1_MDC			0x120
			MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO		0x120
			MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x120
			MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x120
			MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x120
			MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x120
			MX8MN_IOMUXC_ENET_RXC_ENET1_RX_ER		0x120
			MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x120
			MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x120
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001d6
			MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001d6
		>;
	};

	pinctrl_i2c1_gpio: i2c1-gpiogrp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C1_SCL_GPIO5_IO14		0x400001d6
			MX8MN_IOMUXC_I2C1_SDA_GPIO5_IO15		0x400001d6
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001d6
			MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001d6
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL			0x400001d6
			MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA			0x400001d6
		>;
	};

	pinctrl_i2c4: i2c4grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C4_SCL_I2C4_SCL			0x400001d6
			MX8MN_IOMUXC_I2C4_SDA_I2C4_SDA			0x400001d6
		>;
	};

	pinctrl_owire: owiregrp {
		fsl,pins = <
			MX8MN_IOMUXC_SAI5_MCLK_GPIO3_IO25		0x400001c0
		>;
	};

	pinctrl_pmic: pmicgrp {
		fsl,pins = <
			MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x1c0
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX8MN_IOMUXC_UART1_RXD_UART1_DCE_RX		0x140
			MX8MN_IOMUXC_UART1_TXD_UART1_DCE_TX		0x140
		>;
	};

	pinctrl_uart1_rtscts: uart1-rtsctsgrp {
		fsl,pins = <
			MX8MN_IOMUXC_UART3_TXD_UART1_DCE_RTS_B		0x140
			MX8MN_IOMUXC_UART3_RXD_UART1_DCE_CTS_B		0x140
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX		0x140
			MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX		0x140
		>;
	};

	pinctrl_uart2_rtscts: uart2-rtsctsgrp {
		fsl,pins = <
			MX8MN_IOMUXC_UART4_TXD_UART2_DCE_RTS_B		0x140
			MX8MN_IOMUXC_UART4_RXD_UART2_DCE_CTS_B		0x140
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX		0x140
			MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX		0x140
		>;
	};

	pinctrl_uart3_rtscts: uart3-rtsctsgrp {
		fsl,pins = <
			MX8MN_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B		0x140
			MX8MN_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B	0x140
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK			0x110
			MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD			0x150
			MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x150
			MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x150
			MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x150
			MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x150
			MX8MN_IOMUXC_SD1_DATA4_USDHC1_DATA4		0x150
			MX8MN_IOMUXC_SD1_DATA5_USDHC1_DATA5		0x150
			MX8MN_IOMUXC_SD1_DATA6_USDHC1_DATA6		0x150
			MX8MN_IOMUXC_SD1_DATA7_USDHC1_DATA7		0x150
			MX8MN_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x156
			MX8MN_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0x156
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
		fsl,pins = <
			MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK			0x114
			MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD			0x154
			MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x154
			MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x154
			MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x154
			MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x154
			MX8MN_IOMUXC_SD1_DATA4_USDHC1_DATA4		0x154
			MX8MN_IOMUXC_SD1_DATA5_USDHC1_DATA5		0x154
			MX8MN_IOMUXC_SD1_DATA6_USDHC1_DATA6		0x154
			MX8MN_IOMUXC_SD1_DATA7_USDHC1_DATA7		0x154
			MX8MN_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x156
			MX8MN_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0x156
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
		fsl,pins = <
			MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK			0x116
			MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD			0x156
			MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x156
			MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x156
			MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x156
			MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x156
			MX8MN_IOMUXC_SD1_DATA4_USDHC1_DATA4		0x156
			MX8MN_IOMUXC_SD1_DATA5_USDHC1_DATA5		0x156
			MX8MN_IOMUXC_SD1_DATA6_USDHC1_DATA6		0x156
			MX8MN_IOMUXC_SD1_DATA7_USDHC1_DATA7		0x156
			MX8MN_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x156
			MX8MN_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0x156
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK			0x110
			MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD			0x150
			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x150
			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x150
			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x150
			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x150
		>;
	};

	pinctrl_usdhc2_cd: usdhc2-cdgrp {
		fsl,pins = <
			MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12		0x1c0
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			/*
			 * Erratum e11341: SION must be asserted on NAND_WE_B
			 * when used as SDHC3_CLK
			 */
			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000190
			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
		>;
	};

	pinctrl_usdhc3_cd: usdhc3-cdgrp {
		fsl,pins = <
			MX8MN_IOMUXC_NAND_DATA02_GPIO3_IO8		0x1c0
		>;
	};
};
