$date
	Mon Mar 29 17:29:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module logic_function $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1!
1"
#20
1!
0"
1#
#30
0!
1"
#40
0"
0#
#50
1!
1"
#60
1!
0"
1#
#70
0!
1"
#80
0"
0#
#90
1!
1"
#100
1!
0"
1#
