#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 14 11:29:36 2020
# Process ID: 3168
# Current directory: c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/PopulationCounter/PopulationCounter.tmp/populationcountercop_v1_0_project/PopulationCounterCop_v1_0_project.runs/synth_1
# Command line: vivado.exe -log PopulationCounterCop_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PopulationCounterCop_v1_0.tcl
# Log file: c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/PopulationCounter/PopulationCounter.tmp/populationcountercop_v1_0_project/PopulationCounterCop_v1_0_project.runs/synth_1/PopulationCounterCop_v1_0.vds
# Journal file: c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/PopulationCounter/PopulationCounter.tmp/populationcountercop_v1_0_project/PopulationCounterCop_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PopulationCounterCop_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/timer-soft-hard/project/part1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/ReverseEndianessCop_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/catar/desktop/git/vivado-xilinx-tutorials/axi-stream/populationcounter/populationcounter.tmp/populationcountercop_v1_0_project/PopulationCounterCop_v1_0_project.cache/ip 
Command: synth_design -top PopulationCounterCop_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14908 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 560.199 ; gain = 244.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PopulationCounterCop_v1_0' [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/hdl/PopulationCounterCop_v1_0.vhd:47]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'PopulationCounterCop_v1_0_S00_AXIS' declared at 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/hdl/PopulationCounterCop_v1_0_S00_AXIS.vhd:5' bound to instance 'PopulationCounterCop_v1_0_S00_AXIS_inst' of component 'PopulationCounterCop_v1_0_S00_AXIS' [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/hdl/PopulationCounterCop_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'PopulationCounterCop_v1_0_S00_AXIS' [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/hdl/PopulationCounterCop_v1_0_S00_AXIS.vhd:41]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'PopulationCount' declared at 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/src/PopulationCount.vhd:5' bound to instance 'population_count' of component 'PopulationCount' [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/hdl/PopulationCounterCop_v1_0_S00_AXIS.vhd:54]
INFO: [Synth 8-638] synthesizing module 'PopulationCount' [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/src/PopulationCount.vhd:11]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PopulationCount' (1#1) [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/src/PopulationCount.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'PopulationCounterCop_v1_0_S00_AXIS' (2#1) [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/hdl/PopulationCounterCop_v1_0_S00_AXIS.vhd:41]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'PopulationCounterCop_v1_0_M00_AXIS' declared at 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/hdl/PopulationCounterCop_v1_0_M00_AXIS.vhd:5' bound to instance 'PopulationCounterCop_v1_0_M00_AXIS_inst' of component 'PopulationCounterCop_v1_0_M00_AXIS' [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/hdl/PopulationCounterCop_v1_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'PopulationCounterCop_v1_0_M00_AXIS' [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/hdl/PopulationCounterCop_v1_0_M00_AXIS.vhd:41]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PopulationCounterCop_v1_0_M00_AXIS' (3#1) [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/hdl/PopulationCounterCop_v1_0_M00_AXIS.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'PopulationCounterCop_v1_0' (4#1) [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/PopulationCounterCop_1.0/hdl/PopulationCounterCop_v1_0.vhd:47]
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 632.668 ; gain = 317.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 632.668 ; gain = 317.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 632.668 ; gain = 317.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 632.668 ; gain = 317.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  32 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PopulationCount 
Detailed RTL Component Info : 
+---Adders : 
	  32 Input      6 Bit       Adders := 1     
Module PopulationCounterCop_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[31] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[30] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[29] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[28] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[27] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[26] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[25] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[24] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[23] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[22] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[21] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[20] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[19] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[18] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[17] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[16] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[15] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[14] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[13] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[12] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[11] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[10] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[9] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[8] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[7] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tdata[6] driven by constant 0
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3917] design PopulationCounterCop_v1_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0 has unconnected port s00_axis_tlast
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design PopulationCounterCop_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 800.680 ; gain = 485.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.051 ; gain = 491.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.051 ; gain = 491.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 808.047 ; gain = 492.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 808.047 ; gain = 492.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 808.047 ; gain = 492.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 808.047 ; gain = 492.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 808.047 ; gain = 492.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 808.047 ; gain = 492.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |    27|
|5     |LUT4 |     1|
|6     |LUT5 |    19|
|7     |LUT6 |     8|
|8     |FDRE |     7|
|9     |IBUF |    36|
|10    |OBUF |    39|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   140|
|2     |  PopulationCounterCop_v1_0_S00_AXIS_inst |PopulationCounterCop_v1_0_S00_AXIS |    64|
|3     |    population_count                      |PopulationCount                    |    53|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 808.047 ; gain = 492.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 808.047 ; gain = 492.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 808.047 ; gain = 492.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 820.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 912.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 912.363 ; gain = 604.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 912.363 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/PopulationCounter/PopulationCounter.tmp/populationcountercop_v1_0_project/PopulationCounterCop_v1_0_project.runs/synth_1/PopulationCounterCop_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PopulationCounterCop_v1_0_utilization_synth.rpt -pb PopulationCounterCop_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 14 11:30:03 2020...
