<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Indirect Read Transfer Control Register - indrd</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___q_s_p_i___i_n_d_r_d.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Indirect Read Transfer Control Register - indrd</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___q_s_p_i.html">Component : ALT_QSPI</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_START">Start Indirect Read</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_CANCEL">Cancel Indirect Read</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_STAT">Indirect Read Status</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_SRAM_FULL">SRAM Full</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_QUEUED">Queued Indirect Read Operations</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_IND_OPS_DONE_STAT">Indirect Completion Status</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_NUM_IND_OPS_DONE">Completed Indirect Operations</a> </td></tr>
<tr>
<td align="left">[31:8] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD">Reserved</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Start Indirect Read - start </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpef35eea2a36f3cbe12b037db36bf3c5e"></a><a class="anchor" id="ALT_QSPI_INDRD_START"></a></p>
<p>Writing a 1 to this bit will trigger an indirect read operation. The assumption is that the indirect start address and the indirect number of bytes register is setup before triggering the indirect read operation.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gab7eacc763adea875316d9fcd91aaf063">ALT_QSPI_INDRD_START_E_DISD</a> </td><td align="left">0x0 </td><td align="left">No Indirect Read </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gae81d2613d616fc41a5d540fa540a3d3c">ALT_QSPI_INDRD_START_E_END</a> </td><td align="left">0x1 </td><td align="left">Trigger Indirect Read </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab7eacc763adea875316d9fcd91aaf063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gab7eacc763adea875316d9fcd91aaf063">ALT_QSPI_INDRD_START_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab7eacc763adea875316d9fcd91aaf063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81d2613d616fc41a5d540fa540a3d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gae81d2613d616fc41a5d540fa540a3d3c">ALT_QSPI_INDRD_START_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gae81d2613d616fc41a5d540fa540a3d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd1292267bcb2fb7bc68fc01a3d14a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gaacd1292267bcb2fb7bc68fc01a3d14a7">ALT_QSPI_INDRD_START_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaacd1292267bcb2fb7bc68fc01a3d14a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04dfad1a8e805d3ab5b66ac74355341a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga04dfad1a8e805d3ab5b66ac74355341a">ALT_QSPI_INDRD_START_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga04dfad1a8e805d3ab5b66ac74355341a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6f24210d857c7527cad4d7badbfc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga0a6f24210d857c7527cad4d7badbfc6a">ALT_QSPI_INDRD_START_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0a6f24210d857c7527cad4d7badbfc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e915e1d6684dcf15f4784303d203c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga5e915e1d6684dcf15f4784303d203c8e">ALT_QSPI_INDRD_START_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga5e915e1d6684dcf15f4784303d203c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaee4fa0e8dcf198713ab1b207bdf2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gabaee4fa0e8dcf198713ab1b207bdf2a8">ALT_QSPI_INDRD_START_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gabaee4fa0e8dcf198713ab1b207bdf2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45ee65b73dc3bca5be358bdd398340a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gaf45ee65b73dc3bca5be358bdd398340a">ALT_QSPI_INDRD_START_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf45ee65b73dc3bca5be358bdd398340a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87cff8cd0016c9a4c977ec04bc653ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gac87cff8cd0016c9a4c977ec04bc653ca">ALT_QSPI_INDRD_START_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gac87cff8cd0016c9a4c977ec04bc653ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8598d4568e3c9a92441d0f25bf4e33f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gaa8598d4568e3c9a92441d0f25bf4e33f">ALT_QSPI_INDRD_START_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gaa8598d4568e3c9a92441d0f25bf4e33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Cancel Indirect Read - cancel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp243c02c9c07a348c2ca59dcad0eae585"></a><a class="anchor" id="ALT_QSPI_INDRD_CANCEL"></a></p>
<p>Writing a 1 to this bit will cancel all ongoing indirect read operations.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga574a5c5ffe9e29a85c17af0216e0a268">ALT_QSPI_INDRD_CANCEL_E_NOACTION</a> </td><td align="left">0x0 </td><td align="left">Do Not Cancel Indirect Read </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga4bb3cd0896ea9ae11b0a1ded574d1885">ALT_QSPI_INDRD_CANCEL_E_CANCEL</a> </td><td align="left">0x1 </td><td align="left">Cancel Indirect Read </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga574a5c5ffe9e29a85c17af0216e0a268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga574a5c5ffe9e29a85c17af0216e0a268">ALT_QSPI_INDRD_CANCEL_E_NOACTION</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga574a5c5ffe9e29a85c17af0216e0a268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb3cd0896ea9ae11b0a1ded574d1885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga4bb3cd0896ea9ae11b0a1ded574d1885">ALT_QSPI_INDRD_CANCEL_E_CANCEL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga4bb3cd0896ea9ae11b0a1ded574d1885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35660461804a0ea0f7f47b82436832d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga35660461804a0ea0f7f47b82436832d2">ALT_QSPI_INDRD_CANCEL_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga35660461804a0ea0f7f47b82436832d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80417ccfd4613360d0aa0a488e69ef6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga80417ccfd4613360d0aa0a488e69ef6b">ALT_QSPI_INDRD_CANCEL_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga80417ccfd4613360d0aa0a488e69ef6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8bb56c39fdfde0fd6badb961209ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga0c8bb56c39fdfde0fd6badb961209ba7">ALT_QSPI_INDRD_CANCEL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0c8bb56c39fdfde0fd6badb961209ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87d325974ec32615a8991ededfb8142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gae87d325974ec32615a8991ededfb8142">ALT_QSPI_INDRD_CANCEL_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gae87d325974ec32615a8991ededfb8142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743181ebabeda2b36e3c8000d1772ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga743181ebabeda2b36e3c8000d1772ddf">ALT_QSPI_INDRD_CANCEL_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga743181ebabeda2b36e3c8000d1772ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8bb45880e6153c0bb388e960af0e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga5e8bb45880e6153c0bb388e960af0e68">ALT_QSPI_INDRD_CANCEL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5e8bb45880e6153c0bb388e960af0e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36fa480060409357acaaff9017fe94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gad36fa480060409357acaaff9017fe94c">ALT_QSPI_INDRD_CANCEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gad36fa480060409357acaaff9017fe94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c0ebb22b4361827358dce98488c42f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gab3c0ebb22b4361827358dce98488c42f">ALT_QSPI_INDRD_CANCEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:gab3c0ebb22b4361827358dce98488c42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Indirect Read Status - rd_status </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8ca42de08703df3212bb927f79ec4989"></a><a class="anchor" id="ALT_QSPI_INDRD_RD_STAT"></a></p>
<p>Indirect read operation in progress (status)</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga18539f8c915b7bc09ea44bdba0845d58">ALT_QSPI_INDRD_RD_STAT_E_NOACTION</a> </td><td align="left">0x0 </td><td align="left">No read operation in progress </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gabdc544c139d8195b3e847be3bdf96047">ALT_QSPI_INDRD_RD_STAT_E_RDOP</a> </td><td align="left">0x1 </td><td align="left">Read Operation in progress </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga18539f8c915b7bc09ea44bdba0845d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga18539f8c915b7bc09ea44bdba0845d58">ALT_QSPI_INDRD_RD_STAT_E_NOACTION</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga18539f8c915b7bc09ea44bdba0845d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdc544c139d8195b3e847be3bdf96047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gabdc544c139d8195b3e847be3bdf96047">ALT_QSPI_INDRD_RD_STAT_E_RDOP</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gabdc544c139d8195b3e847be3bdf96047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5385aed08d631bfc0e661fbc09cb9da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga5385aed08d631bfc0e661fbc09cb9da5">ALT_QSPI_INDRD_RD_STAT_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5385aed08d631bfc0e661fbc09cb9da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196a03626045aae40eb699702c0cc6cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga196a03626045aae40eb699702c0cc6cb">ALT_QSPI_INDRD_RD_STAT_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga196a03626045aae40eb699702c0cc6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ea7d6935462fc4d8af7f2bbcf223c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga23ea7d6935462fc4d8af7f2bbcf223c8">ALT_QSPI_INDRD_RD_STAT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga23ea7d6935462fc4d8af7f2bbcf223c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb679ddfaa14dbd333f7077e08c515ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gabb679ddfaa14dbd333f7077e08c515ee">ALT_QSPI_INDRD_RD_STAT_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gabb679ddfaa14dbd333f7077e08c515ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc1135e825ca6d681ddab7ff6e72c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga0dc1135e825ca6d681ddab7ff6e72c54">ALT_QSPI_INDRD_RD_STAT_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga0dc1135e825ca6d681ddab7ff6e72c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222b7d01e2dfa9f4a6318b1511d2b530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga222b7d01e2dfa9f4a6318b1511d2b530">ALT_QSPI_INDRD_RD_STAT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga222b7d01e2dfa9f4a6318b1511d2b530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f569dad09a61666229ddb2183f19ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga92f569dad09a61666229ddb2183f19ab">ALT_QSPI_INDRD_RD_STAT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga92f569dad09a61666229ddb2183f19ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703064cb4becaeebd0bc0faf19650473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga703064cb4becaeebd0bc0faf19650473">ALT_QSPI_INDRD_RD_STAT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga703064cb4becaeebd0bc0faf19650473"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SRAM Full - sram_full </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp78e1ff19d3164bcbf588b68ab044f082"></a><a class="anchor" id="ALT_QSPI_INDRD_SRAM_FULL"></a></p>
<p>SRAM full and unable to immediately complete an indirect operation. Write a 1 to this field to clear it."; indirect operation (status)</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gaec1d78389653045819c146a20c4158da">ALT_QSPI_INDRD_SRAM_FULL_E_NOACTION</a> </td><td align="left">0x0 </td><td align="left">SRram Not Full </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gafd9d7dac5fb0ecbd1042315b9763f81a">ALT_QSPI_INDRD_SRAM_FULL_E_SRAMFULL</a> </td><td align="left">0x1 </td><td align="left">Sram Full- Cant complete operation </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaec1d78389653045819c146a20c4158da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gaec1d78389653045819c146a20c4158da">ALT_QSPI_INDRD_SRAM_FULL_E_NOACTION</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaec1d78389653045819c146a20c4158da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9d7dac5fb0ecbd1042315b9763f81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gafd9d7dac5fb0ecbd1042315b9763f81a">ALT_QSPI_INDRD_SRAM_FULL_E_SRAMFULL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gafd9d7dac5fb0ecbd1042315b9763f81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfd248f25502cb3efbe46bb4e99dd3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga9dfd248f25502cb3efbe46bb4e99dd3b">ALT_QSPI_INDRD_SRAM_FULL_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9dfd248f25502cb3efbe46bb4e99dd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a34ed1cf17ac1aea9336dd43edc2bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga9a34ed1cf17ac1aea9336dd43edc2bec">ALT_QSPI_INDRD_SRAM_FULL_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9a34ed1cf17ac1aea9336dd43edc2bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9200caec2bfd6c0471dcf39927235ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gac9200caec2bfd6c0471dcf39927235ab">ALT_QSPI_INDRD_SRAM_FULL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac9200caec2bfd6c0471dcf39927235ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa033ee17f0b100f0aaa4506d408c7444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gaa033ee17f0b100f0aaa4506d408c7444">ALT_QSPI_INDRD_SRAM_FULL_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gaa033ee17f0b100f0aaa4506d408c7444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad986f6e16181a798eb4ba506c1ba6a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gad986f6e16181a798eb4ba506c1ba6a64">ALT_QSPI_INDRD_SRAM_FULL_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gad986f6e16181a798eb4ba506c1ba6a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3ff8b3bfe3d135cde88b3bf5bbc8ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga6f3ff8b3bfe3d135cde88b3bf5bbc8ba">ALT_QSPI_INDRD_SRAM_FULL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6f3ff8b3bfe3d135cde88b3bf5bbc8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926096737c3208d510e2e012fc78c5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga926096737c3208d510e2e012fc78c5e1">ALT_QSPI_INDRD_SRAM_FULL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga926096737c3208d510e2e012fc78c5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa755a40fc9375ce9e402a2676e49999f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gaa755a40fc9375ce9e402a2676e49999f">ALT_QSPI_INDRD_SRAM_FULL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gaa755a40fc9375ce9e402a2676e49999f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Queued Indirect Read Operations - rd_queued </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp512a99de8f4ddfadce509194767d07d6"></a><a class="anchor" id="ALT_QSPI_INDRD_RD_QUEUED"></a></p>
<p>Two indirect read operations have been queued</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga798b9c961bbdd8824e66961a957797c1">ALT_QSPI_INDRD_RD_QUEUED_E_NOACTION</a> </td><td align="left">0x0 </td><td align="left">No Queued Read </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gaef916362cfd41c77f9274b801ce5d174">ALT_QSPI_INDRD_RD_QUEUED_E_QUINDIRECTRD</a> </td><td align="left">0x1 </td><td align="left">Queued Indirect Read </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga798b9c961bbdd8824e66961a957797c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga798b9c961bbdd8824e66961a957797c1">ALT_QSPI_INDRD_RD_QUEUED_E_NOACTION</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga798b9c961bbdd8824e66961a957797c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef916362cfd41c77f9274b801ce5d174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gaef916362cfd41c77f9274b801ce5d174">ALT_QSPI_INDRD_RD_QUEUED_E_QUINDIRECTRD</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaef916362cfd41c77f9274b801ce5d174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911a3dc19dfec347b1db63bd67b703cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga911a3dc19dfec347b1db63bd67b703cd">ALT_QSPI_INDRD_RD_QUEUED_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga911a3dc19dfec347b1db63bd67b703cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144da7bf68f1075018d422819c53bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga144da7bf68f1075018d422819c53bf8d">ALT_QSPI_INDRD_RD_QUEUED_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga144da7bf68f1075018d422819c53bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65119200223cbea11480c07e96528d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga65119200223cbea11480c07e96528d10">ALT_QSPI_INDRD_RD_QUEUED_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga65119200223cbea11480c07e96528d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f649d1251bd6f988b72e7064c74e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gab5f649d1251bd6f988b72e7064c74e35">ALT_QSPI_INDRD_RD_QUEUED_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gab5f649d1251bd6f988b72e7064c74e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb2899f881647cfa970be5c1bf4b71f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gabbb2899f881647cfa970be5c1bf4b71f">ALT_QSPI_INDRD_RD_QUEUED_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gabbb2899f881647cfa970be5c1bf4b71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e37c02052c29ae58bf33a073b72b8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga7e37c02052c29ae58bf33a073b72b8e4">ALT_QSPI_INDRD_RD_QUEUED_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7e37c02052c29ae58bf33a073b72b8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd8d227d4c19dce90044fd22ecbe899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gabdd8d227d4c19dce90044fd22ecbe899">ALT_QSPI_INDRD_RD_QUEUED_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:gabdd8d227d4c19dce90044fd22ecbe899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8128bd21b19416530b16e6b27d0219c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gad8128bd21b19416530b16e6b27d0219c">ALT_QSPI_INDRD_RD_QUEUED_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:gad8128bd21b19416530b16e6b27d0219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Indirect Completion Status - ind_ops_done_status </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2f8ce15aa8aa2e3bbb00b4221f951723"></a><a class="anchor" id="ALT_QSPI_INDRD_IND_OPS_DONE_STAT"></a></p>
<p>This field is set to 1 when an indirect operation has completed. Write a 1 to this field to clear it.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga908196a9811ca086c381fe8b9a789373">ALT_QSPI_INDRD_IND_OPS_DONE_STAT_E_NOACTION</a> </td><td align="left">0x0 </td><td align="left">Indirect Op Not Complete </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga6577deffd1c4d5296231e1258579e8d1">ALT_QSPI_INDRD_IND_OPS_DONE_STAT_E_INDCOMP</a> </td><td align="left">0x1 </td><td align="left">Indirect Op Complete operation </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga908196a9811ca086c381fe8b9a789373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga908196a9811ca086c381fe8b9a789373">ALT_QSPI_INDRD_IND_OPS_DONE_STAT_E_NOACTION</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga908196a9811ca086c381fe8b9a789373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6577deffd1c4d5296231e1258579e8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga6577deffd1c4d5296231e1258579e8d1">ALT_QSPI_INDRD_IND_OPS_DONE_STAT_E_INDCOMP</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga6577deffd1c4d5296231e1258579e8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b60a03df6ae34290f2d5741db94559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gac3b60a03df6ae34290f2d5741db94559">ALT_QSPI_INDRD_IND_OPS_DONE_STAT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gac3b60a03df6ae34290f2d5741db94559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb702330f82ec62a281a5927309005f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga4bb702330f82ec62a281a5927309005f">ALT_QSPI_INDRD_IND_OPS_DONE_STAT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga4bb702330f82ec62a281a5927309005f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e0b10a55c47567a3b28d95b8f8df41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga33e0b10a55c47567a3b28d95b8f8df41">ALT_QSPI_INDRD_IND_OPS_DONE_STAT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga33e0b10a55c47567a3b28d95b8f8df41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704da5b9724ad52e6e6382c3cb45338d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga704da5b9724ad52e6e6382c3cb45338d">ALT_QSPI_INDRD_IND_OPS_DONE_STAT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga704da5b9724ad52e6e6382c3cb45338d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385e81394a50464400e04414ee50a470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga385e81394a50464400e04414ee50a470">ALT_QSPI_INDRD_IND_OPS_DONE_STAT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga385e81394a50464400e04414ee50a470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134d16c8b3d2fe4f4d31cad0ab5a7c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga134d16c8b3d2fe4f4d31cad0ab5a7c78">ALT_QSPI_INDRD_IND_OPS_DONE_STAT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga134d16c8b3d2fe4f4d31cad0ab5a7c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5e56ae3fbdfb46108ec0ed468609db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga2c5e56ae3fbdfb46108ec0ed468609db">ALT_QSPI_INDRD_IND_OPS_DONE_STAT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga2c5e56ae3fbdfb46108ec0ed468609db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29f9de419f040bf71bf7a4987f0dd07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gac29f9de419f040bf71bf7a4987f0dd07">ALT_QSPI_INDRD_IND_OPS_DONE_STAT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gac29f9de419f040bf71bf7a4987f0dd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Completed Indirect Operations - num_ind_ops_done </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp753edec34d7c0cf4b10830dad4a8f0d4"></a><a class="anchor" id="ALT_QSPI_INDRD_NUM_IND_OPS_DONE"></a></p>
<p>This field contains the number of indirect operations which have been completed. This is used in conjunction with the indirect completion status field (bit 5). It is incremented by hardware when an indirect operation has completed. Write a 1 to bit 5 of this register to decrement it.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac68a936dde56f4dcb9a050b8625ae815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gac68a936dde56f4dcb9a050b8625ae815">ALT_QSPI_INDRD_NUM_IND_OPS_DONE_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gac68a936dde56f4dcb9a050b8625ae815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539ed335fe59fce2566291421093209e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga539ed335fe59fce2566291421093209e">ALT_QSPI_INDRD_NUM_IND_OPS_DONE_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga539ed335fe59fce2566291421093209e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ab3f7cd13cdef3ba980fac7a5bf8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga14ab3f7cd13cdef3ba980fac7a5bf8fa">ALT_QSPI_INDRD_NUM_IND_OPS_DONE_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga14ab3f7cd13cdef3ba980fac7a5bf8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2816e676029196461263dd00450d7844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga2816e676029196461263dd00450d7844">ALT_QSPI_INDRD_NUM_IND_OPS_DONE_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga2816e676029196461263dd00450d7844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ebc97de8dda701a842011052c83d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga29ebc97de8dda701a842011052c83d3d">ALT_QSPI_INDRD_NUM_IND_OPS_DONE_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga29ebc97de8dda701a842011052c83d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae896fd282add75885266e2ea53505fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gae896fd282add75885266e2ea53505fc9">ALT_QSPI_INDRD_NUM_IND_OPS_DONE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae896fd282add75885266e2ea53505fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac760c8a6e0a195d33982518751ed4a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gac760c8a6e0a195d33982518751ed4a84">ALT_QSPI_INDRD_NUM_IND_OPS_DONE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:gac760c8a6e0a195d33982518751ed4a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a88cfaa4999e00fd7031a196cef3016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga3a88cfaa4999e00fd7031a196cef3016">ALT_QSPI_INDRD_NUM_IND_OPS_DONE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:ga3a88cfaa4999e00fd7031a196cef3016"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved - indir_rd_xfer_resv_fld </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd19af4a346475ba585e601a11c649c36"></a><a class="anchor" id="ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0d951617be73825a453af3501c1e5d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga0d951617be73825a453af3501c1e5d37">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga0d951617be73825a453af3501c1e5d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbcc4da9df1bacf4f1bd2083989d9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga4bbcc4da9df1bacf4f1bd2083989d9bb">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga4bbcc4da9df1bacf4f1bd2083989d9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef45386c578bc67fa2ee324387257d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga8ef45386c578bc67fa2ee324387257d8">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_WIDTH</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga8ef45386c578bc67fa2ee324387257d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9177665e8f1843464a51e72c54b671f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga9177665e8f1843464a51e72c54b671f7">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_SET_MSK</a>&#160;&#160;&#160;0xffffff00</td></tr>
<tr class="separator:ga9177665e8f1843464a51e72c54b671f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3352e9e49a7e83d228ef40b30973589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gab3352e9e49a7e83d228ef40b30973589">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_CLR_MSK</a>&#160;&#160;&#160;0x000000ff</td></tr>
<tr class="separator:gab3352e9e49a7e83d228ef40b30973589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06ae4d0f37d26eaa0b5930d02e28a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#gae06ae4d0f37d26eaa0b5930d02e28a55">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae06ae4d0f37d26eaa0b5930d02e28a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0638a15d476e17eff5a823e870876a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga0638a15d476e17eff5a823e870876a76">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffffff00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga0638a15d476e17eff5a823e870876a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddbd9e8f7767936a681927ce12548b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga1ddbd9e8f7767936a681927ce12548b6">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0xffffff00)</td></tr>
<tr class="separator:ga1ddbd9e8f7767936a681927ce12548b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___q_s_p_i___i_n_d_r_d__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#struct_a_l_t___q_s_p_i___i_n_d_r_d__s">ALT_QSPI_INDRD_s</a></td></tr>
<tr class="separator:struct_a_l_t___q_s_p_i___i_n_d_r_d__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7c02d23e5ef03d1bd8af09eb18cf12cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga7c02d23e5ef03d1bd8af09eb18cf12cc">ALT_QSPI_INDRD_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga7c02d23e5ef03d1bd8af09eb18cf12cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e1e6cbe28728bbd8bd2d93419e7e55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga2e1e6cbe28728bbd8bd2d93419e7e55a">ALT_QSPI_INDRD_OFST</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="separator:ga2e1e6cbe28728bbd8bd2d93419e7e55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga6d4f11edb6e31a34b41c08de937a5c46"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#struct_a_l_t___q_s_p_i___i_n_d_r_d__s">ALT_QSPI_INDRD_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga6d4f11edb6e31a34b41c08de937a5c46">ALT_QSPI_INDRD_t</a></td></tr>
<tr class="separator:ga6d4f11edb6e31a34b41c08de937a5c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___q_s_p_i___i_n_d_r_d__s" id="struct_a_l_t___q_s_p_i___i_n_d_r_d__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_QSPI_INDRD_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html">ALT_QSPI_INDRD</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a64b62de74421bb4cf9042f7bc5c9207e"></a>uint32_t</td>
<td class="fieldname">
start: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_START">Start Indirect Read</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6bdae357135873c8bd0c913b05d3f1fc"></a>uint32_t</td>
<td class="fieldname">
cancel: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_CANCEL">Cancel Indirect Read</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac9c3aadd28a52ff4d03cece6bf234d54"></a>const uint32_t</td>
<td class="fieldname">
rd_status: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_STAT">Indirect Read Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad6e277dc51c6101d45c3bb4cc2446df9"></a>uint32_t</td>
<td class="fieldname">
sram_full: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_SRAM_FULL">SRAM Full</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a831f2951b8a54d8af7d1ad4dfba41ea6"></a>const uint32_t</td>
<td class="fieldname">
rd_queued: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_QUEUED">Queued Indirect Read Operations</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a75ffaa20ee583b17edd1a9403ef1f2b3"></a>uint32_t</td>
<td class="fieldname">
ind_ops_done_status: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_IND_OPS_DONE_STAT">Indirect Completion Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e4d5a2fdbb52094fd8d87d560bdc2de"></a>const uint32_t</td>
<td class="fieldname">
num_ind_ops_done: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_NUM_IND_OPS_DONE">Completed Indirect Operations</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6cba2f9b5e66e15da77ccd3aec18674a"></a>const uint32_t</td>
<td class="fieldname">
indir_rd_xfer_resv_fld: 24</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD">Reserved</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gab7eacc763adea875316d9fcd91aaf063"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_START_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_START">ALT_QSPI_INDRD_START</a></p>
<p>No Indirect Read </p>

</div>
</div>
<a class="anchor" id="gae81d2613d616fc41a5d540fa540a3d3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_START_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_START">ALT_QSPI_INDRD_START</a></p>
<p>Trigger Indirect Read </p>

</div>
</div>
<a class="anchor" id="gaacd1292267bcb2fb7bc68fc01a3d14a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_START_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_START">ALT_QSPI_INDRD_START</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga04dfad1a8e805d3ab5b66ac74355341a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_START_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_START">ALT_QSPI_INDRD_START</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0a6f24210d857c7527cad4d7badbfc6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_START_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_START">ALT_QSPI_INDRD_START</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5e915e1d6684dcf15f4784303d203c8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_START_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_START">ALT_QSPI_INDRD_START</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabaee4fa0e8dcf198713ab1b207bdf2a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_START_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_START">ALT_QSPI_INDRD_START</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf45ee65b73dc3bca5be358bdd398340a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_START_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_START">ALT_QSPI_INDRD_START</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac87cff8cd0016c9a4c977ec04bc653ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_START_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_START">ALT_QSPI_INDRD_START</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa8598d4568e3c9a92441d0f25bf4e33f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_START_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_START">ALT_QSPI_INDRD_START</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga574a5c5ffe9e29a85c17af0216e0a268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_CANCEL_E_NOACTION&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_CANCEL">ALT_QSPI_INDRD_CANCEL</a></p>
<p>Do Not Cancel Indirect Read </p>

</div>
</div>
<a class="anchor" id="ga4bb3cd0896ea9ae11b0a1ded574d1885"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_CANCEL_E_CANCEL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_CANCEL">ALT_QSPI_INDRD_CANCEL</a></p>
<p>Cancel Indirect Read </p>

</div>
</div>
<a class="anchor" id="ga35660461804a0ea0f7f47b82436832d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_CANCEL_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_CANCEL">ALT_QSPI_INDRD_CANCEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga80417ccfd4613360d0aa0a488e69ef6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_CANCEL_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_CANCEL">ALT_QSPI_INDRD_CANCEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0c8bb56c39fdfde0fd6badb961209ba7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_CANCEL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_CANCEL">ALT_QSPI_INDRD_CANCEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae87d325974ec32615a8991ededfb8142"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_CANCEL_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_CANCEL">ALT_QSPI_INDRD_CANCEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga743181ebabeda2b36e3c8000d1772ddf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_CANCEL_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_CANCEL">ALT_QSPI_INDRD_CANCEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5e8bb45880e6153c0bb388e960af0e68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_CANCEL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_CANCEL">ALT_QSPI_INDRD_CANCEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad36fa480060409357acaaff9017fe94c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_CANCEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_CANCEL">ALT_QSPI_INDRD_CANCEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab3c0ebb22b4361827358dce98488c42f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_CANCEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_CANCEL">ALT_QSPI_INDRD_CANCEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga18539f8c915b7bc09ea44bdba0845d58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_STAT_E_NOACTION&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_STAT">ALT_QSPI_INDRD_RD_STAT</a></p>
<p>No read operation in progress </p>

</div>
</div>
<a class="anchor" id="gabdc544c139d8195b3e847be3bdf96047"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_STAT_E_RDOP&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_STAT">ALT_QSPI_INDRD_RD_STAT</a></p>
<p>Read Operation in progress </p>

</div>
</div>
<a class="anchor" id="ga5385aed08d631bfc0e661fbc09cb9da5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_STAT_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_STAT">ALT_QSPI_INDRD_RD_STAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga196a03626045aae40eb699702c0cc6cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_STAT_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_STAT">ALT_QSPI_INDRD_RD_STAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga23ea7d6935462fc4d8af7f2bbcf223c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_STAT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_STAT">ALT_QSPI_INDRD_RD_STAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabb679ddfaa14dbd333f7077e08c515ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_STAT_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_STAT">ALT_QSPI_INDRD_RD_STAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0dc1135e825ca6d681ddab7ff6e72c54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_STAT_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_STAT">ALT_QSPI_INDRD_RD_STAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga222b7d01e2dfa9f4a6318b1511d2b530"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_STAT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_STAT">ALT_QSPI_INDRD_RD_STAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga92f569dad09a61666229ddb2183f19ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_STAT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_STAT">ALT_QSPI_INDRD_RD_STAT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga703064cb4becaeebd0bc0faf19650473"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_STAT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_STAT">ALT_QSPI_INDRD_RD_STAT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaec1d78389653045819c146a20c4158da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_SRAM_FULL_E_NOACTION&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_SRAM_FULL">ALT_QSPI_INDRD_SRAM_FULL</a></p>
<p>SRram Not Full </p>

</div>
</div>
<a class="anchor" id="gafd9d7dac5fb0ecbd1042315b9763f81a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_SRAM_FULL_E_SRAMFULL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_SRAM_FULL">ALT_QSPI_INDRD_SRAM_FULL</a></p>
<p>Sram Full- Cant complete operation </p>

</div>
</div>
<a class="anchor" id="ga9dfd248f25502cb3efbe46bb4e99dd3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_SRAM_FULL_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_SRAM_FULL">ALT_QSPI_INDRD_SRAM_FULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9a34ed1cf17ac1aea9336dd43edc2bec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_SRAM_FULL_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_SRAM_FULL">ALT_QSPI_INDRD_SRAM_FULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac9200caec2bfd6c0471dcf39927235ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_SRAM_FULL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_SRAM_FULL">ALT_QSPI_INDRD_SRAM_FULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa033ee17f0b100f0aaa4506d408c7444"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_SRAM_FULL_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_SRAM_FULL">ALT_QSPI_INDRD_SRAM_FULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad986f6e16181a798eb4ba506c1ba6a64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_SRAM_FULL_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_SRAM_FULL">ALT_QSPI_INDRD_SRAM_FULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6f3ff8b3bfe3d135cde88b3bf5bbc8ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_SRAM_FULL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_SRAM_FULL">ALT_QSPI_INDRD_SRAM_FULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga926096737c3208d510e2e012fc78c5e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_SRAM_FULL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_SRAM_FULL">ALT_QSPI_INDRD_SRAM_FULL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa755a40fc9375ce9e402a2676e49999f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_SRAM_FULL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_SRAM_FULL">ALT_QSPI_INDRD_SRAM_FULL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga798b9c961bbdd8824e66961a957797c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_QUEUED_E_NOACTION&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_QUEUED">ALT_QSPI_INDRD_RD_QUEUED</a></p>
<p>No Queued Read </p>

</div>
</div>
<a class="anchor" id="gaef916362cfd41c77f9274b801ce5d174"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_QUEUED_E_QUINDIRECTRD&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_QUEUED">ALT_QSPI_INDRD_RD_QUEUED</a></p>
<p>Queued Indirect Read </p>

</div>
</div>
<a class="anchor" id="ga911a3dc19dfec347b1db63bd67b703cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_QUEUED_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_QUEUED">ALT_QSPI_INDRD_RD_QUEUED</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga144da7bf68f1075018d422819c53bf8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_QUEUED_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_QUEUED">ALT_QSPI_INDRD_RD_QUEUED</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga65119200223cbea11480c07e96528d10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_QUEUED_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_QUEUED">ALT_QSPI_INDRD_RD_QUEUED</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab5f649d1251bd6f988b72e7064c74e35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_QUEUED_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_QUEUED">ALT_QSPI_INDRD_RD_QUEUED</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabbb2899f881647cfa970be5c1bf4b71f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_QUEUED_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_QUEUED">ALT_QSPI_INDRD_RD_QUEUED</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7e37c02052c29ae58bf33a073b72b8e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_QUEUED_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_QUEUED">ALT_QSPI_INDRD_RD_QUEUED</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabdd8d227d4c19dce90044fd22ecbe899"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_QUEUED_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_QUEUED">ALT_QSPI_INDRD_RD_QUEUED</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad8128bd21b19416530b16e6b27d0219c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RD_QUEUED_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_RD_QUEUED">ALT_QSPI_INDRD_RD_QUEUED</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga908196a9811ca086c381fe8b9a789373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_IND_OPS_DONE_STAT_E_NOACTION&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_IND_OPS_DONE_STAT">ALT_QSPI_INDRD_IND_OPS_DONE_STAT</a></p>
<p>Indirect Op Not Complete </p>

</div>
</div>
<a class="anchor" id="ga6577deffd1c4d5296231e1258579e8d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_IND_OPS_DONE_STAT_E_INDCOMP&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_IND_OPS_DONE_STAT">ALT_QSPI_INDRD_IND_OPS_DONE_STAT</a></p>
<p>Indirect Op Complete operation </p>

</div>
</div>
<a class="anchor" id="gac3b60a03df6ae34290f2d5741db94559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_IND_OPS_DONE_STAT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_IND_OPS_DONE_STAT">ALT_QSPI_INDRD_IND_OPS_DONE_STAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4bb702330f82ec62a281a5927309005f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_IND_OPS_DONE_STAT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_IND_OPS_DONE_STAT">ALT_QSPI_INDRD_IND_OPS_DONE_STAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga33e0b10a55c47567a3b28d95b8f8df41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_IND_OPS_DONE_STAT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_IND_OPS_DONE_STAT">ALT_QSPI_INDRD_IND_OPS_DONE_STAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga704da5b9724ad52e6e6382c3cb45338d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_IND_OPS_DONE_STAT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_IND_OPS_DONE_STAT">ALT_QSPI_INDRD_IND_OPS_DONE_STAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga385e81394a50464400e04414ee50a470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_IND_OPS_DONE_STAT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_IND_OPS_DONE_STAT">ALT_QSPI_INDRD_IND_OPS_DONE_STAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga134d16c8b3d2fe4f4d31cad0ab5a7c78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_IND_OPS_DONE_STAT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_IND_OPS_DONE_STAT">ALT_QSPI_INDRD_IND_OPS_DONE_STAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2c5e56ae3fbdfb46108ec0ed468609db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_IND_OPS_DONE_STAT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_IND_OPS_DONE_STAT">ALT_QSPI_INDRD_IND_OPS_DONE_STAT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac29f9de419f040bf71bf7a4987f0dd07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_IND_OPS_DONE_STAT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_IND_OPS_DONE_STAT">ALT_QSPI_INDRD_IND_OPS_DONE_STAT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac68a936dde56f4dcb9a050b8625ae815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_NUM_IND_OPS_DONE_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_NUM_IND_OPS_DONE">ALT_QSPI_INDRD_NUM_IND_OPS_DONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga539ed335fe59fce2566291421093209e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_NUM_IND_OPS_DONE_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_NUM_IND_OPS_DONE">ALT_QSPI_INDRD_NUM_IND_OPS_DONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga14ab3f7cd13cdef3ba980fac7a5bf8fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_NUM_IND_OPS_DONE_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_NUM_IND_OPS_DONE">ALT_QSPI_INDRD_NUM_IND_OPS_DONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2816e676029196461263dd00450d7844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_NUM_IND_OPS_DONE_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_NUM_IND_OPS_DONE">ALT_QSPI_INDRD_NUM_IND_OPS_DONE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga29ebc97de8dda701a842011052c83d3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_NUM_IND_OPS_DONE_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_NUM_IND_OPS_DONE">ALT_QSPI_INDRD_NUM_IND_OPS_DONE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae896fd282add75885266e2ea53505fc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_NUM_IND_OPS_DONE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_NUM_IND_OPS_DONE">ALT_QSPI_INDRD_NUM_IND_OPS_DONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac760c8a6e0a195d33982518751ed4a84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_NUM_IND_OPS_DONE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_NUM_IND_OPS_DONE">ALT_QSPI_INDRD_NUM_IND_OPS_DONE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3a88cfaa4999e00fd7031a196cef3016"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_NUM_IND_OPS_DONE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_NUM_IND_OPS_DONE">ALT_QSPI_INDRD_NUM_IND_OPS_DONE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0d951617be73825a453af3501c1e5d37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4bbcc4da9df1bacf4f1bd2083989d9bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8ef45386c578bc67fa2ee324387257d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_WIDTH&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9177665e8f1843464a51e72c54b671f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_SET_MSK&#160;&#160;&#160;0xffffff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab3352e9e49a7e83d228ef40b30973589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_CLR_MSK&#160;&#160;&#160;0x000000ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae06ae4d0f37d26eaa0b5930d02e28a55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0638a15d476e17eff5a823e870876a76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffffff00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1ddbd9e8f7767936a681927ce12548b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0xffffff00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD">ALT_QSPI_INDRD_INDIR_RD_XFER_RESV_FLD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7c02d23e5ef03d1bd8af09eb18cf12cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html">ALT_QSPI_INDRD</a> register. </p>

</div>
</div>
<a class="anchor" id="ga2e1e6cbe28728bbd8bd2d93419e7e55a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDRD_OFST&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html">ALT_QSPI_INDRD</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga6d4f11edb6e31a34b41c08de937a5c46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#struct_a_l_t___q_s_p_i___i_n_d_r_d__s">ALT_QSPI_INDRD_s</a> <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html#ga6d4f11edb6e31a34b41c08de937a5c46">ALT_QSPI_INDRD_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_r_d.html">ALT_QSPI_INDRD</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
