<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="c" filename="ArithmeticShifter_Right_4Bit.v" language="1800-2017"/>
  </files>
  <module_files>
    <file id="c" filename="ArithmeticShifter_Right_4Bit.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell fl="c1" loc="c,1,8,1,36" name="$root" submodname="$root" hier="$root"/>
  </cells>
  <netlist>
    <module fl="c1" loc="c,1,8,1,36" name="$root" origName="$root" topModule="1" public="true">
      <var fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="clk" public="true"/>
      <var fl="c2" loc="c,2,16,2,19" name="clr" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="clr" public="true"/>
      <var fl="c2" loc="c,2,21,2,25" name="load" dtype_id="1" dir="input" pinIndex="5" vartype="logic" origName="load" public="true"/>
      <var fl="c3" loc="c,3,17,3,20" name="inp" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="inp" public="true"/>
      <var fl="c4" loc="c,4,22,4,26" name="outp" dtype_id="2" dir="output" pinIndex="4" vartype="logic" origName="outp" public="true"/>
      <topscope fl="c1" loc="c,1,8,1,36">
        <scope fl="c1" loc="c,1,8,1,36" name="TOP"/>
      </topscope>
      <var fl="c2" loc="c,2,11,2,14" name="__Vclklast__TOP__clk" dtype_id="1" vartype="logic" origName="__Vclklast__TOP__clk"/>
      <cfunc fl="c1" loc="c,1,8,1,36" name="traceInitTop">
        <ccall fl="c1" loc="c,1,8,1,36"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="traceInitSub0">
        <tracedecl fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="1"/>
        <tracedecl fl="c2" loc="c,2,16,2,19" name="clr" dtype_id="1"/>
        <tracedecl fl="c2" loc="c,2,21,2,25" name="load" dtype_id="1"/>
        <tracedecl fl="c3" loc="c,3,17,3,20" name="inp" dtype_id="2"/>
        <tracedecl fl="c4" loc="c,4,22,4,26" name="outp" dtype_id="2"/>
        <tracedecl fl="c2" loc="c,2,11,2,14" name="ArithmeticShifter_Right_4Bit clk" dtype_id="1"/>
        <tracedecl fl="c2" loc="c,2,16,2,19" name="ArithmeticShifter_Right_4Bit clr" dtype_id="1"/>
        <tracedecl fl="c2" loc="c,2,21,2,25" name="ArithmeticShifter_Right_4Bit load" dtype_id="1"/>
        <tracedecl fl="c3" loc="c,3,17,3,20" name="ArithmeticShifter_Right_4Bit inp" dtype_id="2"/>
        <tracedecl fl="c4" loc="c,4,22,4,26" name="ArithmeticShifter_Right_4Bit outp" dtype_id="2"/>
      </cfunc>
      <cfunc fl="c6" loc="c,6,5,6,11" name="_sequent__TOP__1">
        <assigndly fl="c9" loc="c,9,18,9,20" dtype_id="3">
          <cond fl="c9" loc="c,9,21,9,24" dtype_id="3">
            <ccast fl="c8" loc="c,8,12,8,16" dtype_id="4">
              <varref fl="c8" loc="c,8,12,8,16" name="load" dtype_id="4"/>
            </ccast>
            <ccast fl="c9" loc="c,9,21,9,24" dtype_id="3">
              <varref fl="c9" loc="c,9,21,9,24" name="inp" dtype_id="3"/>
            </ccast>
            <cond fl="c11" loc="c,11,21,11,28" dtype_id="3">
              <ccast fl="c10" loc="c,10,18,10,21" dtype_id="4">
                <varref fl="c10" loc="c,10,18,10,21" name="clr" dtype_id="4"/>
              </ccast>
              <const fl="c11" loc="c,11,21,11,28" name="4&apos;h0" dtype_id="3"/>
              <or fl="c13" loc="c,13,29,13,30" dtype_id="3">
                <and fl="c13" loc="c,13,26,13,27" dtype_id="4">
                  <const fl="c13" loc="c,13,29,13,30" name="32&apos;h8" dtype_id="5"/>
                  <ccast fl="c13" loc="c,13,22,13,26" dtype_id="5">
                    <varref fl="c13" loc="c,13,22,13,26" name="outp" dtype_id="5"/>
                  </ccast>
                </and>
                <and fl="c13" loc="c,13,35,13,36" dtype_id="6">
                  <const fl="c13" loc="c,13,35,13,36" name="32&apos;h7" dtype_id="5"/>
                  <shiftr fl="c13" loc="c,13,35,13,36" dtype_id="6">
                    <ccast fl="c13" loc="c,13,31,13,35" dtype_id="3">
                      <varref fl="c13" loc="c,13,31,13,35" name="outp" dtype_id="3"/>
                    </ccast>
                    <const fl="c13" loc="c,13,38,13,39" name="2&apos;h1" dtype_id="7"/>
                  </shiftr>
                </and>
              </or>
            </cond>
          </cond>
          <varref fl="c9" loc="c,9,13,9,17" name="outp" dtype_id="3"/>
        </assigndly>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="_eval">
        <if fl="c6" loc="c,6,12,6,13">
          <and fl="c6" loc="c,6,14,6,21" dtype_id="4">
            <ccast fl="c6" loc="c,6,14,6,21" dtype_id="4">
              <varref fl="c6" loc="c,6,14,6,21" name="clk" dtype_id="4"/>
            </ccast>
            <not fl="c6" loc="c,6,14,6,21" dtype_id="4">
              <ccast fl="c6" loc="c,6,14,6,21" dtype_id="4">
                <varref fl="c6" loc="c,6,14,6,21" name="__Vclklast__TOP__clk" dtype_id="4"/>
              </ccast>
            </not>
          </and>
          <ccall fl="c6" loc="c,6,5,6,11"/>
        </if>
        <assign fl="c2" loc="c,2,11,2,14" dtype_id="4">
          <varref fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="4"/>
          <varref fl="c2" loc="c,2,11,2,14" name="__Vclklast__TOP__clk" dtype_id="4"/>
        </assign>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="_eval_initial">
        <assign fl="c2" loc="c,2,11,2,14" dtype_id="4">
          <varref fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="4"/>
          <varref fl="c2" loc="c,2,11,2,14" name="__Vclklast__TOP__clk" dtype_id="4"/>
        </assign>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="_eval_settle"/>
      <cfunc fl="c1" loc="c,1,8,1,36" name="_final"/>
      <cfunc fl="c1" loc="c,1,8,1,36" name="_change_request">
        <creturn fl="c1" loc="c,1,8,1,36">
          <ccall fl="c1" loc="c,1,8,1,36"/>
        </creturn>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="_change_request_1">
        <changedet fl="c1" loc="c,1,8,1,36"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="traceRegister">
        <text fl="c1" loc="c,1,8,1,36"/>
        <addrofcfunc fl="c1" loc="c,1,8,1,36" dtype_id="8"/>
        <text fl="c1" loc="c,1,8,1,36"/>
        <text fl="c1" loc="c,1,8,1,36"/>
        <addrofcfunc fl="c1" loc="c,1,8,1,36" dtype_id="8"/>
        <text fl="c1" loc="c,1,8,1,36"/>
        <text fl="c1" loc="c,1,8,1,36"/>
        <addrofcfunc fl="c1" loc="c,1,8,1,36" dtype_id="8"/>
        <text fl="c1" loc="c,1,8,1,36"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="traceFullTop0">
        <cstmt fl="c1" loc="c,1,8,1,36">
          <text fl="c1" loc="c,1,8,1,36"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,36">
          <text fl="c1" loc="c,1,8,1,36"/>
        </cstmt>
        <ccall fl="c1" loc="c,1,8,1,36"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="traceFullSub0">
        <traceinc fl="c2" loc="c,2,11,2,14" dtype_id="1">
          <varref fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="4"/>
        </traceinc>
        <traceinc fl="c2" loc="c,2,16,2,19" dtype_id="1">
          <varref fl="c2" loc="c,2,16,2,19" name="clr" dtype_id="4"/>
        </traceinc>
        <traceinc fl="c2" loc="c,2,21,2,25" dtype_id="1">
          <varref fl="c2" loc="c,2,21,2,25" name="load" dtype_id="4"/>
        </traceinc>
        <traceinc fl="c3" loc="c,3,17,3,20" dtype_id="2">
          <varref fl="c3" loc="c,3,17,3,20" name="inp" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c4" loc="c,4,22,4,26" dtype_id="2">
          <varref fl="c4" loc="c,4,22,4,26" name="outp" dtype_id="3"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="traceChgTop0">
        <cstmt fl="c1" loc="c,1,8,1,36">
          <text fl="c1" loc="c,1,8,1,36"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,36">
          <text fl="c1" loc="c,1,8,1,36"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,36">
          <text fl="c1" loc="c,1,8,1,36"/>
        </cstmt>
        <ccall fl="c1" loc="c,1,8,1,36"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="traceChgSub0">
        <traceinc fl="c2" loc="c,2,11,2,14" dtype_id="1">
          <varref fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="4"/>
        </traceinc>
        <traceinc fl="c2" loc="c,2,16,2,19" dtype_id="1">
          <varref fl="c2" loc="c,2,16,2,19" name="clr" dtype_id="4"/>
        </traceinc>
        <traceinc fl="c2" loc="c,2,21,2,25" dtype_id="1">
          <varref fl="c2" loc="c,2,21,2,25" name="load" dtype_id="4"/>
        </traceinc>
        <traceinc fl="c3" loc="c,3,17,3,20" dtype_id="2">
          <varref fl="c3" loc="c,3,17,3,20" name="inp" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c4" loc="c,4,22,4,26" dtype_id="2">
          <varref fl="c4" loc="c,4,22,4,26" name="outp" dtype_id="3"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="traceCleanup">
        <cstmt fl="c1" loc="c,1,8,1,36">
          <text fl="c1" loc="c,1,8,1,36"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,36">
          <text fl="c1" loc="c,1,8,1,36"/>
        </cstmt>
        <var fl="c1" loc="c,1,8,1,36" name="__Vm_traceActivity" dtype_id="9" vartype="" origName="__Vm_traceActivity"/>
        <cstmt fl="c1" loc="c,1,8,1,36">
          <text fl="c1" loc="c,1,8,1,36"/>
        </cstmt>
        <assign fl="c1" loc="c,1,8,1,36" dtype_id="10">
          <const fl="c1" loc="c,1,8,1,36" name="1&apos;h0" dtype_id="10"/>
          <arraysel fl="c1" loc="c,1,8,1,36" dtype_id="10">
            <varref fl="c1" loc="c,1,8,1,36" name="__Vm_traceActivity" dtype_id="9"/>
            <const fl="c1" loc="c,1,8,1,36" name="32&apos;h0" dtype_id="5"/>
          </arraysel>
        </assign>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="_eval_debug_assertions">
        <if fl="c2" loc="c,2,11,2,14">
          <and fl="c2" loc="c,2,11,2,14" dtype_id="1">
            <varref fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="1"/>
            <const fl="c2" loc="c,2,11,2,14" name="8&apos;hfe" dtype_id="11"/>
          </and>
          <cstmt fl="c2" loc="c,2,11,2,14">
            <text fl="c2" loc="c,2,11,2,14"/>
          </cstmt>
        </if>
        <if fl="c2" loc="c,2,16,2,19">
          <and fl="c2" loc="c,2,16,2,19" dtype_id="1">
            <varref fl="c2" loc="c,2,16,2,19" name="clr" dtype_id="1"/>
            <const fl="c2" loc="c,2,16,2,19" name="8&apos;hfe" dtype_id="11"/>
          </and>
          <cstmt fl="c2" loc="c,2,16,2,19">
            <text fl="c2" loc="c,2,16,2,19"/>
          </cstmt>
        </if>
        <if fl="c2" loc="c,2,21,2,25">
          <and fl="c2" loc="c,2,21,2,25" dtype_id="1">
            <varref fl="c2" loc="c,2,21,2,25" name="load" dtype_id="1"/>
            <const fl="c2" loc="c,2,21,2,25" name="8&apos;hfe" dtype_id="11"/>
          </and>
          <cstmt fl="c2" loc="c,2,21,2,25">
            <text fl="c2" loc="c,2,21,2,25"/>
          </cstmt>
        </if>
        <if fl="c3" loc="c,3,17,3,20">
          <and fl="c3" loc="c,3,17,3,20" dtype_id="2">
            <varref fl="c3" loc="c,3,17,3,20" name="inp" dtype_id="2"/>
            <const fl="c3" loc="c,3,17,3,20" name="8&apos;hf0" dtype_id="11"/>
          </and>
          <cstmt fl="c3" loc="c,3,17,3,20">
            <text fl="c3" loc="c,3,17,3,20"/>
          </cstmt>
        </if>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,36" name="_ctor_var_reset">
        <creset fl="c2" loc="c,2,11,2,14">
          <varref fl="c2" loc="c,2,11,2,14" name="clk" dtype_id="1"/>
        </creset>
        <creset fl="c2" loc="c,2,16,2,19">
          <varref fl="c2" loc="c,2,16,2,19" name="clr" dtype_id="1"/>
        </creset>
        <creset fl="c2" loc="c,2,21,2,25">
          <varref fl="c2" loc="c,2,21,2,25" name="load" dtype_id="1"/>
        </creset>
        <creset fl="c3" loc="c,3,17,3,20">
          <varref fl="c3" loc="c,3,17,3,20" name="inp" dtype_id="2"/>
        </creset>
        <creset fl="c4" loc="c,4,22,4,26">
          <varref fl="c4" loc="c,4,22,4,26" name="outp" dtype_id="2"/>
        </creset>
      </cfunc>
      <cuse fl="c1" loc="c,1,8,1,36" name="VerilatedVcd"/>
    </module>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VArithmeticShifter_Right_4Bit__Syms.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VArithmeticShifter_Right_4Bit__Syms.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VArithmeticShifter_Right_4Bit.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VArithmeticShifter_Right_4Bit.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VArithmeticShifter_Right_4Bit__Trace__Slow.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VArithmeticShifter_Right_4Bit__Trace.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VArithmeticShifter_Right_4Bit_$root.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VArithmeticShifter_Right_4Bit_$root__Slow.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/VArithmeticShifter_Right_4Bit_$root.cpp"/>
    <typetable fl="a0" loc="a,0,0,0,0">
      <basicdtype fl="c2" loc="c,2,11,2,14" id="1" name="logic"/>
      <basicdtype fl="c3" loc="c,3,11,3,12" id="2" name="logic" left="3" right="0"/>
      <basicdtype fl="c13" loc="c,13,26,13,27" id="5" name="logic" left="31" right="0"/>
      <basicdtype fl="c1" loc="c,1,8,1,36" id="12" name="logic"/>
      <unpackarraydtype fl="c1" loc="c,1,8,1,36" id="9" sub_dtype_id="12">
        <range fl="c1" loc="c,1,8,1,36">
          <const fl="c1" loc="c,1,8,1,36" name="32&apos;h0" dtype_id="5"/>
          <const fl="c1" loc="c,1,8,1,36" name="32&apos;h0" dtype_id="5"/>
        </range>
      </unpackarraydtype>
      <basicdtype fl="c1" loc="c,1,8,1,36" id="8" name="chandle" left="63" right="0"/>
      <basicdtype fl="c8" loc="c,8,12,8,16" id="4" name="logic" left="31" right="0"/>
      <basicdtype fl="c9" loc="c,9,21,9,24" id="3" name="logic" left="31" right="0"/>
      <basicdtype fl="c13" loc="c,13,27,13,28" id="7" name="logic" left="31" right="0"/>
      <basicdtype fl="c13" loc="c,13,35,13,36" id="6" name="logic" left="31" right="0"/>
      <basicdtype fl="c1" loc="c,1,8,1,36" id="10" name="logic" left="31" right="0"/>
      <basicdtype fl="c2" loc="c,2,11,2,14" id="11" name="logic" left="7" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
