INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 00:19:15 -0800 2020
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 0.731 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.121 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.168 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.988 sec.
Execute     create_clock -period 10 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     source ./directives.tcl 
Command   ap_source done; 1.026 sec.
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 00:27:00 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.127 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.751 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.113 sec.
Command         ap_source done; 0.113 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.998 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.189 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.114 sec.
Command       ap_source done; 0.114 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.151 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.24 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'softmax_Alg.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling softmax_Alg.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted softmax_Alg.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "softmax_Alg.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E softmax_Alg.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp
Command       clang done; 1.168 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.689 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp"  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from softmax_Alg.cpp:1:
softmax_Alg.cpp:10:11: error: use of undeclared identifier 'exp'
  denom+= exp(in[p]);
          ^
softmax_Alg.cpp:14:12: error: use of undeclared identifier 'exp'
  out[p] = exp(in[p])/denom;
           ^
2 errors generated.
Command       clang done; error code: 2; 1.423 sec.
Command     elaborate done; error code: 2; 3.314 sec.
Command   csynth_design done; error code: 2; 3.328 sec.
Command ap_source done; error code: 1; 4.781 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 00:41:06 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.135 sec.
Command     ap_source done; 0.136 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.911 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.036 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.251 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.913 sec.
Command ap_source done; error code: 1; 3.171 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 00:41:23 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.127 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.789 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.904 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.108 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.316 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.614 sec.
Command ap_source done; error code: 1; 6.728 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 00:42:34 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.142 sec.
Command     ap_source done; 0.143 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.773 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.873 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.079 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.376 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.644 sec.
Command ap_source done; error code: 1; 3.728 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 00:42:59 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.124 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.8 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.911 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.1 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_in.dat 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_in.dat 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_out.dat 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_out.dat 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.604 sec.
Command ap_source done; 1.709 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 00:43:13 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.749 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.847 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.033 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'softmax_Alg.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling softmax_Alg.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted softmax_Alg.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "softmax_Alg.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E softmax_Alg.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp
Command       clang done; 1.184 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.618 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp"  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc
Command       clang done; 1.401 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 -directive=D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.552 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 -directive=D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.546 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax_Alg.pp.0.cpp.diag.yml D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax_Alg.pp.0.cpp.out.log 2> D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax_Alg.pp.0.cpp.err.log 
Command       ap_eval done; 0.357 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/tidy-3.1.softmax_Alg.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/tidy-3.1.softmax_Alg.pp.0.cpp.out.log 2> D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/tidy-3.1.softmax_Alg.pp.0.cpp.err.log 
Command         ap_eval done; 1.133 sec.
Execute         source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/xilinx-legacy-rewriter.softmax_Alg.pp.0.cpp.out.log 2> D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/xilinx-legacy-rewriter.softmax_Alg.pp.0.cpp.err.log 
Command         ap_eval done; 0.378 sec.
Command       tidy_31 done; 1.533 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.629 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.bc
Command       clang done; 1.446 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.g.bc -hls-opt -except-internalize softmax -LD:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.973 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.188 ; gain = 94.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.188 ; gain = 94.664
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.pp.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.553 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top softmax -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.0.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 186.188 ; gain = 94.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.1.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 186.188 ; gain = 94.664
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.1.bc to D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.1.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 186.188 ; gain = 94.664
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.2.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 186.188 ; gain = 94.664
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.816 sec.
Command     elaborate done; 10.367 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'softmax' ...
Execute       ap_set_top_model softmax 
Execute       get_model_list softmax -filter all-wo-channel -topdown 
Execute       preproc_iomode -model softmax 
Execute       get_model_list softmax -filter all-wo-channel 
INFO-FLOW: Model list for configure: softmax
INFO-FLOW: Configuring Module : softmax ...
Execute       set_default_model softmax 
Execute       apply_spec_resource_limit softmax 
INFO-FLOW: Model list for preprocess: softmax
INFO-FLOW: Preprocessing Module: softmax ...
Execute       set_default_model softmax 
Execute       cdfg_preprocess -model softmax 
Execute       rtl_gen_preprocess softmax 
WARNING: [SYN 201-107] Renaming port name 'softmax/in' to 'softmax/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'softmax/out' to 'softmax/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: softmax
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax 
Execute       schedule -model softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.262 seconds; current allocated memory: 110.272 MB.
Execute       syn_report -verbosereport -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.sched.adb -f 
INFO-FLOW: Finish scheduling softmax.
Execute       set_default_model softmax 
Execute       bind -model softmax 
BIND OPTION: model=softmax
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 110.672 MB.
Execute       syn_report -verbosereport -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.verbose.bind.rpt 
Execute       db_write -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.bind.adb -f 
INFO-FLOW: Finish binding softmax.
Execute       get_model_list softmax -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess softmax 
INFO-FLOW: Model list for RTL generation: softmax
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax -vendor xilinx -mg_file D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'softmax' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'softmax_fptrunc_64ns_32_2_1' to 'softmax_fptrunc_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'softmax_fpext_32ns_64_2_1' to 'softmax_fpext_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'softmax_dadd_64ns_64ns_64_5_full_dsp_1' to 'softmax_dadd_64nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'softmax_ddiv_64ns_64ns_64_31_1' to 'softmax_ddiv_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'softmax_dexp_64ns_64ns_64_18_full_dsp_1' to 'softmax_dexp_64nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'softmax_dadd_64nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'softmax_ddiv_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'softmax_dexp_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'softmax_fpext_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'softmax_fptrunc_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 111.515 MB.
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/syn/systemc/softmax -synmodules softmax 
Execute       gen_rtl softmax -istop -style xilinx -f -lang vhdl -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/syn/vhdl/softmax 
Execute       gen_rtl softmax -istop -style xilinx -f -lang vlog -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/syn/verilog/softmax 
Execute       syn_report -csynth -model softmax -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/syn/report/softmax_csynth.rpt 
Execute       syn_report -rtlxml -model softmax -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/syn/report/softmax_csynth.xml 
Execute       syn_report -verbosereport -model softmax -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.verbose.rpt 
Execute       db_write -model softmax -f -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.adb 
Execute       gen_tb_info softmax -p D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax 
Execute       export_constraint_db -f -tool general -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.constraint.tcl 
Execute       syn_report -designview -model softmax -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model softmax -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model softmax -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks softmax 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain softmax 
INFO-FLOW: Model list for RTL component generation: softmax
INFO-FLOW: Handling components in module [softmax] ... 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.tcl 
INFO-FLOW: Found component softmax_fptrunc_6bkb.
INFO-FLOW: Append model softmax_fptrunc_6bkb
INFO-FLOW: Found component softmax_fpext_32ncud.
INFO-FLOW: Append model softmax_fpext_32ncud
INFO-FLOW: Found component softmax_dadd_64nsdEe.
INFO-FLOW: Append model softmax_dadd_64nsdEe
INFO-FLOW: Found component softmax_ddiv_64nseOg.
INFO-FLOW: Append model softmax_ddiv_64nseOg
INFO-FLOW: Found component softmax_dexp_64nsfYi.
INFO-FLOW: Append model softmax_dexp_64nsfYi
INFO-FLOW: Append model softmax
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: softmax_fptrunc_6bkb softmax_fpext_32ncud softmax_dadd_64nsdEe softmax_ddiv_64nseOg softmax_dexp_64nsfYi softmax
INFO-FLOW: To file: write model softmax_fptrunc_6bkb
INFO-FLOW: To file: write model softmax_fpext_32ncud
INFO-FLOW: To file: write model softmax_dadd_64nsdEe
INFO-FLOW: To file: write model softmax_ddiv_64nseOg
INFO-FLOW: To file: write model softmax_dexp_64nsfYi
INFO-FLOW: To file: write model softmax
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.116 sec.
Command       ap_source done; 0.117 sec.
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.359 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.114 sec.
Command       ap_source done; 0.114 sec.
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=softmax xml_exists=0
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.126 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute         source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.constraint.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=6
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.dataonly.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.constraint.tcl 
Execute       sc_get_clocks softmax 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/impl/misc/softmax_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/impl/misc/softmax_ap_ddiv_29_no_dsp_64_ip.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/impl/misc/softmax_ap_dexp_16_full_dsp_64_ip.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/impl/misc/softmax_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/impl/misc/softmax_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 186.188 ; gain = 94.664
INFO: [VHDL 208-304] Generating VHDL RTL for softmax.
INFO: [VLOG 209-307] Generating Verilog RTL for softmax.
Command     autosyn done; 2.143 sec.
Command   csynth_design done; 12.525 sec.
Command ap_source done; 13.681 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 01:31:12 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.74 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.837 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.02 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'softmax_Alg.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling softmax_Alg.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted softmax_Alg.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "softmax_Alg.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E softmax_Alg.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp
Command       clang done; 1.153 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.724 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp"  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from softmax_Alg.cpp:1:
In file included from softmax_Alg.cpp:3:
./expTable.h:4:13: error: default initialization of an object of const type 'const float [500]'
const float expTable[RES]{2.061153622438558e-09, 2.277927041205371e-09, 2.517498719438287e-09, 2.7822663710158828e-09, 3.074879879586628e-09, 3.3982678194950955e-09, 3.755666765938329e-09, 4.150653687698267e-09, 4.5871817466475735e-09, 5.069619862322359e-09, 5.602796437537347e-09, 6.192047682664127e-09, 6.843271022218109e-09, 7.562984118265274e-09, 8.358390101374787e-09, 9.237449661970791e-09, 1.0208960723597855e-08, 1.1282646495496886e-08, 1.24692527857513e-08, 1.3780655548946109e-08, 1.5229979744713063e-08, 1.6831730696738076e-08, 1.8601939266916106e-08, 2.055832229760514e-08, 2.2720459927739363e-08, 2.510999155744071e-08, 2.775083242240855e-08, 3.066941294563675e-08, 3.389494326197057e-08, 3.745970556295405e-08, 4.139937718785343e-08, 4.5753387694460066e-08, 5.056531348335754e-08, 5.588331392518526e-08, 6.17606133558067e-08, 6.825603376335209e-08, 7.543458349844634e-08, 8.336810789963216e-08, 9.213600834566626e-08, 1.0182603693120565e-07, 1.1253517471926551e-07, 1.2437060236029426e-07, 1.374507727921479e-07, 1.5190659675690557e-07, 1.6788275299957675e-07, 1.855391362616097e-07, 2.0505245756120614e-07, 2.266180127765863e-07, 2.504516372327791e-07, 2.767918658540999e-07, 3.0590232050184754e-07, 3.380743483904983e-07, 3.736299379885539e-07, 4.12924941587358e-07, 4.563526367904342e-07, 5.043476625679275e-07, 5.573903692695041e-07, 6.16011626132103e-07, 6.807981343976899e-07, 7.523982992164841e-07, 8.315287191036388e-07, 9.189813578980371e-07, 1.0156314710025805e-06, 1.1224463652344439e-06, 1.2404950799568258e-06, 1.370959086384211e-06, 1.5151441121433917e-06, 1.6744932094344265e-06, 1.8506011975820856e-06, 2.0452306245236896e-06, 2.260329406981279e-06, 2.4980503258668882e-06, 2.7607725720374832e-06, 3.0511255580367367e-06, 3.3720152341395377e-06, 3.726653172079068e-06, 4.118588707536154e-06, 4.551744463083733e-06, 5.030455607112002e-06, 5.559513241650769e-06, 6.144212353328909e-06, 6.790404807380255e-06, 7.504557915077738e-06, 8.293819160758343e-06, 9.166087736248708e-06, 1.0130093598631934e-05, 1.1195484842592312e-05, 1.237292426178976e-05, 1.3674196065682663e-05, 1.511232381985694e-05, 1.6701700790247794e-05, 1.845823399578295e-05, 2.0399503411174602e-05, 2.2544937913215175e-05, 2.4916009731506525e-05, 2.7536449349750875e-05, 3.043248300840779e-05, 3.363309518572363e-05, 3.7170318684131884e-05, 4.107955522530649e-05, 4.5399929762491305e-05, 5.0174682056182506e-05, 5.545159943218502e-05, 6.128349505323106e-05, 6.772873649086389e-05, 7.485182988771177e-05, 8.272406555664472e-05, 9.142423147818724e-05, 0.00010103940183710885, 0.00011166580849013203, 0.00012340980408669883, 0.00013638892648203297, 0.0001507330750955006, 0.00016658581098766016, 0.00018410579366760896, 0.00020346836901067743, 0.00022486732417888533, 0.0002485168271079933, 0.0002746535699721884, 0.000303539138078918, 0.00033546262790256904, 0.00037074354045915213, 0.00040973497897985777, 0.0004528271828868762, 0.0005004514334406989, 0.0005530843701479319, 0.000611252761129682, 0.0006755387751939661, 0.0007465858083768152, 0.0008251049232660555, 0.0009118819655546846, 0.0010077854290486985, 0.001113775147845012, 0.0012309119026737139, 0.0013603680375481526, 0.001503439192977861, 0.0016615572731742557, 0.0018363047770292643, 0.0020294306362961326, 0.0022428677194862457, 0.0024787521766668516, 0.0027394448187689183, 0.0030275547453764255, 0.003345965457471953, 0.0036978637164836875, 0.004086771438464909, 0.004516580942613605, 0.004991593906911259, 0.005516564420761933, 0.006096746565516927, 0.006737946999086903, 0.007446583070925938, 0.008229747049021807, 0.009095277101697795, 0.010051835744635782, 0.011108996538244754, 0.012277339903071163, 0.01356855901220396, 0.014995576820481074, 0.01657267540176499, 0.018315638888738345, 0.02024191144580902, 0.022370771856170747, 0.02472352647034512, 0.02732372244729893, 0.030197383422325582, 0.033373269960333955, 0.03688316740124876, 0.04076220397837595, 0.045049202393568626, 0.04978706836787597, 0.0550232200564206, 0.06081006262523283, 0.06720551273976628, 0.07427357821435225, 0.08208499862391921, 0.09071795328943519, 0.10025884372282895, 0.11080315836236192, 0.12245642825301306, 0.1353352832366473, 0.14956861922267353, 0.1652988882216293, 0.18268352405278215, 0.2018965179947082, 0.2231301601484885, 0.24659696394167166, 0.27253179303408503, 0.3011942119122826, 0.332871083698169, 0.36787944117154164, 0.40656965974070947, 0.4493289641173442, 0.4965853037915457, 0.5488116360941777, 0.6065306597128015, 0.670320046035826, 0.7408182206819253, 0.8187307530782122, 0.9048374180362154, 1.0000000000002842, 1.1051709180759632, 1.2214027581605205, 1.3498588075763924, 1.491824697641703, 1.6487212707006085, 1.8221188003910425, 2.013752707471069, 2.2255409284931256, 2.4596031111576804, 2.7182818284598564, 3.004166023947334, 3.3201169227375478, 3.6692966676203547, 4.055199966845908, 4.481689070339434, 4.9530324243966355, 5.4739473917288874, 6.049647464414821, 6.68589444228135, 7.389056098932961, 8.166169912570215, 9.025013499436968, 9.974182454817882, 11.023176380645111, 12.182493960707369, 13.463738035006015, 14.879731724877635, 16.444646771102377, 18.174145369448976, 20.085536923194233, 22.19795128144892, 24.53253019711744, 27.112638920666864, 29.964100047406976, 33.115451958703375, 36.59823444369026, 40.44730436008101, 44.70118449331594, 49.40244910554695, 54.59815003316286, 60.340287597382634, 66.68633104094808, 73.69979369962125, 81.45086866499636, 90.01713130055316, 99.48431564196859, 109.94717245216209, 121.5104175187777, 134.28977968498302, 148.41315910262932, 164.02190729996025, 181.27224187521608, 200.3368099748637, 221.406416204267, 244.69193226430906, 270.426407426251, 298.8674009671694, 330.29955990976975, 365.03746786546316, 403.42879349288415, 445.8577700826823, 492.7490410934397, 544.5719101261326, 601.8450378723079, 665.1416330446124, 735.0951892422507, 812.4058251678514, 897.8472916507596, 992.2747156054052, 1096.6331584288794, 1211.9670744930434, 1339.4307643949355, 1480.2999275851196, 1635.9844299965634, 1808.0424144567698, 1998.1958951049016, 2208.347991888078, 2440.6019776254634, 2697.282328269578, 2980.9579870429143, 3294.468075285157, 3640.9503073338137, 4023.872393823928, 4447.0667477016505, 4914.768840301125, 5431.659591365188, 6002.912217263471, 6634.2440062806, 7331.973539159004, 8103.083927578723, 8955.292703486215, 9897.129058748023, 10938.019208169739, 12088.380730222036, 13359.726829667474, 14764.781565583484, 16317.607198022319, 18033.74492783615, 19930.37043823876, 22026.465794816108, 24343.0094244188, 26903.186074309106, 29732.618852904216, 32859.62567445751, 36315.50267426238, 40134.83743089325, 44355.85513031722, 49020.80113640318, 54176.36379672252, 59874.14171522419, 66171.16016840586, 73130.44183344793, 80821.6375403495, 89321.72336084541, 98715.77101080469, 109097.79927655657, 120571.71498650493, 133252.35294559115, 147266.6252406194, 162754.79141907793, 179871.86225383315, 198789.15114304548, 219695.98867223857, 242801.61749843534, 268337.2865209984, 296558.56529834034, 327747.9018739641, 362217.4496114167, 400312.1913300696, 442413.392009128, 488942.41461569007, 540364.9372469469, 597195.6137930988, 660003.2247664699, 729416.3698480485, 806129.7591243752, 890911.1659795876, 984609.111229508, 1088161.3554031642, 1202604.284165358, 1329083.2808127375, 1468864.189654809, 1623345.9850092495, 1794074.7726070916, 1982759.2635385408, 2191287.8756078873, 2421747.633253608, 2676445.0551904202, 2957929.2388238283, 3269017.3724737368, 3612822.930742046, 3992786.8352129445, 4412711.8923526555, 4876800.85327472, 5389698.476285731, 5956538.013187629, 6582992.584587076, 7275331.958393289, 8040485.299762622, 8886110.520512419, 9820670.922076395, 10853519.899070002, 11994994.55120752, 13256519.140470425, 14650719.428961117, 16191549.041773709, 17894429.119563945, 19776402.65850812, 21856305.082337126, 24154952.753588, 26695351.31075678, 29502925.916461054, 32605775.72101313, 36034955.08816079, 39824784.39759745, 44013193.53485756, 48642101.506359756, 53757835.97891253, 59411596.94257493, 65659969.13736597, 72565488.37236154, 80197267.40509064, 88631687.64524236, 97953163.60548668, 108254987.75028999, 119640264.19825613, 132222940.62279996, 146128948.6787619, 161497464.36873668, 178482300.9632862, 197253448.41584933, 217998774.6793319, 240925905.9517238, 266264304.6688741, 294267566.04167396, 325215956.1221636, 359419216.80038154, 397219665.80530846, 438995622.7357553};
            ^
./expTable.h:4:26: error: expected ';' after top level declarator
const float expTable[RES]{2.061153622438558e-09, 2.277927041205371e-09, 2.517498719438287e-09, 2.7822663710158828e-09, 3.074879879586628e-09, 3.3982678194950955e-09, 3.755666765938329e-09, 4.150653687698267e-09, 4.5871817466475735e-09, 5.069619862322359e-09, 5.602796437537347e-09, 6.192047682664127e-09, 6.843271022218109e-09, 7.562984118265274e-09, 8.358390101374787e-09, 9.237449661970791e-09, 1.0208960723597855e-08, 1.1282646495496886e-08, 1.24692527857513e-08, 1.3780655548946109e-08, 1.5229979744713063e-08, 1.6831730696738076e-08, 1.8601939266916106e-08, 2.055832229760514e-08, 2.2720459927739363e-08, 2.510999155744071e-08, 2.775083242240855e-08, 3.066941294563675e-08, 3.389494326197057e-08, 3.745970556295405e-08, 4.139937718785343e-08, 4.5753387694460066e-08, 5.056531348335754e-08, 5.588331392518526e-08, 6.17606133558067e-08, 6.825603376335209e-08, 7.543458349844634e-08, 8.336810789963216e-08, 9.213600834566626e-08, 1.0182603693120565e-07, 1.1253517471926551e-07, 1.2437060236029426e-07, 1.374507727921479e-07, 1.5190659675690557e-07, 1.6788275299957675e-07, 1.855391362616097e-07, 2.0505245756120614e-07, 2.266180127765863e-07, 2.504516372327791e-07, 2.767918658540999e-07, 3.0590232050184754e-07, 3.380743483904983e-07, 3.736299379885539e-07, 4.12924941587358e-07, 4.563526367904342e-07, 5.043476625679275e-07, 5.573903692695041e-07, 6.16011626132103e-07, 6.807981343976899e-07, 7.523982992164841e-07, 8.315287191036388e-07, 9.189813578980371e-07, 1.0156314710025805e-06, 1.1224463652344439e-06, 1.2404950799568258e-06, 1.370959086384211e-06, 1.5151441121433917e-06, 1.6744932094344265e-06, 1.8506011975820856e-06, 2.0452306245236896e-06, 2.260329406981279e-06, 2.4980503258668882e-06, 2.7607725720374832e-06, 3.0511255580367367e-06, 3.3720152341395377e-06, 3.726653172079068e-06, 4.118588707536154e-06, 4.551744463083733e-06, 5.030455607112002e-06, 5.559513241650769e-06, 6.144212353328909e-06, 6.790404807380255e-06, 7.504557915077738e-06, 8.293819160758343e-06, 9.166087736248708e-06, 1.0130093598631934e-05, 1.1195484842592312e-05, 1.237292426178976e-05, 1.3674196065682663e-05, 1.511232381985694e-05, 1.6701700790247794e-05, 1.845823399578295e-05, 2.0399503411174602e-05, 2.2544937913215175e-05, 2.4916009731506525e-05, 2.7536449349750875e-05, 3.043248300840779e-05, 3.363309518572363e-05, 3.7170318684131884e-05, 4.107955522530649e-05, 4.5399929762491305e-05, 5.0174682056182506e-05, 5.545159943218502e-05, 6.128349505323106e-05, 6.772873649086389e-05, 7.485182988771177e-05, 8.272406555664472e-05, 9.142423147818724e-05, 0.00010103940183710885, 0.00011166580849013203, 0.00012340980408669883, 0.00013638892648203297, 0.0001507330750955006, 0.00016658581098766016, 0.00018410579366760896, 0.00020346836901067743, 0.00022486732417888533, 0.0002485168271079933, 0.0002746535699721884, 0.000303539138078918, 0.00033546262790256904, 0.00037074354045915213, 0.00040973497897985777, 0.0004528271828868762, 0.0005004514334406989, 0.0005530843701479319, 0.000611252761129682, 0.0006755387751939661, 0.0007465858083768152, 0.0008251049232660555, 0.0009118819655546846, 0.0010077854290486985, 0.001113775147845012, 0.0012309119026737139, 0.0013603680375481526, 0.001503439192977861, 0.0016615572731742557, 0.0018363047770292643, 0.0020294306362961326, 0.0022428677194862457, 0.0024787521766668516, 0.0027394448187689183, 0.0030275547453764255, 0.003345965457471953, 0.0036978637164836875, 0.004086771438464909, 0.004516580942613605, 0.004991593906911259, 0.005516564420761933, 0.006096746565516927, 0.006737946999086903, 0.007446583070925938, 0.008229747049021807, 0.009095277101697795, 0.010051835744635782, 0.011108996538244754, 0.012277339903071163, 0.01356855901220396, 0.014995576820481074, 0.01657267540176499, 0.018315638888738345, 0.02024191144580902, 0.022370771856170747, 0.02472352647034512, 0.02732372244729893, 0.030197383422325582, 0.033373269960333955, 0.03688316740124876, 0.04076220397837595, 0.045049202393568626, 0.04978706836787597, 0.0550232200564206, 0.06081006262523283, 0.06720551273976628, 0.07427357821435225, 0.08208499862391921, 0.09071795328943519, 0.10025884372282895, 0.11080315836236192, 0.12245642825301306, 0.1353352832366473, 0.14956861922267353, 0.1652988882216293, 0.18268352405278215, 0.2018965179947082, 0.2231301601484885, 0.24659696394167166, 0.27253179303408503, 0.3011942119122826, 0.332871083698169, 0.36787944117154164, 0.40656965974070947, 0.4493289641173442, 0.4965853037915457, 0.5488116360941777, 0.6065306597128015, 0.670320046035826, 0.7408182206819253, 0.8187307530782122, 0.9048374180362154, 1.0000000000002842, 1.1051709180759632, 1.2214027581605205, 1.3498588075763924, 1.491824697641703, 1.6487212707006085, 1.8221188003910425, 2.013752707471069, 2.2255409284931256, 2.4596031111576804, 2.7182818284598564, 3.004166023947334, 3.3201169227375478, 3.6692966676203547, 4.055199966845908, 4.481689070339434, 4.9530324243966355, 5.4739473917288874, 6.049647464414821, 6.68589444228135, 7.389056098932961, 8.166169912570215, 9.025013499436968, 9.974182454817882, 11.023176380645111, 12.182493960707369, 13.463738035006015, 14.879731724877635, 16.444646771102377, 18.174145369448976, 20.085536923194233, 22.19795128144892, 24.53253019711744, 27.112638920666864, 29.964100047406976, 33.115451958703375, 36.59823444369026, 40.44730436008101, 44.70118449331594, 49.40244910554695, 54.59815003316286, 60.340287597382634, 66.68633104094808, 73.69979369962125, 81.45086866499636, 90.01713130055316, 99.48431564196859, 109.94717245216209, 121.5104175187777, 134.28977968498302, 148.41315910262932, 164.02190729996025, 181.27224187521608, 200.3368099748637, 221.406416204267, 244.69193226430906, 270.426407426251, 298.8674009671694, 330.29955990976975, 365.03746786546316, 403.42879349288415, 445.8577700826823, 492.7490410934397, 544.5719101261326, 601.8450378723079, 665.1416330446124, 735.0951892422507, 812.4058251678514, 897.8472916507596, 992.2747156054052, 1096.6331584288794, 1211.9670744930434, 1339.4307643949355, 1480.2999275851196, 1635.9844299965634, 1808.0424144567698, 1998.1958951049016, 2208.347991888078, 2440.6019776254634, 2697.282328269578, 2980.9579870429143, 3294.468075285157, 3640.9503073338137, 4023.872393823928, 4447.0667477016505, 4914.768840301125, 5431.659591365188, 6002.912217263471, 6634.2440062806, 7331.973539159004, 8103.083927578723, 8955.292703486215, 9897.129058748023, 10938.019208169739, 12088.380730222036, 13359.726829667474, 14764.781565583484, 16317.607198022319, 18033.74492783615, 19930.37043823876, 22026.465794816108, 24343.0094244188, 26903.186074309106, 29732.618852904216, 32859.62567445751, 36315.50267426238, 40134.83743089325, 44355.85513031722, 49020.80113640318, 54176.36379672252, 59874.14171522419, 66171.16016840586, 73130.44183344793, 80821.6375403495, 89321.72336084541, 98715.77101080469, 109097.79927655657, 120571.71498650493, 133252.35294559115, 147266.6252406194, 162754.79141907793, 179871.86225383315, 198789.15114304548, 219695.98867223857, 242801.61749843534, 268337.2865209984, 296558.56529834034, 327747.9018739641, 362217.4496114167, 400312.1913300696, 442413.392009128, 488942.41461569007, 540364.9372469469, 597195.6137930988, 660003.2247664699, 729416.3698480485, 806129.7591243752, 890911.1659795876, 984609.111229508, 1088161.3554031642, 1202604.284165358, 1329083.2808127375, 1468864.189654809, 1623345.9850092495, 1794074.7726070916, 1982759.2635385408, 2191287.8756078873, 2421747.633253608, 2676445.0551904202, 2957929.2388238283, 3269017.3724737368, 3612822.930742046, 3992786.8352129445, 4412711.8923526555, 4876800.85327472, 5389698.476285731, 5956538.013187629, 6582992.584587076, 7275331.958393289, 8040485.299762622, 8886110.520512419, 9820670.922076395, 10853519.899070002, 11994994.55120752, 13256519.140470425, 14650719.428961117, 16191549.041773709, 17894429.119563945, 19776402.65850812, 21856305.082337126, 24154952.753588, 26695351.31075678, 29502925.916461054, 32605775.72101313, 36034955.08816079, 39824784.39759745, 44013193.53485756, 48642101.506359756, 53757835.97891253, 59411596.94257493, 65659969.13736597, 72565488.37236154, 80197267.40509064, 88631687.64524236, 97953163.60548668, 108254987.75028999, 119640264.19825613, 132222940.62279996, 146128948.6787619, 161497464.36873668, 178482300.9632862, 197253448.41584933, 217998774.6793319, 240925905.9517238, 266264304.6688741, 294267566.04167396, 325215956.1221636, 359419216.80038154, 397219665.80530846, 438995622.7357553};
                         ^
                         ;
In file included from softmax_Alg.cpp:1:
softmax_Alg.cpp:13:7: error: expected expression
  idx[[p]] = (RES>>1) + (int)(in[[p]] * 10);
      ^
softmax_Alg.cpp:13:7: error: expected ']'
softmax_Alg.cpp:13:6: note: to match this '['
  idx[[p]] = (RES>>1) + (int)(in[[p]] * 10);
     ^
softmax_Alg.cpp:13:34: error: expected expression
  idx[[p]] = (RES>>1) + (int)(in[[p]] * 10);
                                 ^
softmax_Alg.cpp:13:34: error: expected ']'
softmax_Alg.cpp:13:33: note: to match this '['
  idx[[p]] = (RES>>1) + (int)(in[[p]] * 10);
                                ^
softmax_Alg.cpp:18:25: error: expected expression
  out[p] = expTable(idx[[p]])/denom;
                        ^
softmax_Alg.cpp:18:25: error: expected ']'
softmax_Alg.cpp:18:24: note: to match this '['
  out[p] = expTable(idx[[p]])/denom;
                       ^
8 errors generated.
Command       clang done; error code: 2; 1.438 sec.
Command     elaborate done; error code: 2; 3.386 sec.
Command   csynth_design done; error code: 2; 3.401 sec.
Command ap_source done; error code: 1; 4.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 01:31:44 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.743 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.84 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.023 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'softmax_Alg.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling softmax_Alg.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted softmax_Alg.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "softmax_Alg.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E softmax_Alg.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp
Command       clang done; 1.135 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.579 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp"  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from softmax_Alg.cpp:1:
In file included from softmax_Alg.cpp:3:
./expTable.h:4:13: error: default initialization of an object of const type 'const float [500]'
const float expTable[RES]{2.061153622438558e-09, 2.277927041205371e-09, 2.517498719438287e-09, 2.7822663710158828e-09, 3.074879879586628e-09, 3.3982678194950955e-09, 3.755666765938329e-09, 4.150653687698267e-09, 4.5871817466475735e-09, 5.069619862322359e-09, 5.602796437537347e-09, 6.192047682664127e-09, 6.843271022218109e-09, 7.562984118265274e-09, 8.358390101374787e-09, 9.237449661970791e-09, 1.0208960723597855e-08, 1.1282646495496886e-08, 1.24692527857513e-08, 1.3780655548946109e-08, 1.5229979744713063e-08, 1.6831730696738076e-08, 1.8601939266916106e-08, 2.055832229760514e-08, 2.2720459927739363e-08, 2.510999155744071e-08, 2.775083242240855e-08, 3.066941294563675e-08, 3.389494326197057e-08, 3.745970556295405e-08, 4.139937718785343e-08, 4.5753387694460066e-08, 5.056531348335754e-08, 5.588331392518526e-08, 6.17606133558067e-08, 6.825603376335209e-08, 7.543458349844634e-08, 8.336810789963216e-08, 9.213600834566626e-08, 1.0182603693120565e-07, 1.1253517471926551e-07, 1.2437060236029426e-07, 1.374507727921479e-07, 1.5190659675690557e-07, 1.6788275299957675e-07, 1.855391362616097e-07, 2.0505245756120614e-07, 2.266180127765863e-07, 2.504516372327791e-07, 2.767918658540999e-07, 3.0590232050184754e-07, 3.380743483904983e-07, 3.736299379885539e-07, 4.12924941587358e-07, 4.563526367904342e-07, 5.043476625679275e-07, 5.573903692695041e-07, 6.16011626132103e-07, 6.807981343976899e-07, 7.523982992164841e-07, 8.315287191036388e-07, 9.189813578980371e-07, 1.0156314710025805e-06, 1.1224463652344439e-06, 1.2404950799568258e-06, 1.370959086384211e-06, 1.5151441121433917e-06, 1.6744932094344265e-06, 1.8506011975820856e-06, 2.0452306245236896e-06, 2.260329406981279e-06, 2.4980503258668882e-06, 2.7607725720374832e-06, 3.0511255580367367e-06, 3.3720152341395377e-06, 3.726653172079068e-06, 4.118588707536154e-06, 4.551744463083733e-06, 5.030455607112002e-06, 5.559513241650769e-06, 6.144212353328909e-06, 6.790404807380255e-06, 7.504557915077738e-06, 8.293819160758343e-06, 9.166087736248708e-06, 1.0130093598631934e-05, 1.1195484842592312e-05, 1.237292426178976e-05, 1.3674196065682663e-05, 1.511232381985694e-05, 1.6701700790247794e-05, 1.845823399578295e-05, 2.0399503411174602e-05, 2.2544937913215175e-05, 2.4916009731506525e-05, 2.7536449349750875e-05, 3.043248300840779e-05, 3.363309518572363e-05, 3.7170318684131884e-05, 4.107955522530649e-05, 4.5399929762491305e-05, 5.0174682056182506e-05, 5.545159943218502e-05, 6.128349505323106e-05, 6.772873649086389e-05, 7.485182988771177e-05, 8.272406555664472e-05, 9.142423147818724e-05, 0.00010103940183710885, 0.00011166580849013203, 0.00012340980408669883, 0.00013638892648203297, 0.0001507330750955006, 0.00016658581098766016, 0.00018410579366760896, 0.00020346836901067743, 0.00022486732417888533, 0.0002485168271079933, 0.0002746535699721884, 0.000303539138078918, 0.00033546262790256904, 0.00037074354045915213, 0.00040973497897985777, 0.0004528271828868762, 0.0005004514334406989, 0.0005530843701479319, 0.000611252761129682, 0.0006755387751939661, 0.0007465858083768152, 0.0008251049232660555, 0.0009118819655546846, 0.0010077854290486985, 0.001113775147845012, 0.0012309119026737139, 0.0013603680375481526, 0.001503439192977861, 0.0016615572731742557, 0.0018363047770292643, 0.0020294306362961326, 0.0022428677194862457, 0.0024787521766668516, 0.0027394448187689183, 0.0030275547453764255, 0.003345965457471953, 0.0036978637164836875, 0.004086771438464909, 0.004516580942613605, 0.004991593906911259, 0.005516564420761933, 0.006096746565516927, 0.006737946999086903, 0.007446583070925938, 0.008229747049021807, 0.009095277101697795, 0.010051835744635782, 0.011108996538244754, 0.012277339903071163, 0.01356855901220396, 0.014995576820481074, 0.01657267540176499, 0.018315638888738345, 0.02024191144580902, 0.022370771856170747, 0.02472352647034512, 0.02732372244729893, 0.030197383422325582, 0.033373269960333955, 0.03688316740124876, 0.04076220397837595, 0.045049202393568626, 0.04978706836787597, 0.0550232200564206, 0.06081006262523283, 0.06720551273976628, 0.07427357821435225, 0.08208499862391921, 0.09071795328943519, 0.10025884372282895, 0.11080315836236192, 0.12245642825301306, 0.1353352832366473, 0.14956861922267353, 0.1652988882216293, 0.18268352405278215, 0.2018965179947082, 0.2231301601484885, 0.24659696394167166, 0.27253179303408503, 0.3011942119122826, 0.332871083698169, 0.36787944117154164, 0.40656965974070947, 0.4493289641173442, 0.4965853037915457, 0.5488116360941777, 0.6065306597128015, 0.670320046035826, 0.7408182206819253, 0.8187307530782122, 0.9048374180362154, 1.0000000000002842, 1.1051709180759632, 1.2214027581605205, 1.3498588075763924, 1.491824697641703, 1.6487212707006085, 1.8221188003910425, 2.013752707471069, 2.2255409284931256, 2.4596031111576804, 2.7182818284598564, 3.004166023947334, 3.3201169227375478, 3.6692966676203547, 4.055199966845908, 4.481689070339434, 4.9530324243966355, 5.4739473917288874, 6.049647464414821, 6.68589444228135, 7.389056098932961, 8.166169912570215, 9.025013499436968, 9.974182454817882, 11.023176380645111, 12.182493960707369, 13.463738035006015, 14.879731724877635, 16.444646771102377, 18.174145369448976, 20.085536923194233, 22.19795128144892, 24.53253019711744, 27.112638920666864, 29.964100047406976, 33.115451958703375, 36.59823444369026, 40.44730436008101, 44.70118449331594, 49.40244910554695, 54.59815003316286, 60.340287597382634, 66.68633104094808, 73.69979369962125, 81.45086866499636, 90.01713130055316, 99.48431564196859, 109.94717245216209, 121.5104175187777, 134.28977968498302, 148.41315910262932, 164.02190729996025, 181.27224187521608, 200.3368099748637, 221.406416204267, 244.69193226430906, 270.426407426251, 298.8674009671694, 330.29955990976975, 365.03746786546316, 403.42879349288415, 445.8577700826823, 492.7490410934397, 544.5719101261326, 601.8450378723079, 665.1416330446124, 735.0951892422507, 812.4058251678514, 897.8472916507596, 992.2747156054052, 1096.6331584288794, 1211.9670744930434, 1339.4307643949355, 1480.2999275851196, 1635.9844299965634, 1808.0424144567698, 1998.1958951049016, 2208.347991888078, 2440.6019776254634, 2697.282328269578, 2980.9579870429143, 3294.468075285157, 3640.9503073338137, 4023.872393823928, 4447.0667477016505, 4914.768840301125, 5431.659591365188, 6002.912217263471, 6634.2440062806, 7331.973539159004, 8103.083927578723, 8955.292703486215, 9897.129058748023, 10938.019208169739, 12088.380730222036, 13359.726829667474, 14764.781565583484, 16317.607198022319, 18033.74492783615, 19930.37043823876, 22026.465794816108, 24343.0094244188, 26903.186074309106, 29732.618852904216, 32859.62567445751, 36315.50267426238, 40134.83743089325, 44355.85513031722, 49020.80113640318, 54176.36379672252, 59874.14171522419, 66171.16016840586, 73130.44183344793, 80821.6375403495, 89321.72336084541, 98715.77101080469, 109097.79927655657, 120571.71498650493, 133252.35294559115, 147266.6252406194, 162754.79141907793, 179871.86225383315, 198789.15114304548, 219695.98867223857, 242801.61749843534, 268337.2865209984, 296558.56529834034, 327747.9018739641, 362217.4496114167, 400312.1913300696, 442413.392009128, 488942.41461569007, 540364.9372469469, 597195.6137930988, 660003.2247664699, 729416.3698480485, 806129.7591243752, 890911.1659795876, 984609.111229508, 1088161.3554031642, 1202604.284165358, 1329083.2808127375, 1468864.189654809, 1623345.9850092495, 1794074.7726070916, 1982759.2635385408, 2191287.8756078873, 2421747.633253608, 2676445.0551904202, 2957929.2388238283, 3269017.3724737368, 3612822.930742046, 3992786.8352129445, 4412711.8923526555, 4876800.85327472, 5389698.476285731, 5956538.013187629, 6582992.584587076, 7275331.958393289, 8040485.299762622, 8886110.520512419, 9820670.922076395, 10853519.899070002, 11994994.55120752, 13256519.140470425, 14650719.428961117, 16191549.041773709, 17894429.119563945, 19776402.65850812, 21856305.082337126, 24154952.753588, 26695351.31075678, 29502925.916461054, 32605775.72101313, 36034955.08816079, 39824784.39759745, 44013193.53485756, 48642101.506359756, 53757835.97891253, 59411596.94257493, 65659969.13736597, 72565488.37236154, 80197267.40509064, 88631687.64524236, 97953163.60548668, 108254987.75028999, 119640264.19825613, 132222940.62279996, 146128948.6787619, 161497464.36873668, 178482300.9632862, 197253448.41584933, 217998774.6793319, 240925905.9517238, 266264304.6688741, 294267566.04167396, 325215956.1221636, 359419216.80038154, 397219665.80530846, 438995622.7357553};
            ^
./expTable.h:4:26: error: expected ';' after top level declarator
const float expTable[RES]{2.061153622438558e-09, 2.277927041205371e-09, 2.517498719438287e-09, 2.7822663710158828e-09, 3.074879879586628e-09, 3.3982678194950955e-09, 3.755666765938329e-09, 4.150653687698267e-09, 4.5871817466475735e-09, 5.069619862322359e-09, 5.602796437537347e-09, 6.192047682664127e-09, 6.843271022218109e-09, 7.562984118265274e-09, 8.358390101374787e-09, 9.237449661970791e-09, 1.0208960723597855e-08, 1.1282646495496886e-08, 1.24692527857513e-08, 1.3780655548946109e-08, 1.5229979744713063e-08, 1.6831730696738076e-08, 1.8601939266916106e-08, 2.055832229760514e-08, 2.2720459927739363e-08, 2.510999155744071e-08, 2.775083242240855e-08, 3.066941294563675e-08, 3.389494326197057e-08, 3.745970556295405e-08, 4.139937718785343e-08, 4.5753387694460066e-08, 5.056531348335754e-08, 5.588331392518526e-08, 6.17606133558067e-08, 6.825603376335209e-08, 7.543458349844634e-08, 8.336810789963216e-08, 9.213600834566626e-08, 1.0182603693120565e-07, 1.1253517471926551e-07, 1.2437060236029426e-07, 1.374507727921479e-07, 1.5190659675690557e-07, 1.6788275299957675e-07, 1.855391362616097e-07, 2.0505245756120614e-07, 2.266180127765863e-07, 2.504516372327791e-07, 2.767918658540999e-07, 3.0590232050184754e-07, 3.380743483904983e-07, 3.736299379885539e-07, 4.12924941587358e-07, 4.563526367904342e-07, 5.043476625679275e-07, 5.573903692695041e-07, 6.16011626132103e-07, 6.807981343976899e-07, 7.523982992164841e-07, 8.315287191036388e-07, 9.189813578980371e-07, 1.0156314710025805e-06, 1.1224463652344439e-06, 1.2404950799568258e-06, 1.370959086384211e-06, 1.5151441121433917e-06, 1.6744932094344265e-06, 1.8506011975820856e-06, 2.0452306245236896e-06, 2.260329406981279e-06, 2.4980503258668882e-06, 2.7607725720374832e-06, 3.0511255580367367e-06, 3.3720152341395377e-06, 3.726653172079068e-06, 4.118588707536154e-06, 4.551744463083733e-06, 5.030455607112002e-06, 5.559513241650769e-06, 6.144212353328909e-06, 6.790404807380255e-06, 7.504557915077738e-06, 8.293819160758343e-06, 9.166087736248708e-06, 1.0130093598631934e-05, 1.1195484842592312e-05, 1.237292426178976e-05, 1.3674196065682663e-05, 1.511232381985694e-05, 1.6701700790247794e-05, 1.845823399578295e-05, 2.0399503411174602e-05, 2.2544937913215175e-05, 2.4916009731506525e-05, 2.7536449349750875e-05, 3.043248300840779e-05, 3.363309518572363e-05, 3.7170318684131884e-05, 4.107955522530649e-05, 4.5399929762491305e-05, 5.0174682056182506e-05, 5.545159943218502e-05, 6.128349505323106e-05, 6.772873649086389e-05, 7.485182988771177e-05, 8.272406555664472e-05, 9.142423147818724e-05, 0.00010103940183710885, 0.00011166580849013203, 0.00012340980408669883, 0.00013638892648203297, 0.0001507330750955006, 0.00016658581098766016, 0.00018410579366760896, 0.00020346836901067743, 0.00022486732417888533, 0.0002485168271079933, 0.0002746535699721884, 0.000303539138078918, 0.00033546262790256904, 0.00037074354045915213, 0.00040973497897985777, 0.0004528271828868762, 0.0005004514334406989, 0.0005530843701479319, 0.000611252761129682, 0.0006755387751939661, 0.0007465858083768152, 0.0008251049232660555, 0.0009118819655546846, 0.0010077854290486985, 0.001113775147845012, 0.0012309119026737139, 0.0013603680375481526, 0.001503439192977861, 0.0016615572731742557, 0.0018363047770292643, 0.0020294306362961326, 0.0022428677194862457, 0.0024787521766668516, 0.0027394448187689183, 0.0030275547453764255, 0.003345965457471953, 0.0036978637164836875, 0.004086771438464909, 0.004516580942613605, 0.004991593906911259, 0.005516564420761933, 0.006096746565516927, 0.006737946999086903, 0.007446583070925938, 0.008229747049021807, 0.009095277101697795, 0.010051835744635782, 0.011108996538244754, 0.012277339903071163, 0.01356855901220396, 0.014995576820481074, 0.01657267540176499, 0.018315638888738345, 0.02024191144580902, 0.022370771856170747, 0.02472352647034512, 0.02732372244729893, 0.030197383422325582, 0.033373269960333955, 0.03688316740124876, 0.04076220397837595, 0.045049202393568626, 0.04978706836787597, 0.0550232200564206, 0.06081006262523283, 0.06720551273976628, 0.07427357821435225, 0.08208499862391921, 0.09071795328943519, 0.10025884372282895, 0.11080315836236192, 0.12245642825301306, 0.1353352832366473, 0.14956861922267353, 0.1652988882216293, 0.18268352405278215, 0.2018965179947082, 0.2231301601484885, 0.24659696394167166, 0.27253179303408503, 0.3011942119122826, 0.332871083698169, 0.36787944117154164, 0.40656965974070947, 0.4493289641173442, 0.4965853037915457, 0.5488116360941777, 0.6065306597128015, 0.670320046035826, 0.7408182206819253, 0.8187307530782122, 0.9048374180362154, 1.0000000000002842, 1.1051709180759632, 1.2214027581605205, 1.3498588075763924, 1.491824697641703, 1.6487212707006085, 1.8221188003910425, 2.013752707471069, 2.2255409284931256, 2.4596031111576804, 2.7182818284598564, 3.004166023947334, 3.3201169227375478, 3.6692966676203547, 4.055199966845908, 4.481689070339434, 4.9530324243966355, 5.4739473917288874, 6.049647464414821, 6.68589444228135, 7.389056098932961, 8.166169912570215, 9.025013499436968, 9.974182454817882, 11.023176380645111, 12.182493960707369, 13.463738035006015, 14.879731724877635, 16.444646771102377, 18.174145369448976, 20.085536923194233, 22.19795128144892, 24.53253019711744, 27.112638920666864, 29.964100047406976, 33.115451958703375, 36.59823444369026, 40.44730436008101, 44.70118449331594, 49.40244910554695, 54.59815003316286, 60.340287597382634, 66.68633104094808, 73.69979369962125, 81.45086866499636, 90.01713130055316, 99.48431564196859, 109.94717245216209, 121.5104175187777, 134.28977968498302, 148.41315910262932, 164.02190729996025, 181.27224187521608, 200.3368099748637, 221.406416204267, 244.69193226430906, 270.426407426251, 298.8674009671694, 330.29955990976975, 365.03746786546316, 403.42879349288415, 445.8577700826823, 492.7490410934397, 544.5719101261326, 601.8450378723079, 665.1416330446124, 735.0951892422507, 812.4058251678514, 897.8472916507596, 992.2747156054052, 1096.6331584288794, 1211.9670744930434, 1339.4307643949355, 1480.2999275851196, 1635.9844299965634, 1808.0424144567698, 1998.1958951049016, 2208.347991888078, 2440.6019776254634, 2697.282328269578, 2980.9579870429143, 3294.468075285157, 3640.9503073338137, 4023.872393823928, 4447.0667477016505, 4914.768840301125, 5431.659591365188, 6002.912217263471, 6634.2440062806, 7331.973539159004, 8103.083927578723, 8955.292703486215, 9897.129058748023, 10938.019208169739, 12088.380730222036, 13359.726829667474, 14764.781565583484, 16317.607198022319, 18033.74492783615, 19930.37043823876, 22026.465794816108, 24343.0094244188, 26903.186074309106, 29732.618852904216, 32859.62567445751, 36315.50267426238, 40134.83743089325, 44355.85513031722, 49020.80113640318, 54176.36379672252, 59874.14171522419, 66171.16016840586, 73130.44183344793, 80821.6375403495, 89321.72336084541, 98715.77101080469, 109097.79927655657, 120571.71498650493, 133252.35294559115, 147266.6252406194, 162754.79141907793, 179871.86225383315, 198789.15114304548, 219695.98867223857, 242801.61749843534, 268337.2865209984, 296558.56529834034, 327747.9018739641, 362217.4496114167, 400312.1913300696, 442413.392009128, 488942.41461569007, 540364.9372469469, 597195.6137930988, 660003.2247664699, 729416.3698480485, 806129.7591243752, 890911.1659795876, 984609.111229508, 1088161.3554031642, 1202604.284165358, 1329083.2808127375, 1468864.189654809, 1623345.9850092495, 1794074.7726070916, 1982759.2635385408, 2191287.8756078873, 2421747.633253608, 2676445.0551904202, 2957929.2388238283, 3269017.3724737368, 3612822.930742046, 3992786.8352129445, 4412711.8923526555, 4876800.85327472, 5389698.476285731, 5956538.013187629, 6582992.584587076, 7275331.958393289, 8040485.299762622, 8886110.520512419, 9820670.922076395, 10853519.899070002, 11994994.55120752, 13256519.140470425, 14650719.428961117, 16191549.041773709, 17894429.119563945, 19776402.65850812, 21856305.082337126, 24154952.753588, 26695351.31075678, 29502925.916461054, 32605775.72101313, 36034955.08816079, 39824784.39759745, 44013193.53485756, 48642101.506359756, 53757835.97891253, 59411596.94257493, 65659969.13736597, 72565488.37236154, 80197267.40509064, 88631687.64524236, 97953163.60548668, 108254987.75028999, 119640264.19825613, 132222940.62279996, 146128948.6787619, 161497464.36873668, 178482300.9632862, 197253448.41584933, 217998774.6793319, 240925905.9517238, 266264304.6688741, 294267566.04167396, 325215956.1221636, 359419216.80038154, 397219665.80530846, 438995622.7357553};
                         ^
                         ;
2 errors generated.
Command       clang done; error code: 2; 1.422 sec.
Command     elaborate done; error code: 2; 3.207 sec.
Command   csynth_design done; error code: 2; 3.221 sec.
Command ap_source done; error code: 1; 4.374 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 01:32:33 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.74 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.839 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.023 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'softmax_Alg.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling softmax_Alg.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted softmax_Alg.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "softmax_Alg.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E softmax_Alg.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp
Command       clang done; 1.193 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.644 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp"  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from softmax_Alg.cpp:1:
softmax_Alg.cpp:14:19: error: called object type 'const float *' is not a function or function pointer
  denom+= expTable(idx[p]);
          ~~~~~~~~^
softmax_Alg.cpp:18:20: error: called object type 'const float *' is not a function or function pointer
  out[p] = expTable(idx[p])/denom;
           ~~~~~~~~^
2 errors generated.
Command       clang done; error code: 2; 1.448 sec.
Command     elaborate done; error code: 2; 3.354 sec.
Command   csynth_design done; error code: 2; 3.369 sec.
Command ap_source done; error code: 1; 4.522 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 01:35:47 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.749 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.847 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.031 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'softmax_Alg.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling softmax_Alg.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted softmax_Alg.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "softmax_Alg.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E softmax_Alg.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp
Command       clang done; 1.128 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.577 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp"  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from softmax_Alg.cpp:1:
softmax_Alg.cpp:14:19: error: called object type 'const float *' is not a function or function pointer
  denom+= expTable(idx[p]);
          ~~~~~~~~^
softmax_Alg.cpp:18:20: error: called object type 'const float *' is not a function or function pointer
  out[p] = expTable(idx[p])/denom;
           ~~~~~~~~^
2 errors generated.
Command       clang done; error code: 2; 1.401 sec.
Command     elaborate done; error code: 2; 3.176 sec.
Command   csynth_design done; error code: 2; 3.192 sec.
Command ap_source done; error code: 1; 4.354 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 01:36:23 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.144 sec.
Command     ap_source done; 0.145 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.741 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.837 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.05 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'softmax_Alg.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling softmax_Alg.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted softmax_Alg.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "softmax_Alg.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E softmax_Alg.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp
Command       clang done; 1.13 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.578 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp"  -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/useless.bc
Command       clang done; 1.417 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 -directive=D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.554 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 -directive=D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.542 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax_Alg.pp.0.cpp.diag.yml D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax_Alg.pp.0.cpp.out.log 2> D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax_Alg.pp.0.cpp.err.log 
Command       ap_eval done; 0.81 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/tidy-3.1.softmax_Alg.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/tidy-3.1.softmax_Alg.pp.0.cpp.out.log 2> D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/tidy-3.1.softmax_Alg.pp.0.cpp.err.log 
Command         ap_eval done; 1.137 sec.
Execute         source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/xilinx-legacy-rewriter.softmax_Alg.pp.0.cpp.out.log 2> D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/xilinx-legacy-rewriter.softmax_Alg.pp.0.cpp.err.log 
Command         ap_eval done; 0.402 sec.
Command       tidy_31 done; 1.561 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.627 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.bc
Command       clang done; 1.407 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_Alg.g.bc -hls-opt -except-internalize softmax -LD:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.982 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.227 ; gain = 93.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.227 ; gain = 93.715
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.pp.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.12 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top softmax -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.0.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.627 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 192.082 ; gain = 100.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.1.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'softmax' (softmax_Alg.cpp:13) automatically.
Command         transform done; 0.209 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 209.820 ; gain = 118.309
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.g.1.bc to D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.1.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'softmax' (softmax_Alg.cpp:13) automatically.
Command         transform done; 0.348 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.129 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 259.242 ; gain = 167.730
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.2.bc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.176 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 269.645 ; gain = 178.133
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.736 sec.
Command     elaborate done; 12.652 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'softmax' ...
Execute       ap_set_top_model softmax 
Execute       get_model_list softmax -filter all-wo-channel -topdown 
Execute       preproc_iomode -model softmax 
Execute       get_model_list softmax -filter all-wo-channel 
INFO-FLOW: Model list for configure: softmax
INFO-FLOW: Configuring Module : softmax ...
Execute       set_default_model softmax 
Execute       apply_spec_resource_limit softmax 
INFO-FLOW: Model list for preprocess: softmax
INFO-FLOW: Preprocessing Module: softmax ...
Execute       set_default_model softmax 
Execute       cdfg_preprocess -model softmax 
Execute       rtl_gen_preprocess softmax 
WARNING: [SYN 201-107] Renaming port name 'softmax/in' to 'softmax/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'softmax/out' to 'softmax/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: softmax
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax 
Execute       schedule -model softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.606 seconds; current allocated memory: 203.113 MB.
Execute       syn_report -verbosereport -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.sched.adb -f 
INFO-FLOW: Finish scheduling softmax.
Execute       set_default_model softmax 
Execute       bind -model softmax 
BIND OPTION: model=softmax
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 203.532 MB.
Execute       syn_report -verbosereport -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.verbose.bind.rpt 
Execute       db_write -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.bind.adb -f 
INFO-FLOW: Finish binding softmax.
Execute       get_model_list softmax -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess softmax 
INFO-FLOW: Model list for RTL generation: softmax
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax -vendor xilinx -mg_file D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'softmax' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'softmax_fadd_32ns_32ns_32_5_full_dsp_1' to 'softmax_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'softmax_fmul_32ns_32ns_32_4_max_dsp_1' to 'softmax_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'softmax_fdiv_32ns_32ns_32_16_1' to 'softmax_fdiv_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'softmax_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'softmax_fdiv_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'softmax_fmul_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 204.277 MB.
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/syn/systemc/softmax -synmodules softmax 
Execute       gen_rtl softmax -istop -style xilinx -f -lang vhdl -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/syn/vhdl/softmax 
Execute       gen_rtl softmax -istop -style xilinx -f -lang vlog -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/syn/verilog/softmax 
Execute       syn_report -csynth -model softmax -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/syn/report/softmax_csynth.rpt 
Execute       syn_report -rtlxml -model softmax -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/syn/report/softmax_csynth.xml 
Execute       syn_report -verbosereport -model softmax -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.verbose.rpt 
Execute       db_write -model softmax -f -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.adb 
Execute       gen_tb_info softmax -p D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax 
Execute       export_constraint_db -f -tool general -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.constraint.tcl 
Execute       syn_report -designview -model softmax -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model softmax -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model softmax -o D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks softmax 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain softmax 
INFO-FLOW: Model list for RTL component generation: softmax
INFO-FLOW: Handling components in module [softmax] ... 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.tcl 
INFO-FLOW: Found component softmax_fadd_32nsbkb.
INFO-FLOW: Append model softmax_fadd_32nsbkb
INFO-FLOW: Found component softmax_fmul_32nscud.
INFO-FLOW: Append model softmax_fmul_32nscud
INFO-FLOW: Found component softmax_fdiv_32nsdEe.
INFO-FLOW: Append model softmax_fdiv_32nsdEe
INFO-FLOW: Found component softmax_expTable.
INFO-FLOW: Append model softmax_expTable
INFO-FLOW: Found component softmax_idx.
INFO-FLOW: Append model softmax_idx
INFO-FLOW: Append model softmax
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: softmax_fadd_32nsbkb softmax_fmul_32nscud softmax_fdiv_32nsdEe softmax_expTable softmax_idx softmax
INFO-FLOW: To file: write model softmax_fadd_32nsbkb
INFO-FLOW: To file: write model softmax_fmul_32nscud
INFO-FLOW: To file: write model softmax_fdiv_32nsdEe
INFO-FLOW: To file: write model softmax_expTable
INFO-FLOW: To file: write model softmax_idx
INFO-FLOW: To file: write model softmax
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.114 sec.
Command       ap_source done; 0.115 sec.
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_expTable_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'softmax_idx_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.239 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.115 sec.
Command       ap_source done; 0.115 sec.
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=softmax xml_exists=0
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute         source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.constraint.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=6
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.compgen.dataonly.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.constraint.tcl 
Execute       sc_get_clocks softmax 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/impl/misc/softmax_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/impl/misc/softmax_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/impl/misc/softmax_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 284.645 ; gain = 193.133
INFO: [VHDL 208-304] Generating VHDL RTL for softmax.
INFO: [VLOG 209-307] Generating Verilog RTL for softmax.
Command     autosyn done; 1.946 sec.
Command   csynth_design done; 14.613 sec.
Command ap_source done; 15.794 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 01:37:39 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.124 sec.
Command     ap_source done; 0.125 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.78 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.878 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.067 sec.
Execute   csim_design -quiet 
Execute     source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_in.dat 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_in.dat 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_out.dat 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_out.dat 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/expTable.h 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/expTable.h 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.315 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.808 sec.
Command ap_source done; 3.88 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 01:39:09 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.124 sec.
Command     ap_source done; 0.124 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.753 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.853 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.045 sec.
Execute   csim_design -quiet 
Execute     source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_in.dat 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_in.dat 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_out.dat 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_out.dat 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/expTable.h 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/expTable.h 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.634 sec.
Command ap_source done; error code: 1; 1.685 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1 opened at Fri Mar 06 01:39:32 -0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.786 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.886 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.073 sec.
Execute   csim_design -quiet 
Execute     source D:/WI20/CSE237C/FinalProject/softmax/softmax_cnn/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_in.dat 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_in.dat 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_out.dat 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_out.dat 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_tb.cpp 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/expTable.h 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/expTable.h 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/softmax_Alg.cpp 
Execute     is_encrypted D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     is_xip D:/WI20/CSE237C/FinalProject/softmax/types.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.282 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.523 sec.
Command ap_source done; 3.601 sec.
Execute cleanup_all 
Execute   cleanup_all 
