// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Layer1_ReadPadding (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src_V_address0,
        src_V_ce0,
        src_V_q0,
        src_V_offset_dout,
        src_V_offset_empty_n,
        src_V_offset_read,
        dst_0_V_V_din,
        dst_0_V_V_full_n,
        dst_0_V_V_write,
        dst_1_V_V_din,
        dst_1_V_V_full_n,
        dst_1_V_V_write,
        dst_2_V_V_din,
        dst_2_V_V_full_n,
        dst_2_V_V_write,
        dst_3_V_V_din,
        dst_3_V_V_full_n,
        dst_3_V_V_write,
        dst_4_V_V_din,
        dst_4_V_V_full_n,
        dst_4_V_V_write,
        dst_5_V_V_din,
        dst_5_V_V_full_n,
        dst_5_V_V_write,
        dst_6_V_V_din,
        dst_6_V_V_full_n,
        dst_6_V_V_write,
        dst_7_V_V_din,
        dst_7_V_V_full_n,
        dst_7_V_V_write,
        dst_8_V_V_din,
        dst_8_V_V_full_n,
        dst_8_V_V_write,
        dst_9_V_V_din,
        dst_9_V_V_full_n,
        dst_9_V_V_write,
        src_V_offset_out_din,
        src_V_offset_out_full_n,
        src_V_offset_out_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_pp0_stage0 = 5'd4;
parameter    ap_ST_fsm_state5 = 5'd8;
parameter    ap_ST_fsm_state6 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [15:0] src_V_address0;
output   src_V_ce0;
input  [17:0] src_V_q0;
input  [7:0] src_V_offset_dout;
input   src_V_offset_empty_n;
output   src_V_offset_read;
output  [17:0] dst_0_V_V_din;
input   dst_0_V_V_full_n;
output   dst_0_V_V_write;
output  [17:0] dst_1_V_V_din;
input   dst_1_V_V_full_n;
output   dst_1_V_V_write;
output  [17:0] dst_2_V_V_din;
input   dst_2_V_V_full_n;
output   dst_2_V_V_write;
output  [17:0] dst_3_V_V_din;
input   dst_3_V_V_full_n;
output   dst_3_V_V_write;
output  [17:0] dst_4_V_V_din;
input   dst_4_V_V_full_n;
output   dst_4_V_V_write;
output  [17:0] dst_5_V_V_din;
input   dst_5_V_V_full_n;
output   dst_5_V_V_write;
output  [17:0] dst_6_V_V_din;
input   dst_6_V_V_full_n;
output   dst_6_V_V_write;
output  [17:0] dst_7_V_V_din;
input   dst_7_V_V_full_n;
output   dst_7_V_V_write;
output  [17:0] dst_8_V_V_din;
input   dst_8_V_V_full_n;
output   dst_8_V_V_write;
output  [17:0] dst_9_V_V_din;
input   dst_9_V_V_full_n;
output   dst_9_V_V_write;
output  [7:0] src_V_offset_out_din;
input   src_V_offset_out_full_n;
output   src_V_offset_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_V_ce0;
reg src_V_offset_read;
reg[17:0] dst_0_V_V_din;
reg dst_0_V_V_write;
reg[17:0] dst_1_V_V_din;
reg dst_1_V_V_write;
reg[17:0] dst_2_V_V_din;
reg dst_2_V_V_write;
reg[17:0] dst_3_V_V_din;
reg dst_3_V_V_write;
reg[17:0] dst_4_V_V_din;
reg dst_4_V_V_write;
reg[17:0] dst_5_V_V_din;
reg dst_5_V_V_write;
reg[17:0] dst_6_V_V_din;
reg dst_6_V_V_write;
reg[17:0] dst_7_V_V_din;
reg dst_7_V_V_write;
reg[17:0] dst_8_V_V_din;
reg dst_8_V_V_write;
reg[17:0] dst_9_V_V_din;
reg dst_9_V_V_write;
reg src_V_offset_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    src_V_offset_blk_n;
reg    dst_0_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond9_i_fu_275_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond1_i_reg_339;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond3_i_fu_313_p2;
reg    dst_1_V_V_blk_n;
reg    dst_2_V_V_blk_n;
reg    dst_3_V_V_blk_n;
reg    dst_4_V_V_blk_n;
reg    dst_5_V_V_blk_n;
reg    dst_6_V_V_blk_n;
reg    dst_7_V_V_blk_n;
reg    dst_8_V_V_blk_n;
reg    dst_9_V_V_blk_n;
reg    src_V_offset_out_blk_n;
reg   [7:0] col1_i_reg_223;
wire   [16:0] tmp_51_fu_269_p2;
reg   [16:0] tmp_51_reg_325;
reg    ap_block_state1;
reg    ap_block_state2;
wire   [3:0] col_fu_281_p2;
wire   [0:0] exitcond1_i_fu_287_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [7:0] col_2_fu_293_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] col_3_fu_319_p2;
reg    ap_block_state6;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg   [3:0] col_i_reg_212;
reg   [3:0] col3_i_reg_234;
wire    ap_CS_fsm_state5;
wire  signed [63:0] tmp_61_cast_fu_308_p1;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] tmp_fu_245_p3;
wire   [13:0] tmp_s_fu_257_p3;
wire   [16:0] p_shl_cast_fu_253_p1;
wire   [16:0] p_shl1_cast_fu_265_p1;
wire   [16:0] tmp_i_cast_fu_299_p1;
wire   [16:0] tmp_52_fu_303_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (exitcond3_i_fu_313_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        col1_i_reg_223 <= 8'd0;
    end else if (((exitcond1_i_fu_287_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        col1_i_reg_223 <= col_2_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        col3_i_reg_234 <= 4'd0;
    end else if ((~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        col3_i_reg_234 <= col_3_fu_319_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        col_i_reg_212 <= col_fu_281_p2;
    end else if ((~((src_V_offset_out_full_n == 1'b0) | (src_V_offset_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        col_i_reg_212 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond1_i_reg_339 <= exitcond1_i_fu_287_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((src_V_offset_out_full_n == 1'b0) | (src_V_offset_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_51_reg_325[16 : 6] <= tmp_51_fu_269_p2[16 : 6];
    end
end

always @ (*) begin
    if ((exitcond1_i_fu_287_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (exitcond3_i_fu_313_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (exitcond3_i_fu_313_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_0_V_V_blk_n = dst_0_V_V_full_n;
    end else begin
        dst_0_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dst_0_V_V_din = src_V_q0;
    end else if (((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_0_V_V_din = 18'd0;
    end else begin
        dst_0_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_0_V_V_write = 1'b1;
    end else begin
        dst_0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_1_V_V_blk_n = dst_1_V_V_full_n;
    end else begin
        dst_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dst_1_V_V_din = src_V_q0;
    end else if (((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_1_V_V_din = 18'd0;
    end else begin
        dst_1_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_1_V_V_write = 1'b1;
    end else begin
        dst_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_2_V_V_blk_n = dst_2_V_V_full_n;
    end else begin
        dst_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dst_2_V_V_din = src_V_q0;
    end else if (((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_2_V_V_din = 18'd0;
    end else begin
        dst_2_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_2_V_V_write = 1'b1;
    end else begin
        dst_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_3_V_V_blk_n = dst_3_V_V_full_n;
    end else begin
        dst_3_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dst_3_V_V_din = src_V_q0;
    end else if (((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_3_V_V_din = 18'd0;
    end else begin
        dst_3_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_3_V_V_write = 1'b1;
    end else begin
        dst_3_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_4_V_V_blk_n = dst_4_V_V_full_n;
    end else begin
        dst_4_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dst_4_V_V_din = src_V_q0;
    end else if (((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_4_V_V_din = 18'd0;
    end else begin
        dst_4_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_4_V_V_write = 1'b1;
    end else begin
        dst_4_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_5_V_V_blk_n = dst_5_V_V_full_n;
    end else begin
        dst_5_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dst_5_V_V_din = src_V_q0;
    end else if (((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_5_V_V_din = 18'd0;
    end else begin
        dst_5_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_5_V_V_write = 1'b1;
    end else begin
        dst_5_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_6_V_V_blk_n = dst_6_V_V_full_n;
    end else begin
        dst_6_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dst_6_V_V_din = src_V_q0;
    end else if (((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_6_V_V_din = 18'd0;
    end else begin
        dst_6_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_6_V_V_write = 1'b1;
    end else begin
        dst_6_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_7_V_V_blk_n = dst_7_V_V_full_n;
    end else begin
        dst_7_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dst_7_V_V_din = src_V_q0;
    end else if (((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_7_V_V_din = 18'd0;
    end else begin
        dst_7_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_7_V_V_write = 1'b1;
    end else begin
        dst_7_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_8_V_V_blk_n = dst_8_V_V_full_n;
    end else begin
        dst_8_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dst_8_V_V_din = src_V_q0;
    end else if (((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_8_V_V_din = 18'd0;
    end else begin
        dst_8_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_8_V_V_write = 1'b1;
    end else begin
        dst_8_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_9_V_V_blk_n = dst_9_V_V_full_n;
    end else begin
        dst_9_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dst_9_V_V_din = src_V_q0;
    end else if (((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_9_V_V_din = 18'd0;
    end else begin
        dst_9_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond1_i_reg_339 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        dst_9_V_V_write = 1'b1;
    end else begin
        dst_9_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        src_V_ce0 = 1'b1;
    end else begin
        src_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_V_offset_blk_n = src_V_offset_empty_n;
    end else begin
        src_V_offset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_V_offset_out_blk_n = src_V_offset_out_full_n;
    end else begin
        src_V_offset_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((src_V_offset_out_full_n == 1'b0) | (src_V_offset_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_V_offset_out_write = 1'b1;
    end else begin
        src_V_offset_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((src_V_offset_out_full_n == 1'b0) | (src_V_offset_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_V_offset_read = 1'b1;
    end else begin
        src_V_offset_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((src_V_offset_out_full_n == 1'b0) | (src_V_offset_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~(((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond9_i_fu_275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond1_i_fu_287_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond1_i_fu_287_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if ((~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (exitcond3_i_fu_313_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0))) & (exitcond3_i_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond1_i_reg_339 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_0_V_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond1_i_reg_339 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_0_V_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond1_i_reg_339 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_0_V_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((src_V_offset_out_full_n == 1'b0) | (src_V_offset_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2 = (((exitcond9_i_fu_275_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond9_i_fu_275_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0)));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((exitcond1_i_reg_339 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond1_i_reg_339 == 1'd0) & (dst_0_V_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state6 = (((exitcond3_i_fu_313_p2 == 1'd0) & (dst_9_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_8_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_7_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_6_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_5_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_4_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_3_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_2_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_1_V_V_full_n == 1'b0)) | ((exitcond3_i_fu_313_p2 == 1'd0) & (dst_0_V_V_full_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign col_2_fu_293_p2 = (col1_i_reg_223 + 8'd1);

assign col_3_fu_319_p2 = (col3_i_reg_234 + 4'd1);

assign col_fu_281_p2 = (col_i_reg_212 + 4'd1);

assign exitcond1_i_fu_287_p2 = ((col1_i_reg_223 == 8'd192) ? 1'b1 : 1'b0);

assign exitcond3_i_fu_313_p2 = ((col3_i_reg_234 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond9_i_fu_275_p2 = ((col_i_reg_212 == 4'd9) ? 1'b1 : 1'b0);

assign p_shl1_cast_fu_265_p1 = tmp_s_fu_257_p3;

assign p_shl_cast_fu_253_p1 = tmp_fu_245_p3;

assign src_V_address0 = tmp_61_cast_fu_308_p1;

assign src_V_offset_out_din = src_V_offset_dout;

assign tmp_51_fu_269_p2 = (p_shl_cast_fu_253_p1 - p_shl1_cast_fu_265_p1);

assign tmp_52_fu_303_p2 = (tmp_51_reg_325 + tmp_i_cast_fu_299_p1);

assign tmp_61_cast_fu_308_p1 = $signed(tmp_52_fu_303_p2);

assign tmp_fu_245_p3 = {{src_V_offset_dout}, {8'd0}};

assign tmp_i_cast_fu_299_p1 = col1_i_reg_223;

assign tmp_s_fu_257_p3 = {{src_V_offset_dout}, {6'd0}};

always @ (posedge ap_clk) begin
    tmp_51_reg_325[5:0] <= 6'b000000;
end

endmodule //Layer1_ReadPadding
