/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  reg [2:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  reg [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [5:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_20z = ~(celloutsig_0_15z & celloutsig_0_3z);
  assign celloutsig_0_0z = !(in_data[70] ? in_data[68] : in_data[55]);
  assign celloutsig_0_1z = !(in_data[7] ? in_data[30] : celloutsig_0_0z);
  assign celloutsig_1_6z = !(celloutsig_1_5z[2] ? celloutsig_1_4z[5] : celloutsig_1_0z[8]);
  assign celloutsig_1_10z = ~(celloutsig_1_8z[1] | celloutsig_1_4z[5]);
  assign celloutsig_1_11z = ~celloutsig_1_7z;
  assign celloutsig_0_6z = ~celloutsig_0_3z;
  assign celloutsig_0_11z = ~celloutsig_0_10z;
  assign celloutsig_1_7z = ~((celloutsig_1_2z | in_data[130]) & (celloutsig_1_4z[2] | celloutsig_1_6z));
  assign celloutsig_1_13z = ~((celloutsig_1_4z[1] | in_data[122]) & (celloutsig_1_0z[5] | celloutsig_1_7z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z[1] | in_data[167]) & (celloutsig_1_2z | celloutsig_1_0z[10]));
  assign celloutsig_0_4z = celloutsig_0_1z | ~(celloutsig_0_2z[6]);
  assign celloutsig_0_15z = celloutsig_0_12z[1] | ~(in_data[93]);
  assign celloutsig_1_18z = celloutsig_1_6z ^ in_data[160];
  assign celloutsig_1_2z = ~(celloutsig_1_0z[8] ^ in_data[124]);
  assign celloutsig_1_0z = in_data[144:134] + in_data[140:130];
  assign celloutsig_0_10z = in_data[53:49] && in_data[56:52];
  assign celloutsig_1_16z = celloutsig_1_1z * celloutsig_1_1z;
  assign celloutsig_1_14z = - { in_data[167:166], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_7z = ~ celloutsig_0_5z;
  assign celloutsig_0_3z = | { in_data[45:36], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_7z[3], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_8z = { in_data[52:51], celloutsig_0_0z } >> { in_data[93], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[52:47], celloutsig_0_0z } >> { in_data[19:17], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_0z[9:8], celloutsig_1_3z } ^ celloutsig_1_1z[3:1];
  assign celloutsig_1_19z = { celloutsig_1_14z[12:1], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_13z } ^ { in_data[140:131], celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_13z = { celloutsig_0_2z[2:1], celloutsig_0_0z, celloutsig_0_9z } ^ { celloutsig_0_12z[2:0], celloutsig_0_11z };
  assign celloutsig_0_24z = celloutsig_0_13z ^ { celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_8z[0], celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_0z } ^ in_data[41:27];
  assign celloutsig_1_5z = { celloutsig_1_4z[4:2], celloutsig_1_3z } ^ celloutsig_1_0z[7:4];
  always_latch
    if (!clkin_data[96]) celloutsig_1_15z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_15z = in_data[103:101];
  always_latch
    if (clkin_data[64]) celloutsig_0_5z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_1z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_1z = in_data[115:110];
  always_latch
    if (clkin_data[128]) celloutsig_1_4z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_4z = celloutsig_1_0z[5:0];
  assign { celloutsig_0_12z[9], celloutsig_0_12z[14:10], celloutsig_0_12z[7:0] } = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z } ^ { celloutsig_0_3z, in_data[80:76], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z[8] = 1'h0;
  assign { out_data[128], out_data[115:96], out_data[35:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
