FabricBegin,,,,,,,,,,,,,,,,,,
NULL,N_term_single,N_term_single,N_term_single2,N_term_single,N_term_single,N_term_DSP,N_term_single,N_term_single,N_term_RAM_IO,,#,,,,,,,
W_IO,LUT4AB,LUT4AB,RegFile,LUT4AB,LUT4AB,SCC0,LUT4AB,LUT4AB,RAM_IO,,#,180,,,,,,
W_IO,LUT4AB,LUT4AB,RegFile,LUT4AB,LUT4AB,SCC1,LUT4AB,LUT4AB,RAM_IO,,#,180,,,,,,
W_IO,LUT4AB,LUT4AB,RegFile,LUT4AB,LUT4AB,SCC2,LUT4AB,LUT4AB,RAM_IO,,#,180,,,,,,
W_IO,LUT4AB,LUT4AB,RegFile,LUT4AB,LUT4AB,SCC3,LUT4AB,LUT4AB,RAM_IO,,#,180,,,,,,
W_IO,LUT4AB,LUT4AB,RegFile,LUT4AB,LUT4AB,SCC4,LUT4AB,LUT4AB,RAM_IO,,#,180,,,,,,
W_IO,LUT4AB,LUT4AB,RegFile,LUT4AB,LUT4AB,SCC5,LUT4AB,LUT4AB,RAM_IO,,#,180,,,,,,
W_IO,LUT4AB,LUT4AB,RegFile,LUT4AB,LUT4AB,SCC0,LUT4AB,LUT4AB,RAM_IO,,#,180,,,,,,
W_IO,LUT4AB,LUT4AB,RegFile,LUT4AB,LUT4AB,SCC1,LUT4AB,LUT4AB,RAM_IO,,#,180,,,,,,
W_IO,LUT4AB,LUT4AB,RegFile,LUT4AB,LUT4AB,SCC2,LUT4AB,LUT4AB,RAM_IO,,#,180,,,,,,
W_IO,LUT4AB,LUT4AB,RegFile,LUT4AB,LUT4AB,SCC3,LUT4AB,LUT4AB,RAM_IO,,#,180,,,,,,
W_IO,LUT4AB,LUT4AB,RegFile,LUT4AB,LUT4AB,SCC4,LUT4AB,LUT4AB,RAM_IO,,#,180,,,,,,
W_IO,LUT4AB,LUT4AB,RegFile,LUT4AB,LUT4AB,SCC5,LUT4AB,LUT4AB,RAM_IO,,#,180,,,,,,
NULL,S_term_single,S_term_single,S_term_single2,S_term_single,S_term_single,S_term_DSP,S_term_single,S_term_single,S_term_RAM_IO,,#,2700,,,,,,
FabricEnd,,,,,,,,,,,,,,,,,,
#,180,180,180,250,180,180,180,250,180,180,180,250,180,180,,,,2910
,,,,,,,,,,,,,,,,,,
ParametersBegin,,,,,,,,,,,,,,,,,,
ConfigBitMode,frame_based,# default is FlipFlopChain,,frame_based,,,,,,,,,,,,,,
#FrameBitsPerRow,32,"# we configure an entire configuration frame over the full height of the device (like Virtex-II) and we write FrameBitsPerRow bits per, well, tile=CLB height",,,,,,,,,,,,,,,,
#MaxFramesPerCol,20,,,,,,,,,,,,,,,,,
#Package,use work.my_package.all;,,,,,,,,,,,,,,,,,
GenerateDelayInSwitchMatrix,80,,,,,,,,,,,,,,,,,
MultiplexerStyle,custom,#,custom,generic,,,,,,,,,,,,,,
SuperTileEnable,TRUE,#,TRUE,FALSE,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,
Tile,./Tile/LUT4AB/LUT4AB.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/N_term_single/N_term_single.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/S_term_single/S_term_single.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/RAM_IO/RAM_IO.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/N_term_RAM_IO/N_term_RAM_IO.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/S_term_RAM_IO/S_term_RAM_IO.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/RegFile/RegFile.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/N_term_single2/N_term_single2.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/S_term_single2/S_term_single2.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/W_IO/W_IO.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/DSP/DSP_top/DSP_top.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/DSP/DSP_bot/DSP_bot.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/N_term_DSP/N_term_DSP.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/S_term_DSP/S_term_DSP.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/SCC/SCC0/SCC0.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/SCC/SCC1/SCC1.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/SCC/SCC2/SCC2.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/SCC/SCC3/SCC3.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/SCC/SCC4/SCC4.csv,,,,,,,,,,,,,,,,,
Tile,./Tile/SCC/SCC5/SCC5.csv,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,
Supertile,./Tile/DSP/DSP.csv,,,,,,,,,,,,,,,,,
Supertile,./Tile/SCC/SCC.csv,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,
ParametersEnd,,,,,,,,,,,,,,,,,,
