$date
	Sun May 27 12:52:18 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_latch_testbench $end
$scope module srl $end
$var wire 1 ! En $end
$var wire 1 " Q $end
$var wire 1 # Qbar $end
$var wire 1 $ R $end
$var wire 1 % S $end
$var wire 1 & x1 $end
$var wire 1 ' x2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
1!
$end
#1
1'
1&
0!
0$
1%
#2
0#
1"
0&
1!
#3
1&
0!
0%
#4
0"
1#
0'
1!
1$
#5
1'
0!
#6
1!
0$
#7
0!
#8
1!
#9
0!
1%
#10
0#
1"
0&
1!
#11
1&
0!
#12
0&
1!
#13
1&
0!
1$
0%
#14
1!
0$
#15
0!
