INFO: [VRFC 10-163] Analyzing VHDL file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Mul/sim/Mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mul'
