// Seed: 1536039422
module module_0 (
    access,
    id_1
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_3;
  wire id_4;
  assign id_2 = id_3;
  assign id_1 = 1;
  tri  id_5;
  wire module_0;
  assign module_1.id_1 = 0;
  assign id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0 !== !id_2;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  wand id_3 = id_3 + id_1;
endmodule
module module_2 (
    input wor  id_0,
    input tri0 id_1
);
  uwire id_3;
  wire  id_4;
  tri1  id_5;
  assign id_3 = id_1;
  assign id_5 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
