{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 14:49:07 2021 " "Info: Processing started: Sun Nov 14 14:49:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk20mhz (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk20mhz (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shukongfenpin:U4\|co1 " "Info: Destination node shukongfenpin:U4\|co1" {  } { { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 13 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { shukongfenpin:U4|co1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m8hz:U1\|co1 " "Info: Destination node m8hz:U1\|co1" {  } { { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 13 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { m8hz:U1|co1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xuanqu:U5\|key_out1 " "Info: Destination node xuanqu:U5\|key_out1" {  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanqu:U5|key_out1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xuanqu:U5\|key_out2 " "Info: Destination node xuanqu:U5\|key_out2" {  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 28 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanqu:U5|key_out2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 9.0/quartus/bin/pin_planner.ppl" { clk20mhz } } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk20mhz" } } } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "m8hz:U1\|co2  " "Info: Automatically promoted node m8hz:U1\|co2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m8hz:U1\|co2~0 " "Info: Destination node m8hz:U1\|co2~0" {  } { { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { m8hz:U1|co2~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { m8hz:U1|co2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xuanqu:U5\|key_out1  " "Info: Automatically promoted node xuanqu:U5\|key_out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanqu:U5|key_out1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xuanqu:U5\|key_out2  " "Info: Automatically promoted node xuanqu:U5\|key_out2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 28 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanqu:U5|key_out2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dizhifasheng:U6\|process_0~15  " "Info: Automatically promoted node dizhifasheng:U6\|process_0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dizhifasheng:U6\|counter1\[4\]~90 " "Info: Destination node dizhifasheng:U6\|counter1\[4\]~90" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 17 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dizhifasheng:U6|counter1[4]~90 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dizhifasheng:U6|process_0~15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\] register shukongfenpin:U4\|q1\[14\] -14.672 ns " "Info: Slack time is -14.672 ns between source memory \"rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\]\" and destination register \"shukongfenpin:U4\|q1\[14\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-4.746 ns + Largest memory register " "Info: + Largest memory to register requirement is -4.746 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk20mhz\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk20mhz 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk20mhz~clkctrl 2 COMB Unassigned 81 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 81; COMB Node = 'clk20mhz~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk20mhz clk20mhz~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns shukongfenpin:U4\|q1\[14\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'shukongfenpin:U4\|q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk20mhz~clkctrl shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk20mhz\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk20mhz 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk20mhz~clkctrl 2 COMB Unassigned 81 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 81; COMB Node = 'clk20mhz~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk20mhz clk20mhz~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns shukongfenpin:U4\|q1\[14\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'shukongfenpin:U4\|q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk20mhz~clkctrl shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz source 8.020 ns   Shortest register " "Info:   Shortest clock path from clock \"clk20mhz\" to source register is 8.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk20mhz 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 3.188 ns m8hz:U1\|co1 2 REG Unassigned 1 " "Info: 2: + IC(1.364 ns) + CELL(0.970 ns) = 3.188 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'm8hz:U1\|co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk20mhz m8hz:U1|co1 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 4.591 ns m8hz:U1\|co2 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 4.591 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'm8hz:U1\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { m8hz:U1|co1 m8hz:U1|co2 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.000 ns) 6.373 ns m8hz:U1\|co2~clkctrl 4 COMB Unassigned 56 " "Info: 4: + IC(1.782 ns) + CELL(0.000 ns) = 6.373 ns; Loc. = Unassigned; Fanout = 56; COMB Node = 'm8hz:U1\|co2~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { m8hz:U1|co2 m8hz:U1|co2~clkctrl } "NODE_NAME" } } { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.815 ns) 8.020 ns rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\] 5 MEM Unassigned 16 " "Info: 5: + IC(0.832 ns) + CELL(0.815 ns) = 8.020 ns; Loc. = Unassigned; Fanout = 16; MEM Node = 'rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { m8hz:U1|co2~clkctrl rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_ii71.tdf" "" { Text "F:/EDA课程设计/LK1113 - 初版/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.609 ns ( 45.00 % ) " "Info: Total cell delay = 3.609 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.411 ns ( 55.00 % ) " "Info: Total interconnect delay = 4.411 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz source 8.020 ns   Longest register " "Info:   Longest clock path from clock \"clk20mhz\" to source register is 8.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk20mhz 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 3.188 ns m8hz:U1\|co1 2 REG Unassigned 1 " "Info: 2: + IC(1.364 ns) + CELL(0.970 ns) = 3.188 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'm8hz:U1\|co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk20mhz m8hz:U1|co1 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 4.591 ns m8hz:U1\|co2 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 4.591 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'm8hz:U1\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { m8hz:U1|co1 m8hz:U1|co2 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.000 ns) 6.373 ns m8hz:U1\|co2~clkctrl 4 COMB Unassigned 56 " "Info: 4: + IC(1.782 ns) + CELL(0.000 ns) = 6.373 ns; Loc. = Unassigned; Fanout = 56; COMB Node = 'm8hz:U1\|co2~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { m8hz:U1|co2 m8hz:U1|co2~clkctrl } "NODE_NAME" } } { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.815 ns) 8.020 ns rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\] 5 MEM Unassigned 16 " "Info: 5: + IC(0.832 ns) + CELL(0.815 ns) = 8.020 ns; Loc. = Unassigned; Fanout = 16; MEM Node = 'rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { m8hz:U1|co2~clkctrl rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_ii71.tdf" "" { Text "F:/EDA课程设计/LK1113 - 初版/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.609 ns ( 45.00 % ) " "Info: Total cell delay = 3.609 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.411 ns ( 55.00 % ) " "Info: Total interconnect delay = 4.411 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_ii71.tdf" "" { Text "F:/EDA课程设计/LK1113 - 初版/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.926 ns - Longest memory register " "Info: - Longest memory to register delay is 9.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\] 1 MEM Unassigned 16 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = Unassigned; Fanout = 16; MEM Node = 'rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_ii71.tdf" "" { Text "F:/EDA课程设计/LK1113 - 初版/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.206 ns) 1.973 ns fanyi:U3\|Mux15~0 2 COMB Unassigned 2 " "Info: 2: + IC(1.658 ns) + CELL(0.206 ns) = 1.973 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fanyi:U3\|Mux15~0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] fanyi:U3|Mux15~0 } "NODE_NAME" } } { "fanyi.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/fanyi.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 3.479 ns shukongfenpin:U4\|Add0~1 3 COMB Unassigned 2 " "Info: 3: + IC(0.885 ns) + CELL(0.621 ns) = 3.479 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.565 ns shukongfenpin:U4\|Add0~3 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.565 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.651 ns shukongfenpin:U4\|Add0~5 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.651 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~5'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~3 shukongfenpin:U4|Add0~5 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.737 ns shukongfenpin:U4\|Add0~7 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.737 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~7'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~5 shukongfenpin:U4|Add0~7 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.823 ns shukongfenpin:U4\|Add0~9 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.823 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~9'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~7 shukongfenpin:U4|Add0~9 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.909 ns shukongfenpin:U4\|Add0~11 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.909 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~11'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~9 shukongfenpin:U4|Add0~11 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.995 ns shukongfenpin:U4\|Add0~13 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.995 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~13'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~11 shukongfenpin:U4|Add0~13 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.081 ns shukongfenpin:U4\|Add0~15 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.081 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~15'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~13 shukongfenpin:U4|Add0~15 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.167 ns shukongfenpin:U4\|Add0~17 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.167 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~17'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~15 shukongfenpin:U4|Add0~17 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.253 ns shukongfenpin:U4\|Add0~19 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.253 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~19'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~17 shukongfenpin:U4|Add0~19 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.339 ns shukongfenpin:U4\|Add0~21 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.339 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~21'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~19 shukongfenpin:U4|Add0~21 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.425 ns shukongfenpin:U4\|Add0~23 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 4.425 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~23'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~21 shukongfenpin:U4|Add0~23 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.511 ns shukongfenpin:U4\|Add0~25 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 4.511 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~25'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~23 shukongfenpin:U4|Add0~25 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.597 ns shukongfenpin:U4\|Add0~27 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 4.597 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~27'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~25 shukongfenpin:U4|Add0~27 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.103 ns shukongfenpin:U4\|Add0~28 17 COMB Unassigned 1 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 5.103 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Add0~28'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { shukongfenpin:U4|Add0~27 shukongfenpin:U4|Add0~28 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.206 ns) 6.630 ns shukongfenpin:U4\|Equal0~0 18 COMB Unassigned 1 " "Info: 18: + IC(1.321 ns) + CELL(0.206 ns) = 6.630 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Equal0~0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { shukongfenpin:U4|Add0~28 shukongfenpin:U4|Equal0~0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.614 ns) 7.404 ns shukongfenpin:U4\|Equal0~4 19 COMB Unassigned 1 " "Info: 19: + IC(0.160 ns) + CELL(0.614 ns) = 7.404 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Equal0~4'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { shukongfenpin:U4|Equal0~0 shukongfenpin:U4|Equal0~4 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.614 ns) 8.178 ns shukongfenpin:U4\|Equal0~10 20 COMB Unassigned 17 " "Info: 20: + IC(0.160 ns) + CELL(0.614 ns) = 8.178 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'shukongfenpin:U4\|Equal0~10'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.660 ns) 9.926 ns shukongfenpin:U4\|q1\[14\] 21 REG Unassigned 3 " "Info: 21: + IC(1.088 ns) + CELL(0.660 ns) = 9.926 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'shukongfenpin:U4\|q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.654 ns ( 46.89 % ) " "Info: Total cell delay = 4.654 ns ( 46.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.272 ns ( 53.11 % ) " "Info: Total interconnect delay = 5.272 ns ( 53.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.926 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~3 shukongfenpin:U4|Add0~5 shukongfenpin:U4|Add0~7 shukongfenpin:U4|Add0~9 shukongfenpin:U4|Add0~11 shukongfenpin:U4|Add0~13 shukongfenpin:U4|Add0~15 shukongfenpin:U4|Add0~17 shukongfenpin:U4|Add0~19 shukongfenpin:U4|Add0~21 shukongfenpin:U4|Add0~23 shukongfenpin:U4|Add0~25 shukongfenpin:U4|Add0~27 shukongfenpin:U4|Add0~28 shukongfenpin:U4|Equal0~0 shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.926 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~3 shukongfenpin:U4|Add0~5 shukongfenpin:U4|Add0~7 shukongfenpin:U4|Add0~9 shukongfenpin:U4|Add0~11 shukongfenpin:U4|Add0~13 shukongfenpin:U4|Add0~15 shukongfenpin:U4|Add0~17 shukongfenpin:U4|Add0~19 shukongfenpin:U4|Add0~21 shukongfenpin:U4|Add0~23 shukongfenpin:U4|Add0~25 shukongfenpin:U4|Add0~27 shukongfenpin:U4|Add0~28 shukongfenpin:U4|Equal0~0 shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.926 ns memory register " "Info: Estimated most critical path is memory to register delay of 9.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\] 1 MEM M4K_X23_Y8 16 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y8; Fanout = 16; MEM Node = 'rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_ii71.tdf" "" { Text "F:/EDA课程设计/LK1113 - 初版/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.206 ns) 1.973 ns fanyi:U3\|Mux15~0 2 COMB LAB_X26_Y9 2 " "Info: 2: + IC(1.658 ns) + CELL(0.206 ns) = 1.973 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'fanyi:U3\|Mux15~0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] fanyi:U3|Mux15~0 } "NODE_NAME" } } { "fanyi.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/fanyi.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 3.479 ns shukongfenpin:U4\|Add0~1 3 COMB LAB_X25_Y9 2 " "Info: 3: + IC(0.885 ns) + CELL(0.621 ns) = 3.479 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.565 ns shukongfenpin:U4\|Add0~3 4 COMB LAB_X25_Y9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.565 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.651 ns shukongfenpin:U4\|Add0~5 5 COMB LAB_X25_Y9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.651 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~5'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~3 shukongfenpin:U4|Add0~5 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.737 ns shukongfenpin:U4\|Add0~7 6 COMB LAB_X25_Y9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.737 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~7'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~5 shukongfenpin:U4|Add0~7 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.823 ns shukongfenpin:U4\|Add0~9 7 COMB LAB_X25_Y9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.823 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~9'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~7 shukongfenpin:U4|Add0~9 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.909 ns shukongfenpin:U4\|Add0~11 8 COMB LAB_X25_Y9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.909 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~11'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~9 shukongfenpin:U4|Add0~11 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.995 ns shukongfenpin:U4\|Add0~13 9 COMB LAB_X25_Y9 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.995 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~13'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~11 shukongfenpin:U4|Add0~13 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.081 ns shukongfenpin:U4\|Add0~15 10 COMB LAB_X25_Y9 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.081 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~15'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~13 shukongfenpin:U4|Add0~15 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.167 ns shukongfenpin:U4\|Add0~17 11 COMB LAB_X25_Y9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.167 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~17'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~15 shukongfenpin:U4|Add0~17 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.253 ns shukongfenpin:U4\|Add0~19 12 COMB LAB_X25_Y9 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.253 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~19'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~17 shukongfenpin:U4|Add0~19 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.339 ns shukongfenpin:U4\|Add0~21 13 COMB LAB_X25_Y9 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.339 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~21'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~19 shukongfenpin:U4|Add0~21 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.425 ns shukongfenpin:U4\|Add0~23 14 COMB LAB_X25_Y9 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 4.425 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~23'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~21 shukongfenpin:U4|Add0~23 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.511 ns shukongfenpin:U4\|Add0~25 15 COMB LAB_X25_Y9 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 4.511 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~25'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~23 shukongfenpin:U4|Add0~25 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.597 ns shukongfenpin:U4\|Add0~27 16 COMB LAB_X25_Y9 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 4.597 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~27'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~25 shukongfenpin:U4|Add0~27 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.103 ns shukongfenpin:U4\|Add0~28 17 COMB LAB_X25_Y9 1 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 5.103 ns; Loc. = LAB_X25_Y9; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Add0~28'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { shukongfenpin:U4|Add0~27 shukongfenpin:U4|Add0~28 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.206 ns) 6.630 ns shukongfenpin:U4\|Equal0~0 18 COMB LAB_X25_Y10 1 " "Info: 18: + IC(1.321 ns) + CELL(0.206 ns) = 6.630 ns; Loc. = LAB_X25_Y10; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Equal0~0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { shukongfenpin:U4|Add0~28 shukongfenpin:U4|Equal0~0 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.614 ns) 7.404 ns shukongfenpin:U4\|Equal0~4 19 COMB LAB_X25_Y10 1 " "Info: 19: + IC(0.160 ns) + CELL(0.614 ns) = 7.404 ns; Loc. = LAB_X25_Y10; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Equal0~4'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { shukongfenpin:U4|Equal0~0 shukongfenpin:U4|Equal0~4 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.614 ns) 8.178 ns shukongfenpin:U4\|Equal0~10 20 COMB LAB_X25_Y10 17 " "Info: 20: + IC(0.160 ns) + CELL(0.614 ns) = 8.178 ns; Loc. = LAB_X25_Y10; Fanout = 17; COMB Node = 'shukongfenpin:U4\|Equal0~10'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.660 ns) 9.926 ns shukongfenpin:U4\|q1\[14\] 21 REG LAB_X25_Y8 3 " "Info: 21: + IC(1.088 ns) + CELL(0.660 ns) = 9.926 ns; Loc. = LAB_X25_Y8; Fanout = 3; REG Node = 'shukongfenpin:U4\|q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.654 ns ( 46.89 % ) " "Info: Total cell delay = 4.654 ns ( 46.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.272 ns ( 53.11 % ) " "Info: Total interconnect delay = 5.272 ns ( 53.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.926 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[3] fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~3 shukongfenpin:U4|Add0~5 shukongfenpin:U4|Add0~7 shukongfenpin:U4|Add0~9 shukongfenpin:U4|Add0~11 shukongfenpin:U4|Add0~13 shukongfenpin:U4|Add0~15 shukongfenpin:U4|Add0~17 shukongfenpin:U4|Add0~19 shukongfenpin:U4|Add0~21 shukongfenpin:U4|Add0~23 shukongfenpin:U4|Add0~25 shukongfenpin:U4|Add0~27 shukongfenpin:U4|Add0~28 shukongfenpin:U4|Equal0~0 shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "co3 0 " "Info: Pin \"co3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/EDA课程设计/LK1113 - 初版/top.fit.smsg " "Info: Generated suppressed messages file F:/EDA课程设计/LK1113 - 初版/top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 14:49:08 2021 " "Info: Processing ended: Sun Nov 14 14:49:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
