

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress_leftover'
================================================================
* Date:           Sat Nov  1 14:11:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  4.826 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        7|        7|  0.105 us|  0.105 us|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_compress_leftover  |        5|        5|         2|          1|          1|     5|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     25|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      14|     96|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_11_3_8_1_1_U27  |sparsemux_11_3_8_1_1  |        0|   0|  0|  25|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  25|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln161_fu_145_p2             |         +|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln161_fu_111_p2            |      icmp|   0|  0|  11|           3|           3|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  26|           8|           7|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_m_1     |   9|          2|    3|          6|
    |compressdStream_blk_n    |   9|          2|    1|          2|
    |m_fu_62                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |m_fu_62                  |  3|   0|    3|          0|
    |outValue_reg_170         |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 14|   0|   14|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover|  return value|
|compressdStream_din             |  out|   32|     ap_fifo|                                                        compressdStream|       pointer|
|compressdStream_full_n          |   in|    1|     ap_fifo|                                                        compressdStream|       pointer|
|compressdStream_write           |  out|    1|     ap_fifo|                                                        compressdStream|       pointer|
|compressdStream_num_data_valid  |   in|   32|     ap_fifo|                                                        compressdStream|       pointer|
|compressdStream_fifo_cap        |   in|   32|     ap_fifo|                                                        compressdStream|       pointer|
|select_ln80_4                   |   in|    8|     ap_none|                                                          select_ln80_4|        scalar|
|select_ln80_3                   |   in|    8|     ap_none|                                                          select_ln80_3|        scalar|
|select_ln80_2                   |   in|    8|     ap_none|                                                          select_ln80_2|        scalar|
|select_ln80_1                   |   in|    8|     ap_none|                                                          select_ln80_1|        scalar|
|select_ln80                     |   in|    8|     ap_none|                                                            select_ln80|        scalar|
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:161]   --->   Operation 5 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln80_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln80"   --->   Operation 8 'read' 'select_ln80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%select_ln80_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln80_1"   --->   Operation 9 'read' 'select_ln80_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln80_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln80_2"   --->   Operation 10 'read' 'select_ln80_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln80_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln80_3"   --->   Operation 11 'read' 'select_ln80_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%select_ln80_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln80_4"   --->   Operation 12 'read' 'select_ln80_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln161 = store i3 1, i3 %m" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:161]   --->   Operation 13 'store' 'store_ln161' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc175"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_1 = load i3 %m" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:161]   --->   Operation 15 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%icmp_ln161 = icmp_eq  i3 %m_1, i3 6" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:161]   --->   Operation 16 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %for.inc175.split, void %for.inc187.preheader.exitStub" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:161]   --->   Operation 17 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.94ns)   --->   "%outValue = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.5i8.i8.i3, i3 1, i8 %select_ln80_4_read, i3 2, i8 %select_ln80_3_read, i3 3, i8 %select_ln80_2_read, i3 4, i8 %select_ln80_1_read, i3 5, i8 %select_ln80_read, i8 0, i3 %m_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:164]   --->   Operation 18 'sparsemux' 'outValue' <Predicate = (!icmp_ln161)> <Delay = 1.94> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.65ns)   --->   "%add_ln161 = add i3 %m_1, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:161]   --->   Operation 19 'add' 'add_ln161' <Predicate = (!icmp_ln161)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln161 = store i3 %add_ln161, i3 %m" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:161]   --->   Operation 20 'store' 'store_ln161' <Predicate = (!icmp_ln161)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln161)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.54>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:162]   --->   Operation 21 'specpipeline' 'specpipeline_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln161 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:161]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:161]   --->   Operation 23 'specloopname' 'specloopname_ln161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i8 %outValue" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:164]   --->   Operation 24 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln165 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %zext_ln164" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:165]   --->   Operation 25 'write' 'write_ln165' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln161 = br void %for.inc175" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:161]   --->   Operation 26 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln80_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln80_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln80_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln80_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln80]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compressdStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m                       (alloca           ) [ 010]
specmemcore_ln0         (specmemcore      ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
select_ln80_read        (read             ) [ 000]
select_ln80_1_read      (read             ) [ 000]
select_ln80_2_read      (read             ) [ 000]
select_ln80_3_read      (read             ) [ 000]
select_ln80_4_read      (read             ) [ 000]
store_ln161             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
m_1                     (load             ) [ 000]
icmp_ln161              (icmp             ) [ 010]
br_ln161                (br               ) [ 000]
outValue                (sparsemux        ) [ 011]
add_ln161               (add              ) [ 000]
store_ln161             (store            ) [ 000]
specpipeline_ln162      (specpipeline     ) [ 000]
speclooptripcount_ln161 (speclooptripcount) [ 000]
specloopname_ln161      (specloopname     ) [ 000]
zext_ln164              (zext             ) [ 000]
write_ln165             (write            ) [ 000]
br_ln161                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln80_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln80_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln80_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln80_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="select_ln80_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln80_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln80_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln80_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln80">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln80"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="compressdStream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressdStream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.5i8.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="m_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="select_ln80_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln80_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="select_ln80_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln80_1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="select_ln80_2_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln80_2_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="select_ln80_3_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln80_3_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="select_ln80_4_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln80_4_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln165_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln165/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln161_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="3" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="m_1_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln161_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="3" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="outValue_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="3" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="0" index="3" bw="3" slack="0"/>
<pin id="122" dir="0" index="4" bw="8" slack="0"/>
<pin id="123" dir="0" index="5" bw="3" slack="0"/>
<pin id="124" dir="0" index="6" bw="8" slack="0"/>
<pin id="125" dir="0" index="7" bw="3" slack="0"/>
<pin id="126" dir="0" index="8" bw="8" slack="0"/>
<pin id="127" dir="0" index="9" bw="3" slack="0"/>
<pin id="128" dir="0" index="10" bw="8" slack="0"/>
<pin id="129" dir="0" index="11" bw="8" slack="0"/>
<pin id="130" dir="0" index="12" bw="3" slack="0"/>
<pin id="131" dir="1" index="13" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="outValue/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln161_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln161_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln164_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="m_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="170" class="1005" name="outValue_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outValue "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="134"><net_src comp="90" pin="2"/><net_sink comp="117" pin=2"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="136"><net_src comp="84" pin="2"/><net_sink comp="117" pin=4"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="117" pin=5"/></net>

<net id="138"><net_src comp="78" pin="2"/><net_sink comp="117" pin=6"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="117" pin=7"/></net>

<net id="140"><net_src comp="72" pin="2"/><net_sink comp="117" pin=8"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="117" pin=9"/></net>

<net id="142"><net_src comp="66" pin="2"/><net_sink comp="117" pin=10"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="117" pin=11"/></net>

<net id="144"><net_src comp="108" pin="1"/><net_sink comp="117" pin=12"/></net>

<net id="149"><net_src comp="108" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="163"><net_src comp="62" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="173"><net_src comp="117" pin="13"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="156" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: compressdStream | {2 }
 - Input state : 
	Port: lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover : select_ln80_4 | {1 }
	Port: lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover : select_ln80_3 | {1 }
	Port: lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover : select_ln80_2 | {1 }
	Port: lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover : select_ln80_1 | {1 }
	Port: lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover : select_ln80 | {1 }
	Port: lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover : compressdStream | {}
  - Chain level:
	State 1
		store_ln161 : 1
		m_1 : 1
		icmp_ln161 : 2
		br_ln161 : 3
		outValue : 2
		add_ln161 : 2
		store_ln161 : 3
	State 2
		write_ln165 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
| sparsemux|        outValue_fu_117        |    0    |    25   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln161_fu_111       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln161_fu_145       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          |  select_ln80_read_read_fu_66  |    0    |    0    |
|          | select_ln80_1_read_read_fu_72 |    0    |    0    |
|   read   | select_ln80_2_read_read_fu_78 |    0    |    0    |
|          | select_ln80_3_read_read_fu_84 |    0    |    0    |
|          | select_ln80_4_read_read_fu_90 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln165_write_fu_96    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln164_fu_156       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    47   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|    m_reg_160   |    3   |
|outValue_reg_170|    8   |
+----------------+--------+
|      Total     |   11   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   47   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   47   |
+-----------+--------+--------+
