<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ENEL453Lab1_Circuit1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ENEL453Lab1Circ1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ENEL453Lab1Circ1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PIN2UCF_REPORT" xil_pn:name="ENEL453Lab1Circ1.lck"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LOCKEDPIN_CONSTRAINTS" xil_pn:name="ENEL453Lab1Circ1.lpc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ENEL453Lab1Circ1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ENEL453Lab1Circ1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ENEL453Lab1Circ1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ENEL453Lab1Circ1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ENEL453Lab1Circ1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ENEL453Lab1Circ1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ENEL453Lab1Circ1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ENEL453Lab1Circ1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ENEL453Lab1Circ1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ENEL453Lab1Circ1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ENEL453Lab1Circ1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ENEL453Lab1Circ1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ENEL453Lab1Circ1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ENEL453Lab1Circ1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ENEL453Lab1Circ1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ENEL453Lab1Circ1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ENEL453Lab1Circ1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ENEL453Lab1Circ1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ENEL453Lab1Circ1_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ENEL453Lab1Circ1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ENEL453Lab1Circ1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ENEL453Lab1Circ1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ENEL453Lab1Circ1_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ENEL453Lab1Circ1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ENEL453Lab1Circ1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ENEL453Lab1Circ1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ENEL453Lab1Circ1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ENEL453Lab1Circ1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ENEL453Lab1Circ1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ENEL453Lab1Circ1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ENEL453Lab1Circ1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ENEL453Lab1Circ1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ENEL453Lab1Circ1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ENEL453Lab1Circ1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ENEL453Lab1Circ1_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ENEL453Lab1Circ1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ENEL453Lab1Circ1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ENEL453Lab1VHDlTestBench.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ENEL453Lab1VHDlTestBench.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ENEL453Lab1VHDlTestBench.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ENEL453Lab1VHDlTestBench.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ENEL453Lab1VHDlTestBench.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ENEL453Lab1VHDlTestBench.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ENEL453Lab1VHDlTestBench.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ENEL453Lab1VHDlTestBench.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ENEL453Lab1VHDlTestBench_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ENEL453Lab1VHDlTestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ENEL453Lab1VHDlTestBench_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ENEL453Lab1VHDlTestBench_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ENEL453Lab1VHDlTestBench_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="enel453lab1circ1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="enel453lab1circ1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="enel453lab1circ1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/ENEL453Lab1Circ1_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/ENEL453Lab1Circ1_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/ENEL453Lab1Circ1_timesim.vhd"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/ENEL453Lab1Circ1_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/ENEL453Lab1Circ1_synthesis.vhd"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/ENEL453Lab1Circ1_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/ENEL453Lab1Circ1_translate.vhd"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testb_lab1cir1_isim_translate.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testb_lab1cir1_isim_translate.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testb_lab1cir1_translate.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1358542688" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1358542688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358545658" xil_pn:in_ck="8170294998262336706" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1358545658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1358545021" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7221866055300010027" xil_pn:start_ts="1358545021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358545021" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3641724741572374807" xil_pn:start_ts="1358545021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358545021" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2228692042141503423" xil_pn:start_ts="1358545021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358543376" xil_pn:in_ck="3110161513019468864" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1358543376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1358545025" xil_pn:in_ck="3110161513019468864" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6262405622002164575" xil_pn:start_ts="1358545021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1358545188" xil_pn:in_ck="2386465152121618334" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4062328313993046604" xil_pn:start_ts="1358545188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1358542600" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1358542600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358544289" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7366296019092163433" xil_pn:start_ts="1358544289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358544289" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2228692042141503423" xil_pn:start_ts="1358544289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358544289" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1358544289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358544289" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7221866055300010027" xil_pn:start_ts="1358544289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358544289" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1358544289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358544289" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7720359832917672139" xil_pn:start_ts="1358544289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358545748" xil_pn:in_ck="8170294998262336706" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4314576342410703618" xil_pn:start_ts="1358545741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.lso"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.ngc"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.ngr"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.prj"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.stx"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.syr"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.xst"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_beh.prj"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_vhdl.prj"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1358546878" xil_pn:in_ck="-6382935756949127673" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8944663466941155946" xil_pn:start_ts="1358546878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1358546882" xil_pn:in_ck="-1149878628389950093" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6976221553937139826" xil_pn:start_ts="1358546878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.bld"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.ngd"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1358546886" xil_pn:in_ck="6493610334455499648" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1358546882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.pcf"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_map.map"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_map.mrp"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_map.ncd"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_map.ngm"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_map.xrpt"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_summary.xml"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1358546902" xil_pn:in_ck="-3052769687143693831" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1358546886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.ncd"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.pad"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.par"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.ptwx"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.unroutes"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.xpi"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_pad.csv"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_pad.txt"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1358546909" xil_pn:in_ck="8170294998262327829" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1358546902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="enel453lab1circ1.bgn"/>
      <outfile xil_pn:name="enel453lab1circ1.bit"/>
      <outfile xil_pn:name="enel453lab1circ1.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1358546797" xil_pn:in_ck="3348182641598727036" xil_pn:name="TRAN_backAnnoPinLocations" xil_pn:prop_ck="-6382935756949127673" xil_pn:start_ts="1358546795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1358546344" xil_pn:in_ck="8170294998262327829" xil_pn:name="TRAN_genLockedPinConstraints" xil_pn:start_ts="1358546342">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1358545370" xil_pn:in_ck="8170294998262327829" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="6977364429317327975" xil_pn:start_ts="1358545366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1358546902" xil_pn:in_ck="3348182641598727036" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1358546898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.twr"/>
      <outfile xil_pn:name="ENEL453Lab1Circ1.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1358545775" xil_pn:in_ck="8170294998262327961" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-7220896565086328133" xil_pn:start_ts="1358545773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/ENEL453Lab1Circ1_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/ENEL453Lab1Circ1_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1358545821" xil_pn:in_ck="-3234980501326038084" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1358545821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen/translate/ENEL453Lab1Circ1_translate.vhd"/>
      <outfile xil_pn:name="testb_lab1cir1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1358545828" xil_pn:in_ck="-3234980501326038084" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="8571923127572890427" xil_pn:start_ts="1358545821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testb_lab1cir1_isim_translate.exe"/>
      <outfile xil_pn:name="testb_lab1cir1_translate.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1358545828" xil_pn:in_ck="4943436426521331038" xil_pn:name="TRAN_ISimulatePostTranslateModel" xil_pn:prop_ck="8654417648709410442" xil_pn:start_ts="1358545828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testb_lab1cir1_isim_translate.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1358545750" xil_pn:in_ck="2110380035880912108" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-6577432020881604992" xil_pn:start_ts="1358545748">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/ENEL453Lab1Circ1_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/ENEL453Lab1Circ1_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
