verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../tech_challenge.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../tech_challenge.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/src/sample_fifo/hdl" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_adc_adapter_top_0_0/src/sample_fifo/sim/sample_fifo.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
