<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: RD-LAPTOP

# Sat Apr 30 20:05:47 2022

#Implementation: impl1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v" (library work)
@I::"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v" (library work)
@I::"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v" (library work)
Verilog syntax check successful!
File C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v changed - recompiling
File C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v changed - recompiling
File C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v changed - recompiling
Selecting top level module Counter
@N: CG364 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v":307:7:307:17|Synthesizing module UART_uniq_1 in library work.
Running optimization stage 1 on UART_uniq_1 .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":1269:7:1269:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Running optimization stage 1 on rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s .......
Running optimization stage 1 on rvl_decode_1s_1s .......
Running optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 1 on pmi_ram_dp_Z2 .......
Running optimization stage 1 on rvl_te_Z1 .......
Running optimization stage 1 on rvl_tcnt_1s_3s_1_0s .......
@N: CG364 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":11:7:11:22|Synthesizing module counter_la0_trig in library work.
Running optimization stage 1 on counter_la0_trig .......
Running optimization stage 1 on pmi_ram_dp_Z4 .......
Running optimization stage 1 on rvl_tm_Z3 .......
@N: CG364 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":12:7:12:17|Synthesizing module counter_la0 in library work.
Running optimization stage 1 on counter_la0 .......
@N: CG364 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.
Running optimization stage 1 on jtagconn16 .......
@N: CG364 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.
@W: CG360 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v":16:29:16:39|Removing wire trigger_out, as there is no assignment to it.
Running optimization stage 1 on reveal_coretop .......
@N: CG364 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v":69:7:69:13|Synthesizing module Counter in library work.
Running optimization stage 1 on Counter .......
Running optimization stage 2 on Counter .......
Running optimization stage 2 on reveal_coretop .......
Running optimization stage 2 on jtagconn16 .......
Running optimization stage 2 on counter_la0 .......
@N: CL159 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":52:7:52:13|Input reset_n is unused.
@N: CL159 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":64:7:64:16|Input trigger_en is unused.
Running optimization stage 2 on pmi_ram_dp_Z4 .......
Running optimization stage 2 on rvl_tm_Z3 .......
Running optimization stage 2 on counter_la0_trig .......
Running optimization stage 2 on rvl_tcnt_1s_3s_1_0s .......
Running optimization stage 2 on pmi_ram_dp_Z2 .......
Running optimization stage 2 on rvl_te_Z1 .......
Running optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 2 on rvl_decode_1s_1s .......
Running optimization stage 2 on rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s .......
Running optimization stage 2 on VHI .......
Running optimization stage 2 on UART_uniq_1 .......
@N: CL201 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v":330:4:330:9|Trying to extract state machine for register txState.
Extracted state machine for register txState
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
@N: CL201 :"C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\reveal_workspace\tmpreveal\Counter_rvl.v":330:4:330:9|Trying to extract state machine for register rxState.
Extracted state machine for register rxState
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 104MB peak: 112MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Apr 30 20:05:53 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Apr 30 20:05:54 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\synwork\Counter_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime

Process completed successfully.
# Sat Apr 30 20:05:54 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\synwork\Counter_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Apr 30 20:05:55 2022

###########################################################]
# Sat Apr 30 20:05:55 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

Reading constraint file: C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\Counter.fdc
@W: derive_clock_uncertainty  not supported.
@W:"c:/users/reeve/git/eee5117,8z/projects/counter/counter.fdc":6:0:6:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
@W:"c:/users/reeve/git/eee5117,8z/projects/counter/counter.fdc":7:0:7:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
@W:"c:/users/reeve/git/eee5117,8z/projects/counter/counter.fdc":8:0:8:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
@W:"c:/users/reeve/git/eee5117,8z/projects/counter/counter.fdc":9:0:9:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
@L: C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\Counter_impl1_scck.rpt 
@W: MF499 |Found issues with constraints. Check report file C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\Counter_impl1_scck.rpt.
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 141MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

@N: FX493 |Applying initial value "00000000" on instance rxData[7:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "00000000" on instance txData[7:0].
@A: FX681 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_rvl.v":330:4:330:9|Initial value on register ClkCount[9:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "0000000000" on instance ClkCount[9:0].
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
Encoding state machine rxState[1:0] (in view: work.UART_uniq_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_rvl.v":330:4:330:9|There are no possible illegal states for state machine rxState[1:0] (in view: work.UART_uniq_1(verilog)); safe FSM implementation is not required.
Encoding state machine txState[1:0] (in view: work.UART_uniq_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_rvl.v":330:4:330:9|There are no possible illegal states for state machine txState[1:0] (in view: work.UART_uniq_1(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 174MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 174MB)

@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_gen.v":174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 

Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 174MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=9 on top level netlist Counter 

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 174MB)



Clock Summary
******************

          Start                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                     Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       ipClk                                     50.0 MHz      20.000        declared     default_clkgroup        210  
                                                                                                                          
0 -       System                                    200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                          
0 -       reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     166  
==========================================================================================================================



Clock Load Summary
***********************

                                          Clock     Source                                                                 Clock Pin                                                                    Non-clock Pin     Non-clock Pin                                                                      
Clock                                     Load      Pin                                                                    Seq Example                                                                  Seq Example       Comb Example                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ipClk                                     210       ipClk(port)                                                            UART_TxSend.C                                                                -                 -                                                                                  
                                                                                                                                                                                                                                                                                                             
System                                    0         -                                                                      -                                                                            -                 -                                                                                  
                                                                                                                                                                                                                                                                                                             
reveal_coretop|jtck_inferred_clock[0]     166       Counter_reveal_coretop_instance.jtagconn16_inst_0.jtck(jtagconn16)     Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.tm_first_rd_d1.C     -                 Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.un1_jtck.I[0](inv)
=============================================================================================================================================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 376 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================================== Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element                                            Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       ipClk                                                      port                   210        UART_TxData[7:0]
@KP:ckid0_1       Counter_reveal_coretop_instance.jtagconn16_inst_0.jtck     jtagconn16             166        ENCRYPTED       
===============================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 174MB peak: 174MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 174MB peak: 175MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\Counter_impl1_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 175MB peak: 175MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 95MB peak: 176MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Sat Apr 30 20:06:00 2022

###########################################################]
# Sat Apr 30 20:06:00 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 169MB peak: 169MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 174MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 177MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 179MB peak: 179MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 180MB peak: 180MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 180MB peak: 180MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 184MB peak: 184MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 184MB peak: 184MB)


Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 184MB peak: 184MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 192MB peak: 192MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -1.06ns		 472 /       361
   2		0h:00m:07s		    -1.06ns		 468 /       361
   3		0h:00m:07s		    -1.06ns		 468 /       361
Timing driven replication report
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:09s		    -0.23ns		 506 /       369
   5		0h:00m:09s		     0.04ns		 508 /       369
   6		0h:00m:09s		     0.07ns		 509 /       369
   7		0h:00m:09s		     0.07ns		 509 /       369

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 187MB peak: 193MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_rvl.v":330:4:330:9|Boundary register UART_Inst.opTx.fb (in view: work.Counter(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 188MB peak: 193MB)


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 153MB peak: 193MB)

Writing Analyst data base C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\synwork\Counter_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 190MB peak: 193MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\Counter_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 195MB peak: 195MB)


Start final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 191MB peak: 195MB)

@W: MT246 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\counter_rvl.v":52:15:52:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock ipClk with period 20.00ns 
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.00ns. Please declare a user-defined clock on net Counter_reveal_coretop_instance.jtck[0].


##### START OF TIMING REPORT #####[
# Timing report written on Sat Apr 30 20:06:15 2022
#


Top view:               Counter
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\Counter.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.515

                                          Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------
ipClk                                     50.0 MHz      181.4 MHz     20.000        5.511         14.489     declared     default_clkgroup   
reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     153.5 MHz     5.000         6.515         -1.515     inferred     Inferred_clkgroup_0
System                                    200.0 MHz     337.8 MHz     5.000         2.960         2.040      system       system_clkgroup    
=============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  5.000       2.040   |  No paths    -       |  No paths    -       |  No paths    -    
System                                 ipClk                                  |  20.000      18.147  |  No paths    -       |  No paths    -       |  No paths    -    
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  5.000       -0.250  |  No paths    -    
ipClk                                  System                                 |  20.000      16.197  |  No paths    -       |  No paths    -       |  No paths    -    
ipClk                                  ipClk                                  |  20.000      14.489  |  No paths    -       |  No paths    -       |  No paths    -    
ipClk                                  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -       |  No paths    -       |  No paths    -       |  5.000       0.885
reveal_coretop|jtck_inferred_clock[0]  ipClk                                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  5.000       -1.515  |  No paths    -       |  No paths    -    
=======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ipClk
====================================



Starting Points with Worst Slack
********************************

                                                                      Starting                                          Arrival           
Instance                                                              Reference     Type        Pin     Net             Time        Slack 
                                                                      Clock                                                               
------------------------------------------------------------------------------------------------------------------------------------------
UART_Inst.ClkCount[2]                                                 ipClk         FD1S3AX     Q       ClkCount[2]     0.929       14.489
UART_Inst.ClkCount[3]                                                 ipClk         FD1S3AX     Q       ClkCount[3]     0.929       14.489
UART_Inst.ClkCount[4]                                                 ipClk         FD1S3AX     Q       ClkCount[4]     0.929       14.489
UART_Inst.ClkCount[5]                                                 ipClk         FD1S3AX     Q       ClkCount[5]     0.929       14.489
UART_Inst.ClkCount[6]                                                 ipClk         FD1S3AX     Q       ClkCount[6]     0.929       14.489
UART_Inst.ClkCount[7]                                                 ipClk         FD1S3AX     Q       ClkCount[7]     0.929       14.489
UART_Inst.ClkCount[8]                                                 ipClk         FD1S3AX     Q       ClkCount[8]     0.929       14.489
UART_Inst.ClkCount[9]                                                 ipClk         FD1S3AX     Q       ClkCount[9]     0.929       14.489
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.start_bit     ipClk         FD1P3DX     Q       start_bit       1.091       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.start_d       ipClk         FD1P3DX     Q       start_d         1.067       14.563
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                        Required           
Instance                                                                       Reference     Type        Pin     Net                           Time         Slack 
                                                                               Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_Inst.BitsReceived[3]                                                      ipClk         FD1S3IX     D       un1_BitsReceived_4_axbxc3     19.389       14.489
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[3]      ipClk         FD1P3DX     D       post_trig_cntr_s[3]           20.069       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[4]      ipClk         FD1P3DX     D       post_trig_cntr_s[4]           20.069       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.pre_trig_cntr[3]       ipClk         FD1P3DX     D       pre_trig_cntr_s[3]            20.069       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.pre_trig_cntr[4]       ipClk         FD1P3DX     D       pre_trig_cntr_s[4]            20.069       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.tm_wr_addr_cntr[3]     ipClk         FD1P3DX     D       tm_wr_addr_cntr_s[3]          20.069       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.tm_wr_addr_cntr[4]     ipClk         FD1P3DX     D       tm_wr_addr_cntr_s[4]          20.069       14.539
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[1]      ipClk         FD1P3DX     D       post_trig_cntr_s[1]           20.069       14.612
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.post_trig_cntr[2]      ipClk         FD1P3DX     D       post_trig_cntr_s[2]           20.069       14.612
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.pre_trig_cntr[1]       ipClk         FD1P3DX     D       pre_trig_cntr_s[1]            20.069       14.612
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.389

    - Propagation time:                      4.900
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.489

    Number of logic level(s):                5
    Starting point:                          UART_Inst.ClkCount[2] / Q
    Ending point:                            UART_Inst.BitsReceived[3] / D
    The start point is clocked by            ipClk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK
    The end   point is clocked by            ipClk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
UART_Inst.ClkCount[2]                   FD1S3AX      Q        Out     0.929     0.929 r     -         
ClkCount[2]                             Net          -        -       -         -           2         
UART_Inst.ClkBaud_5                     ORCALUT4     A        In      0.000     0.929 r     -         
UART_Inst.ClkBaud_5                     ORCALUT4     Z        Out     0.754     1.684 f     -         
ClkBaud_5                               Net          -        -       -         -           1         
UART_Inst.ClkBaud                       ORCALUT4     A        In      0.000     1.684 f     -         
UART_Inst.ClkBaud                       ORCALUT4     Z        Out     1.083     2.766 f     -         
ClkBaud                                 Net          -        -       -         -           24        
UART_Inst.un1_ClkCount6_2_i_a2          ORCALUT4     A        In      0.000     2.766 f     -         
UART_Inst.un1_ClkCount6_2_i_a2          ORCALUT4     Z        Out     0.965     3.731 f     -         
N_113                                   Net          -        -       -         -           5         
UART_Inst.un1_BitsReceived_4_ac0        ORCALUT4     A        In      0.000     3.731 f     -         
UART_Inst.un1_BitsReceived_4_ac0        ORCALUT4     Z        Out     0.754     4.486 f     -         
un1_BitsReceived_4_c1                   Net          -        -       -         -           1         
UART_Inst.un1_BitsReceived_4_axbxc3     ORCALUT4     D        In      0.000     4.486 f     -         
UART_Inst.un1_BitsReceived_4_axbxc3     ORCALUT4     Z        Out     0.415     4.900 r     -         
un1_BitsReceived_4_axbxc3               Net          -        -       -         -           1         
UART_Inst.BitsReceived[3]               FD1S3IX      D        In      0.000     4.900 r     -         
======================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                                     Starting                                                                             Arrival           
Instance                                                                             Reference                                 Type        Pin     Net                    Time        Slack 
                                                                                     Clock                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[16]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]                1.241       -1.515
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[29]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[13]               1.148       -1.461
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[28]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[12]               1.144       -1.457
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg_fast[28]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[28]     1.067       -1.237
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg_fast[29]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[29]     1.067       -1.237
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast         reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       jshift_d1_fast         0.929       -1.180
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[17]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]                1.233       -1.177
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[18]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]                1.208       -1.151
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[25]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[9]                1.191       -1.126
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[19]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[3]                1.168       -1.104
============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                                        Required           
Instance                                                                       Reference                                 Type        Pin     Net               Time         Slack 
                                                                               Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5     4.389        -1.515
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.tm_crc[0]        reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       tm_crc_7[0]       4.389        -0.716
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[0]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_378_i           4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[1]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_377_i           4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[2]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_376_i           4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[3]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_375_i           4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[5]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_373_i           4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[6]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_372_i           4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[8]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_33_i            4.389        -0.649
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[9]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_370_i           4.389        -0.649
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.904
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.515

    Number of logic level(s):                9
    Starting point:                          Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[16]              FD1P3DX      Q        Out     1.241     1.241 r     -         
addr[0]                                                                                  Net          -        -       -         -           49        
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     A        In      0.000     1.241 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     Z        Out     0.754     1.996 r     -         
N_31                                                                                     Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     A        In      0.000     1.996 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     Z        Out     0.179     2.175 r     -         
rd_dout_tcnt[0]                                                                          Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]              ORCALUT4     A        In      0.000     2.175 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]              ORCALUT4     Z        Out     0.754     2.929 r     -         
N_5                                                                                      Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     A        In      0.000     2.929 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     Z        Out     0.179     3.109 r     -         
rd_dout_trig[0]                                                                          Net          -        -       -         -           4         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_27         ORCALUT4     D        In      0.000     3.109 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_27         ORCALUT4     Z        Out     0.754     3.863 r     -         
N_26_0_0                                                                                 Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_20         ORCALUT4     A        In      0.000     3.863 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_20         ORCALUT4     Z        Out     0.754     4.617 f     -         
G_31_0_o4_2                                                                              Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_8          ORCALUT4     A        In      0.000     4.617 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_8          ORCALUT4     Z        Out     0.754     5.372 f     -         
parity_calc_RNO_8                                                                        Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_2          PFUMX        ALUT     In      0.000     5.372 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_2          PFUMX        Z        Out     0.118     5.490 f     -         
parity_calc_RNO_2                                                                        Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     C        In      0.000     5.490 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     Z        Out     0.415     5.904 f     -         
parity_calc_5                                                                            Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     5.904 f     -         
=======================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.461

    Number of logic level(s):                8
    Starting point:                          Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[29] / Q
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[29]          FD1P3DX      Q        Out     1.148     1.148 r     -         
addr[13]                                                                             Net          -        -       -         -           15        
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.decode_u.rd_tu             ORCALUT4     B        In      0.000     1.148 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.decode_u.rd_tu             ORCALUT4     Z        Out     0.973     2.121 f     -         
rd_tu                                                                                Net          -        -       -         -           6         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]          ORCALUT4     C        In      0.000     2.121 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]          ORCALUT4     Z        Out     0.754     2.876 r     -         
N_5                                                                                  Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]            ORCALUT4     A        In      0.000     2.876 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]            ORCALUT4     Z        Out     0.179     3.055 r     -         
rd_dout_trig[0]                                                                      Net          -        -       -         -           4         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     D        In      0.000     3.055 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     Z        Out     0.754     3.809 r     -         
N_26_0_0                                                                             Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_20     ORCALUT4     A        In      0.000     3.809 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_20     ORCALUT4     Z        Out     0.754     4.564 f     -         
G_31_0_o4_2                                                                          Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_8      ORCALUT4     A        In      0.000     4.564 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_8      ORCALUT4     Z        Out     0.754     5.318 f     -         
parity_calc_RNO_8                                                                    Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_2      PFUMX        ALUT     In      0.000     5.318 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_2      PFUMX        Z        Out     0.118     5.436 f     -         
parity_calc_RNO_2                                                                    Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     C        In      0.000     5.436 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     Z        Out     0.415     5.851 f     -         
parity_calc_5                                                                        Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc            FD1P3DX      D        In      0.000     5.851 f     -         
===================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.457

    Number of logic level(s):                8
    Starting point:                          Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[28] / Q
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[28]          FD1P3DX      Q        Out     1.144     1.144 r     -         
addr[12]                                                                             Net          -        -       -         -           14        
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.decode_u.rd_tu             ORCALUT4     A        In      0.000     1.144 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.decode_u.rd_tu             ORCALUT4     Z        Out     0.973     2.117 f     -         
rd_tu                                                                                Net          -        -       -         -           6         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]          ORCALUT4     C        In      0.000     2.117 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]          ORCALUT4     Z        Out     0.754     2.872 r     -         
N_5                                                                                  Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]            ORCALUT4     A        In      0.000     2.872 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]            ORCALUT4     Z        Out     0.179     3.051 r     -         
rd_dout_trig[0]                                                                      Net          -        -       -         -           4         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     D        In      0.000     3.051 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     Z        Out     0.754     3.805 r     -         
N_26_0_0                                                                             Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_20     ORCALUT4     A        In      0.000     3.805 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_20     ORCALUT4     Z        Out     0.754     4.560 f     -         
G_31_0_o4_2                                                                          Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_8      ORCALUT4     A        In      0.000     4.560 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_8      ORCALUT4     Z        Out     0.754     5.314 f     -         
parity_calc_RNO_8                                                                    Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_2      PFUMX        ALUT     In      0.000     5.314 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_2      PFUMX        Z        Out     0.118     5.432 f     -         
parity_calc_RNO_2                                                                    Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     C        In      0.000     5.432 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     Z        Out     0.415     5.846 f     -         
parity_calc_5                                                                        Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc            FD1P3DX      D        In      0.000     5.846 f     -         
===================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.787
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.397

    Number of logic level(s):                8
    Starting point:                          Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[16]              FD1P3DX      Q        Out     1.241     1.241 r     -         
addr[0]                                                                                  Net          -        -       -         -           49        
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     A        In      0.000     1.241 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     Z        Out     0.754     1.996 r     -         
N_31                                                                                     Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     A        In      0.000     1.996 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     Z        Out     0.179     2.175 r     -         
rd_dout_tcnt[0]                                                                          Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]              ORCALUT4     A        In      0.000     2.175 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]              ORCALUT4     Z        Out     0.754     2.929 r     -         
N_5                                                                                      Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     A        In      0.000     2.929 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     Z        Out     0.179     3.109 r     -         
rd_dout_trig[0]                                                                          Net          -        -       -         -           4         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_17         ORCALUT4     D        In      0.000     3.109 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_17         ORCALUT4     Z        Out     0.754     3.863 f     -         
parity_calc_RNO_17                                                                       Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4     B        In      0.000     3.863 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4     Z        Out     0.754     4.617 r     -         
g2_1_1_0_0                                                                               Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4     D        In      0.000     4.617 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4     Z        Out     0.754     5.372 f     -         
parity_calc_RNO_1                                                                        Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     B        In      0.000     5.372 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     Z        Out     0.415     5.787 r     -         
parity_calc_5                                                                            Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     5.787 r     -         
=======================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.733
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.344

    Number of logic level(s):                7
    Starting point:                          Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[29] / Q
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[29]          FD1P3DX      Q        Out     1.148     1.148 r     -         
addr[13]                                                                             Net          -        -       -         -           15        
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.decode_u.rd_tu             ORCALUT4     B        In      0.000     1.148 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.decode_u.rd_tu             ORCALUT4     Z        Out     0.973     2.121 f     -         
rd_tu                                                                                Net          -        -       -         -           6         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]          ORCALUT4     C        In      0.000     2.121 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig_0[0]          ORCALUT4     Z        Out     0.754     2.876 r     -         
N_5                                                                                  Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]            ORCALUT4     A        In      0.000     2.876 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.trig_u.rd_dout_trig[0]            ORCALUT4     Z        Out     0.179     3.055 r     -         
rd_dout_trig[0]                                                                      Net          -        -       -         -           4         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_17     ORCALUT4     D        In      0.000     3.055 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_17     ORCALUT4     Z        Out     0.754     3.809 f     -         
parity_calc_RNO_17                                                                   Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7      ORCALUT4     B        In      0.000     3.809 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7      ORCALUT4     Z        Out     0.754     4.564 r     -         
g2_1_1_0_0                                                                           Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1      ORCALUT4     D        In      0.000     4.564 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1      ORCALUT4     Z        Out     0.754     5.318 f     -         
parity_calc_RNO_1                                                                    Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     B        In      0.000     5.318 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     Z        Out     0.415     5.733 r     -         
parity_calc_5                                                                        Net          -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc            FD1P3DX      D        In      0.000     5.733 r     -         
===================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                            Starting                                                            Arrival           
Instance                                                                    Reference     Type              Pin           Net                   Time        Slack 
                                                                            Clock                                                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.jtagconn16_inst_0                           System        jtagconn16        jce2          jce2[0]               0.000       -0.250
Counter_reveal_coretop_instance.jtagconn16_inst_0                           System        jtagconn16        jshift        jshift[0]             0.000       -0.250
Counter_reveal_coretop_instance.jtagconn16_inst_0                           System        jtagconn16        ip_enable     ip_enable[0]          0.000       1.711 
Counter_reveal_coretop_instance.jtagconn16_inst_0                           System        jtagconn16        jtdi          jtdi[0]               0.000       3.220 
Counter_reveal_coretop_instance.jtagconn16_inst_0                           System        jtagconn16        jrstn         jrstn[0]              0.000       3.874 
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[0]          trace_dout_int[0]     0.000       4.908 
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[1]          trace_dout_int[1]     0.000       4.908 
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[2]          trace_dout_int[2]     0.000       4.908 
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[3]          trace_dout_int[3]     0.000       4.908 
Counter_reveal_coretop_instance.counter_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[4]          trace_dout_int[4]     0.000       4.908 
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                            Required           
Instance                                                                       Reference     Type        Pin     Net               Time         Slack 
                                                                               Clock                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc      System        FD1P3DX     D       parity_calc_5     4.389        -0.250
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.tm_crc[0]        System        FD1P3BX     D       tm_crc_7[0]       4.389        0.439 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[0]     System        FD1P3DX     D       N_378_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[1]     System        FD1P3DX     D       N_377_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[2]     System        FD1P3DX     D       N_376_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[3]     System        FD1P3DX     D       N_375_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[4]     System        FD1P3DX     D       N_374_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[5]     System        FD1P3DX     D       N_373_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[6]     System        FD1P3DX     D       N_372_i           4.389        1.040 
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.shift_reg[7]     System        FD1P3DX     D       N_371_i           4.389        1.040 
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.639
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.250

    Number of logic level(s):                6
    Starting point:                          Counter_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.jtagconn16_inst_0                                        jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                                                  Net            -        -       -         -           12        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O     ORCALUT4       A        In      0.000     0.000 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O     ORCALUT4       Z        Out     1.134     1.134 r     -         
capture_dr                                                                               Net            -        -       -         -           46        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNI8MDC3       ORCALUT4       A        In      0.000     1.134 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNI8MDC3       ORCALUT4       Z        Out     0.827     1.962 f     -         
g1_1_0                                                                                   Net            -        -       -         -           2         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4       C        In      0.000     1.962 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4       Z        Out     0.754     2.716 f     -         
g2_0_3                                                                                   Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4       D        In      0.000     2.716 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4       Z        Out     0.754     3.470 r     -         
g2_1_1_0_0                                                                               Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4       D        In      0.000     3.470 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4       Z        Out     0.754     4.225 f     -         
parity_calc_RNO_1                                                                        Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4       B        In      0.000     4.225 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4       Z        Out     0.415     4.639 r     -         
parity_calc_5                                                                            Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D        In      0.000     4.639 r     -         
=========================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.639
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.250

    Number of logic level(s):                6
    Starting point:                          Counter_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                          Pin        Pin               Arrival     No. of    
Name                                                                                     Type           Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.jtagconn16_inst_0                                        jtagconn16     jshift     Out     0.000     0.000 r     -         
jshift[0]                                                                                Net            -          -       -         -           31        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O     ORCALUT4       B          In      0.000     0.000 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O     ORCALUT4       Z          Out     1.134     1.134 r     -         
capture_dr                                                                               Net            -          -       -         -           46        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNI8MDC3       ORCALUT4       A          In      0.000     1.134 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNI8MDC3       ORCALUT4       Z          Out     0.827     1.962 f     -         
g1_1_0                                                                                   Net            -          -       -         -           2         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4       C          In      0.000     1.962 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4       Z          Out     0.754     2.716 f     -         
g2_0_3                                                                                   Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4       D          In      0.000     2.716 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4       Z          Out     0.754     3.470 r     -         
g2_1_1_0_0                                                                               Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4       D          In      0.000     3.470 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4       Z          Out     0.754     4.225 f     -         
parity_calc_RNO_1                                                                        Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4       B          In      0.000     4.225 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4       Z          Out     0.415     4.639 r     -         
parity_calc_5                                                                            Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D          In      0.000     4.639 r     -         
===========================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.639
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.250

    Number of logic level(s):                6
    Starting point:                          Counter_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                                                             Net            -        -       -         -           12        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O                ORCALUT4       A        In      0.000     0.000 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O                ORCALUT4       Z        Out     1.134     1.134 r     -         
capture_dr                                                                                          Net            -        -       -         -           46        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIHS9V2     ORCALUT4       B        In      0.000     1.134 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIHS9V2     ORCALUT4       Z        Out     0.827     1.962 r     -         
N_4_0                                                                                               Net            -        -       -         -           2         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19                    ORCALUT4       A        In      0.000     1.962 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19                    ORCALUT4       Z        Out     0.754     2.716 r     -         
g2_0_3                                                                                              Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7                     ORCALUT4       D        In      0.000     2.716 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7                     ORCALUT4       Z        Out     0.754     3.470 r     -         
g2_1_1_0_0                                                                                          Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1                     ORCALUT4       D        In      0.000     3.470 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1                     ORCALUT4       Z        Out     0.754     4.225 f     -         
parity_calc_RNO_1                                                                                   Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4       B        In      0.000     4.225 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4       Z        Out     0.415     4.639 r     -         
parity_calc_5                                                                                       Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                           FD1P3DX        D        In      0.000     4.639 r     -         
====================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.639
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.250

    Number of logic level(s):                6
    Starting point:                          Counter_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin        Pin               Arrival     No. of    
Name                                                                                                Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jshift     Out     0.000     0.000 r     -         
jshift[0]                                                                                           Net            -          -       -         -           31        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O                ORCALUT4       B          In      0.000     0.000 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O                ORCALUT4       Z          Out     1.134     1.134 r     -         
capture_dr                                                                                          Net            -          -       -         -           46        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIHS9V2     ORCALUT4       B          In      0.000     1.134 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNIHS9V2     ORCALUT4       Z          Out     0.827     1.962 r     -         
N_4_0                                                                                               Net            -          -       -         -           2         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19                    ORCALUT4       A          In      0.000     1.962 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_19                    ORCALUT4       Z          Out     0.754     2.716 r     -         
g2_0_3                                                                                              Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7                     ORCALUT4       D          In      0.000     2.716 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7                     ORCALUT4       Z          Out     0.754     3.470 r     -         
g2_1_1_0_0                                                                                          Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1                     ORCALUT4       D          In      0.000     3.470 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1                     ORCALUT4       Z          Out     0.754     4.225 f     -         
parity_calc_RNO_1                                                                                   Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4       B          In      0.000     4.225 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO                       ORCALUT4       Z          Out     0.415     4.639 r     -         
parity_calc_5                                                                                       Net            -          -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                           FD1P3DX        D          In      0.000     4.639 r     -         
======================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.566
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.177

    Number of logic level(s):                6
    Starting point:                          Counter_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
Counter_reveal_coretop_instance.jtagconn16_inst_0                                        jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                                                  Net            -        -       -         -           12        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O     ORCALUT4       A        In      0.000     0.000 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.jshift_d1_fast_RNILP7O     ORCALUT4       Z        Out     1.134     1.134 r     -         
capture_dr                                                                               Net            -        -       -         -           46        
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_25         ORCALUT4       A        In      0.000     1.134 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_25         ORCALUT4       Z        Out     0.754     1.889 r     -         
parity_calc_RNO_25                                                                       Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_17         ORCALUT4       A        In      0.000     1.889 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_17         ORCALUT4       Z        Out     0.754     2.643 r     -         
parity_calc_RNO_17                                                                       Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4       B        In      0.000     2.643 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4       Z        Out     0.754     3.397 r     -         
g2_1_1_0_0                                                                               Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4       D        In      0.000     3.397 r     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO_1          ORCALUT4       Z        Out     0.754     4.152 f     -         
parity_calc_RNO_1                                                                        Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4       B        In      0.000     4.152 f     -         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4       Z        Out     0.415     4.566 r     -         
parity_calc_5                                                                            Net            -        -       -         -           1         
Counter_reveal_coretop_instance.counter_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D        In      0.000     4.566 r     -         
=========================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 191MB peak: 195MB)


Finished timing report (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 191MB peak: 195MB)

---------------------------------------
Resource Usage Report
Part: lfxp2_5e-6

Register bits: 369 of 4752 (8%)
PIC Latch:       0
I/O cells:       12


Details:
CCU2B:          47
FD1P3AX:        51
FD1P3BX:        33
FD1P3DX:        191
FD1P3IX:        1
FD1P3JX:        1
FD1S3AX:        12
FD1S3BX:        1
FD1S3DX:        38
FD1S3IX:        39
GSR:            1
IB:             3
IFS1P3IX:       1
INV:            13
L6MUX21:        1
OB:             9
OFS1P3JX:       1
ORCALUT4:       492
PFUMX:          4
PUR:            1
VHI:            10
VLO:            11
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 72MB peak: 195MB)

Process took 0h:00m:15s realtime, 0h:00m:14s cputime
# Sat Apr 30 20:06:15 2022

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
