(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : pc053a_toplevel_06redone3.brd                 )
(    Software Version : 16.6-2015S058                                 )
(    Date/Time        : Wed Aug 24 14:13:13 2016                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  Yes
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               IfSame
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'P:\cad\designs\uob-hep-pc053a\trunk\design_files\worklib\pc053a_toplevel\packaged'
Design Directory:            '.'
Old design name:             'P:/cad/designs/uob-hep-pc053a/trunk/design_files/worklib/pc053a_toplevel/physical/pc053a_toplevel_06redone3.brd'
New design name:             'pc053a_toplevel_07.brd'

CmdLine: netrev -proj P:\cad\designs\uob-hep-pc053a\trunk\design_files\pc053a_toplevel.cpm -y 2 -x -O P:\cad\designs\uob-hep-pc053a\trunk\design_files\worklib\pc053a_toplevel\physical\pc053a_toplevel_06redone3.brd P:\cad\designs\uob-hep-pc053a\trunk\design_files\worklib\pc053a_toplevel\physical\pc053a_toplevel_07.brd -q P:\cad\designs\uob-hep-pc053a\trunk\design_files\temp\constraints_difference_report.xml -$

------ Preparing to read pst files ------

Starting to read P:/cad/designs/uob-hep-pc053a/trunk/design_files/worklib/pc053a_toplevel/packaged/pstchip.dat 
   Finished reading P:/cad/designs/uob-hep-pc053a/trunk/design_files/worklib/pc053a_toplevel/packaged/pstchip.dat (00:00:00.37)
Starting to read P:/cad/designs/uob-hep-pc053a/trunk/design_files/worklib/pc053a_toplevel/packaged/pstxprt.dat 
   Finished reading P:/cad/designs/uob-hep-pc053a/trunk/design_files/worklib/pc053a_toplevel/packaged/pstxprt.dat (00:00:00.01)
Starting to read P:/cad/designs/uob-hep-pc053a/trunk/design_files/worklib/pc053a_toplevel/packaged/pstxnet.dat 
   Finished reading P:/cad/designs/uob-hep-pc053a/trunk/design_files/worklib/pc053a_toplevel/packaged/pstxnet.dat (00:00:00.01)

------ Oversights/Warnings/Errors ------


#1   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

WARNING(SPMHNI-337): Unable to load symbol 'BELFUSE_L829-1J1T-43' used by RefDes RJ1 for device 'RJ45-12_1LED2P_1LED3P-L829-1J1A': WARNING(SPMHUT-127): Could not find padstack C160H90.
    due to ERROR(SPMHDB-274): Unable to load flash symbol THR_190X150_4X21 (Check PSMPATH setting for this symbol).

     Could not find padstack C160H90.

#2   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

WARNING(SPMHNI-194): Symbol 'DIP2' used by RefDes U28 for device 'RSMD0402_1/16W' not found in PSMPATH or must be "dbdoctor"ed.

    Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.

#3   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

WARNING(SPMHNI-194): Symbol 'DIP2' used by RefDes R12 for device 'RSMD0603_' not found in PSMPATH or must be "dbdoctor"ed.

    Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.

#4   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

WARNING(SPMHNI-194): Symbol 'DIP2' used by RefDes R30 for device 'RSMD0603_1/10W' not found in PSMPATH or must be "dbdoctor"ed.

    Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.



===========================================================
Start Constraint Diff3 Import
	Constraint File:    P:/cad/designs/uob-hep-pc053a/trunk/design_files/worklib/pc053a_toplevel/packaged/pstcmdb.dat
	Allegro Baseline:   C:/Users/phpgb/AppData/Local/Temp/#Taaaaad11104.tmp
	Start time: Wed Aug 24 14:13:14 2016
===========================================================


The constraint difference report file can be viewed using the following command:
C:\Cadence\SPB_16.6\tools\firefox\bin\firefox.exe -app C:\Cadence\SPB_16.6\share\pcb\consmgr\VDD\diff3rptViewer\diff3rptViewer.ini -file file:///P:/cad/designs/uob-hep-pc053a/trunk/design_files/temp/constraints_difference_report.xml

===========================================================
Finished Constraint Update	Time: Wed Aug 24 14:13:14 2016
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_16.6/share/local/pcb/modules 
           ../../fmc_tlu_clock_gen/physical/ 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:\Cadence\SPB_16.6\share\local\pcb/symbols 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           C:/Dati/Courses/AllegroCourses/DesignEntryHDL/ftb/pcb/symbols/ 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/bga 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/cap 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/chip 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/connector 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/dip 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/discrete 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/icsmd 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/ipc 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/lcc 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/led 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/mec 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/passif 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/pga 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/pwr 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/qfp 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/rel 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/res 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/sip 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/so 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/soic 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/soj 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/sp 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/symbols/sw 
           P:\cad\ral_cdslib\lib_psd15.x/symbols 
           P:\cad\bris_cdslib\lib_psd14.x/symbols 
           P:\cad\bris_cdslib\lib_psd14.x/formats 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.6/share/local/pcb/padstacks 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           P:/cad/designs/uob-hep-pc053a/trunk/design_files/worklib/pc053a_toplevel/physical/symbols/ 
           C:/Dati/Courses/AllegroCourses/DesignEntryHDL/ftb/pcb/symbols/ 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/padstacks/padstackm 
           P:\cad\ral_cdslib\lib_psd15.x/pads 
           P:\cad\bris_cdslib\lib_psd14.x/pads 
           P:\cad\cern_cdslib\lib_psd16.x\allegro_libs\pe_allegro_lib\padstacks/padstack_smd 
           $CERN_CDS_PADS/padstack3  
           P:\cad\cern_cdslib\lib_psd16.x\allegro_libs\pe_allegro_lib\padstacks/padstackm 
           P:\cad\cern_cdslib/lib_psd16.x/allegro_libs/pe_allegro_lib/padstacks/mechanical 


------ Summary Statistics ------


netrev run on Aug 24 14:13:12 2016
   DESIGN NAME : 'PC053A_TOPLEVEL'
   PACKAGING ON 24-Aug-2016 AT 14:12:59

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   DIRECTORIES  <none>
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   LIBRARIES  'uob_hep_pc053a_lib' 'cnstandard' 'cnpower' 'cnconnector'
              'cndiscrete' 'cninterface' 'cnlinear' 'cnmemory' 'cnpassive'
              'cnspecial' 'cnmech' 'cncmos' 'standard' 'bris_cds_standard'
              'bris_cds_logic'
   MASTER_LIBRARIES  <none>
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
  4 warnings detected

cpu time      0:05:12
elapsed time  0:00:02

