Loading plugins phase: Elapsed time ==> 0s.265ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\Control_delocidad_direccion_motorDC_180V.cyprj -d CY8C5888LTI-LP097 -s C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.586ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.058ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Control_delocidad_direccion_motorDC_180V.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\Control_delocidad_direccion_motorDC_180V.cyprj -dcpsoc3 Control_delocidad_direccion_motorDC_180V.v -verilog
======================================================================

======================================================================
Compiling:  Control_delocidad_direccion_motorDC_180V.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\Control_delocidad_direccion_motorDC_180V.cyprj -dcpsoc3 Control_delocidad_direccion_motorDC_180V.v -verilog
======================================================================

======================================================================
Compiling:  Control_delocidad_direccion_motorDC_180V.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\Control_delocidad_direccion_motorDC_180V.cyprj -dcpsoc3 -verilog Control_delocidad_direccion_motorDC_180V.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Sep 05 19:27:24 2023


======================================================================
Compiling:  Control_delocidad_direccion_motorDC_180V.v
Program  :   vpp
Options  :    -yv2 -q10 Control_delocidad_direccion_motorDC_180V.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Sep 05 19:27:24 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Control_delocidad_direccion_motorDC_180V.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Control_delocidad_direccion_motorDC_180V.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\Control_delocidad_direccion_motorDC_180V.cyprj -dcpsoc3 -verilog Control_delocidad_direccion_motorDC_180V.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Sep 05 19:27:24 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\codegentemp\Control_delocidad_direccion_motorDC_180V.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\codegentemp\Control_delocidad_direccion_motorDC_180V.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Control_delocidad_direccion_motorDC_180V.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\Control_delocidad_direccion_motorDC_180V.cyprj -dcpsoc3 -verilog Control_delocidad_direccion_motorDC_180V.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Sep 05 19:27:25 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\codegentemp\Control_delocidad_direccion_motorDC_180V.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\codegentemp\Control_delocidad_direccion_motorDC_180V.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\LED_VELOCIDAD:Net_79\
	\LED_VELOCIDAD:Net_78\
	\LED_VELOCIDAD:common_7\
	\LED_VELOCIDAD:Com_Driver:control_out_7\
	\LED_VELOCIDAD:common_6\
	\LED_VELOCIDAD:Com_Driver:control_out_6\
	\LED_VELOCIDAD:common_5\
	\LED_VELOCIDAD:Com_Driver:control_out_5\
	\LED_VELOCIDAD:common_4\
	\LED_VELOCIDAD:Com_Driver:control_out_4\
	\LED_VELOCIDAD:Net_127\
	\LED_VELOCIDAD:Net_124\
	\LED_VELOCIDAD:com_7\
	\LED_VELOCIDAD:com_6\
	\LED_VELOCIDAD:com_5\
	\LED_VELOCIDAD:com_4\
	\LED_VELOCIDAD:seg_23\
	\LED_VELOCIDAD:seg_22\
	\LED_VELOCIDAD:seg_21\
	\LED_VELOCIDAD:seg_20\
	\LED_VELOCIDAD:seg_19\
	\LED_VELOCIDAD:seg_18\
	\LED_VELOCIDAD:seg_17\
	\LED_VELOCIDAD:seg_16\
	\LED_VELOCIDAD:seg_15\
	\LED_VELOCIDAD:seg_14\
	\LED_VELOCIDAD:seg_13\
	\LED_VELOCIDAD:seg_12\
	\LED_VELOCIDAD:seg_11\
	\LED_VELOCIDAD:seg_10\
	\LED_VELOCIDAD:seg_9\
	\LED_VELOCIDAD:seg_8\
	Net_6
	Net_8
	Net_9
	Net_10
	Net_11
	\PWM_Mosfet:PWMUDB:km_run\
	\PWM_Mosfet:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Mosfet:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Mosfet:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Mosfet:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Mosfet:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Mosfet:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Mosfet:PWMUDB:capt_rising\
	\PWM_Mosfet:PWMUDB:capt_falling\
	\PWM_Mosfet:PWMUDB:trig_rise\
	\PWM_Mosfet:PWMUDB:trig_fall\
	\PWM_Mosfet:PWMUDB:sc_kill\
	\PWM_Mosfet:PWMUDB:min_kill\
	\PWM_Mosfet:PWMUDB:km_tc\
	\PWM_Mosfet:PWMUDB:db_tc\
	\PWM_Mosfet:PWMUDB:dith_sel\
	\PWM_Mosfet:PWMUDB:compare2\
	\PWM_Mosfet:Net_101\
	Net_599
	Net_600
	\PWM_Mosfet:PWMUDB:MODULE_1:b_31\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_30\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_29\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_28\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_27\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_26\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_25\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_24\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_23\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_22\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_21\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_20\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_19\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_18\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_17\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_16\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_15\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_14\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_13\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_12\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_11\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_10\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_9\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_8\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_7\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_6\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_5\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_4\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_3\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_2\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_1\
	\PWM_Mosfet:PWMUDB:MODULE_1:b_0\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_595
	Net_602
	\PWM_Mosfet:Net_113\
	\PWM_Mosfet:Net_107\
	\PWM_Mosfet:Net_114\

    Synthesized names
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 171 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__Seg_net_6 to tmpOE__Seg_net_7
Aliasing tmpOE__Seg_net_5 to tmpOE__Seg_net_7
Aliasing tmpOE__Seg_net_4 to tmpOE__Seg_net_7
Aliasing tmpOE__Seg_net_3 to tmpOE__Seg_net_7
Aliasing tmpOE__Seg_net_2 to tmpOE__Seg_net_7
Aliasing tmpOE__Seg_net_1 to tmpOE__Seg_net_7
Aliasing tmpOE__Seg_net_0 to tmpOE__Seg_net_7
Aliasing one to tmpOE__Seg_net_7
Aliasing tmpOE__Com_net_3 to tmpOE__Seg_net_7
Aliasing tmpOE__Com_net_2 to tmpOE__Seg_net_7
Aliasing tmpOE__Com_net_1 to tmpOE__Seg_net_7
Aliasing tmpOE__Com_net_0 to tmpOE__Seg_net_7
Aliasing \LED_VELOCIDAD:Seg_Driver_L:clk\ to zero
Aliasing \LED_VELOCIDAD:Seg_Driver_L:rst\ to zero
Aliasing \LED_VELOCIDAD:Com_Driver:clk\ to zero
Aliasing \LED_VELOCIDAD:Com_Driver:rst\ to zero
Aliasing \Driver_RELAY:clk\ to zero
Aliasing \Driver_RELAY:rst\ to zero
Aliasing \Control_manual:status_5\ to zero
Aliasing \Control_manual:status_6\ to zero
Aliasing \Control_manual:status_7\ to zero
Aliasing \PWM_Mosfet:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Mosfet:PWMUDB:trig_out\ to tmpOE__Seg_net_7
Aliasing Net_601 to zero
Aliasing \PWM_Mosfet:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Mosfet:PWMUDB:ltch_kill_reg\\R\ to \PWM_Mosfet:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Mosfet:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Mosfet:PWMUDB:min_kill_reg\\R\ to \PWM_Mosfet:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Mosfet:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Mosfet:PWMUDB:final_kill\ to tmpOE__Seg_net_7
Aliasing \PWM_Mosfet:PWMUDB:dith_count_1\\R\ to \PWM_Mosfet:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Mosfet:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Mosfet:PWMUDB:dith_count_0\\R\ to \PWM_Mosfet:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Mosfet:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Mosfet:PWMUDB:status_6\ to zero
Aliasing \PWM_Mosfet:PWMUDB:status_4\ to zero
Aliasing \PWM_Mosfet:PWMUDB:cmp2\ to zero
Aliasing \PWM_Mosfet:PWMUDB:cmp1_status_reg\\R\ to \PWM_Mosfet:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Mosfet:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Mosfet:PWMUDB:cmp2_status_reg\\R\ to \PWM_Mosfet:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Mosfet:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Mosfet:PWMUDB:final_kill_reg\\R\ to \PWM_Mosfet:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Mosfet:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Mosfet:PWMUDB:cs_addr_0\ to \PWM_Mosfet:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Mosfet:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Mosfet:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Seg_net_7
Aliasing tmpOE__MOSFET_net_0 to tmpOE__Seg_net_7
Aliasing tmpOE__VEL_mas_net_0 to tmpOE__Seg_net_7
Aliasing tmpOE__VEL_menos_net_0 to tmpOE__Seg_net_7
Aliasing tmpOE__Derecha_net_0 to tmpOE__Seg_net_7
Aliasing tmpOE__Izquierda_net_0 to tmpOE__Seg_net_7
Aliasing tmpOE__PARO_net_0 to tmpOE__Seg_net_7
Aliasing tmpOE__EN_A_net_0 to tmpOE__Seg_net_7
Aliasing tmpOE__A1_net_0 to tmpOE__Seg_net_7
Aliasing tmpOE__A2_net_0 to tmpOE__Seg_net_7
Aliasing \PWM_Mosfet:PWMUDB:min_kill_reg\\D\ to tmpOE__Seg_net_7
Aliasing \PWM_Mosfet:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Mosfet:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Mosfet:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Seg_net_7
Aliasing \PWM_Mosfet:PWMUDB:prevCompare1\\D\ to \PWM_Mosfet:PWMUDB:pwm_temp\
Aliasing \PWM_Mosfet:PWMUDB:tc_i_reg\\D\ to \PWM_Mosfet:PWMUDB:status_2\
Aliasing \Debouncer:DEBOUNCER[0]:d_sync_1\\D\ to INPUTSS_0
Aliasing Net_623_0D to zero
Aliasing Net_622_0D to zero
Aliasing Net_621_0D to zero
Aliasing \Debouncer:DEBOUNCER[1]:d_sync_1\\D\ to INPUTSS_1
Aliasing Net_623_1D to zero
Aliasing Net_622_1D to zero
Aliasing Net_621_1D to zero
Aliasing \Debouncer:DEBOUNCER[2]:d_sync_1\\D\ to INPUTSS_2
Aliasing Net_623_2D to zero
Aliasing Net_622_2D to zero
Aliasing Net_621_2D to zero
Aliasing \Debouncer:DEBOUNCER[3]:d_sync_1\\D\ to INPUTSS_3
Aliasing Net_623_3D to zero
Aliasing Net_622_3D to zero
Aliasing Net_621_3D to zero
Aliasing \Debouncer:DEBOUNCER[4]:d_sync_1\\D\ to INPUTSS_4
Aliasing Net_623_4D to zero
Aliasing Net_622_4D to zero
Aliasing Net_621_4D to zero
Removing Lhs of wire tmpOE__Seg_net_6[2] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__Seg_net_5[3] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__Seg_net_4[4] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__Seg_net_3[5] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__Seg_net_2[6] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__Seg_net_1[7] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__Seg_net_0[8] = tmpOE__Seg_net_7[1]
Removing Rhs of wire Net_1_7[9] = \LED_VELOCIDAD:segments_7\[64]
Removing Rhs of wire Net_1_7[9] = \LED_VELOCIDAD:Seg_Driver_L:control_out_7\[65]
Removing Rhs of wire Net_1_7[9] = \LED_VELOCIDAD:Seg_Driver_L:control_7\[81]
Removing Rhs of wire Net_1_6[10] = \LED_VELOCIDAD:segments_6\[66]
Removing Rhs of wire Net_1_6[10] = \LED_VELOCIDAD:Seg_Driver_L:control_out_6\[67]
Removing Rhs of wire Net_1_6[10] = \LED_VELOCIDAD:Seg_Driver_L:control_6\[82]
Removing Rhs of wire Net_1_5[11] = \LED_VELOCIDAD:segments_5\[68]
Removing Rhs of wire Net_1_5[11] = \LED_VELOCIDAD:Seg_Driver_L:control_out_5\[69]
Removing Rhs of wire Net_1_5[11] = \LED_VELOCIDAD:Seg_Driver_L:control_5\[83]
Removing Rhs of wire Net_1_4[12] = \LED_VELOCIDAD:segments_4\[70]
Removing Rhs of wire Net_1_4[12] = \LED_VELOCIDAD:Seg_Driver_L:control_out_4\[71]
Removing Rhs of wire Net_1_4[12] = \LED_VELOCIDAD:Seg_Driver_L:control_4\[84]
Removing Rhs of wire Net_1_3[13] = \LED_VELOCIDAD:segments_3\[72]
Removing Rhs of wire Net_1_3[13] = \LED_VELOCIDAD:Seg_Driver_L:control_out_3\[73]
Removing Rhs of wire Net_1_3[13] = \LED_VELOCIDAD:Seg_Driver_L:control_3\[85]
Removing Rhs of wire Net_1_2[14] = \LED_VELOCIDAD:segments_2\[74]
Removing Rhs of wire Net_1_2[14] = \LED_VELOCIDAD:Seg_Driver_L:control_out_2\[75]
Removing Rhs of wire Net_1_2[14] = \LED_VELOCIDAD:Seg_Driver_L:control_2\[86]
Removing Rhs of wire Net_1_1[15] = \LED_VELOCIDAD:segments_1\[76]
Removing Rhs of wire Net_1_1[15] = \LED_VELOCIDAD:Seg_Driver_L:control_out_1\[77]
Removing Rhs of wire Net_1_1[15] = \LED_VELOCIDAD:Seg_Driver_L:control_1\[87]
Removing Rhs of wire Net_1_0[16] = \LED_VELOCIDAD:segments_0\[78]
Removing Rhs of wire Net_1_0[16] = \LED_VELOCIDAD:Seg_Driver_L:control_out_0\[79]
Removing Rhs of wire Net_1_0[16] = \LED_VELOCIDAD:Seg_Driver_L:control_0\[88]
Removing Lhs of wire one[35] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__Com_net_3[38] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__Com_net_2[39] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__Com_net_1[40] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__Com_net_0[41] = tmpOE__Seg_net_7[1]
Removing Rhs of wire Net_2_3[42] = \LED_VELOCIDAD:common_3\[99]
Removing Rhs of wire Net_2_3[42] = \LED_VELOCIDAD:Com_Driver:control_out_3\[100]
Removing Rhs of wire Net_2_3[42] = \LED_VELOCIDAD:Com_Driver:control_3\[112]
Removing Rhs of wire Net_2_2[43] = \LED_VELOCIDAD:common_2\[101]
Removing Rhs of wire Net_2_2[43] = \LED_VELOCIDAD:Com_Driver:control_out_2\[102]
Removing Rhs of wire Net_2_2[43] = \LED_VELOCIDAD:Com_Driver:control_2\[113]
Removing Rhs of wire Net_2_1[44] = \LED_VELOCIDAD:common_1\[103]
Removing Rhs of wire Net_2_1[44] = \LED_VELOCIDAD:Com_Driver:control_out_1\[104]
Removing Rhs of wire Net_2_1[44] = \LED_VELOCIDAD:Com_Driver:control_1\[114]
Removing Rhs of wire Net_2_0[45] = \LED_VELOCIDAD:common_0\[105]
Removing Rhs of wire Net_2_0[45] = \LED_VELOCIDAD:Com_Driver:control_out_0\[106]
Removing Rhs of wire Net_2_0[45] = \LED_VELOCIDAD:Com_Driver:control_0\[115]
Removing Lhs of wire \LED_VELOCIDAD:Net_855\[58] = \LED_VELOCIDAD:Net_1501\[57]
Removing Lhs of wire \LED_VELOCIDAD:trigDMA\[59] = \LED_VELOCIDAD:Net_1501\[57]
Removing Lhs of wire \LED_VELOCIDAD:Seg_Driver_L:clk\[62] = zero[34]
Removing Lhs of wire \LED_VELOCIDAD:Seg_Driver_L:rst\[63] = zero[34]
Removing Lhs of wire \LED_VELOCIDAD:Com_Driver:clk\[89] = zero[34]
Removing Lhs of wire \LED_VELOCIDAD:Com_Driver:rst\[90] = zero[34]
Removing Lhs of wire \LED_VELOCIDAD:Net_1418\[120] = \LED_VELOCIDAD:Net_1405\[118]
Removing Lhs of wire \LED_VELOCIDAD:Net_1416\[122] = \LED_VELOCIDAD:Net_1501\[57]
Removing Lhs of wire \Driver_RELAY:clk\[163] = zero[34]
Removing Lhs of wire \Driver_RELAY:rst\[164] = zero[34]
Removing Rhs of wire Net_7[165] = \Driver_RELAY:control_out_0\[166]
Removing Rhs of wire Net_7[165] = \Driver_RELAY:control_0\[189]
Removing Rhs of wire Net_4[167] = \Driver_RELAY:control_out_1\[168]
Removing Rhs of wire Net_4[167] = \Driver_RELAY:control_1\[188]
Removing Rhs of wire Net_5[169] = \Driver_RELAY:control_out_2\[170]
Removing Rhs of wire Net_5[169] = \Driver_RELAY:control_2\[187]
Removing Lhs of wire \Control_manual:status_0\[190] = INPUTSS_0[191]
Removing Rhs of wire INPUTSS_0[191] = \Debouncer:DEBOUNCER[0]:d_sync_0\[597]
Removing Lhs of wire \Control_manual:status_1\[192] = INPUTSS_1[193]
Removing Rhs of wire INPUTSS_1[193] = \Debouncer:DEBOUNCER[1]:d_sync_0\[602]
Removing Lhs of wire \Control_manual:status_2\[194] = INPUTSS_2[195]
Removing Rhs of wire INPUTSS_2[195] = \Debouncer:DEBOUNCER[2]:d_sync_0\[607]
Removing Lhs of wire \Control_manual:status_3\[196] = INPUTSS_3[197]
Removing Rhs of wire INPUTSS_3[197] = \Debouncer:DEBOUNCER[3]:d_sync_0\[612]
Removing Lhs of wire \Control_manual:status_4\[198] = INPUTSS_4[199]
Removing Rhs of wire INPUTSS_4[199] = \Debouncer:DEBOUNCER[4]:d_sync_0\[617]
Removing Lhs of wire \Control_manual:status_5\[200] = zero[34]
Removing Lhs of wire \Control_manual:status_6\[201] = zero[34]
Removing Lhs of wire \Control_manual:status_7\[202] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:ctrl_enable\[219] = \PWM_Mosfet:PWMUDB:control_7\[211]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:hwCapture\[229] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:hwEnable\[230] = \PWM_Mosfet:PWMUDB:control_7\[211]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:trig_out\[234] = tmpOE__Seg_net_7[1]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:runmode_enable\\R\[236] = zero[34]
Removing Lhs of wire Net_601[237] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:runmode_enable\\S\[238] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:final_enable\[239] = \PWM_Mosfet:PWMUDB:runmode_enable\[235]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:ltch_kill_reg\\R\[243] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:ltch_kill_reg\\S\[244] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:min_kill_reg\\R\[245] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:min_kill_reg\\S\[246] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:final_kill\[249] = tmpOE__Seg_net_7[1]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_1\[253] = \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_1\[492]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:add_vi_vv_MODGEN_1_0\[255] = \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_0\[493]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:dith_count_1\\R\[256] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:dith_count_1\\S\[257] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:dith_count_0\\R\[258] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:dith_count_0\\S\[259] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:status_6\[262] = zero[34]
Removing Rhs of wire \PWM_Mosfet:PWMUDB:status_5\[263] = \PWM_Mosfet:PWMUDB:final_kill_reg\[277]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:status_4\[264] = zero[34]
Removing Rhs of wire \PWM_Mosfet:PWMUDB:status_3\[265] = \PWM_Mosfet:PWMUDB:fifo_full\[284]
Removing Rhs of wire \PWM_Mosfet:PWMUDB:status_1\[267] = \PWM_Mosfet:PWMUDB:cmp2_status_reg\[276]
Removing Rhs of wire \PWM_Mosfet:PWMUDB:status_0\[268] = \PWM_Mosfet:PWMUDB:cmp1_status_reg\[275]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:cmp2_status\[273] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:cmp2\[274] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:cmp1_status_reg\\R\[278] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:cmp1_status_reg\\S\[279] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:cmp2_status_reg\\R\[280] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:cmp2_status_reg\\S\[281] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:final_kill_reg\\R\[282] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:final_kill_reg\\S\[283] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:cs_addr_2\[285] = \PWM_Mosfet:PWMUDB:tc_i\[241]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:cs_addr_1\[286] = \PWM_Mosfet:PWMUDB:runmode_enable\[235]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:cs_addr_0\[287] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:pwm1_i\[325] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:pwm2_i\[327] = zero[34]
Removing Rhs of wire \PWM_Mosfet:Net_96\[330] = \PWM_Mosfet:PWMUDB:pwm_i_reg\[322]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:pwm_temp\[333] = \PWM_Mosfet:PWMUDB:cmp1\[271]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_23\[374] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_22\[375] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_21\[376] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_20\[377] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_19\[378] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_18\[379] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_17\[380] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_16\[381] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_15\[382] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_14\[383] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_13\[384] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_12\[385] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_11\[386] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_10\[387] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_9\[388] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_8\[389] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_7\[390] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_6\[391] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_5\[392] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_4\[393] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_3\[394] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_2\[395] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_1\[396] = \PWM_Mosfet:PWMUDB:MODIN1_1\[397]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODIN1_1\[397] = \PWM_Mosfet:PWMUDB:dith_count_1\[252]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:a_0\[398] = \PWM_Mosfet:PWMUDB:MODIN1_0\[399]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODIN1_0\[399] = \PWM_Mosfet:PWMUDB:dith_count_0\[254]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[531] = tmpOE__Seg_net_7[1]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[532] = tmpOE__Seg_net_7[1]
Removing Rhs of wire Net_117[533] = \PWM_Mosfet:Net_96\[330]
Removing Lhs of wire tmpOE__MOSFET_net_0[540] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__VEL_mas_net_0[546] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__VEL_menos_net_0[552] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__Derecha_net_0[558] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__Izquierda_net_0[564] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__PARO_net_0[570] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__EN_A_net_0[576] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__A1_net_0[582] = tmpOE__Seg_net_7[1]
Removing Lhs of wire tmpOE__A2_net_0[588] = tmpOE__Seg_net_7[1]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:min_kill_reg\\D\[622] = tmpOE__Seg_net_7[1]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:prevCapture\\D\[623] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:trig_last\\D\[624] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:ltch_kill_reg\\D\[627] = tmpOE__Seg_net_7[1]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:prevCompare1\\D\[630] = \PWM_Mosfet:PWMUDB:cmp1\[271]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:cmp1_status_reg\\D\[631] = \PWM_Mosfet:PWMUDB:cmp1_status\[272]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:cmp2_status_reg\\D\[632] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:pwm_i_reg\\D\[634] = \PWM_Mosfet:PWMUDB:pwm_i\[323]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:pwm1_i_reg\\D\[635] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:pwm2_i_reg\\D\[636] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:tc_i_reg\\D\[637] = \PWM_Mosfet:PWMUDB:status_2\[266]
Removing Lhs of wire \Debouncer:DEBOUNCER[0]:d_sync_0\\D\[638] = inputs_0[547]
Removing Lhs of wire \Debouncer:DEBOUNCER[0]:d_sync_1\\D\[639] = INPUTSS_0[191]
Removing Lhs of wire Net_623_0D[640] = zero[34]
Removing Lhs of wire Net_622_0D[641] = zero[34]
Removing Lhs of wire Net_621_0D[642] = zero[34]
Removing Lhs of wire \Debouncer:DEBOUNCER[1]:d_sync_0\\D\[643] = inputs_1[553]
Removing Lhs of wire \Debouncer:DEBOUNCER[1]:d_sync_1\\D\[644] = INPUTSS_1[193]
Removing Lhs of wire Net_623_1D[645] = zero[34]
Removing Lhs of wire Net_622_1D[646] = zero[34]
Removing Lhs of wire Net_621_1D[647] = zero[34]
Removing Lhs of wire \Debouncer:DEBOUNCER[2]:d_sync_0\\D\[648] = inputs_2[559]
Removing Lhs of wire \Debouncer:DEBOUNCER[2]:d_sync_1\\D\[649] = INPUTSS_2[195]
Removing Lhs of wire Net_623_2D[650] = zero[34]
Removing Lhs of wire Net_622_2D[651] = zero[34]
Removing Lhs of wire Net_621_2D[652] = zero[34]
Removing Lhs of wire \Debouncer:DEBOUNCER[3]:d_sync_0\\D\[653] = inputs_3[565]
Removing Lhs of wire \Debouncer:DEBOUNCER[3]:d_sync_1\\D\[654] = INPUTSS_3[197]
Removing Lhs of wire Net_623_3D[655] = zero[34]
Removing Lhs of wire Net_622_3D[656] = zero[34]
Removing Lhs of wire Net_621_3D[657] = zero[34]
Removing Lhs of wire \Debouncer:DEBOUNCER[4]:d_sync_0\\D\[658] = inputs_4[571]
Removing Lhs of wire \Debouncer:DEBOUNCER[4]:d_sync_1\\D\[659] = INPUTSS_4[199]
Removing Lhs of wire Net_623_4D[660] = zero[34]
Removing Lhs of wire Net_622_4D[661] = zero[34]
Removing Lhs of wire Net_621_4D[662] = zero[34]

------------------------------------------------------
Aliased 0 equations, 191 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Seg_net_7' (cost = 0):
tmpOE__Seg_net_7 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:compare1\' (cost = 1):
\PWM_Mosfet:PWMUDB:compare1\ <= ((not \PWM_Mosfet:PWMUDB:cmp1_eq\ and not \PWM_Mosfet:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Mosfet:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Mosfet:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Mosfet:PWMUDB:dith_count_1\ and \PWM_Mosfet:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:cmp1\' (cost = 2):
\PWM_Mosfet:PWMUDB:cmp1\ <= ((not \PWM_Mosfet:PWMUDB:cmp1_eq\ and not \PWM_Mosfet:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Mosfet:PWMUDB:dith_count_0\ and \PWM_Mosfet:PWMUDB:dith_count_1\)
	OR (not \PWM_Mosfet:PWMUDB:dith_count_1\ and \PWM_Mosfet:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Mosfet:PWMUDB:final_capture\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Mosfet:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_Mosfet:PWMUDB:final_capture\[289] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[502] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[512] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[522] = zero[34]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:runmode_enable\\D\[625] = \PWM_Mosfet:PWMUDB:control_7\[211]
Removing Lhs of wire \PWM_Mosfet:PWMUDB:final_kill_reg\\D\[633] = zero[34]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\Control_delocidad_direccion_motorDC_180V.cyprj -dcpsoc3 Control_delocidad_direccion_motorDC_180V.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.445ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 05 September 2023 19:27:25
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Control_delocidad_direccion_motorDC_180V\Control_delocidad_direccion_motorDC_180V.cydsn\Control_delocidad_direccion_motorDC_180V.cyprj -d CY8C5888LTI-LP097 Control_delocidad_direccion_motorDC_180V.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Mosfet:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_Mosfet:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Mosfet:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Mosfet:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Mosfet:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Mosfet:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Mosfet:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_623_0 from registered to combinatorial
    Converted constant MacroCell: Net_622_0 from registered to combinatorial
    Converted constant MacroCell: Net_621_0 from registered to combinatorial
    Converted constant MacroCell: Net_623_1 from registered to combinatorial
    Converted constant MacroCell: Net_622_1 from registered to combinatorial
    Converted constant MacroCell: Net_621_1 from registered to combinatorial
    Converted constant MacroCell: Net_623_2 from registered to combinatorial
    Converted constant MacroCell: Net_622_2 from registered to combinatorial
    Converted constant MacroCell: Net_621_2 from registered to combinatorial
    Converted constant MacroCell: Net_623_3 from registered to combinatorial
    Converted constant MacroCell: Net_622_3 from registered to combinatorial
    Converted constant MacroCell: Net_621_3 from registered to combinatorial
    Converted constant MacroCell: Net_623_4 from registered to combinatorial
    Converted constant MacroCell: Net_622_4 from registered to combinatorial
    Converted constant MacroCell: Net_621_4 from registered to combinatorial
Assigning clock LED_VELOCIDAD_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_566
    Digital Clock 1: Automatic-assigning  clock 'LED_VELOCIDAD_ClkInternal'. Fanout=1, Signal=\LED_VELOCIDAD:Net_1501\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_18
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_Mosfet:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Seg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(0)__PA ,
            pin_input => Net_1_0 ,
            pad => Seg(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(1)__PA ,
            pin_input => Net_1_1 ,
            pad => Seg(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(2)__PA ,
            pin_input => Net_1_2 ,
            pad => Seg(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(3)__PA ,
            pin_input => Net_1_3 ,
            pad => Seg(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(4)__PA ,
            pin_input => Net_1_4 ,
            pad => Seg(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(5)__PA ,
            pin_input => Net_1_5 ,
            pad => Seg(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(6)__PA ,
            pin_input => Net_1_6 ,
            pad => Seg(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg(7)__PA ,
            pin_input => Net_1_7 ,
            pad => Seg(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(0)__PA ,
            pin_input => Net_2_0 ,
            pad => Com(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(1)__PA ,
            pin_input => Net_2_1 ,
            pad => Com(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(2)__PA ,
            pin_input => Net_2_2 ,
            pad => Com(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Com(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Com(3)__PA ,
            pin_input => Net_2_3 ,
            pad => Com(3)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSFET(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSFET(0)__PA ,
            pin_input => Net_117 ,
            pad => MOSFET(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VEL_mas(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VEL_mas(0)__PA ,
            fb => inputs_0 ,
            pad => VEL_mas(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VEL_menos(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VEL_menos(0)__PA ,
            fb => inputs_1 ,
            pad => VEL_menos(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Derecha(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Derecha(0)__PA ,
            fb => inputs_2 ,
            pad => Derecha(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Izquierda(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Izquierda(0)__PA ,
            fb => inputs_3 ,
            pad => Izquierda(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PARO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PARO(0)__PA ,
            fb => inputs_4 ,
            pad => PARO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EN_A(0)__PA ,
            pin_input => Net_7 ,
            pad => EN_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => A1(0)__PA ,
            pin_input => Net_4 ,
            pad => A1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => A2(0)__PA ,
            pin_input => Net_5 ,
            pad => A2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\LED_VELOCIDAD:Net_1332\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_VELOCIDAD:Net_1352\ * \LED_VELOCIDAD:Net_1501_local\
            + \LED_VELOCIDAD:Net_1352\ * !\LED_VELOCIDAD:Net_1501_local\
        );
        Output = \LED_VELOCIDAD:Net_1332\ (fanout=1)

    MacroCell: Name=\PWM_Mosfet:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Mosfet:PWMUDB:runmode_enable\ * \PWM_Mosfet:PWMUDB:tc_i\
        );
        Output = \PWM_Mosfet:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Mosfet:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_566) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Mosfet:PWMUDB:control_7\
        );
        Output = \PWM_Mosfet:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Mosfet:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_566) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Mosfet:PWMUDB:cmp1_eq\ * !\PWM_Mosfet:PWMUDB:cmp1_less\
        );
        Output = \PWM_Mosfet:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Mosfet:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_566) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Mosfet:PWMUDB:prevCompare1\ * 
              !\PWM_Mosfet:PWMUDB:cmp1_eq\ * !\PWM_Mosfet:PWMUDB:cmp1_less\
        );
        Output = \PWM_Mosfet:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_117, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_566) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Mosfet:PWMUDB:runmode_enable\ * 
              !\PWM_Mosfet:PWMUDB:cmp1_eq\ * !\PWM_Mosfet:PWMUDB:cmp1_less\
        );
        Output = Net_117 (fanout=1)

    MacroCell: Name=INPUTSS_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_0
        );
        Output = INPUTSS_0 (fanout=1)

    MacroCell: Name=INPUTSS_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_1
        );
        Output = INPUTSS_1 (fanout=1)

    MacroCell: Name=INPUTSS_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_2
        );
        Output = INPUTSS_2 (fanout=1)

    MacroCell: Name=INPUTSS_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_3
        );
        Output = INPUTSS_3 (fanout=1)

    MacroCell: Name=INPUTSS_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_4
        );
        Output = INPUTSS_4 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_Mosfet:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_566 ,
            cs_addr_2 => \PWM_Mosfet:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Mosfet:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_Mosfet:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_Mosfet:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Mosfet:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Mosfet:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Control_manual:sts:sts_reg\
        PORT MAP (
            status_4 => INPUTSS_4 ,
            status_3 => INPUTSS_3 ,
            status_2 => INPUTSS_2 ,
            status_1 => INPUTSS_1 ,
            status_0 => INPUTSS_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_Mosfet:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_566 ,
            status_3 => \PWM_Mosfet:PWMUDB:status_3\ ,
            status_2 => \PWM_Mosfet:PWMUDB:status_2\ ,
            status_0 => \PWM_Mosfet:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LED_VELOCIDAD:Seg_Driver_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_1_7 ,
            control_6 => Net_1_6 ,
            control_5 => Net_1_5 ,
            control_4 => Net_1_4 ,
            control_3 => Net_1_3 ,
            control_2 => Net_1_2 ,
            control_1 => Net_1_1 ,
            control_0 => Net_1_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_VELOCIDAD:Com_Driver:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_VELOCIDAD:Com_Driver:control_7\ ,
            control_6 => \LED_VELOCIDAD:Com_Driver:control_6\ ,
            control_5 => \LED_VELOCIDAD:Com_Driver:control_5\ ,
            control_4 => \LED_VELOCIDAD:Com_Driver:control_4\ ,
            control_3 => Net_2_3 ,
            control_2 => Net_2_2 ,
            control_1 => Net_2_1 ,
            control_0 => Net_2_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Driver_RELAY:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Driver_RELAY:control_7\ ,
            control_6 => \Driver_RELAY:control_6\ ,
            control_5 => \Driver_RELAY:control_5\ ,
            control_4 => \Driver_RELAY:control_4\ ,
            control_3 => \Driver_RELAY:control_3\ ,
            control_2 => Net_5 ,
            control_1 => Net_4 ,
            control_0 => Net_7 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_Mosfet:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_566 ,
            control_7 => \PWM_Mosfet:PWMUDB:control_7\ ,
            control_6 => \PWM_Mosfet:PWMUDB:control_6\ ,
            control_5 => \PWM_Mosfet:PWMUDB:control_5\ ,
            control_4 => \PWM_Mosfet:PWMUDB:control_4\ ,
            control_3 => \PWM_Mosfet:PWMUDB:control_3\ ,
            control_2 => \PWM_Mosfet:PWMUDB:control_2\ ,
            control_1 => \PWM_Mosfet:PWMUDB:control_1\ ,
            control_0 => \PWM_Mosfet:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\LED_VELOCIDAD:DMA_Com\
        PORT MAP (
            dmareq => \LED_VELOCIDAD:Net_1332\ ,
            termin => zero ,
            termout => \LED_VELOCIDAD:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\LED_VELOCIDAD:DMA_Seg\
        PORT MAP (
            dmareq => \LED_VELOCIDAD:Net_1405\ ,
            termin => zero ,
            termout => \LED_VELOCIDAD:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   24 :   24 :   48 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   11 :  181 :  192 :  5.73 %
  Unique P-terms              :   12 :  372 :  384 :  3.13 %
  Total P-terms               :   12 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.126ms
Tech Mapping phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : A1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : A2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Com(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Com(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Com(2) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Com(3) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Derecha(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : EN_A(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Izquierda(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : MOSFET(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : PARO(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Seg(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Seg(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Seg(2) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Seg(3) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Seg(4) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Seg(5) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Seg(6) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Seg(7) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : VEL_mas(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : VEL_menos(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.416ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :   43 :   48 :  10.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.40
               Macrocells :            2.20
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       3.25 :       2.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\LED_VELOCIDAD:Net_1332\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_VELOCIDAD:Net_1352\ * \LED_VELOCIDAD:Net_1501_local\
            + \LED_VELOCIDAD:Net_1352\ * !\LED_VELOCIDAD:Net_1501_local\
        );
        Output = \LED_VELOCIDAD:Net_1332\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=INPUTSS_0, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_0
        );
        Output = INPUTSS_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=INPUTSS_4, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_4
        );
        Output = INPUTSS_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=INPUTSS_3, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_3
        );
        Output = INPUTSS_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=INPUTSS_2, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_2
        );
        Output = INPUTSS_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Control_manual:sts:sts_reg\
    PORT MAP (
        status_4 => INPUTSS_4 ,
        status_3 => INPUTSS_3 ,
        status_2 => INPUTSS_2 ,
        status_1 => INPUTSS_1 ,
        status_0 => INPUTSS_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\LED_VELOCIDAD:Seg_Driver_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_1_7 ,
        control_6 => Net_1_6 ,
        control_5 => Net_1_5 ,
        control_4 => Net_1_4 ,
        control_3 => Net_1_3 ,
        control_2 => Net_1_2 ,
        control_1 => Net_1_1 ,
        control_0 => Net_1_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=INPUTSS_1, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_1
        );
        Output = INPUTSS_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\LED_VELOCIDAD:Com_Driver:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_VELOCIDAD:Com_Driver:control_7\ ,
        control_6 => \LED_VELOCIDAD:Com_Driver:control_6\ ,
        control_5 => \LED_VELOCIDAD:Com_Driver:control_5\ ,
        control_4 => \LED_VELOCIDAD:Com_Driver:control_4\ ,
        control_3 => Net_2_3 ,
        control_2 => Net_2_2 ,
        control_1 => Net_2_1 ,
        control_0 => Net_2_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_117, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_566) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Mosfet:PWMUDB:runmode_enable\ * 
              !\PWM_Mosfet:PWMUDB:cmp1_eq\ * !\PWM_Mosfet:PWMUDB:cmp1_less\
        );
        Output = Net_117 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Mosfet:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_566) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Mosfet:PWMUDB:control_7\
        );
        Output = \PWM_Mosfet:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Mosfet:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Mosfet:PWMUDB:runmode_enable\ * \PWM_Mosfet:PWMUDB:tc_i\
        );
        Output = \PWM_Mosfet:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Mosfet:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_566) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Mosfet:PWMUDB:cmp1_eq\ * !\PWM_Mosfet:PWMUDB:cmp1_less\
        );
        Output = \PWM_Mosfet:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Mosfet:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_566) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Mosfet:PWMUDB:prevCompare1\ * 
              !\PWM_Mosfet:PWMUDB:cmp1_eq\ * !\PWM_Mosfet:PWMUDB:cmp1_less\
        );
        Output = \PWM_Mosfet:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Mosfet:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_566 ,
        cs_addr_2 => \PWM_Mosfet:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Mosfet:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_Mosfet:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_Mosfet:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Mosfet:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Mosfet:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Mosfet:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_566 ,
        status_3 => \PWM_Mosfet:PWMUDB:status_3\ ,
        status_2 => \PWM_Mosfet:PWMUDB:status_2\ ,
        status_0 => \PWM_Mosfet:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Mosfet:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_566 ,
        control_7 => \PWM_Mosfet:PWMUDB:control_7\ ,
        control_6 => \PWM_Mosfet:PWMUDB:control_6\ ,
        control_5 => \PWM_Mosfet:PWMUDB:control_5\ ,
        control_4 => \PWM_Mosfet:PWMUDB:control_4\ ,
        control_3 => \PWM_Mosfet:PWMUDB:control_3\ ,
        control_2 => \PWM_Mosfet:PWMUDB:control_2\ ,
        control_1 => \PWM_Mosfet:PWMUDB:control_1\ ,
        control_0 => \PWM_Mosfet:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
controlcell: Name =\Driver_RELAY:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Driver_RELAY:control_7\ ,
        control_6 => \Driver_RELAY:control_6\ ,
        control_5 => \Driver_RELAY:control_5\ ,
        control_4 => \Driver_RELAY:control_4\ ,
        control_3 => \Driver_RELAY:control_3\ ,
        control_2 => Net_5 ,
        control_1 => Net_4 ,
        control_0 => Net_7 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\LED_VELOCIDAD:DMA_Com\
        PORT MAP (
            dmareq => \LED_VELOCIDAD:Net_1332\ ,
            termin => zero ,
            termout => \LED_VELOCIDAD:Net_1405\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\LED_VELOCIDAD:DMA_Seg\
        PORT MAP (
            dmareq => \LED_VELOCIDAD:Net_1405\ ,
            termin => zero ,
            termout => \LED_VELOCIDAD:Net_1352\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = EN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EN_A(0)__PA ,
        pin_input => Net_7 ,
        pad => EN_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PARO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PARO(0)__PA ,
        fb => inputs_4 ,
        pad => PARO(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOSFET(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSFET(0)__PA ,
        pin_input => Net_117 ,
        pad => MOSFET(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = A2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => A2(0)__PA ,
        pin_input => Net_5 ,
        pad => A2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = A1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => A1(0)__PA ,
        pin_input => Net_4 ,
        pad => A1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Seg(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(3)__PA ,
        pin_input => Net_1_3 ,
        pad => Seg(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(4)__PA ,
        pin_input => Net_1_4 ,
        pad => Seg(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(5)__PA ,
        pin_input => Net_1_5 ,
        pad => Seg(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(6)__PA ,
        pin_input => Net_1_6 ,
        pad => Seg(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(7)__PA ,
        pin_input => Net_1_7 ,
        pad => Seg(7)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Com(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(3)__PA ,
        pin_input => Net_2_3 ,
        pad => Com(3)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Com(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(2)__PA ,
        pin_input => Net_2_2 ,
        pad => Com(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Com(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(1)__PA ,
        pin_input => Net_2_1 ,
        pad => Com(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Com(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Com(0)__PA ,
        pin_input => Net_2_0 ,
        pad => Com(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(0)__PA ,
        pin_input => Net_1_0 ,
        pad => Seg(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(1)__PA ,
        pin_input => Net_1_1 ,
        pad => Seg(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg(2)__PA ,
        pin_input => Net_1_2 ,
        pad => Seg(2)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Izquierda(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Izquierda(0)__PA ,
        fb => inputs_3 ,
        pad => Izquierda(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Derecha(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Derecha(0)__PA ,
        fb => inputs_2 ,
        pad => Derecha(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = VEL_menos(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VEL_menos(0)__PA ,
        fb => inputs_1 ,
        pad => VEL_menos(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VEL_mas(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VEL_mas(0)__PA ,
        fb => inputs_0 ,
        pad => VEL_mas(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_566 ,
            dclk_0 => Net_566_local ,
            dclk_glb_1 => \LED_VELOCIDAD:Net_1501\ ,
            dclk_1 => \LED_VELOCIDAD:Net_1501_local\ ,
            dclk_glb_2 => Net_18 ,
            dclk_2 => Net_18_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-------------
   0 |   2 |     * |      NONE |         CMOS_OUT |      EN_A(0) | In(Net_7)
     |   3 |     * |      NONE |      RES_PULL_UP |      PARO(0) | FB(inputs_4)
     |   4 |     * |      NONE |         CMOS_OUT |    MOSFET(0) | In(Net_117)
     |   6 |     * |      NONE |         CMOS_OUT |        A2(0) | In(Net_5)
     |   7 |     * |      NONE |         CMOS_OUT |        A1(0) | In(Net_4)
-----+-----+-------+-----------+------------------+--------------+-------------
   1 |   2 |     * |      NONE |         CMOS_OUT |       Seg(3) | In(Net_1_3)
     |   4 |     * |      NONE |         CMOS_OUT |       Seg(4) | In(Net_1_4)
     |   5 |     * |      NONE |         CMOS_OUT |       Seg(5) | In(Net_1_5)
     |   6 |     * |      NONE |         CMOS_OUT |       Seg(6) | In(Net_1_6)
     |   7 |     * |      NONE |         CMOS_OUT |       Seg(7) | In(Net_1_7)
-----+-----+-------+-----------+------------------+--------------+-------------
   2 |   1 |     * |      NONE |         CMOS_OUT |       Com(3) | In(Net_2_3)
     |   2 |     * |      NONE |         CMOS_OUT |       Com(2) | In(Net_2_2)
     |   3 |     * |      NONE |         CMOS_OUT |       Com(1) | In(Net_2_1)
     |   4 |     * |      NONE |         CMOS_OUT |       Com(0) | In(Net_2_0)
     |   5 |     * |      NONE |         CMOS_OUT |       Seg(0) | In(Net_1_0)
     |   6 |     * |      NONE |         CMOS_OUT |       Seg(1) | In(Net_1_1)
     |   7 |     * |      NONE |         CMOS_OUT |       Seg(2) | In(Net_1_2)
-----+-----+-------+-----------+------------------+--------------+-------------
   3 |   0 |     * |      NONE |      RES_PULL_UP | Izquierda(0) | FB(inputs_3)
     |   1 |     * |      NONE |      RES_PULL_UP |   Derecha(0) | FB(inputs_2)
-----+-----+-------+-----------+------------------+--------------+-------------
  15 |   0 |     * |      NONE |      RES_PULL_UP | VEL_menos(0) | FB(inputs_1)
     |   1 |     * |      NONE |      RES_PULL_UP |   VEL_mas(0) | FB(inputs_0)
-------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.059ms
Digital Placement phase: Elapsed time ==> 1s.292ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Control_delocidad_direccion_motorDC_180V_r.vh2" --pcf-path "Control_delocidad_direccion_motorDC_180V.pco" --des-name "Control_delocidad_direccion_motorDC_180V" --dsf-path "Control_delocidad_direccion_motorDC_180V.dsf" --sdc-path "Control_delocidad_direccion_motorDC_180V.sdc" --lib-path "Control_delocidad_direccion_motorDC_180V_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.138ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.272ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Control_delocidad_direccion_motorDC_180V_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.376ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.356ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.323ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.326ms
API generation phase: Elapsed time ==> 1s.888ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.001ms
