# Generated by Yosys 0.14+36 (git sha1 4cd3e3b51, gcc 8.2.0 -fPIC -Os)

.model b05
.inputs CLOCK RESET START
.outputs SIGN DISPMAX2[0] DISPMAX2[1] DISPMAX2[2] DISPMAX2[3] DISPMAX2[4] DISPMAX2[5] DISPMAX2[6] DISPMAX3[0] DISPMAX3[1] DISPMAX3[2] DISPMAX3[3] DISPMAX3[4] DISPMAX3[5] DISPMAX3[6] DISPNUM1[0] DISPNUM1[1] DISPNUM1[2] DISPNUM1[3] DISPNUM1[4] DISPNUM1[5] DISPNUM1[6] DISPNUM2[0] DISPNUM2[1] DISPNUM2[2] DISPNUM2[3] DISPNUM2[4] DISPNUM2[5] DISPNUM2[6] DISPMAX1[0] DISPMAX1[1] DISPMAX1[2] DISPMAX1[3] DISPMAX1[4] DISPMAX1[5] DISPMAX1[6]
.names $false
.names $true
1
.names $undef
.names MAR[3] MAR[2] MAR[1] MAR[0] $abc$12226$new_n94_
1111 1
.names STATO[2] STATO[0] STATO[1] START $abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6825
0000 1
0001 1
0101 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6825 STATO[2] $abc$12226$new_n94_ MAR[4] $abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7692
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names MAR[0] MAR[3] MAR[2] MAR[1] MAR[4] $auto$alumacc.cc:485:replace_alu$755.A[6]
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
10001 1
10010 1
10100 1
10101 1
11000 1
11001 1
11010 1
11011 1
11110 1
.names MAR[2] MAR[1] MAR[3] MAR[4] MAR[0] $auto$alumacc.cc:485:replace_alu$755.A[1]
00000 1
00010 1
00100 1
00110 1
00111 1
01011 1
01100 1
01111 1
10000 1
10001 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names MAR[3] MAR[0] MAR[2] MAR[4] MAR[1] $auto$alumacc.cc:485:replace_alu$755.A[2]
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01101 1
01110 1
11000 1
11001 1
11010 1
.names MAR[4] MAR[2] MAR[3] MAR[0] MAR[1] $auto$alumacc.cc:485:replace_alu$755.A[7]
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11000 1
.names MAR[4] MAR[0] MAR[2] MAR[1] MAR[3] $auto$alumacc.cc:485:replace_alu$755.A[3]
00001 1
00011 1
01000 1
01100 1
01101 1
10000 1
10001 1
10110 1
11001 1
11011 1
11101 1
11110 1
.names MAR[4] MAR[3] MAR[2] MAR[0] MAR[1] $auto$alumacc.cc:485:replace_alu$755.A[0]
00011 1
00101 1
00110 1
00111 1
01010 1
01011 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
.names TEMP[0] TEMP[1] TEMP[2] $auto$alumacc.cc:485:replace_alu$755.A[0] $auto$alumacc.cc:485:replace_alu$755.A[2] $auto$alumacc.cc:485:replace_alu$755.A[1] $abc$12226$new_n103_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
000110 1
000111 1
001010 1
001011 1
001110 1
001111 1
010001 1
010010 1
010011 1
010101 1
010110 1
010111 1
011011 1
011111 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101011 1
101110 1
101111 1
110010 1
110011 1
110101 1
110110 1
110111 1
111111 1
.names MAR[1] MAR[4] MAR[0] MAR[2] MAR[3] $auto$alumacc.cc:485:replace_alu$755.A[4]
00000 1
00001 1
00010 1
10001 1
10011 1
10101 1
10110 1
11010 1
11011 1
11100 1
11111 1
.names TEMP[3] TEMP[4] $auto$alumacc.cc:485:replace_alu$755.A[3] $auto$alumacc.cc:485:replace_alu$755.A[4] $abc$12226$new_n103_ $abc$12226$new_n105_
00000 1
01000 1
01001 1
01010 1
01100 1
01101 1
10000 1
10001 1
10100 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names MAR[3] MAR[1] MAR[2] MAR[0] MAR[4] $auto$alumacc.cc:485:replace_alu$755.A[5]
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00111 1
01001 1
01010 1
01100 1
01101 1
01110 1
10000 1
10010 1
10110 1
10111 1
11000 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $auto$alumacc.cc:485:replace_alu$755.A[5] TEMP[5] TEMP[6] $auto$alumacc.cc:485:replace_alu$755.A[6] $abc$12226$new_n105_ $abc$12226$new_n107_
00000 1
00010 1
00011 1
00110 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11000 1
11010 1
11011 1
11110 1
.names MAR[4] MAR[3] MAR[0] MAR[2] MAR[1] $auto$alumacc.cc:485:replace_alu$755.A[8]
00010 1
01101 1
01111 1
10000 1
11100 1
11101 1
.names TEMP[8] $auto$alumacc.cc:485:replace_alu$755.A[8] TEMP[7] $auto$alumacc.cc:485:replace_alu$755.A[7] $abc$12226$new_n107_ $abc$12226$new_n109_
00000 1
00100 1
00101 1
00110 1
01001 1
01010 1
01011 1
01111 1
10001 1
10010 1
10011 1
10111 1
11000 1
11100 1
11101 1
11110 1
.names TEMP[7] $auto$alumacc.cc:485:replace_alu$755.A[7] TEMP[2] $auto$alumacc.cc:485:replace_alu$755.A[2] TEMP[1] $auto$alumacc.cc:485:replace_alu$755.A[1] $abc$12226$new_n110_
000000 1
000011 1
001100 1
001111 1
110000 1
110011 1
111100 1
111111 1
.names TEMP[0] $auto$alumacc.cc:485:replace_alu$755.A[0] TEMP[3] $auto$alumacc.cc:485:replace_alu$755.A[3] TEMP[6] $auto$alumacc.cc:485:replace_alu$755.A[6] $abc$12226$new_n111_
000000 1
000011 1
001100 1
001111 1
110000 1
110011 1
111100 1
111111 1
.names $abc$12226$new_n111_ $abc$12226$new_n110_ TEMP[5] $auto$alumacc.cc:485:replace_alu$755.A[5] TEMP[4] $auto$alumacc.cc:485:replace_alu$755.A[4] $abc$12226$new_n112_
110000 1
110011 1
111100 1
111111 1
.names STATO[0] STATO[1] $abc$12226$new_n109_ $abc$12226$new_n112_ START $abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7743
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names MAX[0] MAX[1] MAX[2] $auto$alumacc.cc:485:replace_alu$755.A[0] $auto$alumacc.cc:485:replace_alu$755.A[2] $auto$alumacc.cc:485:replace_alu$755.A[1] $abc$12226$new_n114_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
000110 1
000111 1
001010 1
001011 1
001110 1
001111 1
010001 1
010010 1
010011 1
010101 1
010110 1
010111 1
011011 1
011111 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101011 1
101110 1
101111 1
110010 1
110011 1
110101 1
110110 1
110111 1
111111 1
.names MAX[3] MAX[4] $auto$alumacc.cc:485:replace_alu$755.A[3] $auto$alumacc.cc:485:replace_alu$755.A[4] $abc$12226$new_n114_ $abc$12226$new_n115_
00000 1
01000 1
01001 1
01010 1
01100 1
01101 1
10000 1
10001 1
10100 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names MAX[5] MAX[6] $auto$alumacc.cc:485:replace_alu$755.A[5] $auto$alumacc.cc:485:replace_alu$755.A[6] $abc$12226$new_n115_ $abc$12226$new_n116_
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names MAX[8] $auto$alumacc.cc:485:replace_alu$755.A[8] MAX[7] $auto$alumacc.cc:485:replace_alu$755.A[7] $abc$12226$new_n116_ $abc$12226$new_n117_
00000 1
00010 1
00011 1
00110 1
01001 1
01100 1
01101 1
01111 1
10001 1
10100 1
10101 1
10111 1
11000 1
11010 1
11011 1
11110 1
.names STATO[0] STATO[2] $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2352
10 1
.names STATO[1] STATO[2] STATO[0] $abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6945
011 1
100 1
101 1
110 1
111 1
.names $abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6945 $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2352 $abc$12226$new_n112_ $abc$12226$new_n117_ $abc$12226$new_n109_ $abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7822
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
.names RES_DISP EN_DISP DISPMAX1[6]
00 1
.names RES_DISP EN_DISP DISPMAX1[5]
10 1
.names DISPMAX1[5] MAX[4] MAX[2] MAX[1] MAX[3] MAX[8] DISPMAX2[0]
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100111 1
101000 1
101001 1
101011 1
101100 1
101101 1
101111 1
110001 1
110011 1
110101 1
110111 1
111001 1
111011 1
111101 1
111110 1
111111 1
.names DISPMAX1[5] MAX[4] MAX[8] MAX[3] MAX[2] MAX[1] DISPMAX2[1]
100000 1
100001 1
100010 1
100011 1
100100 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names MAX[3] MAX[8] MAX[4] MAX[2] MAX[1] DISPMAX1[5] DISPMAX2[2]
000001 1
000011 1
000101 1
000111 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100001 1
101001 1
101011 1
101101 1
110001 1
110011 1
110101 1
110111 1
111001 1
111011 1
111101 1
111111 1
.names DISPMAX1[5] MAX[2] MAX[3] MAX[4] MAX[8] MAX[1] DISPMAX2[4]
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101110 1
101111 1
110000 1
110001 1
110010 1
110011 1
110110 1
110111 1
111000 1
111001 1
111010 1
111011 1
111101 1
111110 1
111111 1
.names MAX[4] MAX[3] MAX[8] MAX[2] DISPMAX1[5] MAX[1] DISPMAX2[5]
000010 1
000011 1
000110 1
000111 1
001010 1
001011 1
001110 1
001111 1
010010 1
011010 1
011011 1
011110 1
011111 1
100110 1
100111 1
101010 1
101011 1
101110 1
101111 1
110010 1
110011 1
110110 1
110111 1
111010 1
111011 1
111110 1
111111 1
.names EN_DISP MAX[4] MAX[8] RES_DISP MAX[2] MAX[3] DISPMAX2[6]
000000 1
000001 1
000010 1
000011 1
001000 1
001001 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010101 1
010110 1
010111 1
011000 1
011001 1
011010 1
011011 1
.names MAX[3] MAX[1] MAX[4] MAX[2] $abc$12226$new_n129_
0000 1
0001 1
0011 1
0110 1
1000 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names MAX[4] MAX[3] MAX[1] MAX[2] $abc$12226$new_n130_
0000 1
0010 1
0100 1
0101 1
0110 1
1001 1
1010 1
1011 1
1101 1
1111 1
.names DISPMAX1[5] $abc$12226$new_n130_ MAX[0] $abc$12226$new_n129_ MAX[8] DISPMAX3[0]
10000 1
10001 1
10011 1
10101 1
10111 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names MAX[3] MAX[4] MAX[1] MAX[2] MAX[8] $abc$12226$new_n132_
00000 1
00010 1
00100 1
00110 1
01000 1
01010 1
01110 1
10010 1
10100 1
10110 1
11000 1
11100 1
11110 1
.names DISPMAX1[5] $abc$12226$new_n129_ MAX[0] $abc$12226$new_n130_ $abc$12226$new_n132_ DISPMAX3[1]
10000 1
10001 1
10010 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names $abc$12226$new_n132_ $abc$12226$new_n130_ MAX[0] DISPMAX1[5] $abc$12226$new_n129_ DISPMAX3[2]
00010 1
00011 1
00110 1
00111 1
01010 1
01011 1
01110 1
01111 1
10010 1
10110 1
10111 1
11010 1
11011 1
.names MAX[0] $abc$12226$new_n129_ $abc$12226$new_n130_ MAX[8] DISPMAX1[5] DISPMAX3[3]
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10011 1
10101 1
10111 1
11011 1
11101 1
11111 1
.names DISPMAX1[5] $abc$12226$new_n130_ MAX[0] $abc$12226$new_n129_ MAX[8] DISPMAX3[4]
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$12226$new_n132_ MAX[0] $abc$12226$new_n129_ $abc$12226$new_n130_ DISPMAX1[5] DISPMAX3[5]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10011 1
10111 1
11011 1
11101 1
.names MAX[8] MAX[1] MAX[3] MAX[4] MAX[2] MAX[0] $abc$12226$new_n138_
000010 1
000011 1
000100 1
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
010000 1
010001 1
010010 1
010100 1
010101 1
010110 1
010111 1
011010 1
011011 1
011100 1
.names EN_DISP $abc$12226$new_n138_ RES_DISP DISPMAX3[6]
000 1
010 1
011 1
.names DISPMAX1[5] NUM[4] NUM[3] NUM[1] NUM[2] DISPNUM1[5]
10000 1
10001 1
10010 1
10011 1
10100 1
.names DISPMAX1[5] NUM[0] NUM[2] NUM[4] NUM[3] NUM[1] DISPNUM2[0]
100000 1
100010 1
100011 1
100100 1
100101 1
101001 1
110001 1
111010 1
.names NUM[1] NUM[3] NUM[2] NUM[4] NUM[0] DISPMAX1[5] DISPNUM2[1]
000001 1
000101 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011101 1
011111 1
100101 1
100111 1
101001 1
101101 1
101111 1
110001 1
110101 1
110111 1
111001 1
111011 1
111101 1
111111 1
.names NUM[2] NUM[0] NUM[4] NUM[3] NUM[1] DISPMAX1[5] DISPNUM2[2]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010101 1
011001 1
011011 1
011101 1
011111 1
100011 1
100101 1
101001 1
101011 1
101101 1
101111 1
110001 1
110011 1
110111 1
111001 1
111011 1
111101 1
111111 1
.names NUM[4] NUM[2] NUM[0] NUM[1] NUM[3] DISPMAX1[5] DISPNUM2[3]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010111 1
011011 1
011101 1
100011 1
100101 1
100111 1
101001 1
101011 1
101101 1
101111 1
110001 1
110011 1
110101 1
110111 1
111001 1
111011 1
111101 1
111111 1
.names NUM[1] NUM[3] NUM[2] NUM[0] NUM[4] DISPMAX1[5] DISPNUM2[4]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
010001 1
010011 1
010101 1
010111 1
011011 1
011101 1
011111 1
100011 1
100101 1
100111 1
101001 1
101011 1
101101 1
101111 1
110001 1
110011 1
110101 1
110111 1
111001 1
111011 1
111101 1
111111 1
.names NUM[1] NUM[0] NUM[3] NUM[2] NUM[4] DISPMAX1[5] DISPNUM2[5]
000001 1
000011 1
000111 1
001001 1
001011 1
001101 1
001111 1
010101 1
010111 1
011001 1
011011 1
011101 1
011111 1
100001 1
100011 1
100101 1
100111 1
101001 1
101011 1
101111 1
110001 1
110011 1
110111 1
111011 1
111101 1
111111 1
.names RES_DISP NUM[1] NUM[2] NUM[3] NUM[4] NUM[0] $abc$12226$new_n147_
100000 1
100001 1
100011 1
110100 1
110101 1
111001 1
.names EN_DISP $abc$12226$new_n147_ DISPNUM2[6]
00 1
.names EN_DISP MAX[8] RES_DISP SIGN
000 1
010 1
011 1
.names STATO[2] START STATO[0] STATO[1] MAR[4] $abc$12226$new_n94_ $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2374[0]
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
000110 1
000111 1
001000 1
001001 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
110000 1
110001 1
110010 1
110100 1
110101 1
110110 1
111000 1
111001 1
111010 1
111100 1
111101 1
111110 1
.names STATO[2] STATO[0] STATO[1] $abc$12226$new_n94_ MAR[4] START $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2374[1]
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
010001 1
010011 1
010101 1
010111 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
.names $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2374[0] STATO[1] STATO[2] $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2374[2]
001 1
010 1
011 1
.names STATO[1] NUM[0] $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2399[0]
10 1
.names STATO[1] NUM[0] NUM[1] $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2399[1]
101 1
110 1
.names STATO[1] NUM[2] NUM[0] NUM[1] $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2399[2]
1011 1
1100 1
1101 1
1110 1
.names STATO[1] NUM[3] NUM[0] NUM[1] NUM[2] $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2399[3]
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names STATO[1] NUM[4] NUM[0] NUM[1] NUM[3] NUM[2] $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2399[4]
101111 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
.names STATO[2] MAR[0] $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2448[0]
10 1
.names STATO[2] MAR[1] MAR[0] $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2448[1]
101 1
110 1
.names STATO[2] MAR[2] MAR[1] MAR[0] $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2448[2]
1011 1
1100 1
1101 1
1110 1
.names STATO[2] MAR[3] MAR[2] MAR[1] MAR[0] $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2448[3]
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names STATO[2] MAR[4] $abc$12226$new_n94_ $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2448[4]
101 1
110 1
.names STATO[1] $abc$12226$new_n109_ $abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2457
10 1
.names STATO[2] STATO[0] STATO[1] START MAR[4] $abc$12226$new_n94_ $abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7051
010100 1
010101 1
010110 1
010111 1
100000 1
100001 1
100010 1
100100 1
100101 1
100110 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names STATO[0] STATO[1] STATO[2] START $abc$12226$new_n109_ FLAG $abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6913
011000 1
011001 1
011010 1
011011 1
011100 1
011101 1
011110 1
011111 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
110011 1
110111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names RESET $abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y
0 1
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2374[0] E=$true Q=STATO[0] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2374[1] E=$true Q=STATO[1] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2374[2] E=$true Q=STATO[2] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=STATO[0] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6825 Q=RES_DISP R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2399[3] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6913 Q=NUM[3] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[2] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6945 Q=TEMP[2] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[1] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6945 Q=TEMP[1] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[0] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6945 Q=TEMP[0] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2448[4] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7051 Q=MAR[4] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2448[3] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7051 Q=MAR[3] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2448[2] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7051 Q=MAR[2] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2448[1] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7051 Q=MAR[1] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2448[0] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7051 Q=MAR[0] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2399[4] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6913 Q=NUM[4] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2399[1] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6913 Q=NUM[1] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2399[2] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6913 Q=NUM[2] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2399[0] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6913 Q=NUM[0] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2352 E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7692 Q=EN_DISP R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$abc$12226$abc$8985$auto$simplemap.cc:309:simplemap_bmux$2457 E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7743 Q=FLAG R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[8] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7822 Q=MAX[8] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[7] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7822 Q=MAX[7] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[6] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7822 Q=MAX[6] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[5] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7822 Q=MAX[5] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[4] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7822 Q=MAX[4] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[3] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7822 Q=MAX[3] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[2] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7822 Q=MAX[2] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[1] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7822 Q=MAX[1] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[0] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$7822 Q=MAX[0] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[8] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6945 Q=TEMP[8] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[7] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6945 Q=TEMP[7] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[6] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6945 Q=TEMP[6] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[5] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6945 Q=TEMP[5] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[4] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6945 Q=TEMP[4] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.subckt dffsre C=CLOCK D=$auto$alumacc.cc:485:replace_alu$755.A[3] E=$abc$12226$abc$8985$auto$opt_dff.cc:219:make_patterns_logic$6945 Q=TEMP[3] R=$abc$12226$techmap$techmap9198$auto$ff.cc:262:slice$2591.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$9136_Y S=$true
.names DISPMAX1[5] DISPMAX1[0]
1 1
.names DISPMAX1[5] DISPMAX1[1]
1 1
.names DISPMAX1[5] DISPMAX1[2]
1 1
.names DISPMAX1[5] DISPMAX1[3]
1 1
.names DISPMAX1[5] DISPMAX1[4]
1 1
.names DISPMAX1[5] DISPMAX2[3]
1 1
.names DISPNUM1[5] DISPNUM1[0]
1 1
.names DISPNUM1[5] DISPNUM1[1]
1 1
.names DISPNUM1[5] DISPNUM1[2]
1 1
.names DISPMAX1[5] DISPNUM1[3]
1 1
.names DISPMAX1[5] DISPNUM1[4]
1 1
.names DISPMAX1[6] DISPNUM1[6]
1 1
.end
