{"vcs1":{"timestamp_begin":1750494093.750496633, "rt":0.99, "ut":0.45, "st":0.09}}
{"vcselab":{"timestamp_begin":1750494094.839598481, "rt":0.74, "ut":0.21, "st":0.08}}
{"link":{"timestamp_begin":1750494095.663810263, "rt":0.20, "ut":0.13, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750494093.362362208}
{"VCS_COMP_START_TIME": 1750494093.362362208}
{"VCS_COMP_END_TIME": 1750494098.419403347}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2613817}}
{"stitch_vcselab": {"peak_mem": 2613876}}
