 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 21:08:21 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (SDFFRQX2M)               0.56       0.56 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.56 f
  ALU/B[7] (ALU_16B_test_1)                               0.00       0.56 f
  ALU/div_56/b[7] (ALU_16B_DW_div_uns_0)                  0.00       0.56 f
  ALU/div_56/U71/Y (NOR2X1M)                              0.18       0.73 r
  ALU/div_56/U68/Y (AND3X1M)                              0.20       0.94 r
  ALU/div_56/U66/Y (AND2X1M)                              0.16       1.10 r
  ALU/div_56/U63/Y (AND4X1M)                              0.25       1.35 r
  ALU/div_56/U41/Y (CLKMX2X2M)                            0.24       1.59 f
  ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.03 f
  ALU/div_56/U64/Y (AND3X1M)                              0.32       2.35 f
  ALU/div_56/U47/Y (CLKMX2X2M)                            0.24       2.59 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.08 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.31 r
  ALU/div_56/U65/Y (AND2X1M)                              0.24       3.56 r
  ALU/div_56/U52/Y (CLKMX2X2M)                            0.27       3.82 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.28 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.61 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       4.91 f
  ALU/div_56/U67/Y (AND2X1M)                              0.28       5.19 f
  ALU/div_56/U56/Y (CLKMX2X2M)                            0.24       5.43 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       5.88 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.21 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.54 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.85 f
  ALU/div_56/U69/Y (AND3X1M)                              0.39       7.24 f
  ALU/div_56/U59/Y (CLKMX2X2M)                            0.25       7.49 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       7.94 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.27 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.60 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       8.93 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.23 f
  ALU/div_56/U70/Y (AND2X1M)                              0.32       9.56 f
  ALU/div_56/U61/Y (CLKMX2X2M)                            0.25       9.81 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.46      10.26 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.33      10.59 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.33      10.92 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.33      11.25 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.33      11.58 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.31      11.89 f
  ALU/div_56/U72/Y (AND2X1M)                              0.34      12.22 f
  ALU/div_56/U62/Y (CLKMX2X2M)                            0.24      12.46 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)        0.45      12.91 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)        0.33      13.24 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)        0.33      13.57 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)        0.33      13.90 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)        0.33      14.23 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)        0.33      14.55 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)        0.31      14.86 f
  ALU/div_56/quotient[0] (ALU_16B_DW_div_uns_0)           0.00      14.86 f
  ALU/U64/Y (OAI2BB1X2M)                                  0.19      15.06 f
  ALU/U63/Y (AOI211X2M)                                   0.21      15.26 r
  ALU/U60/Y (AOI31X2M)                                    0.12      15.38 f
  ALU/ALU_OUT_reg[0]/D (SDFFRQX2M)                        0.00      15.38 f
  data arrival time                                                 15.38

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -15.38
  --------------------------------------------------------------------------
  slack (MET)                                                        4.01


  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (SDFFRQX2M)               0.56       0.56 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.56 f
  ALU/B[7] (ALU_16B_test_1)                               0.00       0.56 f
  ALU/div_56/b[7] (ALU_16B_DW_div_uns_0)                  0.00       0.56 f
  ALU/div_56/U71/Y (NOR2X1M)                              0.18       0.73 r
  ALU/div_56/U68/Y (AND3X1M)                              0.20       0.94 r
  ALU/div_56/U66/Y (AND2X1M)                              0.16       1.10 r
  ALU/div_56/U63/Y (AND4X1M)                              0.25       1.35 r
  ALU/div_56/U41/Y (CLKMX2X2M)                            0.24       1.59 f
  ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.03 f
  ALU/div_56/U64/Y (AND3X1M)                              0.32       2.35 f
  ALU/div_56/U47/Y (CLKMX2X2M)                            0.24       2.59 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.08 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.31 r
  ALU/div_56/U65/Y (AND2X1M)                              0.24       3.56 r
  ALU/div_56/U52/Y (CLKMX2X2M)                            0.27       3.82 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.28 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.61 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       4.91 f
  ALU/div_56/U67/Y (AND2X1M)                              0.28       5.19 f
  ALU/div_56/U56/Y (CLKMX2X2M)                            0.24       5.43 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       5.88 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.21 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.54 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.85 f
  ALU/div_56/U69/Y (AND3X1M)                              0.39       7.24 f
  ALU/div_56/U59/Y (CLKMX2X2M)                            0.25       7.49 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       7.94 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.27 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.60 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       8.93 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.23 f
  ALU/div_56/U70/Y (AND2X1M)                              0.32       9.56 f
  ALU/div_56/U61/Y (CLKMX2X2M)                            0.25       9.81 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.46      10.26 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.33      10.59 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.33      10.92 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.33      11.25 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.33      11.58 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.31      11.89 f
  ALU/div_56/U72/Y (AND2X1M)                              0.34      12.22 f
  ALU/div_56/quotient[1] (ALU_16B_DW_div_uns_0)           0.00      12.22 f
  ALU/U71/Y (OAI2BB1X2M)                                  0.25      12.47 f
  ALU/U70/Y (AOI211X2M)                                   0.21      12.68 r
  ALU/U67/Y (AOI31X2M)                                    0.12      12.80 f
  ALU/ALU_OUT_reg[1]/D (SDFFRQX2M)                        0.00      12.80 f
  data arrival time                                                 12.80

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -12.80
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (SDFFRQX2M)               0.56       0.56 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.56 f
  ALU/B[7] (ALU_16B_test_1)                               0.00       0.56 f
  ALU/div_56/b[7] (ALU_16B_DW_div_uns_0)                  0.00       0.56 f
  ALU/div_56/U71/Y (NOR2X1M)                              0.18       0.73 r
  ALU/div_56/U68/Y (AND3X1M)                              0.20       0.94 r
  ALU/div_56/U66/Y (AND2X1M)                              0.16       1.10 r
  ALU/div_56/U63/Y (AND4X1M)                              0.25       1.35 r
  ALU/div_56/U41/Y (CLKMX2X2M)                            0.24       1.59 f
  ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.03 f
  ALU/div_56/U64/Y (AND3X1M)                              0.32       2.35 f
  ALU/div_56/U47/Y (CLKMX2X2M)                            0.24       2.59 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.08 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.31 r
  ALU/div_56/U65/Y (AND2X1M)                              0.24       3.56 r
  ALU/div_56/U52/Y (CLKMX2X2M)                            0.27       3.82 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.28 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.61 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       4.91 f
  ALU/div_56/U67/Y (AND2X1M)                              0.28       5.19 f
  ALU/div_56/U56/Y (CLKMX2X2M)                            0.24       5.43 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       5.88 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.21 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.54 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.85 f
  ALU/div_56/U69/Y (AND3X1M)                              0.39       7.24 f
  ALU/div_56/U59/Y (CLKMX2X2M)                            0.25       7.49 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       7.94 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.27 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.60 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       8.93 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.23 f
  ALU/div_56/U70/Y (AND2X1M)                              0.32       9.56 f
  ALU/div_56/quotient[2] (ALU_16B_DW_div_uns_0)           0.00       9.56 f
  ALU/U80/Y (AOI22X1M)                                    0.20       9.76 r
  ALU/U78/Y (OAI21X2M)                                    0.09       9.84 f
  ALU/U77/Y (AOI221XLM)                                   0.32      10.17 r
  ALU/U74/Y (AOI31X2M)                                    0.14      10.31 f
  ALU/ALU_OUT_reg[2]/D (SDFFRQX2M)                        0.00      10.31 f
  data arrival time                                                 10.31

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.09


  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (SDFFRQX2M)               0.56       0.56 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.56 f
  ALU/B[7] (ALU_16B_test_1)                               0.00       0.56 f
  ALU/div_56/b[7] (ALU_16B_DW_div_uns_0)                  0.00       0.56 f
  ALU/div_56/U71/Y (NOR2X1M)                              0.18       0.73 r
  ALU/div_56/U68/Y (AND3X1M)                              0.20       0.94 r
  ALU/div_56/U66/Y (AND2X1M)                              0.16       1.10 r
  ALU/div_56/U63/Y (AND4X1M)                              0.25       1.35 r
  ALU/div_56/U41/Y (CLKMX2X2M)                            0.24       1.59 f
  ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.03 f
  ALU/div_56/U64/Y (AND3X1M)                              0.32       2.35 f
  ALU/div_56/U47/Y (CLKMX2X2M)                            0.24       2.59 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.08 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.31 r
  ALU/div_56/U65/Y (AND2X1M)                              0.24       3.56 r
  ALU/div_56/U52/Y (CLKMX2X2M)                            0.27       3.82 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.28 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.61 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       4.91 f
  ALU/div_56/U67/Y (AND2X1M)                              0.28       5.19 f
  ALU/div_56/U56/Y (CLKMX2X2M)                            0.24       5.43 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       5.88 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.21 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.54 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.85 f
  ALU/div_56/U69/Y (AND3X1M)                              0.39       7.24 f
  ALU/div_56/quotient[3] (ALU_16B_DW_div_uns_0)           0.00       7.24 f
  ALU/U88/Y (AOI22X1M)                                    0.19       7.43 r
  ALU/U86/Y (OAI21X2M)                                    0.09       7.52 f
  ALU/U85/Y (AOI221XLM)                                   0.32       7.85 r
  ALU/U82/Y (AOI31X2M)                                    0.14       7.99 f
  ALU/ALU_OUT_reg[3]/D (SDFFRQX2M)                        0.00       7.99 f
  data arrival time                                                  7.99

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -7.99
  --------------------------------------------------------------------------
  slack (MET)                                                       11.41


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[1] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U141/Y (BUFX2M)                                     0.28       0.68 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.68 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.83 f
  ALU/mult_49/U107/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U2/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.91 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U10/Y (CLKXOR2X2M)                          0.31       4.80 r
  ALU/mult_49/FS_1/A[7] (ALU_16B_DW01_add_1)              0.00       4.80 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.87 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.24 f
  ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.50 f
  ALU/mult_49/FS_1/U26/Y (OA21X1M)                        0.40       5.90 f
  ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                      0.25       6.14 r
  ALU/mult_49/FS_1/U19/Y (OAI21X1M)                       0.13       6.27 f
  ALU/mult_49/FS_1/U2/Y (AOI21BX2M)                       0.17       6.45 f
  ALU/mult_49/FS_1/U4/Y (XNOR2X2M)                        0.15       6.60 f
  ALU/mult_49/FS_1/SUM[13] (ALU_16B_DW01_add_1)           0.00       6.60 f
  ALU/mult_49/PRODUCT[15] (ALU_16B_DW02_mult_0)           0.00       6.60 f
  ALU/U28/Y (OAI2BB1X2M)                                  0.17       6.77 f
  ALU/ALU_OUT_reg[15]/D (SDFFRQX2M)                       0.00       6.77 f
  data arrival time                                                  6.77

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                       12.64


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[1] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U141/Y (BUFX2M)                                     0.28       0.68 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.68 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.83 f
  ALU/mult_49/U107/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U2/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.91 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U10/Y (CLKXOR2X2M)                          0.31       4.80 r
  ALU/mult_49/FS_1/A[7] (ALU_16B_DW01_add_1)              0.00       4.80 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.87 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.24 f
  ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.50 f
  ALU/mult_49/FS_1/U26/Y (OA21X1M)                        0.40       5.90 f
  ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                      0.25       6.14 r
  ALU/mult_49/FS_1/U20/Y (XOR3XLM)                        0.23       6.38 f
  ALU/mult_49/FS_1/SUM[12] (ALU_16B_DW01_add_1)           0.00       6.38 f
  ALU/mult_49/PRODUCT[14] (ALU_16B_DW02_mult_0)           0.00       6.38 f
  ALU/U27/Y (OAI2BB1X2M)                                  0.19       6.57 f
  ALU/ALU_OUT_reg[14]/D (SDFFRQX2M)                       0.00       6.57 f
  data arrival time                                                  6.57

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -6.57
  --------------------------------------------------------------------------
  slack (MET)                                                       12.85


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[1] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U141/Y (BUFX2M)                                     0.28       0.68 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.68 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.83 f
  ALU/mult_49/U107/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U2/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.91 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U10/Y (CLKXOR2X2M)                          0.31       4.80 r
  ALU/mult_49/FS_1/A[7] (ALU_16B_DW01_add_1)              0.00       4.80 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.87 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.24 f
  ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.50 f
  ALU/mult_49/FS_1/U26/Y (OA21X1M)                        0.40       5.90 f
  ALU/mult_49/FS_1/U22/Y (XNOR2X1M)                       0.14       6.04 f
  ALU/mult_49/FS_1/SUM[11] (ALU_16B_DW01_add_1)           0.00       6.04 f
  ALU/mult_49/PRODUCT[13] (ALU_16B_DW02_mult_0)           0.00       6.04 f
  ALU/U31/Y (OAI2BB1X2M)                                  0.17       6.22 f
  ALU/ALU_OUT_reg[13]/D (SDFFRQX2M)                       0.00       6.22 f
  data arrival time                                                  6.22

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -6.22
  --------------------------------------------------------------------------
  slack (MET)                                                       13.19


  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (SDFFRQX2M)               0.56       0.56 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.56 f
  ALU/B[7] (ALU_16B_test_1)                               0.00       0.56 f
  ALU/div_56/b[7] (ALU_16B_DW_div_uns_0)                  0.00       0.56 f
  ALU/div_56/U71/Y (NOR2X1M)                              0.18       0.73 r
  ALU/div_56/U68/Y (AND3X1M)                              0.20       0.94 r
  ALU/div_56/U66/Y (AND2X1M)                              0.16       1.10 r
  ALU/div_56/U63/Y (AND4X1M)                              0.25       1.35 r
  ALU/div_56/U41/Y (CLKMX2X2M)                            0.24       1.59 f
  ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.03 f
  ALU/div_56/U64/Y (AND3X1M)                              0.32       2.35 f
  ALU/div_56/U47/Y (CLKMX2X2M)                            0.24       2.59 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.08 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.31 r
  ALU/div_56/U65/Y (AND2X1M)                              0.24       3.56 r
  ALU/div_56/U52/Y (CLKMX2X2M)                            0.27       3.82 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.28 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.61 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       4.91 f
  ALU/div_56/U67/Y (AND2X1M)                              0.28       5.19 f
  ALU/div_56/quotient[4] (ALU_16B_DW_div_uns_0)           0.00       5.19 f
  ALU/U96/Y (AOI22X1M)                                    0.18       5.37 r
  ALU/U94/Y (OAI21X2M)                                    0.09       5.46 f
  ALU/U93/Y (AOI221XLM)                                   0.32       5.79 r
  ALU/U90/Y (AOI31X2M)                                    0.14       5.93 f
  ALU/ALU_OUT_reg[4]/D (SDFFRQX2M)                        0.00       5.93 f
  data arrival time                                                  5.93

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -5.93
  --------------------------------------------------------------------------
  slack (MET)                                                       13.47


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[1] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U141/Y (BUFX2M)                                     0.28       0.68 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.68 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.83 f
  ALU/mult_49/U107/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U2/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.91 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U10/Y (CLKXOR2X2M)                          0.31       4.80 r
  ALU/mult_49/FS_1/A[7] (ALU_16B_DW01_add_1)              0.00       4.80 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.87 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.24 f
  ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.50 f
  ALU/mult_49/FS_1/U27/Y (CLKXOR2X2M)                     0.22       5.72 f
  ALU/mult_49/FS_1/SUM[10] (ALU_16B_DW01_add_1)           0.00       5.72 f
  ALU/mult_49/PRODUCT[12] (ALU_16B_DW02_mult_0)           0.00       5.72 f
  ALU/U29/Y (OAI2BB1X2M)                                  0.17       5.89 f
  ALU/ALU_OUT_reg[12]/D (SDFFRQX2M)                       0.00       5.89 f
  data arrival time                                                  5.89

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       13.53


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[1] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U141/Y (BUFX2M)                                     0.28       0.68 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.68 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.83 f
  ALU/mult_49/U107/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U2/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.91 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U10/Y (CLKXOR2X2M)                          0.31       4.80 r
  ALU/mult_49/FS_1/A[7] (ALU_16B_DW01_add_1)              0.00       4.80 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.87 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.24 f
  ALU/mult_49/FS_1/U15/Y (XNOR2X1M)                       0.14       5.38 f
  ALU/mult_49/FS_1/SUM[9] (ALU_16B_DW01_add_1)            0.00       5.38 f
  ALU/mult_49/PRODUCT[11] (ALU_16B_DW02_mult_0)           0.00       5.38 f
  ALU/U30/Y (OAI2BB1X2M)                                  0.17       5.55 f
  ALU/ALU_OUT_reg[11]/D (SDFFRQX2M)                       0.00       5.55 f
  data arrival time                                                  5.55

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -5.55
  --------------------------------------------------------------------------
  slack (MET)                                                       13.86


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[1] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U141/Y (BUFX2M)                                     0.28       0.68 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.68 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.83 f
  ALU/mult_49/U106/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U3/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_3/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_3/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_3/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_3/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_3/CO (ADDFX2M)                         0.55       3.91 r
  ALU/mult_49/S4_3/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U11/Y (CLKXOR2X2M)                          0.26       4.75 f
  ALU/mult_49/FS_1/A[8] (ALU_16B_DW01_add_1)              0.00       4.75 f
  ALU/mult_49/FS_1/U33/Y (NOR2X1M)                        0.13       4.88 r
  ALU/mult_49/FS_1/U18/Y (NAND2BX1M)                      0.15       5.03 r
  ALU/mult_49/FS_1/U17/Y (CLKXOR2X2M)                     0.20       5.23 f
  ALU/mult_49/FS_1/SUM[8] (ALU_16B_DW01_add_1)            0.00       5.23 f
  ALU/mult_49/PRODUCT[10] (ALU_16B_DW02_mult_0)           0.00       5.23 f
  ALU/U33/Y (OAI2BB1X2M)                                  0.17       5.40 f
  ALU/ALU_OUT_reg[10]/D (SDFFRQX2M)                       0.00       5.40 f
  data arrival time                                                  5.40

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -5.40
  --------------------------------------------------------------------------
  slack (MET)                                                       14.01


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[1] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U141/Y (BUFX2M)                                     0.28       0.68 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.68 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.83 f
  ALU/mult_49/U109/Y (NOR2X1M)                            0.19       1.02 r
  ALU/mult_49/U6/Y (AND2X2M)                              0.16       1.18 r
  ALU/mult_49/S1_2_0/CO (ADDFX2M)                         0.54       1.73 r
  ALU/mult_49/S1_3_0/CO (ADDFX2M)                         0.55       2.28 r
  ALU/mult_49/S1_4_0/CO (ADDFX2M)                         0.55       2.83 r
  ALU/mult_49/S1_5_0/CO (ADDFX2M)                         0.55       3.38 r
  ALU/mult_49/S1_6_0/CO (ADDFX2M)                         0.55       3.93 r
  ALU/mult_49/S4_0/S (ADDFX2M)                            0.56       4.49 f
  ALU/mult_49/FS_1/A[5] (ALU_16B_DW01_add_1)              0.00       4.49 f
  ALU/mult_49/FS_1/U14/Y (BUFX2M)                         0.15       4.63 f
  ALU/mult_49/FS_1/SUM[5] (ALU_16B_DW01_add_1)            0.00       4.63 f
  ALU/mult_49/PRODUCT[7] (ALU_16B_DW02_mult_0)            0.00       4.63 f
  ALU/U43/Y (OAI2BB2X1M)                                  0.22       4.86 f
  ALU/U146/Y (AOI221XLM)                                  0.33       5.18 r
  ALU/U143/Y (AOI31X2M)                                   0.14       5.32 f
  ALU/ALU_OUT_reg[7]/D (SDFFRQX2M)                        0.00       5.32 f
  data arrival time                                                  5.32

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -5.32
  --------------------------------------------------------------------------
  slack (MET)                                                       14.08


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[1] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U141/Y (BUFX2M)                                     0.28       0.68 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.68 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.83 f
  ALU/mult_49/U108/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U5/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_1/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_1/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_1/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_1/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_1/CO (ADDFX2M)                         0.55       3.91 r
  ALU/mult_49/S4_1/S (ADDFX2M)                            0.59       4.50 f
  ALU/mult_49/U28/Y (INVX2M)                              0.08       4.58 r
  ALU/mult_49/U27/Y (XNOR2X2M)                            0.09       4.67 f
  ALU/mult_49/FS_1/A[6] (ALU_16B_DW01_add_1)              0.00       4.67 f
  ALU/mult_49/FS_1/U7/Y (INVX2M)                          0.07       4.74 r
  ALU/mult_49/FS_1/U8/Y (INVX2M)                          0.04       4.77 f
  ALU/mult_49/FS_1/SUM[6] (ALU_16B_DW01_add_1)            0.00       4.77 f
  ALU/mult_49/PRODUCT[8] (ALU_16B_DW02_mult_0)            0.00       4.77 f
  ALU/U112/Y (AOI22X1M)                                   0.18       4.95 r
  ALU/U110/Y (AOI31X2M)                                   0.11       5.06 f
  ALU/ALU_OUT_reg[8]/D (SDFFRQX2M)                        0.00       5.06 f
  data arrival time                                                  5.06

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.34


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[1] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U141/Y (BUFX2M)                                     0.28       0.68 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.68 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.83 f
  ALU/mult_49/U107/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U2/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.91 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U10/Y (CLKXOR2X2M)                          0.27       4.76 f
  ALU/mult_49/FS_1/A[7] (ALU_16B_DW01_add_1)              0.00       4.76 f
  ALU/mult_49/FS_1/U5/Y (XNOR2X2M)                        0.13       4.89 f
  ALU/mult_49/FS_1/SUM[7] (ALU_16B_DW01_add_1)            0.00       4.89 f
  ALU/mult_49/PRODUCT[9] (ALU_16B_DW02_mult_0)            0.00       4.89 f
  ALU/U32/Y (OAI2BB1X2M)                                  0.17       5.06 f
  ALU/ALU_OUT_reg[9]/D (SDFFRQX2M)                        0.00       5.06 f
  data arrival time                                                  5.06

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.35


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[1] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U141/Y (BUFX2M)                                     0.28       0.68 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.68 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.83 f
  ALU/mult_49/U109/Y (NOR2X1M)                            0.19       1.02 r
  ALU/mult_49/U6/Y (AND2X2M)                              0.16       1.18 r
  ALU/mult_49/S1_2_0/CO (ADDFX2M)                         0.54       1.73 r
  ALU/mult_49/S1_3_0/CO (ADDFX2M)                         0.55       2.28 r
  ALU/mult_49/S1_4_0/CO (ADDFX2M)                         0.55       2.83 r
  ALU/mult_49/S1_5_0/CO (ADDFX2M)                         0.55       3.38 r
  ALU/mult_49/S1_6_0/S (ADDFX2M)                          0.56       3.93 f
  ALU/mult_49/FS_1/A[4] (ALU_16B_DW01_add_1)              0.00       3.93 f
  ALU/mult_49/FS_1/U13/Y (BUFX2M)                         0.15       4.08 f
  ALU/mult_49/FS_1/SUM[4] (ALU_16B_DW01_add_1)            0.00       4.08 f
  ALU/mult_49/PRODUCT[6] (ALU_16B_DW02_mult_0)            0.00       4.08 f
  ALU/U101/Y (AOI222X1M)                                  0.25       4.33 r
  ALU/U98/Y (AOI31X2M)                                    0.14       4.47 f
  ALU/ALU_OUT_reg[6]/D (SDFFRQX2M)                        0.00       4.47 f
  data arrival time                                                  4.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.47
  --------------------------------------------------------------------------
  slack (MET)                                                       14.93


  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (SDFFRQX2M)               0.56       0.56 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.56 f
  ALU/B[7] (ALU_16B_test_1)                               0.00       0.56 f
  ALU/div_56/b[7] (ALU_16B_DW_div_uns_0)                  0.00       0.56 f
  ALU/div_56/U71/Y (NOR2X1M)                              0.18       0.73 r
  ALU/div_56/U68/Y (AND3X1M)                              0.20       0.94 r
  ALU/div_56/U66/Y (AND2X1M)                              0.16       1.10 r
  ALU/div_56/U63/Y (AND4X1M)                              0.25       1.35 r
  ALU/div_56/U41/Y (CLKMX2X2M)                            0.24       1.59 f
  ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.03 f
  ALU/div_56/U64/Y (AND3X1M)                              0.32       2.35 f
  ALU/div_56/U47/Y (CLKMX2X2M)                            0.22       2.57 f
  ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.46       3.03 f
  ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.31       3.33 f
  ALU/div_56/U65/Y (AND2X1M)                              0.26       3.59 f
  ALU/div_56/quotient[5] (ALU_16B_DW_div_uns_0)           0.00       3.59 f
  ALU/U108/Y (AOI22X1M)                                   0.17       3.76 r
  ALU/U106/Y (OAI21X2M)                                   0.09       3.85 f
  ALU/U105/Y (AOI221XLM)                                  0.32       4.18 r
  ALU/U102/Y (AOI31X2M)                                   0.14       4.32 f
  ALU/ALU_OUT_reg[5]/D (SDFFRQX2M)                        0.00       4.32 f
  data arrival time                                                  4.32

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.32
  --------------------------------------------------------------------------
  slack (MET)                                                       15.08


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U88/Y (NAND3X2M)                       0.27       1.37 f
  U_system_control/U44/Y (NOR2X2M)                        0.26       1.63 r
  U_system_control/U41/Y (INVX2M)                         0.12       1.75 f
  U_system_control/U35/Y (NOR2X2M)                        0.34       2.09 r
  U_system_control/ALU_FUN[3] (system_control_test_1)     0.00       2.09 r
  ALU/ALU_FUN[3] (ALU_16B_test_1)                         0.00       2.09 r
  ALU/U51/Y (INVX2M)                                      0.14       2.23 f
  ALU/U35/Y (NOR3X2M)                                     0.25       2.48 r
  ALU/U58/Y (AOI21X2M)                                    0.10       2.58 f
  ALU/OUT_VALID_reg/D (SDFFRQX1M)                         0.00       2.58 f
  data arrival time                                                  2.58

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/OUT_VALID_reg/CK (SDFFRQX1M)                        0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -2.58
  --------------------------------------------------------------------------
  slack (MET)                                                       16.83


  Startpoint: ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)        0.44       0.44 f
  ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)        0.44       0.44 f
  ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)        0.44       0.44 f
  ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)        0.44       0.44 f
  ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)        0.44       0.44 f
  ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)        0.44       0.44 f
  ALU/OUT_VALID_reg/SI (SDFFRQX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/OUT_VALID_reg/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U101/Y (MX2X2M)                        0.18       1.92 r
  U_system_control/U102/Y (MX3X1M)                        0.21       2.13 r
  U_system_control/Address[0] (system_control_test_1)     0.00       2.13 r
  U5/Y (BUFX2M)                                           0.36       2.49 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.49 r
  REGISTER/U374/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U151/Y (BUFX2M)                                0.17       2.78 f
  REGISTER/U150/Y (INVX2M)                                0.77       3.56 r
  REGISTER/U373/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U355/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U354/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[7]/D (SDFFRQX2M)                    0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[7]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.69


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U101/Y (MX2X2M)                        0.18       1.92 r
  U_system_control/U102/Y (MX3X1M)                        0.21       2.13 r
  U_system_control/Address[0] (system_control_test_1)     0.00       2.13 r
  U5/Y (BUFX2M)                                           0.36       2.49 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.49 r
  REGISTER/U374/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U151/Y (BUFX2M)                                0.17       2.78 f
  REGISTER/U150/Y (INVX2M)                                0.77       3.56 r
  REGISTER/U372/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U351/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U350/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[6]/D (SDFFRQX2M)                    0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[6]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.69


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U101/Y (MX2X2M)                        0.18       1.92 r
  U_system_control/U102/Y (MX3X1M)                        0.21       2.13 r
  U_system_control/Address[0] (system_control_test_1)     0.00       2.13 r
  U5/Y (BUFX2M)                                           0.36       2.49 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.49 r
  REGISTER/U374/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U151/Y (BUFX2M)                                0.17       2.78 f
  REGISTER/U150/Y (INVX2M)                                0.77       3.56 r
  REGISTER/U371/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U347/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U346/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[5]/D (SDFFRQX2M)                    0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[5]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.69


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U101/Y (MX2X2M)                        0.18       1.92 r
  U_system_control/U102/Y (MX3X1M)                        0.21       2.13 r
  U_system_control/Address[0] (system_control_test_1)     0.00       2.13 r
  U5/Y (BUFX2M)                                           0.36       2.49 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.49 r
  REGISTER/U374/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U151/Y (BUFX2M)                                0.17       2.78 f
  REGISTER/U148/Y (INVX2M)                                0.77       3.56 r
  REGISTER/U370/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U343/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U342/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[4]/D (SDFFRQX2M)                    0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[4]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.69


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U101/Y (MX2X2M)                        0.18       1.92 r
  U_system_control/U102/Y (MX3X1M)                        0.21       2.13 r
  U_system_control/Address[0] (system_control_test_1)     0.00       2.13 r
  U5/Y (BUFX2M)                                           0.36       2.49 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.49 r
  REGISTER/U374/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U151/Y (BUFX2M)                                0.17       2.78 f
  REGISTER/U148/Y (INVX2M)                                0.77       3.56 r
  REGISTER/U369/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U339/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U338/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[3]/D (SDFFRQX2M)                    0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[3]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.69


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U101/Y (MX2X2M)                        0.18       1.92 r
  U_system_control/U102/Y (MX3X1M)                        0.21       2.13 r
  U_system_control/Address[0] (system_control_test_1)     0.00       2.13 r
  U5/Y (BUFX2M)                                           0.36       2.49 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.49 r
  REGISTER/U374/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U151/Y (BUFX2M)                                0.17       2.78 f
  REGISTER/U148/Y (INVX2M)                                0.77       3.56 r
  REGISTER/U368/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U335/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U334/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[2]/D (SDFFRQX2M)                    0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[2]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.69


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U101/Y (MX2X2M)                        0.18       1.92 r
  U_system_control/U102/Y (MX3X1M)                        0.21       2.13 r
  U_system_control/Address[0] (system_control_test_1)     0.00       2.13 r
  U5/Y (BUFX2M)                                           0.36       2.49 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.49 r
  REGISTER/U374/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U151/Y (BUFX2M)                                0.17       2.78 f
  REGISTER/U150/Y (INVX2M)                                0.77       3.56 r
  REGISTER/U333/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U331/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U330/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[1]/D (SDFFRQX2M)                    0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[1]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.69


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U101/Y (MX2X2M)                        0.18       1.92 r
  U_system_control/U102/Y (MX3X1M)                        0.21       2.13 r
  U_system_control/Address[0] (system_control_test_1)     0.00       2.13 r
  U5/Y (BUFX2M)                                           0.36       2.49 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.49 r
  REGISTER/U374/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U151/Y (BUFX2M)                                0.17       2.78 f
  REGISTER/U148/Y (INVX2M)                                0.77       3.56 r
  REGISTER/U367/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U327/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U326/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[0]/D (SDFFRQX2M)                    0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[0]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.69


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U171/Y (NAND2X2M)                              0.25       3.73 f
  REGISTER/U199/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[0][1]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][1]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U171/Y (NAND2X2M)                              0.25       3.73 f
  REGISTER/U198/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[0][0]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][0]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U171/Y (NAND2X2M)                              0.25       3.73 f
  REGISTER/U200/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[0][2]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][2]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U171/Y (NAND2X2M)                              0.25       3.73 f
  REGISTER/U201/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[0][3]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][3]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U171/Y (NAND2X2M)                              0.25       3.73 f
  REGISTER/U202/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[0][4]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][4]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U171/Y (NAND2X2M)                              0.25       3.73 f
  REGISTER/U203/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[0][5]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][5]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U171/Y (NAND2X2M)                              0.25       3.73 f
  REGISTER/U204/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[0][6]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][6]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U171/Y (NAND2X2M)                              0.25       3.73 f
  REGISTER/U205/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[0][7]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][7]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U164/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U229/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[5][7]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][7]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U164/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U228/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[5][6]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][6]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U164/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U227/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[5][5]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][5]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U164/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U226/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[5][4]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][4]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U164/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U225/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[5][3]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][3]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U164/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U224/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[5][2]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][2]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U164/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U223/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[5][1]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][1]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U164/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U222/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[5][0]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][0]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U163/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U221/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[4][7]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][7]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U163/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U220/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[4][6]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][6]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U163/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U219/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[4][5]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][5]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U163/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U218/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[4][4]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][4]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U163/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U217/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[4][3]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][3]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U163/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U216/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[4][2]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][2]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U163/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U215/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[4][1]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][1]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U163/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U214/Y (OAI2BB2X1M)                            0.28       4.00 f
  REGISTER/Reg_File_reg[4][0]/D (SDFFRQX2M)               0.00       4.00 f
  data arrival time                                                  4.00

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][0]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.40


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U167/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U298/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[12][7]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][7]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U167/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U297/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[12][6]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][6]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U167/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U296/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[12][5]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][5]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U167/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U295/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[12][4]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][4]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U167/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U294/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[12][3]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][3]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U167/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U293/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[12][2]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][2]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U167/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U292/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[12][1]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][1]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U167/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U291/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[12][0]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][0]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U168/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U306/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[13][7]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][7]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U168/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U305/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[13][6]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][6]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U168/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U304/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[13][5]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][5]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U168/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U303/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[13][4]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][4]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U168/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U302/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[13][3]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][3]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U168/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U301/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[13][2]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][2]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U168/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U300/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[13][1]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][1]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U144/Y (NOR2BX2M)                              0.28       3.48 r
  REGISTER/U168/Y (NAND2X2M)                              0.24       3.72 f
  REGISTER/U299/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[13][0]/D (SDFFRQX2M)              0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][0]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U157/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U266/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[8][7]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][7]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U157/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U265/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[8][6]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][6]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U157/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U264/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[8][5]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][5]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U157/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U263/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[8][4]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][4]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U157/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U262/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[8][3]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][3]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U157/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U261/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[8][2]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][2]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U157/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U260/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[8][1]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][1]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U157/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U259/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[8][0]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][0]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U158/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U274/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[9][7]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][7]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U158/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U273/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[9][6]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][6]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U158/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U272/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[9][5]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][5]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U158/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U271/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[9][4]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][4]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U158/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U270/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[9][3]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][3]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U158/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U269/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[9][2]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][2]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U158/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U268/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[9][1]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][1]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U158/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U267/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[9][0]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][0]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U156/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U211/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[1][5]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][5]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U156/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U210/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[1][4]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][4]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U156/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U213/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[1][7]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][7]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U156/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U207/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[1][1]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][1]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U156/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U209/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[1][3]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][3]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U156/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U208/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[1][2]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][2]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U156/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U212/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[1][6]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][6]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U100/Y (MX2X2M)                        0.27       2.00 f
  U_system_control/U104/Y (MX3X1M)                        0.28       2.28 f
  U_system_control/Address[1] (system_control_test_1)     0.00       2.28 f
  U6/Y (BUFX2M)                                           0.41       2.69 f
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.69 f
  REGISTER/U375/Y (INVX2M)                                0.18       2.87 r
  REGISTER/U152/Y (BUFX2M)                                0.13       2.99 r
  REGISTER/U149/Y (INVX2M)                                0.21       3.20 f
  REGISTER/U142/Y (NOR2X2M)                               0.27       3.47 r
  REGISTER/U156/Y (NAND2X2M)                              0.24       3.71 f
  REGISTER/U206/Y (OAI2BB2X1M)                            0.28       3.99 f
  REGISTER/Reg_File_reg[1][0]/D (SDFFRQX2M)               0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][0]/CK (SDFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.41


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.27       2.00 f
  U_system_control/U38/Y (MX3X1M)                         0.79       2.79 f
  U_system_control/Address[3] (system_control_test_1)     0.00       2.79 f
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.79 f
  REGISTER/U184/Y (NOR2BX2M)                              0.23       3.02 r
  REGISTER/U146/Y (NOR2BX2M)                              0.28       3.30 r
  REGISTER/U162/Y (NAND2X2M)                              0.23       3.54 f
  REGISTER/U325/Y (OAI2BB2X1M)                            0.28       3.82 f
  REGISTER/Reg_File_reg[3][5]/D (SDFFSQX2M)               0.00       3.82 f
  data arrival time                                                  3.82

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[3][5]/CK (SDFFSQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U159/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U282/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[10][7]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][7]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U159/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U281/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[10][6]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][6]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U159/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U280/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[10][5]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][5]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U159/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U279/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[10][4]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][4]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U159/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U278/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[10][3]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][3]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U159/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U277/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[10][2]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][2]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U159/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U276/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[10][1]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][1]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U159/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U275/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[10][0]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][0]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U169/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U314/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[14][7]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][7]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U169/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U313/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[14][6]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][6]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U169/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U312/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[14][5]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][5]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U169/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U311/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[14][4]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][4]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U169/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U310/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[14][3]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][3]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U169/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U309/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[14][2]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][2]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U169/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U308/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[14][1]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][1]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U155/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U169/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U307/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[14][0]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][0]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.27       2.00 f
  U_system_control/U38/Y (MX3X1M)                         0.79       2.79 f
  U_system_control/Address[3] (system_control_test_1)     0.00       2.79 f
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.79 f
  REGISTER/U184/Y (NOR2BX2M)                              0.23       3.02 r
  REGISTER/U154/Y (NOR2BX2M)                              0.28       3.30 r
  REGISTER/U161/Y (NAND2X2M)                              0.23       3.53 f
  REGISTER/U324/Y (OAI2BB2X1M)                            0.28       3.82 f
  REGISTER/Reg_File_reg[2][7]/D (SDFFSQX1M)               0.00       3.82 f
  data arrival time                                                  3.82

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[2][7]/CK (SDFFSQX1M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U143/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U160/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U290/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[11][7]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][7]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U143/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U160/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U289/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[11][6]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][6]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U143/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U160/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U288/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[11][5]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][5]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U143/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U160/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U287/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[11][4]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][4]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U143/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U160/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U286/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[11][3]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][3]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U143/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U160/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U285/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[11][2]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][2]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U143/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U160/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U284/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[11][1]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][1]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U143/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U160/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U283/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[11][0]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][0]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[15][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U143/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U170/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U316/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[15][1]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[15][1]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (SDFFRQX2M)     1.10       1.10 r
  U_system_control/U106/Y (INVX2M)                        0.30       1.40 f
  U_system_control/U31/Y (NOR2X2M)                        0.34       1.74 r
  U_system_control/U82/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U38/Y (MX3X1M)                         0.89       2.81 r
  U_system_control/Address[3] (system_control_test_1)     0.00       2.81 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       2.81 r
  REGISTER/U185/Y (AND2X2M)                               0.24       3.05 r
  REGISTER/U143/Y (NOR2BX2M)                              0.27       3.32 r
  REGISTER/U170/Y (NAND2X2M)                              0.25       3.57 f
  REGISTER/U315/Y (OAI2BB2X1M)                            0.28       3.84 f
  REGISTER/Reg_File_reg[15][0]/D (SDFFRQX2M)              0.00       3.84 f
  data arrival time                                                  3.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[15][0]/CK (SDFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: RX/DUT3/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U7/Y (BUFX2M)                                           0.16      54.43 f
  RX/RX_IN (UART_RX_TOP_test_1)                           0.00      54.43 f
  RX/DUT3/RX_IN (data_sampling_test_1)                    0.00      54.43 f
  RX/DUT3/U12/Y (OA21X2M)                                 0.33      54.76 f
  RX/DUT3/U11/Y (AOI21X2M)                                0.12      54.88 r
  RX/DUT3/U8/Y (OAI31X1M)                                 0.10      54.98 f
  RX/DUT3/sampled_bit_reg/D (SDFFRQX2M)                   0.00      54.98 f
  data arrival time                                                 54.98

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT3/sampled_bit_reg/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.39     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                -54.98
  --------------------------------------------------------------------------
  slack (MET)                                                      215.73


  Startpoint: RX/DUT4/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT4/par_err_reg/CK (SDFFRQX2M)                      0.00       0.00 r
  RX/DUT4/par_err_reg/Q (SDFFRQX2M)                       0.91       0.91 r
  RX/DUT4/par_err (parity_check_test_1)                   0.00       0.91 r
  RX/Parity_Error (UART_RX_TOP_test_1)                    0.00       0.91 r
  parity_error (out)                                      0.00       0.91 r
  data arrival time                                                  0.91

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                      215.92


  Startpoint: RX/DUT7/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT7/stp_err_reg/CK (SDFFRQX2M)       0.00       0.00 r
  RX/DUT7/stp_err_reg/Q (SDFFRQX2M)        0.91       0.91 r
  RX/DUT7/stp_err (stop_check_test_1)      0.00       0.91 r
  RX/Stop_Error (UART_RX_TOP_test_1)       0.00       0.91 r
  framing_error (out)                      0.00       0.91 r
  data arrival time                                   0.91

  clock RX_CLK (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  output external delay                  -54.26     216.84
  data required time                                216.84
  -----------------------------------------------------------
  data required time                                216.84
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (MET)                                       215.93


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U7/Y (BUFX2M)                                           0.16      54.43 f
  RX/RX_IN (UART_RX_TOP_test_1)                           0.00      54.43 f
  RX/DUT3/RX_IN (data_sampling_test_1)                    0.00      54.43 f
  RX/DUT3/U7/Y (INVX2M)                                   0.07      54.50 r
  RX/DUT3/U15/Y (OAI2BB2X1M)                              0.07      54.57 f
  RX/DUT3/majority_reg[1]/D (SDFFRQX2M)                   0.00      54.57 f
  data arrival time                                                 54.57

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT3/majority_reg[1]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                -54.57
  --------------------------------------------------------------------------
  slack (MET)                                                      216.13


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U7/Y (BUFX2M)                                           0.16      54.43 f
  RX/RX_IN (UART_RX_TOP_test_1)                           0.00      54.43 f
  RX/DUT3/RX_IN (data_sampling_test_1)                    0.00      54.43 f
  RX/DUT3/U7/Y (INVX2M)                                   0.07      54.50 r
  RX/DUT3/U13/Y (OAI2BB2X1M)                              0.07      54.57 f
  RX/DUT3/majority_reg[0]/D (SDFFRQX2M)                   0.00      54.57 f
  data arrival time                                                 54.57

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT3/majority_reg[0]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                -54.57
  --------------------------------------------------------------------------
  slack (MET)                                                      216.13


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.01      54.27 r
  U7/Y (BUFX2M)                                           0.14      54.41 r
  RX/RX_IN (UART_RX_TOP_test_1)                           0.00      54.41 r
  RX/DUT1/RX_IN (FSM_test_1)                              0.00      54.41 r
  RX/DUT1/U12/Y (OAI211X2M)                               0.10      54.51 f
  RX/DUT1/current_state_reg[0]/D (SDFFRQX2M)              0.00      54.51 f
  data arrival time                                                 54.51

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT1/current_state_reg[0]/CK (SDFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                -54.51
  --------------------------------------------------------------------------
  slack (MET)                                                      216.19


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter_test_1)           0.00       0.55 f
  RX/DUT5/edge_cnt[0] (deserializer_test_1)               0.00       0.55 f
  RX/DUT5/U62/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT5/U63/Y (OAI2B2X1M)                               0.20       0.97 r
  RX/DUT5/U66/Y (NAND4BBX1M)                              0.19       1.16 f
  RX/DUT5/U23/Y (OR4X1M)                                  0.42       1.58 f
  RX/DUT5/U16/Y (NOR2X2M)                                 0.34       1.91 r
  RX/DUT5/U22/Y (NOR3BX2M)                                0.33       2.24 r
  RX/DUT5/U25/Y (NAND2X2M)                                0.11       2.35 f
  RX/DUT5/U24/Y (OAI2BB2X1M)                              0.23       2.58 f
  RX/DUT5/P_DATA_reg[4]/D (SDFFRQX2M)                     0.00       2.58 f
  data arrival time                                                  2.58

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[4]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.58
  --------------------------------------------------------------------------
  slack (MET)                                                      268.12


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter_test_1)           0.00       0.55 f
  RX/DUT5/edge_cnt[0] (deserializer_test_1)               0.00       0.55 f
  RX/DUT5/U62/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT5/U63/Y (OAI2B2X1M)                               0.20       0.97 r
  RX/DUT5/U66/Y (NAND4BBX1M)                              0.19       1.16 f
  RX/DUT5/U23/Y (OR4X1M)                                  0.42       1.58 f
  RX/DUT5/U16/Y (NOR2X2M)                                 0.34       1.91 r
  RX/DUT5/U22/Y (NOR3BX2M)                                0.33       2.24 r
  RX/DUT5/U27/Y (NAND2X2M)                                0.11       2.35 f
  RX/DUT5/U26/Y (OAI2BB2X1M)                              0.23       2.58 f
  RX/DUT5/P_DATA_reg[6]/D (SDFFRQX2M)                     0.00       2.58 f
  data arrival time                                                  2.58

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[6]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.58
  --------------------------------------------------------------------------
  slack (MET)                                                      268.12


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.95       0.95 r
  RX/DUT1/U22/Y (INVX2M)                                  0.17       1.12 f
  RX/DUT1/U18/Y (NAND3X2M)                                0.16       1.28 r
  RX/DUT1/U4/Y (INVX2M)                                   0.11       1.38 f
  RX/DUT1/U39/Y (OR4X1M)                                  0.38       1.77 f
  RX/DUT1/enable (FSM_test_1)                             0.00       1.77 f
  RX/DUT2/enable (edge_bit_counter_test_1)                0.00       1.77 f
  RX/DUT2/U8/Y (INVX2M)                                   0.14       1.91 r
  RX/DUT2/U14/Y (NOR2X2M)                                 0.07       1.98 f
  RX/DUT2/U7/Y (INVX2M)                                   0.17       2.14 r
  RX/DUT2/U22/Y (AOI32X1M)                                0.18       2.32 f
  RX/DUT2/U21/Y (OAI22X1M)                                0.20       2.52 r
  RX/DUT2/bit_cnt_reg[1]/D (SDFFRQX2M)                    0.00       2.52 r
  data arrival time                                                  2.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/bit_cnt_reg[1]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                      268.29


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter_test_1)           0.00       0.55 f
  RX/DUT5/edge_cnt[0] (deserializer_test_1)               0.00       0.55 f
  RX/DUT5/U62/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT5/U63/Y (OAI2B2X1M)                               0.20       0.97 r
  RX/DUT5/U66/Y (NAND4BBX1M)                              0.19       1.16 f
  RX/DUT5/U23/Y (OR4X1M)                                  0.42       1.58 f
  RX/DUT5/U16/Y (NOR2X2M)                                 0.34       1.91 r
  RX/DUT5/U39/Y (NAND3X2M)                                0.15       2.06 f
  RX/DUT5/U38/Y (OAI2BB2X1M)                              0.24       2.30 f
  RX/DUT5/P_DATA_reg[5]/D (SDFFRQX2M)                     0.00       2.30 f
  data arrival time                                                  2.30

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[5]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter_test_1)           0.00       0.55 f
  RX/DUT5/edge_cnt[0] (deserializer_test_1)               0.00       0.55 f
  RX/DUT5/U62/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT5/U63/Y (OAI2B2X1M)                               0.20       0.97 r
  RX/DUT5/U66/Y (NAND4BBX1M)                              0.19       1.16 f
  RX/DUT5/U23/Y (OR4X1M)                                  0.42       1.58 f
  RX/DUT5/U16/Y (NOR2X2M)                                 0.34       1.91 r
  RX/DUT5/U33/Y (NAND3X2M)                                0.15       2.06 f
  RX/DUT5/U32/Y (OAI2BB2X1M)                              0.24       2.30 f
  RX/DUT5/P_DATA_reg[1]/D (SDFFRQX2M)                     0.00       2.30 f
  data arrival time                                                  2.30

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[1]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter_test_1)           0.00       0.55 f
  RX/DUT5/edge_cnt[0] (deserializer_test_1)               0.00       0.55 f
  RX/DUT5/U62/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT5/U63/Y (OAI2B2X1M)                               0.20       0.97 r
  RX/DUT5/U66/Y (NAND4BBX1M)                              0.19       1.16 f
  RX/DUT5/U23/Y (OR4X1M)                                  0.42       1.58 f
  RX/DUT5/U16/Y (NOR2X2M)                                 0.34       1.91 r
  RX/DUT5/U37/Y (NAND3X2M)                                0.15       2.06 f
  RX/DUT5/U36/Y (OAI2BB2X1M)                              0.24       2.30 f
  RX/DUT5/P_DATA_reg[3]/D (SDFFRQX2M)                     0.00       2.30 f
  data arrival time                                                  2.30

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[3]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter_test_1)           0.00       0.55 f
  RX/DUT5/edge_cnt[0] (deserializer_test_1)               0.00       0.55 f
  RX/DUT5/U62/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT5/U63/Y (OAI2B2X1M)                               0.20       0.97 r
  RX/DUT5/U66/Y (NAND4BBX1M)                              0.19       1.16 f
  RX/DUT5/U23/Y (OR4X1M)                                  0.42       1.58 f
  RX/DUT5/U16/Y (NOR2X2M)                                 0.34       1.91 r
  RX/DUT5/U35/Y (NAND3X2M)                                0.15       2.06 f
  RX/DUT5/U34/Y (OAI2BB2X1M)                              0.24       2.30 f
  RX/DUT5/P_DATA_reg[2]/D (SDFFRQX2M)                     0.00       2.30 f
  data arrival time                                                  2.30

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[2]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter_test_1)           0.00       0.55 f
  RX/DUT5/edge_cnt[0] (deserializer_test_1)               0.00       0.55 f
  RX/DUT5/U62/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT5/U63/Y (OAI2B2X1M)                               0.20       0.97 r
  RX/DUT5/U66/Y (NAND4BBX1M)                              0.19       1.16 f
  RX/DUT5/U23/Y (OR4X1M)                                  0.42       1.58 f
  RX/DUT5/U16/Y (NOR2X2M)                                 0.34       1.91 r
  RX/DUT5/U31/Y (NAND3BX2M)                               0.15       2.06 f
  RX/DUT5/U30/Y (OAI2BB2X1M)                              0.24       2.30 f
  RX/DUT5/P_DATA_reg[0]/D (SDFFRQX2M)                     0.00       2.30 f
  data arrival time                                                  2.30

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[0]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter_test_1)           0.00       0.55 f
  RX/DUT5/edge_cnt[0] (deserializer_test_1)               0.00       0.55 f
  RX/DUT5/U62/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT5/U63/Y (OAI2B2X1M)                               0.20       0.97 r
  RX/DUT5/U66/Y (NAND4BBX1M)                              0.19       1.16 f
  RX/DUT5/U23/Y (OR4X1M)                                  0.42       1.58 f
  RX/DUT5/U16/Y (NOR2X2M)                                 0.34       1.91 r
  RX/DUT5/U41/Y (NAND3BX2M)                               0.15       2.06 f
  RX/DUT5/U40/Y (OAI2BB2X1M)                              0.24       2.30 f
  RX/DUT5/P_DATA_reg[7]/D (SDFFRQX2M)                     0.00       2.30 f
  data arrival time                                                  2.30

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[7]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.95       0.95 r
  RX/DUT1/U22/Y (INVX2M)                                  0.17       1.12 f
  RX/DUT1/U18/Y (NAND3X2M)                                0.16       1.28 r
  RX/DUT1/U4/Y (INVX2M)                                   0.11       1.38 f
  RX/DUT1/U39/Y (OR4X1M)                                  0.38       1.77 f
  RX/DUT1/enable (FSM_test_1)                             0.00       1.77 f
  RX/DUT2/enable (edge_bit_counter_test_1)                0.00       1.77 f
  RX/DUT2/U8/Y (INVX2M)                                   0.14       1.91 r
  RX/DUT2/U14/Y (NOR2X2M)                                 0.07       1.98 f
  RX/DUT2/U7/Y (INVX2M)                                   0.17       2.14 r
  RX/DUT2/U18/Y (OAI32X1M)                                0.13       2.28 f
  RX/DUT2/bit_cnt_reg[0]/D (SDFFRQX2M)                    0.00       2.28 f
  data arrival time                                                  2.28

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/bit_cnt_reg[0]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                      268.42


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.95       0.95 r
  RX/DUT1/U22/Y (INVX2M)                                  0.17       1.12 f
  RX/DUT1/U18/Y (NAND3X2M)                                0.16       1.28 r
  RX/DUT1/U4/Y (INVX2M)                                   0.11       1.38 f
  RX/DUT1/U39/Y (OR4X1M)                                  0.38       1.77 f
  RX/DUT1/enable (FSM_test_1)                             0.00       1.77 f
  RX/DUT2/enable (edge_bit_counter_test_1)                0.00       1.77 f
  RX/DUT2/U8/Y (INVX2M)                                   0.14       1.91 r
  RX/DUT2/U14/Y (NOR2X2M)                                 0.07       1.98 f
  RX/DUT2/U7/Y (INVX2M)                                   0.17       2.14 r
  RX/DUT2/U27/Y (NOR2X2M)                                 0.06       2.21 f
  RX/DUT2/edge_cnt_reg[0]/D (SDFFRQX2M)                   0.00       2.21 f
  data arrival time                                                  2.21

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.95       0.95 r
  RX/DUT1/U22/Y (INVX2M)                                  0.17       1.12 f
  RX/DUT1/U18/Y (NAND3X2M)                                0.16       1.28 r
  RX/DUT1/U4/Y (INVX2M)                                   0.11       1.38 f
  RX/DUT1/U39/Y (OR4X1M)                                  0.38       1.77 f
  RX/DUT1/enable (FSM_test_1)                             0.00       1.77 f
  RX/DUT2/enable (edge_bit_counter_test_1)                0.00       1.77 f
  RX/DUT2/U8/Y (INVX2M)                                   0.14       1.91 r
  RX/DUT2/U14/Y (NOR2X2M)                                 0.07       1.98 f
  RX/DUT2/U7/Y (INVX2M)                                   0.17       2.14 r
  RX/DUT2/U25/Y (NOR2X2M)                                 0.06       2.21 f
  RX/DUT2/edge_cnt_reg[4]/D (SDFFRQX2M)                   0.00       2.21 f
  data arrival time                                                  2.21

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[4]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.95       0.95 r
  RX/DUT1/U22/Y (INVX2M)                                  0.17       1.12 f
  RX/DUT1/U18/Y (NAND3X2M)                                0.16       1.28 r
  RX/DUT1/U4/Y (INVX2M)                                   0.11       1.38 f
  RX/DUT1/U39/Y (OR4X1M)                                  0.38       1.77 f
  RX/DUT1/enable (FSM_test_1)                             0.00       1.77 f
  RX/DUT2/enable (edge_bit_counter_test_1)                0.00       1.77 f
  RX/DUT2/U8/Y (INVX2M)                                   0.14       1.91 r
  RX/DUT2/U14/Y (NOR2X2M)                                 0.07       1.98 f
  RX/DUT2/U7/Y (INVX2M)                                   0.17       2.14 r
  RX/DUT2/U15/Y (NOR2BX2M)                                0.06       2.21 f
  RX/DUT2/edge_cnt_reg[1]/D (SDFFRQX2M)                   0.00       2.21 f
  data arrival time                                                  2.21

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[1]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.95       0.95 r
  RX/DUT1/U22/Y (INVX2M)                                  0.17       1.12 f
  RX/DUT1/U18/Y (NAND3X2M)                                0.16       1.28 r
  RX/DUT1/U4/Y (INVX2M)                                   0.11       1.38 f
  RX/DUT1/U39/Y (OR4X1M)                                  0.38       1.77 f
  RX/DUT1/enable (FSM_test_1)                             0.00       1.77 f
  RX/DUT2/enable (edge_bit_counter_test_1)                0.00       1.77 f
  RX/DUT2/U8/Y (INVX2M)                                   0.14       1.91 r
  RX/DUT2/U14/Y (NOR2X2M)                                 0.07       1.98 f
  RX/DUT2/U7/Y (INVX2M)                                   0.17       2.14 r
  RX/DUT2/U17/Y (NOR2BX2M)                                0.06       2.21 f
  RX/DUT2/edge_cnt_reg[3]/D (SDFFRQX2M)                   0.00       2.21 f
  data arrival time                                                  2.21

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[3]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.95       0.95 r
  RX/DUT1/U22/Y (INVX2M)                                  0.17       1.12 f
  RX/DUT1/U18/Y (NAND3X2M)                                0.16       1.28 r
  RX/DUT1/U4/Y (INVX2M)                                   0.11       1.38 f
  RX/DUT1/U39/Y (OR4X1M)                                  0.38       1.77 f
  RX/DUT1/enable (FSM_test_1)                             0.00       1.77 f
  RX/DUT2/enable (edge_bit_counter_test_1)                0.00       1.77 f
  RX/DUT2/U8/Y (INVX2M)                                   0.14       1.91 r
  RX/DUT2/U14/Y (NOR2X2M)                                 0.07       1.98 f
  RX/DUT2/U7/Y (INVX2M)                                   0.17       2.14 r
  RX/DUT2/U16/Y (NOR2BX2M)                                0.06       2.21 f
  RX/DUT2/edge_cnt_reg[2]/D (SDFFRQX2M)                   0.00       2.21 f
  data arrival time                                                  2.21

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[2]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter_test_1)           0.00       0.55 f
  RX/DUT5/edge_cnt[0] (deserializer_test_1)               0.00       0.55 f
  RX/DUT5/U62/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT5/U63/Y (OAI2B2X1M)                               0.20       0.97 r
  RX/DUT5/U66/Y (NAND4BBX1M)                              0.19       1.16 f
  RX/DUT5/U23/Y (OR4X1M)                                  0.42       1.58 f
  RX/DUT5/U19/Y (NAND2X2M)                                0.13       1.71 r
  RX/DUT5/U29/Y (OAI21X2M)                                0.09       1.80 f
  RX/DUT5/U42/Y (AO2B2X2M)                                0.30       2.10 f
  RX/DUT5/i_reg[1]/D (SDFFRQX2M)                          0.00       2.10 f
  data arrival time                                                  2.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/i_reg[1]/CK (SDFFRQX2M)                         0.00     271.10 r
  library setup time                                     -0.39     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter_test_1)           0.00       0.55 f
  RX/DUT5/edge_cnt[0] (deserializer_test_1)               0.00       0.55 f
  RX/DUT5/U62/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT5/U63/Y (OAI2B2X1M)                               0.20       0.97 r
  RX/DUT5/U66/Y (NAND4BBX1M)                              0.19       1.16 f
  RX/DUT5/U23/Y (OR4X1M)                                  0.42       1.58 f
  RX/DUT5/U19/Y (NAND2X2M)                                0.13       1.71 r
  RX/DUT5/U29/Y (OAI21X2M)                                0.09       1.80 f
  RX/DUT5/U18/Y (AOI21X2M)                                0.12       1.92 r
  RX/DUT5/U17/Y (OAI32X1M)                                0.10       2.01 f
  RX/DUT5/i_reg[2]/D (SDFFRQX2M)                          0.00       2.01 f
  data arrival time                                                  2.01

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/i_reg[2]/CK (SDFFRQX2M)                         0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                      268.69


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/U46/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT2/U47/Y (OAI2B2X1M)                               0.20       0.97 r
  RX/DUT2/U50/Y (NAND4BBX1M)                              0.21       1.18 f
  RX/DUT2/U54/Y (NOR4X1M)                                 0.25       1.43 r
  RX/DUT2/U24/Y (AND3X2M)                                 0.24       1.67 r
  RX/DUT2/U30/Y (NAND2X2M)                                0.07       1.74 f
  RX/DUT2/U29/Y (CLKXOR2X2M)                              0.19       1.93 r
  RX/DUT2/U28/Y (NOR2X2M)                                 0.04       1.97 f
  RX/DUT2/bit_cnt_reg[3]/D (SDFFRQX2M)                    0.00       1.97 f
  data arrival time                                                  1.97

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/bit_cnt_reg[3]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                      268.74


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.95       0.95 r
  RX/DUT1/U22/Y (INVX2M)                                  0.17       1.12 f
  RX/DUT1/U18/Y (NAND3X2M)                                0.16       1.28 r
  RX/DUT1/U4/Y (INVX2M)                                   0.11       1.38 f
  RX/DUT1/U39/Y (OR4X1M)                                  0.38       1.77 f
  RX/DUT1/enable (FSM_test_1)                             0.00       1.77 f
  RX/DUT2/enable (edge_bit_counter_test_1)                0.00       1.77 f
  RX/DUT2/U8/Y (INVX2M)                                   0.14       1.91 r
  RX/DUT2/U19/Y (NOR2X2M)                                 0.06       1.96 f
  RX/DUT2/bit_cnt_reg[2]/D (SDFFRQX2M)                    0.00       1.96 f
  data arrival time                                                  1.96

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/bit_cnt_reg[2]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.74


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter_test_1)           0.00       0.55 f
  RX/DUT5/edge_cnt[0] (deserializer_test_1)               0.00       0.55 f
  RX/DUT5/U62/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT5/U63/Y (OAI2B2X1M)                               0.20       0.97 r
  RX/DUT5/U66/Y (NAND4BBX1M)                              0.19       1.16 f
  RX/DUT5/U23/Y (OR4X1M)                                  0.42       1.58 f
  RX/DUT5/U19/Y (NAND2X2M)                                0.13       1.71 r
  RX/DUT5/U6/Y (NAND2X2M)                                 0.08       1.79 f
  RX/DUT5/U28/Y (OAI22X1M)                                0.18       1.98 r
  RX/DUT5/i_reg[0]/D (SDFFRQX2M)                          0.00       1.98 r
  data arrival time                                                  1.98

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/i_reg[0]/CK (SDFFRQX2M)                         0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                      268.83


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT4/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter_test_1)           0.00       0.55 f
  RX/DUT4/edge_cnt[0] (parity_check_test_1)               0.00       0.55 f
  RX/DUT4/U24/Y (NOR2BX1M)                                0.22       0.76 f
  RX/DUT4/U25/Y (OAI2B2X1M)                               0.21       0.98 r
  RX/DUT4/U28/Y (NAND4BBX1M)                              0.21       1.19 f
  RX/DUT4/U32/Y (NOR4X1M)                                 0.21       1.40 r
  RX/DUT4/U6/Y (NAND2X2M)                                 0.10       1.50 f
  RX/DUT4/U4/Y (OAI2BB2X1M)                               0.23       1.73 f
  RX/DUT4/par_err_reg/D (SDFFRQX2M)                       0.00       1.73 f
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT4/par_err_reg/CK (SDFFRQX2M)                      0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                      268.97


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.95       0.95 r
  RX/DUT1/U22/Y (INVX2M)                                  0.17       1.12 f
  RX/DUT1/U18/Y (NAND3X2M)                                0.16       1.28 r
  RX/DUT1/U4/Y (INVX2M)                                   0.11       1.38 f
  RX/DUT1/U29/Y (AOI31X2M)                                0.15       1.54 r
  RX/DUT1/U27/Y (OAI211X2M)                               0.11       1.65 f
  RX/DUT1/current_state_reg[1]/D (SDFFRQX2M)              0.00       1.65 f
  data arrival time                                                  1.65

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT1/current_state_reg[1]/CK (SDFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                      269.05


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.95       0.95 r
  RX/DUT1/U22/Y (INVX2M)                                  0.17       1.12 f
  RX/DUT1/U18/Y (NAND3X2M)                                0.16       1.28 r
  RX/DUT1/U33/Y (NOR4X1M)                                 0.10       1.38 f
  RX/DUT1/U32/Y (AOI31X2M)                                0.15       1.53 r
  RX/DUT1/U31/Y (OAI21X2M)                                0.08       1.61 f
  RX/DUT1/current_state_reg[2]/D (SDFFRQX2M)              0.00       1.61 f
  data arrival time                                                  1.61

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                      269.10


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT4/expected_parity_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.78       0.78 f
  RX/DUT1/U16/Y (NOR3X2M)                                 0.48       1.26 r
  RX/DUT1/par_chk_en (FSM_test_1)                         0.00       1.26 r
  RX/DUT4/par_chk_en (parity_check_test_1)                0.00       1.26 r
  RX/DUT4/U11/Y (INVX2M)                                  0.09       1.35 f
  RX/DUT4/U10/Y (OAI2BB2X1M)                              0.24       1.59 f
  RX/DUT4/expected_parity_reg/D (SDFFRQX2M)               0.00       1.59 f
  data arrival time                                                  1.59

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT4/expected_parity_reg/CK (SDFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                      269.11


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT7/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.95       0.95 r
  RX/DUT1/U19/Y (NAND3X2M)                                0.24       1.19 f
  RX/DUT1/U5/Y (INVX2M)                                   0.14       1.32 r
  RX/DUT1/stp_chk_en (FSM_test_1)                         0.00       1.32 r
  RX/DUT7/stp_chk_en (stop_check_test_1)                  0.00       1.32 r
  RX/DUT7/U5/Y (INVX2M)                                   0.05       1.38 f
  RX/DUT7/U3/Y (OAI2BB2X1M)                               0.21       1.59 f
  RX/DUT7/stp_err_reg/D (SDFFRQX2M)                       0.00       1.59 f
  data arrival time                                                  1.59

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT7/stp_err_reg/CK (SDFFRQX2M)                      0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                      269.11


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT6/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (SDFFRQX2M)              0.78       0.78 f
  RX/DUT1/U17/Y (NOR3X2M)                                 0.42       1.20 r
  RX/DUT1/strt_chk_en (FSM_test_1)                        0.00       1.20 r
  RX/DUT6/strt_chk_en (strt_check_test_1)                 0.00       1.20 r
  RX/DUT6/U2/Y (AO2B2X2M)                                 0.36       1.57 f
  RX/DUT6/strt_glitch_reg/D (SDFFRQX2M)                   0.00       1.57 f
  data arrival time                                                  1.57

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT6/strt_glitch_reg/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.39     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                      269.14


  Startpoint: RX/DUT4/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT4/par_err_reg/CK (SDFFRQX2M)                      0.00       0.00 r
  RX/DUT4/par_err_reg/Q (SDFFRQX2M)                       0.76       0.76 f
  RX/DUT4/par_err (parity_check_test_1)                   0.00       0.76 f
  RX/DUT5/test_si (deserializer_test_1)                   0.00       0.76 f
  RX/DUT5/P_DATA_reg[0]/SI (SDFFRQX2M)                    0.00       0.76 f
  data arrival time                                                  0.76

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[0]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.59     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                      269.75


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.55       0.55 f
  RX/DUT2/edge_cnt_reg[1]/SI (SDFFRQX2M)                  0.00       0.55 f
  data arrival time                                                  0.55

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[1]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.52     270.57
  data required time                                               270.57
  --------------------------------------------------------------------------
  data required time                                               270.57
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                      270.03


  Startpoint: RX/DUT5/i_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/i_reg[0]/CK (SDFFRQX2M)          0.00       0.00 r
  RX/DUT5/i_reg[0]/Q (SDFFRQX2M)           0.45       0.45 r
  RX/DUT5/U45/Y (INVX2M)                   0.11       0.56 f
  RX/DUT5/i_reg[1]/SI (SDFFRQX2M)          0.00       0.56 f
  data arrival time                                   0.56

  clock RX_CLK (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  RX/DUT5/i_reg[1]/CK (SDFFRQX2M)          0.00     271.10 r
  library setup time                      -0.51     270.59
  data required time                                270.59
  -----------------------------------------------------------
  data required time                                270.59
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       270.03


  Startpoint: RX/DUT5/i_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/i_reg[1]/CK (SDFFRQX2M)          0.00       0.00 r
  RX/DUT5/i_reg[1]/Q (SDFFRQX2M)           0.46       0.46 r
  RX/DUT5/U47/Y (INVX2M)                   0.09       0.56 f
  RX/DUT5/i_reg[2]/SI (SDFFRQX2M)          0.00       0.56 f
  data arrival time                                   0.56

  clock RX_CLK (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  RX/DUT5/i_reg[2]/CK (SDFFRQX2M)          0.00     271.10 r
  library setup time                      -0.50     270.59
  data required time                                270.59
  -----------------------------------------------------------
  data required time                                270.59
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       270.04


  Startpoint: RX/DUT2/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[3]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[3]/Q (SDFFRQX2M)                   0.53       0.53 f
  RX/DUT2/edge_cnt_reg[4]/SI (SDFFRQX2M)                  0.00       0.53 f
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[4]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.52     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                      270.05


  Startpoint: RX/DUT2/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[1]/Q (SDFFRQX2M)                   0.53       0.53 f
  RX/DUT2/edge_cnt_reg[2]/SI (SDFFRQX2M)                  0.00       0.53 f
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[2]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.52     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                      270.05


  Startpoint: RX/DUT2/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[2]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[2]/Q (SDFFRQX2M)                   0.53       0.53 f
  RX/DUT2/edge_cnt_reg[3]/SI (SDFFRQX2M)                  0.00       0.53 f
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[3]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.52     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                      270.05


  Startpoint: RX/DUT2/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[4]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[4]/Q (SDFFRQX2M)                   0.52       0.52 f
  RX/DUT2/edge_cnt[4] (edge_bit_counter_test_1)           0.00       0.52 f
  RX/DUT3/edge_cnt[4] (data_sampling_test_1)              0.00       0.52 f
  RX/DUT3/majority_reg[0]/SI (SDFFRQX2M)                  0.00       0.52 f
  data arrival time                                                  0.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT3/majority_reg[0]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.51     270.58
  data required time                                               270.58
  --------------------------------------------------------------------------
  data required time                                               270.58
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                      270.07


  Startpoint: RX/DUT2/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[0]/Q (SDFFRQX2M)                    0.45       0.45 r
  RX/DUT2/U34/Y (INVX2M)                                  0.07       0.52 f
  RX/DUT2/bit_cnt_reg[1]/SI (SDFFRQX2M)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/bit_cnt_reg[1]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.50     270.60
  data required time                                               270.60
  --------------------------------------------------------------------------
  data required time                                               270.60
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


  Startpoint: RX/DUT3/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT4/expected_parity_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/sampled_bit_reg/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT3/sampled_bit_reg/Q (SDFFRQX2M)                   0.50       0.50 f
  RX/DUT3/sampled_bit (data_sampling_test_1)              0.00       0.50 f
  RX/DUT4/sampled_bit (parity_check_test_1)               0.00       0.50 f
  RX/DUT4/expected_parity_reg/SI (SDFFRQX2M)              0.00       0.50 f
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT4/expected_parity_reg/CK (SDFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.51     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                      270.09


  Startpoint: RX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[0]/Q (SDFFRQX2M)              0.42       0.42 r
  RX/DUT1/U20/Y (INVX2M)                                  0.09       0.51 f
  RX/DUT1/current_state_reg[1]/SI (SDFFRQX2M)             0.00       0.51 f
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT1/current_state_reg[1]/CK (SDFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.50     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                      270.09


  Startpoint: RX/DUT1/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[1]/Q (SDFFRQX2M)              0.50       0.50 f
  RX/DUT1/current_state_reg[2]/SI (SDFFRQX2M)             0.00       0.50 f
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.51     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                      270.09


  Startpoint: RX/DUT2/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[1]/Q (SDFFRQX2M)                    0.44       0.44 r
  RX/DUT2/U23/Y (INVX2M)                                  0.07       0.51 f
  RX/DUT2/bit_cnt_reg[2]/SI (SDFFRQX2M)                   0.00       0.51 f
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/bit_cnt_reg[2]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.50     270.60
  data required time                                               270.60
  --------------------------------------------------------------------------
  data required time                                               270.60
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                      270.09


  Startpoint: RX/DUT5/i_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT6/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/i_reg[2]/CK (SDFFRQX2M)                         0.00       0.00 r
  RX/DUT5/i_reg[2]/Q (SDFFRQX2M)                          0.41       0.41 r
  RX/DUT5/U48/Y (INVX2M)                                  0.09       0.50 f
  RX/DUT5/test_so (deserializer_test_1)                   0.00       0.50 f
  RX/DUT6/test_si (strt_check_test_1)                     0.00       0.50 f
  RX/DUT6/strt_glitch_reg/SI (SDFFRQX2M)                  0.00       0.50 f
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT6/strt_glitch_reg/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.50     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                      270.09


  Startpoint: RX/DUT2/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[2]/Q (SDFFRQX2M)                    0.49       0.49 f
  RX/DUT2/bit_cnt_reg[3]/SI (SDFFRQX2M)                   0.00       0.49 f
  data arrival time                                                  0.49

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/bit_cnt_reg[3]/CK (SDFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.51     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                      270.10


  Startpoint: RX/DUT2/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[3]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[3]/Q (SDFFRQX2M)                    0.47       0.47 f
  RX/DUT2/edge_cnt_reg[0]/SI (SDFFRQX2M)                  0.00       0.47 f
  data arrival time                                                  0.47

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.51     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      270.12


  Startpoint: RX/DUT5/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[7]/Q (SDFFRQX2M)                     0.47       0.47 f
  RX/DUT5/i_reg[0]/SI (SDFFRQX2M)                         0.00       0.47 f
  data arrival time                                                  0.47

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/i_reg[0]/CK (SDFFRQX2M)                         0.00     271.10 r
  library setup time                                     -0.51     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      270.12


  Startpoint: RX/DUT3/majority_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/majority_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT3/majority_reg[0]/Q (SDFFRQX2M)                   0.47       0.47 f
  RX/DUT3/majority_reg[1]/SI (SDFFRQX2M)                  0.00       0.47 f
  data arrival time                                                  0.47

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT3/majority_reg[1]/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.51     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      270.12


  Startpoint: RX/DUT5/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[2]/Q (SDFFRQX2M)                     0.47       0.47 f
  RX/DUT5/P_DATA_reg[3]/SI (SDFFRQX2M)                    0.00       0.47 f
  data arrival time                                                  0.47

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[3]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.50     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      270.13


  Startpoint: RX/DUT5/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[3]/Q (SDFFRQX2M)                     0.46       0.46 f
  RX/DUT5/P_DATA_reg[4]/SI (SDFFRQX2M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[4]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.50     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.13


  Startpoint: RX/DUT5/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[4]/Q (SDFFRQX2M)                     0.46       0.46 f
  RX/DUT5/P_DATA_reg[5]/SI (SDFFRQX2M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[5]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.50     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.13


  Startpoint: RX/DUT5/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[0]/Q (SDFFRQX2M)                     0.46       0.46 f
  RX/DUT5/P_DATA_reg[1]/SI (SDFFRQX2M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[1]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.50     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.13


  Startpoint: RX/DUT5/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[1]/Q (SDFFRQX2M)                     0.46       0.46 f
  RX/DUT5/P_DATA_reg[2]/SI (SDFFRQX2M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[2]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.50     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.13


  Startpoint: RX/DUT5/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[5]/Q (SDFFRQX2M)                     0.46       0.46 f
  RX/DUT5/P_DATA_reg[6]/SI (SDFFRQX2M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[6]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.50     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.13


  Startpoint: RX/DUT5/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[6]/Q (SDFFRQX2M)                     0.46       0.46 f
  RX/DUT5/P_DATA_reg[7]/SI (SDFFRQX2M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[7]/CK (SDFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.50     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.13


  Startpoint: RX/DUT4/expected_parity_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT4/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT4/expected_parity_reg/CK (SDFFRQX2M)              0.00       0.00 r
  RX/DUT4/expected_parity_reg/Q (SDFFRQX2M)               0.46       0.46 f
  RX/DUT4/par_err_reg/SI (SDFFRQX2M)                      0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT4/par_err_reg/CK (SDFFRQX2M)                      0.00     271.10 r
  library setup time                                     -0.50     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.14


  Startpoint: RSTSYNC2/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX/DUT1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RSTSYNC2/sync_reg_reg[1]/CK (SDFFRQX1M)                 0.00       0.00 r
  RSTSYNC2/sync_reg_reg[1]/Q (SDFFRQX1M)                  0.45       0.45 f
  RSTSYNC2/SYNC_RST (RST_SYNC_NUM_STAGES2_test_1)         0.00       0.45 f
  RX/test_si1 (UART_RX_TOP_test_1)                        0.00       0.45 f
  RX/DUT1/test_si (FSM_test_1)                            0.00       0.45 f
  RX/DUT1/current_state_reg[0]/SI (SDFFRQX2M)             0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT1/current_state_reg[0]/CK (SDFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.50     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                      270.14


  Startpoint: RX/DUT3/majority_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/majority_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT3/majority_reg[1]/Q (SDFFRQX2M)                   0.45       0.45 f
  RX/DUT3/sampled_bit_reg/SI (SDFFRQX2M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT3/sampled_bit_reg/CK (SDFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.50     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                      270.14


  Startpoint: pulse_gen/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: RX/DUT7/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/rcv_flop_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  pulse_gen/rcv_flop_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  pulse_gen/test_so (pulse_gen_test_1)                    0.00       0.45 f
  RX/test_si3 (UART_RX_TOP_test_1)                        0.00       0.45 f
  RX/DUT7/test_si (stop_check_test_1)                     0.00       0.45 f
  RX/DUT7/stp_err_reg/SI (SDFFRQX2M)                      0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT7/stp_err_reg/CK (SDFFRQX2M)                      0.00     271.10 r
  library setup time                                     -0.50     270.60
  data required time                                               270.60
  --------------------------------------------------------------------------
  data required time                                               270.60
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                      270.15


  Startpoint: clock_divider_TX/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: pulse_gen/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  clock_divider_TX/flag_reg/CK (SDFFRX1M)                 0.00    8410.20 r
  clock_divider_TX/flag_reg/Q (SDFFRX1M)                  0.50    8410.70 f
  clock_divider_TX/test_so (ClkDiv_test_1)                0.00    8410.70 f
  pulse_gen/test_si (pulse_gen_test_1)                    0.00    8410.70 f
  pulse_gen/pls_flop_reg/SI (SDFFRQX1M)                   0.00    8410.70 f
  data arrival time                                               8410.70

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  pulse_gen/pls_flop_reg/CK (SDFFRQX1M)                   0.00    8681.30 r
  library setup time                                     -0.51    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                              -8410.70
  --------------------------------------------------------------------------
  slack (MET)                                                      270.09


  Startpoint: RX/DUT6/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RX/DUT6/strt_glitch_reg/CK (SDFFRQX2M)                  0.00    8410.20 r
  RX/DUT6/strt_glitch_reg/Q (SDFFRQX2M)                   0.46    8410.67 f
  RX/DUT6/strt_glitch (strt_check_test_1)                 0.00    8410.67 f
  RX/test_so2 (UART_RX_TOP_test_1)                        0.00    8410.67 f
  TX/test_si (UART_TX_test_1)                             0.00    8410.67 f
  TX/DUT1/test_si (Serializer_test_1)                     0.00    8410.67 f
  TX/DUT1/COUNT_reg[0]/SI (SDFFRQX2M)                     0.00    8410.67 f
  data arrival time                                               8410.67

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/COUNT_reg[0]/CK (SDFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.50    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                              -8410.67
  --------------------------------------------------------------------------
  slack (MET)                                                      270.12


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (SDFFRQX2M)              0.50       0.50 f
  TX/DUT2/U10/Y (NOR2X2M)                                 0.17       0.67 r
  TX/DUT2/U6/Y (OAI2BB1X2M)                               0.17       0.84 r
  TX/DUT2/mux_sel[0] (uart_fsm_test_1)                    0.00       0.84 r
  TX/DUT4/mux_sel[0] (mux)                                0.00       0.84 r
  TX/DUT4/U5/Y (INVX2M)                                   0.06       0.90 f
  TX/DUT4/U3/Y (OAI21X4M)                                 0.69       1.59 r
  TX/DUT4/TX_OUT (mux)                                    0.00       1.59 r
  TX/TX_OUT (UART_TX_test_1)                              0.00       1.59 r
  UART_TX_O (out)                                         0.00       1.59 r
  data arrival time                                                  1.59

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  output external delay                               -1736.30    6945.00
  data required time                                              6945.00
  --------------------------------------------------------------------------
  data required time                                              6945.00
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                     6943.41


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT3/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3_test_1)            0.00       0.41 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.41 r
  FIFO/MEM/U175/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U172/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U171/Y (MX2X2M)                                0.25       1.64 f
  FIFO/MEM/rdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  FIFO/RD_DATA[5] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  TX/P_DATA[5] (UART_TX_test_1)                           0.00       1.64 f
  TX/DUT3/P_DATA[5] (parity_calc_test_1)                  0.00       1.64 f
  TX/DUT3/U2/Y (XOR3XLM)                                  0.49       2.13 f
  TX/DUT3/U7/Y (XOR3XLM)                                  0.45       2.58 r
  TX/DUT3/U5/Y (OAI2BB2X1M)                               0.08       2.66 f
  TX/DUT3/par_bit_reg/D (SDFFRQX2M)                       0.00       2.66 f
  data arrival time                                                  2.66

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT3/par_bit_reg/CK (SDFFRQX2M)                      0.00    8681.30 r
  library setup time                                     -0.40    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: FIFO/RD/r_binary_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rempty_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[1]/Q (SDFFRQX2M)                   0.82       0.82 r
  FIFO/RD/U23/Y (CLKXOR2X2M)                              0.46       1.27 f
  FIFO/RD/U15/Y (CLKXOR2X2M)                              0.28       1.56 r
  FIFO/RD/U27/Y (CLKXOR2X2M)                              0.29       1.85 f
  FIFO/RD/U24/Y (NOR4X1M)                                 0.25       2.10 r
  FIFO/RD/rempty_reg/D (SDFFSQX1M)                        0.00       2.10 r
  data arrival time                                                  2.10

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/rempty_reg/CK (SDFFSQX1M)                       0.00    8681.30 r
  library setup time                                     -0.33    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.86


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/SER_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3_test_1)            0.00       0.41 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.41 r
  FIFO/MEM/U175/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U183/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U182/Y (MX2X2M)                                0.24       1.64 f
  FIFO/MEM/rdata[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  FIFO/RD_DATA[0] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  TX/P_DATA[0] (UART_TX_test_1)                           0.00       1.64 f
  TX/DUT1/P_DATA[0] (Serializer_test_1)                   0.00       1.64 f
  TX/DUT1/U4/Y (AO22X1M)                                  0.31       1.95 f
  TX/DUT1/SER_DATA_reg/D (SDFFRQX2M)                      0.00       1.95 f
  data arrival time                                                  1.95

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/SER_DATA_reg/CK (SDFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.40    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.95


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3_test_1)            0.00       0.41 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.41 r
  FIFO/MEM/U175/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U177/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U176/Y (MX2X2M)                                0.25       1.65 f
  FIFO/MEM/rdata[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.65 f
  FIFO/RD_DATA[2] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.65 f
  TX/P_DATA[2] (UART_TX_test_1)                           0.00       1.65 f
  TX/DUT1/P_DATA[2] (Serializer_test_1)                   0.00       1.65 f
  TX/DUT1/U38/Y (AOI22X1M)                                0.20       1.85 r
  TX/DUT1/U37/Y (OAI2B1X2M)                               0.09       1.93 f
  TX/DUT1/S_DATA_reg[1]/D (SDFFRQX2M)                     0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[1]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.97


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3_test_1)            0.00       0.41 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.41 r
  FIFO/MEM/U175/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U180/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U179/Y (MX2X2M)                                0.25       1.64 f
  FIFO/MEM/rdata[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  FIFO/RD_DATA[3] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  TX/P_DATA[3] (UART_TX_test_1)                           0.00       1.64 f
  TX/DUT1/P_DATA[3] (Serializer_test_1)                   0.00       1.64 f
  TX/DUT1/U40/Y (AOI22X1M)                                0.20       1.84 r
  TX/DUT1/U39/Y (OAI2B1X2M)                               0.09       1.93 f
  TX/DUT1/S_DATA_reg[2]/D (SDFFRQX2M)                     0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[2]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.97


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3_test_1)            0.00       0.41 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.41 r
  FIFO/MEM/U175/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U169/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U168/Y (MX2X2M)                                0.25       1.64 f
  FIFO/MEM/rdata[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  FIFO/RD_DATA[4] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  TX/P_DATA[4] (UART_TX_test_1)                           0.00       1.64 f
  TX/DUT1/P_DATA[4] (Serializer_test_1)                   0.00       1.64 f
  TX/DUT1/U42/Y (AOI22X1M)                                0.20       1.84 r
  TX/DUT1/U41/Y (OAI2B1X2M)                               0.09       1.93 f
  TX/DUT1/S_DATA_reg[3]/D (SDFFRQX2M)                     0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[3]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.98


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3_test_1)            0.00       0.41 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.41 r
  FIFO/MEM/U175/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U186/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U185/Y (MX2X2M)                                0.25       1.64 f
  FIFO/MEM/rdata[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  FIFO/RD_DATA[1] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  TX/P_DATA[1] (UART_TX_test_1)                           0.00       1.64 f
  TX/DUT1/P_DATA[1] (Serializer_test_1)                   0.00       1.64 f
  TX/DUT1/U36/Y (AOI22X1M)                                0.20       1.84 r
  TX/DUT1/U35/Y (OAI2B1X2M)                               0.09       1.93 f
  TX/DUT1/S_DATA_reg[0]/D (SDFFRQX2M)                     0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[0]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.98


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3_test_1)            0.00       0.41 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.41 r
  FIFO/MEM/U175/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U172/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U171/Y (MX2X2M)                                0.25       1.64 f
  FIFO/MEM/rdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  FIFO/RD_DATA[5] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  TX/P_DATA[5] (UART_TX_test_1)                           0.00       1.64 f
  TX/DUT1/P_DATA[5] (Serializer_test_1)                   0.00       1.64 f
  TX/DUT1/U44/Y (AOI22X1M)                                0.20       1.84 r
  TX/DUT1/U43/Y (OAI2B1X2M)                               0.09       1.93 f
  TX/DUT1/S_DATA_reg[4]/D (SDFFRQX2M)                     0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[4]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.98


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3_test_1)            0.00       0.41 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.41 r
  FIFO/MEM/U175/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U166/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U165/Y (MX2X2M)                                0.25       1.64 f
  FIFO/MEM/rdata[6] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  FIFO/RD_DATA[6] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.64 f
  TX/P_DATA[6] (UART_TX_test_1)                           0.00       1.64 f
  TX/DUT1/P_DATA[6] (Serializer_test_1)                   0.00       1.64 f
  TX/DUT1/U46/Y (AOI22X1M)                                0.20       1.84 r
  TX/DUT1/U45/Y (OAI2B1X2M)                               0.09       1.93 f
  TX/DUT1/S_DATA_reg[5]/D (SDFFRQX2M)                     0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[5]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.98


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3_test_1)            0.00       0.41 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.41 r
  FIFO/MEM/U175/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U163/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U162/Y (MX2X2M)                                0.26       1.65 f
  FIFO/MEM/rdata[7] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.65 f
  FIFO/RD_DATA[7] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       1.65 f
  TX/P_DATA[7] (UART_TX_test_1)                           0.00       1.65 f
  TX/DUT1/P_DATA[7] (Serializer_test_1)                   0.00       1.65 f
  TX/DUT1/U48/Y (NAND2X2M)                                0.07       1.73 r
  TX/DUT1/U47/Y (OAI2B1X2M)                               0.06       1.79 f
  TX/DUT1/S_DATA_reg[6]/D (SDFFRQX2M)                     0.00       1.79 f
  data arrival time                                                  1.79

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[6]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.12


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (SDFFRQX2M)              0.50       0.50 f
  TX/DUT2/U10/Y (NOR2X2M)                                 0.17       0.67 r
  TX/DUT2/U16/Y (NAND2X2M)                                0.11       0.78 f
  TX/DUT2/U8/Y (NAND2X2M)                                 0.13       0.90 r
  TX/DUT2/SER_EN (uart_fsm_test_1)                        0.00       0.90 r
  TX/DUT1/SER_EN (Serializer_test_1)                      0.00       0.90 r
  TX/DUT1/U24/Y (INVX2M)                                  0.07       0.98 f
  TX/DUT1/U15/Y (NOR4BX1M)                                0.34       1.32 r
  TX/DUT1/U34/Y (AOI2BB1X2M)                              0.11       1.43 f
  TX/DUT1/U26/Y (AND2X2M)                                 0.16       1.58 f
  TX/DUT1/U25/Y (OAI32X1M)                                0.10       1.68 r
  TX/DUT1/COUNT_reg[2]/D (SDFFRQX2M)                      0.00       1.68 r
  data arrival time                                                  1.68

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/COUNT_reg[2]/CK (SDFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.31    8680.98
  data required time                                              8680.98
  --------------------------------------------------------------------------
  data required time                                              8680.98
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.30


  Startpoint: FIFO/RD/r_binary_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[1]/Q (SDFFRQX2M)                   0.82       0.82 r
  FIFO/RD/U23/Y (CLKXOR2X2M)                              0.40       1.22 r
  FIFO/RD/U15/Y (CLKXOR2X2M)                              0.31       1.53 f
  FIFO/RD/rptr_reg[1]/D (SDFFRQX2M)                       0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/rptr_reg[1]/CK (SDFFRQX2M)                      0.00    8681.30 r
  library setup time                                     -0.40    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.37


  Startpoint: pulse_gen/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/pls_flop_reg/CK (SDFFRQX1M)                   0.00       0.00 r
  pulse_gen/pls_flop_reg/Q (SDFFRQX1M)                    0.45       0.45 f
  pulse_gen/U6/Y (NOR2BX2M)                               0.11       0.56 r
  pulse_gen/PULSE_SIG (pulse_gen_test_1)                  0.00       0.56 r
  FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.56 r
  FIFO/RD/rinc (FIFO_RD_ADDR_SIZE3_test_1)                0.00       0.56 r
  FIFO/RD/U20/Y (NOR2BX2M)                                0.19       0.74 r
  FIFO/RD/U21/Y (AND2X2M)                                 0.20       0.94 r
  FIFO/RD/U19/Y (NAND2X2M)                                0.07       1.01 f
  FIFO/RD/U18/Y (XNOR2X2M)                                0.16       1.17 r
  FIFO/RD/U13/Y (CLKXOR2X2M)                              0.35       1.52 f
  FIFO/RD/rptr_reg[2]/D (SDFFRQX2M)                       0.00       1.52 f
  data arrival time                                                  1.52

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/rptr_reg[2]/CK (SDFFRQX2M)                      0.00    8681.30 r
  library setup time                                     -0.40    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.38


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (SDFFRQX2M)              0.50       0.50 f
  TX/DUT2/U10/Y (NOR2X2M)                                 0.17       0.67 r
  TX/DUT2/U16/Y (NAND2X2M)                                0.11       0.78 f
  TX/DUT2/U8/Y (NAND2X2M)                                 0.13       0.90 r
  TX/DUT2/SER_EN (uart_fsm_test_1)                        0.00       0.90 r
  TX/DUT1/SER_EN (Serializer_test_1)                      0.00       0.90 r
  TX/DUT1/U24/Y (INVX2M)                                  0.07       0.98 f
  TX/DUT1/U15/Y (NOR4BX1M)                                0.34       1.32 r
  TX/DUT1/U33/Y (INVX2M)                                  0.07       1.40 f
  TX/DUT1/U32/Y (OAI221X1M)                               0.21       1.61 r
  TX/DUT1/COUNT_reg[0]/D (SDFFRQX2M)                      0.00       1.61 r
  data arrival time                                                  1.61

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/COUNT_reg[0]/CK (SDFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.30    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.39


  Startpoint: FIFO/RD/r_binary_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[1]/Q (SDFFRQX2M)                   0.82       0.82 r
  FIFO/RD/U23/Y (CLKXOR2X2M)                              0.46       1.27 f
  FIFO/RD/U14/Y (CLKXOR2X2M)                              0.19       1.46 f
  FIFO/RD/rptr_reg[0]/D (SDFFRQX2M)                       0.00       1.46 f
  data arrival time                                                  1.46

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/rptr_reg[0]/CK (SDFFRQX2M)                      0.00    8681.30 r
  library setup time                                     -0.40    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.44


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (SDFFRQX2M)              0.50       0.50 f
  TX/DUT2/U10/Y (NOR2X2M)                                 0.17       0.67 r
  TX/DUT2/U16/Y (NAND2X2M)                                0.11       0.78 f
  TX/DUT2/U8/Y (NAND2X2M)                                 0.13       0.90 r
  TX/DUT2/SER_EN (uart_fsm_test_1)                        0.00       0.90 r
  TX/DUT1/SER_EN (Serializer_test_1)                      0.00       0.90 r
  TX/DUT1/U24/Y (INVX2M)                                  0.07       0.98 f
  TX/DUT1/U15/Y (NOR4BX1M)                                0.34       1.32 r
  TX/DUT1/U34/Y (AOI2BB1X2M)                              0.11       1.43 f
  TX/DUT1/U29/Y (OAI32X1M)                                0.11       1.54 r
  TX/DUT1/COUNT_reg[1]/D (SDFFRQX2M)                      0.00       1.54 r
  data arrival time                                                  1.54

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/COUNT_reg[1]/CK (SDFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.31    8680.98
  data required time                                              8680.98
  --------------------------------------------------------------------------
  data required time                                              8680.98
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.44


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/SER_DONE_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (SDFFRQX2M)              0.50       0.50 f
  TX/DUT2/U10/Y (NOR2X2M)                                 0.17       0.67 r
  TX/DUT2/U16/Y (NAND2X2M)                                0.11       0.78 f
  TX/DUT2/U8/Y (NAND2X2M)                                 0.13       0.90 r
  TX/DUT2/SER_EN (uart_fsm_test_1)                        0.00       0.90 r
  TX/DUT1/SER_EN (Serializer_test_1)                      0.00       0.90 r
  TX/DUT1/U24/Y (INVX2M)                                  0.07       0.98 f
  TX/DUT1/U15/Y (NOR4BX1M)                                0.34       1.32 r
  TX/DUT1/U49/Y (OAI2BB2X1M)                              0.21       1.53 r
  TX/DUT1/SER_DONE_reg/D (SDFFRQX2M)                      0.00       1.53 r
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/SER_DONE_reg/CK (SDFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.28    8681.02
  data required time                                              8681.02
  --------------------------------------------------------------------------
  data required time                                              8681.02
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.49


  Startpoint: FIFO/RD/r_binary_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[1]/Q (SDFFRQX2M)                   0.82       0.82 r
  FIFO/RD/U23/Y (CLKXOR2X2M)                              0.46       1.27 f
  FIFO/RD/r_binary_reg[1]/D (SDFFRQX2M)                   0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/r_binary_reg[1]/CK (SDFFRQX2M)                  0.00    8681.30 r
  library setup time                                     -0.40    8680.89
  data required time                                              8680.89
  --------------------------------------------------------------------------
  data required time                                              8680.89
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.62


  Startpoint: pulse_gen/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/pls_flop_reg/CK (SDFFRQX1M)                   0.00       0.00 r
  pulse_gen/pls_flop_reg/Q (SDFFRQX1M)                    0.45       0.45 f
  pulse_gen/U6/Y (NOR2BX2M)                               0.11       0.56 r
  pulse_gen/PULSE_SIG (pulse_gen_test_1)                  0.00       0.56 r
  FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.56 r
  FIFO/RD/rinc (FIFO_RD_ADDR_SIZE3_test_1)                0.00       0.56 r
  FIFO/RD/U20/Y (NOR2BX2M)                                0.19       0.74 r
  FIFO/RD/U21/Y (AND2X2M)                                 0.20       0.94 r
  FIFO/RD/U17/Y (NAND3X2M)                                0.10       1.04 f
  FIFO/RD/U16/Y (XNOR2X2M)                                0.18       1.22 f
  FIFO/RD/r_binary_reg[3]/D (SDFFRQX2M)                   0.00       1.22 f
  data arrival time                                                  1.22

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/r_binary_reg[3]/CK (SDFFRQX2M)                  0.00    8681.30 r
  library setup time                                     -0.40    8680.89
  data required time                                              8680.89
  --------------------------------------------------------------------------
  data required time                                              8680.89
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.67


  Startpoint: pulse_gen/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/pls_flop_reg/CK (SDFFRQX1M)                   0.00       0.00 r
  pulse_gen/pls_flop_reg/Q (SDFFRQX1M)                    0.45       0.45 f
  pulse_gen/U6/Y (NOR2BX2M)                               0.11       0.56 r
  pulse_gen/PULSE_SIG (pulse_gen_test_1)                  0.00       0.56 r
  FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.56 r
  FIFO/RD/rinc (FIFO_RD_ADDR_SIZE3_test_1)                0.00       0.56 r
  FIFO/RD/U20/Y (NOR2BX2M)                                0.19       0.74 r
  FIFO/RD/U21/Y (AND2X2M)                                 0.20       0.94 r
  FIFO/RD/U17/Y (NAND3X2M)                                0.10       1.04 f
  FIFO/RD/U16/Y (XNOR2X2M)                                0.18       1.22 f
  FIFO/RD/rptr_reg[3]/D (SDFFRQX2M)                       0.00       1.22 f
  data arrival time                                                  1.22

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/rptr_reg[3]/CK (SDFFRQX2M)                      0.00    8681.30 r
  library setup time                                     -0.40    8680.89
  data required time                                              8680.89
  --------------------------------------------------------------------------
  data required time                                              8680.89
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.67


  Startpoint: pulse_gen/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/pls_flop_reg/CK (SDFFRQX1M)                   0.00       0.00 r
  pulse_gen/pls_flop_reg/Q (SDFFRQX1M)                    0.45       0.45 f
  pulse_gen/U6/Y (NOR2BX2M)                               0.11       0.56 r
  pulse_gen/PULSE_SIG (pulse_gen_test_1)                  0.00       0.56 r
  FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.56 r
  FIFO/RD/rinc (FIFO_RD_ADDR_SIZE3_test_1)                0.00       0.56 r
  FIFO/RD/U20/Y (NOR2BX2M)                                0.19       0.74 r
  FIFO/RD/U21/Y (AND2X2M)                                 0.20       0.94 r
  FIFO/RD/U19/Y (NAND2X2M)                                0.07       1.01 f
  FIFO/RD/U18/Y (XNOR2X2M)                                0.17       1.18 f
  FIFO/RD/r_binary_reg[2]/D (SDFFRQX2M)                   0.00       1.18 f
  data arrival time                                                  1.18

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/r_binary_reg[2]/CK (SDFFRQX2M)                  0.00    8681.30 r
  library setup time                                     -0.41    8680.89
  data required time                                              8680.89
  --------------------------------------------------------------------------
  data required time                                              8680.89
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.71


  Startpoint: pulse_gen/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/pls_flop_reg/CK (SDFFRQX1M)                   0.00       0.00 r
  pulse_gen/pls_flop_reg/Q (SDFFRQX1M)                    0.45       0.45 f
  pulse_gen/U6/Y (NOR2BX2M)                               0.11       0.56 r
  pulse_gen/PULSE_SIG (pulse_gen_test_1)                  0.00       0.56 r
  FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3_test_1)
                                                          0.00       0.56 r
  FIFO/RD/rinc (FIFO_RD_ADDR_SIZE3_test_1)                0.00       0.56 r
  FIFO/RD/U20/Y (NOR2BX2M)                                0.19       0.74 r
  FIFO/RD/U28/Y (CLKXOR2X2M)                              0.24       0.98 f
  FIFO/RD/r_binary_reg[0]/D (SDFFRQX2M)                   0.00       0.98 f
  data arrival time                                                  0.98

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00    8681.30 r
  library setup time                                     -0.40    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.92


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (SDFFRQX2M)              0.50       0.50 f
  TX/DUT2/U11/Y (NAND3X2M)                                0.16       0.66 r
  TX/DUT2/U8/Y (NAND2X2M)                                 0.13       0.79 f
  TX/DUT2/U9/Y (NAND2BX2M)                                0.17       0.96 f
  TX/DUT2/busy (uart_fsm_test_1)                          0.00       0.96 f
  TX/busy (UART_TX_test_1)                                0.00       0.96 f
  pulse_gen/LVL_SIG (pulse_gen_test_1)                    0.00       0.96 f
  pulse_gen/rcv_flop_reg/D (SDFFRQX2M)                    0.00       0.96 f
  data arrival time                                                  0.96

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  pulse_gen/rcv_flop_reg/CK (SDFFRQX2M)                   0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.95


  Startpoint: FIFO/RD/r_binary_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[1]/Q (SDFFRQX2M)                   0.71       0.71 f
  FIFO/RD/r_binary_reg[2]/SI (SDFFRQX2M)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/r_binary_reg[2]/CK (SDFFRQX2M)                  0.00    8681.30 r
  library setup time                                     -0.57    8680.73
  data required time                                              8680.73
  --------------------------------------------------------------------------
  data required time                                              8680.73
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.01


  Startpoint: TX/DUT2/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[2]/Q (SDFFRQX2M)              0.48       0.48 f
  TX/DUT2/U15/Y (INVX2M)                                  0.09       0.57 r
  TX/DUT2/U11/Y (NAND3X2M)                                0.15       0.72 f
  TX/DUT2/U17/Y (OAI31X1M)                                0.25       0.97 r
  TX/DUT2/current_state_reg[2]/D (SDFFRQX2M)              0.00       0.97 r
  data arrival time                                                  0.97

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT2/current_state_reg[2]/CK (SDFFRQX2M)             0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.04


  Startpoint: TX/DUT2/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[2]/Q (SDFFRQX2M)              0.48       0.48 f
  TX/DUT2/U15/Y (INVX2M)                                  0.09       0.57 r
  TX/DUT2/U11/Y (NAND3X2M)                                0.15       0.72 f
  TX/DUT2/U19/Y (OAI211X2M)                               0.20       0.92 r
  TX/DUT2/current_state_reg[0]/D (SDFFRQX2M)              0.00       0.92 r
  data arrival time                                                  0.92

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT2/current_state_reg[0]/CK (SDFFRQX2M)             0.00    8681.30 r
  library setup time                                     -0.28    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.10


  Startpoint: FIFO/RD/r_binary_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[2]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[2]/Q (SDFFRQX2M)                   0.60       0.60 f
  FIFO/RD/r_binary_reg[3]/SI (SDFFRQX2M)                  0.00       0.60 f
  data arrival time                                                  0.60

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/r_binary_reg[3]/CK (SDFFRQX2M)                  0.00    8681.30 r
  library setup time                                     -0.54    8680.76
  data required time                                              8680.76
  --------------------------------------------------------------------------
  data required time                                              8680.76
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.16


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (SDFFRQX2M)              0.50       0.50 f
  TX/DUT2/U21/Y (AOI2BB1X2M)                              0.20       0.71 f
  TX/DUT2/current_state_reg[1]/D (SDFFRQX2M)              0.00       0.71 f
  data arrival time                                                  0.71

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.20


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (SDFFRQX2M)              0.50       0.50 f
  TX/DUT2/current_state_reg[2]/SI (SDFFRQX2M)             0.00       0.50 f
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT2/current_state_reg[2]/CK (SDFFRQX2M)             0.00    8681.30 r
  library setup time                                     -0.51    8680.78
  data required time                                              8680.78
  --------------------------------------------------------------------------
  data required time                                              8680.78
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.28


  Startpoint: FIFO/RD/rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/RD/rempty_reg/CK (SDFFSQX1M)        0.00       0.00 r
  FIFO/RD/rempty_reg/Q (SDFFSQX1M)         0.50       0.50 f
  FIFO/RD/rptr_reg[0]/SI (SDFFRQX2M)       0.00       0.50 f
  data arrival time                                   0.50

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  FIFO/RD/rptr_reg[0]/CK (SDFFRQX2M)       0.00    8681.30 r
  library setup time                      -0.51    8680.79
  data required time                               8680.79
  -----------------------------------------------------------
  data required time                               8680.79
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                      8680.29


  Startpoint: TX/DUT2/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[0]/Q (SDFFRQX2M)              0.49       0.49 f
  TX/DUT2/current_state_reg[1]/SI (SDFFRQX2M)             0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00    8681.30 r
  library setup time                                     -0.51    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.30


  Startpoint: TX/DUT2/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT3/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[2]/Q (SDFFRQX2M)              0.48       0.48 f
  TX/DUT2/test_so (uart_fsm_test_1)                       0.00       0.48 f
  TX/DUT3/test_si (parity_calc_test_1)                    0.00       0.48 f
  TX/DUT3/par_bit_reg/SI (SDFFRQX2M)                      0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT3/par_bit_reg/CK (SDFFRQX2M)                      0.00    8681.30 r
  library setup time                                     -0.51    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.31


  Startpoint: TX/DUT1/COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/COUNT_reg[0]/CK (SDFFRQX2M)      0.00       0.00 r
  TX/DUT1/COUNT_reg[0]/Q (SDFFRQX2M)       0.40       0.40 r
  TX/DUT1/U50/Y (INVX2M)                   0.08       0.48 f
  TX/DUT1/COUNT_reg[1]/SI (SDFFRQX2M)      0.00       0.48 f
  data arrival time                                   0.48

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  TX/DUT1/COUNT_reg[1]/CK (SDFFRQX2M)      0.00    8681.30 r
  library setup time                      -0.50    8680.80
  data required time                               8680.80
  -----------------------------------------------------------
  data required time                               8680.80
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                      8680.31


  Startpoint: TX/DUT1/SER_DONE_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/SER_DONE_reg/CK (SDFFRQX2M)                     0.00       0.00 r
  TX/DUT1/SER_DONE_reg/Q (SDFFRQX2M)                      0.47       0.47 f
  TX/DUT1/S_DATA_reg[0]/SI (SDFFRQX2M)                    0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[0]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.51    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.32


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.47       0.47 f
  FIFO/RD/r_binary_reg[1]/SI (SDFFRQX2M)                  0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/r_binary_reg[1]/CK (SDFFRQX2M)                  0.00    8681.30 r
  library setup time                                     -0.51    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.32


  Startpoint: FIFO/RD/r_binary_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rempty_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[3]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[3]/Q (SDFFRQX2M)                   0.45       0.45 f
  FIFO/RD/rempty_reg/SI (SDFFSQX1M)                       0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/rempty_reg/CK (SDFFSQX1M)                       0.00    8681.30 r
  library setup time                                     -0.52    8680.78
  data required time                                              8680.78
  --------------------------------------------------------------------------
  data required time                                              8680.78
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.32


  Startpoint: TX/DUT1/S_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[6]/Q (SDFFRQX2M)                     0.46       0.46 f
  TX/DUT1/test_so (Serializer_test_1)                     0.00       0.46 f
  TX/DUT2/test_si (uart_fsm_test_1)                       0.00       0.46 f
  TX/DUT2/current_state_reg[0]/SI (SDFFRQX2M)             0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT2/current_state_reg[0]/CK (SDFFRQX2M)             0.00    8681.30 r
  library setup time                                     -0.50    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.34


  Startpoint: FIFO/sync_w2r/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[2][1]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[2][1]/Q (SDFFRQX2M)          0.45       0.45 f
  FIFO/sync_w2r/sync_reg_reg[3][0]/SI (SDFFRQX2M)         0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[3][0]/CK (SDFFRQX2M)         0.00    8681.30 r
  library setup time                                     -0.50    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.34


  Startpoint: FIFO/sync_w2r/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[1][1]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[1][1]/Q (SDFFRQX2M)          0.45       0.45 f
  FIFO/sync_w2r/sync_reg_reg[2][0]/SI (SDFFRQX2M)         0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[2][0]/CK (SDFFRQX2M)         0.00    8681.30 r
  library setup time                                     -0.50    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.34


  Startpoint: FIFO/sync_w2r/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[0][1]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[0][1]/Q (SDFFRQX2M)          0.45       0.45 f
  FIFO/sync_w2r/sync_reg_reg[1][0]/SI (SDFFRQX2M)         0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[1][0]/CK (SDFFRQX2M)         0.00    8681.30 r
  library setup time                                     -0.50    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.34


  Startpoint: TX/DUT1/S_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[5]/Q (SDFFRQX2M)                     0.46       0.46 f
  TX/DUT1/S_DATA_reg[6]/SI (SDFFRQX2M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[6]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.50    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.34


  Startpoint: TX/DUT1/S_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[4]/Q (SDFFRQX2M)                     0.46       0.46 f
  TX/DUT1/S_DATA_reg[5]/SI (SDFFRQX2M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[5]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.50    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.34


  Startpoint: TX/DUT1/S_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[3]/Q (SDFFRQX2M)                     0.46       0.46 f
  TX/DUT1/S_DATA_reg[4]/SI (SDFFRQX2M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[4]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.50    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.34


  Startpoint: TX/DUT1/S_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[2]/Q (SDFFRQX2M)                     0.46       0.46 f
  TX/DUT1/S_DATA_reg[3]/SI (SDFFRQX2M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[3]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.50    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.34


  Startpoint: TX/DUT1/S_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[1]/Q (SDFFRQX2M)                     0.46       0.46 f
  TX/DUT1/S_DATA_reg[2]/SI (SDFFRQX2M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[2]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.50    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.34


  Startpoint: TX/DUT1/COUNT_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/COUNT_reg[1]/CK (SDFFRQX2M)      0.00       0.00 r
  TX/DUT1/COUNT_reg[1]/Q (SDFFRQX2M)       0.39       0.39 r
  TX/DUT1/U51/Y (INVX2M)                   0.07       0.46 f
  TX/DUT1/COUNT_reg[2]/SI (SDFFRQX2M)      0.00       0.46 f
  data arrival time                                   0.46

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  TX/DUT1/COUNT_reg[2]/CK (SDFFRQX2M)      0.00    8681.30 r
  library setup time                      -0.50    8680.80
  data required time                               8680.80
  -----------------------------------------------------------
  data required time                               8680.80
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                      8680.34


  Startpoint: pulse_gen/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/pls_flop_reg/CK (SDFFRQX1M)                   0.00       0.00 r
  pulse_gen/pls_flop_reg/Q (SDFFRQX1M)                    0.45       0.45 f
  pulse_gen/rcv_flop_reg/SI (SDFFRQX2M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  pulse_gen/rcv_flop_reg/CK (SDFFRQX2M)                   0.00    8681.30 r
  library setup time                                     -0.50    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.34


  Startpoint: TX/DUT1/SER_DATA_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/SER_DONE_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/SER_DATA_reg/CK (SDFFRQX2M)      0.00       0.00 r
  TX/DUT1/SER_DATA_reg/Q (SDFFRQX2M)       0.45       0.45 f
  TX/DUT1/SER_DONE_reg/SI (SDFFRQX2M)      0.00       0.45 f
  data arrival time                                   0.45

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  TX/DUT1/SER_DONE_reg/CK (SDFFRQX2M)      0.00    8681.30 r
  library setup time                      -0.50    8680.79
  data required time                               8680.79
  -----------------------------------------------------------
  data required time                               8680.79
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                      8680.34


  Startpoint: TX/DUT1/S_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[0]/Q (SDFFRQX2M)                     0.45       0.45 f
  TX/DUT1/S_DATA_reg[1]/SI (SDFFRQX2M)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[1]/CK (SDFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.50    8680.79
  data required time                                              8680.79
  --------------------------------------------------------------------------
  data required time                                              8680.79
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.34


  Startpoint: FIFO/sync_w2r/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[2][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[2][0]/Q (SDFFRQX2M)          0.44       0.44 f
  FIFO/sync_w2r/sync_reg_reg[2][1]/SI (SDFFRQX2M)         0.00       0.44 f
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[2][1]/CK (SDFFRQX2M)         0.00    8681.30 r
  library setup time                                     -0.50    8680.80
  data required time                                              8680.80
  --------------------------------------------------------------------------
  data required time                                              8680.80
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.36


  Startpoint: FIFO/sync_w2r/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[1][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[1][0]/Q (SDFFRQX2M)          0.44       0.44 f
  FIFO/sync_w2r/sync_reg_reg[1][1]/SI (SDFFRQX2M)         0.00       0.44 f
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[1][1]/CK (SDFFRQX2M)         0.00    8681.30 r
  library setup time                                     -0.50    8680.80
  data required time                                              8680.80
  --------------------------------------------------------------------------
  data required time                                              8680.80
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.36


  Startpoint: FIFO/sync_w2r/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[0][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[0][0]/Q (SDFFRQX2M)          0.44       0.44 f
  FIFO/sync_w2r/sync_reg_reg[0][1]/SI (SDFFRQX2M)         0.00       0.44 f
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[0][1]/CK (SDFFRQX2M)         0.00    8681.30 r
  library setup time                                     -0.50    8680.80
  data required time                                              8680.80
  --------------------------------------------------------------------------
  data required time                                              8680.80
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.36


  Startpoint: FIFO/RD/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/RD/rptr_reg[2]/CK (SDFFRQX2M)       0.00       0.00 r
  FIFO/RD/rptr_reg[2]/Q (SDFFRQX2M)        0.44       0.44 f
  FIFO/RD/rptr_reg[3]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  FIFO/RD/rptr_reg[3]/CK (SDFFRQX2M)       0.00    8681.30 r
  library setup time                      -0.50    8680.80
  data required time                               8680.80
  -----------------------------------------------------------
  data required time                               8680.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                      8680.36


  Startpoint: FIFO/RD/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/RD/rptr_reg[1]/CK (SDFFRQX2M)       0.00       0.00 r
  FIFO/RD/rptr_reg[1]/Q (SDFFRQX2M)        0.44       0.44 f
  FIFO/RD/rptr_reg[2]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  FIFO/RD/rptr_reg[2]/CK (SDFFRQX2M)       0.00    8681.30 r
  library setup time                      -0.50    8680.80
  data required time                               8680.80
  -----------------------------------------------------------
  data required time                               8680.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                      8680.36


  Startpoint: FIFO/RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/RD/rptr_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  FIFO/RD/rptr_reg[0]/Q (SDFFRQX2M)        0.44       0.44 f
  FIFO/RD/rptr_reg[1]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  FIFO/RD/rptr_reg[1]/CK (SDFFRQX2M)       0.00    8681.30 r
  library setup time                      -0.50    8680.80
  data required time                               8680.80
  -----------------------------------------------------------
  data required time                               8680.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                      8680.36


  Startpoint: FIFO/sync_w2r/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[3][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[3][0]/Q (SDFFRQX2M)          0.44       0.44 f
  FIFO/sync_w2r/sync_reg_reg[3][1]/SI (SDFFRQX1M)         0.00       0.44 f
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[3][1]/CK (SDFFRQX1M)         0.00    8681.30 r
  library setup time                                     -0.50    8680.80
  data required time                                              8680.80
  --------------------------------------------------------------------------
  data required time                                              8680.80
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.36


  Startpoint: TX/DUT1/COUNT_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/SER_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/COUNT_reg[2]/CK (SDFFRQX2M)      0.00       0.00 r
  TX/DUT1/COUNT_reg[2]/Q (SDFFRQX2M)       0.37       0.37 r
  TX/DUT1/U52/Y (INVX2M)                   0.06       0.43 f
  TX/DUT1/SER_DATA_reg/SI (SDFFRQX2M)      0.00       0.43 f
  data arrival time                                   0.43

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  TX/DUT1/SER_DATA_reg/CK (SDFFRQX2M)      0.00    8681.30 r
  library setup time                      -0.50    8680.80
  data required time                               8680.80
  -----------------------------------------------------------
  data required time                               8680.80
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                      8680.37


  Startpoint: pulse_gen/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/rcv_flop_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  pulse_gen/rcv_flop_reg/Q (SDFFRQX2M)                    0.45       0.45 f
  pulse_gen/pls_flop_reg/D (SDFFRQX1M)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  pulse_gen/pls_flop_reg/CK (SDFFRQX1M)                   0.00    8681.30 r
  library setup time                                     -0.39    8680.90
  data required time                                              8680.90
  --------------------------------------------------------------------------
  data required time                                              8680.90
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.46


  Startpoint: FIFO/sync_w2r/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[2][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[2][0]/Q (SDFFRQX2M)          0.44       0.44 f
  FIFO/sync_w2r/sync_reg_reg[2][1]/D (SDFFRQX2M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[2][1]/CK (SDFFRQX2M)         0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.47


  Startpoint: FIFO/sync_w2r/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[1][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[1][0]/Q (SDFFRQX2M)          0.44       0.44 f
  FIFO/sync_w2r/sync_reg_reg[1][1]/D (SDFFRQX2M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[1][1]/CK (SDFFRQX2M)         0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.47


  Startpoint: FIFO/sync_w2r/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[0][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[0][0]/Q (SDFFRQX2M)          0.44       0.44 f
  FIFO/sync_w2r/sync_reg_reg[0][1]/D (SDFFRQX2M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[0][1]/CK (SDFFRQX2M)         0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.47


  Startpoint: FIFO/sync_w2r/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[3][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[3][0]/Q (SDFFRQX2M)          0.44       0.44 f
  FIFO/sync_w2r/sync_reg_reg[3][1]/D (SDFFRQX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[3][1]/CK (SDFFRQX1M)         0.00    8681.30 r
  library setup time                                     -0.39    8680.91
  data required time                                              8680.91
  --------------------------------------------------------------------------
  data required time                                              8680.91
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.47


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_RX/U78/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_RX/U76/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_RX/U75/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_RX/U74/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_RX/U72/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_RX/U71/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_RX/U70/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_RX/U56/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_RX/U55/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_RX/U24/Y (OAI211X2M)                      0.20       2.26 r
  clock_divider_RX/U43/Y (MXI2X1M)                        0.15       2.42 f
  clock_divider_RX/div_clk_reg/D (SDFFRX1M)               0.00       2.42 f
  data arrival time                                                  2.42

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/div_clk_reg/CK (SDFFRX1M)              0.00     271.10 r
  library setup time                                     -0.43     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                      268.24


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_TX/U68/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_TX/U66/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_TX/U65/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_TX/U64/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_TX/U62/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_TX/U61/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_TX/U60/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_TX/U46/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_TX/U45/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_TX/U6/Y (OAI211X2M)                       0.20       2.26 r
  clock_divider_TX/U33/Y (MXI2X1M)                        0.15       2.42 f
  clock_divider_TX/div_clk_reg/D (SDFFRX1M)               0.00       2.42 f
  data arrival time                                                  2.42

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/div_clk_reg/CK (SDFFRX1M)              0.00     271.10 r
  library setup time                                     -0.43     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                      268.25


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_RX/U78/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_RX/U76/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_RX/U75/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_RX/U74/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_RX/U72/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_RX/U71/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_RX/U70/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_RX/U56/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_RX/U55/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_RX/U42/Y (CLKXOR2X2M)                     0.28       2.35 r
  clock_divider_RX/U41/Y (NOR2X1M)                        0.04       2.39 f
  clock_divider_RX/flag_reg/D (SDFFRX1M)                  0.00       2.39 f
  data arrival time                                                  2.39

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/flag_reg/CK (SDFFRX1M)                 0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_RX/U78/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_RX/U76/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_RX/U75/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_RX/U74/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_RX/U72/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_RX/U71/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_RX/U70/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_RX/U56/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_RX/U55/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_RX/U24/Y (OAI211X2M)                      0.20       2.26 r
  clock_divider_RX/U45/Y (NOR2BX1M)                       0.10       2.37 f
  clock_divider_RX/counter_reg[7]/D (SDFFRX1M)            0.00       2.37 f
  data arrival time                                                  2.37

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[7]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_RX/U78/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_RX/U76/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_RX/U75/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_RX/U74/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_RX/U72/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_RX/U71/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_RX/U70/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_RX/U56/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_RX/U55/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_RX/U24/Y (OAI211X2M)                      0.20       2.26 r
  clock_divider_RX/U46/Y (NOR2BX1M)                       0.10       2.37 f
  clock_divider_RX/counter_reg[6]/D (SDFFRX1M)            0.00       2.37 f
  data arrival time                                                  2.37

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[6]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_RX/U78/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_RX/U76/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_RX/U75/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_RX/U74/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_RX/U72/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_RX/U71/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_RX/U70/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_RX/U56/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_RX/U55/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_RX/U24/Y (OAI211X2M)                      0.20       2.26 r
  clock_divider_RX/U47/Y (NOR2BX1M)                       0.10       2.37 f
  clock_divider_RX/counter_reg[5]/D (SDFFRX1M)            0.00       2.37 f
  data arrival time                                                  2.37

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[5]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_RX/U78/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_RX/U76/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_RX/U75/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_RX/U74/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_RX/U72/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_RX/U71/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_RX/U70/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_RX/U56/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_RX/U55/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_RX/U24/Y (OAI211X2M)                      0.20       2.26 r
  clock_divider_RX/U48/Y (NOR2BX1M)                       0.10       2.37 f
  clock_divider_RX/counter_reg[4]/D (SDFFRX1M)            0.00       2.37 f
  data arrival time                                                  2.37

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[4]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_RX/U78/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_RX/U76/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_RX/U75/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_RX/U74/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_RX/U72/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_RX/U71/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_RX/U70/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_RX/U56/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_RX/U55/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_RX/U24/Y (OAI211X2M)                      0.20       2.26 r
  clock_divider_RX/U49/Y (NOR2BX1M)                       0.10       2.37 f
  clock_divider_RX/counter_reg[3]/D (SDFFRX1M)            0.00       2.37 f
  data arrival time                                                  2.37

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[3]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_RX/U78/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_RX/U76/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_RX/U75/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_RX/U74/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_RX/U72/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_RX/U71/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_RX/U70/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_RX/U56/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_RX/U55/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_RX/U24/Y (OAI211X2M)                      0.20       2.26 r
  clock_divider_RX/U50/Y (NOR2BX1M)                       0.10       2.37 f
  clock_divider_RX/counter_reg[2]/D (SDFFRX1M)            0.00       2.37 f
  data arrival time                                                  2.37

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[2]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_RX/U78/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_RX/U76/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_RX/U75/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_RX/U74/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_RX/U72/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_RX/U71/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_RX/U70/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_RX/U56/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_RX/U55/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_RX/U24/Y (OAI211X2M)                      0.20       2.26 r
  clock_divider_RX/U51/Y (NOR2BX1M)                       0.10       2.37 f
  clock_divider_RX/counter_reg[1]/D (SDFFRX1M)            0.00       2.37 f
  data arrival time                                                  2.37

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_RX/U78/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_RX/U76/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_RX/U75/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_RX/U74/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_RX/U72/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_RX/U71/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_RX/U70/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_RX/U56/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_RX/U55/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_RX/U24/Y (OAI211X2M)                      0.20       2.26 r
  clock_divider_RX/U52/Y (NOR2BX1M)                       0.10       2.37 f
  clock_divider_RX/counter_reg[0]/D (SDFFRX1M)            0.00       2.37 f
  data arrival time                                                  2.37

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[0]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_TX/U68/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_TX/U66/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_TX/U65/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_TX/U64/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_TX/U62/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_TX/U61/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_TX/U60/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_TX/U46/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_TX/U45/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_TX/U32/Y (CLKXOR2X2M)                     0.28       2.34 r
  clock_divider_TX/U31/Y (NOR2X1M)                        0.04       2.39 f
  clock_divider_TX/flag_reg/D (SDFFRX1M)                  0.00       2.39 f
  data arrival time                                                  2.39

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/flag_reg/CK (SDFFRX1M)                 0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_TX/U68/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_TX/U66/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_TX/U65/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_TX/U64/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_TX/U62/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_TX/U61/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_TX/U60/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_TX/U46/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_TX/U45/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_TX/U6/Y (OAI211X2M)                       0.20       2.26 r
  clock_divider_TX/U35/Y (NOR2BX1M)                       0.10       2.36 f
  clock_divider_TX/counter_reg[7]/D (SDFFRX1M)            0.00       2.36 f
  data arrival time                                                  2.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[7]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_TX/U68/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_TX/U66/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_TX/U65/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_TX/U64/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_TX/U62/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_TX/U61/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_TX/U60/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_TX/U46/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_TX/U45/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_TX/U6/Y (OAI211X2M)                       0.20       2.26 r
  clock_divider_TX/U36/Y (NOR2BX1M)                       0.10       2.36 f
  clock_divider_TX/counter_reg[6]/D (SDFFRX1M)            0.00       2.36 f
  data arrival time                                                  2.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[6]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_TX/U68/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_TX/U66/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_TX/U65/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_TX/U64/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_TX/U62/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_TX/U61/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_TX/U60/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_TX/U46/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_TX/U45/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_TX/U6/Y (OAI211X2M)                       0.20       2.26 r
  clock_divider_TX/U37/Y (NOR2BX1M)                       0.10       2.36 f
  clock_divider_TX/counter_reg[5]/D (SDFFRX1M)            0.00       2.36 f
  data arrival time                                                  2.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[5]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_TX/U68/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_TX/U66/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_TX/U65/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_TX/U64/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_TX/U62/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_TX/U61/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_TX/U60/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_TX/U46/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_TX/U45/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_TX/U6/Y (OAI211X2M)                       0.20       2.26 r
  clock_divider_TX/U38/Y (NOR2BX1M)                       0.10       2.36 f
  clock_divider_TX/counter_reg[4]/D (SDFFRX1M)            0.00       2.36 f
  data arrival time                                                  2.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[4]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_TX/U68/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_TX/U66/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_TX/U65/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_TX/U64/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_TX/U62/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_TX/U61/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_TX/U60/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_TX/U46/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_TX/U45/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_TX/U6/Y (OAI211X2M)                       0.20       2.26 r
  clock_divider_TX/U39/Y (NOR2BX1M)                       0.10       2.36 f
  clock_divider_TX/counter_reg[3]/D (SDFFRX1M)            0.00       2.36 f
  data arrival time                                                  2.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[3]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_TX/U68/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_TX/U66/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_TX/U65/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_TX/U64/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_TX/U62/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_TX/U61/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_TX/U60/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_TX/U46/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_TX/U45/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_TX/U6/Y (OAI211X2M)                       0.20       2.26 r
  clock_divider_TX/U40/Y (NOR2BX1M)                       0.10       2.36 f
  clock_divider_TX/counter_reg[2]/D (SDFFRX1M)            0.00       2.36 f
  data arrival time                                                  2.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[2]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_TX/U68/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_TX/U66/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_TX/U65/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_TX/U64/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_TX/U62/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_TX/U61/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_TX/U60/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_TX/U46/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_TX/U45/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_TX/U6/Y (OAI211X2M)                       0.20       2.26 r
  clock_divider_TX/U41/Y (NOR2BX1M)                       0.10       2.36 f
  clock_divider_TX/counter_reg[1]/D (SDFFRX1M)            0.00       2.36 f
  data arrival time                                                  2.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/QN (SDFFRX1M)           0.32       0.32 f
  clock_divider_TX/U68/Y (OAI211X1M)                      0.20       0.52 r
  clock_divider_TX/U66/Y (AOI222X1M)                      0.15       0.67 f
  clock_divider_TX/U65/Y (AOI221XLM)                      0.28       0.95 r
  clock_divider_TX/U64/Y (AOI221XLM)                      0.12       1.07 f
  clock_divider_TX/U62/Y (OA22X1M)                        0.28       1.35 f
  clock_divider_TX/U61/Y (AOI221XLM)                      0.29       1.64 r
  clock_divider_TX/U60/Y (NOR2X1M)                        0.14       1.79 f
  clock_divider_TX/U46/Y (MXI2X1M)                        0.14       1.93 r
  clock_divider_TX/U45/Y (CLKNAND2X2M)                    0.14       2.07 f
  clock_divider_TX/U6/Y (OAI211X2M)                       0.20       2.26 r
  clock_divider_TX/U42/Y (NOR2BX1M)                       0.10       2.36 f
  clock_divider_TX/counter_reg[0]/D (SDFFRX1M)            0.00       2.36 f
  data arrival time                                                  2.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[0]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.30


  Startpoint: clock_divider_TX/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[5]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[5]/Q (SDFFRX1M)            0.51       0.51 f
  clock_divider_TX/counter_reg[6]/SI (SDFFRX1M)           0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[6]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.55     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                      270.03


  Startpoint: clock_divider_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[2]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[2]/Q (SDFFRX1M)            0.50       0.50 f
  clock_divider_TX/counter_reg[3]/SI (SDFFRX1M)           0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[3]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.55     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                      270.05


  Startpoint: clock_divider_RX/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[4]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[4]/Q (SDFFRX1M)            0.48       0.48 f
  clock_divider_RX/counter_reg[5]/SI (SDFFRX1M)           0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[5]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.55     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                      270.06


  Startpoint: clock_divider_TX/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[4]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[4]/Q (SDFFRX1M)            0.48       0.48 f
  clock_divider_TX/counter_reg[5]/SI (SDFFRX1M)           0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[5]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.55     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                      270.06


  Startpoint: clock_divider_TX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/div_clk_reg/CK (SDFFRX1M)              0.00       0.00 r
  clock_divider_TX/div_clk_reg/Q (SDFFRX1M)               0.48       0.48 f
  clock_divider_TX/flag_reg/SI (SDFFRX1M)                 0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/flag_reg/CK (SDFFRX1M)                 0.00     271.10 r
  library setup time                                     -0.55     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                      270.07


  Startpoint: clock_divider_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[6]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[6]/Q (SDFFRX1M)            0.48       0.48 f
  clock_divider_RX/counter_reg[7]/SI (SDFFRX1M)           0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[7]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.55     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                      270.07


  Startpoint: clock_divider_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[6]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[6]/Q (SDFFRX1M)            0.48       0.48 f
  clock_divider_TX/counter_reg[7]/SI (SDFFRX1M)           0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[7]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.55     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                      270.07


  Startpoint: clock_divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[0]/Q (SDFFRX1M)            0.47       0.47 f
  clock_divider_RX/counter_reg[1]/SI (SDFFRX1M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.55     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


  Startpoint: clock_divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[0]/Q (SDFFRX1M)            0.47       0.47 f
  clock_divider_TX/counter_reg[1]/SI (SDFFRX1M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.55     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


  Startpoint: clock_divider_RX/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[7]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[7]/Q (SDFFRX1M)            0.47       0.47 f
  clock_divider_RX/div_clk_reg/SI (SDFFRX1M)              0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/div_clk_reg/CK (SDFFRX1M)              0.00     271.10 r
  library setup time                                     -0.54     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


  Startpoint: clock_divider_TX/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[7]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[7]/Q (SDFFRX1M)            0.47       0.47 f
  clock_divider_TX/div_clk_reg/SI (SDFFRX1M)              0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/div_clk_reg/CK (SDFFRX1M)              0.00     271.10 r
  library setup time                                     -0.54     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[1]/Q (SDFFRX1M)            0.46       0.46 f
  clock_divider_RX/counter_reg[2]/SI (SDFFRX1M)           0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[2]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.54     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.09


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/Q (SDFFRX1M)            0.46       0.46 f
  clock_divider_TX/counter_reg[2]/SI (SDFFRX1M)           0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[2]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.54     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.09


  Startpoint: RSTSYNC2/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RSTSYNC2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RSTSYNC2/sync_reg_reg[0]/CK (SDFFRQX2M)                 0.00       0.00 r
  RSTSYNC2/sync_reg_reg[0]/Q (SDFFRQX2M)                  0.44       0.44 f
  RSTSYNC2/sync_reg_reg[1]/SI (SDFFRQX1M)                 0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RSTSYNC2/sync_reg_reg[1]/CK (SDFFRQX1M)                 0.00     271.10 r
  library setup time                                     -0.50     270.60
  data required time                                               270.60
  --------------------------------------------------------------------------
  data required time                                               270.60
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                      270.16


  Startpoint: clock_divider_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[2]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[2]/QN (SDFFRX1M)           0.29       0.29 f
  clock_divider_RX/counter_reg[3]/SI (SDFFRX1M)           0.00       0.29 f
  data arrival time                                                  0.29

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[3]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.54     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                      270.26


  Startpoint: RSTSYNC2/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RSTSYNC2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RSTSYNC2/sync_reg_reg[0]/CK (SDFFRQX2M)                 0.00       0.00 r
  RSTSYNC2/sync_reg_reg[0]/Q (SDFFRQX2M)                  0.44       0.44 f
  RSTSYNC2/sync_reg_reg[1]/D (SDFFRQX1M)                  0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RSTSYNC2/sync_reg_reg[1]/CK (SDFFRQX1M)                 0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                      270.27


  Startpoint: clock_divider_RX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[3]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[3]/QN (SDFFRX1M)           0.28       0.28 f
  clock_divider_RX/counter_reg[4]/SI (SDFFRX1M)           0.00       0.28 f
  data arrival time                                                  0.28

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[4]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.54     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                      270.28


  Startpoint: clock_divider_TX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[3]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[3]/QN (SDFFRX1M)           0.28       0.28 f
  clock_divider_TX/counter_reg[4]/SI (SDFFRX1M)           0.00       0.28 f
  data arrival time                                                  0.28

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[4]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.54     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                      270.28


  Startpoint: clock_divider_RX/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[5]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[5]/QN (SDFFRX1M)           0.25       0.25 f
  clock_divider_RX/counter_reg[6]/SI (SDFFRX1M)           0.00       0.25 f
  data arrival time                                                  0.25

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[6]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.54     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                      270.31


  Startpoint: clock_divider_RX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/div_clk_reg/CK (SDFFRX1M)              0.00       0.00 r
  clock_divider_RX/div_clk_reg/QN (SDFFRX1M)              0.25       0.25 f
  clock_divider_RX/flag_reg/SI (SDFFRX1M)                 0.00       0.25 f
  data arrival time                                                  0.25

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/flag_reg/CK (SDFFRX1M)                 0.00     271.10 r
  library setup time                                     -0.54     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                      270.31


  Startpoint: clock_divider_RX/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/flag_reg/CK (SDFFRX1M)                 0.00       0.00 r
  clock_divider_RX/flag_reg/QN (SDFFRX1M)                 0.25       0.25 f
  clock_divider_RX/test_so (ClkDiv_test_0)                0.00       0.25 f
  clock_divider_TX/test_si (ClkDiv_test_1)                0.00       0.25 f
  clock_divider_TX/counter_reg[0]/SI (SDFFRX1M)           0.00       0.25 f
  data arrival time                                                  0.25

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[0]/CK (SDFFRX1M)           0.00     271.10 r
  library setup time                                     -0.54     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                      270.31


1
