# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 15:26:55  April 15, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		RAM_Distribuida_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY RAM_Distribuida
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:26:55  APRIL 15, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name VHDL_FILE RAM_Distribuida.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE TB_RAM_Distribuida.vhd

# Asignaci칩n de pines para la memoria RAM distribuida
# Reloj de 50MHz de la placa
set_location_assignment PIN_Y2 -to clk
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk

# Se침al de escritura (WE) - Usar un interruptor
set_location_assignment PIN_AB28 -to we
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to we

# Bus de direcci칩n - fila (10 bits) - Usar interruptores
set_location_assignment PIN_AC28 -to fila[0]
set_location_assignment PIN_AC27 -to fila[1]
set_location_assignment PIN_AD27 -to fila[2]
set_location_assignment PIN_AB27 -to fila[3]
set_location_assignment PIN_AC26 -to fila[4]
set_location_assignment PIN_AD26 -to fila[5]
set_location_assignment PIN_AB26 -to fila[6]
set_location_assignment PIN_AC25 -to fila[7]
set_location_assignment PIN_AB25 -to fila[8]
set_location_assignment PIN_AC24 -to fila[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fila[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fila[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fila[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fila[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fila[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fila[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fila[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fila[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fila[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fila[9]

# Bus de direcci칩n - columna (4 bits) - Usar interruptores
set_location_assignment PIN_AB23 -to columna[0]
set_location_assignment PIN_AA24 -to columna[1]
set_location_assignment PIN_AA23 -to columna[2]
set_location_assignment PIN_AA22 -to columna[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to columna[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to columna[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to columna[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to columna[3]

# Bus de datos de entrada (8 bits) - Usar interruptores
set_location_assignment PIN_AA25 -to data_in[0]
set_location_assignment PIN_AA26 -to data_in[1]
set_location_assignment PIN_AB25 -to data_in[2]
set_location_assignment PIN_AB26 -to data_in[3]
set_location_assignment PIN_AB27 -to data_in[4]
set_location_assignment PIN_AB28 -to data_in[5]
set_location_assignment PIN_AC28 -to data_in[6]
set_location_assignment PIN_AC27 -to data_in[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_in[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_in[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_in[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_in[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_in[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_in[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_in[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_in[7]

# Bus de datos de salida (8 bits) - Usar LEDs verdes
set_location_assignment PIN_E21 -to data_out[0]
set_location_assignment PIN_E22 -to data_out[1]
set_location_assignment PIN_E25 -to data_out[2]
set_location_assignment PIN_E24 -to data_out[3]
set_location_assignment PIN_H21 -to data_out[4]
set_location_assignment PIN_G20 -to data_out[5]
set_location_assignment PIN_G22 -to data_out[6]
set_location_assignment PIN_G21 -to data_out[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_out[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_out[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_out[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_out[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_out[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_out[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_out[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to data_out[7]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"