<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_292_p2" SOURCE="" VARIABLE="empty" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_6_fu_298_p2" SOURCE="" VARIABLE="empty_6" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_7_fu_324_p2" SOURCE="" VARIABLE="empty_7" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_8_fu_330_p2" SOURCE="" VARIABLE="empty_8" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_9_fu_356_p2" SOURCE="" VARIABLE="empty_9" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln8_fu_362_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8" VARIABLE="icmp_ln8" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_368_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8" VARIABLE="add_ln8" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_377_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10" VARIABLE="icmp_ln10" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_fu_383_p3" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8" VARIABLE="select_ln8" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_1_fu_391_p3" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8" VARIABLE="select_ln8_1" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_2_fu_399_p3" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8" VARIABLE="select_ln8_2" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid110_fu_407_p2" SOURCE="" VARIABLE="p_mid110" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid112_fu_433_p2" SOURCE="" VARIABLE="p_mid112" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_3_fu_439_p3" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8" VARIABLE="select_ln8_3" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_4_fu_568_p3" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8" VARIABLE="select_ln8_4" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_451_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="add_ln17" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="mul_ln17" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_1_fu_462_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="add_ln17_1" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="mul_ln17_1" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_2_fu_500_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="add_ln17_2" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="mul_ln17_2" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_3_fu_473_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="add_ln17_3" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="mul_ln17_3" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_4_fu_524_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="add_ln17_4" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="mul_ln17_4" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_5_fu_534_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="add_ln17_5" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U6" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="mul_ln17_5" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_6_fu_479_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="add_ln17_6" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U7" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="mul_ln17_6" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_7_fu_558_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="add_ln17_7" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U8" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="mul_ln17_7" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_8_fu_583_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="add_ln17_8" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U9" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" VARIABLE="mul_ln17_8" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_617_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18" VARIABLE="add_ln18" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_593_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18" VARIABLE="add_ln18_1" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_2_fu_621_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18" VARIABLE="add_ln18_2" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_3_fu_625_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18" VARIABLE="add_ln18_3" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_4_fu_629_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18" VARIABLE="add_ln18_4" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_5_fu_633_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18" VARIABLE="add_ln18_5" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln18_6_fu_638_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18" VARIABLE="add_ln18_6" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sol_d0" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18" VARIABLE="add_ln18_7" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_597_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10" VARIABLE="add_ln10" MODULE="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
