<profile>

<ReportVersion>
<Version>2023.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplusHBM</ProductFamily>
<Part>xcu50-fsvh2104-2-e</Part>
<TopModelName>kernel_gramschmidt</TopModelName>
<TargetClockPeriod>8.00</TargetClockPeriod>
<ClockUncertainty>2.16</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>5.473</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>12592641</Best-caseLatency>
<Average-caseLatency>1416765441</Average-caseLatency>
<Worst-caseLatency>2820938241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.101 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>11.334 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>22.568 sec</Worst-caseRealTimeLatency>
<Interval-min>12592642</Interval-min>
<Interval-max>2820938242</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<loop1>
<Slack>5.84</Slack>
<TripCount>512</TripCount>
<Latency>
<range>
<min>12592640</min>
<max>2820938240</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>100741120</min>
<max>22567505920</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>24595</min>
<max>5509645</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
<loop2>
<Slack>5.84</Slack>
<TripCount>512</TripCount>
<Latency>5120</Latency>
<AbsoluteTimeLatency>40960</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<InstanceList>
</InstanceList>
</loop2>
<loop3>
<Slack>5.84</Slack>
<TripCount>512</TripCount>
<Latency>8704</Latency>
<AbsoluteTimeLatency>69632</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<InstanceList>
</InstanceList>
</loop3>
<loop4>
<Slack>5.84</Slack>
<TripCount>
<range>
<min>1</min>
<max>511</max>
</range>
</TripCount>
<Latency>
<range>
<min>10755</min>
<max>5495805</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>86040</min>
<max>43966440</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>10755</IterationLatency>
<InstanceList>
</InstanceList>
<loop5>
<Slack>5.84</Slack>
<TripCount>512</TripCount>
<Latency>5120</Latency>
<AbsoluteTimeLatency>40960</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<InstanceList>
</InstanceList>
</loop5>
<loop6>
<Slack>5.84</Slack>
<TripCount>512</TripCount>
<Latency>5632</Latency>
<AbsoluteTimeLatency>45056</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<InstanceList>
</InstanceList>
</loop6>
</loop4>
</loop1>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/gramschmidt/gramschmidt.c:80</SourceLocation>
<SummaryOfLoopViolations>
<loop1>
<Name>loop1</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/gramschmidt/gramschmidt.c:94</SourceLocation>
<loop2>
<Name>loop2</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/gramschmidt/gramschmidt.c:89</SourceLocation>
</loop2>
<loop3>
<Name>loop3</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/gramschmidt/gramschmidt.c:95</SourceLocation>
</loop3>
<loop4>
<Name>loop4</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/gramschmidt/gramschmidt.c:100</SourceLocation>
<loop5>
<Name>loop5</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/gramschmidt/gramschmidt.c:107</SourceLocation>
</loop5>
<loop6>
<Name>loop6</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>data/benchmarks/gramschmidt/gramschmidt.c:109</SourceLocation>
</loop6>
</loop4>
</loop1>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<DSP>11</DSP>
<FF>1787</FF>
<LUT>1985</LUT>
<BRAM_18K>0</BRAM_18K>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>2688</BRAM_18K>
<DSP>5952</DSP>
<FF>1743360</FF>
<LUT>871680</LUT>
<URAM>640</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel_gramschmidt</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel_gramschmidt</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel_gramschmidt</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel_gramschmidt</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel_gramschmidt</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel_gramschmidt</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ni</name>
<Object>ni</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>nj</name>
<Object>nj</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>A_address0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>A_ce0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>A_we0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>A_d0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>A_q0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>R_address0</name>
<Object>R</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>R_ce0</name>
<Object>R</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>R_we0</name>
<Object>R</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>R_d0</name>
<Object>R</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>Q_address0</name>
<Object>Q</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>Q_ce0</name>
<Object>Q</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>Q_we0</name>
<Object>Q</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>Q_d0</name>
<Object>Q</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>Q_q0</name>
<Object>Q</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
