[{"DBLP title": "Deep Learning Acceleration with Neuron-to-Memory Transformation.", "DBLP authors": ["Mohsen Imani", "Mohammad Samragh Razlighi", "Yeseong Kim", "Saransh Gupta", "Farinaz Koushanfar", "Tajana Rosing"], "year": 2020, "MAG papers": [{"PaperId": 3088810434, "PaperTitle": "deep learning acceleration with neuron to memory transformation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3017384461, "PaperTitle": "deep learning acceleration with neuron to memory transformation", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 6.0}}], "source": "ES"}, {"DBLP title": "HyGCN: A GCN Accelerator with Hybrid Architecture.", "DBLP authors": ["Mingyu Yan", "Lei Deng", "Xing Hu", "Ling Liang", "Yujing Feng", "Xiaochun Ye", "Zhimin Zhang", "Dongrui Fan", "Yuan Xie"], "year": 2020, "MAG papers": [{"PaperId": 2999664972, "PaperTitle": "hygcn a gcn accelerator with hybrid architecture", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 5.0, "university of california santa barbara": 4.0}}, {"PaperId": 3017228913, "PaperTitle": "hygcn a gcn accelerator with hybrid architecture", "Year": 2020, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"chinese academy of sciences": 5.0, "university of california santa barbara": 4.0}}], "source": "ES"}, {"DBLP title": "ACR: Amnesic Checkpointing and Recovery.", "DBLP authors": ["Ismail Akturk", "Ulya R. Karpuzcu"], "year": 2020, "MAG papers": [{"PaperId": 3043172315, "PaperTitle": "acr amnesic checkpointing and recovery", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3016996015, "PaperTitle": "acr amnesic checkpointing and recovery", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of missouri": 1.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "Asymmetric Resilience: Exploiting Task-Level Idempotency for Transient Error Recovery in Accelerator-Based Systems.", "DBLP authors": ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Quan Chen", "Minyi Guo", "Vijay Janapa Reddi"], "year": 2020, "MAG papers": [{"PaperId": 3016875561, "PaperTitle": "asymmetric resilience exploiting task level idempotency for transient error recovery in accelerator based systems", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"harvard university": 1.0, "ibm": 3.0, "shanghai jiao tong university": 3.0}}], "source": "ES"}, {"DBLP title": "SIGMA: A Sparse and Irregular GEMM Accelerator with Flexible Interconnects for DNN Training.", "DBLP authors": ["Eric Qin", "Ananda Samajdar", "Hyoukjun Kwon", "Vineet Nadella", "Sudarshan Srinivasan", "Dipankar Das", "Bharat Kaul", "Tushar Krishna"], "year": 2020, "MAG papers": [{"PaperId": 3016542674, "PaperTitle": "sigma a sparse and irregular gemm accelerator with flexible interconnects for dnn training", "Year": 2020, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"georgia institute of technology": 5.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "EMSim: A Microarchitecture-Level Simulation Tool for Modeling Electromagnetic Side-Channel Signals.", "DBLP authors": ["Nader Sehatbakhsh", "Baki Berkay Yilmaz", "Alenka G. Zajic", "Milos Prvulovic"], "year": 2020, "MAG papers": [{"PaperId": 3017020734, "PaperTitle": "emsim a microarchitecture level simulation tool for modeling electromagnetic side channel signals", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Impala: Algorithm/Architecture Co-Design for In-Memory Multi-Stride Pattern Matching.", "DBLP authors": ["Elaheh Sadredini", "Reza Rahimi", "Marzieh Lenjani", "Mircea Stan", "Kevin Skadron"], "year": 2020, "MAG papers": [{"PaperId": 3016919608, "PaperTitle": "impala algorithm architecture co design for in memory multi stride pattern matching", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of virginia": 5.0}}], "source": "ES"}, {"DBLP title": "A Deep Reinforcement Learning Framework for Architectural Exploration: A Routerless NoC Case Study.", "DBLP authors": ["Ting-Ru Lin", "Drew Penney", "Massoud Pedram", "Lizhong Chen"], "year": 2020, "MAG papers": [{"PaperId": 3017007538, "PaperTitle": "a deep reinforcement learning framework for architectural exploration a routerless noc case study", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southern california": 2.0, "oregon state university": 2.0}}], "source": "ES"}, {"DBLP title": "IRONHIDE: A Secure Multicore that Efficiently Mitigates Microarchitecture State Attacks for Interactive Applications.", "DBLP authors": ["Hamza Omar", "Omer Khan"], "year": 2020, "MAG papers": [{"PaperId": 3017008359, "PaperTitle": "ironhide a secure multicore that efficiently mitigates microarchitecture state attacks for interactive applications", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "A New Side-Channel Vulnerability on Modern Computers by Exploiting Electromagnetic Emanations from the Power Management Unit.", "DBLP authors": ["Nader Sehatbakhsh", "Baki Berkay Yilmaz", "Alenka G. Zajic", "Milos Prvulovic"], "year": 2020, "MAG papers": [{"PaperId": 3016623367, "PaperTitle": "a new side channel vulnerability on modern computers by exploiting electromagnetic emanations from the power management unit", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Leaking Information Through Cache LRU States.", "DBLP authors": ["Wenjie Xiong", "Jakub Szefer"], "year": 2020, "MAG papers": [{"PaperId": 3016511751, "PaperTitle": "leaking information through cache lru states", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"yale university": 2.0}}], "source": "ES"}, {"DBLP title": "Baldur: A Power-Efficient and Scalable Network Using All-Optical Switches.", "DBLP authors": ["Mohammad Reza Jokar", "Junyi Qiu", "Frederic T. Chong", "Lynford L. Goddard", "John M. Dallesasse", "Milton Feng", "Yanjing Li"], "year": 2020, "MAG papers": [{"PaperId": 3017321059, "PaperTitle": "baldur a power efficient and scalable network using all optical switches", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at urbana champaign": 4.0, "university of chicago": 3.0}}], "source": "ES"}, {"DBLP title": "Twig: Multi-Agent Task Management for Colocated Latency-Critical Cloud Services.", "DBLP authors": ["Rajiv Nishtala", "Vinicius Petrucci", "Paul Carpenter", "Magnus Sj\u00e4lander"], "year": 2020, "MAG papers": [{"PaperId": 3017148238, "PaperTitle": "twig multi agent task management for colocated latency critical cloud services", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"norwegian university of science and technology": 2.0, "barcelona supercomputing center": 1.0, "federal university of bahia": 1.0}}], "source": "ES"}, {"DBLP title": "QuickNN: Memory and Performance Optimization of k-d Tree Based Nearest Neighbor Search for 3D Point Clouds.", "DBLP authors": ["Reid Pinkham", "Shuqing Zeng", "Zhengya Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3016339970, "PaperTitle": "quicknn memory and performance optimization of k d tree based nearest neighbor search for 3d point clouds", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of michigan": 2.0, "general motors": 1.0}}], "source": "ES"}, {"DBLP title": "CLITE: Efficient and QoS-Aware Co-Location of Multiple Latency-Critical Jobs for Warehouse Scale Computers.", "DBLP authors": ["Tirthak Patel", "Devesh Tiwari"], "year": 2020, "MAG papers": [{"PaperId": 3017091196, "PaperTitle": "clite efficient and qos aware co location of multiple latency critical jobs for warehouse scale computers", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "Q-Zilla: A Scheduling Framework and Core Microarchitecture for Tail-Tolerant Microservices.", "DBLP authors": ["Amirhossein Mirhosseini", "Brendan L. West", "Geoffrey W. Blake", "Thomas F. Wenisch"], "year": 2020, "MAG papers": [{"PaperId": 3016697469, "PaperTitle": "q zilla a scheduling framework and core microarchitecture for tail tolerant microservices", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"amazon com": 1.0, "university of michigan": 3.0}}, {"PaperId": 3041478083, "PaperTitle": "q zilla a scheduling framework and core microarchitecture for tail tolerant microservices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "PREMA: A Predictive Multi-Task Scheduling Algorithm For Preemptible Neural Processing Units.", "DBLP authors": ["Yujeong Choi", "Minsoo Rhu"], "year": 2020, "MAG papers": [{"PaperId": 3016939927, "PaperTitle": "prema a predictive multi task scheduling algorithm for preemptible neural processing units", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Domain-Specialized Cache Management for Graph Analytics.", "DBLP authors": ["Priyank Faldu", "Jeff Diamond", "Boris Grot"], "year": 2020, "MAG papers": [{"PaperId": 3002776333, "PaperTitle": "domain specialized cache management for graph analytics", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of edinburgh": 2.0, "oracle corporation": 1.0}}, {"PaperId": 3016507252, "PaperTitle": "domain specialized cache management for graph analytics", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"oracle corporation": 1.0, "university of edinburgh": 2.0}}], "source": "ES"}, {"DBLP title": "ALRESCHA: A Lightweight Reconfigurable Sparse-Computation Accelerator.", "DBLP authors": ["Bahar Asgari", "Ramyad Hadidi", "Tushar Krishna", "Hyesoon Kim", "Sudhakar Yalamanchili"], "year": 2020, "MAG papers": [{"PaperId": 3016904661, "PaperTitle": "alrescha a lightweight reconfigurable sparse computation accelerator", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "SpArch: Efficient Architecture for Sparse Matrix Multiplication.", "DBLP authors": ["Zhekai Zhang", "Hanrui Wang", "Song Han", "William J. Dally"], "year": 2020, "MAG papers": [{"PaperId": 3016832937, "PaperTitle": "sparch efficient architecture for sparse matrix multiplication", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"massachusetts institute of technology": 3.0, "stanford university": 1.0}}, {"PaperId": 3007021848, "PaperTitle": "sparch efficient architecture for sparse matrix multiplication", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"massachusetts institute of technology": 3.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Mitigating Voltage Drop in Resistive Memories by Dynamic RESET Voltage Regulation and Partition RESET.", "DBLP authors": ["Farzaneh Zokaee", "Lei Jiang"], "year": 2020, "MAG papers": [{"PaperId": 3017104034, "PaperTitle": "mitigating voltage drop in resistive memories by dynamic reset voltage regulation and partition reset", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indiana university": 2.0}}], "source": "ES"}, {"DBLP title": "DRAM-Less: Hardware Acceleration of Data Processing with New Memory.", "DBLP authors": ["Jie Zhang", "Gyuyoung Park", "David Donofrio", "John Shalf", "Myoungsoo Jung"], "year": 2020, "MAG papers": [{"PaperId": 3016859676, "PaperTitle": "dram less hardware acceleration of data processing with new memory", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 3.0, "lawrence berkeley national laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM.", "DBLP authors": ["Xin Xin", "Youtao Zhang", "Jun Yang"], "year": 2020, "MAG papers": [{"PaperId": 3084872150, "PaperTitle": "elp2im efficient and low power bitwise operation processing in dram", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3016765354, "PaperTitle": "elp2im efficient and low power bitwise operation processing in dram", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "ResiRCA: A Resilient Energy Harvesting ReRAM Crossbar-Based Accelerator for Intelligent Embedded Processors.", "DBLP authors": ["Keni Qiu", "Nicholas Jao", "Mengying Zhao", "Cyan Subhra Mishra", "Gulsum Gudukbay", "Sethu Jose", "Jack Sampson", "Mahmut Taylan Kandemir", "Vijaykrishnan Narayanan"], "year": 2020, "MAG papers": [{"PaperId": 3017282344, "PaperTitle": "resirca a resilient energy harvesting reram crossbar based accelerator for intelligent embedded processors", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"capital normal university": 1.0, "pennsylvania state university": 7.0, "shandong university": 1.0}}], "source": "ES"}, {"DBLP title": "A3: Accelerating Attention Mechanisms in Neural Networks with Approximation.", "DBLP authors": ["Tae Jun Ham", "Sungjun Jung", "Seonghak Kim", "Young H. Oh", "Yeonhong Park", "Yoonho Song", "Jung-Hun Park", "Sanghee Lee", "Kyoung Park", "Jae W. Lee", "Deog-Kyoon Jeong"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "AccPar: Tensor Partitioning for Heterogeneous Deep Learning Accelerators.", "DBLP authors": ["Linghao Song", "Fan Chen", "Youwei Zhuo", "Xuehai Qian", "Hai Li", "Yiran Chen"], "year": 2020, "MAG papers": [{"PaperId": 3016430712, "PaperTitle": "accpar tensor partitioning for heterogeneous deep learning accelerators", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of southern california": 2.0, "duke university": 4.0}}], "source": "ES"}, {"DBLP title": "FLOWER and FaME: A Low Overhead Bit-Level Fault-map and Fault-Tolerance Approach for Deeply Scaled Memories.", "DBLP authors": ["Donald Kline Jr.", "Jiangwei Zhang", "Rami G. Melhem", "Alex K. Jones"], "year": 2020, "MAG papers": [{"PaperId": 3016328769, "PaperTitle": "flower and fame a low overhead bit level fault map and fault tolerance approach for deeply scaled memories", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-Range Supported Oblivious RAM for Efficient Block Data Retrieval.", "DBLP authors": ["Yuezhi Che", "Rujia Wang"], "year": 2020, "MAG papers": [{"PaperId": 3016366555, "PaperTitle": "multi range supported oblivious ram for efficient block data retrieval", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"illinois institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "CASINO Core Microarchitecture: Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling Windows.", "DBLP authors": ["Ipoom Jeong", "Seihoon Park", "Changmin Lee", "Won Woo Ro"], "year": 2020, "MAG papers": [{"PaperId": 3120058370, "PaperTitle": "casino core microarchitecture generating out of order schedules using cascaded in order scheduling windows", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3017225859, "PaperTitle": "casino core microarchitecture generating out of order schedules using cascaded in order scheduling windows", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"yonsei university": 3.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Precise Runahead Execution.", "DBLP authors": ["Ajeya Naithani", "Josu\u00e9 Feliu", "Almutaz Adileh", "Lieven Eeckhout"], "year": 2020, "MAG papers": [{"PaperId": 3016777042, "PaperTitle": "precise runahead execution", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ghent university": 3.0, "polytechnic university of valencia": 1.0}}], "source": "ES"}, {"DBLP title": "BBS: Micro-Architecture Benchmarking Blockchain Systems through Machine Learning and Fuzzy Set.", "DBLP authors": ["Liang Zhu", "Chao Chen", "Zihao Su", "Weiguang Chen", "Tao Li", "Zhibin Yu"], "year": 2020, "MAG papers": [{"PaperId": 3017122936, "PaperTitle": "bbs micro architecture benchmarking blockchain systems through machine learning and fuzzy set", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "Delay and Bypass: Ready and Criticality Aware Instruction Scheduling in Out-of-Order Processors.", "DBLP authors": ["Mehdi Alipour", "Stefanos Kaxiras", "David Black-Schaffer", "Rakesh Kumar"], "year": 2020, "MAG papers": [{"PaperId": 3014112970, "PaperTitle": "delay and bypass ready and criticality aware instruction scheduling in out of order processors", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"uppsala university": 3.0, "norwegian university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "EquiNox: Equivalent NoC Injection Routers for Silicon Interposer-Based Throughput Processors.", "DBLP authors": ["Yunfan Li", "Lizhong Chen"], "year": 2020, "MAG papers": [{"PaperId": 3016998009, "PaperTitle": "equinox equivalent noc injection routers for silicon interposer based throughput processors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"oregon state university": 2.0}}], "source": "ES"}, {"DBLP title": "DRAIN: Deadlock Removal for Arbitrary Irregular Networks.", "DBLP authors": ["Mayank Parasar", "Hossein Farrokhbakht", "Natalie D. Enright Jerger", "Paul V. Gratz", "Tushar Krishna", "Joshua San Miguel"], "year": 2020, "MAG papers": [{"PaperId": 3017153815, "PaperTitle": "drain deadlock removal for arbitrary irregular networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 1.0, "georgia institute of technology": 2.0, "university of toronto": 2.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "SnackNoC: Processing in the Communication Layer.", "DBLP authors": ["Karthik Sangaiah", "Michael Lui", "Ragh Kuttappa", "Baris Taskin", "Mark Hempstead"], "year": 2020, "MAG papers": [{"PaperId": 3017066768, "PaperTitle": "snacknoc processing in the communication layer", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"drexel university": 4.0, "tufts university": 1.0}}], "source": "ES"}, {"DBLP title": "PIXEL: Photonic Neural Network Accelerator.", "DBLP authors": ["Kyle Shiflett", "Dylan Wright", "Avinash Karanth", "Ahmed Louri"], "year": 2020, "MAG papers": [{"PaperId": 3016633211, "PaperTitle": "pixel photonic neural network accelerator", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ohio university": 3.0, "george washington university": 1.0}}], "source": "ES"}, {"DBLP title": "The Architectural Implications of Facebook's DNN-Based Personalized Recommendation.", "DBLP authors": ["Udit Gupta", "Carole-Jean Wu", "Xiaodong Wang", "Maxim Naumov", "Brandon Reagen", "David Brooks", "Bradford Cottel", "Kim M. Hazelwood", "Mark Hempstead", "Bill Jia", "Hsien-Hsin S. Lee", "Andrey Malevich", "Dheevatsa Mudigere", "Mikhail Smelyanskiy", "Liang Xiong", "Xuan Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3016842236, "PaperTitle": "the architectural implications of facebook s dnn based personalized recommendation", "Year": 2020, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"harvard university": 2.0, "facebook": 14.0}}], "source": "ES"}, {"DBLP title": "NVDIMM-C: A Byte-Addressable Non-Volatile Memory Module for Compatibility with Standard DDR Memory Interfaces.", "DBLP authors": ["Changmin Lee", "Wonjae Shin", "Dae Jeong Kim", "Yongjun Yu", "Sung-Joon Kim", "Taekyeong Ko", "Deokho Seo", "Jongmin Park", "Kwanghee Lee", "Seongho Choi", "Namhyung Kim", "Vishak G", "Arun George", "Vishwas V", "Donghun Lee", "Kang-Woo Choi", "Changbin Song", "Dohan Kim", "Insu Choi", "Ilgyu Jung", "Yong Ho Song", "Jinman Han"], "year": 2020, "MAG papers": [{"PaperId": 3042687920, "PaperTitle": "nvdimm c a byte addressable non volatile memory module for compatibility with standard ddr memory interfaces", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3016572198, "PaperTitle": "nvdimm c a byte addressable non volatile memory module for compatibility with standard ddr memory interfaces", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 19.0}}], "source": "ES"}, {"DBLP title": "Missing the Forest for the Trees: End-to-End AI Application Performance in Edge Data Centers.", "DBLP authors": ["Daniel Richins", "Dharmisha Doshi", "Matthew Blackmore", "Aswathy Thulaseedharan Nair", "Neha Pathapati", "Ankit Patel", "Brainard Daguman", "Daniel Dobrijalowski", "Ramesh Illikkal", "Kevin Long", "David Zimmerman", "Vijay Janapa Reddi"], "year": 2020, "MAG papers": [{"PaperId": 3016892718, "PaperTitle": "missing the forest for the trees end to end ai application performance in edge data centers", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 10.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Communication Lower Bound in Convolution Accelerators.", "DBLP authors": ["Xiaoming Chen", "Yinhe Han", "Yu Wang"], "year": 2020, "MAG papers": [{"PaperId": 3017059173, "PaperTitle": "communication lower bound in convolution accelerators", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling Highly Efficient Capsule Networks Processing Through A PIM-Based Architecture Design.", "DBLP authors": ["Xingyao Zhang", "Shuaiwen Leon Song", "Chenhao Xie", "Jing Wang", "Weigong Zhang", "Xin Fu"], "year": 2020, "MAG papers": [{"PaperId": 3016917092, "PaperTitle": "enabling highly efficient capsule networks processing through a pim based architecture design", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of houston": 2.0, "capital normal university": 1.0, "university of sydney": 1.0, "pacific northwest national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Fulcrum: A Simplified Control and Access Mechanism Toward Flexible and Practical In-Situ Accelerators.", "DBLP authors": ["Marzieh Lenjani", "Patricia Gonzalez-Guerrero", "Elaheh Sadredini", "Shuangchen Li", "Yuan Xie", "Ameen Akel", "Sean Eilert", "Mircea R. Stan", "Kevin Skadron"], "year": 2020, "MAG papers": [{"PaperId": 3016903199, "PaperTitle": "fulcrum a simplified control and access mechanism toward flexible and practical in situ accelerators", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"micron technology": 2.0, "university of california santa barbara": 2.0, "university of virginia": 5.0}}], "source": "ES"}, {"DBLP title": "BCoal: Bucketing-Based Memory Coalescing for Efficient and Secure GPUs.", "DBLP authors": ["Gurunath Kadam", "Danfeng Zhang", "Adwait Jog"], "year": 2020, "MAG papers": [{"PaperId": 3017245021, "PaperTitle": "bcoal bucketing based memory coalescing for efficient and secure gpus", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"college of william mary": 2.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "HMG: Extending Cache Coherence Protocols Across Modern Hierarchical Multi-GPU Systems.", "DBLP authors": ["Xiaowei Ren", "Daniel Lustig", "Evgeny Bolotin", "Aamer Jaleel", "Oreste Villa", "David W. Nellans"], "year": 2020, "MAG papers": [{"PaperId": 3017188964, "PaperTitle": "hmg extending cache coherence protocols across modern hierarchical multi gpu systems", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nvidia": 6.0}}], "source": "ES"}, {"DBLP title": "Griffin: Hardware-Software Support for Efficient Page Migration in Multi-GPU Systems.", "DBLP authors": ["Trinayan Baruah", "Yifan Sun", "Ali Tolga Din\u00e7er", "Saiful A. Mojumder", "Jos\u00e9 L. Abell\u00e1n", "Yash Ukidave", "Ajay Joshi", "Norman Rubin", "John Kim", "David R. Kaeli"], "year": 2020, "MAG papers": [{"PaperId": 3017302221, "PaperTitle": "griffin hardware software support for efficient page migration in multi gpu systems", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"boston university": 2.0, "istanbul technical university": 1.0, "northeastern university": 4.0, "universidad catolica san antonio de murcia": 1.0, "kaist": 1.0}}], "source": "ES"}, {"DBLP title": "EFLOPS: Algorithm and System Co-Design for a High Performance Distributed Training Platform.", "DBLP authors": ["Jianbo Dong", "Zheng Cao", "Tao Zhang", "Jianxi Ye", "Shaochuang Wang", "Fei Feng", "Li Zhao", "Xiaoyong Liu", "Liuyihan Song", "Liwei Peng", "Yiqun Guo", "Xiaowei Jiang", "Lingbo Tang", "Yin Du", "Yingya Zhang", "Pan Pan", "Yuan Xie"], "year": 2020, "MAG papers": [{"PaperId": 3016395792, "PaperTitle": "eflops algorithm and system co design for a high performance distributed training platform", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"alibaba group": 17.0}}], "source": "ES"}, {"DBLP title": "Techniques for Reducing the Connected-Standby Energy Consumption of Mobile Devices.", "DBLP authors": ["Jawad Haj-Yahya", "Yanos Sazeides", "Mohammed Alser", "Efraim Rotem", "Onur Mutlu"], "year": 2020, "MAG papers": [{"PaperId": 3016987879, "PaperTitle": "techniques for reducing the connected standby energy consumption of mobile devices", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"eth zurich": 3.0, "university of cyprus": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Experiences with ML-Driven Design: A NoC Case Study.", "DBLP authors": ["Jieming Yin", "Subhash Sethumurugan", "Yasuko Eckert", "Chintan Patel", "Alan Smith", "Eric Morton", "Mark Oskin", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "year": 2020, "MAG papers": [{"PaperId": 3017134989, "PaperTitle": "experiences with ml driven design a noc case study", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"advanced micro devices": 6.0, "university of minnesota": 1.0, "university of washington": 1.0, "university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid2: Combining Caching and Migration in Hybrid Memory Systems.", "DBLP authors": ["Evangelos Vasilakis", "Vassilis Papaefstathiou", "Pedro Trancoso", "Ioannis Sourdis"], "year": 2020, "MAG papers": [{"PaperId": 2980564817, "PaperTitle": "hybrid2 combining caching and migration in hybrid memory systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"foundation for research technology hellas": 1.0, "chalmers university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Charge-Aware DRAM Refresh Reduction with Value Transformation.", "DBLP authors": ["Seikwon Kim", "Wonsang Kwak", "Changdae Kim", "Daehyeon Baek", "Jaehyuk Huh"], "year": 2020, "MAG papers": [{"PaperId": 3016460116, "PaperTitle": "charge aware dram refresh reduction with value transformation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"electronics and telecommunications research institute": 1.0, "samsung": 1.0, "kaist": 2.0}}], "source": "ES"}, {"DBLP title": "DWT: Decoupled Workload Tracing for Data Centers.", "DBLP authors": ["Jian Chen", "Ying Zhang", "Xiaowei Jiang", "Li Zhao", "Zheng Cao", "Qiang Liu"], "year": 2020, "MAG papers": [{"PaperId": 3016879036, "PaperTitle": "dwt decoupled workload tracing for data centers", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"alibaba group": 6.0}}], "source": "ES"}, {"DBLP title": "Tensaurus: A Versatile Accelerator for Mixed Sparse-Dense Tensor Computations.", "DBLP authors": ["Nitish Kumar Srivastava", "Hanchen Jin", "Shaden Smith", "Hongbo Rong", "David H. Albonesi", "Zhiru Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3041206034, "PaperTitle": "tensaurus a versatile accelerator for mixed sparse dense tensor computations", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3016735325, "PaperTitle": "tensaurus a versatile accelerator for mixed sparse dense tensor computations", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"cornell university": 4.0, "intel": 1.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "A Hybrid Systolic-Dataflow Architecture for Inductive Matrix Algorithms.", "DBLP authors": ["Jian Weng", "Sihao Liu", "Zhengrong Wang", "Vidushi Dadu", "Tony Nowatzki"], "year": 2020, "MAG papers": [{"PaperId": 3016769527, "PaperTitle": "a hybrid systolic dataflow architecture for inductive matrix algorithms", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california los angeles": 5.0}}], "source": "ES"}, {"DBLP title": "Improving Predication Efficiency through Compaction/Restoration of SIMD Instructions.", "DBLP authors": ["Adri\u00e1n Barredo", "Juan M. Cebrian", "Miquel Moret\u00f3", "Marc Casas", "Mateo Valero"], "year": 2020, "MAG papers": [{"PaperId": 3016723581, "PaperTitle": "improving predication efficiency through compaction restoration of simd instructions", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"barcelona supercomputing center": 5.0}}], "source": "ES"}]