TimeQuest Timing Analyzer report for 8-bit-cpu
Tue Jan 08 10:38:39 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst1'
 13. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst'
 14. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst3'
 15. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst2'
 16. Slow 1200mV 85C Model Setup: 'CLK'
 17. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst'
 18. Slow 1200mV 85C Model Hold: 'CLK'
 19. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst3'
 20. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst1'
 21. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst2'
 22. Slow 1200mV 85C Model Recovery: 'STEP:inst1|inst2'
 23. Slow 1200mV 85C Model Removal: 'STEP:inst1|inst2'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst3'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst2'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst1'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst1'
 47. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst'
 48. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst3'
 49. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst2'
 50. Slow 1200mV 0C Model Setup: 'CLK'
 51. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst'
 52. Slow 1200mV 0C Model Hold: 'CLK'
 53. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst3'
 54. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst1'
 55. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst2'
 56. Slow 1200mV 0C Model Recovery: 'STEP:inst1|inst2'
 57. Slow 1200mV 0C Model Removal: 'STEP:inst1|inst2'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Propagation Delay
 68. Minimum Propagation Delay
 69. Output Enable Times
 70. Minimum Output Enable Times
 71. Output Disable Times
 72. Minimum Output Disable Times
 73. Slow 1200mV 0C Model Metastability Report
 74. Fast 1200mV 0C Model Setup Summary
 75. Fast 1200mV 0C Model Hold Summary
 76. Fast 1200mV 0C Model Recovery Summary
 77. Fast 1200mV 0C Model Removal Summary
 78. Fast 1200mV 0C Model Minimum Pulse Width Summary
 79. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst1'
 80. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst'
 81. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst3'
 82. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst2'
 83. Fast 1200mV 0C Model Setup: 'CLK'
 84. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst'
 85. Fast 1200mV 0C Model Hold: 'CLK'
 86. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst3'
 87. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst1'
 88. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst2'
 89. Fast 1200mV 0C Model Recovery: 'STEP:inst1|inst2'
 90. Fast 1200mV 0C Model Removal: 'STEP:inst1|inst2'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Propagation Delay
101. Minimum Propagation Delay
102. Output Enable Times
103. Minimum Output Enable Times
104. Output Disable Times
105. Minimum Output Disable Times
106. Fast 1200mV 0C Model Metastability Report
107. Multicorner Timing Analysis Summary
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Progagation Delay
113. Minimum Progagation Delay
114. Board Trace Model Assignments
115. Input Transition Times
116. Slow Corner Signal Integrity Metrics
117. Fast Corner Signal Integrity Metrics
118. Setup Transfers
119. Hold Transfers
120. Recovery Transfers
121. Removal Transfers
122. Report TCCS
123. Report RSKM
124. Unconstrained Paths
125. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; 8-bit-cpu                                                          ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C55F484C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                             ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; Clock Name       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets              ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; CLK              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }              ;
; STEP:inst1|inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst }  ;
; STEP:inst1|inst1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst1 } ;
; STEP:inst1|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst2 } ;
; STEP:inst1|inst3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst3 } ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                     ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 59.15 MHz  ; 59.15 MHz       ; STEP:inst1|inst  ;      ;
; 77.53 MHz  ; 77.53 MHz       ; STEP:inst1|inst1 ;      ;
; 277.09 MHz ; 277.09 MHz      ; STEP:inst1|inst3 ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------+
; Slow 1200mV 85C Model Setup Summary        ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst1 ; -15.970 ; -863.231      ;
; STEP:inst1|inst  ; -15.906 ; -46.429       ;
; STEP:inst1|inst3 ; -12.648 ; -97.170       ;
; STEP:inst1|inst2 ; -5.479  ; -31.593       ;
; CLK              ; -0.158  ; -0.158        ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 85C Model Hold Summary        ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst  ; -2.213 ; -2.213        ;
; CLK              ; -0.711 ; -1.919        ;
; STEP:inst1|inst3 ; 0.758  ; 0.000         ;
; STEP:inst1|inst1 ; 0.929  ; 0.000         ;
; STEP:inst1|inst2 ; 5.156  ; 0.000         ;
+------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary     ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst2 ; -13.760 ; -41.369       ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 85C Model Removal Summary     ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -1.351 ; -2.265        ;
+------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------------+--------+-----------------------+
; Clock            ; Slack  ; End Point TNS         ;
+------------------+--------+-----------------------+
; STEP:inst1|inst  ; -3.201 ; -16.005               ;
; CLK              ; -3.000 ; -10.435               ;
; STEP:inst1|inst3 ; -1.487 ; -11.896               ;
; STEP:inst1|inst2 ; -1.487 ; -8.922                ;
; STEP:inst1|inst1 ; 0.199  ; 0.000                 ;
+------------------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst1'                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -15.970 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -3.130     ; 12.220     ;
; -15.238 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.956     ; 11.633     ;
; -14.426 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.644     ; 13.273     ;
; -14.352 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.593     ; 13.191     ;
; -14.195 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.411     ; 13.089     ;
; -14.152 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.361     ; 13.273     ;
; -14.080 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.673     ; 13.084     ;
; -14.041 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.199     ; 13.197     ;
; -14.031 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.413     ; 12.893     ;
; -13.990 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.580     ; 12.914     ;
; -13.989 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.430     ; 12.852     ;
; -13.972 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.484     ; 12.830     ;
; -13.929 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.007      ; 13.434     ;
; -13.897 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.409     ; 12.807     ;
; -13.872 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.004      ; 13.381     ;
; -13.871 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.382     ; 12.960     ;
; -13.806 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.420     ; 12.646     ;
; -13.789 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.186      ; 13.665     ;
; -13.787 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.598     ; 12.659     ;
; -13.750 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.677     ; 12.553     ;
; -13.746 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.385     ; 12.644     ;
; -13.716 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.588     ; 12.569     ;
; -13.632 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.388     ; 12.616     ;
; -13.604 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.008      ; 13.276     ;
; -13.594 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.591     ; 12.432     ;
; -13.572 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.184      ; 13.445     ;
; -13.572 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.323     ; 12.614     ;
; -13.516 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.258      ; 12.940     ;
; -13.484 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.417     ; 12.416     ;
; -13.477 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.204     ; 12.614     ;
; -13.454 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.604     ; 12.018     ;
; -13.454 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.378     ; 12.771     ;
; -13.442 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.377     ; 12.553     ;
; -13.436 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.361     ; 12.570     ;
; -13.402 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.424     ; 12.255     ;
; -13.396 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.008      ; 12.885     ;
; -13.395 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.417     ; 12.264     ;
; -13.386 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.398     ; 12.255     ;
; -13.364 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.418     ; 12.278     ;
; -13.357 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.184      ; 13.039     ;
; -13.353 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.382     ; 12.268     ;
; -13.347 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.173      ; 13.215     ;
; -13.345 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.410     ; 12.277     ;
; -13.305 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.134      ; 13.084     ;
; -13.260 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.328      ; 12.939     ;
; -13.231 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.196     ; 12.388     ;
; -13.144 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.324      ; 13.164     ;
; -13.139 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.424     ; 12.001     ;
; -13.052 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.418     ; 11.992     ;
; -13.048 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.006     ; 12.545     ;
; -13.028 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.381     ; 12.007     ;
; -13.024 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.184      ; 12.525     ;
; -13.023 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.345      ; 12.711     ;
; -12.806 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.597     ; 11.624     ;
; -12.799 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.601     ; 11.625     ;
; -12.770 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.588     ; 11.847     ;
; -12.747 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.155      ; 12.591     ;
; -12.742 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.141      ; 12.381     ;
; -12.666 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.382      ; 12.408     ;
; -12.629 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.005     ; 12.131     ;
; -12.544 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.144      ; 12.186     ;
; -12.423 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.203     ; 11.891     ;
; -12.414 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.369      ; 12.478     ;
; -12.256 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.175      ; 12.120     ;
; -11.898 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.745     ; 9.033      ;
; -11.873 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.742     ; 9.011      ;
; -11.502 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -3.116     ; 7.766      ;
; -11.308 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.630     ; 10.169     ;
; -11.242 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.928     ; 8.194      ;
; -11.192 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.739     ; 8.333      ;
; -11.121 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.347     ; 10.269     ;
; -11.081 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.022      ; 10.584     ;
; -11.080 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.403     ; 9.963      ;
; -11.077 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.397     ; 9.985      ;
; -11.049 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.404     ; 9.977      ;
; -11.038 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.368     ; 9.967      ;
; -11.034 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.347     ; 10.169     ;
; -11.030 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.396     ; 9.976      ;
; -10.871 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.416     ; 9.748      ;
; -10.811 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.021      ; 10.330     ;
; -10.790 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.568     ; 8.073      ;
; -10.779 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.395     ; 9.703      ;
; -10.709 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.198      ; 10.224     ;
; -10.644 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.942     ; 7.053      ;
; -10.570 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.571     ; 7.850      ;
; -10.359 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.434     ; 9.916      ;
; -10.327 ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.256     ; 10.062     ;
; -10.307 ; ALU_MD:inst7|inst7[2]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.242     ; 10.056     ;
; -10.304 ; ALU_MD:inst7|inst8[0]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.259     ; 10.036     ;
; -10.280 ; ALU_MD:inst7|inst8[0]                                                                                                 ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.208     ; 10.004     ;
; -10.267 ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.471     ; 9.787      ;
; -10.261 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.253     ; 9.999      ;
; -10.239 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.198      ; 9.935      ;
; -10.236 ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.442     ; 9.785      ;
; -10.207 ; ALU_MD:inst7|inst8[5]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.443     ; 9.755      ;
; -10.200 ; ALU_MD:inst7|inst7[4]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.456     ; 9.735      ;
; -10.128 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.201     ; 9.732      ;
; -10.126 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.430     ; 9.687      ;
; -10.109 ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.059     ; 9.982      ;
; -10.096 ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.023     ; 9.878      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                        ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -15.906 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -3.588     ; 13.366     ;
; -12.775 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.082     ; 13.741     ;
; -12.754 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.200     ; 10.102     ;
; -12.746 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.386     ; 9.908      ;
; -12.639 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.367     ; 9.820      ;
; -12.612 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.378     ; 9.782      ;
; -12.520 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.415     ; 9.653      ;
; -12.470 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.203     ; 9.815      ;
; -12.405 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.186     ; 9.767      ;
; -12.400 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.197     ; 9.751      ;
; -12.305 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.387     ; 9.466      ;
; -12.304 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.374     ; 9.478      ;
; -12.298 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.400     ; 9.446      ;
; -12.236 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.089     ; 13.195     ;
; -12.118 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.374     ; 9.292      ;
; -12.086 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.189     ; 9.445      ;
; -12.022 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.418     ; 9.152      ;
; -11.916 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.380     ; 9.084      ;
; -11.912 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.194     ; 9.266      ;
; -9.763  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.166      ; 10.477     ;
; -9.755  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.020     ; 10.283     ;
; -9.648  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.001     ; 10.195     ;
; -9.621  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.012     ; 10.157     ;
; -9.529  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.075     ; 10.502     ;
; -9.529  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.049     ; 10.028     ;
; -9.474  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.163      ; 10.185     ;
; -9.409  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.169      ; 10.126     ;
; -9.357  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.180      ; 10.085     ;
; -9.313  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.008     ; 9.853      ;
; -9.304  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.156      ; 10.008     ;
; -9.279  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.159      ; 9.986      ;
; -9.271  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.019     ; 9.800      ;
; -9.257  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.021     ; 9.784      ;
; -9.250  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.034     ; 9.764      ;
; -9.219  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.173      ; 9.940      ;
; -9.179  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.056     ; 9.671      ;
; -9.173  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.162      ; 9.883      ;
; -9.148  ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.027     ; 9.669      ;
; -9.127  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.008     ; 9.667      ;
; -9.119  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.028     ; 9.639      ;
; -9.112  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.041     ; 9.619      ;
; -9.095  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.177      ; 9.820      ;
; -9.038  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.015     ; 9.571      ;
; -9.031  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.052     ; 9.527      ;
; -8.925  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.014     ; 9.459      ;
; -8.921  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.172      ; 9.641      ;
; -8.913  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.015     ; 9.446      ;
; -8.726  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.008     ; 9.266      ;
; -8.512  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.598     ; 8.462      ;
; -8.498  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.964     ; 5.082      ;
; -8.155  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.059     ; 8.644      ;
; -8.091  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.021     ; 8.618      ;
; -7.891  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.212     ; 4.227      ;
; -7.883  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.846     ; 7.585      ;
; -7.835  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.082     ; 8.801      ;
; -7.172  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.953     ; 3.767      ;
; -7.164  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.587     ; 7.125      ;
; -7.003  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.170      ; 7.721      ;
; -6.739  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.595     ; 6.692      ;
; -6.699  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.808     ; 6.439      ;
; -6.698  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.605     ; 6.641      ;
; -6.685  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.174     ; 3.059      ;
; -6.661  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.961     ; 3.248      ;
; -6.603  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 3.284      ; 10.935     ;
; -6.574  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.165      ; 7.287      ;
; -6.359  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.594     ; 6.313      ;
; -6.310  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 3.277      ; 10.635     ;
; -6.300  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.996     ; 2.852      ;
; -6.283  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.630     ; 6.201      ;
; -4.312  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.096     ; 5.264      ;
; -4.243  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.081     ; 4.710      ;
; -4.025  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.021     ; 4.552      ;
; -4.009  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.245     ; 4.312      ;
; -3.903  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 2.806      ; 7.257      ;
; -3.809  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.251     ; 4.106      ;
; -3.807  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 2.623      ; 6.978      ;
; -3.806  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.059     ; 4.295      ;
; -3.748  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.021     ; 4.275      ;
; -3.720  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.081     ; 4.187      ;
; -3.711  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.060     ; 4.199      ;
; -3.550  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.029     ; 4.069      ;
; -3.472  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.215      ; 4.235      ;
; -3.404  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.563     ; 1.889      ;
; -3.294  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.808      ; 5.150      ;
; -3.280  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.558     ; 1.770      ;
; -3.232  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.030     ; 3.750      ;
; -3.206  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.559     ; 1.695      ;
; -3.198  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.807      ; 5.053      ;
; -3.152  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.022     ; 3.678      ;
; -3.090  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.062     ; 3.576      ;
; -2.927  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.810      ; 4.785      ;
; -2.873  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.244     ; 3.177      ;
; -2.864  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.252     ; 3.160      ;
; -2.850  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.556     ; 1.342      ;
; -2.849  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.556     ; 1.341      ;
; -2.833  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.810      ; 4.691      ;
; -2.792  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.047      ; 3.387      ;
; -2.724  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.559     ; 1.213      ;
; -2.604  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.063     ; 3.089      ;
; -2.580  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.167      ; 3.295      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -12.648 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.554     ; 13.095     ;
; -12.570 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.554     ; 13.017     ;
; -12.297 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.554     ; 12.744     ;
; -12.145 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.554     ; 12.592     ;
; -12.047 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.554     ; 12.494     ;
; -11.990 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.554     ; 12.437     ;
; -11.775 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.554     ; 12.222     ;
; -11.698 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.554     ; 12.145     ;
; -9.612  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.169     ; 9.944      ;
; -9.573  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.166     ; 9.908      ;
; -9.499  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.152     ; 9.848      ;
; -9.497  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.166     ; 9.832      ;
; -9.479  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.352     ; 9.628      ;
; -9.438  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.169     ; 9.770      ;
; -9.383  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.540     ; 9.844      ;
; -9.379  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.163     ; 9.717      ;
; -9.340  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.352     ; 9.489      ;
; -9.300  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.340     ; 9.461      ;
; -9.270  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.163     ; 9.608      ;
; -9.225  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.169     ; 9.557      ;
; -9.200  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.166     ; 9.535      ;
; -9.113  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.344     ; 9.270      ;
; -9.021  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.381     ; 9.141      ;
; -8.980  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.344     ; 9.137      ;
; -8.948  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.166     ; 9.283      ;
; -8.929  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.540     ; 9.390      ;
; -8.928  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.152     ; 9.277      ;
; -8.925  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.169     ; 9.257      ;
; -8.888  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.381     ; 9.008      ;
; -8.882  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.163     ; 9.220      ;
; -8.857  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.352     ; 9.006      ;
; -8.848  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.169     ; 9.180      ;
; -8.828  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.353     ; 8.976      ;
; -8.821  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.366     ; 8.956      ;
; -8.812  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.166     ; 9.147      ;
; -8.747  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.340     ; 8.908      ;
; -8.733  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.166     ; 9.068      ;
; -8.716  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.152     ; 9.065      ;
; -8.704  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.353     ; 8.852      ;
; -8.622  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.340     ; 8.783      ;
; -8.609  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.344     ; 8.766      ;
; -8.600  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.352     ; 8.749      ;
; -8.597  ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.384     ; 8.714      ;
; -8.584  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.169     ; 8.916      ;
; -8.579  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.340     ; 8.740      ;
; -8.569  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.352     ; 8.718      ;
; -8.542  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.166     ; 8.877      ;
; -8.521  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.344     ; 8.678      ;
; -8.519  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.163     ; 8.857      ;
; -8.517  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.381     ; 8.637      ;
; -8.499  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.352     ; 8.648      ;
; -8.491  ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.346     ; 8.646      ;
; -8.463  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.152     ; 8.812      ;
; -8.452  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.152     ; 8.801      ;
; -8.438  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.353     ; 8.586      ;
; -8.435  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.333     ; 8.603      ;
; -8.430  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.169     ; 8.762      ;
; -8.429  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.381     ; 8.549      ;
; -8.409  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.333     ; 8.577      ;
; -8.390  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.340     ; 8.551      ;
; -8.337  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.333     ; 8.505      ;
; -8.327  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.352     ; 8.476      ;
; -8.324  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.340     ; 8.485      ;
; -8.322  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.169     ; 8.654      ;
; -8.315  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.166     ; 8.650      ;
; -8.238  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.152     ; 8.587      ;
; -8.237  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.366     ; 8.372      ;
; -8.224  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.540     ; 8.685      ;
; -8.211  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.163     ; 8.549      ;
; -8.204  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.340     ; 8.365      ;
; -8.168  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.366     ; 8.303      ;
; -8.162  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.163     ; 8.500      ;
; -8.122  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.340     ; 8.283      ;
; -8.101  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.344     ; 8.258      ;
; -8.064  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.163     ; 8.402      ;
; -7.991  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.366     ; 8.126      ;
; -7.986  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.340     ; 8.147      ;
; -7.967  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.381     ; 8.087      ;
; -7.880  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.540     ; 8.341      ;
; -7.829  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.540     ; 8.290      ;
; -7.826  ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.384     ; 7.943      ;
; -7.805  ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.346     ; 7.960      ;
; -7.744  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.340     ; 7.905      ;
; -7.629  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.540     ; 8.090      ;
; -7.571  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.540     ; 8.032      ;
; -7.445  ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.155     ; 7.791      ;
; -7.396  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.540     ; 7.857      ;
; -7.181  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.930     ; 6.752      ;
; -7.016  ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.160     ; 7.357      ;
; -6.944  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.919     ; 6.526      ;
; -6.412  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.930     ; 5.983      ;
; -6.268  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.930     ; 5.839      ;
; -6.152  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.930     ; 5.723      ;
; -6.108  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.930     ; 5.679      ;
; -6.073  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.919     ; 5.655      ;
; -6.031  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.919     ; 5.613      ;
; -6.024  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 2.952      ; 9.977      ;
; -5.991  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.930     ; 5.562      ;
; -5.944  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 2.952      ; 9.897      ;
; -5.915  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.919     ; 5.497      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; -5.479 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -1.227     ; 5.253      ;
; -5.351 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -1.228     ; 5.124      ;
; -5.294 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -1.230     ; 5.065      ;
; -5.274 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -1.230     ; 5.045      ;
; -5.117 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -1.223     ; 4.895      ;
; -5.078 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -1.227     ; 4.852      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                     ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.158 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 5.825      ; 6.735      ;
; 0.084  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 5.825      ; 6.493      ;
; 0.168  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 5.825      ; 6.909      ;
; 0.183  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 5.825      ; 6.394      ;
; 0.240  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 5.825      ; 6.837      ;
; 0.317  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.500        ; 5.825      ; 6.260      ;
; 0.328  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.500        ; 5.825      ; 6.249      ;
; 0.419  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 5.825      ; 6.158      ;
; 0.456  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 5.825      ; 6.121      ;
; 0.461  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 5.825      ; 6.116      ;
; 0.598  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 5.825      ; 6.479      ;
; 0.677  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 1.000        ; 5.825      ; 6.400      ;
; 0.869  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 1.000        ; 5.825      ; 6.208      ;
; 0.876  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 5.825      ; 6.201      ;
; 0.926  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 5.825      ; 6.151      ;
; 0.957  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 5.825      ; 6.120      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -2.213 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 5.433      ; 3.755      ;
; -2.138 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 5.433      ; 3.830      ;
; -1.849 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 5.433      ; 3.619      ;
; -1.829 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 5.433      ; 3.639      ;
; 0.283  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.927      ; 2.745      ;
; 0.398  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 1.927      ; 2.860      ;
; 0.513  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.223      ; 2.010      ;
; 0.832  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 1.927      ; 2.794      ;
; 0.957  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.927      ; 2.919      ;
; 1.106  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.018     ; 0.862      ;
; 1.114  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.008     ; 0.880      ;
; 1.124  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.022     ; 0.876      ;
; 1.146  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.022     ; 0.898      ;
; 1.149  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.021     ; 0.902      ;
; 1.153  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.009     ; 0.918      ;
; 1.306  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.227      ; 2.807      ;
; 1.307  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.187     ; 0.894      ;
; 1.423  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.272     ; 0.925      ;
; 1.525  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.547      ; 2.346      ;
; 1.536  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.547      ; 2.357      ;
; 1.668  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.547      ; 2.489      ;
; 1.804  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.547      ; 2.625      ;
; 1.864  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.547      ; 2.685      ;
; 1.928  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.547      ; 2.749      ;
; 1.939  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.949      ; 4.662      ;
; 2.050  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 3.123      ; 4.947      ;
; 2.202  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.547      ; 3.023      ;
; 2.212  ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.581      ; 2.567      ;
; 2.265  ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.573      ; 2.612      ;
; 2.316  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.547      ; 3.137      ;
; 2.497  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.670      ; 2.941      ;
; 2.532  ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.316      ; 2.622      ;
; 2.638  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.381      ; 2.793      ;
; 2.638  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.666      ; 3.078      ;
; 2.645  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.370      ; 2.789      ;
; 2.646  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.230      ; 4.150      ;
; 2.647  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.591      ; 3.012      ;
; 2.756  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.230      ; 4.260      ;
; 2.838  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.189      ; 2.801      ;
; 2.859  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.477      ; 3.110      ;
; 2.863  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.594      ; 3.231      ;
; 2.903  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.590      ; 3.267      ;
; 2.931  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.197      ; 2.902      ;
; 2.964  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.227      ; 4.465      ;
; 2.975  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.371      ; 3.120      ;
; 3.007  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 3.581      ; 6.842      ;
; 3.063  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.228      ; 4.565      ;
; 3.092  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.410      ; 3.276      ;
; 3.165  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.279     ; 1.160      ;
; 3.200  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.276     ; 1.198      ;
; 3.204  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.276     ; 1.202      ;
; 3.308  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.402      ; 3.484      ;
; 3.432  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.637      ; 3.843      ;
; 3.464  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.374      ; 3.612      ;
; 3.498  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.279     ; 1.493      ;
; 3.510  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.403      ; 3.687      ;
; 3.520  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 3.588      ; 7.362      ;
; 3.572  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.278     ; 1.568      ;
; 3.614  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.411      ; 3.799      ;
; 3.704  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.375      ; 3.853      ;
; 3.708  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.354      ; 3.836      ;
; 3.714  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.283     ; 1.705      ;
; 3.729  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.192      ; 3.695      ;
; 3.841  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.196      ; 3.811      ;
; 3.887  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.411      ; 4.072      ;
; 4.060  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.354      ; 4.188      ;
; 4.182  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.417      ; 4.373      ;
; 4.377  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.391      ; 4.542      ;
; 4.394  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.141     ; 4.027      ;
; 4.395  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.597      ; 4.766      ;
; 4.396  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.601      ; 4.771      ;
; 4.465  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.597      ; 4.836      ;
; 4.517  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.417      ; 4.708      ;
; 4.582  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.068      ; 4.904      ;
; 4.700  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.151     ; 4.323      ;
; 4.866  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.413      ; 5.053      ;
; 4.889  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.586      ; 5.249      ;
; 4.931  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.410      ; 5.115      ;
; 5.110  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.581      ; 5.465      ;
; 5.130  ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.406      ; 5.310      ;
; 5.176  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.584      ; 5.534      ;
; 5.189  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.375      ; 5.338      ;
; 5.229  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.423      ; 5.426      ;
; 5.352  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.604      ; 5.730      ;
; 5.387  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.424      ; 5.585      ;
; 5.427  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.413      ; 5.614      ;
; 5.473  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.424      ; 5.671      ;
; 5.539  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.378      ; 5.691      ;
; 5.549  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.593      ; 5.916      ;
; 5.551  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.404      ; 5.729      ;
; 5.622  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.398      ; 5.794      ;
; 5.665  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.382      ; 5.821      ;
; 5.713  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.082      ; 6.049      ;
; 5.767  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.417      ; 5.958      ;
; 5.808  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.591      ; 6.173      ;
; 5.909  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.411      ; 6.094      ;
; 5.927  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.175     ; 5.526      ;
; 5.960  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.385      ; 6.119      ;
; 6.018  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.588      ; 6.380      ;
; 6.140  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.430      ; 6.344      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.711 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 6.064      ; 5.856      ;
; -0.651 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 6.064      ; 5.916      ;
; -0.632 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 6.064      ; 5.935      ;
; -0.626 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.000        ; 6.064      ; 5.941      ;
; -0.412 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.000        ; 6.064      ; 6.155      ;
; -0.366 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 6.064      ; 6.201      ;
; -0.203 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 6.064      ; 5.864      ;
; -0.180 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 6.064      ; 5.887      ;
; -0.145 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 6.064      ; 5.922      ;
; -0.065 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; -0.500       ; 6.064      ; 6.002      ;
; -0.057 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; -0.500       ; 6.064      ; 6.010      ;
; 0.008  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 6.064      ; 6.575      ;
; 0.064  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 6.064      ; 6.131      ;
; 0.077  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 6.064      ; 6.644      ;
; 0.159  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 6.064      ; 6.226      ;
; 0.410  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 6.064      ; 6.477      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.758 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.054      ;
; 0.763 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.059      ;
; 0.766 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.062      ;
; 0.767 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.063      ;
; 0.769 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.065      ;
; 0.783 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.079      ;
; 0.785 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.081      ;
; 0.786 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.082      ;
; 1.113 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.409      ;
; 1.120 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.416      ;
; 1.121 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.417      ;
; 1.122 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.418      ;
; 1.130 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.426      ;
; 1.130 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.426      ;
; 1.146 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.442      ;
; 1.147 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.443      ;
; 1.155 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.451      ;
; 1.156 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.452      ;
; 1.244 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.540      ;
; 1.251 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.547      ;
; 1.253 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.549      ;
; 1.253 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.549      ;
; 1.260 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.556      ;
; 1.261 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.557      ;
; 1.270 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.566      ;
; 1.286 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.582      ;
; 1.287 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.583      ;
; 1.295 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.591      ;
; 1.384 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.680      ;
; 1.391 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.687      ;
; 1.400 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.696      ;
; 1.401 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.697      ;
; 1.410 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.706      ;
; 1.426 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.722      ;
; 1.531 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.827      ;
; 1.541 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.084      ; 1.837      ;
; 2.293 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.803      ; 4.828      ;
; 2.426 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.629      ; 4.787      ;
; 2.598 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.253      ; 2.583      ;
; 2.609 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.803      ; 5.144      ;
; 2.650 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.629      ; 5.011      ;
; 2.666 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.629      ; 5.027      ;
; 2.685 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.261      ; 2.678      ;
; 2.747 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.629      ; 5.108      ;
; 2.761 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.803      ; 5.296      ;
; 2.776 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.004     ; 2.504      ;
; 2.819 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.803      ; 5.354      ;
; 2.852 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.157      ; 2.741      ;
; 2.882 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.061      ; 2.675      ;
; 2.966 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.803      ; 5.501      ;
; 2.968 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.051      ; 2.751      ;
; 2.971 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.803      ; 5.506      ;
; 2.971 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.346      ; 3.049      ;
; 2.980 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.261      ; 6.473      ;
; 2.983 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.629      ; 5.344      ;
; 2.986 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.629      ; 5.347      ;
; 3.052 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.629      ; 5.413      ;
; 3.058 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.803      ; 5.593      ;
; 3.137 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.082      ; 2.951      ;
; 3.173 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.261      ; 6.666      ;
; 3.173 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.261      ; 6.666      ;
; 3.173 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.261      ; 6.666      ;
; 3.173 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.261      ; 6.666      ;
; 3.173 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.261      ; 6.666      ;
; 3.173 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.261      ; 6.666      ;
; 3.173 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.261      ; 6.666      ;
; 3.175 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.123     ; 2.784      ;
; 3.208 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.350      ; 3.290      ;
; 3.261 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.317      ; 3.310      ;
; 3.329 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.083      ; 3.144      ;
; 3.336 ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.274      ; 3.342      ;
; 3.356 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.050      ; 3.138      ;
; 3.358 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.271      ; 3.361      ;
; 3.376 ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.270      ; 3.378      ;
; 3.440 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.803      ; 5.975      ;
; 3.465 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.629      ; 5.826      ;
; 3.537 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.034      ; 3.303      ;
; 3.706 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.091      ; 3.529      ;
; 3.722 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.128     ; 3.326      ;
; 3.879 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.034      ; 3.645      ;
; 3.906 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.131     ; 3.507      ;
; 4.037 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.055      ; 3.824      ;
; 4.087 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.091      ; 3.910      ;
; 4.160 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.090      ; 3.982      ;
; 4.314 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.124     ; 3.922      ;
; 4.532 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.054      ; 4.318      ;
; 4.893 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.097      ; 4.722      ;
; 4.917 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.461     ; 4.188      ;
; 5.008 ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.055      ; 4.795      ;
; 5.088 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.071      ; 4.891      ;
; 5.105 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.461     ; 4.376      ;
; 5.110 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.090      ; 4.932      ;
; 5.121 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.461     ; 4.392      ;
; 5.123 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.086      ; 4.941      ;
; 5.188 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.266      ; 5.186      ;
; 5.232 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.471     ; 4.493      ;
; 5.238 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.461     ; 4.509      ;
; 5.354 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.261      ; 5.347      ;
; 5.380 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.084      ; 5.196      ;
; 5.404 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.090      ; 5.226      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst1'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.929 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.178      ; 1.627      ;
; 1.507 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.518      ; 5.025      ;
; 1.538 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.962      ; 2.020      ;
; 1.570 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.480      ; 5.050      ;
; 1.579 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.692      ; 5.271      ;
; 1.601 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.200      ; 2.801      ;
; 1.604 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.945      ; 2.549      ;
; 1.653 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.537      ; 5.190      ;
; 1.677 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.525      ; 5.202      ;
; 1.681 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.654      ; 5.335      ;
; 1.716 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.407      ; 2.123      ;
; 1.737 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.604      ; 2.341      ;
; 1.740 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.973      ; 2.233      ;
; 1.754 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.451      ; 5.205      ;
; 1.755 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.370      ; 2.125      ;
; 1.759 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.033      ; 2.792      ;
; 1.788 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.699      ; 5.487      ;
; 1.791 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.810      ; 2.601      ;
; 1.815 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.961      ; 2.776      ;
; 1.817 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.963      ; 4.780      ;
; 1.830 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.363      ; 5.193      ;
; 1.833 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.444      ; 5.277      ;
; 1.836 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.549      ; 5.385      ;
; 1.858 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.270      ; 5.128      ;
; 1.861 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.961      ; 2.342      ;
; 1.865 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.625      ; 5.490      ;
; 1.873 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.768      ; 4.641      ;
; 1.883 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.268      ; 3.151      ;
; 1.887 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.742      ; 5.629      ;
; 1.895 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.973      ; 2.388      ;
; 1.900 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.742      ; 4.642      ;
; 1.958 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.789      ; 4.747      ;
; 1.971 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.928      ; 4.899      ;
; 1.973 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.854      ; 4.827      ;
; 1.973 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.568      ; 5.541      ;
; 1.976 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.194      ; 2.170      ;
; 1.977 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.038      ; 3.015      ;
; 1.981 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.189      ; 2.170      ;
; 1.984 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.942      ; 4.926      ;
; 1.989 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.001      ; 2.990      ;
; 1.989 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.387      ; 1.896      ;
; 1.990 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.972      ; 4.962      ;
; 2.006 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.695      ; 5.701      ;
; 2.007 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.152      ; 5.159      ;
; 2.011 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.916      ; 4.927      ;
; 2.018 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.302      ; 5.320      ;
; 2.023 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.146      ; 5.169      ;
; 2.025 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.811      ; 2.836      ;
; 2.034 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.433      ; 5.467      ;
; 2.047 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.930      ; 2.497      ;
; 2.049 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.410      ; 2.459      ;
; 2.052 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.973      ; 2.545      ;
; 2.053 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.518      ; 5.571      ;
; 2.054 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.375      ; 5.429      ;
; 2.063 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.521      ; 5.584      ;
; 2.066 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.380      ; 2.446      ;
; 2.066 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.263      ; 3.329      ;
; 2.077 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.352      ; 5.429      ;
; 2.078 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.178      ; 5.256      ;
; 2.078 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.344      ; 5.422      ;
; 2.084 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.957      ; 5.041      ;
; 2.089 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                      ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.500      ; 2.589      ;
; 2.090 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.476      ; 5.566      ;
; 2.110 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.145      ; 5.255      ;
; 2.120 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.259      ; 5.379      ;
; 2.121 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.961      ; 5.082      ;
; 2.123 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.920      ; 5.043      ;
; 2.123 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.680      ; 4.803      ;
; 2.128 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                      ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.463      ; 2.591      ;
; 2.135 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.355      ; 2.010      ;
; 2.139 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.790      ; 4.929      ;
; 2.146 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.787      ; 4.933      ;
; 2.154 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.278      ; 1.952      ;
; 2.159 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.985      ; 3.144      ;
; 2.161 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.916      ; 5.077      ;
; 2.163 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.441      ; 5.604      ;
; 2.167 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.971      ; 5.138      ;
; 2.170 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.783      ; 4.953      ;
; 2.173 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.888      ; 3.061      ;
; 2.176 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.754      ; 4.930      ;
; 2.177 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.978      ; 5.155      ;
; 2.186 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.562      ; 4.748      ;
; 2.186 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.742      ; 4.928      ;
; 2.187 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.352      ; 2.059      ;
; 2.191 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.557      ; 4.748      ;
; 2.201 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.333      ; 2.054      ;
; 2.208 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.046      ; 5.254      ;
; 2.208 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.576      ; 2.304      ;
; 2.209 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.746      ; 4.955      ;
; 2.210 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.384      ; 2.114      ;
; 2.212 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                      ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.891      ; 3.103      ;
; 2.214 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.963      ; 3.177      ;
; 2.216 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.184      ; 3.400      ;
; 2.222 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.351      ; 5.573      ;
; 2.223 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.153      ; 5.376      ;
; 2.229 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.267      ; 5.496      ;
; 2.235 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.246      ; 3.481      ;
; 2.237 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.572      ; 2.809      ;
; 2.244 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.346      ; 2.110      ;
; 2.247 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.177      ; 5.424      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; 5.156 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.807     ; 4.581      ;
; 5.162 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.803     ; 4.591      ;
; 5.273 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.810     ; 4.695      ;
; 5.301 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.810     ; 4.723      ;
; 5.335 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.808     ; 4.759      ;
; 5.467 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.807     ; 4.892      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'STEP:inst1|inst2'                                                                                                                                                                                                      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -13.760 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; -1.223     ; 13.538     ;
; -10.608 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.835     ; 10.274     ;
; -10.600 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.021     ; 10.080     ;
; -10.493 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.002     ; 9.992      ;
; -10.466 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.013     ; 9.954      ;
; -10.408 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.838     ; 10.071     ;
; -10.374 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.050     ; 9.825      ;
; -10.343 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.821     ; 10.023     ;
; -10.297 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.832     ; 9.966      ;
; -10.243 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.022     ; 9.722      ;
; -10.236 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.035     ; 9.702      ;
; -10.162 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.009     ; 9.654      ;
; -10.037 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.009     ; 9.529      ;
; -9.940  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.824     ; 9.617      ;
; -9.904  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.053     ; 9.352      ;
; -9.798  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.015     ; 9.284      ;
; -9.766  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.829     ; 9.438      ;
; -7.683  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.604     ; 6.580      ;
; -7.371  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.851     ; 6.021      ;
; -6.652  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.592     ; 5.561      ;
; -6.472  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.603     ; 5.370      ;
; -6.083  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.638     ; 4.946      ;
; -5.993  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.279      ; 9.273      ;
; -5.957  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.276      ; 9.234      ;
; -5.928  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.276      ; 9.205      ;
; -5.870  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.814     ; 4.557      ;
; -5.774  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.278      ; 9.053      ;
; -5.689  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.283      ; 8.973      ;
; -0.113  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.203      ; 5.078      ;
; -0.079  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.203      ; 5.044      ;
; 0.095   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.203      ; 4.870      ;
; 0.129   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.203      ; 4.836      ;
; 0.235   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.206      ; 4.733      ;
; 0.244   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.206      ; 4.724      ;
; 0.290   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.205      ; 4.677      ;
; 0.297   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.205      ; 4.670      ;
; 0.337   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.203      ; 5.128      ;
; 0.364   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.203      ; 5.101      ;
; 0.491   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.203      ; 4.974      ;
; 0.518   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.203      ; 4.947      ;
; 0.522   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.206      ; 4.946      ;
; 0.609   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.206      ; 4.859      ;
; 0.658   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.205      ; 4.809      ;
; 0.743   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.205      ; 4.724      ;
; 1.252   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.210      ; 3.720      ;
; 1.273   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.210      ; 3.699      ;
; 1.694   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.210      ; 3.778      ;
; 1.772   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.210      ; 3.700      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'STEP:inst1|inst2'                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -1.351 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.408      ; 3.550      ;
; -1.256 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.408      ; 3.625      ;
; -0.854 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.408      ; 3.547      ;
; -0.834 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.408      ; 3.567      ;
; -0.376 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.403      ; 4.500      ;
; -0.314 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.403      ; 4.582      ;
; -0.248 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.404      ; 4.629      ;
; -0.184 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.404      ; 4.713      ;
; -0.156 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.401      ; 4.718      ;
; -0.134 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.401      ; 4.740      ;
; -0.061 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.401      ; 4.833      ;
; -0.039 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.401      ; 4.855      ;
; 0.025  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.403      ; 4.421      ;
; 0.032  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.403      ; 4.428      ;
; 0.079  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.404      ; 4.476      ;
; 0.088  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.404      ; 4.485      ;
; 0.189  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.401      ; 4.583      ;
; 0.224  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.401      ; 4.618      ;
; 0.336  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.401      ; 4.730      ;
; 0.371  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.401      ; 4.765      ;
; 4.495  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.563      ; 7.290      ;
; 4.824  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.559      ; 7.615      ;
; 5.169  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.556      ; 7.957      ;
; 5.202  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.556      ; 7.990      ;
; 5.298  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.558      ; 8.088      ;
; 5.329  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.424     ; 4.637      ;
; 5.369  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.428     ; 4.673      ;
; 5.809  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.375     ; 4.166      ;
; 5.837  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.207     ; 4.362      ;
; 6.224  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.421     ; 5.535      ;
; 6.231  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.173     ; 4.790      ;
; 6.323  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.601     ; 5.454      ;
; 6.346  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.612     ; 5.466      ;
; 6.346  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.601     ; 5.477      ;
; 6.387  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.163     ; 4.956      ;
; 6.411  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.432     ; 5.711      ;
; 6.518  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.627     ; 5.623      ;
; 6.560  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.643     ; 5.649      ;
; 6.662  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.608     ; 5.786      ;
; 6.685  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.434     ; 5.983      ;
; 6.822  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.640     ; 5.914      ;
; 6.830  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.614     ; 5.948      ;
; 7.007  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.605     ; 6.134      ;
; 7.013  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.437     ; 6.308      ;
; 7.036  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.411     ; 5.357      ;
; 7.051  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.595     ; 6.188      ;
; 7.295  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.174     ; 5.853      ;
; 8.283  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; -0.803     ; 7.712      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.185  ; 0.420        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.189  ; 0.424        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.189  ; 0.424        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.191  ; 0.426        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.250  ; 0.485        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.265  ; 0.500        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.320  ; 0.555        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.323  ; 0.558        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.323  ; 0.558        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.326  ; 0.561        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.454  ; 0.454        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.074  ; 0.294        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.074  ; 0.294        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.074  ; 0.294        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.074  ; 0.294        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.074  ; 0.294        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.343  ; 0.343        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.343  ; 0.343        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.343  ; 0.343        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.343  ; 0.343        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.343  ; 0.343        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.365  ; 0.365        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.403  ; 0.403        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.510  ; 0.698        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.510  ; 0.698        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.510  ; 0.698        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.510  ; 0.698        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.510  ; 0.698        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.591  ; 0.591        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.650  ; 0.650        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.650  ; 0.650        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.650  ; 0.650        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.650  ; 0.650        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.650  ; 0.650        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst|clk               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst3'                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.135  ; 0.355        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|dataa                                                                                       ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.452  ; 0.640        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.452  ; 0.640        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.452  ; 0.640        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.452  ; 0.640        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.452  ; 0.640        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.452  ; 0.640        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.452  ; 0.640        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.452  ; 0.640        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.580  ; 0.580        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.580  ; 0.580        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|dataa                                                                                       ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst2'                                                                      ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.187  ; 0.407        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; 0.188  ; 0.408        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.188  ; 0.408        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.188  ; 0.408        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.188  ; 0.408        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; 0.401  ; 0.589        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; 0.402  ; 0.590        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.402  ; 0.590        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.402  ; 0.590        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.402  ; 0.590        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.403  ; 0.591        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3~_emulated|clk        ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2|clk                  ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.528  ; 0.528        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.528  ; 0.528        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.541  ; 0.541        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2|clk                  ;
; 0.542  ; 0.542        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.542  ; 0.542        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.542  ; 0.542        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.542  ; 0.542        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3~_emulated|clk        ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst1'                                                                                       ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; 0.199 ; 0.199        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ;
; 0.208 ; 0.208        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ;
; 0.210 ; 0.210        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ;
; 0.210 ; 0.210        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ;
; 0.234 ; 0.234        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ;
; 0.237 ; 0.237        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[3]|datad                                ;
; 0.238 ; 0.238        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ;
; 0.244 ; 0.244        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ;
; 0.246 ; 0.246        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ;
; 0.246 ; 0.246        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[0]|datac                                ;
; 0.246 ; 0.246        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[4]|datad                                ;
; 0.246 ; 0.246        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[7]|datac                                ;
; 0.248 ; 0.248        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[5]|datad                                ;
; 0.248 ; 0.248        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[6]|datad                                ;
; 0.254 ; 0.254        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[2]|datac                                ;
; 0.255 ; 0.255        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[1]|datac                                ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst3~clkctrl|inclk[0]                       ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst3~clkctrl|outclk                         ;
; 0.274 ; 0.274        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ;
; 0.275 ; 0.275        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ;
; 0.276 ; 0.276        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ;
; 0.294 ; 0.294        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ;
; 0.302 ; 0.302        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ;
; 0.306 ; 0.306        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[1]|datac                               ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ;
; 0.310 ; 0.310        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[2]|datac                               ;
; 0.312 ; 0.312        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[7]|datad                               ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[3]|datad                               ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[4]|datad                               ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ;
; 0.319 ; 0.319        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[7]                                    ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[0]|datab                               ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[1]                                    ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[0]                                    ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[2]                                    ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[6]|datac                               ;
; 0.326 ; 0.326        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[5]|datac                               ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ;
; 0.330 ; 0.330        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ;
; 0.341 ; 0.341        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst5~clkctrl|inclk[0]                       ;
; 0.341 ; 0.341        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst5~clkctrl|outclk                         ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[7]                                    ;
; 0.342 ; 0.342        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[1]|datac                        ;
; 0.344 ; 0.344        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[0]                                    ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ;
; 0.348 ; 0.348        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[4]                                    ;
; 0.348 ; 0.348        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ;
; 0.349 ; 0.349        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ;
; 0.350 ; 0.350        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ;
; 0.350 ; 0.350        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ;
; 0.356 ; 0.356        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[2]|datad                        ;
; 0.356 ; 0.356        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[7]|datad                        ;
; 0.356 ; 0.356        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[5]|datac                        ;
; 0.356 ; 0.356        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[4]|datac                                     ;
; 0.357 ; 0.357        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ;
; 0.357 ; 0.357        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[7]|datad                                     ;
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[6]                                    ;
; 0.358 ; 0.358        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[3]|datad                        ;
; 0.358 ; 0.358        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[4]|datac                        ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[3]                                    ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[0]|datad                        ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[5]|datad                        ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[6]|datad                        ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[1]|datad                                     ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[5]                                    ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[6]|datad                        ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[0]|datad                                     ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[2]|datad                                     ;
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[0]|datac                        ;
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[3]|datad                        ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[2]|datad                        ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[7]|datad                        ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[6]|datac                                     ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[3]|datac                                     ;
; 0.368 ; 0.368        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[5]|datac                                     ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[3]                                    ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[6]                                    ;
; 0.369 ; 0.369        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[4]|dataa                        ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ;
; 0.377 ; 0.377        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[3]|datac                                     ;
; 0.377 ; 0.377        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[6]|datac                                     ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst6~clkctrl|inclk[0]                             ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst6~clkctrl|outclk                               ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[7]|datad                                     ;
; 0.381 ; 0.381        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[5]                                    ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[0]|datad                                     ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 5.807 ; 5.765 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 3.876 ; 4.026 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 4.162 ; 4.302 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 3.172 ; 3.459 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 4.910 ; 4.997 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 4.521 ; 4.664 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 5.655 ; 5.620 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 5.807 ; 5.765 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 4.612 ; 4.620 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 5.708 ; 6.036 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 6.351 ; 6.512 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 6.984 ; 7.179 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 7.256 ; 7.470 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 6.853 ; 7.100 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 7.256 ; 7.470 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 4.751 ; 5.098 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 6.176 ; 6.279 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 6.399 ; 6.491 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 7.243 ; 7.195 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 6.759 ; 6.763 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 5.831 ; 5.872 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 5.521 ; 5.570 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 4.105 ; 4.273 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 4.083 ; 4.289 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 4.337 ; 4.566 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 5.244 ; 5.339 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 5.257 ; 5.399 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 5.364 ; 5.436 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 5.521 ; 5.570 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 5.054 ; 5.106 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -2.303 ; -2.544 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -3.041 ; -3.168 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -3.365 ; -3.468 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -2.303 ; -2.544 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -4.057 ; -4.126 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -3.681 ; -3.804 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -4.751 ; -4.691 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -4.819 ; -4.755 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -3.739 ; -3.697 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -1.874 ; -2.232 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -5.422 ; -5.368 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -5.832 ; -5.927 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -2.138 ; -2.423 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -3.238 ; -3.289 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -3.179 ; -3.301 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -2.138 ; -2.423 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -3.890 ; -3.945 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -3.807 ; -3.853 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -3.655 ; -3.622 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -4.000 ; -3.989 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -3.641 ; -3.566 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -3.266 ; -3.412 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -3.266 ; -3.412 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -3.295 ; -3.461 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -3.428 ; -3.612 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -4.384 ; -4.459 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -4.393 ; -4.515 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -4.477 ; -4.520 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -4.550 ; -4.574 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -4.169 ; -4.170 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 22.466 ; 21.994 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 20.156 ; 19.982 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 22.466 ; 21.994 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 20.373 ; 20.246 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 21.903 ; 21.714 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 20.797 ; 20.453 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 21.783 ; 21.609 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 21.119 ; 20.861 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 22.039 ; 21.739 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 14.883 ; 14.640 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 25.918 ; 25.296 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 23.738 ; 23.274 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 22.813 ; 22.226 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 23.855 ; 23.217 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 25.363 ; 24.550 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 21.305 ; 20.908 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 25.918 ; 25.296 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 22.421 ; 21.900 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 23.029 ; 22.600 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 12.204 ; 11.924 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 22.800 ; 22.820 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 22.468 ; 22.635 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 12.105 ; 11.940 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 14.120 ; 13.606 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 11.636 ; 11.361 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 13.088 ; 12.953 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 11.569 ; 11.457 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 13.429 ; 13.348 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 15.035 ; 15.025 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 12.492 ; 12.405 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 11.940 ; 11.728 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 11.693 ; 11.473 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 16.700 ; 16.480 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 16.700 ; 16.480 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 16.072 ; 15.877 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 15.574 ; 15.395 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 14.862 ; 14.605 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 15.978 ; 15.580 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 16.263 ; 16.229 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 10.134 ; 9.921  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 10.191 ; 9.956  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 10.066 ; 9.887  ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 14.475 ; 14.233 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 15.645 ; 15.533 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 13.309 ; 13.163 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 10.580 ; 10.297 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 10.351 ; 10.028 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 10.369 ; 10.171 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 10.242 ; 10.084 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 12.856 ; 12.674 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 14.217 ; 13.855 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 14.651 ; 14.293 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 12.741 ; 12.713 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 13.053 ; 12.833 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 13.506 ; 13.220 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 13.114 ; 12.862 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 13.415 ; 13.132 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 15.121 ; 14.889 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 16.537 ; 16.194 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 15.877 ; 15.661 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 16.019 ; 16.245 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 16.425 ; 16.172 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 15.323 ; 14.930 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 15.904 ; 15.482 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 15.650 ; 15.500 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 14.496 ; 14.114 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 14.596 ; 14.246 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 13.823 ; 13.670 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 14.982 ; 14.629 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 16.425 ; 16.172 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 13.638 ; 13.377 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 15.435 ; 15.273 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 15.164 ; 15.485 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 17.630 ; 17.337 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 22.807 ; 23.117 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 13.027 ; 13.348 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 13.672 ; 13.861 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 12.797 ; 13.092 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 12.654 ; 13.057 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 22.807 ; 23.117 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 15.568 ; 15.394 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 12.120 ; 12.465 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 5.671  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 23.516 ; 23.154 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 13.421 ; 13.146 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 13.149 ; 12.961 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 13.283 ; 12.969 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 13.918 ; 13.601 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 23.516 ; 23.154 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 5.537  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 7.585  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 6.916  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.346  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 6.800  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.763  ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;        ; 7.585  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 5.271  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 7.984  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 6.989  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 6.634  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.991  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 7.624  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 7.984  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 18.894 ; 18.470 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 16.208 ; 16.072 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 18.894 ; 18.470 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 16.915 ; 16.804 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 18.328 ; 18.248 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 17.000 ; 16.695 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 18.216 ; 17.989 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 17.739 ; 17.519 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 18.576 ; 18.276 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 13.497 ; 13.246 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.679 ; 10.476 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 10.780 ; 10.472 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 11.250 ; 10.914 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 13.497 ; 13.246 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 11.134 ; 10.974 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 11.935 ; 11.785 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 9.891  ; 9.672  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.268 ; 10.005 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 22.351 ; 21.676 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 19.790 ; 19.364 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 19.241 ; 18.702 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 20.397 ; 19.775 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 21.788 ; 21.084 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 17.508 ; 17.150 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 22.351 ; 21.676 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 18.744 ; 18.298 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 19.566 ; 19.137 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 12.507 ; 12.103 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 10.684 ; 10.473 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 9.851  ; 9.770  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 10.952 ; 10.770 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 10.472 ; 10.246 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 10.956 ; 10.725 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 11.253 ; 11.045 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 12.507 ; 12.103 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 12.115 ; 12.048 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 10.798 ; 10.706 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 10.061 ; 9.863  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 9.767  ; 9.562  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 10.798 ; 10.706 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 10.125 ; 9.780  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 10.133 ; 9.797  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 9.763  ; 9.501  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 9.797  ; 9.574  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 9.835  ; 9.537  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 10.451 ; 10.179 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 9.408  ; 9.252  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 10.451 ; 10.179 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 10.076 ; 9.794  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 10.169 ; 9.906  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 10.239 ; 10.055 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 10.348 ; 10.147 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 9.487  ; 9.295  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 10.242 ; 9.990  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 19.149 ; 19.168 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 18.817 ; 18.983 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 12.079 ; 11.799 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 7.861  ; 7.513  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 8.287  ; 8.235  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 11.281 ; 10.980 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 11.799 ; 11.400 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 11.458 ; 11.262 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 12.079 ; 11.799 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 10.815 ; 10.554 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 11.195 ; 10.901 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 9.458  ; 9.310  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 11.095 ; 10.904 ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 11.089 ; 10.629 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 11.869 ; 11.555 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 10.900 ; 10.677 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 11.589 ; 11.555 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 10.629 ; 10.436 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 10.706 ; 10.426 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 11.869 ; 11.424 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 10.050 ; 9.723  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 11.839 ; 11.438 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 9.511  ; 9.423  ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 12.230 ; 11.990 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 11.855 ; 11.533 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 11.692 ; 11.533 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 11.318 ; 10.875 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 9.683  ; 9.427  ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 11.254 ; 10.808 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 9.307  ; 9.119  ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 11.855 ; 11.463 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 11.758 ; 11.411 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 10.089 ; 9.759  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 11.664 ; 11.386 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 11.993 ; 11.628 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 10.349 ; 10.192 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 11.326 ; 10.959 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 10.134 ; 9.780  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 10.125 ; 9.956  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 11.896 ; 11.524 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 11.501 ; 11.258 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 11.993 ; 11.628 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 9.531  ; 9.376  ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 11.708 ; 12.059 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 19.156 ; 19.465 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 14.436 ; 14.757 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 14.368 ; 14.739 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 12.333 ; 12.747 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 12.563 ; 13.072 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 19.156 ; 19.465 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 5.014  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 19.864 ; 19.503 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 14.830 ; 14.555 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 14.027 ; 13.657 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 12.938 ; 12.505 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 13.933 ; 13.510 ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 19.864 ; 19.503 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 7.663  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 6.831  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.259  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 6.646  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.609  ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;        ; 7.663  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 5.239  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 11.014 ; 10.723 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 10.112 ; 9.816  ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 9.842  ; 9.599  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 9.988  ; 9.674  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 10.621 ; 10.305 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 9.601  ; 9.389  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 11.014 ; 10.723 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 7.293  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 6.616  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 7.068  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 6.450  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 6.306  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 7.293  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 5.166  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 7.640  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 6.735  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 6.357  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.622  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.253  ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;        ; 7.640  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 15.682 ; 15.018 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 14.491 ; 14.204 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 13.811 ; 13.392 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 14.873 ; 14.218 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 15.543 ; 14.903 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 12.320 ; 12.063 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 15.682 ; 15.018 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 12.110 ; 11.851 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 13.590 ; 13.237 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 12.783 ; 12.767 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 11.254 ; 11.108 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 10.079 ; 9.965  ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 12.133 ; 11.725 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 11.907 ; 11.537 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 11.751 ; 11.396 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 12.783 ; 12.767 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 11.411 ; 11.156 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.584 ; 10.419 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 7.008  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 6.887  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 15.435 ; 15.350 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 15.435 ; 15.350 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 17.321 ; 16.954 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 15.651 ; 15.529 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 16.537 ; 16.589 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 15.620 ; 15.509 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 16.660 ; 16.428 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 15.922 ; 15.820 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 15.651 ; 15.463 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 14.178 ; 14.045 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 13.665 ; 13.319 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 14.737 ; 14.482 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 13.816 ; 13.378 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 15.755 ; 15.102 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 16.531 ; 15.761 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 13.665 ; 13.319 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 15.976 ; 15.208 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 15.301 ; 14.764 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 14.256 ; 13.879 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 11.562 ; 11.383 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 17.951 ; 18.014 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 16.186 ; 16.467 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 11.554 ; 11.159 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 13.230 ; 12.904 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 10.878 ; 10.792 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 12.485 ; 12.147 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 11.000 ; 10.748 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 12.751 ; 12.435 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 14.290 ; 14.048 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 11.901 ; 11.554 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 11.382 ; 10.957 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 11.100 ; 10.689 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 9.757  ; 9.585  ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 16.126 ; 15.914 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 15.522 ; 15.335 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 15.044 ; 14.873 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 14.362 ; 14.115 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 15.433 ; 15.051 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 15.761 ; 15.731 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 9.820  ; 9.615  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 9.877  ; 9.651  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 9.757  ; 9.585  ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 13.990 ; 13.757 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 15.169 ; 15.063 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 12.870 ; 12.730 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 10.250 ; 9.978  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 10.031 ; 9.720  ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 10.044 ; 9.853  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 9.925  ; 9.773  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 12.436 ; 12.261 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 13.739 ; 13.390 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 14.156 ; 13.811 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 12.325 ; 12.298 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 12.625 ; 12.413 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 13.059 ; 12.784 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 12.683 ; 12.441 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 12.972 ; 12.700 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 14.462 ; 14.192 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 15.704 ; 15.396 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 15.047 ; 14.885 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 15.021 ; 15.250 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 13.363 ; 13.215 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 14.804 ; 14.426 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 15.357 ; 14.951 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 15.172 ; 15.031 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 14.005 ; 13.637 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 14.105 ; 13.768 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 13.363 ; 13.215 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 14.476 ; 14.137 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 15.861 ; 15.617 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 12.277 ; 11.812 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 14.749 ; 14.506 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 14.481 ; 14.783 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 16.771 ; 16.556 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 11.625 ; 11.884 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 12.219 ; 12.526 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 12.124 ; 12.368 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 11.769 ; 11.924 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 11.625 ; 11.884 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 12.941 ; 13.318 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 14.840 ; 14.697 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 10.708 ; 11.008 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 5.538  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 11.681 ; 11.439 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 12.510 ; 12.273 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 11.681 ; 11.439 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 12.102 ; 11.930 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 12.708 ; 12.533 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 13.704 ; 13.280 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 5.408  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 6.554  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 6.732  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.147  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 6.592  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.554  ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;        ; 7.373  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 5.157  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 6.460  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 6.716  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 6.460  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.770  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 7.378  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 7.759  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 12.516 ; 12.271 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 12.577 ; 12.570 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 14.434 ; 14.014 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 12.539 ; 12.405 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 14.360 ; 14.163 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 12.523 ; 12.276 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 14.140 ; 13.964 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 13.799 ; 13.597 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 12.516 ; 12.271 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 9.592  ; 9.382  ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.347 ; 10.152 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 10.443 ; 10.145 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 10.893 ; 10.569 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 13.107 ; 12.869 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 10.782 ; 10.627 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 11.552 ; 11.406 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 9.592  ; 9.382  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 9.951  ; 9.697  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 9.805  ; 9.589  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 13.145 ; 12.738 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 10.662 ; 10.439 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 13.591 ; 12.951 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 12.505 ; 12.092 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 9.805  ; 9.589  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 12.943 ; 12.429 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 12.960 ; 12.659 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 10.968 ; 10.698 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 9.549  ; 9.471  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 10.349 ; 10.145 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 9.549  ; 9.471  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 10.608 ; 10.432 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 10.149 ; 9.931  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 10.611 ; 10.388 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 10.896 ; 10.695 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 12.099 ; 11.711 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 11.781 ; 11.719 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 9.466  ; 9.213  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 9.752  ; 9.561  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 9.472  ; 9.275  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 10.516 ; 10.430 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 9.813  ; 9.480  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 9.824  ; 9.500  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 9.466  ; 9.213  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 9.502  ; 9.288  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 9.537  ; 9.250  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 9.127  ; 8.976  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 9.127  ; 8.976  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 10.125 ; 9.862  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 9.766  ; 9.494  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 9.855  ; 9.601  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 9.923  ; 9.744  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 10.029 ; 9.836  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 9.201  ; 9.016  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 9.928  ; 9.686  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 14.784 ; 14.798 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 13.017 ; 13.092 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 7.642  ; 7.308  ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 7.642  ; 7.308  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 8.054  ; 8.004  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 10.927 ; 10.637 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 11.424 ; 11.041 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 11.096 ; 10.908 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 11.690 ; 11.420 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 10.479 ; 10.228 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 10.841 ; 10.557 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 9.033  ; 8.948  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 10.596 ; 10.485 ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 10.420 ; 10.203 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 9.223  ; 9.138  ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 10.559 ; 10.345 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 11.273 ; 11.243 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 10.295 ; 10.109 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 10.373 ; 10.104 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 11.488 ; 11.060 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 9.741  ; 9.425  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 11.459 ; 11.072 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 9.223  ; 9.138  ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 8.937  ; 8.822  ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 9.028  ; 8.847  ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 11.295 ; 11.141 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 10.958 ; 10.531 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 9.389  ; 9.142  ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 10.898 ; 10.468 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 9.028  ; 8.847  ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 11.474 ; 11.097 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 11.382 ; 11.047 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 9.781  ; 9.465  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 8.298  ; 8.221  ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 9.245  ; 9.096  ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 10.004 ; 9.852  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 10.967 ; 10.613 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 9.821  ; 9.479  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 9.814  ; 9.650  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 11.515 ; 11.155 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 11.135 ; 10.900 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 11.607 ; 11.255 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 9.245  ; 9.096  ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 8.569  ; 8.895  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 6.294  ; 12.335 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 6.453  ; 12.470 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 6.888  ; 13.555 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 6.436  ; 12.335 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 6.294  ; 12.644 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 7.112  ; 13.553 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 4.910  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 12.454 ; 6.203  ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 12.454 ; 6.507  ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 12.868 ; 6.203  ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 12.513 ; 6.597  ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 13.468 ; 7.202  ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 13.939 ; 7.451  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 6.439  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 6.650  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.063  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 6.477  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.439  ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;        ; 7.448  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 5.123  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 6.376  ; 9.095  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 6.634  ; 9.454  ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 6.376  ; 9.244  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 6.655  ; 9.317  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 7.263  ; 9.923  ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 9.301  ; 9.095  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 7.834  ; 10.293 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 6.147  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 6.446  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 6.879  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 6.289  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 6.147  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 7.092  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 5.051  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 6.194  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 6.500  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 6.194  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.450  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.055  ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;        ; 7.431  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 11.708 ; 11.458 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.991 ; 13.714 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 13.337 ; 12.934 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 14.343 ; 13.710 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 15.004 ; 14.388 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 11.911 ; 11.663 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 15.140 ; 14.501 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 11.708 ; 11.458 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 13.129 ; 12.789 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 9.758  ; 9.647  ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 10.889 ; 10.748 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 9.758  ; 9.647  ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 11.729 ; 11.336 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 11.513 ; 11.156 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 11.363 ; 11.021 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 12.411 ; 12.399 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 11.037 ; 10.790 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.245 ; 10.086 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 6.823  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 6.705  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 14.801 ;        ;        ; 14.796 ;
; IN[1]      ; BUS[1]      ; 14.473 ;        ;        ; 14.335 ;
; IN[2]      ; BUS[2]      ; 15.478 ;        ;        ; 15.261 ;
; IN[3]      ; BUS[3]      ; 17.227 ;        ;        ; 16.809 ;
; IN[4]      ; BUS[4]      ; 14.053 ;        ;        ; 14.040 ;
; IN[5]      ; BUS[5]      ; 16.030 ;        ;        ; 15.608 ;
; IN[6]      ; BUS[6]      ; 15.264 ;        ;        ; 15.057 ;
; IN[7]      ; BUS[7]      ; 14.949 ;        ;        ; 14.883 ;
; RST        ; uA[0]       ;        ; 11.008 ; 11.418 ;        ;
; RST        ; uA[1]       ;        ; 10.182 ; 10.715 ;        ;
; RST        ; uA[2]       ;        ; 10.595 ; 11.186 ;        ;
; RST        ; uA[3]       ;        ; 11.228 ; 11.826 ;        ;
; RST        ; uA[5]       ;        ; 12.079 ; 12.666 ;        ;
; SWA        ; SE[1]       ;        ; 12.116 ; 12.044 ;        ;
; SWA        ; uA[0]       ; 12.189 ;        ;        ; 12.163 ;
; SWB        ; SE[2]       ; 13.179 ; 13.352 ; 13.289 ; 13.547 ;
; SWB        ; uA[1]       ; 12.640 ; 12.468 ; 12.835 ; 12.578 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 14.262 ;        ;        ; 14.243 ;
; IN[1]      ; BUS[1]      ; 13.995 ;        ;        ; 13.839 ;
; IN[2]      ; BUS[2]      ; 14.813 ;        ;        ; 14.566 ;
; IN[3]      ; BUS[3]      ; 16.596 ;        ;        ; 16.178 ;
; IN[4]      ; BUS[4]      ; 13.548 ;        ;        ; 13.519 ;
; IN[5]      ; BUS[5]      ; 15.453 ;        ;        ; 15.029 ;
; IN[6]      ; BUS[6]      ; 14.611 ;        ;        ; 14.389 ;
; IN[7]      ; BUS[7]      ; 14.377 ;        ;        ; 14.264 ;
; RST        ; uA[0]       ;        ; 10.682 ; 11.080 ;        ;
; RST        ; uA[1]       ;        ; 9.807  ; 10.308 ;        ;
; RST        ; uA[2]       ;        ; 10.199 ; 10.772 ;        ;
; RST        ; uA[3]       ;        ; 10.807 ; 11.388 ;        ;
; RST        ; uA[5]       ;        ; 11.634 ; 12.184 ;        ;
; SWA        ; SE[1]       ;        ; 11.756 ; 11.685 ;        ;
; SWA        ; uA[0]       ; 11.740 ;        ;        ; 11.739 ;
; SWB        ; SE[2]       ; 12.777 ; 12.941 ; 12.872 ; 13.127 ;
; SWB        ; uA[1]       ; 12.254 ; 12.092 ; 12.440 ; 12.187 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 17.380 ; 17.380 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 20.305 ; 20.305 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 20.112 ; 20.112 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 19.995 ; 19.995 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 20.122 ; 20.122 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 17.380 ; 17.380 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 20.653 ; 20.653 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 20.122 ; 20.122 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 20.305 ; 20.305 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 13.073 ; 13.073 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 15.998 ; 15.998 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 15.805 ; 15.805 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 15.688 ; 15.688 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 15.815 ; 15.815 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 13.073 ; 13.073 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 16.346 ; 16.346 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 15.815 ; 15.815 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 15.998 ; 15.998 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 11.303 ; 11.363 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 14.101 ; 14.167 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 13.916 ; 13.982 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 13.813 ; 13.873 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 13.926 ; 13.992 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 11.303 ; 11.363 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 14.446 ; 14.506 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 13.926 ; 13.992 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 14.101 ; 14.167 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 8.984  ; 9.044  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 11.782 ; 11.848 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 11.597 ; 11.663 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 11.494 ; 11.554 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 11.607 ; 11.673 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 8.984  ; 9.044  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 12.127 ; 12.187 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 11.607 ; 11.673 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 11.782 ; 11.848 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Output Disable Times                                                                 ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 17.026    ; 17.157    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 19.539    ; 19.676    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 19.329    ; 19.466    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 19.345    ; 19.476    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 19.339    ; 19.476    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 17.026    ; 17.157    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 19.903    ; 20.034    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 19.339    ; 19.476    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 19.539    ; 19.676    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 12.822    ; 12.953    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 15.335    ; 15.472    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 15.125    ; 15.262    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 15.141    ; 15.272    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 15.135    ; 15.272    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 12.822    ; 12.953    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 15.699    ; 15.830    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 15.135    ; 15.272    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 15.335    ; 15.472    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                         ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 11.327    ; 11.327    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 13.736    ; 13.736    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 13.533    ; 13.533    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 13.553    ; 13.553    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 13.543    ; 13.543    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 11.327    ; 11.327    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 14.090    ; 14.090    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 13.543    ; 13.543    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 13.736    ; 13.736    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 8.899     ; 8.899     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 11.308    ; 11.308    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 11.105    ; 11.105    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 11.125    ; 11.125    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 11.115    ; 11.115    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 8.899     ; 8.899     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 11.662    ; 11.662    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 11.115    ; 11.115    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 11.308    ; 11.308    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                      ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 63.5 MHz   ; 63.5 MHz        ; STEP:inst1|inst  ;      ;
; 82.78 MHz  ; 82.78 MHz       ; STEP:inst1|inst1 ;      ;
; 291.29 MHz ; 291.29 MHz      ; STEP:inst1|inst3 ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------+
; Slow 1200mV 0C Model Setup Summary         ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst1 ; -14.953 ; -816.780      ;
; STEP:inst1|inst  ; -14.748 ; -42.860       ;
; STEP:inst1|inst3 ; -11.821 ; -90.477       ;
; STEP:inst1|inst2 ; -4.986  ; -28.670       ;
; CLK              ; 0.086   ; 0.000         ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 0C Model Hold Summary         ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst  ; -1.938 ; -1.938        ;
; CLK              ; -0.674 ; -1.719        ;
; STEP:inst1|inst3 ; 0.703  ; 0.000         ;
; STEP:inst1|inst1 ; 1.066  ; 0.000         ;
; STEP:inst1|inst2 ; 4.677  ; 0.000         ;
+------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary      ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst2 ; -12.705 ; -37.996       ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 0C Model Removal Summary      ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -1.212 ; -1.700        ;
+------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------+--------+----------------------+
; Clock            ; Slack  ; End Point TNS        ;
+------------------+--------+----------------------+
; STEP:inst1|inst  ; -3.201 ; -16.005              ;
; CLK              ; -3.000 ; -10.880              ;
; STEP:inst1|inst3 ; -1.487 ; -11.896              ;
; STEP:inst1|inst2 ; -1.487 ; -8.922               ;
; STEP:inst1|inst1 ; -0.037 ; -0.147               ;
+------------------+--------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst1'                                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -14.953 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.961     ; 11.453     ;
; -14.273 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.801     ; 10.915     ;
; -13.677 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.761     ; 12.487     ;
; -13.543 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.670     ; 12.391     ;
; -13.458 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.531     ; 12.329     ;
; -13.446 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.522     ; 12.487     ;
; -13.342 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.787     ; 12.292     ;
; -13.324 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.372     ; 12.397     ;
; -13.309 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.712     ; 12.142     ;
; -13.270 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.533     ; 12.115     ;
; -13.239 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.180     ; 12.636     ;
; -13.221 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.609     ; 12.046     ;
; -13.216 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.521     ; 12.087     ;
; -13.180 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.557     ; 12.038     ;
; -13.175 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.183     ; 12.573     ;
; -13.148 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.530     ; 12.171     ;
; -13.121 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.006      ; 12.875     ;
; -13.054 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.732     ; 11.874     ;
; -13.037 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.509     ; 11.893     ;
; -13.022 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.696     ; 11.817     ;
; -13.020 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.511     ; 11.891     ;
; -12.999 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.791     ; 11.768     ;
; -12.965 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.179     ; 12.511     ;
; -12.950 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.529     ; 11.880     ;
; -12.907 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.481     ; 11.877     ;
; -12.880 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.004      ; 12.631     ;
; -12.836 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.668     ; 11.687     ;
; -12.830 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.042      ; 12.148     ;
; -12.811 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.367     ; 11.878     ;
; -12.786 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.554     ; 11.675     ;
; -12.763 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.528     ; 11.987     ;
; -12.738 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.683     ; 11.274     ;
; -12.738 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.537     ; 11.769     ;
; -12.685 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.023     ; 12.414     ;
; -12.679 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.004      ; 12.260     ;
; -12.655 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.547     ; 11.487     ;
; -12.637 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.055     ; 12.292     ;
; -12.625 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.522     ; 11.679     ;
; -12.612 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.496     ; 11.487     ;
; -12.597 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.179     ; 11.978     ;
; -12.574 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.368     ; 11.649     ;
; -12.564 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.140      ; 12.147     ;
; -12.534 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.555     ; 11.406     ;
; -12.529 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.558     ; 11.406     ;
; -12.516 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.506     ; 11.397     ;
; -12.515 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.508     ; 11.402     ;
; -12.514 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.135      ; 12.402     ;
; -12.435 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.546     ; 11.274     ;
; -12.407 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.193     ; 11.794     ;
; -12.364 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.533     ; 11.280     ;
; -12.337 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.143      ; 11.915     ;
; -12.306 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.555     ; 11.199     ;
; -12.257 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.004      ; 11.633     ;
; -12.125 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.022     ; 11.850     ;
; -12.055 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.719     ; 11.061     ;
; -12.048 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.048     ; 11.577     ;
; -12.041 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.173      ; 11.663     ;
; -12.034 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.677     ; 10.837     ;
; -12.032 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.704     ; 10.834     ;
; -11.944 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.192     ; 11.335     ;
; -11.916 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.045     ; 11.448     ;
; -11.755 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.172      ; 11.679     ;
; -11.739 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.367     ; 11.103     ;
; -11.518 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.015     ; 11.250     ;
; -11.080 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.475     ; 8.566      ;
; -11.075 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.446     ; 8.590      ;
; -10.744 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.744     ; 9.571      ;
; -10.733 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.944     ; 7.250      ;
; -10.626 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.505     ; 9.697      ;
; -10.598 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.162     ; 9.996      ;
; -10.535 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.538     ; 9.424      ;
; -10.530 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.541     ; 9.424      ;
; -10.525 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.514     ; 9.413      ;
; -10.517 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.489     ; 9.415      ;
; -10.516 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.491     ; 9.420      ;
; -10.513 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.505     ; 9.571      ;
; -10.502 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.614     ; 7.849      ;
; -10.487 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.472     ; 7.976      ;
; -10.306 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.163     ; 9.720      ;
; -10.283 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.504     ; 9.171      ;
; -10.258 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.021      ; 9.651      ;
; -10.247 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.540     ; 9.122      ;
; -10.079 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.315     ; 7.707      ;
; -9.941  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.784     ; 6.600      ;
; -9.869  ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.440     ; 9.500      ;
; -9.824  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.286     ; 7.481      ;
; -9.792  ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.275     ; 9.588      ;
; -9.750  ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.272     ; 9.549      ;
; -9.746  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.021      ; 9.344      ;
; -9.738  ; ALU_MD:inst7|inst8[0]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.246     ; 9.563      ;
; -9.726  ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.437     ; 9.360      ;
; -9.688  ; ALU_MD:inst7|inst8[5]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.417     ; 9.342      ;
; -9.665  ; ALU_MD:inst7|inst7[2]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.259     ; 9.477      ;
; -9.665  ; ALU_MD:inst7|inst8[0]                                                                                                 ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.155     ; 9.528      ;
; -9.652  ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.414     ; 9.309      ;
; -9.650  ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.210     ; 9.342      ;
; -9.638  ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.201     ; 9.500      ;
; -9.614  ; ALU_MD:inst7|inst7[4]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.453     ; 9.232      ;
; -9.573  ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.045     ; 9.430      ;
; -9.561  ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.036     ; 9.588      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                         ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -14.748 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -3.313     ; 12.474     ;
; -11.869 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.073     ; 12.835     ;
; -11.820 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.827     ; 9.532      ;
; -11.751 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.966     ; 9.324      ;
; -11.732 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.979     ; 9.292      ;
; -11.689 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.992     ; 9.236      ;
; -11.546 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.989     ; 9.096      ;
; -11.481 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.824     ; 9.196      ;
; -11.459 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.798     ; 9.200      ;
; -11.439 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.083     ; 12.395     ;
; -11.392 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.969     ; 8.962      ;
; -11.369 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.811     ; 9.097      ;
; -11.367 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.953     ; 8.953      ;
; -11.318 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.005     ; 8.852      ;
; -11.224 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.817     ; 8.946      ;
; -11.205 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.952     ; 8.792      ;
; -11.082 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.993     ; 8.628      ;
; -10.986 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.789     ; 8.736      ;
; -10.970 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.994     ; 8.515      ;
; -9.071  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.283      ; 9.893      ;
; -9.002  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.144      ; 9.685      ;
; -8.983  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.131      ; 9.653      ;
; -8.940  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.118      ; 9.597      ;
; -8.937  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.066     ; 9.910      ;
; -8.797  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.121      ; 9.457      ;
; -8.740  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.108      ; 9.387      ;
; -8.732  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.286      ; 9.557      ;
; -8.710  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.312      ; 9.561      ;
; -8.696  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.273      ; 9.508      ;
; -8.691  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.302      ; 9.532      ;
; -8.621  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.276      ; 9.436      ;
; -8.618  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.157      ; 9.314      ;
; -8.597  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.111      ; 9.247      ;
; -8.594  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.299      ; 9.432      ;
; -8.566  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.141      ; 9.246      ;
; -8.559  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.131      ; 9.229      ;
; -8.536  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.289      ; 9.364      ;
; -8.530  ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.134      ; 9.203      ;
; -8.492  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.105      ; 9.136      ;
; -8.485  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.095      ; 9.119      ;
; -8.475  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.293      ; 9.307      ;
; -8.456  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.158      ; 9.153      ;
; -8.408  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.147      ; 9.094      ;
; -8.333  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.117      ; 8.989      ;
; -8.295  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.148      ; 8.982      ;
; -8.237  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.321      ; 9.097      ;
; -8.236  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.121      ; 8.896      ;
; -8.221  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.116      ; 8.876      ;
; -7.929  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.365     ; 8.103      ;
; -7.792  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.475     ; 4.856      ;
; -7.619  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.106      ; 8.264      ;
; -7.601  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.107      ; 8.247      ;
; -7.348  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.592     ; 7.295      ;
; -7.208  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.702     ; 4.045      ;
; -7.194  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.073     ; 8.160      ;
; -6.675  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.354     ; 6.860      ;
; -6.580  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.283      ; 7.402      ;
; -6.535  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.464     ; 3.610      ;
; -6.253  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.362     ; 6.430      ;
; -6.212  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 3.037      ; 10.288     ;
; -6.166  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.375     ; 6.330      ;
; -6.152  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.561     ; 6.130      ;
; -6.138  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.311      ; 6.988      ;
; -6.037  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.472     ; 3.104      ;
; -6.015  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.671     ; 2.883      ;
; -5.934  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 3.027      ; 10.000     ;
; -5.812  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.396     ; 5.955      ;
; -5.792  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.364     ; 5.967      ;
; -5.714  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.506     ; 2.747      ;
; -3.893  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.088     ; 4.844      ;
; -3.820  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.120      ; 4.479      ;
; -3.641  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.040     ; 4.140      ;
; -3.624  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.157      ; 4.320      ;
; -3.603  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 2.663      ; 6.805      ;
; -3.602  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 2.497      ; 6.638      ;
; -3.456  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.129      ; 4.124      ;
; -3.421  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.037     ; 3.923      ;
; -3.411  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.157      ; 4.107      ;
; -3.376  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.134      ; 4.049      ;
; -3.326  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.121      ; 3.986      ;
; -3.160  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.160      ; 3.859      ;
; -3.119  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.372      ; 4.030      ;
; -3.118  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.745      ; 4.902      ;
; -3.106  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.369     ; 1.776      ;
; -3.059  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.744      ; 4.842      ;
; -2.981  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.365     ; 1.655      ;
; -2.919  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.366     ; 1.592      ;
; -2.873  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.159      ; 3.571      ;
; -2.842  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.157      ; 3.538      ;
; -2.795  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.747      ; 4.581      ;
; -2.759  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.129      ; 3.427      ;
; -2.679  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.747      ; 4.465      ;
; -2.581  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.363     ; 1.257      ;
; -2.579  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.363     ; 1.255      ;
; -2.554  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.039     ; 3.054      ;
; -2.522  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.040     ; 3.021      ;
; -2.483  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.366     ; 1.156      ;
; -2.482  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.211      ; 3.232      ;
; -2.273  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.137      ; 2.949      ;
; -2.258  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.341      ; 3.138      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -11.821 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.517     ; 12.306     ;
; -11.759 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.517     ; 12.244     ;
; -11.467 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.517     ; 11.952     ;
; -11.300 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.517     ; 11.785     ;
; -11.230 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.517     ; 11.715     ;
; -11.212 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.517     ; 11.697     ;
; -10.915 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.517     ; 11.400     ;
; -10.773 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.517     ; 11.258     ;
; -8.965  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.002     ; 9.465      ;
; -8.924  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.031     ; 9.395      ;
; -8.895  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.031     ; 9.366      ;
; -8.831  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.170     ; 9.163      ;
; -8.774  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.500     ; 9.276      ;
; -8.773  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.002     ; 9.273      ;
; -8.772  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.015     ; 9.259      ;
; -8.767  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.028     ; 9.241      ;
; -8.703  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.170     ; 9.035      ;
; -8.652  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.028     ; 9.126      ;
; -8.644  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.157     ; 8.989      ;
; -8.594  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.031     ; 9.065      ;
; -8.589  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.002     ; 9.089      ;
; -8.588  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.196     ; 8.894      ;
; -8.445  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.193     ; 8.754      ;
; -8.422  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.196     ; 8.728      ;
; -8.345  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.031     ; 8.816      ;
; -8.303  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.028     ; 8.777      ;
; -8.297  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.500     ; 8.799      ;
; -8.291  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.002     ; 8.791      ;
; -8.279  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.193     ; 8.588      ;
; -8.241  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.173     ; 8.570      ;
; -8.218  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.015     ; 8.705      ;
; -8.205  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.170     ; 8.537      ;
; -8.171  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.002     ; 8.671      ;
; -8.171  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.015     ; 8.658      ;
; -8.167  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.209     ; 8.460      ;
; -8.152  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.031     ; 8.623      ;
; -8.101  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.031     ; 8.572      ;
; -8.090  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.157     ; 8.435      ;
; -8.072  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.173     ; 8.401      ;
; -8.019  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.157     ; 8.364      ;
; -8.018  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.031     ; 8.489      ;
; -8.016  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.170     ; 8.348      ;
; -8.011  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.196     ; 8.317      ;
; -8.001  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.028     ; 8.475      ;
; -7.977  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.156     ; 8.323      ;
; -7.974  ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.197     ; 8.279      ;
; -7.974  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.170     ; 8.306      ;
; -7.918  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.183     ; 8.237      ;
; -7.897  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.196     ; 8.203      ;
; -7.868  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.193     ; 8.177      ;
; -7.834  ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.198     ; 8.138      ;
; -7.833  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.015     ; 8.320      ;
; -7.811  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.015     ; 8.298      ;
; -7.798  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.002     ; 8.298      ;
; -7.774  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.183     ; 8.093      ;
; -7.763  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.002     ; 8.263      ;
; -7.754  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.193     ; 8.063      ;
; -7.750  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.002     ; 8.250      ;
; -7.746  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.183     ; 8.065      ;
; -7.740  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.170     ; 8.072      ;
; -7.736  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.157     ; 8.081      ;
; -7.706  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.173     ; 8.035      ;
; -7.689  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.170     ; 8.021      ;
; -7.683  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.157     ; 8.028      ;
; -7.680  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.031     ; 8.151      ;
; -7.629  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.209     ; 7.922      ;
; -7.619  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.500     ; 8.121      ;
; -7.607  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.015     ; 8.094      ;
; -7.582  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.028     ; 8.056      ;
; -7.574  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.156     ; 7.920      ;
; -7.565  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.028     ; 8.039      ;
; -7.549  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.209     ; 7.842      ;
; -7.481  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.196     ; 7.787      ;
; -7.470  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.028     ; 7.944      ;
; -7.464  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.209     ; 7.757      ;
; -7.446  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.157     ; 7.791      ;
; -7.350  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.156     ; 7.696      ;
; -7.335  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.193     ; 7.644      ;
; -7.326  ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.198     ; 7.630      ;
; -7.325  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.500     ; 7.827      ;
; -7.258  ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.197     ; 7.563      ;
; -7.247  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.500     ; 7.749      ;
; -7.170  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.156     ; 7.516      ;
; -7.075  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.500     ; 7.577      ;
; -7.005  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.500     ; 7.507      ;
; -6.953  ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.021     ; 7.434      ;
; -6.880  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.500     ; 7.382      ;
; -6.511  ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.007      ; 7.020      ;
; -6.488  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.679     ; 6.311      ;
; -6.268  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.668     ; 6.102      ;
; -5.873  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.679     ; 5.696      ;
; -5.641  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 2.723      ; 9.366      ;
; -5.629  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.679     ; 5.452      ;
; -5.556  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.679     ; 5.379      ;
; -5.535  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.679     ; 5.358      ;
; -5.499  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.668     ; 5.333      ;
; -5.433  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 2.723      ; 9.158      ;
; -5.409  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.668     ; 5.243      ;
; -5.382  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.679     ; 5.205      ;
; -5.323  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 2.723      ; 9.048      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; -4.986 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -1.129     ; 4.859      ;
; -4.859 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -1.130     ; 4.731      ;
; -4.807 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -1.132     ; 4.677      ;
; -4.791 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -1.132     ; 4.661      ;
; -4.632 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -1.126     ; 4.508      ;
; -4.595 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -1.129     ; 4.468      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                     ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; 0.086 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 5.483      ; 6.629      ;
; 0.119 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 5.483      ; 6.596      ;
; 0.142 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 5.483      ; 6.073      ;
; 0.181 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 5.483      ; 6.034      ;
; 0.280 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 5.483      ; 5.935      ;
; 0.432 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.500        ; 5.483      ; 5.783      ;
; 0.536 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 5.483      ; 5.679      ;
; 0.563 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 1.000        ; 5.483      ; 6.152      ;
; 0.599 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.500        ; 5.483      ; 5.616      ;
; 0.625 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 5.483      ; 6.090      ;
; 0.628 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 5.483      ; 5.587      ;
; 0.731 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 5.483      ; 5.484      ;
; 0.800 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 5.483      ; 5.915      ;
; 0.871 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 1.000        ; 5.483      ; 5.844      ;
; 0.909 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 5.483      ; 5.806      ;
; 0.974 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 5.483      ; 5.741      ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -1.938 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 5.019      ; 3.571      ;
; -1.852 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 5.019      ; 3.657      ;
; -1.747 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 5.019      ; 3.262      ;
; -1.721 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 5.019      ; 3.288      ;
; 0.302  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.779      ; 2.571      ;
; 0.403  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 1.779      ; 2.672      ;
; 0.466  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.126      ; 1.842      ;
; 0.801  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 1.779      ; 2.570      ;
; 0.850  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.779      ; 2.619      ;
; 0.866  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.166      ; 0.782      ;
; 0.877  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.176      ; 0.803      ;
; 0.886  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.162      ; 0.798      ;
; 0.904  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.163      ; 0.817      ;
; 0.904  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.162      ; 0.816      ;
; 0.914  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.175      ; 0.839      ;
; 1.065  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.006      ; 0.821      ;
; 1.153  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.059     ; 0.844      ;
; 1.200  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.129      ; 2.579      ;
; 1.385  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.506      ; 2.141      ;
; 1.386  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.506      ; 2.142      ;
; 1.492  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.506      ; 2.248      ;
; 1.636  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.506      ; 2.392      ;
; 1.687  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.506      ; 2.443      ;
; 1.695  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.790      ; 4.235      ;
; 1.747  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.506      ; 2.503      ;
; 1.801  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.950      ; 4.501      ;
; 1.867  ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.708      ; 2.325      ;
; 1.925  ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.701      ; 2.376      ;
; 1.973  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.506      ; 2.729      ;
; 2.084  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.506      ; 2.840      ;
; 2.111  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.780      ; 2.641      ;
; 2.166  ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.470      ; 2.386      ;
; 2.230  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.526      ; 2.506      ;
; 2.240  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.721      ; 2.711      ;
; 2.268  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.776      ; 2.794      ;
; 2.278  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.518      ; 2.546      ;
; 2.390  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.357      ; 2.497      ;
; 2.438  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.132      ; 3.820      ;
; 2.467  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.598      ; 2.815      ;
; 2.478  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.132      ; 3.860      ;
; 2.508  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.666      ; 2.924      ;
; 2.531  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.356      ; 2.637      ;
; 2.536  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.693      ; 2.979      ;
; 2.543  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.517      ; 2.810      ;
; 2.629  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.543      ; 2.922      ;
; 2.652  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 3.302      ; 6.184      ;
; 2.701  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.129      ; 4.080      ;
; 2.808  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.130      ; 4.188      ;
; 2.859  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.546      ; 3.155      ;
; 2.915  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.111     ; 1.054      ;
; 2.963  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.108     ; 1.105      ;
; 2.967  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.108     ; 1.109      ;
; 2.976  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.750      ; 3.476      ;
; 2.998  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.522      ; 3.270      ;
; 3.037  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.547      ; 3.334      ;
; 3.114  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 3.313      ; 6.657      ;
; 3.126  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.544      ; 3.420      ;
; 3.209  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.511      ; 3.470      ;
; 3.223  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.519      ; 3.492      ;
; 3.229  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.111     ; 1.368      ;
; 3.235  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.361      ; 3.346      ;
; 3.296  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.110     ; 1.436      ;
; 3.340  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.356      ; 3.446      ;
; 3.388  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.544      ; 3.682      ;
; 3.433  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.114     ; 1.569      ;
; 3.523  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.511      ; 3.784      ;
; 3.640  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.536      ; 3.926      ;
; 3.870  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.044      ; 3.664      ;
; 3.872  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.672      ; 4.294      ;
; 3.872  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.485      ; 4.107      ;
; 3.987  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.535      ; 4.272      ;
; 4.000  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.677      ; 4.427      ;
; 4.011  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.704      ; 4.465      ;
; 4.123  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.034      ; 3.907      ;
; 4.173  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.056      ; 4.459      ;
; 4.300  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.498      ; 4.548      ;
; 4.319  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.659      ; 4.728      ;
; 4.370  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.495      ; 4.615      ;
; 4.523  ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.522      ; 4.795      ;
; 4.594  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.685      ; 5.029      ;
; 4.630  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.510      ; 4.890      ;
; 4.636  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.497      ; 4.883      ;
; 4.678  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.657      ; 5.085      ;
; 4.833  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.547      ; 5.130      ;
; 4.848  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.683      ; 5.281      ;
; 4.858  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.500      ; 5.108      ;
; 4.886  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.533      ; 5.169      ;
; 4.903  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.520      ; 5.173      ;
; 4.963  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.546      ; 5.259      ;
; 5.015  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.670      ; 5.435      ;
; 5.117  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.508      ; 5.375      ;
; 5.139  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.496      ; 5.385      ;
; 5.173  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.073      ; 5.476      ;
; 5.235  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.506      ; 5.491      ;
; 5.255  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.668      ; 5.673      ;
; 5.268  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.015      ; 5.033      ;
; 5.296  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.531      ; 5.577      ;
; 5.335  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.511      ; 5.596      ;
; 5.397  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.696      ; 5.843      ;
; 5.572  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.509      ; 5.831      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                       ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.674 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 5.704      ; 5.495      ;
; -0.613 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 5.704      ; 5.556      ;
; -0.575 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.000        ; 5.704      ; 5.594      ;
; -0.481 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 5.704      ; 5.688      ;
; -0.395 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 5.704      ; 5.274      ;
; -0.339 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 5.704      ; 5.830      ;
; -0.296 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 5.704      ; 5.373      ;
; -0.268 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; -0.500       ; 5.704      ; 5.401      ;
; -0.253 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.000        ; 5.704      ; 5.916      ;
; -0.227 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 5.704      ; 5.442      ;
; -0.128 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; -0.500       ; 5.704      ; 5.541      ;
; 0.019  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 5.704      ; 5.688      ;
; 0.114  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 5.704      ; 5.783      ;
; 0.171  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 5.704      ; 5.840      ;
; 0.172  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 5.704      ; 6.341      ;
; 0.205  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 5.704      ; 6.374      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.703 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 0.973      ;
; 0.709 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 0.979      ;
; 0.713 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 0.983      ;
; 0.714 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 0.984      ;
; 0.714 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 0.984      ;
; 0.730 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.000      ;
; 0.731 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.001      ;
; 0.731 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.001      ;
; 1.024 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.294      ;
; 1.025 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.295      ;
; 1.033 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.303      ;
; 1.036 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.306      ;
; 1.037 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.307      ;
; 1.041 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.311      ;
; 1.047 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.317      ;
; 1.049 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.319      ;
; 1.064 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.334      ;
; 1.065 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.335      ;
; 1.118 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.388      ;
; 1.132 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.402      ;
; 1.133 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.403      ;
; 1.146 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.416      ;
; 1.147 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.417      ;
; 1.159 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.429      ;
; 1.163 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.433      ;
; 1.169 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.439      ;
; 1.171 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.441      ;
; 1.186 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.456      ;
; 1.240 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.510      ;
; 1.255 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.525      ;
; 1.268 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.538      ;
; 1.281 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.551      ;
; 1.285 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.555      ;
; 1.291 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.561      ;
; 1.377 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.647      ;
; 1.390 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 1.660      ;
; 2.030 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.653      ; 4.398      ;
; 2.210 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.404      ; 2.329      ;
; 2.218 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.493      ; 4.426      ;
; 2.284 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.411      ; 2.410      ;
; 2.344 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.493      ; 4.552      ;
; 2.349 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.653      ; 4.717      ;
; 2.358 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.493      ; 4.566      ;
; 2.372 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.173      ; 2.260      ;
; 2.392 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.493      ; 4.600      ;
; 2.450 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.653      ; 4.818      ;
; 2.455 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.301      ; 2.471      ;
; 2.484 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.221      ; 2.420      ;
; 2.531 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.220      ; 2.466      ;
; 2.553 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.479      ; 2.747      ;
; 2.568 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.653      ; 4.936      ;
; 2.620 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.005      ; 5.840      ;
; 2.624 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.493      ; 4.832      ;
; 2.635 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.493      ; 4.843      ;
; 2.644 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.653      ; 5.012      ;
; 2.647 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.653      ; 5.015      ;
; 2.706 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.249      ; 2.670      ;
; 2.707 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.493      ; 4.915      ;
; 2.737 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.059      ; 2.511      ;
; 2.760 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.483      ; 2.958      ;
; 2.800 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.653      ; 5.168      ;
; 2.805 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.005      ; 6.025      ;
; 2.805 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.005      ; 6.025      ;
; 2.805 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.005      ; 6.025      ;
; 2.805 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.005      ; 6.025      ;
; 2.805 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.005      ; 6.025      ;
; 2.805 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.005      ; 6.025      ;
; 2.805 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.005      ; 6.025      ;
; 2.823 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.453      ; 2.991      ;
; 2.863 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.250      ; 2.828      ;
; 2.879 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.229      ; 2.823      ;
; 2.889 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.424      ; 3.028      ;
; 2.925 ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.369      ; 3.009      ;
; 2.953 ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.396      ; 3.064      ;
; 3.056 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.214      ; 2.985      ;
; 3.070 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.653      ; 5.438      ;
; 3.087 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.493      ; 5.295      ;
; 3.214 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.247      ; 3.176      ;
; 3.223 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.064      ; 3.002      ;
; 3.349 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.214      ; 3.278      ;
; 3.360 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.060      ; 3.135      ;
; 3.508 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.222      ; 3.445      ;
; 3.543 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.247      ; 3.505      ;
; 3.599 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.246      ; 3.560      ;
; 3.757 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.059      ; 3.531      ;
; 3.968 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.225      ; 3.908      ;
; 4.289 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.239      ; 4.243      ;
; 4.400 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.253     ; 3.862      ;
; 4.462 ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.200      ; 4.377      ;
; 4.511 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.225      ; 4.451      ;
; 4.519 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.253     ; 3.981      ;
; 4.521 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.188      ; 4.424      ;
; 4.533 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.253     ; 3.995      ;
; 4.578 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.362      ; 4.655      ;
; 4.596 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.198      ; 4.509      ;
; 4.637 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.253     ; 4.099      ;
; 4.653 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.263     ; 4.105      ;
; 4.750 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.223      ; 4.688      ;
; 4.772 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.263     ; 4.224      ;
; 4.786 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.263     ; 4.238      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst1'                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 1.066 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.906      ; 1.492      ;
; 1.388 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.108      ; 2.496      ;
; 1.416 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.135      ; 4.551      ;
; 1.432 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.863      ; 2.295      ;
; 1.477 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.104      ; 4.581      ;
; 1.510 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.391      ; 1.901      ;
; 1.511 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.388      ; 1.899      ;
; 1.527 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.156      ; 4.683      ;
; 1.550 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.546      ; 2.096      ;
; 1.560 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.946      ; 2.506      ;
; 1.561 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.146      ; 4.707      ;
; 1.581 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.710      ; 1.811      ;
; 1.583 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.264      ; 4.847      ;
; 1.592 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.295      ; 4.887      ;
; 1.610 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.728      ; 2.338      ;
; 1.610 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.878      ; 2.488      ;
; 1.633 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.053      ; 4.686      ;
; 1.633 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.316      ; 4.949      ;
; 1.677 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.150      ; 2.827      ;
; 1.697 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.493      ; 4.190      ;
; 1.711 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.176      ; 4.887      ;
; 1.717 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.619      ; 4.336      ;
; 1.727 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.223      ; 1.950      ;
; 1.730 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.068      ; 4.798      ;
; 1.739 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.213      ; 4.952      ;
; 1.747 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.908      ; 4.655      ;
; 1.750 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.440      ; 4.190      ;
; 1.751 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.350      ; 5.101      ;
; 1.752 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.195      ; 1.947      ;
; 1.756 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.986      ; 4.742      ;
; 1.764 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.928      ; 2.692      ;
; 1.775 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.938      ; 2.713      ;
; 1.793 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.732      ; 2.045      ;
; 1.802 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.190      ; 4.992      ;
; 1.803 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.653      ; 4.456      ;
; 1.827 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.730      ; 2.557      ;
; 1.838 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.149      ; 2.987      ;
; 1.839 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.537      ; 4.376      ;
; 1.839 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.614      ; 4.453      ;
; 1.846 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.370      ; 2.216      ;
; 1.851 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.349      ; 2.200      ;
; 1.853 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                      ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.466      ; 2.319      ;
; 1.854 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                      ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.463      ; 2.317      ;
; 1.856 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.600      ; 4.456      ;
; 1.867 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.628      ; 4.495      ;
; 1.880 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.311      ; 5.191      ;
; 1.882 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.939      ; 4.821      ;
; 1.885 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.702      ; 2.107      ;
; 1.889 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.151      ; 5.040      ;
; 1.898 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.785      ; 4.683      ;
; 1.903 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.831      ; 2.734      ;
; 1.906 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.149      ; 5.055      ;
; 1.906 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.016      ; 4.922      ;
; 1.906 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.732      ; 2.158      ;
; 1.910 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.911      ; 2.821      ;
; 1.912 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.459      ; 4.371      ;
; 1.913 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.788      ; 4.701      ;
; 1.921 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.057      ; 4.978      ;
; 1.923 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.989      ; 4.912      ;
; 1.943 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.146      ; 3.089      ;
; 1.944 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.640      ; 4.584      ;
; 1.945 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.637      ; 4.582      ;
; 1.957 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.895      ; 2.852      ;
; 1.965 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.530      ; 2.495      ;
; 1.967 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.090      ; 3.057      ;
; 1.971 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.305      ; 4.276      ;
; 1.972 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.810      ; 4.782      ;
; 1.973 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.970      ; 4.943      ;
; 1.984 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.897      ; 4.881      ;
; 1.986 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                      ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.794      ; 2.780      ;
; 1.996 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.451      ; 4.447      ;
; 1.996 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.277      ; 4.273      ;
; 2.002 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.751      ; 2.753      ;
; 2.003 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.614      ; 4.617      ;
; 2.005 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.788      ; 4.793      ;
; 2.007 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.480      ; 4.487      ;
; 2.008 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.477      ; 4.485      ;
; 2.011 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.601      ; 4.612      ;
; 2.014 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.628      ; 4.642      ;
; 2.015 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.879      ; 2.894      ;
; 2.020 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.454      ; 4.474      ;
; 2.028 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.065      ; 5.093      ;
; 2.028 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.441      ; 4.469      ;
; 2.028 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.308      ; 2.336      ;
; 2.029 ; ALU_MD:inst7|inst7[7]                                                                                   ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.066      ; 3.095      ;
; 2.034 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.377      ; 4.411      ;
; 2.034 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.454      ; 4.488      ;
; 2.035 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.732      ; 2.287      ;
; 2.041 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.175      ; 1.736      ;
; 2.047 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.049      ; 2.096      ;
; 2.047 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.679      ; 2.246      ;
; 2.049 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.043      ; 3.092      ;
; 2.057 ; ALU_MD:inst7|inst8[7]                                                                                   ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.093      ; 3.150      ;
; 2.058 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.099      ; 5.157      ;
; 2.062 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                      ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.713      ; 2.775      ;
; 2.062 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.892      ; 2.954      ;
; 2.072 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.087      ; 3.159      ;
; 2.079 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.905      ; 4.984      ;
; 2.085 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.049      ; 2.134      ;
; 2.086 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.969      ; 5.055      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; 4.677 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.741     ; 4.151      ;
; 4.679 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.744     ; 4.150      ;
; 4.777 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.747     ; 4.245      ;
; 4.802 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.747     ; 4.270      ;
; 4.833 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.745     ; 4.303      ;
; 4.961 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.744     ; 4.432      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -12.705 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; -1.126     ; 12.581     ;
; -9.777  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.640     ; 9.639      ;
; -9.708  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.779     ; 9.431      ;
; -9.689  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.792     ; 9.399      ;
; -9.646  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.805     ; 9.343      ;
; -9.525  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.637     ; 9.390      ;
; -9.513  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.611     ; 9.404      ;
; -9.503  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.802     ; 9.203      ;
; -9.463  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.782     ; 9.183      ;
; -9.440  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.624     ; 9.318      ;
; -9.389  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.818     ; 9.073      ;
; -9.324  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.766     ; 9.060      ;
; -9.199  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.765     ; 8.936      ;
; -9.181  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.630     ; 9.053      ;
; -9.096  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.806     ; 8.792      ;
; -8.956  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.807     ; 8.651      ;
; -8.943  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.602     ; 8.843      ;
; -7.063  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.292     ; 6.273      ;
; -6.762  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.518     ; 5.746      ;
; -6.089  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.280     ; 5.311      ;
; -5.906  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.291     ; 5.117      ;
; -5.570  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.111      ; 8.683      ;
; -5.560  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.325     ; 4.737      ;
; -5.455  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.108      ; 8.565      ;
; -5.433  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.108      ; 8.543      ;
; -5.346  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.110      ; 8.458      ;
; -5.286  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.488     ; 4.300      ;
; -5.151  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.114      ; 8.267      ;
; 0.038   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 3.887      ; 4.591      ;
; 0.069   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 3.887      ; 4.560      ;
; 0.222   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 3.887      ; 4.407      ;
; 0.253   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 3.887      ; 4.376      ;
; 0.316   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 3.887      ; 4.813      ;
; 0.336   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 3.887      ; 4.793      ;
; 0.417   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 3.890      ; 4.215      ;
; 0.418   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 3.890      ; 4.714      ;
; 0.418   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 3.890      ; 4.214      ;
; 0.440   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 3.889      ; 4.191      ;
; 0.442   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 3.889      ; 4.189      ;
; 0.445   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 3.887      ; 4.684      ;
; 0.465   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 3.887      ; 4.664      ;
; 0.513   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 3.890      ; 4.619      ;
; 0.584   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 3.889      ; 4.547      ;
; 0.680   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 3.889      ; 4.451      ;
; 1.282   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 3.893      ; 3.353      ;
; 1.308   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 3.893      ; 3.327      ;
; 1.587   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 3.893      ; 3.548      ;
; 1.675   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 3.893      ; 3.460      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -1.212 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.075      ; 3.318      ;
; -1.106 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.075      ; 3.404      ;
; -0.838 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.075      ; 3.192      ;
; -0.812 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.075      ; 3.218      ;
; -0.271 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.071      ; 4.235      ;
; -0.197 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.071      ; 4.329      ;
; -0.112 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.072      ; 4.395      ;
; -0.060 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.069      ; 4.444      ;
; -0.058 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.071      ; 3.968      ;
; -0.055 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.071      ; 3.971      ;
; -0.045 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.069      ; 4.459      ;
; -0.040 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.072      ; 4.487      ;
; -0.035 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.072      ; 3.992      ;
; -0.034 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.072      ; 3.993      ;
; 0.021  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.069      ; 4.545      ;
; 0.036  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.069      ; 4.560      ;
; 0.124  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.069      ; 4.148      ;
; 0.153  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.069      ; 4.177      ;
; 0.259  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.069      ; 4.283      ;
; 0.288  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.069      ; 4.312      ;
; 4.003  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.369      ; 6.587      ;
; 4.268  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.366      ; 6.849      ;
; 4.706  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.363      ; 7.284      ;
; 4.706  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.365      ; 7.286      ;
; 4.734  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.363      ; 7.312      ;
; 4.779  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.267     ; 4.227      ;
; 4.807  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.240     ; 4.282      ;
; 5.107  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.091     ; 3.731      ;
; 5.117  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.935     ; 3.897      ;
; 5.460  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.902     ; 4.273      ;
; 5.574  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.261     ; 5.028      ;
; 5.611  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.892     ; 4.434      ;
; 5.638  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.397     ; 4.956      ;
; 5.674  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.411     ; 4.978      ;
; 5.689  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.398     ; 5.006      ;
; 5.741  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.274     ; 5.182      ;
; 5.870  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.448     ; 5.137      ;
; 5.892  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.436     ; 5.171      ;
; 5.996  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.276     ; 5.435      ;
; 6.026  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.438     ; 5.303      ;
; 6.061  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.433     ; 5.343      ;
; 6.103  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.413     ; 5.405      ;
; 6.189  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.120     ; 4.784      ;
; 6.298  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.435     ; 5.578      ;
; 6.306  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.248     ; 5.773      ;
; 6.330  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.423     ; 5.622      ;
; 6.428  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.903     ; 5.240      ;
; 7.551  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; -0.741     ; 7.025      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.196  ; 0.426        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.197  ; 0.427        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.197  ; 0.427        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.198  ; 0.428        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.237  ; 0.467        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.294  ; 0.524        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.335  ; 0.565        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.335  ; 0.565        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.335  ; 0.565        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.337  ; 0.567        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.576  ; 0.576        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.606  ; 0.606        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.606  ; 0.606        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.615  ; 0.615        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.616  ; 0.616        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; -0.089 ; 0.127        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -0.089 ; 0.127        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -0.089 ; 0.127        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -0.089 ; 0.127        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -0.089 ; 0.127        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.181  ; 0.181        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.181  ; 0.181        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.181  ; 0.181        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.181  ; 0.181        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.181  ; 0.181        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.190  ; 0.190        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.190  ; 0.190        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.221  ; 0.221        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.670  ; 0.854        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.670  ; 0.854        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.670  ; 0.854        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.670  ; 0.854        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.670  ; 0.854        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.720  ; 0.720        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.765  ; 0.765        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.795  ; 0.795        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.795  ; 0.795        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.803  ; 0.803        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.803  ; 0.803        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.803  ; 0.803        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.803  ; 0.803        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.803  ; 0.803        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst|clk               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.035  ; 0.251        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.035  ; 0.251        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.035  ; 0.251        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.035  ; 0.251        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.035  ; 0.251        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.035  ; 0.251        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.035  ; 0.251        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.035  ; 0.251        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.305  ; 0.305        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.305  ; 0.305        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.305  ; 0.305        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.305  ; 0.305        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.305  ; 0.305        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.305  ; 0.305        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.305  ; 0.305        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.305  ; 0.305        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.312  ; 0.312        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.312  ; 0.312        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|dataa                                                                                       ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.554  ; 0.738        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.554  ; 0.738        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.554  ; 0.738        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.554  ; 0.738        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.554  ; 0.738        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.554  ; 0.738        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.554  ; 0.738        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.554  ; 0.738        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|dataa                                                                                       ;
; 0.680  ; 0.680        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.680  ; 0.680        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.687  ; 0.687        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.687  ; 0.687        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.687  ; 0.687        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.687  ; 0.687        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.687  ; 0.687        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.687  ; 0.687        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.687  ; 0.687        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.687  ; 0.687        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.063  ; 0.279        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; 0.063  ; 0.279        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.063  ; 0.279        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.333  ; 0.333        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3~_emulated|clk        ;
; 0.333  ; 0.333        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.333  ; 0.333        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2|clk                  ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.343  ; 0.343        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.343  ; 0.343        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.526  ; 0.710        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; 0.527  ; 0.711        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.527  ; 0.711        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.527  ; 0.711        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.527  ; 0.711        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.528  ; 0.712        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; 0.651  ; 0.651        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.651  ; 0.651        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.659  ; 0.659        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2|clk                  ;
; 0.660  ; 0.660        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.660  ; 0.660        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.660  ; 0.660        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.660  ; 0.660        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.661  ; 0.661        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3~_emulated|clk        ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'                                                                                         ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; -0.037 ; -0.037       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ;
; -0.036 ; -0.036       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ;
; -0.034 ; -0.034       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ;
; -0.033 ; -0.033       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ;
; -0.005 ; -0.005       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ;
; 0.002  ; 0.002        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ;
; 0.002  ; 0.002        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ;
; 0.009  ; 0.009        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[3]|datad                                ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[4]|datad                                ;
; 0.012  ; 0.012        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[5]|datad                                ;
; 0.013  ; 0.013        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[6]|datad                                ;
; 0.017  ; 0.017        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[7]|datac                                ;
; 0.018  ; 0.018        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[0]|datac                                ;
; 0.018  ; 0.018        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[1]|datac                                ;
; 0.018  ; 0.018        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[2]|datac                                ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ;
; 0.050  ; 0.050        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ;
; 0.059  ; 0.059        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ;
; 0.060  ; 0.060        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ;
; 0.060  ; 0.060        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ;
; 0.060  ; 0.060        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst3~clkctrl|inclk[0]                       ;
; 0.060  ; 0.060        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst3~clkctrl|outclk                         ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ;
; 0.065  ; 0.065        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ;
; 0.067  ; 0.067        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ;
; 0.080  ; 0.080        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[2]|datac                               ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ;
; 0.081  ; 0.081        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[1]|datac                               ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[1]|datac                        ;
; 0.095  ; 0.095        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[0]|datab                               ;
; 0.095  ; 0.095        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[3]|datad                               ;
; 0.095  ; 0.095        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[7]|datad                               ;
; 0.096  ; 0.096        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[4]|datad                               ;
; 0.097  ; 0.097        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[5]|datac                        ;
; 0.099  ; 0.099        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[4]|datac                        ;
; 0.105  ; 0.105        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[5]|datac                               ;
; 0.105  ; 0.105        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[6]|datac                               ;
; 0.106  ; 0.106        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[2]|datad                        ;
; 0.106  ; 0.106        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[7]|datad                        ;
; 0.108  ; 0.108        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[3]|datad                        ;
; 0.109  ; 0.109        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[0]|datad                        ;
; 0.109  ; 0.109        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[4]|dataa                        ;
; 0.109  ; 0.109        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[5]|datad                        ;
; 0.109  ; 0.109        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[6]|datad                        ;
; 0.111  ; 0.111        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[6]|datad                        ;
; 0.114  ; 0.114        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[2]|datad                        ;
; 0.114  ; 0.114        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[3]|datad                        ;
; 0.114  ; 0.114        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[7]|datad                        ;
; 0.145  ; 0.145        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst5~clkctrl|inclk[0]                       ;
; 0.145  ; 0.145        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst5~clkctrl|outclk                         ;
; 0.150  ; 0.150        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ;
; 0.150  ; 0.150        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[7]                                    ;
; 0.151  ; 0.151        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[0]                                    ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ;
; 0.157  ; 0.157        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst6~clkctrl|inclk[0]                             ;
; 0.157  ; 0.157        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst6~clkctrl|outclk                               ;
; 0.167  ; 0.167        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[3]                                    ;
; 0.167  ; 0.167        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[6]                                    ;
; 0.167  ; 0.167        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|inclk[0]                             ;
; 0.167  ; 0.167        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|outclk                               ;
; 0.174  ; 0.174        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ;
; 0.174  ; 0.174        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ;
; 0.174  ; 0.174        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ;
; 0.175  ; 0.175        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[2]                                    ;
; 0.175  ; 0.175        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[7]                                    ;
; 0.176  ; 0.176        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[1]                                    ;
; 0.177  ; 0.177        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[0]                                    ;
; 0.179  ; 0.179        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ;
; 0.183  ; 0.183        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[3]|datac                                     ;
; 0.183  ; 0.183        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[6]|datac                                     ;
; 0.186  ; 0.186        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ;
; 0.188  ; 0.188        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[2]                                    ;
; 0.188  ; 0.188        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[4]                                    ;
; 0.189  ; 0.189        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[1]                                    ;
; 0.189  ; 0.189        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[5]                                    ;
; 0.190  ; 0.190        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ;
; 0.190  ; 0.190        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[2]|datac                               ;
; 0.190  ; 0.190        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[6]|datac                               ;
; 0.190  ; 0.190        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[7]|datac                               ;
; 0.191  ; 0.191        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[4]                                    ;
; 0.196  ; 0.196        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[5]|datad                               ;
; 0.196  ; 0.196        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[7]|datad                                     ;
; 0.197  ; 0.197        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[3]|datad                               ;
; 0.198  ; 0.198        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[0]|datad                                     ;
; 0.199  ; 0.199        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[4]|datad                               ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 5.500 ; 5.013 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 3.671 ; 3.441 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 3.948 ; 3.679 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 2.984 ; 2.938 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 4.670 ; 4.318 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 4.289 ; 4.019 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 5.378 ; 4.887 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 5.500 ; 5.013 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 4.405 ; 3.965 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 5.231 ; 5.411 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 6.027 ; 5.764 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 6.687 ; 6.573 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 7.007 ; 6.670 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 6.426 ; 6.333 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 6.832 ; 6.670 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 4.596 ; 4.611 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 5.992 ; 5.638 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 6.212 ; 5.835 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 7.007 ; 6.477 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 6.559 ; 6.091 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 5.669 ; 5.268 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 5.207 ; 4.827 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 3.865 ; 3.650 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 3.846 ; 3.661 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 4.069 ; 3.943 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 4.971 ; 4.610 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 4.958 ; 4.690 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 5.060 ; 4.722 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 5.207 ; 4.827 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 4.778 ; 4.395 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -2.187 ; -2.109 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -2.906 ; -2.669 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -3.211 ; -2.930 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -2.187 ; -2.109 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -3.887 ; -3.533 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -3.521 ; -3.244 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -4.541 ; -4.050 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -4.581 ; -4.100 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -3.598 ; -3.134 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -1.694 ; -1.930 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -5.164 ; -4.705 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -5.378 ; -5.191 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -2.194 ; -2.164 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -3.269 ; -2.886 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -3.222 ; -2.929 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -2.194 ; -2.164 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -3.900 ; -3.520 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -3.823 ; -3.451 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -3.689 ; -3.231 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -3.986 ; -3.545 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -3.672 ; -3.135 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -3.096 ; -2.875 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -3.096 ; -2.875 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -3.118 ; -2.918 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -3.233 ; -3.079 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -4.180 ; -3.818 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -4.168 ; -3.893 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -4.240 ; -3.897 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -4.303 ; -3.926 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -3.960 ; -3.551 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 21.222 ; 20.356 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 19.000 ; 18.659 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 21.222 ; 20.356 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 19.235 ; 18.860 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 20.675 ; 20.181 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 19.647 ; 19.016 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 20.453 ; 20.183 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 19.893 ; 19.344 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 20.782 ; 20.170 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 13.967 ; 13.594 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 24.481 ; 23.589 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 22.440 ; 21.650 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 21.558 ; 20.558 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 22.545 ; 21.650 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 23.977 ; 22.833 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 20.108 ; 19.429 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 24.481 ; 23.589 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 21.012 ; 20.271 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 21.745 ; 20.930 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 11.616 ; 11.030 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 21.534 ; 21.356 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 20.922 ; 21.290 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 11.403 ; 11.185 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 13.409 ; 12.670 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 11.008 ; 10.552 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 12.308 ; 12.050 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 10.939 ; 10.709 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 12.611 ; 12.407 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 14.143 ; 13.954 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 11.743 ; 11.560 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 11.230 ; 10.931 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 11.086 ; 10.724 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 15.580 ; 15.282 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 15.580 ; 15.282 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 15.006 ; 14.711 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 14.679 ; 14.234 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 13.942 ; 13.555 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 15.053 ; 14.461 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 15.444 ; 15.116 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 9.579  ; 9.226  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 9.623  ; 9.273  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 9.531  ; 9.200  ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 13.625 ; 13.212 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 14.784 ; 14.523 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 12.514 ; 12.242 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 10.014 ; 9.579  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 9.799  ; 9.331  ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 9.844  ; 9.432  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 9.683  ; 9.388  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 12.232 ; 11.702 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 13.382 ; 12.877 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 13.789 ; 13.291 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 11.961 ; 11.837 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 12.276 ; 11.939 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 12.707 ; 12.294 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 12.342 ; 11.966 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 12.619 ; 12.206 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 14.244 ; 13.872 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 15.585 ; 15.026 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 14.925 ; 14.557 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 14.922 ; 15.263 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 15.342 ; 15.010 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 14.440 ; 13.846 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 14.955 ; 14.368 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 14.776 ; 14.514 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 13.636 ; 13.119 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 13.763 ; 13.189 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 12.987 ; 12.709 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 14.122 ; 13.569 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 15.342 ; 15.010 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 12.896 ; 12.465 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 14.411 ; 14.240 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 14.137 ; 14.574 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 16.659 ; 16.034 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 21.224 ; 21.753 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 12.170 ; 12.675 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 12.747 ; 13.147 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 11.874 ; 12.367 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 11.761 ; 12.309 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 21.224 ; 21.753 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 14.677 ; 14.302 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 11.185 ; 11.848 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 5.549  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 22.151 ; 21.534 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 12.694 ; 12.301 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 12.466 ; 12.134 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 12.527 ; 12.033 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 13.093 ; 12.618 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 22.151 ; 21.534 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 5.205  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 7.373  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 6.745  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.159  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 6.598  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.538  ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;        ; 7.373  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 5.167  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 7.771  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 6.764  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 6.478  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.758  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 7.322  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 7.771  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 17.849 ; 17.117 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 15.306 ; 14.976 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 17.849 ; 17.117 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 15.941 ; 15.603 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 17.278 ; 16.949 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 16.018 ; 15.482 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 17.145 ; 16.782 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 16.704 ; 16.191 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 17.519 ; 16.907 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 12.676 ; 12.296 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 9.955  ; 9.610  ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 10.029 ; 9.632  ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 10.546 ; 9.978  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 12.676 ; 12.296 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 10.383 ; 10.027 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 11.176 ; 10.760 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 9.214  ; 8.882  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 9.565  ; 9.193  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 21.173 ; 20.188 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 18.746 ; 17.967 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 18.185 ; 17.319 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 19.251 ; 18.393 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 20.580 ; 19.601 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 16.479 ; 15.895 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 21.173 ; 20.188 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 17.636 ; 17.019 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 18.482 ; 17.667 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 11.751 ; 11.188 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 9.970  ; 9.646  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 9.163  ; 9.010  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 10.234 ; 9.900  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 9.769  ; 9.423  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 10.255 ; 9.838  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 10.558 ; 10.111 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 11.751 ; 11.107 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 11.409 ; 11.188 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 10.207 ; 10.009 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 9.456  ; 9.091  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 9.160  ; 8.831  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 10.207 ; 10.009 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 9.489  ; 9.048  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 9.534  ; 9.038  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 9.149  ; 8.807  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 9.198  ; 8.854  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 9.251  ; 8.816  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 9.812  ; 9.339  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 8.792  ; 8.528  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 9.812  ; 9.339  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 9.445  ; 9.032  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 9.507  ; 9.145  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 9.592  ; 9.232  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 9.701  ; 9.323  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 8.879  ; 8.547  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 9.586  ; 9.183  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 18.109 ; 17.928 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 17.535 ; 17.862 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 11.320 ; 10.802 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 7.496  ; 7.005  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 7.908  ; 7.631  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 10.566 ; 10.066 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 11.045 ; 10.465 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 10.725 ; 10.343 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 11.320 ; 10.802 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 10.094 ; 9.705  ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 10.451 ; 10.022 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 8.916  ; 8.681  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 10.570 ; 10.136 ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 10.607 ; 9.770  ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 11.164 ; 10.730 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 10.184 ; 9.785  ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 10.898 ; 10.730 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 9.900  ; 9.545  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 10.019 ; 9.550  ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 11.164 ; 10.449 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 9.381  ; 8.895  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 11.146 ; 10.473 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 8.835  ; 8.651  ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 11.406 ; 11.029 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 11.198 ; 10.526 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 10.960 ; 10.526 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 10.663 ; 9.958  ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 9.047  ; 8.645  ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 10.563 ; 9.898  ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 8.672  ; 8.395  ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 11.198 ; 10.479 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 10.968 ; 10.525 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 9.446  ; 8.970  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 10.902 ; 10.423 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 11.221 ; 10.738 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 9.618  ; 9.355  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 10.597 ; 10.032 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 9.466  ; 8.979  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 9.459  ; 9.138  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 11.116 ; 10.627 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 10.769 ; 10.309 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 11.221 ; 10.738 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 8.868  ; 8.615  ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 10.741 ; 11.259 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 17.799 ; 18.325 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 13.387 ; 13.892 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 13.098 ; 13.839 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 11.265 ; 11.994 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 11.479 ; 12.260 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 17.799 ; 18.325 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 4.754  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 18.723 ; 18.109 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 13.911 ; 13.518 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 13.158 ; 12.485 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 12.154 ; 11.424 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 13.044 ; 12.336 ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 18.723 ; 18.109 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 7.461  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 6.649  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.064  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 6.469  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.409  ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;        ; 7.461  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 5.135  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 10.509 ; 9.995  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 9.600  ; 9.219  ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 9.369  ; 8.992  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 9.521  ; 9.040  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 10.086 ; 9.624  ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 9.156  ; 8.803  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 10.509 ; 9.995  ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 6.784  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 6.206  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 6.565  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 6.065  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 5.952  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 6.784  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 4.871  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 7.094  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 6.337  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 5.952  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.224  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 6.809  ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;        ; 7.094  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 14.942 ; 13.986 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.768 ; 13.173 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 13.194 ; 12.374 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 14.172 ; 13.228 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 14.795 ; 13.838 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 11.698 ; 11.230 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 14.942 ; 13.986 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 11.470 ; 11.099 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 12.965 ; 12.229 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 12.247 ; 12.005 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 10.721 ; 10.332 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 9.590  ; 9.306  ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 11.543 ; 10.934 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 11.285 ; 10.820 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 11.219 ; 10.580 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 12.247 ; 12.005 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 10.871 ; 10.423 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.063 ; 9.745  ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 6.827  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 6.430  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 14.410 ; 14.205 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 14.410 ; 14.205 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 16.367 ; 15.610 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 14.647 ; 14.329 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 15.499 ; 15.321 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 14.660 ; 14.452 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 15.545 ; 15.223 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 14.965 ; 14.605 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 14.671 ; 14.277 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 13.262 ; 13.098 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 12.882 ; 12.297 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 13.884 ; 13.385 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 13.089 ; 12.314 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 14.867 ; 13.968 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 15.725 ; 14.555 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 12.882 ; 12.297 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 15.124 ; 14.088 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 14.416 ; 13.645 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 13.501 ; 12.745 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 10.948 ; 10.601 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 16.869 ; 16.746 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 14.974 ; 15.402 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 10.960 ; 10.375 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 12.490 ; 12.056 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 10.216 ; 10.063 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 11.769 ; 11.222 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 10.429 ; 9.974  ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 12.086 ; 11.486 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 13.557 ; 12.974 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 11.300 ; 10.679 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 10.817 ; 10.142 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 10.537 ; 9.915  ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 9.245  ; 8.926  ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 15.051 ; 14.765 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 14.500 ; 14.216 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 14.186 ; 13.759 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 13.480 ; 13.108 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 14.546 ; 13.977 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 14.976 ; 14.663 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 9.289  ; 8.949  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 9.333  ; 8.997  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 9.245  ; 8.926  ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 13.174 ; 12.778 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 14.343 ; 14.095 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 12.108 ; 11.847 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 9.708  ; 9.290  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 9.502  ; 9.053  ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 9.543  ; 9.146  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 9.390  ; 9.107  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 11.838 ; 11.329 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 12.939 ; 12.452 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 13.329 ; 12.850 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 11.577 ; 11.458 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 11.879 ; 11.555 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 12.293 ; 11.895 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 11.943 ; 11.582 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 12.208 ; 11.812 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 13.629 ; 13.175 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 14.776 ; 14.233 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 14.139 ; 13.782 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 13.962 ; 14.250 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 12.563 ; 12.296 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 13.958 ; 13.388 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 14.449 ; 13.885 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 14.335 ; 14.087 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 13.183 ; 12.685 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 13.308 ; 12.756 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 12.563 ; 12.296 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 13.653 ; 13.122 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 14.824 ; 14.505 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 11.736 ; 10.919 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 13.845 ; 13.473 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 13.453 ; 13.913 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 15.802 ; 15.348 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 10.887 ; 11.174 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 11.313 ; 11.788 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 11.198 ; 11.650 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 11.000 ; 11.236 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 10.887 ; 11.174 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 11.945 ; 12.634 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 13.942 ; 13.652 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 9.907  ; 10.479 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 5.421  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 10.993 ; 10.607 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 11.722 ; 11.383 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 10.993 ; 10.607 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 11.384 ; 11.148 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 11.925 ; 11.709 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 13.019 ; 12.247 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 5.089  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 6.348  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 6.570  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 6.968  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 6.409  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.348  ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;        ; 7.169  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 5.056  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 6.311  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 6.504  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 6.311  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.557  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 7.099  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 7.554  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 11.705 ; 11.207 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 11.706 ; 11.610 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 13.575 ; 12.781 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 11.790 ; 11.365 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 13.465 ; 12.923 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 11.705 ; 11.207 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 13.085 ; 12.819 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 12.937 ; 12.446 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 11.822 ; 11.239 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 8.943  ; 8.624  ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 9.654  ; 9.322  ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 9.722  ; 9.339  ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 10.218 ; 9.672  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 12.320 ; 11.958 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 10.061 ; 9.718  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 10.824 ; 10.423 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 8.943  ; 8.624  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 9.277  ; 8.919  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 9.249  ; 8.896  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 12.360 ; 11.796 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 10.029 ; 9.639  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 12.798 ; 12.021 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 11.746 ; 11.145 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 9.249  ; 8.896  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 12.167 ; 11.608 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 12.118 ; 11.639 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 10.311 ; 9.882  ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 8.888  ; 8.740  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 9.664  ; 9.352  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 8.888  ; 8.740  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 9.916  ; 9.594  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 9.474  ; 9.142  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 9.940  ; 9.537  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 10.228 ; 9.797  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 11.373 ; 10.753 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 11.103 ; 10.894 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 8.878  ; 8.548  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 9.172  ; 8.820  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 8.890  ; 8.574  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 9.949  ; 9.762  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 9.204  ; 8.779  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 9.249  ; 8.773  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 8.878  ; 8.548  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 8.928  ; 8.597  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 8.977  ; 8.559  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 8.536  ; 8.282  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 8.536  ; 8.282  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 9.515  ; 9.059  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 9.162  ; 8.763  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 9.222  ; 8.873  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 9.303  ; 8.956  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 9.409  ; 9.046  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 8.619  ; 8.299  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 9.299  ; 8.912  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 13.834 ; 13.660 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 12.068 ; 12.218 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 7.294  ; 6.822  ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 7.294  ; 6.822  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 7.689  ; 7.424  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 10.240 ; 9.760  ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 10.700 ; 10.143 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 10.393 ; 10.025 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 10.961 ; 10.463 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 9.787  ; 9.413  ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 10.127 ; 9.713  ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 8.532  ; 8.352  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 10.027 ; 9.689  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 9.891  ; 9.472  ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 8.575  ; 8.397  ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 9.873  ; 9.489  ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 10.610 ; 10.452 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 9.596  ; 9.254  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 9.714  ; 9.264  ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 10.811 ; 10.124 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 9.099  ; 8.632  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 10.793 ; 10.145 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 8.575  ; 8.397  ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 8.438  ; 8.253  ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 8.421  ; 8.153  ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 10.595 ; 10.178 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 10.329 ; 9.651  ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 8.782  ; 8.394  ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 10.236 ; 9.597  ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 8.421  ; 8.153  ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 10.845 ; 10.154 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 10.626 ; 10.199 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 9.166  ; 8.709  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 7.800  ; 7.611  ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 8.610  ; 8.367  ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 9.307  ; 9.054  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 10.268 ; 9.724  ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 9.182  ; 8.713  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 9.176  ; 8.866  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 10.767 ; 10.296 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 10.433 ; 9.990  ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 10.867 ; 10.402 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 8.610  ; 8.367  ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 7.974  ; 8.441  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 5.941  ; 11.612 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 6.049  ; 11.680 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 6.395  ; 12.736 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 6.053  ; 11.612 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 5.941  ; 11.864 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 6.630  ; 12.660 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 4.659  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 11.614 ; 5.804  ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 11.614 ; 6.119  ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 12.079 ; 5.804  ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 11.760 ; 6.201  ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 12.615 ; 6.763  ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 13.045 ; 6.932  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 6.247  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 6.476  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 6.876  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 6.308  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.247  ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;        ; 7.255  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 5.024  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 6.219  ; 8.535  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 6.410  ; 8.901  ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 6.219  ; 8.683  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 6.456  ; 8.729  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 6.998  ; 9.290  ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 8.875  ; 8.535  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 7.640  ; 9.619  ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 5.806  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 6.052  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 6.396  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 5.918  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 5.806  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 6.604  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 4.768  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 5.805  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 6.122  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 5.805  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.066  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 6.628  ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;        ; 6.906  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 11.096 ; 10.738 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.298 ; 12.726 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 12.746 ; 11.960 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 13.670 ; 12.763 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 14.288 ; 13.367 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 11.316 ; 10.865 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 14.432 ; 13.512 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 11.096 ; 10.738 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 12.531 ; 11.821 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 9.290  ; 9.016  ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 10.378 ; 10.004 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 9.290  ; 9.016  ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 11.164 ; 10.578 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 10.917 ; 10.469 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 10.854 ; 10.239 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 11.899 ; 11.669 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 10.520 ; 10.088 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 9.746  ; 9.440  ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 6.649  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 6.266  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 14.035 ;        ;        ; 13.512 ;
; IN[1]      ; BUS[1]      ; 13.794 ;        ;        ; 13.027 ;
; IN[2]      ; BUS[2]      ; 14.694 ;        ;        ; 13.987 ;
; IN[3]      ; BUS[3]      ; 16.393 ;        ;        ; 15.362 ;
; IN[4]      ; BUS[4]      ; 13.335 ;        ;        ; 12.805 ;
; IN[5]      ; BUS[5]      ; 15.259 ;        ;        ; 14.334 ;
; IN[6]      ; BUS[6]      ; 14.466 ;        ;        ; 13.785 ;
; IN[7]      ; BUS[7]      ; 14.243 ;        ;        ; 13.514 ;
; RST        ; uA[0]       ;        ; 10.317 ; 10.608 ;        ;
; RST        ; uA[1]       ;        ; 9.494  ; 9.976  ;        ;
; RST        ; uA[2]       ;        ; 9.878  ; 10.427 ;        ;
; RST        ; uA[3]       ;        ; 10.465 ; 11.000 ;        ;
; RST        ; uA[5]       ;        ; 11.224 ; 11.834 ;        ;
; SWA        ; SE[1]       ;        ; 11.510 ; 11.026 ;        ;
; SWA        ; uA[0]       ; 11.529 ;        ;        ; 11.157 ;
; SWB        ; SE[2]       ; 12.298 ; 12.698 ; 12.112 ; 12.584 ;
; SWB        ; uA[1]       ; 12.017 ; 11.685 ; 11.903 ; 11.499 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 13.538 ;        ;        ; 13.017 ;
; IN[1]      ; BUS[1]      ; 13.347 ;        ;        ; 12.592 ;
; IN[2]      ; BUS[2]      ; 14.070 ;        ;        ; 13.360 ;
; IN[3]      ; BUS[3]      ; 15.803 ;        ;        ; 14.796 ;
; IN[4]      ; BUS[4]      ; 12.869 ;        ;        ; 12.342 ;
; IN[5]      ; BUS[5]      ; 14.720 ;        ;        ; 13.812 ;
; IN[6]      ; BUS[6]      ; 13.849 ;        ;        ; 13.182 ;
; IN[7]      ; BUS[7]      ; 13.704 ;        ;        ; 12.962 ;
; RST        ; uA[0]       ;        ; 10.021 ; 10.307 ;        ;
; RST        ; uA[1]       ;        ; 9.161  ; 9.614  ;        ;
; RST        ; uA[2]       ;        ; 9.528  ; 10.056 ;        ;
; RST        ; uA[3]       ;        ; 10.092 ; 10.606 ;        ;
; RST        ; uA[5]       ;        ; 10.827 ; 11.402 ;        ;
; SWA        ; SE[1]       ;        ; 11.176 ; 10.708 ;        ;
; SWA        ; uA[0]       ; 11.110 ;        ;        ; 10.778 ;
; SWB        ; SE[2]       ; 11.931 ; 12.313 ; 11.744 ; 12.206 ;
; SWB        ; uA[1]       ; 11.656 ; 11.340 ; 11.549 ; 11.153 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 15.951 ; 15.951 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 18.750 ; 18.750 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 18.564 ; 18.564 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 18.431 ; 18.431 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 18.574 ; 18.574 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 15.951 ; 15.951 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 19.076 ; 19.076 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 18.574 ; 18.574 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 18.750 ; 18.750 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 11.772 ; 11.772 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 14.571 ; 14.571 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 14.385 ; 14.385 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 14.252 ; 14.252 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 14.395 ; 14.395 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 11.772 ; 11.772 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 14.897 ; 14.897 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 14.395 ; 14.395 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 14.571 ; 14.571 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 10.481 ; 10.477 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 13.160 ; 13.153 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 12.982 ; 12.975 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 12.863 ; 12.859 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 12.992 ; 12.985 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 10.481 ; 10.477 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 13.482 ; 13.478 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 12.992 ; 12.985 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 13.160 ; 13.153 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 8.355  ; 8.351  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 11.034 ; 11.027 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 10.856 ; 10.849 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 10.737 ; 10.733 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 10.866 ; 10.859 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 8.355  ; 8.351  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 11.356 ; 11.352 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 10.866 ; 10.859 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 11.034 ; 11.027 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Output Disable Times                                                                 ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 15.403    ; 15.524    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 17.709    ; 17.842    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 17.522    ; 17.655    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 17.537    ; 17.658    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 17.532    ; 17.665    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 15.403    ; 15.524    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 18.042    ; 18.163    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 17.532    ; 17.665    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 17.709    ; 17.842    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 11.406    ; 11.527    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 13.712    ; 13.845    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 13.525    ; 13.658    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 13.540    ; 13.661    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 13.535    ; 13.668    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 11.406    ; 11.527    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 14.045    ; 14.166    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 13.535    ; 13.668    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 13.712    ; 13.845    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                         ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 10.507    ; 10.507    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 12.722    ; 12.722    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 12.542    ; 12.542    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 12.556    ; 12.556    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 12.552    ; 12.552    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 10.507    ; 10.507    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 13.042    ; 13.042    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 12.552    ; 12.552    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 12.722    ; 12.722    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 8.123     ; 8.123     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 10.338    ; 10.338    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 10.158    ; 10.158    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 10.172    ; 10.172    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 10.168    ; 10.168    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 8.123     ; 8.123     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 10.658    ; 10.658    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 10.168    ; 10.168    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 10.338    ; 10.338    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------+
; Fast 1200mV 0C Model Setup Summary        ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst1 ; -6.416 ; -332.368      ;
; STEP:inst1|inst  ; -6.211 ; -17.212       ;
; STEP:inst1|inst3 ; -4.800 ; -36.018       ;
; STEP:inst1|inst2 ; -1.668 ; -9.452        ;
; CLK              ; -0.248 ; -0.248        ;
+------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Hold Summary         ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst  ; -1.186 ; -1.186        ;
; CLK              ; -0.329 ; -1.087        ;
; STEP:inst1|inst3 ; 0.305  ; 0.000         ;
; STEP:inst1|inst1 ; 0.376  ; 0.000         ;
; STEP:inst1|inst2 ; 1.983  ; 0.000         ;
+------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary     ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -5.196 ; -17.135       ;
+------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Removal Summary      ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -0.729 ; -2.009        ;
+------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------+--------+----------------------+
; Clock            ; Slack  ; End Point TNS        ;
+------------------+--------+----------------------+
; CLK              ; -3.000 ; -9.177               ;
; STEP:inst1|inst3 ; -1.000 ; -8.000               ;
; STEP:inst1|inst2 ; -1.000 ; -6.000               ;
; STEP:inst1|inst  ; -1.000 ; -5.000               ;
; STEP:inst1|inst1 ; 0.234  ; 0.000                ;
+------------------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst1'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -6.416 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.405     ; 5.034      ;
; -5.967 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.320     ; 4.654      ;
; -5.648 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.144     ; 5.558      ;
; -5.584 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.127     ; 5.482      ;
; -5.565 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.080     ; 5.457      ;
; -5.541 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.155     ; 5.534      ;
; -5.515 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.009     ; 5.559      ;
; -5.484 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.119     ; 5.436      ;
; -5.474 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.071     ; 5.369      ;
; -5.470 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.084     ; 5.344      ;
; -5.441 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.160      ; 5.672      ;
; -5.436 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.051      ; 5.486      ;
; -5.431 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.004     ; 5.474      ;
; -5.429 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.163      ; 5.660      ;
; -5.427 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.059     ; 5.352      ;
; -5.413 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.061     ; 5.305      ;
; -5.411 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.073     ; 5.301      ;
; -5.389 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.075     ; 5.306      ;
; -5.356 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.136     ; 5.266      ;
; -5.336 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.158     ; 5.226      ;
; -5.311 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.274      ; 5.739      ;
; -5.220 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.009     ; 5.269      ;
; -5.213 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.098     ; 5.079      ;
; -5.207 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.067     ; 5.109      ;
; -5.198 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.261      ; 5.376      ;
; -5.197 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.059     ; 5.129      ;
; -5.197 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.150     ; 5.088      ;
; -5.195 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.056     ; 5.104      ;
; -5.195 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.047     ; 5.147      ;
; -5.193 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.138     ; 4.984      ;
; -5.192 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.016     ; 5.228      ;
; -5.190 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.048     ; 5.132      ;
; -5.189 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.164      ; 5.412      ;
; -5.184 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.058     ; 5.078      ;
; -5.157 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.036     ; 5.281      ;
; -5.152 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.229      ; 5.515      ;
; -5.128 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.273      ; 5.555      ;
; -5.124 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.123     ; 5.025      ;
; -5.113 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.273      ; 5.454      ;
; -5.101 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.236      ; 5.497      ;
; -5.090 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.164      ; 5.396      ;
; -5.087 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.094     ; 4.957      ;
; -5.072 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.055      ; 5.124      ;
; -5.071 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.031     ; 5.055      ;
; -5.058 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.014     ; 5.052      ;
; -5.043 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.325      ; 5.375      ;
; -5.026 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.048     ; 4.977      ;
; -5.007 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.055      ; 5.053      ;
; -5.004 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.041     ; 4.962      ;
; -4.995 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.152      ; 5.205      ;
; -4.990 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.273      ; 5.247      ;
; -4.988 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.326      ; 5.317      ;
; -4.961 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.159     ; 4.819      ;
; -4.925 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.133     ; 4.821      ;
; -4.892 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.124     ; 4.910      ;
; -4.831 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.328      ; 5.320      ;
; -4.826 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.232      ; 5.126      ;
; -4.819 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.153      ; 5.043      ;
; -4.804 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.336      ; 5.150      ;
; -4.779 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.268      ; 5.201      ;
; -4.736 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.237      ; 5.042      ;
; -4.718 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.060      ; 4.927      ;
; -4.631 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.352      ; 5.143      ;
; -4.627 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.352     ; 3.798      ;
; -4.626 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.251      ; 5.032      ;
; -4.609 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.380     ; 3.752      ;
; -4.556 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.389     ; 3.190      ;
; -4.409 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.421     ; 3.511      ;
; -4.408 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.375     ; 3.556      ;
; -4.346 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.128     ; 4.272      ;
; -4.263 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.064     ; 4.171      ;
; -4.255 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.295     ; 3.467      ;
; -4.213 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.007      ; 4.273      ;
; -4.202 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.007      ; 4.267      ;
; -4.189 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.051     ; 4.107      ;
; -4.179 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.043     ; 4.127      ;
; -4.177 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.040     ; 4.102      ;
; -4.172 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.032     ; 4.130      ;
; -4.172 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.055     ; 4.083      ;
; -4.171 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.180      ; 4.410      ;
; -4.146 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.267     ; 3.386      ;
; -4.130 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.304     ; 2.833      ;
; -4.127 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.179      ; 4.374      ;
; -4.125 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.043     ; 4.066      ;
; -3.972 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.289      ; 4.245      ;
; -3.954 ; ALU_MD:inst7|inst7[2]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.103     ; 4.405      ;
; -3.920 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.183     ; 4.291      ;
; -3.908 ; ALU_MD:inst7|inst7[4]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.187     ; 4.275      ;
; -3.894 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.114     ; 4.334      ;
; -3.872 ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.119     ; 4.307      ;
; -3.871 ; ALU_MD:inst7|inst7[2]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.039     ; 4.304      ;
; -3.849 ; ALU_MD:inst7|inst8[5]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.163     ; 4.240      ;
; -3.844 ; ALU_MD:inst7|inst8[0]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.091     ; 4.307      ;
; -3.837 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.119     ; 4.190      ;
; -3.825 ; ALU_MD:inst7|inst7[4]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.123     ; 4.174      ;
; -3.823 ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.160     ; 4.217      ;
; -3.821 ; ALU_MD:inst7|inst7[2]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.032      ; 4.406      ;
; -3.819 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.149     ; 4.224      ;
; -3.811 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.289      ; 4.168      ;
; -3.811 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.050     ; 4.233      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -6.211 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -1.680     ; 5.540      ;
; -5.583 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.655     ; 4.437      ;
; -5.381 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.699     ; 4.191      ;
; -5.370 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.639     ; 4.240      ;
; -5.366 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.719     ; 4.156      ;
; -5.358 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.696     ; 4.171      ;
; -5.354 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.650     ; 4.213      ;
; -5.354 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.709     ; 4.154      ;
; -5.353 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.627     ; 4.235      ;
; -5.324 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.723     ; 4.110      ;
; -5.254 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.707     ; 4.056      ;
; -5.235 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.685     ; 4.059      ;
; -5.199 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.681     ; 4.027      ;
; -5.147 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.713     ; 3.943      ;
; -5.141 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.724     ; 3.926      ;
; -5.120 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.644     ; 3.985      ;
; -4.974 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.617     ; 3.866      ;
; -4.756 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.046     ; 5.719      ;
; -4.644 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.059     ; 5.594      ;
; -4.191 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.084     ; 4.616      ;
; -3.989 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.128     ; 4.370      ;
; -3.979 ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.081     ; 4.407      ;
; -3.974 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.148     ; 4.335      ;
; -3.966 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.125     ; 4.350      ;
; -3.962 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.079     ; 4.392      ;
; -3.962 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.138     ; 4.333      ;
; -3.961 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.056     ; 4.414      ;
; -3.948 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.068     ; 4.389      ;
; -3.945 ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.161     ; 4.293      ;
; -3.933 ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.165     ; 4.277      ;
; -3.927 ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.138     ; 4.298      ;
; -3.925 ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.097     ; 4.337      ;
; -3.919 ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.092     ; 4.336      ;
; -3.902 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.152     ; 4.259      ;
; -3.874 ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.141     ; 4.242      ;
; -3.869 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.459     ; 3.919      ;
; -3.869 ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.069     ; 4.309      ;
; -3.862 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.136     ; 4.235      ;
; -3.844 ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.127     ; 4.226      ;
; -3.842 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.114     ; 4.237      ;
; -3.833 ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.149     ; 4.193      ;
; -3.809 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.030     ; 2.288      ;
; -3.808 ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.123     ; 4.194      ;
; -3.777 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.110     ; 4.176      ;
; -3.755 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.142     ; 4.122      ;
; -3.749 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.153     ; 4.105      ;
; -3.739 ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.151     ; 4.097      ;
; -3.728 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.073     ; 4.164      ;
; -3.582 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.046     ; 4.045      ;
; -3.581 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.562     ; 3.528      ;
; -3.526 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.133     ; 1.902      ;
; -3.435 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.043     ; 4.401      ;
; -3.392 ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.166     ; 3.735      ;
; -3.388 ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.155     ; 3.742      ;
; -3.254 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.451     ; 3.312      ;
; -3.199 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.022     ; 1.686      ;
; -3.048 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.552     ; 3.005      ;
; -3.044 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.454     ; 3.099      ;
; -2.988 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.123     ; 1.374      ;
; -2.980 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.025     ; 1.464      ;
; -2.904 ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.086     ; 3.327      ;
; -2.872 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.472     ; 2.909      ;
; -2.820 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.474     ; 2.855      ;
; -2.789 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.045     ; 1.253      ;
; -2.733 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.464     ; 2.778      ;
; -2.704 ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.059     ; 3.154      ;
; -2.647 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.044     ; 3.612      ;
; -2.226 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 1.527      ; 4.762      ;
; -2.017 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 1.514      ; 4.540      ;
; -1.804 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.215     ; 2.098      ;
; -1.706 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.173     ; 2.042      ;
; -1.694 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.287     ; 1.916      ;
; -1.685 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.220     ; 1.974      ;
; -1.624 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.277     ; 1.856      ;
; -1.591 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.215     ; 1.885      ;
; -1.557 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.173     ; 1.893      ;
; -1.513 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.180     ; 1.842      ;
; -1.503 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.161     ; 1.851      ;
; -1.465 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.073     ; 1.901      ;
; -1.436 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.238      ; 3.183      ;
; -1.421 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.150      ; 3.080      ;
; -1.367 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.162     ; 1.714      ;
; -1.272 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.174     ; 1.607      ;
; -1.243 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.186     ; 1.566      ;
; -1.221 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.282     ; 1.448      ;
; -1.166 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.145     ; 1.530      ;
; -1.143 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.282     ; 1.370      ;
; -1.131 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.062     ; 2.078      ;
; -1.096 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.208     ; 1.397      ;
; -1.083 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.061     ; 1.531      ;
; -1.051 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.205     ; 1.355      ;
; -1.035 ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.193     ; 0.851      ;
; -1.027 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.081     ; 1.455      ;
; -1.018 ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.379      ; 2.406      ;
; -1.009 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.058     ; 1.460      ;
; -1.003 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.227     ; 1.285      ;
; -0.967 ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.378      ; 2.354      ;
; -0.958 ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.192     ; 0.775      ;
; -0.912 ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.193     ; 0.728      ;
; -0.868 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.099     ; 1.278      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -4.800 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.290     ; 5.497      ;
; -4.696 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.290     ; 5.393      ;
; -4.546 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.290     ; 5.243      ;
; -4.534 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.290     ; 5.231      ;
; -4.495 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.290     ; 5.192      ;
; -4.347 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.290     ; 5.044      ;
; -4.337 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.290     ; 5.034      ;
; -4.263 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.290     ; 4.960      ;
; -4.044 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.249     ; 4.282      ;
; -4.037 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.237     ; 4.287      ;
; -4.020 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.306     ; 4.201      ;
; -4.019 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.265     ; 4.241      ;
; -4.018 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.265     ; 4.240      ;
; -3.948 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.306     ; 4.129      ;
; -3.935 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.260     ; 4.162      ;
; -3.909 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.295     ; 4.101      ;
; -3.909 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.237     ; 4.159      ;
; -3.899 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.260     ; 4.126      ;
; -3.828 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.329     ; 3.986      ;
; -3.801 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.249     ; 4.039      ;
; -3.767 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.329     ; 3.925      ;
; -3.757 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.237     ; 4.007      ;
; -3.755 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.333     ; 3.909      ;
; -3.741 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.260     ; 3.968      ;
; -3.739 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.265     ; 3.961      ;
; -3.719 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.265     ; 3.941      ;
; -3.716 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.317     ; 3.886      ;
; -3.711 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.237     ; 3.961      ;
; -3.696 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.249     ; 3.934      ;
; -3.696 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.309     ; 3.874      ;
; -3.693 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.265     ; 3.915      ;
; -3.691 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.237     ; 3.941      ;
; -3.670 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.306     ; 3.851      ;
; -3.669 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.309     ; 3.847      ;
; -3.666 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.295     ; 3.858      ;
; -3.655 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.317     ; 3.825      ;
; -3.655 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.237     ; 3.905      ;
; -3.637 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.265     ; 3.859      ;
; -3.630 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.291     ; 3.826      ;
; -3.591 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.249     ; 3.829      ;
; -3.577 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.329     ; 3.735      ;
; -3.561 ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.319     ; 3.729      ;
; -3.561 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.295     ; 3.753      ;
; -3.557 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.306     ; 3.738      ;
; -3.551 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.265     ; 3.773      ;
; -3.545 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.309     ; 3.723      ;
; -3.539 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.306     ; 3.720      ;
; -3.538 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.260     ; 3.765      ;
; -3.516 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.317     ; 3.686      ;
; -3.509 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.237     ; 3.759      ;
; -3.507 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.306     ; 3.688      ;
; -3.505 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.334     ; 3.658      ;
; -3.495 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.265     ; 3.717      ;
; -3.481 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.249     ; 3.719      ;
; -3.469 ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.319     ; 3.637      ;
; -3.463 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.306     ; 3.644      ;
; -3.456 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.295     ; 3.648      ;
; -3.447 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.329     ; 3.605      ;
; -3.442 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.237     ; 3.692      ;
; -3.439 ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.323     ; 3.603      ;
; -3.435 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.333     ; 3.589      ;
; -3.433 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.249     ; 3.671      ;
; -3.425 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.260     ; 3.652      ;
; -3.419 ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.319     ; 3.587      ;
; -3.416 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.260     ; 3.643      ;
; -3.414 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.260     ; 3.641      ;
; -3.406 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.329     ; 3.564      ;
; -3.375 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.317     ; 3.545      ;
; -3.369 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.295     ; 3.561      ;
; -3.346 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.295     ; 3.538      ;
; -3.336 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.333     ; 3.490      ;
; -3.334 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.333     ; 3.488      ;
; -3.319 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.274     ; 4.032      ;
; -3.314 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.317     ; 3.484      ;
; -3.310 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.291     ; 3.506      ;
; -3.280 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.291     ; 3.476      ;
; -3.226 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.291     ; 3.422      ;
; -3.213 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.334     ; 3.366      ;
; -3.209 ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.323     ; 3.373      ;
; -3.193 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.274     ; 3.906      ;
; -3.147 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.640     ; 2.994      ;
; -3.085 ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.254     ; 3.318      ;
; -3.023 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.632     ; 2.878      ;
; -2.885 ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.227     ; 3.145      ;
; -2.868 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.274     ; 3.581      ;
; -2.701 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.274     ; 3.414      ;
; -2.698 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.640     ; 2.545      ;
; -2.693 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.640     ; 2.540      ;
; -2.686 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.274     ; 3.399      ;
; -2.632 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.640     ; 2.479      ;
; -2.590 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.640     ; 2.437      ;
; -2.581 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.640     ; 2.428      ;
; -2.575 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.274     ; 3.288      ;
; -2.574 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.632     ; 2.429      ;
; -2.554 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.632     ; 2.409      ;
; -2.534 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.274     ; 3.247      ;
; -2.508 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.632     ; 2.363      ;
; -2.466 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.632     ; 2.321      ;
; -2.458 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.640     ; 2.305      ;
; -2.457 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.632     ; 2.312      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; -1.668 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.577     ; 2.078      ;
; -1.604 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.578     ; 2.013      ;
; -1.592 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.579     ; 2.000      ;
; -1.575 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.579     ; 1.983      ;
; -1.526 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.577     ; 1.936      ;
; -1.487 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.576     ; 1.898      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.248 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 2.528      ; 3.358      ;
; 0.001  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.500        ; 2.528      ; 3.109      ;
; 0.069  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 2.528      ; 3.041      ;
; 0.074  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 2.528      ; 3.036      ;
; 0.140  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 2.528      ; 2.970      ;
; 0.176  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 2.528      ; 2.934      ;
; 0.286  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.500        ; 2.528      ; 2.824      ;
; 0.388  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 2.528      ; 2.722      ;
; 0.680  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 2.528      ; 2.930      ;
; 0.700  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 2.528      ; 2.910      ;
; 0.756  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 2.528      ; 2.854      ;
; 0.829  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 1.000        ; 2.528      ; 2.781      ;
; 0.879  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 2.528      ; 2.731      ;
; 0.885  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 1.000        ; 2.528      ; 2.725      ;
; 0.904  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 2.528      ; 2.706      ;
; 0.985  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 2.528      ; 2.625      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -1.186 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 2.470      ; 1.513      ;
; -1.175 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 2.470      ; 1.524      ;
; -0.492 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.470      ; 1.707      ;
; -0.486 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 2.470      ; 1.713      ;
; 0.039  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.834      ; 1.102      ;
; 0.098  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 0.834      ; 1.161      ;
; 0.163  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.577      ; 0.864      ;
; 0.539  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.576      ; 1.239      ;
; 0.571  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.276      ; 0.971      ;
; 0.574  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.276      ; 0.974      ;
; 0.623  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 0.834      ; 1.186      ;
; 0.632  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.276      ; 1.032      ;
; 0.685  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.834      ; 1.248      ;
; 0.707  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.276      ; 1.107      ;
; 0.744  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.276      ; 1.144      ;
; 0.752  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.276      ; 1.152      ;
; 0.875  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.276      ; 1.275      ;
; 0.890  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 1.666      ; 2.660      ;
; 0.917  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.276      ; 1.317      ;
; 0.924  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.176     ; 0.372      ;
; 0.927  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.180     ; 0.371      ;
; 0.935  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.168     ; 0.391      ;
; 0.938  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.179     ; 0.383      ;
; 0.940  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.180     ; 0.384      ;
; 0.948  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.169     ; 0.403      ;
; 1.010  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.252     ; 0.382      ;
; 1.017  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.306      ; 1.947      ;
; 1.054  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.277     ; 0.401      ;
; 1.095  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.391      ; 2.110      ;
; 1.131  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 1.680      ; 2.915      ;
; 1.147  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.579      ; 1.850      ;
; 1.175  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.579      ; 1.878      ;
; 1.305  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.577      ; 2.006      ;
; 1.327  ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.110      ; 1.061      ;
; 1.334  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.578      ; 2.036      ;
; 1.363  ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.105      ; 1.092      ;
; 1.407  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.060     ; 0.471      ;
; 1.421  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.057     ; 0.488      ;
; 1.421  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.057     ; 0.488      ;
; 1.459  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.144      ; 1.227      ;
; 1.491  ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.000      ; 1.115      ;
; 1.504  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.122      ; 1.250      ;
; 1.529  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.002      ; 1.155      ;
; 1.531  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.017      ; 1.172      ;
; 1.535  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.141      ; 1.300      ;
; 1.566  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.059     ; 0.631      ;
; 1.592  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.119      ; 1.335      ;
; 1.594  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.058     ; 0.660      ;
; 1.597  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.145      ; 1.366      ;
; 1.603  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.061      ; 1.288      ;
; 1.608  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.069     ; 1.163      ;
; 1.656  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.059     ; 0.721      ;
; 1.659  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.069     ; 1.214      ;
; 1.668  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.022      ; 1.314      ;
; 1.712  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.033      ; 1.369      ;
; 1.779  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.030      ; 1.913      ;
; 1.790  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.045      ; 1.459      ;
; 1.861  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.130      ; 1.615      ;
; 1.885  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.045      ; 1.554      ;
; 1.905  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.027      ; 1.556      ;
; 1.955  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.034      ; 1.613      ;
; 1.992  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.065     ; 1.551      ;
; 1.994  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.005     ; 1.613      ;
; 2.049  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.034      ; 1.707      ;
; 2.055  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.010     ; 1.669      ;
; 2.079  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.074     ; 1.629      ;
; 2.081  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.084      ; 1.789      ;
; 2.153  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.005     ; 1.772      ;
; 2.195  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.044      ; 1.863      ;
; 2.201  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.044      ; 2.349      ;
; 2.236  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.124      ; 1.984      ;
; 2.251  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.159      ; 2.034      ;
; 2.251  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.080      ; 1.955      ;
; 2.278  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.133      ; 2.035      ;
; 2.316  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.243     ; 1.697      ;
; 2.406  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.047      ; 2.077      ;
; 2.413  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.251     ; 1.786      ;
; 2.428  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.048      ; 2.580      ;
; 2.447  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.042      ; 2.113      ;
; 2.466  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.113      ; 2.203      ;
; 2.530  ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.070      ; 2.224      ;
; 2.561  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.057      ; 2.242      ;
; 2.580  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.053      ; 2.257      ;
; 2.606  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.136      ; 2.366      ;
; 2.642  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.109      ; 2.375      ;
; 2.658  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.098      ; 2.380      ;
; 2.665  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.032      ; 2.801      ;
; 2.677  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.084      ; 2.385      ;
; 2.677  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.138      ; 2.439      ;
; 2.690  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.066      ; 2.380      ;
; 2.690  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.094      ; 2.408      ;
; 2.712  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.059      ; 2.395      ;
; 2.750  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.067      ; 2.441      ;
; 2.769  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.127      ; 2.520      ;
; 2.796  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.058      ; 2.478      ;
; 2.812  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.056      ; 2.492      ;
; 2.838  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.080      ; 2.542      ;
; 2.865  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.123      ; 2.612      ;
; 2.902  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.073      ; 2.599      ;
; 2.948  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.046      ; 3.098      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                       ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.329 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 2.634      ; 2.524      ;
; -0.262 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 2.634      ; 2.591      ;
; -0.233 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.000        ; 2.634      ; 2.620      ;
; -0.227 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 2.634      ; 2.626      ;
; -0.190 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.000        ; 2.634      ; 2.663      ;
; -0.120 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 2.634      ; 2.733      ;
; -0.067 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 2.634      ; 2.786      ;
; -0.036 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 2.634      ; 2.817      ;
; 0.260  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 2.634      ; 2.613      ;
; 0.358  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; -0.500       ; 2.634      ; 2.711      ;
; 0.462  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 2.634      ; 2.815      ;
; 0.497  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 2.634      ; 2.850      ;
; 0.566  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 2.634      ; 2.919      ;
; 0.570  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 2.634      ; 2.923      ;
; 0.636  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; -0.500       ; 2.634      ; 2.989      ;
; 0.875  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 2.634      ; 3.228      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.305 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.426      ;
; 0.310 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.430      ;
; 0.317 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.439      ;
; 0.454 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.574      ;
; 0.459 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.579      ;
; 0.464 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.588      ;
; 0.477 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.600      ;
; 0.480 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.600      ;
; 0.517 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.640      ;
; 0.522 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.642      ;
; 0.525 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.645      ;
; 0.530 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.650      ;
; 0.533 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.653      ;
; 0.543 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.663      ;
; 0.543 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.663      ;
; 0.546 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.666      ;
; 0.583 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.703      ;
; 0.588 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.708      ;
; 0.591 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.711      ;
; 0.596 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.716      ;
; 0.599 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.719      ;
; 0.609 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.729      ;
; 0.654 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.774      ;
; 0.662 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.036      ; 0.782      ;
; 0.852 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.491      ; 2.447      ;
; 1.013 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.491      ; 2.608      ;
; 1.013 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.491      ; 2.608      ;
; 1.013 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.491      ; 2.608      ;
; 1.013 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.491      ; 2.608      ;
; 1.013 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.491      ; 2.608      ;
; 1.013 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.491      ; 2.608      ;
; 1.013 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.491      ; 2.608      ;
; 1.205 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.216      ; 2.025      ;
; 1.277 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.131      ; 2.012      ;
; 1.331 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.216      ; 2.151      ;
; 1.337 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.131      ; 2.072      ;
; 1.353 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.131      ; 2.088      ;
; 1.415 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.216      ; 2.235      ;
; 1.437 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.131      ; 2.172      ;
; 1.468 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.216      ; 2.288      ;
; 1.489 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.070     ; 1.023      ;
; 1.506 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.216      ; 2.326      ;
; 1.525 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.131      ; 2.260      ;
; 1.529 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.131      ; 2.264      ;
; 1.532 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.065     ; 1.071      ;
; 1.532 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.216      ; 2.352      ;
; 1.538 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.131      ; 2.273      ;
; 1.560 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.216      ; 2.380      ;
; 1.570 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.175     ; 0.999      ;
; 1.585 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.114     ; 1.075      ;
; 1.610 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.158     ; 1.056      ;
; 1.650 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.153     ; 1.101      ;
; 1.661 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.034     ; 1.231      ;
; 1.695 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.130     ; 1.169      ;
; 1.727 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.216      ; 2.547      ;
; 1.738 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.244     ; 1.098      ;
; 1.740 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.131      ; 2.475      ;
; 1.766 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.045     ; 1.325      ;
; 1.777 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.130     ; 1.251      ;
; 1.779 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.031     ; 1.352      ;
; 1.797 ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.056     ; 1.345      ;
; 1.802 ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.030     ; 1.376      ;
; 1.824 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.053     ; 1.375      ;
; 1.849 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.173     ; 1.280      ;
; 1.899 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.180     ; 1.323      ;
; 1.941 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.141     ; 1.404      ;
; 1.974 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.240     ; 1.338      ;
; 2.045 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.180     ; 1.469      ;
; 2.099 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.244     ; 1.459      ;
; 2.160 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.141     ; 1.623      ;
; 2.181 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.185     ; 1.600      ;
; 2.203 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.142     ; 1.665      ;
; 2.284 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.249     ; 1.639      ;
; 2.396 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.148     ; 1.852      ;
; 2.401 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.091     ; 1.914      ;
; 2.472 ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.122     ; 1.954      ;
; 2.512 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.105     ; 2.011      ;
; 2.515 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.131     ; 1.988      ;
; 2.538 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.418     ; 1.724      ;
; 2.538 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.133     ; 2.009      ;
; 2.571 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.062     ; 2.113      ;
; 2.623 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.109     ; 2.118      ;
; 2.636 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.418     ; 1.822      ;
; 2.652 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.418     ; 1.838      ;
; 2.652 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.133     ; 2.123      ;
; 2.676 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; -0.080     ; 2.700      ;
; 2.677 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.426     ; 1.855      ;
; 2.685 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.039     ; 2.250      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst1'                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.376 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.743      ; 0.639      ;
; 0.389 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.743      ; 2.132      ;
; 0.400 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.733      ; 2.133      ;
; 0.420 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.828      ; 2.248      ;
; 0.429 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.761      ; 2.190      ;
; 0.462 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.753      ; 2.215      ;
; 0.478 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.818      ; 2.296      ;
; 0.497 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.694      ; 2.191      ;
; 0.506 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.725      ; 2.231      ;
; 0.507 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.846      ; 2.353      ;
; 0.511 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.791      ; 2.302      ;
; 0.519 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.640      ; 2.159      ;
; 0.538 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.668      ; 2.206      ;
; 0.545 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.790      ; 2.335      ;
; 0.548 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.875      ; 2.423      ;
; 0.548 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.594      ; 1.142      ;
; 0.550 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.469      ; 2.019      ;
; 0.574 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.849      ; 2.423      ;
; 0.575 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.779      ; 2.354      ;
; 0.578 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.363      ; 1.941      ;
; 0.587 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.706      ; 2.293      ;
; 0.591 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.461      ; 1.052      ;
; 0.593 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.787      ; 2.380      ;
; 0.596 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.764      ; 2.360      ;
; 0.606 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.655      ; 2.261      ;
; 0.606 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.702      ; 2.308      ;
; 0.610 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.428      ; 2.038      ;
; 0.615 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.512      ; 1.127      ;
; 0.620 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.321      ; 1.941      ;
; 0.626 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.384      ; 2.010      ;
; 0.628 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.485      ; 2.113      ;
; 0.629 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.655      ; 0.804      ;
; 0.633 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.560      ; 2.193      ;
; 0.637 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.740      ; 2.377      ;
; 0.638 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.717      ; 2.355      ;
; 0.640 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.570      ; 2.210      ;
; 0.640 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.289      ; 0.929      ;
; 0.642 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.406      ; 2.048      ;
; 0.648 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.565      ; 2.213      ;
; 0.656 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.448      ; 2.104      ;
; 0.665 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.469      ; 1.134      ;
; 0.668 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.667      ; 2.335      ;
; 0.668 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.386      ; 1.054      ;
; 0.670 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.632      ; 2.302      ;
; 0.670 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.480      ; 2.150      ;
; 0.675 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.421      ; 2.096      ;
; 0.678 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.582      ; 2.260      ;
; 0.686 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.343      ; 2.029      ;
; 0.686 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.597      ; 1.283      ;
; 0.695 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.720      ; 2.415      ;
; 0.698 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.406      ; 2.104      ;
; 0.698 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.676      ; 0.894      ;
; 0.700 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.158      ; 0.858      ;
; 0.701 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.665      ; 2.366      ;
; 0.702 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.510      ; 2.212      ;
; 0.704 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.635      ; 2.339      ;
; 0.705 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.463      ; 2.168      ;
; 0.709 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.475      ; 2.184      ;
; 0.709 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.146      ; 0.855      ;
; 0.714 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.580      ; 2.294      ;
; 0.717 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.444      ; 2.161      ;
; 0.718 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.706      ; 2.424      ;
; 0.718 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.378      ; 2.096      ;
; 0.720 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.491      ; 2.211      ;
; 0.724 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.425      ; 2.149      ;
; 0.726 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.488      ; 2.214      ;
; 0.726 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.432      ; 2.158      ;
; 0.731 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.507      ; 1.238      ;
; 0.733 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.791      ; 2.524      ;
; 0.745 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.565      ; 2.310      ;
; 0.746 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.706      ; 2.452      ;
; 0.748 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.793      ; 2.541      ;
; 0.748 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.284      ; 2.032      ;
; 0.748 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.403      ; 2.151      ;
; 0.749 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.359      ; 2.108      ;
; 0.751 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.336      ; 2.087      ;
; 0.753 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.410      ; 2.163      ;
; 0.758 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.347      ; 2.105      ;
; 0.758 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.480      ; 2.238      ;
; 0.763 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.497      ; 1.260      ;
; 0.766 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.791      ; 2.557      ;
; 0.766 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.325      ; 2.091      ;
; 0.767 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.369      ; 2.136      ;
; 0.767 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.088      ; 0.855      ;
; 0.771 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.676      ; 0.967      ;
; 0.772 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.257      ; 2.029      ;
; 0.780 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.708      ; 2.488      ;
; 0.782 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.217      ; 0.999      ;
; 0.788 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.388      ; 1.176      ;
; 0.792 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.256      ; 2.048      ;
; 0.792 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.342      ; 2.134      ;
; 0.792 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.061      ; 0.853      ;
; 0.793 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.638      ; 0.951      ;
; 0.799 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.503      ; 2.302      ;
; 0.805 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.380      ; 2.185      ;
; 0.805 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.674      ; 2.479      ;
; 0.811 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.364      ; 2.175      ;
; 0.812 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.601      ; 1.413      ;
; 0.813 ; ALU_MD:inst7|inst7[7]                                                                                   ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.603      ; 1.416      ;
; 0.813 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.458      ; 1.271      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; 1.983 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.377     ; 1.710      ;
; 1.989 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.378     ; 1.715      ;
; 2.061 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.380     ; 1.785      ;
; 2.071 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.380     ; 1.795      ;
; 2.083 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.379     ; 1.808      ;
; 2.142 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.378     ; 1.868      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'STEP:inst1|inst2'                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -5.196 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; -0.577     ; 5.606      ;
; -4.568 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.552     ; 4.503      ;
; -4.391 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.536     ; 4.342      ;
; -4.366 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.596     ; 4.257      ;
; -4.357 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.616     ; 4.228      ;
; -4.345 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.620     ; 4.212      ;
; -4.343 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.593     ; 4.237      ;
; -4.339 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.547     ; 4.279      ;
; -4.339 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.606     ; 4.220      ;
; -4.338 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.524     ; 4.301      ;
; -4.256 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.582     ; 4.161      ;
; -4.245 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.604     ; 4.128      ;
; -4.220 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.578     ; 4.129      ;
; -4.132 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.610     ; 4.009      ;
; -4.129 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.621     ; 3.995      ;
; -4.105 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.541     ; 4.051      ;
; -3.959 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.514     ; 3.932      ;
; -3.342 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.928     ; 2.901      ;
; -3.203 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.030     ; 2.660      ;
; -2.876 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.919     ; 2.444      ;
; -2.799 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.924     ; 2.362      ;
; -2.595 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.944     ; 2.138      ;
; -2.521 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.021     ; 1.987      ;
; -1.765 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.059      ; 3.811      ;
; -1.699 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.058      ; 3.744      ;
; -1.690 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.057      ; 3.734      ;
; -1.677 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.057      ; 3.721      ;
; -1.632 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.059      ; 3.678      ;
; 0.263  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 1.891      ; 2.220      ;
; 0.276  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 1.891      ; 2.207      ;
; 0.354  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 1.891      ; 2.129      ;
; 0.363  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 1.893      ; 2.122      ;
; 0.367  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 1.891      ; 2.116      ;
; 0.385  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 1.893      ; 2.100      ;
; 0.409  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 1.892      ; 2.075      ;
; 0.427  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 1.892      ; 2.057      ;
; 0.818  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 1.893      ; 1.667      ;
; 0.824  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 1.893      ; 1.661      ;
; 0.911  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 1.891      ; 2.072      ;
; 0.912  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 1.891      ; 2.071      ;
; 0.993  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 1.891      ; 1.990      ;
; 0.994  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 1.891      ; 1.989      ;
; 1.054  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 1.893      ; 1.931      ;
; 1.076  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 1.893      ; 1.909      ;
; 1.082  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 1.892      ; 1.902      ;
; 1.102  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 1.892      ; 1.882      ;
; 1.450  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 1.893      ; 1.535      ;
; 1.462  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 1.893      ; 1.523      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -0.729 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 1.983      ; 1.463      ;
; -0.698 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 1.983      ; 1.474      ;
; -0.378 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 1.982      ; 1.813      ;
; -0.377 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 1.982      ; 1.794      ;
; -0.354 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 1.983      ; 1.818      ;
; -0.353 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 1.983      ; 1.839      ;
; -0.275 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 1.981      ; 1.895      ;
; -0.273 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 1.981      ; 1.897      ;
; -0.236 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 1.981      ; 1.954      ;
; -0.234 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 1.981      ; 1.956      ;
; -0.102 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.983      ; 1.590      ;
; -0.096 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 1.983      ; 1.596      ;
; 0.251  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 1.982      ; 1.942      ;
; 0.269  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.982      ; 1.960      ;
; 0.297  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 1.983      ; 1.989      ;
; 0.307  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 1.981      ; 1.997      ;
; 0.319  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.983      ; 2.011      ;
; 0.325  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 1.981      ; 2.015      ;
; 0.369  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.981      ; 2.059      ;
; 0.387  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.981      ; 2.077      ;
; 1.568  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.193      ; 2.865      ;
; 1.709  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.193      ; 3.006      ;
; 1.892  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.192      ; 3.188      ;
; 1.897  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.191      ; 3.192      ;
; 1.914  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.191      ; 3.209      ;
; 2.699  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.354     ; 1.949      ;
; 2.704  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.328     ; 1.980      ;
; 2.916  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.814     ; 1.706      ;
; 3.003  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.740     ; 1.867      ;
; 3.082  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.349     ; 2.337      ;
; 3.092  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.389     ; 2.307      ;
; 3.097  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.393     ; 2.308      ;
; 3.100  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.403     ; 2.301      ;
; 3.152  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.721     ; 2.035      ;
; 3.159  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.360     ; 2.403      ;
; 3.204  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.420     ; 2.388      ;
; 3.206  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.429     ; 2.381      ;
; 3.228  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.716     ; 2.116      ;
; 3.269  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.431     ; 2.442      ;
; 3.291  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.407     ; 2.488      ;
; 3.291  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.364     ; 2.531      ;
; 3.292  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.414     ; 2.482      ;
; 3.312  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; -0.378     ; 3.038      ;
; 3.411  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.416     ; 2.599      ;
; 3.417  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.426     ; 2.595      ;
; 3.491  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.823     ; 2.272      ;
; 3.498  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.337     ; 2.765      ;
; 3.621  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.725     ; 2.500      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -0.204 ; -0.020       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst1|clk              ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst2|clk              ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst3|clk              ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst6|clk              ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst|clk               ;
; -0.014 ; -0.014       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; -0.014 ; -0.014       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|datad            ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.797  ; 1.013        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.797  ; 1.013        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.797  ; 1.013        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.797  ; 1.013        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.797  ; 1.013        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.998  ; 0.998        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 1.002  ; 1.002        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 1.009  ; 1.009        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 1.009  ; 1.009        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 1.019  ; 1.019        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 1.019  ; 1.019        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 1.019  ; 1.019        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 1.019  ; 1.019        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 1.019  ; 1.019        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst|clk               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.401  ; 0.617        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.401  ; 0.617        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.401  ; 0.617        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.401  ; 0.617        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.401  ; 0.617        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.401  ; 0.617        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.401  ; 0.617        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.401  ; 0.617        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|dataa                                                                                       ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|dataa                                                                                       ;
; 0.613  ; 0.613        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.613  ; 0.613        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2|clk                  ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3~_emulated|clk        ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.624  ; 0.624        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.624  ; 0.624        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3~_emulated|clk        ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.632  ; 0.632        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2|clk                  ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.218  ; 0.448        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.305  ; 0.305        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.305  ; 0.305        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.313  ; 0.313        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.313  ; 0.313        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.320  ; 0.550        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.469  ; 0.699        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.470  ; 0.700        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.471  ; 0.701        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.471  ; 0.701        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.679  ; 0.679        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.679  ; 0.679        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.686  ; 0.686        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.687  ; 0.687        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'                                                                                        ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; 0.234 ; 0.234        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ;
; 0.237 ; 0.237        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ;
; 0.237 ; 0.237        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[7]|datac                        ;
; 0.238 ; 0.238        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ;
; 0.240 ; 0.240        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[3]|datad                        ;
; 0.240 ; 0.240        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[4]|datac                        ;
; 0.241 ; 0.241        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[0]|datac                        ;
; 0.241 ; 0.241        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[1]|datad                        ;
; 0.241 ; 0.241        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[5]|datad                        ;
; 0.241 ; 0.241        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[6]|datad                        ;
; 0.244 ; 0.244        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[2]|datad                        ;
; 0.245 ; 0.245        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ;
; 0.246 ; 0.246        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ;
; 0.246 ; 0.246        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ;
; 0.246 ; 0.246        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ;
; 0.247 ; 0.247        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ;
; 0.247 ; 0.247        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ;
; 0.249 ; 0.249        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[4]|datac                        ;
; 0.250 ; 0.250        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[5]|datac                        ;
; 0.252 ; 0.252        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[4]|dataa                        ;
; 0.257 ; 0.257        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ;
; 0.257 ; 0.257        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[2]|datad                        ;
; 0.257 ; 0.257        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[3]|datad                        ;
; 0.257 ; 0.257        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[6]|datad                        ;
; 0.257 ; 0.257        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[7]|datad                        ;
; 0.258 ; 0.258        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ;
; 0.260 ; 0.260        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[1]|datac                        ;
; 0.262 ; 0.262        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ;
; 0.262 ; 0.262        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ;
; 0.262 ; 0.262        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ;
; 0.262 ; 0.262        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ;
; 0.262 ; 0.262        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[0]|datad                        ;
; 0.262 ; 0.262        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[3]|datad                        ;
; 0.262 ; 0.262        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[5]|datad                        ;
; 0.262 ; 0.262        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[6]|datad                        ;
; 0.264 ; 0.264        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[7]|datad                        ;
; 0.265 ; 0.265        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[2]|datad                        ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ;
; 0.269 ; 0.269        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ;
; 0.270 ; 0.270        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ;
; 0.270 ; 0.270        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst9~clkctrl|inclk[0]                             ;
; 0.270 ; 0.270        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst9~clkctrl|outclk                               ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[0]|dataa                               ;
; 0.283 ; 0.283        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ;
; 0.283 ; 0.283        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|inclk[0]                             ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|outclk                               ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[2]|datac                               ;
; 0.286 ; 0.286        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[6]|datac                               ;
; 0.286 ; 0.286        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[7]|datac                               ;
; 0.289 ; 0.289        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ;
; 0.292 ; 0.292        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[1]|datac                               ;
; 0.292 ; 0.292        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[0]|datab                               ;
; 0.293 ; 0.293        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ;
; 0.293 ; 0.293        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ;
; 0.293 ; 0.293        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst6~clkctrl|inclk[0]                             ;
; 0.293 ; 0.293        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst6~clkctrl|outclk                               ;
; 0.294 ; 0.294        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ;
; 0.294 ; 0.294        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ;
; 0.296 ; 0.296        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[4]|datad                               ;
; 0.296 ; 0.296        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[5]|datad                               ;
; 0.296 ; 0.296        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[1]|datac                               ;
; 0.296 ; 0.296        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[5]|datac                               ;
; 0.297 ; 0.297        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[3]|datad                               ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[2]|datac                               ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[6]|datac                               ;
; 0.298 ; 0.298        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ;
; 0.299 ; 0.299        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ;
; 0.300 ; 0.300        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[2]|datac                                ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ;
; 0.301 ; 0.301        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[1]|datac                                ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ;
; 0.302 ; 0.302        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[7]|datac                                ;
; 0.303 ; 0.303        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[3]|datad                               ;
; 0.303 ; 0.303        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[4]|datad                               ;
; 0.303 ; 0.303        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[7]|datad                               ;
; 0.303 ; 0.303        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[0]|datac                                ;
; 0.304 ; 0.304        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[5]|datad                                ;
; 0.304 ; 0.304        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[6]|datad                                ;
; 0.305 ; 0.305        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[4]|datad                                ;
; 0.306 ; 0.306        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[3]|datad                                ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ;
; 0.309 ; 0.309        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ;
; 0.309 ; 0.309        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ;
; 0.310 ; 0.310        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ;
; 0.311 ; 0.311        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[4]                                    ;
; 0.316 ; 0.316        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[3]                                    ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 2.422 ; 3.314 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 1.665 ; 2.520 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 1.761 ; 2.649 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 1.366 ; 2.203 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 2.117 ; 3.047 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 1.948 ; 2.848 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 2.356 ; 3.277 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 2.422 ; 3.314 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 1.893 ; 2.771 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 2.737 ; 3.454 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 2.845 ; 3.689 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 3.213 ; 3.927 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 3.117 ; 3.924 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 2.957 ; 3.752 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 3.117 ; 3.924 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 1.891 ; 2.715 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 2.471 ; 3.381 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 2.578 ; 3.475 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 2.844 ; 3.752 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 2.650 ; 3.518 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 2.264 ; 3.131 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 2.298 ; 3.153 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 1.734 ; 2.548 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 1.730 ; 2.554 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 1.864 ; 2.716 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 2.236 ; 3.140 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 2.269 ; 3.153 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 2.244 ; 3.099 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 2.298 ; 3.135 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 2.094 ; 2.952 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -0.982 ; -1.787 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -1.298 ; -2.119 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -1.412 ; -2.264 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -0.982 ; -1.787 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -1.738 ; -2.642 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -1.575 ; -2.450 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -1.959 ; -2.843 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -1.988 ; -2.850 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -1.507 ; -2.347 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -0.982 ; -1.649 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -2.293 ; -3.269 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -2.551 ; -3.299 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -0.702 ; -1.501 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -1.100 ; -1.934 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -1.131 ; -1.955 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -0.702 ; -1.501 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -1.446 ; -2.313 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -1.408 ; -2.291 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -1.264 ; -2.088 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -1.410 ; -2.217 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -1.208 ; -2.033 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -1.377 ; -2.157 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -1.377 ; -2.157 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -1.394 ; -2.185 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -1.473 ; -2.292 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -1.864 ; -2.744 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -1.895 ; -2.755 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -1.864 ; -2.686 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -1.880 ; -2.690 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -1.712 ; -2.533 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 9.759  ; 10.078 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 8.737  ; 8.950  ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 9.759  ; 10.078 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 8.914  ; 9.147  ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 9.616  ; 10.033 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 9.015  ; 9.221  ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 9.637  ; 9.974  ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 9.223  ; 9.545  ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 9.547  ; 9.839  ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 6.572  ; 6.717  ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 11.282 ; 11.758 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 10.159 ; 10.544 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 9.782  ; 10.080 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 10.329 ; 10.646 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 10.956 ; 11.417 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 9.201  ; 9.411  ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 11.282 ; 11.758 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 9.826  ; 10.073 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 9.914  ; 10.266 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 5.187  ; 5.494  ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 10.293 ; 10.584 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 10.105 ; 9.860  ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 5.305  ; 5.347  ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 6.079  ; 6.351  ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 4.970  ; 5.197  ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 5.691  ; 5.815  ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 5.052  ; 5.141  ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 5.873  ; 5.999  ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 6.633  ; 6.921  ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 5.451  ; 5.522  ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 5.168  ; 5.178  ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 5.060  ; 5.179  ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 7.524  ; 7.919  ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 7.524  ; 7.919  ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 7.215  ; 7.565  ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 6.846  ; 7.176  ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 6.603  ; 6.850  ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 7.023  ; 7.311  ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 7.440  ; 7.739  ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 4.347  ; 4.483  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 4.365  ; 4.526  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 4.311  ; 4.469  ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 6.331  ; 6.542  ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 7.173  ; 7.425  ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 5.857  ; 5.993  ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 4.536  ; 4.704  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 4.419  ; 4.558  ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 4.428  ; 4.597  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 4.399  ; 4.571  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 5.527  ; 5.919  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 6.205  ; 6.339  ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 6.402  ; 6.588  ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 5.657  ; 5.795  ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 5.719  ; 5.823  ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 5.886  ; 6.017  ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 5.732  ; 5.839  ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 5.850  ; 5.978  ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 6.710  ; 6.807  ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 7.252  ; 7.438  ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 6.986  ; 7.164  ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 7.284  ; 7.184  ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 7.353  ; 7.709  ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 6.706  ; 6.939  ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 6.983  ; 7.202  ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 7.191  ; 7.443  ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 6.306  ; 6.479  ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 6.337  ; 6.523  ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 6.090  ; 6.262  ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 6.554  ; 6.764  ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 7.353  ; 7.709  ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 5.934  ; 6.024  ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 6.894  ; 6.923  ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 7.000  ; 6.865  ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 7.773  ; 8.088  ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 10.186 ; 9.986  ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 5.963  ; 5.783  ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 6.254  ; 6.027  ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 5.757  ; 5.621  ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 5.682  ; 5.582  ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 10.186 ; 9.986  ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 6.911  ; 7.050  ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 5.574  ; 5.293  ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 2.658  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 10.176 ; 10.411 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 5.811  ; 5.969  ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 5.676  ; 5.800  ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 5.658  ; 5.764  ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 5.959  ; 6.124  ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 10.176 ; 10.411 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 2.893  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 3.374  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 3.110  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 3.298  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 3.101  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 3.062  ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;        ; 3.374  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 2.433  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 3.564  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 3.138  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 2.947  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 3.138  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 3.439  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 3.564  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 8.456  ; 8.789  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 7.487  ; 7.738  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 8.456  ; 8.789  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 7.745  ; 7.988  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 8.345  ; 8.777  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 7.727  ; 7.898  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 8.433  ; 8.780  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 8.136  ; 8.405  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 8.369  ; 8.661  ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 6.639  ; 6.876  ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 5.106  ; 5.263  ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 5.134  ; 5.275  ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 5.279  ; 5.465  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 6.639  ; 6.876  ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 5.299  ; 5.466  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 5.672  ; 5.924  ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 4.746  ; 4.850  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 4.909  ; 5.023  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 10.078 ; 10.564 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 8.909  ; 9.332  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 8.479  ; 8.791  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 9.160  ; 9.487  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 9.685  ; 10.161 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 7.913  ; 8.088  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 10.078 ; 10.564 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 8.580  ; 8.793  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 8.736  ; 9.088  ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 6.037  ; 6.252  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 5.104  ; 5.257  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 4.823  ; 4.925  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 5.281  ; 5.458  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 5.045  ; 5.180  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 5.229  ; 5.368  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 5.378  ; 5.557  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 5.886  ; 6.128  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 6.037  ; 6.252  ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 5.418  ; 5.583  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 4.793  ; 4.942  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 4.690  ; 4.827  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 5.418  ; 5.583  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 4.792  ; 4.932  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 4.789  ; 4.910  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 4.645  ; 4.748  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 4.690  ; 4.812  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 4.687  ; 4.810  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 4.885  ; 5.057  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 4.505  ; 4.643  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 4.885  ; 5.055  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 4.768  ; 4.887  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 4.824  ; 4.944  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 4.838  ; 5.008  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 4.879  ; 5.055  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 4.507  ; 4.614  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 4.862  ; 5.057  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 9.165  ; 9.443  ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 8.977  ; 8.719  ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 5.678  ; 5.890  ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 3.658  ; 3.805  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 3.919  ; 4.181  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 5.368  ; 5.570  ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 5.575  ; 5.774  ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 5.465  ; 5.663  ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 5.678  ; 5.890  ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 5.184  ; 5.326  ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 5.327  ; 5.505  ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 4.449  ; 4.582  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 5.154  ; 5.548  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 4.943  ; 5.263  ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 5.782  ; 5.995  ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 5.200  ; 5.371  ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 5.782  ; 5.995  ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 5.077  ; 5.251  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 5.116  ; 5.293  ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 5.579  ; 5.809  ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 4.769  ; 4.896  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 5.562  ; 5.809  ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 4.598  ; 4.695  ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 5.759  ; 5.886  ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 5.582  ; 5.815  ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 5.516  ; 5.815  ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 5.274  ; 5.486  ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 4.612  ; 4.703  ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 5.278  ; 5.483  ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 4.504  ; 4.609  ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 5.537  ; 5.789  ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 5.582  ; 5.786  ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 4.806  ; 4.943  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 5.468  ; 5.663  ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 5.673  ; 5.875  ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 4.992  ; 5.153  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 5.314  ; 5.524  ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 4.791  ; 4.920  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 4.857  ; 5.018  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 5.630  ; 5.834  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 5.420  ; 5.671  ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 5.673  ; 5.875  ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 4.580  ; 4.725  ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 5.773  ; 5.631  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 9.058  ; 8.845  ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 7.106  ; 6.926  ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 7.192  ; 6.803  ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 6.175  ; 5.933  ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 6.291  ; 6.047  ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 9.058  ; 8.845  ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 2.615  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 9.035  ; 9.283  ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 6.954  ; 7.112  ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 6.452  ; 6.738  ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 5.970  ; 6.182  ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 6.424  ; 6.733  ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 9.035  ; 9.283  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 3.386  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 3.090  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 3.276  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 3.019  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 2.980  ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;        ; 3.386  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 2.479  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 5.008  ; 5.235  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 4.642  ; 4.761  ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 4.501  ; 4.624  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 4.544  ; 4.650  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 4.843  ; 5.009  ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 4.396  ; 4.551  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 5.008  ; 5.235  ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 3.672  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 3.337  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 3.604  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 3.213  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 3.138  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 3.672  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 2.695  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 3.897  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 3.343  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 3.150  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 3.220  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 3.580  ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;        ; 3.897  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 6.912  ; 7.312  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 6.465  ; 6.901  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 6.044  ; 6.405  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 6.565  ; 6.931  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 6.862  ; 7.253  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 5.519  ; 5.777  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 6.912  ; 7.312  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 5.545  ; 5.765  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 6.023  ; 6.391  ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 6.103  ; 6.419  ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 5.138  ; 5.361  ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 4.613  ; 4.786  ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 5.502  ; 5.744  ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 5.407  ; 5.639  ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 5.262  ; 5.507  ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 6.103  ; 6.419  ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 5.222  ; 5.425  ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 4.824  ; 5.025  ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 3.264  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 3.587  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 6.769 ; 6.942 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 6.769 ; 6.968 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 7.471 ; 7.881 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 6.816 ; 7.038 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 7.307 ; 7.590 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 6.885 ; 6.942 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 7.369 ; 7.700 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 6.922 ; 7.194 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 6.811 ; 7.003 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 6.258 ; 6.287 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 5.746 ; 5.975 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 6.271 ; 6.612 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 5.746 ; 6.035 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 6.611 ; 6.960 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.928 ; 7.375 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 5.752 ; 5.975 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 6.690 ; 7.079 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 6.463 ; 6.794 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 5.980 ; 6.317 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 4.970 ; 5.123 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 8.194 ; 8.472 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 7.319 ; 7.141 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 4.877 ; 5.085 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 5.710 ; 5.864 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 4.698 ; 4.767 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 5.254 ; 5.524 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 4.659 ; 4.876 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 5.406 ; 5.700 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 6.135 ; 6.589 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 5.023 ; 5.266 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 4.756 ; 4.944 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 4.639 ; 4.823 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 4.142 ; 4.295 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 7.227 ; 7.608 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 6.931 ; 7.267 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 6.576 ; 6.894 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 6.344 ; 6.582 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 6.747 ; 7.025 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 7.182 ; 7.471 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 4.176 ; 4.306 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 4.194 ; 4.350 ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 4.142 ; 4.295 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 6.082 ; 6.285 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 6.926 ; 7.170 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 5.627 ; 5.759 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 4.358 ; 4.520 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 4.247 ; 4.382 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 4.252 ; 4.415 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 4.226 ; 4.393 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 5.310 ; 5.688 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 5.959 ; 6.088 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 6.147 ; 6.327 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 5.435 ; 5.568 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 5.494 ; 5.596 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 5.654 ; 5.781 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 5.507 ; 5.611 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 5.620 ; 5.744 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 6.263 ; 6.430 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 6.766 ; 6.953 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 6.509 ; 6.688 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 6.695 ; 6.626 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 5.850 ; 6.016 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 6.442 ; 6.667 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 6.704 ; 6.915 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 6.942 ; 7.186 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 6.055 ; 6.221 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 6.087 ; 6.267 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 5.850 ; 6.016 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 6.295 ; 6.499 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 7.062 ; 7.405 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 5.125 ; 5.392 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 6.417 ; 6.598 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 6.595 ; 6.418 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 7.371 ; 7.572 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 5.152 ; 5.122 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 5.480 ; 5.308 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 5.535 ; 5.277 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 5.228 ; 5.162 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 5.152 ; 5.122 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 5.906 ; 5.587 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 6.505 ; 6.606 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 4.825 ; 4.626 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 2.602 ;       ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 4.941 ; 5.100 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 5.298 ; 5.464 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 4.941 ; 5.100 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 5.197 ; 5.232 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 5.485 ; 5.577 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 5.772 ; 6.126 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;       ; 2.828 ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;       ; 2.969 ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;       ; 3.038 ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;       ; 3.215 ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;       ; 3.008 ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;       ; 2.969 ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;       ; 3.290 ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 2.387 ;       ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 2.879 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 3.028 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 2.879 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 3.043 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 3.332 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 3.475 ;       ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 5.735 ; 5.907 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 5.965 ; 6.112 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 6.539 ; 6.858 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 5.803 ; 6.076 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 6.571 ; 6.995 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 5.735 ; 5.907 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 6.583 ; 6.868 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 6.314 ; 6.579 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 5.763 ; 6.011 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 4.609 ; 4.710 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 4.954 ; 5.106 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 4.979 ; 5.115 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 5.119 ; 5.298 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 6.460 ; 6.690 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 5.138 ; 5.298 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 5.496 ; 5.738 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 4.609 ; 4.710 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 4.764 ; 4.873 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.457 ; 4.635 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.914 ; 6.209 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 4.818 ; 5.015 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 6.058 ; 6.339 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.668 ; 5.890 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 4.457 ; 4.635 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.848 ; 6.129 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 5.899 ; 6.160 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 4.984 ; 5.204 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 4.681 ; 4.779 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 4.950 ; 5.098 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 4.681 ; 4.779 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 5.120 ; 5.290 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 4.896 ; 5.026 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 5.071 ; 5.205 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 5.214 ; 5.386 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 5.702 ; 5.934 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 5.882 ; 6.091 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 4.510 ; 4.609 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 4.652 ; 4.795 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 4.555 ; 4.688 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 5.288 ; 5.450 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 4.651 ; 4.786 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 4.649 ; 4.766 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 4.510 ; 4.609 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 4.555 ; 4.673 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 4.552 ; 4.670 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 4.376 ; 4.481 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 4.376 ; 4.510 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 4.739 ; 4.903 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 4.628 ; 4.742 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 4.681 ; 4.797 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 4.695 ; 4.858 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 4.736 ; 4.906 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 4.378 ; 4.481 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 4.720 ; 4.909 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 7.125 ; 7.403 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 6.297 ; 6.109 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 3.563 ; 3.705 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 3.563 ; 3.705 ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 3.814 ; 4.067 ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 5.205 ; 5.400 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 5.403 ; 5.595 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 5.298 ; 5.489 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 5.501 ; 5.705 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 5.028 ; 5.165 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 5.163 ; 5.335 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 4.258 ; 4.400 ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 4.946 ; 5.274 ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 4.782 ; 4.957 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 4.465 ; 4.558 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 5.044 ; 5.210 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 5.638 ; 5.845 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 4.924 ; 5.091 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 4.965 ; 5.136 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 5.407 ; 5.628 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 4.629 ; 4.752 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 5.391 ; 5.628 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 4.465 ; 4.558 ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 4.180 ; 4.248 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 4.377 ; 4.478 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 5.333 ; 5.621 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 5.114 ; 5.319 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 4.480 ; 4.567 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 5.119 ; 5.317 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 4.377 ; 4.478 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 5.368 ; 5.610 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 5.412 ; 5.608 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 4.668 ; 4.801 ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 3.897 ; 3.979 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 4.450 ; 4.590 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 4.826 ; 4.982 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 5.153 ; 5.355 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 4.651 ; 4.776 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 4.715 ; 4.870 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 5.458 ; 5.654 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 5.255 ; 5.497 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 5.500 ; 5.693 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 4.450 ; 4.590 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 4.201 ; 4.059 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 3.125 ; 5.747 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 3.276 ; 5.832 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 3.534 ; 6.296 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 3.200 ; 5.747 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 3.125 ; 5.855 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 3.570 ; 6.227 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;       ; 2.563 ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 5.782 ; 3.099 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 5.822 ; 3.260 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 5.960 ; 3.099 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 5.782 ; 3.204 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 6.218 ; 3.550 ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 6.412 ; 3.790 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;       ; 2.910 ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;       ; 3.019 ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;       ; 3.194 ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;       ; 2.949 ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;       ; 2.910 ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;       ; 3.301 ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 2.429 ;       ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 2.858 ; 4.413 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 3.009 ; 4.583 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 2.858 ; 4.452 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 2.984 ; 4.476 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 3.273 ; 4.821 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 4.264 ; 4.413 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 3.486 ; 5.025 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 3.063 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 3.258 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 3.512 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 3.138 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 3.063 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 3.576 ;       ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;       ; 2.638 ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;       ; 3.077 ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;       ; 3.242 ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;       ; 3.077 ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;       ; 3.142 ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;       ; 3.488 ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;       ; 3.796 ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 5.345 ; 5.580 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 6.250 ; 6.670 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 5.846 ; 6.193 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 6.342 ; 6.685 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 6.633 ; 7.009 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 5.345 ; 5.594 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 6.682 ; 7.067 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 5.367 ; 5.580 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 5.827 ; 6.181 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 4.474 ; 4.639 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 4.979 ; 5.194 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 4.474 ; 4.639 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 5.326 ; 5.559 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 5.236 ; 5.459 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 5.097 ; 5.332 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 5.941 ; 6.247 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 5.058 ; 5.253 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 4.677 ; 4.871 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 3.184 ;       ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;       ; 3.495 ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IN[0]      ; BUS[0]      ; 6.719 ;       ;       ; 7.814 ;
; IN[1]      ; BUS[1]      ; 6.473 ;       ;       ; 7.505 ;
; IN[2]      ; BUS[2]      ; 6.956 ;       ;       ; 8.033 ;
; IN[3]      ; BUS[3]      ; 7.708 ;       ;       ; 8.859 ;
; IN[4]      ; BUS[4]      ; 6.376 ;       ;       ; 7.395 ;
; IN[5]      ; BUS[5]      ; 7.187 ;       ;       ; 8.245 ;
; IN[6]      ; BUS[6]      ; 6.914 ;       ;       ; 7.891 ;
; IN[7]      ; BUS[7]      ; 6.688 ;       ;       ; 7.781 ;
; RST        ; uA[0]       ;       ; 5.325 ; 5.906 ;       ;
; RST        ; uA[1]       ;       ; 4.972 ; 5.536 ;       ;
; RST        ; uA[2]       ;       ; 5.147 ; 5.747 ;       ;
; RST        ; uA[3]       ;       ; 5.510 ; 6.053 ;       ;
; RST        ; uA[5]       ;       ; 5.957 ; 6.521 ;       ;
; SWA        ; SE[1]       ;       ; 5.571 ; 6.446 ;       ;
; SWA        ; uA[0]       ; 5.599 ;       ;       ; 6.452 ;
; SWB        ; SE[2]       ; 6.344 ; 6.070 ; 7.058 ; 6.831 ;
; SWB        ; uA[1]       ; 5.719 ; 5.890 ; 6.480 ; 6.604 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IN[0]      ; BUS[0]      ; 6.483 ;       ;       ; 7.546 ;
; IN[1]      ; BUS[1]      ; 6.268 ;       ;       ; 7.268 ;
; IN[2]      ; BUS[2]      ; 6.672 ;       ;       ; 7.698 ;
; IN[3]      ; BUS[3]      ; 7.434 ;       ;       ; 8.552 ;
; IN[4]      ; BUS[4]      ; 6.156 ;       ;       ; 7.146 ;
; IN[5]      ; BUS[5]      ; 6.932 ;       ;       ; 7.962 ;
; IN[6]      ; BUS[6]      ; 6.628 ;       ;       ; 7.572 ;
; IN[7]      ; BUS[7]      ; 6.439 ;       ;       ; 7.484 ;
; RST        ; uA[0]       ;       ; 5.173 ; 5.744 ;       ;
; RST        ; uA[1]       ;       ; 4.795 ; 5.342 ;       ;
; RST        ; uA[2]       ;       ; 4.961 ; 5.552 ;       ;
; RST        ; uA[3]       ;       ; 5.310 ; 5.846 ;       ;
; RST        ; uA[5]       ;       ; 5.744 ; 6.290 ;       ;
; SWA        ; SE[1]       ;       ; 5.409 ; 6.268 ;       ;
; SWA        ; uA[0]       ; 5.399 ;       ;       ; 6.252 ;
; SWB        ; SE[2]       ; 6.152 ; 5.888 ; 6.852 ; 6.636 ;
; SWB        ; uA[1]       ; 5.552 ; 5.717 ; 6.300 ; 6.417 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 8.402 ; 8.398 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 9.651 ; 9.648 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 9.559 ; 9.556 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 9.539 ; 9.535 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 9.569 ; 9.566 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 8.402 ; 8.398 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 9.819 ; 9.815 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 9.569 ; 9.566 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 9.651 ; 9.648 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 6.909 ; 6.905 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 8.158 ; 8.155 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 8.066 ; 8.063 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 8.046 ; 8.042 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 8.076 ; 8.073 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 6.909 ; 6.905 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 8.326 ; 8.322 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 8.076 ; 8.073 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 8.158 ; 8.155 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-------+-------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 5.079 ; 5.079 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 6.282 ; 6.282 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 6.192 ; 6.192 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 6.170 ; 6.170 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.202 ; 6.202 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 5.079 ; 5.079 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 6.439 ; 6.439 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 6.202 ; 6.202 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 6.282 ; 6.282 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.323 ; 4.323 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.526 ; 5.526 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 5.436 ; 5.436 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 5.414 ; 5.414 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.446 ; 5.446 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 4.323 ; 4.323 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.683 ; 5.683 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 5.446 ; 5.446 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 5.526 ; 5.526 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Output Disable Times                                                                 ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 8.617     ; 8.617     ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 10.030    ; 10.030    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 9.932     ; 9.932     ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 9.922     ; 9.922     ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 9.942     ; 9.942     ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 8.617     ; 8.617     ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 10.224    ; 10.224    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 9.942     ; 9.942     ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 10.030    ; 10.030    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 7.065     ; 7.065     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 8.478     ; 8.478     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 8.380     ; 8.380     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 8.370     ; 8.370     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 8.390     ; 8.390     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 7.065     ; 7.065     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 8.672     ; 8.672     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 8.390     ; 8.390     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 8.478     ; 8.478     ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                         ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 5.063     ; 5.121     ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 6.423     ; 6.489     ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 6.328     ; 6.394     ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 6.315     ; 6.373     ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.338     ; 6.404     ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 5.063     ; 5.121     ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 6.606     ; 6.664     ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 6.338     ; 6.404     ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 6.423     ; 6.489     ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.401     ; 4.459     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.761     ; 5.827     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 5.666     ; 5.732     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 5.653     ; 5.711     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.676     ; 5.742     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 4.401     ; 4.459     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.944     ; 6.002     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 5.676     ; 5.742     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 5.761     ; 5.827     ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+-------------------+-----------+--------+----------+---------+---------------------+
; Clock             ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack  ; -15.970   ; -2.213 ; -13.760  ; -1.351  ; -3.201              ;
;  CLK              ; -0.248    ; -0.711 ; N/A      ; N/A     ; -3.000              ;
;  STEP:inst1|inst  ; -15.906   ; -2.213 ; N/A      ; N/A     ; -3.201              ;
;  STEP:inst1|inst1 ; -15.970   ; 0.376  ; N/A      ; N/A     ; -0.037              ;
;  STEP:inst1|inst2 ; -5.479    ; 1.983  ; -13.760  ; -1.351  ; -1.487              ;
;  STEP:inst1|inst3 ; -12.648   ; 0.305  ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS   ; -1038.581 ; -4.132 ; -41.369  ; -2.265  ; -47.85              ;
;  CLK              ; -0.248    ; -1.919 ; N/A      ; N/A     ; -10.880             ;
;  STEP:inst1|inst  ; -46.429   ; -2.213 ; N/A      ; N/A     ; -16.005             ;
;  STEP:inst1|inst1 ; -863.231  ; 0.000  ; N/A      ; N/A     ; -0.147              ;
;  STEP:inst1|inst2 ; -31.593   ; 0.000  ; -41.369  ; -2.265  ; -8.922              ;
;  STEP:inst1|inst3 ; -97.170   ; 0.000  ; N/A      ; N/A     ; -11.896             ;
+-------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 5.807 ; 5.765 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 3.876 ; 4.026 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 4.162 ; 4.302 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 3.172 ; 3.459 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 4.910 ; 4.997 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 4.521 ; 4.664 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 5.655 ; 5.620 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 5.807 ; 5.765 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 4.612 ; 4.620 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 5.708 ; 6.036 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 6.351 ; 6.512 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 6.984 ; 7.179 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 7.256 ; 7.470 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 6.853 ; 7.100 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 7.256 ; 7.470 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 4.751 ; 5.098 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 6.176 ; 6.279 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 6.399 ; 6.491 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 7.243 ; 7.195 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 6.759 ; 6.763 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 5.831 ; 5.872 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 5.521 ; 5.570 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 4.105 ; 4.273 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 4.083 ; 4.289 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 4.337 ; 4.566 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 5.244 ; 5.339 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 5.257 ; 5.399 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 5.364 ; 5.436 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 5.521 ; 5.570 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 5.054 ; 5.106 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -0.982 ; -1.787 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -1.298 ; -2.119 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -1.412 ; -2.264 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -0.982 ; -1.787 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -1.738 ; -2.642 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -1.575 ; -2.450 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -1.959 ; -2.843 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -1.988 ; -2.850 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -1.507 ; -2.347 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -0.982 ; -1.649 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -2.293 ; -3.269 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -2.551 ; -3.299 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -0.702 ; -1.501 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -1.100 ; -1.934 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -1.131 ; -1.955 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -0.702 ; -1.501 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -1.446 ; -2.313 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -1.408 ; -2.291 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -1.264 ; -2.088 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -1.410 ; -2.217 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -1.208 ; -2.033 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -1.377 ; -2.157 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -1.377 ; -2.157 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -1.394 ; -2.185 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -1.473 ; -2.292 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -1.864 ; -2.744 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -1.895 ; -2.755 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -1.864 ; -2.686 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -1.880 ; -2.690 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -1.712 ; -2.533 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 22.466 ; 21.994 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 20.156 ; 19.982 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 22.466 ; 21.994 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 20.373 ; 20.246 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 21.903 ; 21.714 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 20.797 ; 20.453 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 21.783 ; 21.609 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 21.119 ; 20.861 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 22.039 ; 21.739 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 14.883 ; 14.640 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 25.918 ; 25.296 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 23.738 ; 23.274 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 22.813 ; 22.226 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 23.855 ; 23.217 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 25.363 ; 24.550 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 21.305 ; 20.908 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 25.918 ; 25.296 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 22.421 ; 21.900 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 23.029 ; 22.600 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 12.204 ; 11.924 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 22.800 ; 22.820 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 22.468 ; 22.635 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 12.105 ; 11.940 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 14.120 ; 13.606 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 11.636 ; 11.361 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 13.088 ; 12.953 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 11.569 ; 11.457 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 13.429 ; 13.348 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 15.035 ; 15.025 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 12.492 ; 12.405 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 11.940 ; 11.728 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 11.693 ; 11.473 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 16.700 ; 16.480 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 16.700 ; 16.480 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 16.072 ; 15.877 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 15.574 ; 15.395 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 14.862 ; 14.605 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 15.978 ; 15.580 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 16.263 ; 16.229 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 10.134 ; 9.921  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 10.191 ; 9.956  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 10.066 ; 9.887  ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 14.475 ; 14.233 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 15.645 ; 15.533 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 13.309 ; 13.163 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 10.580 ; 10.297 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 10.351 ; 10.028 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 10.369 ; 10.171 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 10.242 ; 10.084 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 12.856 ; 12.674 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 14.217 ; 13.855 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 14.651 ; 14.293 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 12.741 ; 12.713 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 13.053 ; 12.833 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 13.506 ; 13.220 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 13.114 ; 12.862 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 13.415 ; 13.132 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 15.121 ; 14.889 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 16.537 ; 16.194 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 15.877 ; 15.661 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 16.019 ; 16.245 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 16.425 ; 16.172 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 15.323 ; 14.930 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 15.904 ; 15.482 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 15.650 ; 15.500 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 14.496 ; 14.114 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 14.596 ; 14.246 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 13.823 ; 13.670 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 14.982 ; 14.629 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 16.425 ; 16.172 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 13.638 ; 13.377 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 15.435 ; 15.273 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 15.164 ; 15.485 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 17.630 ; 17.337 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 22.807 ; 23.117 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 13.027 ; 13.348 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 13.672 ; 13.861 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 12.797 ; 13.092 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 12.654 ; 13.057 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 22.807 ; 23.117 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 15.568 ; 15.394 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 12.120 ; 12.465 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 5.671  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 23.516 ; 23.154 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 13.421 ; 13.146 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 13.149 ; 12.961 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 13.283 ; 12.969 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 13.918 ; 13.601 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 23.516 ; 23.154 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 5.537  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 7.585  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 6.916  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.346  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 6.800  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.763  ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;        ; 7.585  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 5.271  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 7.984  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 6.989  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 6.634  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.991  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 7.624  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 7.984  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 18.894 ; 18.470 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 16.208 ; 16.072 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 18.894 ; 18.470 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 16.915 ; 16.804 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 18.328 ; 18.248 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 17.000 ; 16.695 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 18.216 ; 17.989 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 17.739 ; 17.519 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 18.576 ; 18.276 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 13.497 ; 13.246 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.679 ; 10.476 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 10.780 ; 10.472 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 11.250 ; 10.914 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 13.497 ; 13.246 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 11.134 ; 10.974 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 11.935 ; 11.785 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 9.891  ; 9.672  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.268 ; 10.005 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 22.351 ; 21.676 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 19.790 ; 19.364 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 19.241 ; 18.702 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 20.397 ; 19.775 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 21.788 ; 21.084 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 17.508 ; 17.150 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 22.351 ; 21.676 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 18.744 ; 18.298 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 19.566 ; 19.137 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 12.507 ; 12.103 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 10.684 ; 10.473 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 9.851  ; 9.770  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 10.952 ; 10.770 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 10.472 ; 10.246 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 10.956 ; 10.725 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 11.253 ; 11.045 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 12.507 ; 12.103 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 12.115 ; 12.048 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 10.798 ; 10.706 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 10.061 ; 9.863  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 9.767  ; 9.562  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 10.798 ; 10.706 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 10.125 ; 9.780  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 10.133 ; 9.797  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 9.763  ; 9.501  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 9.797  ; 9.574  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 9.835  ; 9.537  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 10.451 ; 10.179 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 9.408  ; 9.252  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 10.451 ; 10.179 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 10.076 ; 9.794  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 10.169 ; 9.906  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 10.239 ; 10.055 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 10.348 ; 10.147 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 9.487  ; 9.295  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 10.242 ; 9.990  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 19.149 ; 19.168 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 18.817 ; 18.983 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 12.079 ; 11.799 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 7.861  ; 7.513  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 8.287  ; 8.235  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 11.281 ; 10.980 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 11.799 ; 11.400 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 11.458 ; 11.262 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 12.079 ; 11.799 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 10.815 ; 10.554 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 11.195 ; 10.901 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 9.458  ; 9.310  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 11.095 ; 10.904 ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 11.089 ; 10.629 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 11.869 ; 11.555 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 10.900 ; 10.677 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 11.589 ; 11.555 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 10.629 ; 10.436 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 10.706 ; 10.426 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 11.869 ; 11.424 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 10.050 ; 9.723  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 11.839 ; 11.438 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 9.511  ; 9.423  ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 12.230 ; 11.990 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 11.855 ; 11.533 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 11.692 ; 11.533 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 11.318 ; 10.875 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 9.683  ; 9.427  ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 11.254 ; 10.808 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 9.307  ; 9.119  ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 11.855 ; 11.463 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 11.758 ; 11.411 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 10.089 ; 9.759  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 11.664 ; 11.386 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 11.993 ; 11.628 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 10.349 ; 10.192 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 11.326 ; 10.959 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 10.134 ; 9.780  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 10.125 ; 9.956  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 11.896 ; 11.524 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 11.501 ; 11.258 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 11.993 ; 11.628 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 9.531  ; 9.376  ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 11.708 ; 12.059 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 19.156 ; 19.465 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 14.436 ; 14.757 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 14.368 ; 14.739 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 12.333 ; 12.747 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 12.563 ; 13.072 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 19.156 ; 19.465 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 5.014  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 19.864 ; 19.503 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 14.830 ; 14.555 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 14.027 ; 13.657 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 12.938 ; 12.505 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 13.933 ; 13.510 ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 19.864 ; 19.503 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 7.663  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 6.831  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.259  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 6.646  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.609  ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;        ; 7.663  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 5.239  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 11.014 ; 10.723 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 10.112 ; 9.816  ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 9.842  ; 9.599  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 9.988  ; 9.674  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 10.621 ; 10.305 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 9.601  ; 9.389  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 11.014 ; 10.723 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 7.293  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 6.616  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 7.068  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 6.450  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 6.306  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 7.293  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 5.166  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 7.640  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 6.735  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 6.357  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.622  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.253  ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;        ; 7.640  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 15.682 ; 15.018 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 14.491 ; 14.204 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 13.811 ; 13.392 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 14.873 ; 14.218 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 15.543 ; 14.903 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 12.320 ; 12.063 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 15.682 ; 15.018 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 12.110 ; 11.851 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 13.590 ; 13.237 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 12.783 ; 12.767 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 11.254 ; 11.108 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 10.079 ; 9.965  ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 12.133 ; 11.725 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 11.907 ; 11.537 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 11.751 ; 11.396 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 12.783 ; 12.767 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 11.411 ; 11.156 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.584 ; 10.419 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 7.008  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 6.887  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 6.769 ; 6.942 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 6.769 ; 6.968 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 7.471 ; 7.881 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 6.816 ; 7.038 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 7.307 ; 7.590 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 6.885 ; 6.942 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 7.369 ; 7.700 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 6.922 ; 7.194 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 6.811 ; 7.003 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 6.258 ; 6.287 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 5.746 ; 5.975 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 6.271 ; 6.612 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 5.746 ; 6.035 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 6.611 ; 6.960 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.928 ; 7.375 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 5.752 ; 5.975 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 6.690 ; 7.079 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 6.463 ; 6.794 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 5.980 ; 6.317 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 4.970 ; 5.123 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 8.194 ; 8.472 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 7.319 ; 7.141 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 4.877 ; 5.085 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 5.710 ; 5.864 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 4.698 ; 4.767 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 5.254 ; 5.524 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 4.659 ; 4.876 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 5.406 ; 5.700 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 6.135 ; 6.589 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 5.023 ; 5.266 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 4.756 ; 4.944 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 4.639 ; 4.823 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 4.142 ; 4.295 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 7.227 ; 7.608 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 6.931 ; 7.267 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 6.576 ; 6.894 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 6.344 ; 6.582 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 6.747 ; 7.025 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 7.182 ; 7.471 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 4.176 ; 4.306 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 4.194 ; 4.350 ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 4.142 ; 4.295 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 6.082 ; 6.285 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 6.926 ; 7.170 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 5.627 ; 5.759 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 4.358 ; 4.520 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 4.247 ; 4.382 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 4.252 ; 4.415 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 4.226 ; 4.393 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 5.310 ; 5.688 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 5.959 ; 6.088 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 6.147 ; 6.327 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 5.435 ; 5.568 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 5.494 ; 5.596 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 5.654 ; 5.781 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 5.507 ; 5.611 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 5.620 ; 5.744 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 6.263 ; 6.430 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 6.766 ; 6.953 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 6.509 ; 6.688 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 6.695 ; 6.626 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 5.850 ; 6.016 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 6.442 ; 6.667 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 6.704 ; 6.915 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 6.942 ; 7.186 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 6.055 ; 6.221 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 6.087 ; 6.267 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 5.850 ; 6.016 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 6.295 ; 6.499 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 7.062 ; 7.405 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 5.125 ; 5.392 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 6.417 ; 6.598 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 6.595 ; 6.418 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 7.371 ; 7.572 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 5.152 ; 5.122 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 5.480 ; 5.308 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 5.535 ; 5.277 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 5.228 ; 5.162 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 5.152 ; 5.122 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 5.906 ; 5.587 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 6.505 ; 6.606 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 4.825 ; 4.626 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 2.602 ;       ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 4.941 ; 5.100 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 5.298 ; 5.464 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 4.941 ; 5.100 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 5.197 ; 5.232 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 5.485 ; 5.577 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 5.772 ; 6.126 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;       ; 2.828 ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;       ; 2.969 ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;       ; 3.038 ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;       ; 3.215 ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;       ; 3.008 ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;       ; 2.969 ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;       ; 3.290 ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 2.387 ;       ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 2.879 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 3.028 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 2.879 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 3.043 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 3.332 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 3.475 ;       ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 5.735 ; 5.907 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 5.965 ; 6.112 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 6.539 ; 6.858 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 5.803 ; 6.076 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 6.571 ; 6.995 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 5.735 ; 5.907 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 6.583 ; 6.868 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 6.314 ; 6.579 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 5.763 ; 6.011 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 4.609 ; 4.710 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 4.954 ; 5.106 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 4.979 ; 5.115 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 5.119 ; 5.298 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 6.460 ; 6.690 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 5.138 ; 5.298 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 5.496 ; 5.738 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 4.609 ; 4.710 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 4.764 ; 4.873 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.457 ; 4.635 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.914 ; 6.209 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 4.818 ; 5.015 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 6.058 ; 6.339 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.668 ; 5.890 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 4.457 ; 4.635 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.848 ; 6.129 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 5.899 ; 6.160 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 4.984 ; 5.204 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 4.681 ; 4.779 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 4.950 ; 5.098 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 4.681 ; 4.779 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 5.120 ; 5.290 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 4.896 ; 5.026 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 5.071 ; 5.205 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 5.214 ; 5.386 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 5.702 ; 5.934 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 5.882 ; 6.091 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 4.510 ; 4.609 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 4.652 ; 4.795 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 4.555 ; 4.688 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 5.288 ; 5.450 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 4.651 ; 4.786 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 4.649 ; 4.766 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 4.510 ; 4.609 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 4.555 ; 4.673 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 4.552 ; 4.670 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 4.376 ; 4.481 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 4.376 ; 4.510 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 4.739 ; 4.903 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 4.628 ; 4.742 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 4.681 ; 4.797 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 4.695 ; 4.858 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 4.736 ; 4.906 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 4.378 ; 4.481 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 4.720 ; 4.909 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 7.125 ; 7.403 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 6.297 ; 6.109 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 3.563 ; 3.705 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 3.563 ; 3.705 ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 3.814 ; 4.067 ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 5.205 ; 5.400 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 5.403 ; 5.595 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 5.298 ; 5.489 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 5.501 ; 5.705 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 5.028 ; 5.165 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 5.163 ; 5.335 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 4.258 ; 4.400 ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 4.946 ; 5.274 ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 4.782 ; 4.957 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 4.465 ; 4.558 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 5.044 ; 5.210 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 5.638 ; 5.845 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 4.924 ; 5.091 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 4.965 ; 5.136 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 5.407 ; 5.628 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 4.629 ; 4.752 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 5.391 ; 5.628 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 4.465 ; 4.558 ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 4.180 ; 4.248 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 4.377 ; 4.478 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 5.333 ; 5.621 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 5.114 ; 5.319 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 4.480 ; 4.567 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 5.119 ; 5.317 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 4.377 ; 4.478 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 5.368 ; 5.610 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 5.412 ; 5.608 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 4.668 ; 4.801 ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 3.897 ; 3.979 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 4.450 ; 4.590 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 4.826 ; 4.982 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 5.153 ; 5.355 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 4.651 ; 4.776 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 4.715 ; 4.870 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 5.458 ; 5.654 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 5.255 ; 5.497 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 5.500 ; 5.693 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 4.450 ; 4.590 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 4.201 ; 4.059 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 3.125 ; 5.747 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 3.276 ; 5.832 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 3.534 ; 6.296 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 3.200 ; 5.747 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 3.125 ; 5.855 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 3.570 ; 6.227 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;       ; 2.563 ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 5.782 ; 3.099 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 5.822 ; 3.260 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 5.960 ; 3.099 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 5.782 ; 3.204 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 6.218 ; 3.550 ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 6.412 ; 3.790 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;       ; 2.910 ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;       ; 3.019 ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;       ; 3.194 ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;       ; 2.949 ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;       ; 2.910 ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;       ; 3.301 ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 2.429 ;       ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 2.858 ; 4.413 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 3.009 ; 4.583 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 2.858 ; 4.452 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 2.984 ; 4.476 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 3.273 ; 4.821 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 4.264 ; 4.413 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 3.486 ; 5.025 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 3.063 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 3.258 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 3.512 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 3.138 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 3.063 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 3.576 ;       ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;       ; 2.638 ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;       ; 3.077 ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;       ; 3.242 ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;       ; 3.077 ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;       ; 3.142 ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;       ; 3.488 ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;       ; 3.796 ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 5.345 ; 5.580 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 6.250 ; 6.670 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 5.846 ; 6.193 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 6.342 ; 6.685 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 6.633 ; 7.009 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 5.345 ; 5.594 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 6.682 ; 7.067 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 5.367 ; 5.580 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 5.827 ; 6.181 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 4.474 ; 4.639 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 4.979 ; 5.194 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 4.474 ; 4.639 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 5.326 ; 5.559 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 5.236 ; 5.459 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 5.097 ; 5.332 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 5.941 ; 6.247 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 5.058 ; 5.253 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 4.677 ; 4.871 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 3.184 ;       ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;       ; 3.495 ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 14.801 ;        ;        ; 14.796 ;
; IN[1]      ; BUS[1]      ; 14.473 ;        ;        ; 14.335 ;
; IN[2]      ; BUS[2]      ; 15.478 ;        ;        ; 15.261 ;
; IN[3]      ; BUS[3]      ; 17.227 ;        ;        ; 16.809 ;
; IN[4]      ; BUS[4]      ; 14.053 ;        ;        ; 14.040 ;
; IN[5]      ; BUS[5]      ; 16.030 ;        ;        ; 15.608 ;
; IN[6]      ; BUS[6]      ; 15.264 ;        ;        ; 15.057 ;
; IN[7]      ; BUS[7]      ; 14.949 ;        ;        ; 14.883 ;
; RST        ; uA[0]       ;        ; 11.008 ; 11.418 ;        ;
; RST        ; uA[1]       ;        ; 10.182 ; 10.715 ;        ;
; RST        ; uA[2]       ;        ; 10.595 ; 11.186 ;        ;
; RST        ; uA[3]       ;        ; 11.228 ; 11.826 ;        ;
; RST        ; uA[5]       ;        ; 12.079 ; 12.666 ;        ;
; SWA        ; SE[1]       ;        ; 12.116 ; 12.044 ;        ;
; SWA        ; uA[0]       ; 12.189 ;        ;        ; 12.163 ;
; SWB        ; SE[2]       ; 13.179 ; 13.352 ; 13.289 ; 13.547 ;
; SWB        ; uA[1]       ; 12.640 ; 12.468 ; 12.835 ; 12.578 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IN[0]      ; BUS[0]      ; 6.483 ;       ;       ; 7.546 ;
; IN[1]      ; BUS[1]      ; 6.268 ;       ;       ; 7.268 ;
; IN[2]      ; BUS[2]      ; 6.672 ;       ;       ; 7.698 ;
; IN[3]      ; BUS[3]      ; 7.434 ;       ;       ; 8.552 ;
; IN[4]      ; BUS[4]      ; 6.156 ;       ;       ; 7.146 ;
; IN[5]      ; BUS[5]      ; 6.932 ;       ;       ; 7.962 ;
; IN[6]      ; BUS[6]      ; 6.628 ;       ;       ; 7.572 ;
; IN[7]      ; BUS[7]      ; 6.439 ;       ;       ; 7.484 ;
; RST        ; uA[0]       ;       ; 5.173 ; 5.744 ;       ;
; RST        ; uA[1]       ;       ; 4.795 ; 5.342 ;       ;
; RST        ; uA[2]       ;       ; 4.961 ; 5.552 ;       ;
; RST        ; uA[3]       ;       ; 5.310 ; 5.846 ;       ;
; RST        ; uA[5]       ;       ; 5.744 ; 6.290 ;       ;
; SWA        ; SE[1]       ;       ; 5.409 ; 6.268 ;       ;
; SWA        ; uA[0]       ; 5.399 ;       ;       ; 6.252 ;
; SWB        ; SE[2]       ; 6.152 ; 5.888 ; 6.852 ; 6.636 ;
; SWB        ; uA[1]       ; 5.552 ; 5.717 ; 6.300 ; 6.417 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FC            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RD_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FZ            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDIR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT_B        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LOAD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDPC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDAR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RJ_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RS_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDDR1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDDR2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDRI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SFT_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDR0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDR1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDR2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STEP                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWB                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; RD_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; T2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; T1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FZ            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PC_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDIR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT_B        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LOAD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; T4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDPC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDAR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BUS[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BUS[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BUS[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RAM[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; RAM[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; RAM[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; RAM[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; M[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; M[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; AR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; AR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RJ_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDDR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LDDR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LDRI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SW_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SFT_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDR0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDR1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDR2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ALU[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ALU[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ALU[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; DOUT[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DR1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; R0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; R0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SE[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SE[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SE[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SE[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SE[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SE[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-10 s                   ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-10 s                  ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00699 V          ; 0.108 V                              ; 0.027 V                              ; 6.58e-10 s                  ; 8.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00699 V         ; 0.108 V                             ; 0.027 V                             ; 6.58e-10 s                 ; 8.2e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; RD_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; T2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; T1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FZ            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; PC_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDIR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT_B        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LOAD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; T4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDPC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDAR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; BUS[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; BUS[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; BUS[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RAM[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; RAM[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; RAM[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; RAM[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; M[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; M[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; AR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; AR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; AR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; AR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RJ_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDDR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LDDR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LDRI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SW_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SFT_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDR0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDR1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDR2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ALU[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ALU[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ALU[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; DOUT[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; DR1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; R0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; R0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SE[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SE[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SE[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SE[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SE[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SE[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; uA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; uA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------+
; Setup Transfers                                                                 ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst1 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst2 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst3 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst  ; 2202     ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst  ; 10       ; 5913     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst  ; 22       ; 10       ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst  ; 8        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0        ; 0        ; 7656     ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0        ; 0        ; 0        ; 12904    ;
; STEP:inst1|inst3 ; STEP:inst1|inst1 ; 0        ; 0        ; 64       ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 6        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst3 ; 981      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0        ; 1613     ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 44       ; 0        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Hold Transfers                                                                  ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst1 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst2 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst3 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst  ; 2202     ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst  ; 10       ; 5913     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst  ; 22       ; 10       ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst  ; 8        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0        ; 0        ; 7656     ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0        ; 0        ; 0        ; 12904    ;
; STEP:inst1|inst3 ; STEP:inst1|inst1 ; 0        ; 0        ; 64       ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 6        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst3 ; 981      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0        ; 1613     ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 44       ; 0        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Recovery Transfers                                                              ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 622      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 5        ; 2146     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 5        ; 5        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Removal Transfers                                                               ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 622      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 5        ; 2146     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 5        ; 5        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 155   ; 155  ;
; Unconstrained Output Ports      ; 159   ; 159  ;
; Unconstrained Output Port Paths ; 526   ; 526  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jan 08 10:38:33 2019
Info: Command: quartus_sta 8-bit-cpu -c 8-bit-cpu
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: '8-bit-cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst STEP:inst1|inst
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst2 STEP:inst1|inst2
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst1 STEP:inst1|inst1
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst3 STEP:inst1|inst3
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.970
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.970      -863.231 STEP:inst1|inst1 
    Info (332119):   -15.906       -46.429 STEP:inst1|inst 
    Info (332119):   -12.648       -97.170 STEP:inst1|inst3 
    Info (332119):    -5.479       -31.593 STEP:inst1|inst2 
    Info (332119):    -0.158        -0.158 CLK 
Info (332146): Worst-case hold slack is -2.213
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.213        -2.213 STEP:inst1|inst 
    Info (332119):    -0.711        -1.919 CLK 
    Info (332119):     0.758         0.000 STEP:inst1|inst3 
    Info (332119):     0.929         0.000 STEP:inst1|inst1 
    Info (332119):     5.156         0.000 STEP:inst1|inst2 
Info (332146): Worst-case recovery slack is -13.760
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.760       -41.369 STEP:inst1|inst2 
Info (332146): Worst-case removal slack is -1.351
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.351        -2.265 STEP:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201       -16.005 STEP:inst1|inst 
    Info (332119):    -3.000       -10.435 CLK 
    Info (332119):    -1.487       -11.896 STEP:inst1|inst3 
    Info (332119):    -1.487        -8.922 STEP:inst1|inst2 
    Info (332119):     0.199         0.000 STEP:inst1|inst1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.953
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.953      -816.780 STEP:inst1|inst1 
    Info (332119):   -14.748       -42.860 STEP:inst1|inst 
    Info (332119):   -11.821       -90.477 STEP:inst1|inst3 
    Info (332119):    -4.986       -28.670 STEP:inst1|inst2 
    Info (332119):     0.086         0.000 CLK 
Info (332146): Worst-case hold slack is -1.938
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.938        -1.938 STEP:inst1|inst 
    Info (332119):    -0.674        -1.719 CLK 
    Info (332119):     0.703         0.000 STEP:inst1|inst3 
    Info (332119):     1.066         0.000 STEP:inst1|inst1 
    Info (332119):     4.677         0.000 STEP:inst1|inst2 
Info (332146): Worst-case recovery slack is -12.705
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.705       -37.996 STEP:inst1|inst2 
Info (332146): Worst-case removal slack is -1.212
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.212        -1.700 STEP:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201       -16.005 STEP:inst1|inst 
    Info (332119):    -3.000       -10.880 CLK 
    Info (332119):    -1.487       -11.896 STEP:inst1|inst3 
    Info (332119):    -1.487        -8.922 STEP:inst1|inst2 
    Info (332119):    -0.037        -0.147 STEP:inst1|inst1 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.416
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.416      -332.368 STEP:inst1|inst1 
    Info (332119):    -6.211       -17.212 STEP:inst1|inst 
    Info (332119):    -4.800       -36.018 STEP:inst1|inst3 
    Info (332119):    -1.668        -9.452 STEP:inst1|inst2 
    Info (332119):    -0.248        -0.248 CLK 
Info (332146): Worst-case hold slack is -1.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.186        -1.186 STEP:inst1|inst 
    Info (332119):    -0.329        -1.087 CLK 
    Info (332119):     0.305         0.000 STEP:inst1|inst3 
    Info (332119):     0.376         0.000 STEP:inst1|inst1 
    Info (332119):     1.983         0.000 STEP:inst1|inst2 
Info (332146): Worst-case recovery slack is -5.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.196       -17.135 STEP:inst1|inst2 
Info (332146): Worst-case removal slack is -0.729
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.729        -2.009 STEP:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -9.177 CLK 
    Info (332119):    -1.000        -8.000 STEP:inst1|inst3 
    Info (332119):    -1.000        -6.000 STEP:inst1|inst2 
    Info (332119):    -1.000        -5.000 STEP:inst1|inst 
    Info (332119):     0.234         0.000 STEP:inst1|inst1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4688 megabytes
    Info: Processing ended: Tue Jan 08 10:38:39 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


