# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../my_security.srcs/sources_1/imports/verilog_lab/disp.v" \
"../../../../my_security.srcs/sources_1/new/my_security.v" \
"../../../../my_security.srcs/sim_1/new/my_security_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
