module testbenchE4Q5;
reg J, K;
wire Q, Qb;
reg Clk;
JKFlipFlop test(Q,Qb,J,K,Clk);
initial begin
Clk = 0;
end
always #5 Clk = ~Clk;
initial begin
$monitor($time,": Clk = %d , JK = %d%d , Q = %d , Qbar = %d",Clk.J,K,Q,Qbar);
#20 J=0; K=0;
#20 J=0; K=1;
#20 J=1; K=0;
#20 J=1; K=1;
#20;
$stop;
end
endmodule