--------------- Build Started: 02/27/2020 11:17:55 Project: Principal, Configuration: ARM GCC 5.4-2016-q2-update Release ---------------
cydsfit.exe -.appdatapath "C:\Users\Macbook\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Macbook\Workspace.psoc\EkiaDoroti\Principal.cydsn\Principal.cyprj -d CY8C5287AXI-LP095 -s C:\Users\Macbook\Workspace.psoc\EkiaDoroti\Principal.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
Warning: sta.M0021: Principal_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_lento(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\Macbook\Workspace.psoc\EkiaDoroti\Principal.cydsn\Principal_timing.html)
Warning: sta.M0019: Principal_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_fijo ). (File=C:\Users\Macbook\Workspace.psoc\EkiaDoroti\Principal.cydsn\Principal_timing.html)
Warning: sta.M0019: Principal_timing.html: Warning-1366: Setup time violation found in a path from clock ( memoriaSD_Clock_1 ) to clock ( memoriaSD_Clock_1 ). (File=C:\Users\Macbook\Workspace.psoc\EkiaDoroti\Principal.cydsn\Principal_timing.html)
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 02/27/2020 11:25:17 ---------------
