vendor_name = ModelSim
source_file = 1, Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd
source_file = 1, Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd
source_file = 1, Z:/workspace/mestrado/sistemasVLSI/timer_ctl/db/timer_ctl.cbx.xml
source_file = 1, c:/developer-apps/altera/12.0sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/developer-apps/altera/12.0sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/developer-apps/altera/12.0sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/developer-apps/altera/12.0sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = timer_ctl
instance = comp, \short_interval~output\, short_interval~output, timer_ctl, 1
instance = comp, \long_interval~output\, long_interval~output, timer_ctl, 1
instance = comp, \start~input\, start~input, timer_ctl, 1
instance = comp, \reset~input\, reset~input, timer_ctl, 1
instance = comp, \clk~input\, clk~input, timer_ctl, 1
