# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# sim.do
# invalid command name "sim.do"
ls
# README.md
# src
# transcript
cd src
do sim.do
# ** Error (suppressible): (vdel-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vdel-57) Library 'work' is missing or is not a valid QuestaSim library.
# 1
# QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
# vmap work work 
# Copying /soft64/mentor/ferramentas/questa/2023.4/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# work.tb
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:06:46 on Jun 18,2025
# vlog -reportprogress 300 -work work my_FPU.sv 
# ** Error: my_FPU.sv(51): (vlog-2730) Undefined variable: 'done_normalize'.
# ** Error: my_FPU.sv(73): (vlog-2730) Undefined variable: 'done_normalize'.
# ** Error: my_FPU.sv(123): (vlog-2730) Undefined variable: 'done_normalize'.
# End time: 08:06:46 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/questa/2023.4/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 7
# /soft64/mentor/ferramentas/questa/2023.4/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work my_FPU.sv"
do sim.do
# 0
# QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
# vmap work work 
# Modifying modelsim.ini
# work.tb
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:07:37 on Jun 18,2025
# vlog -reportprogress 300 -work work my_FPU.sv 
# -- Compiling package my_FPU_sv_unit
# -- Compiling module FPU
# 
# Top level modules:
# 	FPU
# End time: 08:07:37 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:07:37 on Jun 18,2025
# vlog -reportprogress 300 -work work tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 08:07:37 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 08:07:37 on Jun 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): my_FPU.sv(62): (vopt-7061) Variable 'EA' driven in an always_ff block, may not be driven by any other process. See my_FPU.sv(36).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 10
do sim.do
# 0
# QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:08:35 on Jun 18,2025
# vlog -reportprogress 300 -work work my_FPU.sv 
# -- Compiling package my_FPU_sv_unit
# -- Compiling module FPU
# 
# Top level modules:
# 	FPU
# End time: 08:08:35 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:08:35 on Jun 18,2025
# vlog -reportprogress 300 -work work tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 08:08:35 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 08:07:37 on Jun 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): my_FPU.sv(62): (vopt-7061) Variable 'EA' driven in an always_ff block, may not be driven by any other process. See my_FPU.sv(36).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=2.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 8
do sim.do
# 0
# QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:12:22 on Jun 18,2025
# vlog -reportprogress 300 -work work my_FPU.sv 
# -- Compiling package my_FPU_sv_unit
# -- Compiling module FPU
# 
# Top level modules:
# 	FPU
# End time: 08:12:22 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:12:22 on Jun 18,2025
# vlog -reportprogress 300 -work work tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 08:12:22 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 08:07:37 on Jun 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "FPU(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=3.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.my_FPU_sv_unit(fast)
# Loading work.FPU(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'status_out'. The port definition is at: my_FPU.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 11
# ** Note: $finish    : tb.sv(77)
#    Time: 1010 us  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.sv line 77
# Causality operation skipped due to absence of debug database file
# UndoStart or Redo start was not called Delete {.main_pane.dataflow.interior.cs.body.pw.wf.top.tree.tree1 undo delete 0}
#  Trace back: 
#    <8:eval:1: ::Wave::UndoRedoCaptureTransform Delete {.main_pane.dataflow.interior.cs.body.pw.wf.top.tree.tree1 undo delete 0}
#    >7:eval:1: ::.main_pane.dataflow.interior.cs.body.pw.wf.top.tree insert end sim:/tb/result
#    <6:proc:4: ::vsimwidgets::dfAddDataflowFromWave .main_pane.wave.interior.cs.body.pw.wf.tree {139922011 ps} sim:/tb/result 1
#    <5:/mtitcl/vsim/dataflow.tc_:-1: ::Wave::_showDFReadersDrivers drivers .main_pane.wave.interior.cs.body.pw.wf 1
#    <4:/mtitcl/vsim/wave.tc_:3477: ::Wave::ShowDFDrivers .main_pane.wave.interior.cs.body.pw.wf 1
#    >3:eval:1: ::.main_pane.wave.interior.cs.body.pw.wf.tree Action .main_pane.wave causality_backtrace
#    <2:/mtitcl/vsim/wave.tc_:3432: ::namespace inscope ::Wave {.main_pane.wave.interior.cs.body.pw.wf.tree Action} .main_pane.wave causality_backtrace
#    >1:proc:2499: ::.vcop Action AllowActivation causality_backtrace
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is l.goncalves014@l3086089.
# 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:23:12 on Jun 18,2025
# vlog -reportprogress 300 -work work my_FPU.sv 
# -- Compiling package my_FPU_sv_unit
# -- Compiling module FPU
# 
# Top level modules:
# 	FPU
# End time: 08:23:12 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:23:12 on Jun 18,2025
# vlog -reportprogress 300 -work work tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 08:23:12 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:23:12 on Jun 18,2025, Elapsed time: 0:15:35
# Errors: 4, Warnings: 4
# vsim -voptargs="+acc" work.tb 
# Start time: 08:23:12 on Jun 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "FPU(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.my_FPU_sv_unit(fast)
# Loading work.FPU(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'status_out'. The port definition is at: my_FPU.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 11
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is l.goncalves014@l3086089.
# 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:34:50 on Jun 18,2025
# vlog -reportprogress 300 -work work my_FPU.sv 
# -- Compiling package my_FPU_sv_unit
# -- Compiling module FPU
# 
# Top level modules:
# 	FPU
# End time: 08:34:50 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:34:50 on Jun 18,2025
# vlog -reportprogress 300 -work work tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 08:34:50 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:34:50 on Jun 18,2025, Elapsed time: 0:11:38
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb 
# Start time: 08:34:50 on Jun 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "FPU(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.my_FPU_sv_unit(fast)
# Loading work.FPU(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'status_out'. The port definition is at: my_FPU.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 11
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/l.goncalves014/Desktop/SD---FPUs/src/wave.do
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is l.goncalves014@l3086089.
# 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:43:09 on Jun 18,2025
# vlog -reportprogress 300 -work work my_FPU.sv 
# ** Error: (vlog-13069) my_FPU.sv(89): near "end": syntax error, unexpected end, expecting ';'.
# ** Error: (vlog-13069) my_FPU.sv(139): near "else": syntax error, unexpected else, expecting ';'.
# End time: 08:43:09 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/questa/2023.4/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/questa/2023.4/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work my_FPU.sv"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is l.goncalves014@l3086089.
# 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:43:47 on Jun 18,2025
# vlog -reportprogress 300 -work work my_FPU.sv 
# -- Compiling package my_FPU_sv_unit
# -- Compiling module FPU
# 
# Top level modules:
# 	FPU
# End time: 08:43:47 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:43:47 on Jun 18,2025
# vlog -reportprogress 300 -work work tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 08:43:47 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:43:47 on Jun 18,2025, Elapsed time: 0:08:57
# Errors: 1, Warnings: 2
# vsim -voptargs="+acc" work.tb 
# Start time: 08:43:47 on Jun 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "FPU(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.my_FPU_sv_unit(fast)
# Loading work.FPU(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'status_out'. The port definition is at: my_FPU.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 11
add wave -position end  sim:/tb/dut/sign_A
add wave -position end  sim:/tb/dut/sign_B
add wave -position end  sim:/tb/dut/sign_OUT
add wave -position end  sim:/tb/dut/carry
add wave -position end  sim:/tb/dut/compare
add wave -position end  sim:/tb/dut/mant_TMP
add wave -position end  sim:/tb/dut/mant_OUT
add wave -position end  sim:/tb/dut/exp_A
add wave -position end  sim:/tb/dut/exp_B
add wave -position end  sim:/tb/dut/exp_TMP
add wave -position end  sim:/tb/dut/exp_OUT
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/l.goncalves014/Desktop/SD---FPUs/src/wave.do
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is l.goncalves014@l3086089.
# 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:47:14 on Jun 18,2025
# vlog -reportprogress 300 -work work my_FPU.sv 
# -- Compiling package my_FPU_sv_unit
# -- Compiling module FPU
# 
# Top level modules:
# 	FPU
# End time: 08:47:14 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:47:14 on Jun 18,2025
# vlog -reportprogress 300 -work work tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 08:47:15 on Jun 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 08:47:15 on Jun 18,2025, Elapsed time: 0:03:28
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb 
# Start time: 08:47:15 on Jun 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.my_FPU_sv_unit(fast)
# Loading work.FPU(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'status_out'. The port definition is at: my_FPU.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 11
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is l.goncalves014@l3086089.
# 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 08:59:36 on Jun 18,2025
# vlog -reportprogress 300 -work work my_FPU.sv 
# ** Error: (vlog-13069) my_FPU.sv(75): near "always_comb": syntax error, unexpected "SystemVerilog keyword 'always_comb'".
# ** Error: (vlog-13069) my_FPU.sv(154): near "end": syntax error, unexpected end.
# End time: 08:59:36 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/questa/2023.4/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/questa/2023.4/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work my_FPU.sv"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is l.goncalves014@l3086089.
# 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:00:14 on Jun 18,2025
# vlog -reportprogress 300 -work work my_FPU.sv 
# -- Compiling package my_FPU_sv_unit
# -- Compiling module FPU
# 
# Top level modules:
# 	FPU
# End time: 09:00:14 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:00:14 on Jun 18,2025
# vlog -reportprogress 300 -work work tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:00:14 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:00:14 on Jun 18,2025, Elapsed time: 0:12:59
# Errors: 1, Warnings: 1
# vsim -voptargs="+acc" work.tb 
# Start time: 09:00:14 on Jun 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "FPU(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.my_FPU_sv_unit(fast)
# Loading work.FPU(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'status_out'. The port definition is at: my_FPU.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 11
add wave -position 10  sim:/tb/dut/mant_A
add wave -position 11  sim:/tb/dut/mant_B
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/l.goncalves014/Desktop/SD---FPUs/src/wave.do
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is l.goncalves014@l3086089.
# 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:01:56 on Jun 18,2025
# vlog -reportprogress 300 -work work my_FPU.sv 
# -- Compiling package my_FPU_sv_unit
# -- Compiling module FPU
# 
# Top level modules:
# 	FPU
# End time: 09:01:56 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 09:01:56 on Jun 18,2025
# vlog -reportprogress 300 -work work tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:01:56 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:01:56 on Jun 18,2025, Elapsed time: 0:01:42
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb 
# Start time: 09:01:56 on Jun 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.my_FPU_sv_unit(fast)
# Loading work.FPU(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'status_out'. The port definition is at: my_FPU.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: tb.sv Line: 11
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/l.goncalves014/Desktop/SD---FPUs/src/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/l.goncalves014/Desktop/SD---FPUs/src/wave.do
