0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/berkay/vprojects/FullAdder/FullAdder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/berkay/vprojects/FullAdder/FullAdder.srcs/sim_1/new/testBenchFullAdder.sv,1647977966,systemVerilog,,,,testBenchFullAdder,,uvm,,,,,,
C:/Users/berkay/vprojects/FullAdder/FullAdder.srcs/sources_1/new/fullAdder.sv,1647977033,systemVerilog,,C:/Users/berkay/vprojects/FullAdder/FullAdder.srcs/sim_1/new/testBenchFullAdder.sv,,fullAdder,,uvm,,,,,,
