 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : if_id
Version: D-2010.03-SP5
Date   : Wed Mar 16 23:17:46 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U24/ZN (AOI221_X1)                       0.13       0.33 r
  U23/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U16/ZN (AOI221_X1)                       0.13       0.33 r
  U15/ZN (INV_X1)                          0.03       0.36 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U68/ZN (AOI221_X1)                       0.13       0.33 r
  U67/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U24/ZN (AOI221_X1)                       0.13       0.33 r
  U23/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U16/ZN (AOI221_X1)                       0.13       0.33 r
  U15/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U68/ZN (AOI221_X1)                       0.13       0.32 r
  U67/ZN (INV_X1)                          0.03       0.35 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U24/ZN (AOI221_X1)                       0.06       0.32 f
  U23/ZN (INV_X1)                          0.04       0.37 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U16/ZN (AOI221_X1)                       0.06       0.32 f
  U15/ZN (INV_X1)                          0.04       0.37 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U69/ZN (NOR2_X1)                         0.05       0.20 f
  U68/ZN (AOI221_X1)                       0.11       0.31 r
  U67/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U69/ZN (NOR2_X1)                         0.05       0.20 f
  U24/ZN (AOI221_X1)                       0.11       0.31 r
  U23/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U69/ZN (NOR2_X1)                         0.05       0.20 f
  U16/ZN (AOI221_X1)                       0.11       0.31 r
  U15/ZN (INV_X1)                          0.03       0.34 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U89/ZN (AOI22_X1)                        0.05       0.31 f
  U88/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U83/ZN (AOI22_X1)                        0.05       0.31 f
  U82/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U81/ZN (AOI22_X1)                        0.05       0.31 f
  U80/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U79/ZN (AOI22_X1)                        0.05       0.31 f
  U78/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U77/ZN (AOI22_X1)                        0.05       0.31 f
  U76/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U75/ZN (AOI22_X1)                        0.05       0.31 f
  U74/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U129/ZN (AOI22_X1)                       0.05       0.31 f
  U128/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U125/ZN (AOI22_X1)                       0.05       0.31 f
  U124/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U97/ZN (AOI22_X1)                        0.05       0.31 f
  U96/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U95/ZN (AOI22_X1)                        0.05       0.31 f
  U94/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U93/ZN (AOI22_X1)                        0.05       0.31 f
  U92/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U91/ZN (AOI22_X1)                        0.05       0.31 f
  U90/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U87/ZN (AOI22_X1)                        0.05       0.31 f
  U86/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U85/ZN (AOI22_X1)                        0.05       0.31 f
  U84/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U14/ZN (AOI22_X1)                        0.05       0.31 f
  U13/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U32/ZN (AOI22_X1)                        0.05       0.31 f
  U31/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U30/ZN (AOI22_X1)                        0.05       0.31 f
  U29/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U26/ZN (AOI22_X1)                        0.05       0.31 f
  U25/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U22/ZN (AOI22_X1)                        0.05       0.31 f
  U21/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U24/ZN (AOI221_X1)                       0.13       0.31 r
  U23/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U16/ZN (AOI221_X1)                       0.13       0.31 r
  U15/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U68/ZN (AOI221_X1)                       0.06       0.32 f
  U67/ZN (INV_X1)                          0.04       0.36 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U24/ZN (AOI221_X1)                       0.06       0.32 f
  U23/ZN (INV_X1)                          0.04       0.36 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U16/ZN (AOI221_X1)                       0.06       0.32 f
  U15/ZN (INV_X1)                          0.04       0.36 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U69/ZN (NOR2_X1)                         0.05       0.19 f
  U68/ZN (AOI221_X1)                       0.11       0.30 r
  U67/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U69/ZN (NOR2_X1)                         0.05       0.19 f
  U24/ZN (AOI221_X1)                       0.11       0.30 r
  U23/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U69/ZN (NOR2_X1)                         0.05       0.19 f
  U16/ZN (AOI221_X1)                       0.11       0.30 r
  U15/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U68/ZN (AOI221_X1)                       0.13       0.30 r
  U67/ZN (INV_X1)                          0.03       0.33 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U133/ZN (AOI22_X1)                       0.05       0.31 f
  U132/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U111/ZN (AOI22_X1)                       0.05       0.31 f
  U110/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U131/ZN (AOI22_X1)                       0.05       0.31 f
  U130/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U127/ZN (AOI22_X1)                       0.05       0.31 f
  U126/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U123/ZN (AOI22_X1)                       0.05       0.31 f
  U122/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U121/ZN (AOI22_X1)                       0.05       0.31 f
  U120/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U119/ZN (AOI22_X1)                       0.05       0.31 f
  U118/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U117/ZN (AOI22_X1)                       0.05       0.31 f
  U116/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U115/ZN (AOI22_X1)                       0.05       0.31 f
  U114/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U113/ZN (AOI22_X1)                       0.05       0.31 f
  U112/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U109/ZN (AOI22_X1)                       0.05       0.31 f
  U108/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U107/ZN (AOI22_X1)                       0.05       0.31 f
  U106/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U105/ZN (AOI22_X1)                       0.05       0.31 f
  U104/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U103/ZN (AOI22_X1)                       0.05       0.31 f
  U102/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U101/ZN (AOI22_X1)                       0.05       0.31 f
  U100/ZN (INV_X1)                         0.04       0.35 r
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U99/ZN (AOI22_X1)                        0.05       0.31 f
  U98/ZN (INV_X1)                          0.04       0.35 r
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U12/ZN (AOI22_X1)                        0.05       0.31 f
  U11/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U8/ZN (AOI22_X1)                         0.05       0.31 f
  U7/ZN (INV_X1)                           0.04       0.35 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U6/ZN (AOI22_X1)                         0.05       0.31 f
  U5/ZN (INV_X1)                           0.04       0.35 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U145/ZN (INV_X4)                         0.09       0.26 r
  U34/ZN (AOI22_X1)                        0.05       0.31 f
  U33/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U89/ZN (AOI22_X1)                        0.05       0.31 f
  U88/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U83/ZN (AOI22_X1)                        0.05       0.31 f
  U82/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U81/ZN (AOI22_X1)                        0.05       0.31 f
  U80/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U79/ZN (AOI22_X1)                        0.05       0.31 f
  U78/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U77/ZN (AOI22_X1)                        0.05       0.31 f
  U76/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U75/ZN (AOI22_X1)                        0.05       0.31 f
  U74/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U129/ZN (AOI22_X1)                       0.05       0.31 f
  U128/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U125/ZN (AOI22_X1)                       0.05       0.31 f
  U124/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U97/ZN (AOI22_X1)                        0.05       0.31 f
  U96/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U95/ZN (AOI22_X1)                        0.05       0.31 f
  U94/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U93/ZN (AOI22_X1)                        0.05       0.31 f
  U92/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U91/ZN (AOI22_X1)                        0.05       0.31 f
  U90/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U87/ZN (AOI22_X1)                        0.05       0.31 f
  U86/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U85/ZN (AOI22_X1)                        0.05       0.31 f
  U84/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U14/ZN (AOI22_X1)                        0.05       0.31 f
  U13/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U32/ZN (AOI22_X1)                        0.05       0.31 f
  U31/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U30/ZN (AOI22_X1)                        0.05       0.31 f
  U29/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U26/ZN (AOI22_X1)                        0.05       0.31 f
  U25/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U22/ZN (AOI22_X1)                        0.05       0.31 f
  U21/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U73/ZN (AOI22_X1)                        0.05       0.30 f
  U72/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U71/ZN (AOI22_X1)                        0.05       0.30 f
  U70/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U46/ZN (AOI22_X1)                        0.05       0.30 f
  U45/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U18/ZN (AOI22_X1)                        0.05       0.30 f
  U17/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U10/ZN (AOI22_X1)                        0.05       0.30 f
  U9/ZN (INV_X1)                           0.04       0.34 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U66/ZN (AOI22_X1)                        0.05       0.30 f
  U65/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U64/ZN (AOI22_X1)                        0.05       0.30 f
  U63/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U62/ZN (AOI22_X1)                        0.05       0.30 f
  U61/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U60/ZN (AOI22_X1)                        0.05       0.30 f
  U59/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U58/ZN (AOI22_X1)                        0.05       0.30 f
  U57/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U56/ZN (AOI22_X1)                        0.05       0.30 f
  U55/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U54/ZN (AOI22_X1)                        0.05       0.30 f
  U53/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U52/ZN (AOI22_X1)                        0.05       0.30 f
  U51/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U50/ZN (AOI22_X1)                        0.05       0.30 f
  U49/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U48/ZN (AOI22_X1)                        0.05       0.30 f
  U47/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U44/ZN (AOI22_X1)                        0.05       0.30 f
  U43/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U42/ZN (AOI22_X1)                        0.05       0.30 f
  U41/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U40/ZN (AOI22_X1)                        0.05       0.30 f
  U39/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U38/ZN (AOI22_X1)                        0.05       0.30 f
  U37/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U36/ZN (AOI22_X1)                        0.05       0.30 f
  U35/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U28/ZN (AOI22_X1)                        0.05       0.30 f
  U27/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U20/ZN (AOI22_X1)                        0.05       0.30 f
  U19/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U68/ZN (AOI221_X1)                       0.06       0.31 f
  U67/ZN (INV_X1)                          0.04       0.35 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U24/ZN (AOI221_X1)                       0.13       0.30 r
  U23/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U16/ZN (AOI221_X1)                       0.13       0.30 r
  U15/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U133/ZN (AOI22_X1)                       0.05       0.30 f
  U132/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U111/ZN (AOI22_X1)                       0.05       0.30 f
  U110/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U131/ZN (AOI22_X1)                       0.05       0.30 f
  U130/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U127/ZN (AOI22_X1)                       0.05       0.30 f
  U126/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U123/ZN (AOI22_X1)                       0.05       0.30 f
  U122/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U121/ZN (AOI22_X1)                       0.05       0.30 f
  U120/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U119/ZN (AOI22_X1)                       0.05       0.30 f
  U118/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U117/ZN (AOI22_X1)                       0.05       0.30 f
  U116/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U115/ZN (AOI22_X1)                       0.05       0.30 f
  U114/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U113/ZN (AOI22_X1)                       0.05       0.30 f
  U112/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U109/ZN (AOI22_X1)                       0.05       0.30 f
  U108/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U107/ZN (AOI22_X1)                       0.05       0.30 f
  U106/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U105/ZN (AOI22_X1)                       0.05       0.30 f
  U104/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U103/ZN (AOI22_X1)                       0.05       0.30 f
  U102/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U101/ZN (AOI22_X1)                       0.05       0.30 f
  U100/ZN (INV_X1)                         0.04       0.34 r
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U99/ZN (AOI22_X1)                        0.05       0.30 f
  U98/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U12/ZN (AOI22_X1)                        0.05       0.30 f
  U11/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U8/ZN (AOI22_X1)                         0.05       0.30 f
  U7/ZN (INV_X1)                           0.04       0.34 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U6/ZN (AOI22_X1)                         0.05       0.30 f
  U5/ZN (INV_X1)                           0.04       0.34 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U145/ZN (INV_X4)                         0.09       0.25 r
  U34/ZN (AOI22_X1)                        0.05       0.30 f
  U33/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U68/ZN (AOI221_X1)                       0.13       0.29 r
  U67/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U73/ZN (AOI22_X1)                        0.05       0.30 f
  U72/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U71/ZN (AOI22_X1)                        0.05       0.30 f
  U70/ZN (INV_X1)                          0.04       0.34 r
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U46/ZN (AOI22_X1)                        0.05       0.30 f
  U45/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U18/ZN (AOI22_X1)                        0.05       0.30 f
  U17/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U10/ZN (AOI22_X1)                        0.05       0.30 f
  U9/ZN (INV_X1)                           0.04       0.34 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U66/ZN (AOI22_X1)                        0.05       0.30 f
  U65/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U64/ZN (AOI22_X1)                        0.05       0.30 f
  U63/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U62/ZN (AOI22_X1)                        0.05       0.30 f
  U61/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U60/ZN (AOI22_X1)                        0.05       0.30 f
  U59/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U58/ZN (AOI22_X1)                        0.05       0.30 f
  U57/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U56/ZN (AOI22_X1)                        0.05       0.30 f
  U55/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U54/ZN (AOI22_X1)                        0.05       0.30 f
  U53/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U52/ZN (AOI22_X1)                        0.05       0.30 f
  U51/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U50/ZN (AOI22_X1)                        0.05       0.30 f
  U49/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U48/ZN (AOI22_X1)                        0.05       0.30 f
  U47/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U44/ZN (AOI22_X1)                        0.05       0.30 f
  U43/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U42/ZN (AOI22_X1)                        0.05       0.30 f
  U41/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U40/ZN (AOI22_X1)                        0.05       0.30 f
  U39/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U38/ZN (AOI22_X1)                        0.05       0.30 f
  U37/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U36/ZN (AOI22_X1)                        0.05       0.30 f
  U35/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U28/ZN (AOI22_X1)                        0.05       0.30 f
  U27/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U138/ZN (INV_X4)                         0.01       0.16 f
  U143/ZN (INV_X4)                         0.09       0.25 r
  U20/ZN (AOI22_X1)                        0.05       0.30 f
  U19/ZN (INV_X1)                          0.04       0.34 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U89/ZN (AOI22_X1)                        0.10       0.30 r
  U88/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U83/ZN (AOI22_X1)                        0.10       0.30 r
  U82/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U81/ZN (AOI22_X1)                        0.10       0.30 r
  U80/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U79/ZN (AOI22_X1)                        0.10       0.30 r
  U78/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U77/ZN (AOI22_X1)                        0.10       0.30 r
  U76/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U75/ZN (AOI22_X1)                        0.10       0.30 r
  U74/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U129/ZN (AOI22_X1)                       0.10       0.30 r
  U128/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U125/ZN (AOI22_X1)                       0.10       0.30 r
  U124/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U97/ZN (AOI22_X1)                        0.10       0.30 r
  U96/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U95/ZN (AOI22_X1)                        0.10       0.30 r
  U94/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U93/ZN (AOI22_X1)                        0.10       0.30 r
  U92/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U91/ZN (AOI22_X1)                        0.10       0.30 r
  U90/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U87/ZN (AOI22_X1)                        0.10       0.30 r
  U86/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U85/ZN (AOI22_X1)                        0.10       0.30 r
  U84/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U14/ZN (AOI22_X1)                        0.10       0.30 r
  U13/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U32/ZN (AOI22_X1)                        0.10       0.30 r
  U31/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U30/ZN (AOI22_X1)                        0.10       0.30 r
  U29/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U26/ZN (AOI22_X1)                        0.10       0.30 r
  U25/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U22/ZN (AOI22_X1)                        0.10       0.30 r
  U21/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U133/ZN (AOI22_X1)                       0.09       0.29 r
  U132/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U111/ZN (AOI22_X1)                       0.09       0.29 r
  U110/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U131/ZN (AOI22_X1)                       0.09       0.29 r
  U130/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U127/ZN (AOI22_X1)                       0.09       0.29 r
  U126/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U123/ZN (AOI22_X1)                       0.09       0.29 r
  U122/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U121/ZN (AOI22_X1)                       0.09       0.29 r
  U120/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U119/ZN (AOI22_X1)                       0.09       0.29 r
  U118/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U117/ZN (AOI22_X1)                       0.09       0.29 r
  U116/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U115/ZN (AOI22_X1)                       0.09       0.29 r
  U114/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U113/ZN (AOI22_X1)                       0.09       0.29 r
  U112/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U109/ZN (AOI22_X1)                       0.09       0.29 r
  U108/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U107/ZN (AOI22_X1)                       0.09       0.29 r
  U106/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U105/ZN (AOI22_X1)                       0.09       0.29 r
  U104/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U103/ZN (AOI22_X1)                       0.09       0.29 r
  U102/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U101/ZN (AOI22_X1)                       0.09       0.29 r
  U100/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U99/ZN (AOI22_X1)                        0.09       0.29 r
  U98/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U12/ZN (AOI22_X1)                        0.09       0.29 r
  U11/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U8/ZN (AOI22_X1)                         0.09       0.29 r
  U7/ZN (INV_X1)                           0.03       0.32 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U6/ZN (AOI22_X1)                         0.09       0.29 r
  U5/ZN (INV_X1)                           0.03       0.32 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.20 f
  U34/ZN (AOI22_X1)                        0.09       0.29 r
  U33/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U89/ZN (AOI22_X1)                        0.10       0.29 r
  U88/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U83/ZN (AOI22_X1)                        0.10       0.29 r
  U82/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U81/ZN (AOI22_X1)                        0.10       0.29 r
  U80/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U79/ZN (AOI22_X1)                        0.10       0.29 r
  U78/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U77/ZN (AOI22_X1)                        0.10       0.29 r
  U76/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U75/ZN (AOI22_X1)                        0.10       0.29 r
  U74/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U129/ZN (AOI22_X1)                       0.10       0.29 r
  U128/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U125/ZN (AOI22_X1)                       0.10       0.29 r
  U124/ZN (INV_X1)                         0.03       0.32 f
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U97/ZN (AOI22_X1)                        0.10       0.29 r
  U96/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U95/ZN (AOI22_X1)                        0.10       0.29 r
  U94/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U93/ZN (AOI22_X1)                        0.10       0.29 r
  U92/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U91/ZN (AOI22_X1)                        0.10       0.29 r
  U90/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U87/ZN (AOI22_X1)                        0.10       0.29 r
  U86/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U85/ZN (AOI22_X1)                        0.10       0.29 r
  U84/ZN (INV_X1)                          0.03       0.32 f
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U14/ZN (AOI22_X1)                        0.10       0.29 r
  U13/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U32/ZN (AOI22_X1)                        0.10       0.29 r
  U31/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U30/ZN (AOI22_X1)                        0.10       0.29 r
  U29/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U26/ZN (AOI22_X1)                        0.10       0.29 r
  U25/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U22/ZN (AOI22_X1)                        0.10       0.29 r
  U21/ZN (INV_X1)                          0.03       0.32 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U135/ZN (OAI21_X1)                       0.04       0.08 f
  U134/ZN (INV_X1)                         0.07       0.15 r
  U142/ZN (INV_X4)                         0.02       0.17 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U4/ZN (AOI21_X1)                         0.04       0.30 f
  U3/ZN (INV_X1)                           0.04       0.34 r
  valid_q_reg/D (DFFS_X1)                  0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U133/ZN (AOI22_X1)                       0.09       0.29 r
  U132/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U111/ZN (AOI22_X1)                       0.09       0.29 r
  U110/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U131/ZN (AOI22_X1)                       0.09       0.29 r
  U130/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U127/ZN (AOI22_X1)                       0.09       0.29 r
  U126/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U123/ZN (AOI22_X1)                       0.09       0.29 r
  U122/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U121/ZN (AOI22_X1)                       0.09       0.29 r
  U120/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U119/ZN (AOI22_X1)                       0.09       0.29 r
  U118/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U117/ZN (AOI22_X1)                       0.09       0.29 r
  U116/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U115/ZN (AOI22_X1)                       0.09       0.29 r
  U114/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U113/ZN (AOI22_X1)                       0.09       0.29 r
  U112/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U109/ZN (AOI22_X1)                       0.09       0.29 r
  U108/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U107/ZN (AOI22_X1)                       0.09       0.29 r
  U106/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U105/ZN (AOI22_X1)                       0.09       0.29 r
  U104/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U103/ZN (AOI22_X1)                       0.09       0.29 r
  U102/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U101/ZN (AOI22_X1)                       0.09       0.29 r
  U100/ZN (INV_X1)                         0.03       0.31 f
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U99/ZN (AOI22_X1)                        0.09       0.29 r
  U98/ZN (INV_X1)                          0.03       0.31 f
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U12/ZN (AOI22_X1)                        0.09       0.29 r
  U11/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U8/ZN (AOI22_X1)                         0.09       0.29 r
  U7/ZN (INV_X1)                           0.03       0.31 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U6/ZN (AOI22_X1)                         0.09       0.29 r
  U5/ZN (INV_X1)                           0.03       0.31 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U145/ZN (INV_X4)                         0.05       0.19 f
  U34/ZN (AOI22_X1)                        0.09       0.29 r
  U33/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U73/ZN (AOI22_X1)                        0.10       0.29 r
  U72/ZN (INV_X1)                          0.03       0.31 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U71/ZN (AOI22_X1)                        0.10       0.29 r
  U70/ZN (INV_X1)                          0.03       0.31 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U46/ZN (AOI22_X1)                        0.10       0.29 r
  U45/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U18/ZN (AOI22_X1)                        0.10       0.29 r
  U17/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U10/ZN (AOI22_X1)                        0.10       0.29 r
  U9/ZN (INV_X1)                           0.03       0.31 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U66/ZN (AOI22_X1)                        0.10       0.29 r
  U65/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U64/ZN (AOI22_X1)                        0.10       0.29 r
  U63/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U62/ZN (AOI22_X1)                        0.10       0.29 r
  U61/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U60/ZN (AOI22_X1)                        0.10       0.29 r
  U59/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U58/ZN (AOI22_X1)                        0.10       0.29 r
  U57/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U56/ZN (AOI22_X1)                        0.10       0.29 r
  U55/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U54/ZN (AOI22_X1)                        0.10       0.29 r
  U53/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U52/ZN (AOI22_X1)                        0.10       0.29 r
  U51/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U50/ZN (AOI22_X1)                        0.10       0.29 r
  U49/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U48/ZN (AOI22_X1)                        0.10       0.29 r
  U47/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U44/ZN (AOI22_X1)                        0.10       0.29 r
  U43/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U42/ZN (AOI22_X1)                        0.10       0.29 r
  U41/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U40/ZN (AOI22_X1)                        0.10       0.29 r
  U39/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U38/ZN (AOI22_X1)                        0.10       0.29 r
  U37/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U36/ZN (AOI22_X1)                        0.10       0.29 r
  U35/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U28/ZN (AOI22_X1)                        0.10       0.29 r
  U27/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U20/ZN (AOI22_X1)                        0.10       0.29 r
  U19/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U135/ZN (OAI21_X1)                       0.04       0.07 f
  U134/ZN (INV_X1)                         0.07       0.14 r
  U142/ZN (INV_X4)                         0.02       0.16 f
  U144/ZN (INV_X4)                         0.09       0.26 r
  U4/ZN (AOI21_X1)                         0.04       0.29 f
  U3/ZN (INV_X1)                           0.04       0.33 r
  valid_q_reg/D (DFFS_X1)                  0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U73/ZN (AOI22_X1)                        0.10       0.28 r
  U72/ZN (INV_X1)                          0.03       0.31 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U71/ZN (AOI22_X1)                        0.10       0.28 r
  U70/ZN (INV_X1)                          0.03       0.31 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U46/ZN (AOI22_X1)                        0.10       0.28 r
  U45/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U18/ZN (AOI22_X1)                        0.10       0.28 r
  U17/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U10/ZN (AOI22_X1)                        0.10       0.28 r
  U9/ZN (INV_X1)                           0.03       0.31 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U66/ZN (AOI22_X1)                        0.10       0.28 r
  U65/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U64/ZN (AOI22_X1)                        0.10       0.28 r
  U63/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U62/ZN (AOI22_X1)                        0.10       0.28 r
  U61/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U60/ZN (AOI22_X1)                        0.10       0.28 r
  U59/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U58/ZN (AOI22_X1)                        0.10       0.28 r
  U57/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U56/ZN (AOI22_X1)                        0.10       0.28 r
  U55/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U54/ZN (AOI22_X1)                        0.10       0.28 r
  U53/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U52/ZN (AOI22_X1)                        0.10       0.28 r
  U51/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U50/ZN (AOI22_X1)                        0.10       0.28 r
  U49/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U48/ZN (AOI22_X1)                        0.10       0.28 r
  U47/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U44/ZN (AOI22_X1)                        0.10       0.28 r
  U43/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U42/ZN (AOI22_X1)                        0.10       0.28 r
  U41/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U40/ZN (AOI22_X1)                        0.10       0.28 r
  U39/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U38/ZN (AOI22_X1)                        0.10       0.28 r
  U37/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U36/ZN (AOI22_X1)                        0.10       0.28 r
  U35/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U28/ZN (AOI22_X1)                        0.10       0.28 r
  U27/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U138/ZN (INV_X4)                         0.02       0.14 r
  U143/ZN (INV_X4)                         0.05       0.19 f
  U20/ZN (AOI22_X1)                        0.10       0.28 r
  U19/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U89/ZN (AOI22_X1)                        0.10       0.27 r
  U88/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U83/ZN (AOI22_X1)                        0.10       0.27 r
  U82/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U81/ZN (AOI22_X1)                        0.10       0.27 r
  U80/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U79/ZN (AOI22_X1)                        0.10       0.27 r
  U78/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U77/ZN (AOI22_X1)                        0.10       0.27 r
  U76/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U75/ZN (AOI22_X1)                        0.10       0.27 r
  U74/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U129/ZN (AOI22_X1)                       0.10       0.27 r
  U128/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U125/ZN (AOI22_X1)                       0.10       0.27 r
  U124/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U97/ZN (AOI22_X1)                        0.10       0.27 r
  U96/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U95/ZN (AOI22_X1)                        0.10       0.27 r
  U94/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U93/ZN (AOI22_X1)                        0.10       0.27 r
  U92/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U91/ZN (AOI22_X1)                        0.10       0.27 r
  U90/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U87/ZN (AOI22_X1)                        0.10       0.27 r
  U86/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U85/ZN (AOI22_X1)                        0.10       0.27 r
  U84/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U14/ZN (AOI22_X1)                        0.10       0.27 r
  U13/ZN (INV_X1)                          0.03       0.30 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U32/ZN (AOI22_X1)                        0.10       0.27 r
  U31/ZN (INV_X1)                          0.03       0.30 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U30/ZN (AOI22_X1)                        0.10       0.27 r
  U29/ZN (INV_X1)                          0.03       0.30 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U26/ZN (AOI22_X1)                        0.10       0.27 r
  U25/ZN (INV_X1)                          0.03       0.30 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U22/ZN (AOI22_X1)                        0.10       0.27 r
  U21/ZN (INV_X1)                          0.03       0.30 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U133/ZN (AOI22_X1)                       0.09       0.27 r
  U132/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U111/ZN (AOI22_X1)                       0.09       0.27 r
  U110/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U131/ZN (AOI22_X1)                       0.09       0.27 r
  U130/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U127/ZN (AOI22_X1)                       0.09       0.27 r
  U126/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U123/ZN (AOI22_X1)                       0.09       0.27 r
  U122/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U121/ZN (AOI22_X1)                       0.09       0.27 r
  U120/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U119/ZN (AOI22_X1)                       0.09       0.27 r
  U118/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U117/ZN (AOI22_X1)                       0.09       0.27 r
  U116/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U115/ZN (AOI22_X1)                       0.09       0.27 r
  U114/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U113/ZN (AOI22_X1)                       0.09       0.27 r
  U112/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U109/ZN (AOI22_X1)                       0.09       0.27 r
  U108/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U107/ZN (AOI22_X1)                       0.09       0.27 r
  U106/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U105/ZN (AOI22_X1)                       0.09       0.27 r
  U104/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U103/ZN (AOI22_X1)                       0.09       0.27 r
  U102/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U101/ZN (AOI22_X1)                       0.09       0.27 r
  U100/ZN (INV_X1)                         0.03       0.30 f
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U99/ZN (AOI22_X1)                        0.09       0.27 r
  U98/ZN (INV_X1)                          0.03       0.30 f
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U12/ZN (AOI22_X1)                        0.09       0.27 r
  U11/ZN (INV_X1)                          0.03       0.30 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U8/ZN (AOI22_X1)                         0.09       0.27 r
  U7/ZN (INV_X1)                           0.03       0.30 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U6/ZN (AOI22_X1)                         0.09       0.27 r
  U5/ZN (INV_X1)                           0.03       0.30 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U145/ZN (INV_X4)                         0.05       0.18 f
  U34/ZN (AOI22_X1)                        0.09       0.27 r
  U33/ZN (INV_X1)                          0.03       0.30 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U73/ZN (AOI22_X1)                        0.10       0.26 r
  U72/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U71/ZN (AOI22_X1)                        0.10       0.26 r
  U70/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U46/ZN (AOI22_X1)                        0.10       0.26 r
  U45/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U18/ZN (AOI22_X1)                        0.10       0.26 r
  U17/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U10/ZN (AOI22_X1)                        0.10       0.26 r
  U9/ZN (INV_X1)                           0.03       0.29 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U66/ZN (AOI22_X1)                        0.10       0.26 r
  U65/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U64/ZN (AOI22_X1)                        0.10       0.26 r
  U63/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U62/ZN (AOI22_X1)                        0.10       0.26 r
  U61/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U60/ZN (AOI22_X1)                        0.10       0.26 r
  U59/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U58/ZN (AOI22_X1)                        0.10       0.26 r
  U57/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U56/ZN (AOI22_X1)                        0.10       0.26 r
  U55/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U54/ZN (AOI22_X1)                        0.10       0.26 r
  U53/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U52/ZN (AOI22_X1)                        0.10       0.26 r
  U51/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U50/ZN (AOI22_X1)                        0.10       0.26 r
  U49/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U48/ZN (AOI22_X1)                        0.10       0.26 r
  U47/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U44/ZN (AOI22_X1)                        0.10       0.26 r
  U43/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U42/ZN (AOI22_X1)                        0.10       0.26 r
  U41/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U40/ZN (AOI22_X1)                        0.10       0.26 r
  U39/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U38/ZN (AOI22_X1)                        0.10       0.26 r
  U37/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U36/ZN (AOI22_X1)                        0.10       0.26 r
  U35/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U28/ZN (AOI22_X1)                        0.10       0.26 r
  U27/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U138/ZN (INV_X4)                         0.02       0.12 r
  U143/ZN (INV_X4)                         0.05       0.17 f
  U20/ZN (AOI22_X1)                        0.10       0.26 r
  U19/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U89/ZN (AOI22_X1)                        0.10       0.26 r
  U88/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U83/ZN (AOI22_X1)                        0.10       0.26 r
  U82/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U81/ZN (AOI22_X1)                        0.10       0.26 r
  U80/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U79/ZN (AOI22_X1)                        0.10       0.26 r
  U78/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U77/ZN (AOI22_X1)                        0.10       0.26 r
  U76/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U75/ZN (AOI22_X1)                        0.10       0.26 r
  U74/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U129/ZN (AOI22_X1)                       0.10       0.26 r
  U128/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U125/ZN (AOI22_X1)                       0.10       0.26 r
  U124/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U97/ZN (AOI22_X1)                        0.10       0.26 r
  U96/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U95/ZN (AOI22_X1)                        0.10       0.26 r
  U94/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U93/ZN (AOI22_X1)                        0.10       0.26 r
  U92/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U91/ZN (AOI22_X1)                        0.10       0.26 r
  U90/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U87/ZN (AOI22_X1)                        0.10       0.26 r
  U86/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U85/ZN (AOI22_X1)                        0.10       0.26 r
  U84/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U14/ZN (AOI22_X1)                        0.10       0.26 r
  U13/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U32/ZN (AOI22_X1)                        0.10       0.26 r
  U31/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U30/ZN (AOI22_X1)                        0.10       0.26 r
  U29/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U26/ZN (AOI22_X1)                        0.10       0.26 r
  U25/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U22/ZN (AOI22_X1)                        0.10       0.26 r
  U21/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U24/ZN (AOI221_X1)                       0.06       0.27 f
  U23/ZN (INV_X1)                          0.04       0.31 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U16/ZN (AOI221_X1)                       0.06       0.27 f
  U15/ZN (INV_X1)                          0.04       0.31 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U69/ZN (NOR2_X1)                         0.05       0.14 f
  U68/ZN (AOI221_X1)                       0.11       0.25 r
  U67/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U69/ZN (NOR2_X1)                         0.05       0.14 f
  U24/ZN (AOI221_X1)                       0.11       0.25 r
  U23/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U69/ZN (NOR2_X1)                         0.05       0.14 f
  U16/ZN (AOI221_X1)                       0.11       0.25 r
  U15/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U133/ZN (AOI22_X1)                       0.09       0.26 r
  U132/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U111/ZN (AOI22_X1)                       0.09       0.26 r
  U110/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U131/ZN (AOI22_X1)                       0.09       0.26 r
  U130/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U127/ZN (AOI22_X1)                       0.09       0.26 r
  U126/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U123/ZN (AOI22_X1)                       0.09       0.26 r
  U122/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U121/ZN (AOI22_X1)                       0.09       0.26 r
  U120/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U119/ZN (AOI22_X1)                       0.09       0.26 r
  U118/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U117/ZN (AOI22_X1)                       0.09       0.26 r
  U116/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U115/ZN (AOI22_X1)                       0.09       0.26 r
  U114/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U113/ZN (AOI22_X1)                       0.09       0.26 r
  U112/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U109/ZN (AOI22_X1)                       0.09       0.26 r
  U108/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U107/ZN (AOI22_X1)                       0.09       0.26 r
  U106/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U105/ZN (AOI22_X1)                       0.09       0.26 r
  U104/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U103/ZN (AOI22_X1)                       0.09       0.26 r
  U102/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U101/ZN (AOI22_X1)                       0.09       0.26 r
  U100/ZN (INV_X1)                         0.03       0.29 f
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U99/ZN (AOI22_X1)                        0.09       0.26 r
  U98/ZN (INV_X1)                          0.03       0.29 f
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U12/ZN (AOI22_X1)                        0.09       0.26 r
  U11/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U8/ZN (AOI22_X1)                         0.09       0.26 r
  U7/ZN (INV_X1)                           0.03       0.29 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U6/ZN (AOI22_X1)                         0.09       0.26 r
  U5/ZN (INV_X1)                           0.03       0.29 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U145/ZN (INV_X4)                         0.05       0.17 f
  U34/ZN (AOI22_X1)                        0.09       0.26 r
  U33/ZN (INV_X1)                          0.03       0.29 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U89/ZN (AOI22_X1)                        0.05       0.26 f
  U88/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U83/ZN (AOI22_X1)                        0.05       0.26 f
  U82/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U81/ZN (AOI22_X1)                        0.05       0.26 f
  U80/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U79/ZN (AOI22_X1)                        0.05       0.26 f
  U78/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U77/ZN (AOI22_X1)                        0.05       0.26 f
  U76/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U75/ZN (AOI22_X1)                        0.05       0.26 f
  U74/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U129/ZN (AOI22_X1)                       0.05       0.26 f
  U128/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U125/ZN (AOI22_X1)                       0.05       0.26 f
  U124/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U97/ZN (AOI22_X1)                        0.05       0.26 f
  U96/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U95/ZN (AOI22_X1)                        0.05       0.26 f
  U94/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U93/ZN (AOI22_X1)                        0.05       0.26 f
  U92/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U91/ZN (AOI22_X1)                        0.05       0.26 f
  U90/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U87/ZN (AOI22_X1)                        0.05       0.26 f
  U86/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U85/ZN (AOI22_X1)                        0.05       0.26 f
  U84/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U14/ZN (AOI22_X1)                        0.05       0.26 f
  U13/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U32/ZN (AOI22_X1)                        0.05       0.26 f
  U31/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U30/ZN (AOI22_X1)                        0.05       0.26 f
  U29/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U26/ZN (AOI22_X1)                        0.05       0.26 f
  U25/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U22/ZN (AOI22_X1)                        0.05       0.26 f
  U21/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U24/ZN (AOI221_X1)                       0.06       0.26 f
  U23/ZN (INV_X1)                          0.04       0.30 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U16/ZN (AOI221_X1)                       0.06       0.26 f
  U15/ZN (INV_X1)                          0.04       0.30 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U4/ZN (AOI21_X1)                         0.06       0.26 r
  U3/ZN (INV_X1)                           0.02       0.28 f
  valid_q_reg/D (DFFS_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U69/ZN (NOR2_X1)                         0.05       0.14 f
  U68/ZN (AOI221_X1)                       0.11       0.25 r
  U67/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U69/ZN (NOR2_X1)                         0.05       0.14 f
  U24/ZN (AOI221_X1)                       0.11       0.25 r
  U23/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U69/ZN (NOR2_X1)                         0.05       0.14 f
  U16/ZN (AOI221_X1)                       0.11       0.25 r
  U15/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U68/ZN (AOI221_X1)                       0.06       0.26 f
  U67/ZN (INV_X1)                          0.04       0.30 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U89/ZN (AOI22_X1)                        0.05       0.25 f
  U88/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U83/ZN (AOI22_X1)                        0.05       0.25 f
  U82/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U81/ZN (AOI22_X1)                        0.05       0.25 f
  U80/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U79/ZN (AOI22_X1)                        0.05       0.25 f
  U78/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U77/ZN (AOI22_X1)                        0.05       0.25 f
  U76/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U75/ZN (AOI22_X1)                        0.05       0.25 f
  U74/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U129/ZN (AOI22_X1)                       0.05       0.25 f
  U128/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U125/ZN (AOI22_X1)                       0.05       0.25 f
  U124/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U97/ZN (AOI22_X1)                        0.05       0.25 f
  U96/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U95/ZN (AOI22_X1)                        0.05       0.25 f
  U94/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U93/ZN (AOI22_X1)                        0.05       0.25 f
  U92/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U91/ZN (AOI22_X1)                        0.05       0.25 f
  U90/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U87/ZN (AOI22_X1)                        0.05       0.25 f
  U86/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U85/ZN (AOI22_X1)                        0.05       0.25 f
  U84/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U14/ZN (AOI22_X1)                        0.05       0.25 f
  U13/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U32/ZN (AOI22_X1)                        0.05       0.25 f
  U31/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U30/ZN (AOI22_X1)                        0.05       0.25 f
  U29/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U26/ZN (AOI22_X1)                        0.05       0.25 f
  U25/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U22/ZN (AOI22_X1)                        0.05       0.25 f
  U21/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U73/ZN (AOI22_X1)                        0.10       0.26 r
  U72/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U71/ZN (AOI22_X1)                        0.10       0.26 r
  U70/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U46/ZN (AOI22_X1)                        0.10       0.26 r
  U45/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U18/ZN (AOI22_X1)                        0.10       0.26 r
  U17/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U10/ZN (AOI22_X1)                        0.10       0.26 r
  U9/ZN (INV_X1)                           0.03       0.28 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U66/ZN (AOI22_X1)                        0.10       0.26 r
  U65/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U64/ZN (AOI22_X1)                        0.10       0.26 r
  U63/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U62/ZN (AOI22_X1)                        0.10       0.26 r
  U61/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U60/ZN (AOI22_X1)                        0.10       0.26 r
  U59/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U58/ZN (AOI22_X1)                        0.10       0.26 r
  U57/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U56/ZN (AOI22_X1)                        0.10       0.26 r
  U55/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U54/ZN (AOI22_X1)                        0.10       0.26 r
  U53/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U52/ZN (AOI22_X1)                        0.10       0.26 r
  U51/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U50/ZN (AOI22_X1)                        0.10       0.26 r
  U49/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U48/ZN (AOI22_X1)                        0.10       0.26 r
  U47/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U44/ZN (AOI22_X1)                        0.10       0.26 r
  U43/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U42/ZN (AOI22_X1)                        0.10       0.26 r
  U41/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U40/ZN (AOI22_X1)                        0.10       0.26 r
  U39/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U38/ZN (AOI22_X1)                        0.10       0.26 r
  U37/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U36/ZN (AOI22_X1)                        0.10       0.26 r
  U35/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U28/ZN (AOI22_X1)                        0.10       0.26 r
  U27/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U138/ZN (INV_X4)                         0.02       0.11 r
  U143/ZN (INV_X4)                         0.05       0.16 f
  U20/ZN (AOI22_X1)                        0.10       0.26 r
  U19/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U142/ZN (INV_X4)                         0.03       0.15 r
  U144/ZN (INV_X4)                         0.05       0.20 f
  U4/ZN (AOI21_X1)                         0.06       0.25 r
  U3/ZN (INV_X1)                           0.02       0.28 f
  valid_q_reg/D (DFFS_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U133/ZN (AOI22_X1)                       0.05       0.25 f
  U132/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U111/ZN (AOI22_X1)                       0.05       0.25 f
  U110/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U131/ZN (AOI22_X1)                       0.05       0.25 f
  U130/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U127/ZN (AOI22_X1)                       0.05       0.25 f
  U126/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U123/ZN (AOI22_X1)                       0.05       0.25 f
  U122/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U121/ZN (AOI22_X1)                       0.05       0.25 f
  U120/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U119/ZN (AOI22_X1)                       0.05       0.25 f
  U118/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U117/ZN (AOI22_X1)                       0.05       0.25 f
  U116/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U115/ZN (AOI22_X1)                       0.05       0.25 f
  U114/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U113/ZN (AOI22_X1)                       0.05       0.25 f
  U112/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U109/ZN (AOI22_X1)                       0.05       0.25 f
  U108/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U107/ZN (AOI22_X1)                       0.05       0.25 f
  U106/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U105/ZN (AOI22_X1)                       0.05       0.25 f
  U104/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U103/ZN (AOI22_X1)                       0.05       0.25 f
  U102/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U101/ZN (AOI22_X1)                       0.05       0.25 f
  U100/ZN (INV_X1)                         0.04       0.29 r
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U99/ZN (AOI22_X1)                        0.05       0.25 f
  U98/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U12/ZN (AOI22_X1)                        0.05       0.25 f
  U11/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U8/ZN (AOI22_X1)                         0.05       0.25 f
  U7/ZN (INV_X1)                           0.04       0.29 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U6/ZN (AOI22_X1)                         0.05       0.25 f
  U5/ZN (INV_X1)                           0.04       0.29 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U34/ZN (AOI22_X1)                        0.05       0.25 f
  U33/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U68/ZN (AOI221_X1)                       0.06       0.26 f
  U67/ZN (INV_X1)                          0.04       0.30 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U73/ZN (AOI22_X1)                        0.05       0.25 f
  U72/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U71/ZN (AOI22_X1)                        0.05       0.25 f
  U70/ZN (INV_X1)                          0.04       0.29 r
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U46/ZN (AOI22_X1)                        0.05       0.25 f
  U45/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U18/ZN (AOI22_X1)                        0.05       0.25 f
  U17/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U10/ZN (AOI22_X1)                        0.05       0.25 f
  U9/ZN (INV_X1)                           0.04       0.29 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U66/ZN (AOI22_X1)                        0.05       0.25 f
  U65/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U64/ZN (AOI22_X1)                        0.05       0.25 f
  U63/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U62/ZN (AOI22_X1)                        0.05       0.25 f
  U61/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U60/ZN (AOI22_X1)                        0.05       0.25 f
  U59/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U58/ZN (AOI22_X1)                        0.05       0.25 f
  U57/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U56/ZN (AOI22_X1)                        0.05       0.25 f
  U55/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U54/ZN (AOI22_X1)                        0.05       0.25 f
  U53/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U52/ZN (AOI22_X1)                        0.05       0.25 f
  U51/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U50/ZN (AOI22_X1)                        0.05       0.25 f
  U49/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U48/ZN (AOI22_X1)                        0.05       0.25 f
  U47/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U44/ZN (AOI22_X1)                        0.05       0.25 f
  U43/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U42/ZN (AOI22_X1)                        0.05       0.25 f
  U41/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U40/ZN (AOI22_X1)                        0.05       0.25 f
  U39/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U38/ZN (AOI22_X1)                        0.05       0.25 f
  U37/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U36/ZN (AOI22_X1)                        0.05       0.25 f
  U35/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U28/ZN (AOI22_X1)                        0.05       0.25 f
  U27/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.11 f
  U143/ZN (INV_X4)                         0.09       0.20 r
  U20/ZN (AOI22_X1)                        0.05       0.25 f
  U19/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U133/ZN (AOI22_X1)                       0.05       0.25 f
  U132/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U111/ZN (AOI22_X1)                       0.05       0.25 f
  U110/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U131/ZN (AOI22_X1)                       0.05       0.25 f
  U130/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U127/ZN (AOI22_X1)                       0.05       0.25 f
  U126/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U123/ZN (AOI22_X1)                       0.05       0.25 f
  U122/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U121/ZN (AOI22_X1)                       0.05       0.25 f
  U120/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U119/ZN (AOI22_X1)                       0.05       0.25 f
  U118/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U117/ZN (AOI22_X1)                       0.05       0.25 f
  U116/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U115/ZN (AOI22_X1)                       0.05       0.25 f
  U114/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U113/ZN (AOI22_X1)                       0.05       0.25 f
  U112/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U109/ZN (AOI22_X1)                       0.05       0.25 f
  U108/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U107/ZN (AOI22_X1)                       0.05       0.25 f
  U106/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U105/ZN (AOI22_X1)                       0.05       0.25 f
  U104/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U103/ZN (AOI22_X1)                       0.05       0.25 f
  U102/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U101/ZN (AOI22_X1)                       0.05       0.25 f
  U100/ZN (INV_X1)                         0.04       0.28 r
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U99/ZN (AOI22_X1)                        0.05       0.25 f
  U98/ZN (INV_X1)                          0.04       0.28 r
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U12/ZN (AOI22_X1)                        0.05       0.25 f
  U11/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U8/ZN (AOI22_X1)                         0.05       0.25 f
  U7/ZN (INV_X1)                           0.04       0.28 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U6/ZN (AOI22_X1)                         0.05       0.25 f
  U5/ZN (INV_X1)                           0.04       0.28 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U145/ZN (INV_X4)                         0.09       0.20 r
  U34/ZN (AOI22_X1)                        0.05       0.25 f
  U33/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U73/ZN (AOI22_X1)                        0.05       0.24 f
  U72/ZN (INV_X1)                          0.04       0.28 r
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U71/ZN (AOI22_X1)                        0.05       0.24 f
  U70/ZN (INV_X1)                          0.04       0.28 r
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U46/ZN (AOI22_X1)                        0.05       0.24 f
  U45/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U18/ZN (AOI22_X1)                        0.05       0.24 f
  U17/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U10/ZN (AOI22_X1)                        0.05       0.24 f
  U9/ZN (INV_X1)                           0.04       0.28 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U66/ZN (AOI22_X1)                        0.05       0.24 f
  U65/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U64/ZN (AOI22_X1)                        0.05       0.24 f
  U63/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U62/ZN (AOI22_X1)                        0.05       0.24 f
  U61/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U60/ZN (AOI22_X1)                        0.05       0.24 f
  U59/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U58/ZN (AOI22_X1)                        0.05       0.24 f
  U57/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U56/ZN (AOI22_X1)                        0.05       0.24 f
  U55/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U54/ZN (AOI22_X1)                        0.05       0.24 f
  U53/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U52/ZN (AOI22_X1)                        0.05       0.24 f
  U51/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U50/ZN (AOI22_X1)                        0.05       0.24 f
  U49/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U48/ZN (AOI22_X1)                        0.05       0.24 f
  U47/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U44/ZN (AOI22_X1)                        0.05       0.24 f
  U43/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U42/ZN (AOI22_X1)                        0.05       0.24 f
  U41/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U40/ZN (AOI22_X1)                        0.05       0.24 f
  U39/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U38/ZN (AOI22_X1)                        0.05       0.24 f
  U37/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U36/ZN (AOI22_X1)                        0.05       0.24 f
  U35/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U28/ZN (AOI22_X1)                        0.05       0.24 f
  U27/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U138/ZN (INV_X4)                         0.01       0.10 f
  U143/ZN (INV_X4)                         0.09       0.19 r
  U20/ZN (AOI22_X1)                        0.05       0.24 f
  U19/ZN (INV_X1)                          0.04       0.28 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U69/ZN (NOR2_X1)                         0.08       0.20 r
  U68/ZN (AOI221_X1)                       0.05       0.25 f
  U67/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U69/ZN (NOR2_X1)                         0.08       0.20 r
  U24/ZN (AOI221_X1)                       0.05       0.25 f
  U23/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U69/ZN (NOR2_X1)                         0.08       0.20 r
  U16/ZN (AOI221_X1)                       0.05       0.25 f
  U15/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U69/ZN (NOR2_X1)                         0.08       0.20 r
  U68/ZN (AOI221_X1)                       0.05       0.25 f
  U67/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U69/ZN (NOR2_X1)                         0.08       0.20 r
  U24/ZN (AOI221_X1)                       0.05       0.25 f
  U23/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U135/ZN (OAI21_X1)                       0.05       0.07 r
  U134/ZN (INV_X1)                         0.05       0.12 f
  U69/ZN (NOR2_X1)                         0.08       0.20 r
  U16/ZN (AOI221_X1)                       0.05       0.25 f
  U15/ZN (INV_X1)                          0.04       0.29 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U142/ZN (INV_X4)                         0.03       0.13 r
  U144/ZN (INV_X4)                         0.05       0.18 f
  U4/ZN (AOI21_X1)                         0.06       0.23 r
  U3/ZN (INV_X1)                           0.02       0.26 f
  valid_q_reg/D (DFFS_X1)                  0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U4/ZN (AOI21_X1)                         0.04       0.24 f
  U3/ZN (INV_X1)                           0.04       0.28 r
  valid_q_reg/D (DFFS_X1)                  0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U135/ZN (OAI21_X1)                       0.02       0.02 f
  U134/ZN (INV_X1)                         0.07       0.09 r
  U142/ZN (INV_X4)                         0.02       0.11 f
  U144/ZN (INV_X4)                         0.09       0.20 r
  U4/ZN (AOI21_X1)                         0.04       0.24 f
  U3/ZN (INV_X1)                           0.04       0.27 r
  valid_q_reg/D (DFFS_X1)                  0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U68/ZN (AOI221_X1)                       0.08       0.22 r
  U67/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U24/ZN (AOI221_X1)                       0.08       0.22 r
  U23/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U16/ZN (AOI221_X1)                       0.08       0.22 r
  U15/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U142/ZN (INV_X4)                         0.03       0.12 r
  U144/ZN (INV_X4)                         0.05       0.17 f
  U4/ZN (AOI21_X1)                         0.06       0.22 r
  U3/ZN (INV_X1)                           0.02       0.25 f
  valid_q_reg/D (DFFS_X1)                  0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U75/ZN (AOI22_X1)                        0.07       0.23 r
  U74/ZN (INV_X1)                          0.03       0.25 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U73/ZN (AOI22_X1)                        0.07       0.23 r
  U72/ZN (INV_X1)                          0.03       0.25 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U71/ZN (AOI22_X1)                        0.07       0.23 r
  U70/ZN (INV_X1)                          0.03       0.25 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U46/ZN (AOI22_X1)                        0.07       0.23 r
  U45/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U10/ZN (AOI22_X1)                        0.07       0.23 r
  U9/ZN (INV_X1)                           0.03       0.25 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U66/ZN (AOI22_X1)                        0.07       0.23 r
  U65/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U64/ZN (AOI22_X1)                        0.07       0.23 r
  U63/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U62/ZN (AOI22_X1)                        0.07       0.23 r
  U61/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U60/ZN (AOI22_X1)                        0.07       0.23 r
  U59/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U58/ZN (AOI22_X1)                        0.07       0.23 r
  U57/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U56/ZN (AOI22_X1)                        0.07       0.23 r
  U55/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U54/ZN (AOI22_X1)                        0.07       0.23 r
  U53/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U52/ZN (AOI22_X1)                        0.07       0.23 r
  U51/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U50/ZN (AOI22_X1)                        0.07       0.23 r
  U49/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U48/ZN (AOI22_X1)                        0.07       0.23 r
  U47/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U44/ZN (AOI22_X1)                        0.07       0.23 r
  U43/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U42/ZN (AOI22_X1)                        0.07       0.23 r
  U41/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U40/ZN (AOI22_X1)                        0.07       0.23 r
  U39/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U38/ZN (AOI22_X1)                        0.07       0.23 r
  U37/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U36/ZN (AOI22_X1)                        0.07       0.23 r
  U35/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U32/ZN (AOI22_X1)                        0.07       0.23 r
  U31/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U30/ZN (AOI22_X1)                        0.07       0.23 r
  U29/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U28/ZN (AOI22_X1)                        0.07       0.23 r
  U27/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U34/ZN (AOI22_X1)                        0.07       0.23 r
  U33/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U69/ZN (NOR2_X1)                         0.08       0.18 r
  U68/ZN (AOI221_X1)                       0.05       0.23 f
  U67/ZN (INV_X1)                          0.04       0.27 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U69/ZN (NOR2_X1)                         0.08       0.18 r
  U24/ZN (AOI221_X1)                       0.05       0.23 f
  U23/ZN (INV_X1)                          0.04       0.27 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.05       0.05 r
  U134/ZN (INV_X1)                         0.05       0.10 f
  U69/ZN (NOR2_X1)                         0.08       0.18 r
  U16/ZN (AOI221_X1)                       0.05       0.23 f
  U15/ZN (INV_X1)                          0.04       0.27 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U129/ZN (AOI22_X1)                       0.07       0.22 r
  U128/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U125/ZN (AOI22_X1)                       0.07       0.22 r
  U124/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U18/ZN (AOI22_X1)                        0.07       0.22 r
  U17/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U14/ZN (AOI22_X1)                        0.07       0.22 r
  U13/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U26/ZN (AOI22_X1)                        0.07       0.22 r
  U25/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U22/ZN (AOI22_X1)                        0.07       0.22 r
  U21/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U20/ZN (AOI22_X1)                        0.07       0.22 r
  U19/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U133/ZN (AOI22_X1)                       0.07       0.22 r
  U132/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U111/ZN (AOI22_X1)                       0.07       0.22 r
  U110/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U131/ZN (AOI22_X1)                       0.07       0.22 r
  U130/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U127/ZN (AOI22_X1)                       0.07       0.22 r
  U126/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U123/ZN (AOI22_X1)                       0.07       0.22 r
  U122/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U121/ZN (AOI22_X1)                       0.07       0.22 r
  U120/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U119/ZN (AOI22_X1)                       0.07       0.22 r
  U118/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U117/ZN (AOI22_X1)                       0.07       0.22 r
  U116/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U115/ZN (AOI22_X1)                       0.07       0.22 r
  U114/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U113/ZN (AOI22_X1)                       0.07       0.22 r
  U112/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U109/ZN (AOI22_X1)                       0.07       0.22 r
  U108/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U107/ZN (AOI22_X1)                       0.07       0.22 r
  U106/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U105/ZN (AOI22_X1)                       0.07       0.22 r
  U104/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U103/ZN (AOI22_X1)                       0.07       0.22 r
  U102/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U101/ZN (AOI22_X1)                       0.07       0.22 r
  U100/ZN (INV_X1)                         0.03       0.25 f
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U148/ZN (INV_X4)                         0.05       0.15 f
  U12/ZN (AOI22_X1)                        0.07       0.22 r
  U11/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U68/ZN (AOI221_X1)                       0.08       0.22 r
  U67/ZN (INV_X1)                          0.03       0.24 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U24/ZN (AOI221_X1)                       0.08       0.22 r
  U23/ZN (INV_X1)                          0.03       0.24 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U16/ZN (AOI221_X1)                       0.08       0.22 r
  U15/ZN (INV_X1)                          0.03       0.24 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U4/ZN (AOI21_X1)                         0.08       0.22 r
  U3/ZN (INV_X1)                           0.02       0.24 f
  valid_q_reg/D (DFFS_X1)                  0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U75/ZN (AOI22_X1)                        0.04       0.22 f
  U74/ZN (INV_X1)                          0.04       0.25 r
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U32/ZN (AOI22_X1)                        0.04       0.22 f
  U31/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U30/ZN (AOI22_X1)                        0.04       0.22 f
  U29/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U73/ZN (AOI22_X1)                        0.04       0.22 f
  U72/ZN (INV_X1)                          0.04       0.25 r
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U71/ZN (AOI22_X1)                        0.04       0.22 f
  U70/ZN (INV_X1)                          0.04       0.25 r
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U46/ZN (AOI22_X1)                        0.04       0.22 f
  U45/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U10/ZN (AOI22_X1)                        0.04       0.22 f
  U9/ZN (INV_X1)                           0.04       0.25 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U66/ZN (AOI22_X1)                        0.04       0.22 f
  U65/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U64/ZN (AOI22_X1)                        0.04       0.22 f
  U63/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U62/ZN (AOI22_X1)                        0.04       0.22 f
  U61/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U60/ZN (AOI22_X1)                        0.04       0.22 f
  U59/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U58/ZN (AOI22_X1)                        0.04       0.22 f
  U57/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U56/ZN (AOI22_X1)                        0.04       0.22 f
  U55/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U54/ZN (AOI22_X1)                        0.04       0.22 f
  U53/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U52/ZN (AOI22_X1)                        0.04       0.22 f
  U51/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U50/ZN (AOI22_X1)                        0.04       0.22 f
  U49/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U48/ZN (AOI22_X1)                        0.04       0.22 f
  U47/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U44/ZN (AOI22_X1)                        0.04       0.22 f
  U43/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U42/ZN (AOI22_X1)                        0.04       0.22 f
  U41/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U40/ZN (AOI22_X1)                        0.04       0.22 f
  U39/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U38/ZN (AOI22_X1)                        0.04       0.22 f
  U37/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U36/ZN (AOI22_X1)                        0.04       0.22 f
  U35/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U28/ZN (AOI22_X1)                        0.04       0.22 f
  U27/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U75/ZN (AOI22_X1)                        0.07       0.22 r
  U74/ZN (INV_X1)                          0.03       0.25 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U73/ZN (AOI22_X1)                        0.07       0.22 r
  U72/ZN (INV_X1)                          0.03       0.25 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U71/ZN (AOI22_X1)                        0.07       0.22 r
  U70/ZN (INV_X1)                          0.03       0.25 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U46/ZN (AOI22_X1)                        0.07       0.22 r
  U45/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U10/ZN (AOI22_X1)                        0.07       0.22 r
  U9/ZN (INV_X1)                           0.03       0.25 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U66/ZN (AOI22_X1)                        0.07       0.22 r
  U65/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U64/ZN (AOI22_X1)                        0.07       0.22 r
  U63/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U62/ZN (AOI22_X1)                        0.07       0.22 r
  U61/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U60/ZN (AOI22_X1)                        0.07       0.22 r
  U59/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U58/ZN (AOI22_X1)                        0.07       0.22 r
  U57/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U56/ZN (AOI22_X1)                        0.07       0.22 r
  U55/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U54/ZN (AOI22_X1)                        0.07       0.22 r
  U53/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U52/ZN (AOI22_X1)                        0.07       0.22 r
  U51/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U50/ZN (AOI22_X1)                        0.07       0.22 r
  U49/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U48/ZN (AOI22_X1)                        0.07       0.22 r
  U47/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U44/ZN (AOI22_X1)                        0.07       0.22 r
  U43/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U42/ZN (AOI22_X1)                        0.07       0.22 r
  U41/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U40/ZN (AOI22_X1)                        0.07       0.22 r
  U39/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U38/ZN (AOI22_X1)                        0.07       0.22 r
  U37/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U36/ZN (AOI22_X1)                        0.07       0.22 r
  U35/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U32/ZN (AOI22_X1)                        0.07       0.22 r
  U31/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U30/ZN (AOI22_X1)                        0.07       0.22 r
  U29/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U28/ZN (AOI22_X1)                        0.07       0.22 r
  U27/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U141/ZN (INV_X4)                         0.05       0.15 f
  U34/ZN (AOI22_X1)                        0.07       0.22 r
  U33/ZN (INV_X1)                          0.03       0.25 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.18 r
  U34/ZN (AOI22_X1)                        0.04       0.22 f
  U33/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U129/ZN (AOI22_X1)                       0.07       0.22 r
  U128/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U125/ZN (AOI22_X1)                       0.07       0.22 r
  U124/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U18/ZN (AOI22_X1)                        0.07       0.22 r
  U17/ZN (INV_X1)                          0.03       0.24 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U14/ZN (AOI22_X1)                        0.07       0.22 r
  U13/ZN (INV_X1)                          0.03       0.24 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U26/ZN (AOI22_X1)                        0.07       0.22 r
  U25/ZN (INV_X1)                          0.03       0.24 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U22/ZN (AOI22_X1)                        0.07       0.22 r
  U21/ZN (INV_X1)                          0.03       0.24 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U20/ZN (AOI22_X1)                        0.07       0.22 r
  U19/ZN (INV_X1)                          0.03       0.24 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U133/ZN (AOI22_X1)                       0.07       0.22 r
  U132/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U111/ZN (AOI22_X1)                       0.07       0.22 r
  U110/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U131/ZN (AOI22_X1)                       0.07       0.22 r
  U130/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U127/ZN (AOI22_X1)                       0.07       0.22 r
  U126/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U123/ZN (AOI22_X1)                       0.07       0.22 r
  U122/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U121/ZN (AOI22_X1)                       0.07       0.22 r
  U120/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U119/ZN (AOI22_X1)                       0.07       0.22 r
  U118/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U117/ZN (AOI22_X1)                       0.07       0.22 r
  U116/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U115/ZN (AOI22_X1)                       0.07       0.22 r
  U114/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U113/ZN (AOI22_X1)                       0.07       0.22 r
  U112/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U109/ZN (AOI22_X1)                       0.07       0.22 r
  U108/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U107/ZN (AOI22_X1)                       0.07       0.22 r
  U106/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U105/ZN (AOI22_X1)                       0.07       0.22 r
  U104/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U103/ZN (AOI22_X1)                       0.07       0.22 r
  U102/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U101/ZN (AOI22_X1)                       0.07       0.22 r
  U100/ZN (INV_X1)                         0.03       0.24 f
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U148/ZN (INV_X4)                         0.05       0.14 f
  U12/ZN (AOI22_X1)                        0.07       0.22 r
  U11/ZN (INV_X1)                          0.03       0.24 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U75/ZN (AOI22_X1)                        0.04       0.21 f
  U74/ZN (INV_X1)                          0.04       0.25 r
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U32/ZN (AOI22_X1)                        0.04       0.21 f
  U31/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U30/ZN (AOI22_X1)                        0.04       0.21 f
  U29/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U73/ZN (AOI22_X1)                        0.04       0.21 f
  U72/ZN (INV_X1)                          0.04       0.25 r
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U71/ZN (AOI22_X1)                        0.04       0.21 f
  U70/ZN (INV_X1)                          0.04       0.25 r
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U46/ZN (AOI22_X1)                        0.04       0.21 f
  U45/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U10/ZN (AOI22_X1)                        0.04       0.21 f
  U9/ZN (INV_X1)                           0.04       0.25 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U66/ZN (AOI22_X1)                        0.04       0.21 f
  U65/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U64/ZN (AOI22_X1)                        0.04       0.21 f
  U63/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U62/ZN (AOI22_X1)                        0.04       0.21 f
  U61/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U60/ZN (AOI22_X1)                        0.04       0.21 f
  U59/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U58/ZN (AOI22_X1)                        0.04       0.21 f
  U57/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U56/ZN (AOI22_X1)                        0.04       0.21 f
  U55/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U54/ZN (AOI22_X1)                        0.04       0.21 f
  U53/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U52/ZN (AOI22_X1)                        0.04       0.21 f
  U51/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U50/ZN (AOI22_X1)                        0.04       0.21 f
  U49/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U48/ZN (AOI22_X1)                        0.04       0.21 f
  U47/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U44/ZN (AOI22_X1)                        0.04       0.21 f
  U43/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U42/ZN (AOI22_X1)                        0.04       0.21 f
  U41/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U40/ZN (AOI22_X1)                        0.04       0.21 f
  U39/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U38/ZN (AOI22_X1)                        0.04       0.21 f
  U37/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U36/ZN (AOI22_X1)                        0.04       0.21 f
  U35/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U28/ZN (AOI22_X1)                        0.04       0.21 f
  U27/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U141/ZN (INV_X4)                         0.09       0.17 r
  U34/ZN (AOI22_X1)                        0.04       0.21 f
  U33/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U129/ZN (AOI22_X1)                       0.04       0.21 f
  U128/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U125/ZN (AOI22_X1)                       0.04       0.21 f
  U124/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U14/ZN (AOI22_X1)                        0.04       0.21 f
  U13/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U26/ZN (AOI22_X1)                        0.04       0.21 f
  U25/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U22/ZN (AOI22_X1)                        0.04       0.21 f
  U21/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U18/ZN (AOI22_X1)                        0.04       0.21 f
  U17/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U20/ZN (AOI22_X1)                        0.04       0.21 f
  U19/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U133/ZN (AOI22_X1)                       0.04       0.21 f
  U132/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U111/ZN (AOI22_X1)                       0.04       0.21 f
  U110/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U131/ZN (AOI22_X1)                       0.04       0.21 f
  U130/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U127/ZN (AOI22_X1)                       0.04       0.21 f
  U126/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U123/ZN (AOI22_X1)                       0.04       0.21 f
  U122/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U121/ZN (AOI22_X1)                       0.04       0.21 f
  U120/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U119/ZN (AOI22_X1)                       0.04       0.21 f
  U118/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U117/ZN (AOI22_X1)                       0.04       0.21 f
  U116/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U115/ZN (AOI22_X1)                       0.04       0.21 f
  U114/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U113/ZN (AOI22_X1)                       0.04       0.21 f
  U112/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U109/ZN (AOI22_X1)                       0.04       0.21 f
  U108/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U107/ZN (AOI22_X1)                       0.04       0.21 f
  U106/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U105/ZN (AOI22_X1)                       0.04       0.21 f
  U104/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U103/ZN (AOI22_X1)                       0.04       0.21 f
  U102/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U101/ZN (AOI22_X1)                       0.04       0.21 f
  U100/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U12/ZN (AOI22_X1)                        0.04       0.21 f
  U11/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U69/ZN (NOR2_X1)                         0.08       0.17 r
  U68/ZN (AOI221_X1)                       0.05       0.22 f
  U67/ZN (INV_X1)                          0.04       0.26 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U69/ZN (NOR2_X1)                         0.08       0.17 r
  U24/ZN (AOI221_X1)                       0.05       0.22 f
  U23/ZN (INV_X1)                          0.04       0.26 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U135/ZN (OAI21_X1)                       0.04       0.04 r
  U134/ZN (INV_X1)                         0.05       0.09 f
  U69/ZN (NOR2_X1)                         0.08       0.17 r
  U16/ZN (AOI221_X1)                       0.05       0.22 f
  U15/ZN (INV_X1)                          0.04       0.26 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U4/ZN (AOI21_X1)                         0.08       0.21 r
  U3/ZN (INV_X1)                           0.02       0.24 f
  valid_q_reg/D (DFFS_X1)                  0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U129/ZN (AOI22_X1)                       0.04       0.21 f
  U128/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U125/ZN (AOI22_X1)                       0.04       0.21 f
  U124/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U14/ZN (AOI22_X1)                        0.04       0.21 f
  U13/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U26/ZN (AOI22_X1)                        0.04       0.21 f
  U25/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U22/ZN (AOI22_X1)                        0.04       0.21 f
  U21/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U18/ZN (AOI22_X1)                        0.04       0.21 f
  U17/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U20/ZN (AOI22_X1)                        0.04       0.21 f
  U19/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U133/ZN (AOI22_X1)                       0.04       0.21 f
  U132/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U111/ZN (AOI22_X1)                       0.04       0.21 f
  U110/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U131/ZN (AOI22_X1)                       0.04       0.21 f
  U130/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U127/ZN (AOI22_X1)                       0.04       0.21 f
  U126/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U123/ZN (AOI22_X1)                       0.04       0.21 f
  U122/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U121/ZN (AOI22_X1)                       0.04       0.21 f
  U120/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U119/ZN (AOI22_X1)                       0.04       0.21 f
  U118/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U117/ZN (AOI22_X1)                       0.04       0.21 f
  U116/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U115/ZN (AOI22_X1)                       0.04       0.21 f
  U114/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U113/ZN (AOI22_X1)                       0.04       0.21 f
  U112/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U109/ZN (AOI22_X1)                       0.04       0.21 f
  U108/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U107/ZN (AOI22_X1)                       0.04       0.21 f
  U106/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U105/ZN (AOI22_X1)                       0.04       0.21 f
  U104/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U103/ZN (AOI22_X1)                       0.04       0.21 f
  U102/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U101/ZN (AOI22_X1)                       0.04       0.21 f
  U100/ZN (INV_X1)                         0.04       0.25 r
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U148/ZN (INV_X4)                         0.09       0.17 r
  U12/ZN (AOI22_X1)                        0.04       0.21 f
  U11/ZN (INV_X1)                          0.04       0.25 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U89/ZN (AOI22_X1)                        0.07       0.21 r
  U88/ZN (INV_X1)                          0.03       0.24 f
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U83/ZN (AOI22_X1)                        0.07       0.21 r
  U82/ZN (INV_X1)                          0.03       0.24 f
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U81/ZN (AOI22_X1)                        0.07       0.21 r
  U80/ZN (INV_X1)                          0.03       0.24 f
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U79/ZN (AOI22_X1)                        0.07       0.21 r
  U78/ZN (INV_X1)                          0.03       0.24 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U77/ZN (AOI22_X1)                        0.07       0.21 r
  U76/ZN (INV_X1)                          0.03       0.24 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U97/ZN (AOI22_X1)                        0.07       0.21 r
  U96/ZN (INV_X1)                          0.03       0.24 f
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U95/ZN (AOI22_X1)                        0.07       0.21 r
  U94/ZN (INV_X1)                          0.03       0.24 f
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U93/ZN (AOI22_X1)                        0.07       0.21 r
  U92/ZN (INV_X1)                          0.03       0.24 f
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U91/ZN (AOI22_X1)                        0.07       0.21 r
  U90/ZN (INV_X1)                          0.03       0.24 f
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U87/ZN (AOI22_X1)                        0.07       0.21 r
  U86/ZN (INV_X1)                          0.03       0.24 f
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U85/ZN (AOI22_X1)                        0.07       0.21 r
  U84/ZN (INV_X1)                          0.03       0.24 f
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U99/ZN (AOI22_X1)                        0.07       0.21 r
  U98/ZN (INV_X1)                          0.03       0.24 f
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U8/ZN (AOI22_X1)                         0.07       0.21 r
  U7/ZN (INV_X1)                           0.03       0.24 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.04       0.04 r
  U136/ZN (INV_X1)                         0.03       0.07 f
  U146/ZN (INV_X4)                         0.03       0.10 r
  U147/ZN (INV_X4)                         0.04       0.14 f
  U6/ZN (AOI22_X1)                         0.07       0.21 r
  U5/ZN (INV_X1)                           0.03       0.24 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U89/ZN (AOI22_X1)                        0.07       0.20 r
  U88/ZN (INV_X1)                          0.03       0.23 f
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U83/ZN (AOI22_X1)                        0.07       0.20 r
  U82/ZN (INV_X1)                          0.03       0.23 f
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U81/ZN (AOI22_X1)                        0.07       0.20 r
  U80/ZN (INV_X1)                          0.03       0.23 f
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U79/ZN (AOI22_X1)                        0.07       0.20 r
  U78/ZN (INV_X1)                          0.03       0.23 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U77/ZN (AOI22_X1)                        0.07       0.20 r
  U76/ZN (INV_X1)                          0.03       0.23 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U97/ZN (AOI22_X1)                        0.07       0.20 r
  U96/ZN (INV_X1)                          0.03       0.23 f
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U95/ZN (AOI22_X1)                        0.07       0.20 r
  U94/ZN (INV_X1)                          0.03       0.23 f
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U93/ZN (AOI22_X1)                        0.07       0.20 r
  U92/ZN (INV_X1)                          0.03       0.23 f
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U91/ZN (AOI22_X1)                        0.07       0.20 r
  U90/ZN (INV_X1)                          0.03       0.23 f
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U87/ZN (AOI22_X1)                        0.07       0.20 r
  U86/ZN (INV_X1)                          0.03       0.23 f
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U85/ZN (AOI22_X1)                        0.07       0.20 r
  U84/ZN (INV_X1)                          0.03       0.23 f
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U99/ZN (AOI22_X1)                        0.07       0.20 r
  U98/ZN (INV_X1)                          0.03       0.23 f
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U8/ZN (AOI22_X1)                         0.07       0.20 r
  U7/ZN (INV_X1)                           0.03       0.23 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U137/ZN (NAND2_X1)                       0.03       0.03 r
  U136/ZN (INV_X1)                         0.03       0.06 f
  U146/ZN (INV_X4)                         0.03       0.09 r
  U147/ZN (INV_X4)                         0.04       0.13 f
  U6/ZN (AOI22_X1)                         0.07       0.20 r
  U5/ZN (INV_X1)                           0.03       0.23 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U89/ZN (AOI22_X1)                        0.04       0.19 f
  U88/ZN (INV_X1)                          0.04       0.23 r
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U83/ZN (AOI22_X1)                        0.04       0.19 f
  U82/ZN (INV_X1)                          0.04       0.23 r
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U81/ZN (AOI22_X1)                        0.04       0.19 f
  U80/ZN (INV_X1)                          0.04       0.23 r
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U79/ZN (AOI22_X1)                        0.04       0.19 f
  U78/ZN (INV_X1)                          0.04       0.23 r
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U77/ZN (AOI22_X1)                        0.04       0.19 f
  U76/ZN (INV_X1)                          0.04       0.23 r
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U97/ZN (AOI22_X1)                        0.04       0.19 f
  U96/ZN (INV_X1)                          0.04       0.23 r
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U95/ZN (AOI22_X1)                        0.04       0.19 f
  U94/ZN (INV_X1)                          0.04       0.23 r
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U93/ZN (AOI22_X1)                        0.04       0.19 f
  U92/ZN (INV_X1)                          0.04       0.23 r
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U91/ZN (AOI22_X1)                        0.04       0.19 f
  U90/ZN (INV_X1)                          0.04       0.23 r
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U87/ZN (AOI22_X1)                        0.04       0.19 f
  U86/ZN (INV_X1)                          0.04       0.23 r
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U85/ZN (AOI22_X1)                        0.04       0.19 f
  U84/ZN (INV_X1)                          0.04       0.23 r
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U99/ZN (AOI22_X1)                        0.04       0.19 f
  U98/ZN (INV_X1)                          0.04       0.23 r
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U8/ZN (AOI22_X1)                         0.04       0.19 f
  U7/ZN (INV_X1)                           0.04       0.23 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U6/ZN (AOI22_X1)                         0.04       0.19 f
  U5/ZN (INV_X1)                           0.04       0.23 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U89/ZN (AOI22_X1)                        0.04       0.19 f
  U88/ZN (INV_X1)                          0.04       0.22 r
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U83/ZN (AOI22_X1)                        0.04       0.19 f
  U82/ZN (INV_X1)                          0.04       0.22 r
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U81/ZN (AOI22_X1)                        0.04       0.19 f
  U80/ZN (INV_X1)                          0.04       0.22 r
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U79/ZN (AOI22_X1)                        0.04       0.19 f
  U78/ZN (INV_X1)                          0.04       0.22 r
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U77/ZN (AOI22_X1)                        0.04       0.19 f
  U76/ZN (INV_X1)                          0.04       0.22 r
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U97/ZN (AOI22_X1)                        0.04       0.19 f
  U96/ZN (INV_X1)                          0.04       0.22 r
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U95/ZN (AOI22_X1)                        0.04       0.19 f
  U94/ZN (INV_X1)                          0.04       0.22 r
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U93/ZN (AOI22_X1)                        0.04       0.19 f
  U92/ZN (INV_X1)                          0.04       0.22 r
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U91/ZN (AOI22_X1)                        0.04       0.19 f
  U90/ZN (INV_X1)                          0.04       0.22 r
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U87/ZN (AOI22_X1)                        0.04       0.19 f
  U86/ZN (INV_X1)                          0.04       0.22 r
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U85/ZN (AOI22_X1)                        0.04       0.19 f
  U84/ZN (INV_X1)                          0.04       0.22 r
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U68/ZN (AOI221_X1)                       0.04       0.19 f
  U67/ZN (INV_X1)                          0.04       0.24 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U24/ZN (AOI221_X1)                       0.04       0.19 f
  U23/ZN (INV_X1)                          0.04       0.24 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U16/ZN (AOI221_X1)                       0.04       0.19 f
  U15/ZN (INV_X1)                          0.04       0.24 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U99/ZN (AOI22_X1)                        0.04       0.19 f
  U98/ZN (INV_X1)                          0.04       0.22 r
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U8/ZN (AOI22_X1)                         0.04       0.19 f
  U7/ZN (INV_X1)                           0.04       0.22 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U6/ZN (AOI22_X1)                         0.04       0.19 f
  U5/ZN (INV_X1)                           0.04       0.22 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U4/ZN (AOI21_X1)                         0.04       0.20 f
  U3/ZN (INV_X1)                           0.04       0.23 r
  valid_q_reg/D (DFFS_X1)                  0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U68/ZN (AOI221_X1)                       0.04       0.19 f
  U67/ZN (INV_X1)                          0.04       0.23 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U24/ZN (AOI221_X1)                       0.04       0.19 f
  U23/ZN (INV_X1)                          0.04       0.23 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U16/ZN (AOI221_X1)                       0.04       0.19 f
  U15/ZN (INV_X1)                          0.04       0.23 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U137/ZN (NAND2_X1)                       0.02       0.02 f
  U136/ZN (INV_X1)                         0.04       0.06 r
  U146/ZN (INV_X4)                         0.02       0.08 f
  U147/ZN (INV_X4)                         0.07       0.15 r
  U4/ZN (AOI21_X1)                         0.04       0.19 f
  U3/ZN (INV_X1)                           0.04       0.23 r
  valid_q_reg/D (DFFS_X1)                  0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U69/ZN (NOR2_X1)                         0.03       0.03 f
  U68/ZN (AOI221_X1)                       0.11       0.14 r
  U67/ZN (INV_X1)                          0.03       0.17 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U69/ZN (NOR2_X1)                         0.03       0.03 f
  U24/ZN (AOI221_X1)                       0.11       0.14 r
  U23/ZN (INV_X1)                          0.03       0.17 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U69/ZN (NOR2_X1)                         0.03       0.03 f
  U16/ZN (AOI221_X1)                       0.11       0.14 r
  U15/ZN (INV_X1)                          0.03       0.17 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U69/ZN (NOR2_X1)                         0.08       0.08 r
  U68/ZN (AOI221_X1)                       0.05       0.13 f
  U67/ZN (INV_X1)                          0.04       0.17 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U69/ZN (NOR2_X1)                         0.08       0.08 r
  U24/ZN (AOI221_X1)                       0.05       0.13 f
  U23/ZN (INV_X1)                          0.04       0.17 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U69/ZN (NOR2_X1)                         0.08       0.08 r
  U16/ZN (AOI221_X1)                       0.05       0.13 f
  U15/ZN (INV_X1)                          0.04       0.17 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instr_d[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[0] (in)                          0.00       0.00 f
  U68/ZN (AOI221_X1)                       0.06       0.06 r
  U67/ZN (INV_X1)                          0.03       0.09 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: instr_d[2] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[2] (in)                          0.00       0.00 f
  U24/ZN (AOI221_X1)                       0.06       0.06 r
  U23/ZN (INV_X1)                          0.03       0.09 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: instr_d[4] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[4] (in)                          0.00       0.00 f
  U16/ZN (AOI221_X1)                       0.06       0.06 r
  U15/ZN (INV_X1)                          0.03       0.09 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: incPC_d[2] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[2] (in)                          0.00       0.00 f
  U89/ZN (AOI22_X1)                        0.05       0.05 r
  U88/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[3] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[3] (in)                          0.00       0.00 f
  U83/ZN (AOI22_X1)                        0.05       0.05 r
  U82/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[4] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[4] (in)                          0.00       0.00 f
  U81/ZN (AOI22_X1)                        0.05       0.05 r
  U80/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[5] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[5] (in)                          0.00       0.00 f
  U79/ZN (AOI22_X1)                        0.05       0.05 r
  U78/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[6] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[6] (in)                          0.00       0.00 f
  U77/ZN (AOI22_X1)                        0.05       0.05 r
  U76/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[7] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[7] (in)                          0.00       0.00 f
  U75/ZN (AOI22_X1)                        0.05       0.05 r
  U74/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[8] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[8] (in)                          0.00       0.00 f
  U73/ZN (AOI22_X1)                        0.05       0.05 r
  U72/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[9] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[9] (in)                          0.00       0.00 f
  U71/ZN (AOI22_X1)                        0.05       0.05 r
  U70/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[11]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[11] (in)                         0.00       0.00 f
  U129/ZN (AOI22_X1)                       0.05       0.05 r
  U128/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[13]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[13] (in)                         0.00       0.00 f
  U125/ZN (AOI22_X1)                       0.05       0.05 r
  U124/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[26]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[26] (in)                         0.00       0.00 f
  U97/ZN (AOI22_X1)                        0.05       0.05 r
  U96/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[27]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[27] (in)                         0.00       0.00 f
  U95/ZN (AOI22_X1)                        0.05       0.05 r
  U94/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[28]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[28] (in)                         0.00       0.00 f
  U93/ZN (AOI22_X1)                        0.05       0.05 r
  U92/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[29]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[29] (in)                         0.00       0.00 f
  U91/ZN (AOI22_X1)                        0.05       0.05 r
  U90/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[30]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[30] (in)                         0.00       0.00 f
  U87/ZN (AOI22_X1)                        0.05       0.05 r
  U86/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[31]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[31] (in)                         0.00       0.00 f
  U85/ZN (AOI22_X1)                        0.05       0.05 r
  U84/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[1] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[1] (in)                          0.00       0.00 f
  U46/ZN (AOI22_X1)                        0.05       0.05 r
  U45/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[3] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[3] (in)                          0.00       0.00 f
  U18/ZN (AOI22_X1)                        0.05       0.05 r
  U17/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[5] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[5] (in)                          0.00       0.00 f
  U14/ZN (AOI22_X1)                        0.05       0.05 r
  U13/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[7] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[7] (in)                          0.00       0.00 f
  U10/ZN (AOI22_X1)                        0.05       0.05 r
  U9/ZN (INV_X1)                           0.03       0.07 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[10]
              (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[10] (in)                         0.00       0.00 f
  U66/ZN (AOI22_X1)                        0.05       0.05 r
  U65/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[11]
              (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[11] (in)                         0.00       0.00 f
  U64/ZN (AOI22_X1)                        0.05       0.05 r
  U63/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[12]
              (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[12] (in)                         0.00       0.00 f
  U62/ZN (AOI22_X1)                        0.05       0.05 r
  U61/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[13]
              (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[13] (in)                         0.00       0.00 f
  U60/ZN (AOI22_X1)                        0.05       0.05 r
  U59/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[14]
              (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[14] (in)                         0.00       0.00 f
  U58/ZN (AOI22_X1)                        0.05       0.05 r
  U57/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[15]
              (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[15] (in)                         0.00       0.00 f
  U56/ZN (AOI22_X1)                        0.05       0.05 r
  U55/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[16]
              (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[16] (in)                         0.00       0.00 f
  U54/ZN (AOI22_X1)                        0.05       0.05 r
  U53/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[17]
              (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[17] (in)                         0.00       0.00 f
  U52/ZN (AOI22_X1)                        0.05       0.05 r
  U51/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[18]
              (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[18] (in)                         0.00       0.00 f
  U50/ZN (AOI22_X1)                        0.05       0.05 r
  U49/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[19]
              (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[19] (in)                         0.00       0.00 f
  U48/ZN (AOI22_X1)                        0.05       0.05 r
  U47/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[20]
              (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[20] (in)                         0.00       0.00 f
  U44/ZN (AOI22_X1)                        0.05       0.05 r
  U43/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[21]
              (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[21] (in)                         0.00       0.00 f
  U42/ZN (AOI22_X1)                        0.05       0.05 r
  U41/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[22]
              (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[22] (in)                         0.00       0.00 f
  U40/ZN (AOI22_X1)                        0.05       0.05 r
  U39/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[23]
              (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[23] (in)                         0.00       0.00 f
  U38/ZN (AOI22_X1)                        0.05       0.05 r
  U37/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[24]
              (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[24] (in)                         0.00       0.00 f
  U36/ZN (AOI22_X1)                        0.05       0.05 r
  U35/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[26]
              (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[26] (in)                         0.00       0.00 f
  U32/ZN (AOI22_X1)                        0.05       0.05 r
  U31/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[27]
              (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[27] (in)                         0.00       0.00 f
  U30/ZN (AOI22_X1)                        0.05       0.05 r
  U29/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[28]
              (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[28] (in)                         0.00       0.00 f
  U28/ZN (AOI22_X1)                        0.05       0.05 r
  U27/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[29]
              (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[29] (in)                         0.00       0.00 f
  U26/ZN (AOI22_X1)                        0.05       0.05 r
  U25/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[30]
              (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[30] (in)                         0.00       0.00 f
  U22/ZN (AOI22_X1)                        0.05       0.05 r
  U21/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[31]
              (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[31] (in)                         0.00       0.00 f
  U20/ZN (AOI22_X1)                        0.05       0.05 r
  U19/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[0] (in)                          0.00       0.00 f
  U133/ZN (AOI22_X1)                       0.05       0.05 r
  U132/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[1] (in)                          0.00       0.00 f
  U111/ZN (AOI22_X1)                       0.05       0.05 r
  U110/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[10]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[10] (in)                         0.00       0.00 f
  U131/ZN (AOI22_X1)                       0.05       0.05 r
  U130/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[12]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[12] (in)                         0.00       0.00 f
  U127/ZN (AOI22_X1)                       0.05       0.05 r
  U126/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[14]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[14] (in)                         0.00       0.00 f
  U123/ZN (AOI22_X1)                       0.05       0.05 r
  U122/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[15]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[15] (in)                         0.00       0.00 f
  U121/ZN (AOI22_X1)                       0.05       0.05 r
  U120/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[16]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[16] (in)                         0.00       0.00 f
  U119/ZN (AOI22_X1)                       0.05       0.05 r
  U118/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[17]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[17] (in)                         0.00       0.00 f
  U117/ZN (AOI22_X1)                       0.05       0.05 r
  U116/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[18]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[18] (in)                         0.00       0.00 f
  U115/ZN (AOI22_X1)                       0.05       0.05 r
  U114/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[19]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[19] (in)                         0.00       0.00 f
  U113/ZN (AOI22_X1)                       0.05       0.05 r
  U112/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[20]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[20] (in)                         0.00       0.00 f
  U109/ZN (AOI22_X1)                       0.05       0.05 r
  U108/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[21]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[21] (in)                         0.00       0.00 f
  U107/ZN (AOI22_X1)                       0.05       0.05 r
  U106/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[22]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[22] (in)                         0.00       0.00 f
  U105/ZN (AOI22_X1)                       0.05       0.05 r
  U104/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[23]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[23] (in)                         0.00       0.00 f
  U103/ZN (AOI22_X1)                       0.05       0.05 r
  U102/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[24]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[24] (in)                         0.00       0.00 f
  U101/ZN (AOI22_X1)                       0.05       0.05 r
  U100/ZN (INV_X1)                         0.03       0.07 f
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[25]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  incPC_d[25] (in)                         0.00       0.00 f
  U99/ZN (AOI22_X1)                        0.05       0.05 r
  U98/ZN (INV_X1)                          0.03       0.07 f
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[6] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[6] (in)                          0.00       0.00 f
  U12/ZN (AOI22_X1)                        0.05       0.05 r
  U11/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[8] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[8] (in)                          0.00       0.00 f
  U8/ZN (AOI22_X1)                         0.05       0.05 r
  U7/ZN (INV_X1)                           0.03       0.07 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[9] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[9] (in)                          0.00       0.00 f
  U6/ZN (AOI22_X1)                         0.05       0.05 r
  U5/ZN (INV_X1)                           0.03       0.07 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: instr_d[25]
              (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instr_d[25] (in)                         0.00       0.00 f
  U34/ZN (AOI22_X1)                        0.05       0.05 r
  U33/ZN (INV_X1)                          0.03       0.07 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: incPC_d[2] (input port clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[2] (in)                          0.00       0.00 r
  U89/ZN (AOI22_X1)                        0.02       0.02 f
  U88/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[3] (input port clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[3] (in)                          0.00       0.00 r
  U83/ZN (AOI22_X1)                        0.02       0.02 f
  U82/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[4] (input port clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[4] (in)                          0.00       0.00 r
  U81/ZN (AOI22_X1)                        0.02       0.02 f
  U80/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[5] (input port clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[5] (in)                          0.00       0.00 r
  U79/ZN (AOI22_X1)                        0.02       0.02 f
  U78/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[6] (input port clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[6] (in)                          0.00       0.00 r
  U77/ZN (AOI22_X1)                        0.02       0.02 f
  U76/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[7] (input port clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[7] (in)                          0.00       0.00 r
  U75/ZN (AOI22_X1)                        0.02       0.02 f
  U74/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[11]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[11] (in)                         0.00       0.00 r
  U129/ZN (AOI22_X1)                       0.02       0.02 f
  U128/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[13]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[13] (in)                         0.00       0.00 r
  U125/ZN (AOI22_X1)                       0.02       0.02 f
  U124/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[26]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[26] (in)                         0.00       0.00 r
  U97/ZN (AOI22_X1)                        0.02       0.02 f
  U96/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[27]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[27] (in)                         0.00       0.00 r
  U95/ZN (AOI22_X1)                        0.02       0.02 f
  U94/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[28]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[28] (in)                         0.00       0.00 r
  U93/ZN (AOI22_X1)                        0.02       0.02 f
  U92/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[29]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[29] (in)                         0.00       0.00 r
  U91/ZN (AOI22_X1)                        0.02       0.02 f
  U90/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[30]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[30] (in)                         0.00       0.00 r
  U87/ZN (AOI22_X1)                        0.02       0.02 f
  U86/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[31]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[31] (in)                         0.00       0.00 r
  U85/ZN (AOI22_X1)                        0.02       0.02 f
  U84/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[5] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[5] (in)                          0.00       0.00 r
  U14/ZN (AOI22_X1)                        0.02       0.02 f
  U13/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[26]
              (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[26] (in)                         0.00       0.00 r
  U32/ZN (AOI22_X1)                        0.02       0.02 f
  U31/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[27]
              (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[27] (in)                         0.00       0.00 r
  U30/ZN (AOI22_X1)                        0.02       0.02 f
  U29/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[29]
              (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[29] (in)                         0.00       0.00 r
  U26/ZN (AOI22_X1)                        0.02       0.02 f
  U25/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[30]
              (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[30] (in)                         0.00       0.00 r
  U22/ZN (AOI22_X1)                        0.02       0.02 f
  U21/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[8] (input port clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[8] (in)                          0.00       0.00 r
  U73/ZN (AOI22_X1)                        0.02       0.02 f
  U72/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[9] (input port clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[9] (in)                          0.00       0.00 r
  U71/ZN (AOI22_X1)                        0.02       0.02 f
  U70/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[1] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[1] (in)                          0.00       0.00 r
  U46/ZN (AOI22_X1)                        0.02       0.02 f
  U45/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[3] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[3] (in)                          0.00       0.00 r
  U18/ZN (AOI22_X1)                        0.02       0.02 f
  U17/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[7] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[7] (in)                          0.00       0.00 r
  U10/ZN (AOI22_X1)                        0.02       0.02 f
  U9/ZN (INV_X1)                           0.04       0.06 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[10]
              (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[10] (in)                         0.00       0.00 r
  U66/ZN (AOI22_X1)                        0.02       0.02 f
  U65/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[11]
              (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[11] (in)                         0.00       0.00 r
  U64/ZN (AOI22_X1)                        0.02       0.02 f
  U63/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[12]
              (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[12] (in)                         0.00       0.00 r
  U62/ZN (AOI22_X1)                        0.02       0.02 f
  U61/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[13]
              (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[13] (in)                         0.00       0.00 r
  U60/ZN (AOI22_X1)                        0.02       0.02 f
  U59/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[14]
              (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[14] (in)                         0.00       0.00 r
  U58/ZN (AOI22_X1)                        0.02       0.02 f
  U57/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[15]
              (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[15] (in)                         0.00       0.00 r
  U56/ZN (AOI22_X1)                        0.02       0.02 f
  U55/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[16]
              (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[16] (in)                         0.00       0.00 r
  U54/ZN (AOI22_X1)                        0.02       0.02 f
  U53/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[17]
              (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[17] (in)                         0.00       0.00 r
  U52/ZN (AOI22_X1)                        0.02       0.02 f
  U51/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[18]
              (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[18] (in)                         0.00       0.00 r
  U50/ZN (AOI22_X1)                        0.02       0.02 f
  U49/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[19]
              (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[19] (in)                         0.00       0.00 r
  U48/ZN (AOI22_X1)                        0.02       0.02 f
  U47/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[20]
              (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[20] (in)                         0.00       0.00 r
  U44/ZN (AOI22_X1)                        0.02       0.02 f
  U43/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[21]
              (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[21] (in)                         0.00       0.00 r
  U42/ZN (AOI22_X1)                        0.02       0.02 f
  U41/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[22]
              (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[22] (in)                         0.00       0.00 r
  U40/ZN (AOI22_X1)                        0.02       0.02 f
  U39/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[23]
              (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[23] (in)                         0.00       0.00 r
  U38/ZN (AOI22_X1)                        0.02       0.02 f
  U37/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[24]
              (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[24] (in)                         0.00       0.00 r
  U36/ZN (AOI22_X1)                        0.02       0.02 f
  U35/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[28]
              (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[28] (in)                         0.00       0.00 r
  U28/ZN (AOI22_X1)                        0.02       0.02 f
  U27/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[31]
              (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[31] (in)                         0.00       0.00 r
  U20/ZN (AOI22_X1)                        0.02       0.02 f
  U19/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[0] (input port clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[0] (in)                          0.00       0.00 r
  U133/ZN (AOI22_X1)                       0.02       0.02 f
  U132/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[1] (input port clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[1] (in)                          0.00       0.00 r
  U111/ZN (AOI22_X1)                       0.02       0.02 f
  U110/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[10]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[10] (in)                         0.00       0.00 r
  U131/ZN (AOI22_X1)                       0.02       0.02 f
  U130/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[12]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[12] (in)                         0.00       0.00 r
  U127/ZN (AOI22_X1)                       0.02       0.02 f
  U126/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[14]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[14] (in)                         0.00       0.00 r
  U123/ZN (AOI22_X1)                       0.02       0.02 f
  U122/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[15]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[15] (in)                         0.00       0.00 r
  U121/ZN (AOI22_X1)                       0.02       0.02 f
  U120/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[16]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[16] (in)                         0.00       0.00 r
  U119/ZN (AOI22_X1)                       0.02       0.02 f
  U118/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[17]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[17] (in)                         0.00       0.00 r
  U117/ZN (AOI22_X1)                       0.02       0.02 f
  U116/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[18]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[18] (in)                         0.00       0.00 r
  U115/ZN (AOI22_X1)                       0.02       0.02 f
  U114/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[19]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[19] (in)                         0.00       0.00 r
  U113/ZN (AOI22_X1)                       0.02       0.02 f
  U112/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[20]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[20] (in)                         0.00       0.00 r
  U109/ZN (AOI22_X1)                       0.02       0.02 f
  U108/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[21]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[21] (in)                         0.00       0.00 r
  U107/ZN (AOI22_X1)                       0.02       0.02 f
  U106/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[22]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[22] (in)                         0.00       0.00 r
  U105/ZN (AOI22_X1)                       0.02       0.02 f
  U104/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[23]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[23] (in)                         0.00       0.00 r
  U103/ZN (AOI22_X1)                       0.02       0.02 f
  U102/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[24]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[24] (in)                         0.00       0.00 r
  U101/ZN (AOI22_X1)                       0.02       0.02 f
  U100/ZN (INV_X1)                         0.04       0.06 r
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_d[25]
              (input port clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  incPC_d[25] (in)                         0.00       0.00 r
  U99/ZN (AOI22_X1)                        0.02       0.02 f
  U98/ZN (INV_X1)                          0.04       0.06 r
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[6] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[6] (in)                          0.00       0.00 r
  U12/ZN (AOI22_X1)                        0.02       0.02 f
  U11/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[8] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[8] (in)                          0.00       0.00 r
  U8/ZN (AOI22_X1)                         0.02       0.02 f
  U7/ZN (INV_X1)                           0.04       0.06 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[9] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[9] (in)                          0.00       0.00 r
  U6/ZN (AOI22_X1)                         0.02       0.02 f
  U5/ZN (INV_X1)                           0.04       0.06 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[25]
              (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[25] (in)                         0.00       0.00 r
  U34/ZN (AOI22_X1)                        0.02       0.02 f
  U33/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[0] (in)                          0.00       0.00 r
  U68/ZN (AOI221_X1)                       0.02       0.02 f
  U67/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[2] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[2] (in)                          0.00       0.00 r
  U24/ZN (AOI221_X1)                       0.02       0.02 f
  U23/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_d[4] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instr_d[4] (in)                          0.00       0.00 r
  U16/ZN (AOI221_X1)                       0.02       0.02 f
  U15/ZN (INV_X1)                          0.04       0.06 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_0_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[0] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[1] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_2_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[2] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[3] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_4_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[4] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[5] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[6] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[7] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[8] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  incPC_q[9] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[10] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[11] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[12] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[13] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[14] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[15] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[16] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[17] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[18] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[19] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[20] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[21] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[22] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[23] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[24] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[25] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[26] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[27] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[28] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[29] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[30] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: incPC_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  incPC_q[31] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[1] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[3] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[5] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[6] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[7] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[8] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[9] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[10] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[11] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[12] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[13] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[14] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[15] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[16] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[17] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[18] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[19] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[20] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[21] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[22] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[23] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[24] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[25] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[26] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[27] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[28] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[29] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[30] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[31] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_0_/Q (DFFS_X1)               0.17       0.17 f
  instr_q[0] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: instr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_2_/Q (DFFS_X1)               0.17       0.17 f
  instr_q[2] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: instr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_4_/Q (DFFS_X1)               0.17       0.17 f
  instr_q[4] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFS_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFS_X1)                  0.17       0.17 f
  valid_q (out)                            0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: incPC_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_0_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[0] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[1] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_2_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[2] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[3] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_4_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[4] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[5] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[6] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[7] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[8] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  incPC_q[9] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[10] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[11] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[12] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[13] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[14] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[15] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[16] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[17] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[18] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[19] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[20] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[21] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[22] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[23] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[24] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[25] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[26] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[27] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[28] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[29] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[30] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: incPC_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  incPC_q[31] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[1] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[3] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[5] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[6] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[7] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[8] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[9] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[10] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[11] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[12] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[13] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[14] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[15] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[16] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[17] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[18] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[19] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[20] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[21] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[22] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[23] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[24] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[25] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[26] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[27] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[28] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[29] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[30] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[31] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_0_/Q (DFFS_X1)               0.09       0.09 r
  instr_q[0] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: instr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_2_/Q (DFFS_X1)               0.09       0.09 r
  instr_q[2] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: instr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_4_/Q (DFFS_X1)               0.09       0.09 r
  instr_q[4] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFS_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFS_X1)                  0.09       0.09 r
  valid_q (out)                            0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: instr_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_0_/Q (DFFS_X1)               0.17       0.17 f
  U68/ZN (AOI221_X1)                       0.11       0.28 r
  U67/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_2_/Q (DFFS_X1)               0.17       0.17 f
  U24/ZN (AOI221_X1)                       0.11       0.28 r
  U23/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_4_/Q (DFFS_X1)               0.17       0.17 f
  U16/ZN (AOI221_X1)                       0.11       0.28 r
  U15/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: incPC_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_2_/Q (DFFR_X1)               0.18       0.18 f
  U89/ZN (AOI22_X1)                        0.08       0.25 r
  U88/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  U83/ZN (AOI22_X1)                        0.08       0.25 r
  U82/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_4_/Q (DFFR_X1)               0.18       0.18 f
  U81/ZN (AOI22_X1)                        0.08       0.25 r
  U80/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  U79/ZN (AOI22_X1)                        0.08       0.25 r
  U78/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  U77/ZN (AOI22_X1)                        0.08       0.25 r
  U76/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  U75/ZN (AOI22_X1)                        0.08       0.25 r
  U74/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  U73/ZN (AOI22_X1)                        0.08       0.25 r
  U72/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  U71/ZN (AOI22_X1)                        0.08       0.25 r
  U70/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  U129/ZN (AOI22_X1)                       0.08       0.25 r
  U128/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  U125/ZN (AOI22_X1)                       0.08       0.25 r
  U124/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  U97/ZN (AOI22_X1)                        0.08       0.25 r
  U96/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  U95/ZN (AOI22_X1)                        0.08       0.25 r
  U94/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  U93/ZN (AOI22_X1)                        0.08       0.25 r
  U92/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  U91/ZN (AOI22_X1)                        0.08       0.25 r
  U90/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  U87/ZN (AOI22_X1)                        0.08       0.25 r
  U86/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  U85/ZN (AOI22_X1)                        0.08       0.25 r
  U84/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  U46/ZN (AOI22_X1)                        0.08       0.25 r
  U45/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  U18/ZN (AOI22_X1)                        0.08       0.25 r
  U17/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  U14/ZN (AOI22_X1)                        0.08       0.25 r
  U13/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  U10/ZN (AOI22_X1)                        0.08       0.25 r
  U9/ZN (INV_X1)                           0.03       0.28 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  U66/ZN (AOI22_X1)                        0.08       0.25 r
  U65/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  U64/ZN (AOI22_X1)                        0.08       0.25 r
  U63/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  U62/ZN (AOI22_X1)                        0.08       0.25 r
  U61/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  U60/ZN (AOI22_X1)                        0.08       0.25 r
  U59/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  U58/ZN (AOI22_X1)                        0.08       0.25 r
  U57/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  U56/ZN (AOI22_X1)                        0.08       0.25 r
  U55/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  U54/ZN (AOI22_X1)                        0.08       0.25 r
  U53/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  U52/ZN (AOI22_X1)                        0.08       0.25 r
  U51/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  U50/ZN (AOI22_X1)                        0.08       0.25 r
  U49/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  U48/ZN (AOI22_X1)                        0.08       0.25 r
  U47/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  U44/ZN (AOI22_X1)                        0.08       0.25 r
  U43/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  U42/ZN (AOI22_X1)                        0.08       0.25 r
  U41/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  U40/ZN (AOI22_X1)                        0.08       0.25 r
  U39/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  U38/ZN (AOI22_X1)                        0.08       0.25 r
  U37/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  U36/ZN (AOI22_X1)                        0.08       0.25 r
  U35/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  U32/ZN (AOI22_X1)                        0.08       0.25 r
  U31/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  U30/ZN (AOI22_X1)                        0.08       0.25 r
  U29/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  U28/ZN (AOI22_X1)                        0.08       0.25 r
  U27/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  U26/ZN (AOI22_X1)                        0.08       0.25 r
  U25/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  U22/ZN (AOI22_X1)                        0.08       0.25 r
  U21/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  U20/ZN (AOI22_X1)                        0.08       0.25 r
  U19/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_0_/Q (DFFR_X1)               0.18       0.18 f
  U133/ZN (AOI22_X1)                       0.08       0.25 r
  U132/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  U111/ZN (AOI22_X1)                       0.08       0.25 r
  U110/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  U131/ZN (AOI22_X1)                       0.08       0.25 r
  U130/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  U127/ZN (AOI22_X1)                       0.08       0.25 r
  U126/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  U123/ZN (AOI22_X1)                       0.08       0.25 r
  U122/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  U121/ZN (AOI22_X1)                       0.08       0.25 r
  U120/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  U119/ZN (AOI22_X1)                       0.08       0.25 r
  U118/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  U117/ZN (AOI22_X1)                       0.08       0.25 r
  U116/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  U115/ZN (AOI22_X1)                       0.08       0.25 r
  U114/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  U113/ZN (AOI22_X1)                       0.08       0.25 r
  U112/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  U109/ZN (AOI22_X1)                       0.08       0.25 r
  U108/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  U107/ZN (AOI22_X1)                       0.08       0.25 r
  U106/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  U105/ZN (AOI22_X1)                       0.08       0.25 r
  U104/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  U103/ZN (AOI22_X1)                       0.08       0.25 r
  U102/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  U101/ZN (AOI22_X1)                       0.08       0.25 r
  U100/ZN (INV_X1)                         0.03       0.28 f
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: incPC_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  U99/ZN (AOI22_X1)                        0.08       0.25 r
  U98/ZN (INV_X1)                          0.03       0.28 f
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  U12/ZN (AOI22_X1)                        0.08       0.25 r
  U11/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  U8/ZN (AOI22_X1)                         0.08       0.25 r
  U7/ZN (INV_X1)                           0.03       0.28 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  U6/ZN (AOI22_X1)                         0.08       0.25 r
  U5/ZN (INV_X1)                           0.03       0.28 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  U34/ZN (AOI22_X1)                        0.08       0.25 r
  U33/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFS_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFS_X1)                  0.17       0.17 f
  U4/ZN (AOI21_X1)                         0.06       0.22 r
  U3/ZN (INV_X1)                           0.02       0.25 f
  valid_q_reg/D (DFFS_X1)                  0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: incPC_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_2_/Q (DFFR_X1)               0.10       0.10 r
  U89/ZN (AOI22_X1)                        0.04       0.14 f
  U88/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_2_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_2_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  U83/ZN (AOI22_X1)                        0.04       0.14 f
  U82/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_3_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_4_/Q (DFFR_X1)               0.10       0.10 r
  U81/ZN (AOI22_X1)                        0.04       0.14 f
  U80/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_4_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_4_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  U79/ZN (AOI22_X1)                        0.04       0.14 f
  U78/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_5_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  U77/ZN (AOI22_X1)                        0.04       0.14 f
  U76/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_6_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  U75/ZN (AOI22_X1)                        0.04       0.14 f
  U74/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_7_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  U129/ZN (AOI22_X1)                       0.04       0.14 f
  U128/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_11_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  U125/ZN (AOI22_X1)                       0.04       0.14 f
  U124/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_13_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  U97/ZN (AOI22_X1)                        0.04       0.14 f
  U96/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_26_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  U95/ZN (AOI22_X1)                        0.04       0.14 f
  U94/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_27_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  U93/ZN (AOI22_X1)                        0.04       0.14 f
  U92/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_28_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  U91/ZN (AOI22_X1)                        0.04       0.14 f
  U90/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_29_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  U87/ZN (AOI22_X1)                        0.04       0.14 f
  U86/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_30_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  U85/ZN (AOI22_X1)                        0.04       0.14 f
  U84/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_31_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  U14/ZN (AOI22_X1)                        0.04       0.14 f
  U13/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  U32/ZN (AOI22_X1)                        0.04       0.14 f
  U31/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  U30/ZN (AOI22_X1)                        0.04       0.14 f
  U29/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  U26/ZN (AOI22_X1)                        0.04       0.14 f
  U25/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  U22/ZN (AOI22_X1)                        0.04       0.14 f
  U21/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  U73/ZN (AOI22_X1)                        0.04       0.14 f
  U72/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_8_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  U71/ZN (AOI22_X1)                        0.04       0.14 f
  U70/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_9_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  U46/ZN (AOI22_X1)                        0.04       0.14 f
  U45/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  U18/ZN (AOI22_X1)                        0.04       0.14 f
  U17/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  U10/ZN (AOI22_X1)                        0.04       0.14 f
  U9/ZN (INV_X1)                           0.04       0.18 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  U66/ZN (AOI22_X1)                        0.04       0.14 f
  U65/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  U64/ZN (AOI22_X1)                        0.04       0.14 f
  U63/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  U62/ZN (AOI22_X1)                        0.04       0.14 f
  U61/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  U60/ZN (AOI22_X1)                        0.04       0.14 f
  U59/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  U58/ZN (AOI22_X1)                        0.04       0.14 f
  U57/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  U56/ZN (AOI22_X1)                        0.04       0.14 f
  U55/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  U54/ZN (AOI22_X1)                        0.04       0.14 f
  U53/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  U52/ZN (AOI22_X1)                        0.04       0.14 f
  U51/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  U50/ZN (AOI22_X1)                        0.04       0.14 f
  U49/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  U48/ZN (AOI22_X1)                        0.04       0.14 f
  U47/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  U44/ZN (AOI22_X1)                        0.04       0.14 f
  U43/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  U42/ZN (AOI22_X1)                        0.04       0.14 f
  U41/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  U40/ZN (AOI22_X1)                        0.04       0.14 f
  U39/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  U38/ZN (AOI22_X1)                        0.04       0.14 f
  U37/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  U36/ZN (AOI22_X1)                        0.04       0.14 f
  U35/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  U28/ZN (AOI22_X1)                        0.04       0.14 f
  U27/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  U20/ZN (AOI22_X1)                        0.04       0.14 f
  U19/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_0_/Q (DFFR_X1)               0.10       0.10 r
  U133/ZN (AOI22_X1)                       0.04       0.14 f
  U132/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_0_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_0_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  incPC_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  U111/ZN (AOI22_X1)                       0.04       0.14 f
  U110/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_1_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  U131/ZN (AOI22_X1)                       0.04       0.14 f
  U130/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_10_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  U127/ZN (AOI22_X1)                       0.04       0.14 f
  U126/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_12_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  U123/ZN (AOI22_X1)                       0.04       0.14 f
  U122/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_14_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  U121/ZN (AOI22_X1)                       0.04       0.14 f
  U120/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_15_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  U119/ZN (AOI22_X1)                       0.04       0.14 f
  U118/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_16_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  U117/ZN (AOI22_X1)                       0.04       0.14 f
  U116/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_17_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  U115/ZN (AOI22_X1)                       0.04       0.14 f
  U114/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_18_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  U113/ZN (AOI22_X1)                       0.04       0.14 f
  U112/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_19_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  U109/ZN (AOI22_X1)                       0.04       0.14 f
  U108/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_20_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  U107/ZN (AOI22_X1)                       0.04       0.14 f
  U106/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_21_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  U105/ZN (AOI22_X1)                       0.04       0.14 f
  U104/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_22_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  U103/ZN (AOI22_X1)                       0.04       0.14 f
  U102/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_23_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  U101/ZN (AOI22_X1)                       0.04       0.14 f
  U100/ZN (INV_X1)                         0.04       0.18 r
  incPC_q_reg_24_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: incPC_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: incPC_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  incPC_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  U99/ZN (AOI22_X1)                        0.04       0.14 f
  U98/ZN (INV_X1)                          0.04       0.18 r
  incPC_q_reg_25_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  incPC_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  U12/ZN (AOI22_X1)                        0.04       0.14 f
  U11/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  U8/ZN (AOI22_X1)                         0.04       0.14 f
  U7/ZN (INV_X1)                           0.04       0.18 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  U6/ZN (AOI22_X1)                         0.04       0.14 f
  U5/ZN (INV_X1)                           0.04       0.18 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  U34/ZN (AOI22_X1)                        0.04       0.14 f
  U33/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_0_/Q (DFFS_X1)               0.09       0.09 r
  U68/ZN (AOI221_X1)                       0.04       0.14 f
  U67/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_2_/Q (DFFS_X1)               0.09       0.09 r
  U24/ZN (AOI221_X1)                       0.04       0.14 f
  U23/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_4_/Q (DFFS_X1)               0.09       0.09 r
  U16/ZN (AOI221_X1)                       0.04       0.14 f
  U15/ZN (INV_X1)                          0.04       0.18 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  if_id              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFS_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFS_X1)                  0.09       0.09 r
  U4/ZN (AOI21_X1)                         0.03       0.12 f
  U3/ZN (INV_X1)                           0.04       0.16 r
  valid_q_reg/D (DFFS_X1)                  0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFS_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.80


1
