test_name                                                         , architecture          , verilog                      , exit, max_rss(MiB), exec_time(ms), synthesis_time(ms), Latch Drivers, Pi, Po, logic element, latch, Adder, Multiplier, Memory, Hard Ip, generic logic size, Longest Path, Average Path, Estimated LUTs, Total Node
parallel_simulation/twobits_arithmetic_multiply/k6_N10_mem32K_40nm, k6_N10_mem32K_40nm.xml, twobits_arithmetic_multiply.v, 0   , 24.3        , 25.7         , 1.2               , 1            , 5 , 5 , 7            , 4    , -1   , 1         , 0     , -1     , 6                 , 7           , 4           , 7             , 13        
