Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : NV_NVDLA_CMAC_CORE_mac
Version: L-2016.03-SP5-2
Date   : Sat May  5 10:49:38 2018
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:             0.0000
  Critical Path Length:        0.1204
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        847
  Hierarchical Port Count:      80231
  Leaf Cell Count:             104576
  Buf/Inv Cell Count:           18658
  Buf Cell Count:                 600
  Inv Cell Count:               18058
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    101198
  Sequential Cell Count:         3378
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     202231.3167
  Noncombinational Area:   21910.9970
  Buf/Inv Area:            13376.7652
  Total Buffer Area:         635.0400
  Total Inverter Area:     12741.7252
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  -----------------------------------
  Cell Area:              224142.3137
  Design Area:            224142.3137


  Design Rules
  -----------------------------------
  Total Number of Nets:        119874
  Nets With Violations:             2
  Max Trans Violations:             1
  Max Cap Violations:               0
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: philae

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.1626
  Logic Optimization:                9.0010
  Mapping Optimization:            531.3494
  -----------------------------------------
  Overall Compile Time:            675.8225
  Overall Compile Wall Clock Time: 306.1866

  --------------------------------------------------------------------

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -input_pins
        -nets
        -max_paths 50
Design : NV_NVDLA_CMAC_CORE_mac
Version: L-2016.03-SP5-2
Date   : Sat May  5 10:49:39 2018
****************************************

Operating Conditions: nom_1.10V_25C   Library: CMOS045_SC_14_CORE_LS
Wire Load Model Mode: top

  Startpoint: mac_out_nan_reg
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_nan
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_nan_reg/CP (HS45_LS_DFPRQX9)                  0.0000     0.0000 r
  mac_out_nan_reg/Q (HS45_LS_DFPRQX9)                   0.1203     0.1203 f
  mac_out_nan (net)                             1       0.0000     0.1203 f
  mac_out_nan (out)                                     0.0000     0.1204 f
  data arrival time                                                0.1204
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_pvld_reg
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_pvld
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_pvld_reg/CP (HS45_LS_DFPRQX9)                 0.0000     0.0000 r
  mac_out_pvld_reg/Q (HS45_LS_DFPRQX9)                  0.1203     0.1203 f
  mac_out_pvld (net)                            1       0.0000     0.1203 f
  mac_out_pvld (out)                                    0.0000     0.1204 f
  data arrival time                                                0.1204
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[151]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[151]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[151]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[151] (net)                       2       0.0000     0.1176 r
  mac_out_data[151] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[134]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[134]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[134]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[134] (net)                       2       0.0000     0.1176 r
  mac_out_data[134] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[133]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[133]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[133]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[133] (net)                       2       0.0000     0.1176 r
  mac_out_data[133] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[109]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[109]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[109]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[109] (net)                       2       0.0000     0.1176 r
  mac_out_data[109] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[108]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[108]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[108]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[108] (net)                       2       0.0000     0.1176 r
  mac_out_data[108] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[107]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[107]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[107]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[107] (net)                       2       0.0000     0.1176 r
  mac_out_data[107] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[106]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[106]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[106]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[106] (net)                       2       0.0000     0.1176 r
  mac_out_data[106] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[105]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[105]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[105]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[105] (net)                       2       0.0000     0.1176 r
  mac_out_data[105] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[104]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[104]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[104]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[104] (net)                       2       0.0000     0.1176 r
  mac_out_data[104] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[103]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[103]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[103]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[103] (net)                       2       0.0000     0.1176 r
  mac_out_data[103] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[102]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[102]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[102]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[102] (net)                       2       0.0000     0.1176 r
  mac_out_data[102] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[101]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[101]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[101]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[101] (net)                       2       0.0000     0.1176 r
  mac_out_data[101] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[100]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[100]/CP (HS45_LS_SDFPQX4)            0.0000     0.0000 r
  mac_out_data_reg[100]/Q (HS45_LS_SDFPQX4)             0.1176     0.1176 r
  mac_out_data[100] (net)                       2       0.0000     0.1176 r
  mac_out_data[100] (out)                               0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[99]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[99]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[99]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[99]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[99] (net)                        2       0.0000     0.1176 r
  mac_out_data[99] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[98]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[98]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[98]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[98]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[98] (net)                        2       0.0000     0.1176 r
  mac_out_data[98] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[97]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[97]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[97]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[97]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[97] (net)                        2       0.0000     0.1176 r
  mac_out_data[97] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[96]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[96]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[96]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[96]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[96] (net)                        2       0.0000     0.1176 r
  mac_out_data[96] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[95]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[95]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[95]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[95]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[95] (net)                        2       0.0000     0.1176 r
  mac_out_data[95] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[94]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[94]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[94]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[94]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[94] (net)                        2       0.0000     0.1176 r
  mac_out_data[94] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[93]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[93]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[93]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[93]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[93] (net)                        2       0.0000     0.1176 r
  mac_out_data[93] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[92]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[92]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[92]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[92]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[92] (net)                        2       0.0000     0.1176 r
  mac_out_data[92] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[91]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[91]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[91]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[91]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[91] (net)                        2       0.0000     0.1176 r
  mac_out_data[91] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[90]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[90]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[90]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[90]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[90] (net)                        2       0.0000     0.1176 r
  mac_out_data[90] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[89]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[89]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[89]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[89]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[89] (net)                        2       0.0000     0.1176 r
  mac_out_data[89] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[65]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[65]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[65]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[65]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[65] (net)                        2       0.0000     0.1176 r
  mac_out_data[65] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[64]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[64]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[64]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[64]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[64] (net)                        2       0.0000     0.1176 r
  mac_out_data[64] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[63]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[63]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[63]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[63]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[63] (net)                        2       0.0000     0.1176 r
  mac_out_data[63] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[62]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[62]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[62]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[62]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[62] (net)                        2       0.0000     0.1176 r
  mac_out_data[62] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[61]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[61]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[61]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[61]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[61] (net)                        2       0.0000     0.1176 r
  mac_out_data[61] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[60]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[60]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[60]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[60]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[60] (net)                        2       0.0000     0.1176 r
  mac_out_data[60] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[59]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[59]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[59]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[59]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[59] (net)                        2       0.0000     0.1176 r
  mac_out_data[59] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[58]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[58]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[58]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[58]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[58] (net)                        2       0.0000     0.1176 r
  mac_out_data[58] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[57]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[57]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[57]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[57]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[57] (net)                        2       0.0000     0.1176 r
  mac_out_data[57] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[56]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[56]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[56]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[56]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[56] (net)                        2       0.0000     0.1176 r
  mac_out_data[56] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[55]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[55]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[55]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[55]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[55] (net)                        2       0.0000     0.1176 r
  mac_out_data[55] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[54]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[54]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[54]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[54]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[54] (net)                        2       0.0000     0.1176 r
  mac_out_data[54] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[53]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[53]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[53]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[53]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[53] (net)                        2       0.0000     0.1176 r
  mac_out_data[53] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[52]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[52]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[52]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[52]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[52] (net)                        2       0.0000     0.1176 r
  mac_out_data[52] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[51]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[51]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[51]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[51]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[51] (net)                        2       0.0000     0.1176 r
  mac_out_data[51] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[50]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[50]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[50]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[50]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[50] (net)                        2       0.0000     0.1176 r
  mac_out_data[50] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[49]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[49]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[49]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[49]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[49] (net)                        2       0.0000     0.1176 r
  mac_out_data[49] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[48]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[48]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[48]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[48]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[48] (net)                        2       0.0000     0.1176 r
  mac_out_data[48] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[47]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[47]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[47]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[47]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[47] (net)                        2       0.0000     0.1176 r
  mac_out_data[47] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[46]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[46]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[46]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[46]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[46] (net)                        2       0.0000     0.1176 r
  mac_out_data[46] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[45]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[45]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[45]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[45]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[45] (net)                        2       0.0000     0.1176 r
  mac_out_data[45] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[13]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[13]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[13]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[13]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[13] (net)                        2       0.0000     0.1176 r
  mac_out_data[13] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[11]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[11]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[11]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[11] (net)                        2       0.0000     0.1176 r
  mac_out_data[11] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: mac_out_data_reg[10]
              (rising edge-triggered flip-flop)
  Endpoint: mac_out_data[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout      Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  mac_out_data_reg[10]/CP (HS45_LS_SDFPQX4)             0.0000     0.0000 r
  mac_out_data_reg[10]/Q (HS45_LS_SDFPQX4)              0.1176     0.1176 r
  mac_out_data[10] (net)                        2       0.0000     0.1176 r
  mac_out_data[10] (out)                                0.0000     0.1176 r
  data arrival time                                                0.1176
  -----------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : constraint
        -all_violators
Design : NV_NVDLA_CMAC_CORE_mac
Version: L-2016.03-SP5-2
Date   : Sat May  5 10:49:39 2018
****************************************


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   u_nan/n1446                0.6300         0.6428        -0.0128  (VIOLATED)
       PIN :   u_nan/U163/B   0.6300         0.6428        -0.0128  (VIOLATED)
       PIN :   u_nan/U413/C   0.6300         0.6428        -0.0128  (VIOLATED)
       PIN :   u_nan/U518/C   0.6300         0.6428        -0.0128  (VIOLATED)
       PIN :   u_nan/U623/C   0.6300         0.6428        -0.0128  (VIOLATED)
       PIN :   u_nan/U728/C   0.6300         0.6428        -0.0128  (VIOLATED)
       PIN :   u_nan/U833/C   0.6300         0.6428        -0.0128  (VIOLATED)
       PIN :   u_nan/U938/C   0.6300         0.6428        -0.0128  (VIOLATED)
       PIN :   u_nan/U1043/C   0.6300        0.6428        -0.0128  (VIOLATED)
       PIN :   u_nan/U1148/C   0.6300        0.6428        -0.0128  (VIOLATED)
       PIN :   u_nan/U1253/C   0.6300        0.6428        -0.0128  (VIOLATED)
       PIN :   u_nan/U1358/C   0.6300        0.6428        -0.0128  (VIOLATED)
       PIN :   u_nan/U1463/C   0.6300        0.6428        -0.0128  (VIOLATED)

   -----------------------------------------------------------------
   Total                      1                -0.0128  

   max_fanout

                             Required        Actual
   Net                        Fanout         Fanout          Slack
   -----------------------------------------------------------------
   u_nan/cfg_is_fp16_d1[0]   20.0000        44.0000       -24.0000  (VIOLATED)

   -----------------------------------------------------------------
   Total                      1               -24.0000  

   max_area

                             Required        Actual
   Design                      Area           Area           Slack
   -----------------------------------------------------------------
   NV_NVDLA_CMAC_CORE_mac     0.0000       224142.3125    -224142.3125 (VIOLATED)


   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   NV_NVDLA_CMAC_CORE_mac     0.0000         0.0342        -0.0342  (VIOLATED)


1
 
****************************************
Report : resources
Design : NV_NVDLA_CMAC_CORE_mac
Version: L-2016.03-SP5-2
Date   : Sat May  5 10:49:40 2018
****************************************


Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_mac.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_3002J1_122_9305           |            |                            |
|                | DP_OP_3002J1_122_9305 |     |                            |
| DP_OP_3003J1_123_9305           |            |                            |
|                | DP_OP_3003J1_123_9305 |     |                            |
| DP_OP_3004J1_124_9305           |            |                            |
|                | DP_OP_3004J1_124_9305 |     |                            |
| DP_OP_3005J1_125_7530           |            |                            |
|                | DP_OP_3005J1_125_7530 |     |                            |
| DP_OP_2953J1_127_516            |            |                            |
|                | DP_OP_2953J1_127_516 |      |                            |
| DP_OP_2959J1_129_1213           |            |                            |
|                | DP_OP_2959J1_129_1213 |     |                            |
| DP_OP_2965J1_131_2883           |            |                            |
|                | DP_OP_2965J1_131_2883 |     |                            |
| DP_OP_2971J1_133_7792           |            |                            |
|                | DP_OP_2971J1_133_7792 |     |                            |
| DP_OP_2977J1_135_9478           |            |                            |
|                | DP_OP_2977J1_135_9478 |     |                            |
| DP_OP_2983J1_137_4388           |            |                            |
|                | DP_OP_2983J1_137_4388 |     |                            |
| DP_OP_2989J1_139_8607           |            |                            |
|                | DP_OP_2989J1_139_8607 |     |                            |
| DP_OP_2995J1_141_9192           |            |                            |
|                | DP_OP_2995J1_141_9192 |     |                            |
=============================================================================

Datapath Report for DP_OP_3002J1_122_9305
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_3002J1_122_9305 | add_10360 (NV_NVDLA_CMAC_CORE_mac.v:10360)         |
|                      | add_10360_2 (NV_NVDLA_CMAC_CORE_mac.v:10360)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 46    |                                          |
| I2    | PI   | Unsigned | 46    |                                          |
| I3    | PI   | Unsigned | 46    |                                          |
| O1    | PO   | Unsigned | 46    | I1 + I2 + I3 (NV_NVDLA_CMAC_CORE_mac.v:10360) |
==============================================================================

Datapath Report for DP_OP_3003J1_123_9305
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_3003J1_123_9305 | add_10361 (NV_NVDLA_CMAC_CORE_mac.v:10361)         |
|                      | add_10361_2 (NV_NVDLA_CMAC_CORE_mac.v:10361)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 46    |                                          |
| I2    | PI   | Unsigned | 46    |                                          |
| I3    | PI   | Unsigned | 46    |                                          |
| O1    | PO   | Unsigned | 46    | I1 + I2 + I3 (NV_NVDLA_CMAC_CORE_mac.v:10361) |
==============================================================================

Datapath Report for DP_OP_3004J1_124_9305
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_3004J1_124_9305 | add_10362 (NV_NVDLA_CMAC_CORE_mac.v:10362)         |
|                      | add_10362_2 (NV_NVDLA_CMAC_CORE_mac.v:10362)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 46    |                                          |
| I2    | PI   | Unsigned | 46    |                                          |
| I3    | PI   | Unsigned | 46    |                                          |
| O1    | PO   | Unsigned | 46    | I1 + I2 + I3 (NV_NVDLA_CMAC_CORE_mac.v:10362) |
==============================================================================

Datapath Report for DP_OP_3005J1_125_7530
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_3005J1_125_7530 | add_10363 (NV_NVDLA_CMAC_CORE_mac.v:10363)         |
|                      | add_10363_2 (NV_NVDLA_CMAC_CORE_mac.v:10363)        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 46    |                                          |
| I2    | PI   | Unsigned | 46    |                                          |
| I3    | PI   | Unsigned | 44    |                                          |
| O1    | PO   | Unsigned | 46    | I1 + I2 + I3 (NV_NVDLA_CMAC_CORE_mac.v:10363) |
==============================================================================

Datapath Report for DP_OP_2953J1_127_516
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2953J1_127_516 | add_8423 (NV_NVDLA_CMAC_CORE_mac.v:8423)            |
|                      | add_8423_2 (NV_NVDLA_CMAC_CORE_mac.v:8423)          |
|                      | add_8423_3 (NV_NVDLA_CMAC_CORE_mac.v:8423)          |
|                      | add_8556 (NV_NVDLA_CMAC_CORE_mac.v:8556)            |
|                      | add_8556_2 (NV_NVDLA_CMAC_CORE_mac.v:8556)          |
|                      | add_8556_3 (NV_NVDLA_CMAC_CORE_mac.v:8556)          |
|                      | add_8556_4 (NV_NVDLA_CMAC_CORE_mac.v:8556)          |
|                      | add_8556_5 (NV_NVDLA_CMAC_CORE_mac.v:8556)          |
|                      | add_8556_6 (NV_NVDLA_CMAC_CORE_mac.v:8556)          |
|                      | add_8556_7 (NV_NVDLA_CMAC_CORE_mac.v:8556)          |
|                      | add_8556_8 (NV_NVDLA_CMAC_CORE_mac.v:8556)          |
|                      | add_8555 (NV_NVDLA_CMAC_CORE_mac.v:8555)            |
|                      | add_8555_2 (NV_NVDLA_CMAC_CORE_mac.v:8555)          |
|                      | add_8555_3 (NV_NVDLA_CMAC_CORE_mac.v:8555)          |
|                      | add_8555_4 (NV_NVDLA_CMAC_CORE_mac.v:8555)          |
|                      | add_8555_5 (NV_NVDLA_CMAC_CORE_mac.v:8555)          |
|                      | add_8555_6 (NV_NVDLA_CMAC_CORE_mac.v:8555)          |
|                      | add_8555_7 (NV_NVDLA_CMAC_CORE_mac.v:8555)          |
|                      | add_8555_8 (NV_NVDLA_CMAC_CORE_mac.v:8555)          |
|                      | add_8555_9 (NV_NVDLA_CMAC_CORE_mac.v:8555)          |
|                      | add_8555_10 (NV_NVDLA_CMAC_CORE_mac.v:8555)         |
|                      | add_8555_11 (NV_NVDLA_CMAC_CORE_mac.v:8555)         |
|                      | add_8555_12 (NV_NVDLA_CMAC_CORE_mac.v:8555)         |
|                      | add_8555_13 (NV_NVDLA_CMAC_CORE_mac.v:8555)         |
|                      | add_8555_14 (NV_NVDLA_CMAC_CORE_mac.v:8555)         |
|                      | add_8555_15 (NV_NVDLA_CMAC_CORE_mac.v:8555)         |
|                      | add_8427 (NV_NVDLA_CMAC_CORE_mac.v:8427)            |
|                      | add_8427_2 (NV_NVDLA_CMAC_CORE_mac.v:8427)          |
|                      | add_8427_3 (NV_NVDLA_CMAC_CORE_mac.v:8427)          |
|                      | add_8566 (NV_NVDLA_CMAC_CORE_mac.v:8566)            |
|                      | add_8566_2 (NV_NVDLA_CMAC_CORE_mac.v:8566)          |
|                      | sub_8566 (NV_NVDLA_CMAC_CORE_mac.v:8566)            |
|                      | sub_8566_2 (NV_NVDLA_CMAC_CORE_mac.v:8566)          |
|                      | sub_8566_3 (NV_NVDLA_CMAC_CORE_mac.v:8566)          |
|                      | sub_8566_4 (NV_NVDLA_CMAC_CORE_mac.v:8566)          |
|                      | sub_8566_5 (NV_NVDLA_CMAC_CORE_mac.v:8566)          |
|                      | sub_8566_6 (NV_NVDLA_CMAC_CORE_mac.v:8566)          |
|                      | add_8431 (NV_NVDLA_CMAC_CORE_mac.v:8431)            |
|                      | add_8431_2 (NV_NVDLA_CMAC_CORE_mac.v:8431)          |
|                      | add_8431_3 (NV_NVDLA_CMAC_CORE_mac.v:8431)          |
|                      | add_8435 (NV_NVDLA_CMAC_CORE_mac.v:8435)            |
|                      | add_8435_2 (NV_NVDLA_CMAC_CORE_mac.v:8435)          |
|                      | add_8435_3 (NV_NVDLA_CMAC_CORE_mac.v:8435)          |
|                      | add_8438 (NV_NVDLA_CMAC_CORE_mac.v:8438)            |
|                      | add_8438_2 (NV_NVDLA_CMAC_CORE_mac.v:8438)          |
|                      | add_8438_3 (NV_NVDLA_CMAC_CORE_mac.v:8438)          |
|                      | sub_8571 (NV_NVDLA_CMAC_CORE_mac.v:8571)            |
|                      | sub_8571_2 (NV_NVDLA_CMAC_CORE_mac.v:8571)          |
|                      | sub_8571_3 (NV_NVDLA_CMAC_CORE_mac.v:8571)          |
|                      | add_8571 (NV_NVDLA_CMAC_CORE_mac.v:8571)            |
|                      | add_8571_2 (NV_NVDLA_CMAC_CORE_mac.v:8571)          |
|                      | sub_8571_4 (NV_NVDLA_CMAC_CORE_mac.v:8571)          |
|                      | add_8571_3 (NV_NVDLA_CMAC_CORE_mac.v:8571)          |
|                      | add_8571_4 (NV_NVDLA_CMAC_CORE_mac.v:8571)          |
|                      | add_8430 (NV_NVDLA_CMAC_CORE_mac.v:8430)            |
|                      | add_8430_2 (NV_NVDLA_CMAC_CORE_mac.v:8430)          |
|                      | add_8430_3 (NV_NVDLA_CMAC_CORE_mac.v:8430)          |
|                      | sub_8561 (NV_NVDLA_CMAC_CORE_mac.v:8561)            |
|                      | sub_8561_2 (NV_NVDLA_CMAC_CORE_mac.v:8561)          |
|                      | add_8561 (NV_NVDLA_CMAC_CORE_mac.v:8561)            |
|                      | sub_8561_3 (NV_NVDLA_CMAC_CORE_mac.v:8561)          |
|                      | sub_8561_4 (NV_NVDLA_CMAC_CORE_mac.v:8561)          |
|                      | add_8561_2 (NV_NVDLA_CMAC_CORE_mac.v:8561)          |
|                      | sub_8561_5 (NV_NVDLA_CMAC_CORE_mac.v:8561)          |
|                      | sub_8561_6 (NV_NVDLA_CMAC_CORE_mac.v:8561)          |
|                      | add_8434 (NV_NVDLA_CMAC_CORE_mac.v:8434)            |
|                      | add_8434_2 (NV_NVDLA_CMAC_CORE_mac.v:8434)          |
|                      | add_8434_3 (NV_NVDLA_CMAC_CORE_mac.v:8434)          |
|                      | add_8426 (NV_NVDLA_CMAC_CORE_mac.v:8426)            |
|                      | add_8426_2 (NV_NVDLA_CMAC_CORE_mac.v:8426)          |
|                      | add_8426_3 (NV_NVDLA_CMAC_CORE_mac.v:8426)          |
|                      | add_8425 (NV_NVDLA_CMAC_CORE_mac.v:8425)            |
|                      | add_8425_2 (NV_NVDLA_CMAC_CORE_mac.v:8425)          |
|                      | add_8425_3 (NV_NVDLA_CMAC_CORE_mac.v:8425)          |
|                      | add_8429 (NV_NVDLA_CMAC_CORE_mac.v:8429)            |
|                      | add_8429_2 (NV_NVDLA_CMAC_CORE_mac.v:8429)          |
|                      | add_8429_3 (NV_NVDLA_CMAC_CORE_mac.v:8429)          |
|                      | add_8437 (NV_NVDLA_CMAC_CORE_mac.v:8437)            |
|                      | add_8437_2 (NV_NVDLA_CMAC_CORE_mac.v:8437)          |
|                      | add_8437_3 (NV_NVDLA_CMAC_CORE_mac.v:8437)          |
|                      | add_8433 (NV_NVDLA_CMAC_CORE_mac.v:8433)            |
|                      | add_8433_2 (NV_NVDLA_CMAC_CORE_mac.v:8433)          |
|                      | add_8433_3 (NV_NVDLA_CMAC_CORE_mac.v:8433)          |
|                      | add_8432 (NV_NVDLA_CMAC_CORE_mac.v:8432)            |
|                      | add_8432_2 (NV_NVDLA_CMAC_CORE_mac.v:8432)          |
|                      | add_8432_3 (NV_NVDLA_CMAC_CORE_mac.v:8432)          |
|                      | add_8436 (NV_NVDLA_CMAC_CORE_mac.v:8436)            |
|                      | add_8436_2 (NV_NVDLA_CMAC_CORE_mac.v:8436)          |
|                      | add_8436_3 (NV_NVDLA_CMAC_CORE_mac.v:8436)          |
|                      | add_8428 (NV_NVDLA_CMAC_CORE_mac.v:8428)            |
|                      | add_8428_2 (NV_NVDLA_CMAC_CORE_mac.v:8428)          |
|                      | add_8428_3 (NV_NVDLA_CMAC_CORE_mac.v:8428)          |
|                      | add_8424 (NV_NVDLA_CMAC_CORE_mac.v:8424)            |
|                      | add_8424_2 (NV_NVDLA_CMAC_CORE_mac.v:8424)          |
|                      | add_8424_3 (NV_NVDLA_CMAC_CORE_mac.v:8424)          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 1     |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Unsigned | 1     |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Unsigned | 1     |                                          |
| I12   | PI   | Unsigned | 1     |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| I15   | PI   | Unsigned | 1     |                                          |
| I16   | PI   | Unsigned | 1     |                                          |
| I17   | PI   | Unsigned | 1     |                                          |
| I18   | PI   | Unsigned | 1     |                                          |
| I19   | PI   | Unsigned | 1     |                                          |
| I20   | PI   | Unsigned | 1     |                                          |
| I21   | PI   | Unsigned | 1     |                                          |
| I22   | PI   | Unsigned | 1     |                                          |
| I23   | PI   | Unsigned | 1     |                                          |
| I24   | PI   | Unsigned | 1     |                                          |
| I25   | PI   | Unsigned | 1     |                                          |
| I26   | PI   | Unsigned | 1     |                                          |
| I27   | PI   | Unsigned | 1     |                                          |
| I28   | PI   | Unsigned | 1     |                                          |
| I29   | PI   | Unsigned | 1     |                                          |
| I30   | PI   | Unsigned | 1     |                                          |
| I31   | PI   | Unsigned | 1     |                                          |
| I32   | PI   | Unsigned | 1     |                                          |
| I33   | PI   | Unsigned | 1     |                                          |
| I34   | PI   | Unsigned | 1     |                                          |
| I35   | PI   | Unsigned | 1     |                                          |
| I36   | PI   | Unsigned | 1     |                                          |
| I37   | PI   | Unsigned | 1     |                                          |
| I38   | PI   | Unsigned | 1     |                                          |
| I39   | PI   | Unsigned | 1     |                                          |
| I40   | PI   | Unsigned | 1     |                                          |
| I41   | PI   | Unsigned | 1     |                                          |
| I42   | PI   | Unsigned | 1     |                                          |
| I43   | PI   | Unsigned | 1     |                                          |
| I44   | PI   | Unsigned | 1     |                                          |
| I45   | PI   | Unsigned | 1     |                                          |
| I46   | PI   | Unsigned | 1     |                                          |
| I47   | PI   | Unsigned | 1     |                                          |
| I48   | PI   | Unsigned | 1     |                                          |
| I49   | PI   | Unsigned | 1     |                                          |
| I50   | PI   | Unsigned | 1     |                                          |
| I51   | PI   | Unsigned | 1     |                                          |
| I52   | PI   | Unsigned | 1     |                                          |
| I53   | PI   | Unsigned | 1     |                                          |
| I54   | PI   | Unsigned | 1     |                                          |
| I55   | PI   | Unsigned | 1     |                                          |
| I56   | PI   | Unsigned | 1     |                                          |
| I57   | PI   | Unsigned | 1     |                                          |
| I58   | PI   | Unsigned | 1     |                                          |
| I59   | PI   | Unsigned | 1     |                                          |
| I60   | PI   | Unsigned | 1     |                                          |
| I61   | PI   | Unsigned | 1     |                                          |
| I62   | PI   | Unsigned | 1     |                                          |
| I63   | PI   | Unsigned | 1     |                                          |
| I64   | PI   | Unsigned | 1     |                                          |
| T2095 | IFO  | Unsigned | 3     | I5 + I6 + I7 + I8 (NV_NVDLA_CMAC_CORE_mac.v:8427) |
| T2103 | IFO  | Unsigned | 3     | I9 + I10 + I11 + I12 (NV_NVDLA_CMAC_CORE_mac.v:8431) |
| T2111 | IFO  | Unsigned | 3     | I13 + I14 + I15 + I16 (NV_NVDLA_CMAC_CORE_mac.v:8435) |
| T2113 | IFO  | Unsigned | 3     | I53 + I54 + I55 + I56 (NV_NVDLA_CMAC_CORE_mac.v:8436) |
| T2105 | IFO  | Unsigned | 3     | I49 + I50 + I51 + I52 (NV_NVDLA_CMAC_CORE_mac.v:8432) |
| T2097 | IFO  | Unsigned | 3     | I57 + I58 + I59 + I60 (NV_NVDLA_CMAC_CORE_mac.v:8428) |
| T2807 | IFO  | Signed   | 5     | -T2113 - T2105 + T2097 ( NV_NVDLA_CMAC_CORE_mac.v:8566 NV_NVDLA_CMAC_CORE_mac.v:8571 ) |
| T2115 | IFO  | Unsigned | 3     | I41 + I42 + I43 + I44 (NV_NVDLA_CMAC_CORE_mac.v:8437) |
| T2107 | IFO  | Unsigned | 3     | I45 + I46 + I47 + I48 (NV_NVDLA_CMAC_CORE_mac.v:8433) |
| T2099 | IFO  | Unsigned | 3     | I37 + I38 + I39 + I40 (NV_NVDLA_CMAC_CORE_mac.v:8429) |
| T2855 | IFO  | Signed   | 5     | T2115 + T2107 - T2099 ( NV_NVDLA_CMAC_CORE_mac.v:8566 NV_NVDLA_CMAC_CORE_mac.v:8571 ) |
| T2117 | IFO  | Unsigned | 3     | I17 + I18 + I19 + I20 (NV_NVDLA_CMAC_CORE_mac.v:8438) |
| T2109 | IFO  | Unsigned | 3     | I25 + I26 + I27 + I28 (NV_NVDLA_CMAC_CORE_mac.v:8434) |
| T2101 | IFO  | Unsigned | 3     | I21 + I22 + I23 + I24 (NV_NVDLA_CMAC_CORE_mac.v:8430) |
| T2093 | IFO  | Unsigned | 3     | I29 + I30 + I31 + I32 (NV_NVDLA_CMAC_CORE_mac.v:8426) |
| T2091 | IFO  | Unsigned | 3     | I33 + I34 + I35 + I36 (NV_NVDLA_CMAC_CORE_mac.v:8425) |
| T2951 | IFO  | Unsigned | 5     | T2091 + T2099 + T2107 ( NV_NVDLA_CMAC_CORE_mac.v:8555 NV_NVDLA_CMAC_CORE_mac.v:8556 NV_NVDLA_CMAC_CORE_mac.v:8561 ) |
| T2949 | IFO  | Unsigned | 6     | T2109 + T2101 + T2093 + T2951 ( NV_NVDLA_CMAC_CORE_mac.v:8555 NV_NVDLA_CMAC_CORE_mac.v:8561 ) |
| T2087 | IFO  | Unsigned | 3     | I1 + I2 + I3 + I4 (NV_NVDLA_CMAC_CORE_mac.v:8423) |
| T2089 | IFO  | Unsigned | 3     | I61 + I62 + I63 + I64 (NV_NVDLA_CMAC_CORE_mac.v:8424) |
| T2690 | IFO  | Unsigned | 5     | T2105 + T2097 + T2089 ( NV_NVDLA_CMAC_CORE_mac.v:8555 NV_NVDLA_CMAC_CORE_mac.v:8556 NV_NVDLA_CMAC_CORE_mac.v:8561 ) |
| T2903 | IFO  | Unsigned | 6     | T2087 + T2095 + T2103 + T2690 ( NV_NVDLA_CMAC_CORE_mac.v:8555 NV_NVDLA_CMAC_CORE_mac.v:8556 ) |
| O1    | PO   | Signed   | 6     | T2095 - T2103 - T2111 + T2807 - T2855 (NV_NVDLA_CMAC_CORE_mac.v:8566) |
| O2    | PO   | Unsigned | 7     | T2117 + T2115 + T2113 + T2111 + T2949 + T2903 (NV_NVDLA_CMAC_CORE_mac.v:8555) |
| O3    | PO   | Signed   | 6     | -T2101 + T2109 + T2117 + T2807 + T2855 (NV_NVDLA_CMAC_CORE_mac.v:8571) |
| O4    | PO   | Unsigned | 6     | T2903 + T2951 (NV_NVDLA_CMAC_CORE_mac.v:8556) |
| O5    | PO   | Signed   | 6     | T2690 - T2949 (NV_NVDLA_CMAC_CORE_mac.v:8561) |
==============================================================================

Datapath Report for DP_OP_2959J1_129_1213
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2959J1_129_1213 | add_8439 (NV_NVDLA_CMAC_CORE_mac.v:8439)           |
|                      | add_8439_2 (NV_NVDLA_CMAC_CORE_mac.v:8439)          |
|                      | add_8439_3 (NV_NVDLA_CMAC_CORE_mac.v:8439)          |
|                      | add_8577 (NV_NVDLA_CMAC_CORE_mac.v:8577)            |
|                      | add_8577_2 (NV_NVDLA_CMAC_CORE_mac.v:8577)          |
|                      | add_8577_3 (NV_NVDLA_CMAC_CORE_mac.v:8577)          |
|                      | add_8577_4 (NV_NVDLA_CMAC_CORE_mac.v:8577)          |
|                      | add_8577_5 (NV_NVDLA_CMAC_CORE_mac.v:8577)          |
|                      | add_8577_6 (NV_NVDLA_CMAC_CORE_mac.v:8577)          |
|                      | add_8577_7 (NV_NVDLA_CMAC_CORE_mac.v:8577)          |
|                      | add_8577_8 (NV_NVDLA_CMAC_CORE_mac.v:8577)          |
|                      | add_8576 (NV_NVDLA_CMAC_CORE_mac.v:8576)            |
|                      | add_8576_2 (NV_NVDLA_CMAC_CORE_mac.v:8576)          |
|                      | add_8576_3 (NV_NVDLA_CMAC_CORE_mac.v:8576)          |
|                      | add_8576_4 (NV_NVDLA_CMAC_CORE_mac.v:8576)          |
|                      | add_8576_5 (NV_NVDLA_CMAC_CORE_mac.v:8576)          |
|                      | add_8576_6 (NV_NVDLA_CMAC_CORE_mac.v:8576)          |
|                      | add_8576_7 (NV_NVDLA_CMAC_CORE_mac.v:8576)          |
|                      | add_8576_8 (NV_NVDLA_CMAC_CORE_mac.v:8576)          |
|                      | add_8576_9 (NV_NVDLA_CMAC_CORE_mac.v:8576)          |
|                      | add_8576_10 (NV_NVDLA_CMAC_CORE_mac.v:8576)         |
|                      | add_8576_11 (NV_NVDLA_CMAC_CORE_mac.v:8576)         |
|                      | add_8576_12 (NV_NVDLA_CMAC_CORE_mac.v:8576)         |
|                      | add_8576_13 (NV_NVDLA_CMAC_CORE_mac.v:8576)         |
|                      | add_8576_14 (NV_NVDLA_CMAC_CORE_mac.v:8576)         |
|                      | add_8576_15 (NV_NVDLA_CMAC_CORE_mac.v:8576)         |
|                      | add_8443 (NV_NVDLA_CMAC_CORE_mac.v:8443)            |
|                      | add_8443_2 (NV_NVDLA_CMAC_CORE_mac.v:8443)          |
|                      | add_8443_3 (NV_NVDLA_CMAC_CORE_mac.v:8443)          |
|                      | add_8587 (NV_NVDLA_CMAC_CORE_mac.v:8587)            |
|                      | add_8587_2 (NV_NVDLA_CMAC_CORE_mac.v:8587)          |
|                      | sub_8587 (NV_NVDLA_CMAC_CORE_mac.v:8587)            |
|                      | sub_8587_2 (NV_NVDLA_CMAC_CORE_mac.v:8587)          |
|                      | sub_8587_3 (NV_NVDLA_CMAC_CORE_mac.v:8587)          |
|                      | sub_8587_4 (NV_NVDLA_CMAC_CORE_mac.v:8587)          |
|                      | sub_8587_5 (NV_NVDLA_CMAC_CORE_mac.v:8587)          |
|                      | sub_8587_6 (NV_NVDLA_CMAC_CORE_mac.v:8587)          |
|                      | add_8447 (NV_NVDLA_CMAC_CORE_mac.v:8447)            |
|                      | add_8447_2 (NV_NVDLA_CMAC_CORE_mac.v:8447)          |
|                      | add_8447_3 (NV_NVDLA_CMAC_CORE_mac.v:8447)          |
|                      | add_8451 (NV_NVDLA_CMAC_CORE_mac.v:8451)            |
|                      | add_8451_2 (NV_NVDLA_CMAC_CORE_mac.v:8451)          |
|                      | add_8451_3 (NV_NVDLA_CMAC_CORE_mac.v:8451)          |
|                      | add_8454 (NV_NVDLA_CMAC_CORE_mac.v:8454)            |
|                      | add_8454_2 (NV_NVDLA_CMAC_CORE_mac.v:8454)          |
|                      | add_8454_3 (NV_NVDLA_CMAC_CORE_mac.v:8454)          |
|                      | sub_8592 (NV_NVDLA_CMAC_CORE_mac.v:8592)            |
|                      | sub_8592_2 (NV_NVDLA_CMAC_CORE_mac.v:8592)          |
|                      | sub_8592_3 (NV_NVDLA_CMAC_CORE_mac.v:8592)          |
|                      | add_8592 (NV_NVDLA_CMAC_CORE_mac.v:8592)            |
|                      | add_8592_2 (NV_NVDLA_CMAC_CORE_mac.v:8592)          |
|                      | sub_8592_4 (NV_NVDLA_CMAC_CORE_mac.v:8592)          |
|                      | add_8592_3 (NV_NVDLA_CMAC_CORE_mac.v:8592)          |
|                      | add_8592_4 (NV_NVDLA_CMAC_CORE_mac.v:8592)          |
|                      | add_8446 (NV_NVDLA_CMAC_CORE_mac.v:8446)            |
|                      | add_8446_2 (NV_NVDLA_CMAC_CORE_mac.v:8446)          |
|                      | add_8446_3 (NV_NVDLA_CMAC_CORE_mac.v:8446)          |
|                      | sub_8582 (NV_NVDLA_CMAC_CORE_mac.v:8582)            |
|                      | sub_8582_2 (NV_NVDLA_CMAC_CORE_mac.v:8582)          |
|                      | add_8582 (NV_NVDLA_CMAC_CORE_mac.v:8582)            |
|                      | sub_8582_3 (NV_NVDLA_CMAC_CORE_mac.v:8582)          |
|                      | sub_8582_4 (NV_NVDLA_CMAC_CORE_mac.v:8582)          |
|                      | add_8582_2 (NV_NVDLA_CMAC_CORE_mac.v:8582)          |
|                      | sub_8582_5 (NV_NVDLA_CMAC_CORE_mac.v:8582)          |
|                      | sub_8582_6 (NV_NVDLA_CMAC_CORE_mac.v:8582)          |
|                      | add_8450 (NV_NVDLA_CMAC_CORE_mac.v:8450)            |
|                      | add_8450_2 (NV_NVDLA_CMAC_CORE_mac.v:8450)          |
|                      | add_8450_3 (NV_NVDLA_CMAC_CORE_mac.v:8450)          |
|                      | add_8442 (NV_NVDLA_CMAC_CORE_mac.v:8442)            |
|                      | add_8442_2 (NV_NVDLA_CMAC_CORE_mac.v:8442)          |
|                      | add_8442_3 (NV_NVDLA_CMAC_CORE_mac.v:8442)          |
|                      | add_8441 (NV_NVDLA_CMAC_CORE_mac.v:8441)            |
|                      | add_8441_2 (NV_NVDLA_CMAC_CORE_mac.v:8441)          |
|                      | add_8441_3 (NV_NVDLA_CMAC_CORE_mac.v:8441)          |
|                      | add_8445 (NV_NVDLA_CMAC_CORE_mac.v:8445)            |
|                      | add_8445_2 (NV_NVDLA_CMAC_CORE_mac.v:8445)          |
|                      | add_8445_3 (NV_NVDLA_CMAC_CORE_mac.v:8445)          |
|                      | add_8453 (NV_NVDLA_CMAC_CORE_mac.v:8453)            |
|                      | add_8453_2 (NV_NVDLA_CMAC_CORE_mac.v:8453)          |
|                      | add_8453_3 (NV_NVDLA_CMAC_CORE_mac.v:8453)          |
|                      | add_8449 (NV_NVDLA_CMAC_CORE_mac.v:8449)            |
|                      | add_8449_2 (NV_NVDLA_CMAC_CORE_mac.v:8449)          |
|                      | add_8449_3 (NV_NVDLA_CMAC_CORE_mac.v:8449)          |
|                      | add_8448 (NV_NVDLA_CMAC_CORE_mac.v:8448)            |
|                      | add_8448_2 (NV_NVDLA_CMAC_CORE_mac.v:8448)          |
|                      | add_8448_3 (NV_NVDLA_CMAC_CORE_mac.v:8448)          |
|                      | add_8452 (NV_NVDLA_CMAC_CORE_mac.v:8452)            |
|                      | add_8452_2 (NV_NVDLA_CMAC_CORE_mac.v:8452)          |
|                      | add_8452_3 (NV_NVDLA_CMAC_CORE_mac.v:8452)          |
|                      | add_8444 (NV_NVDLA_CMAC_CORE_mac.v:8444)            |
|                      | add_8444_2 (NV_NVDLA_CMAC_CORE_mac.v:8444)          |
|                      | add_8444_3 (NV_NVDLA_CMAC_CORE_mac.v:8444)          |
|                      | add_8440 (NV_NVDLA_CMAC_CORE_mac.v:8440)            |
|                      | add_8440_2 (NV_NVDLA_CMAC_CORE_mac.v:8440)          |
|                      | add_8440_3 (NV_NVDLA_CMAC_CORE_mac.v:8440)          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 1     |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Unsigned | 1     |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Unsigned | 1     |                                          |
| I12   | PI   | Unsigned | 1     |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| I15   | PI   | Unsigned | 1     |                                          |
| I16   | PI   | Unsigned | 1     |                                          |
| I17   | PI   | Unsigned | 1     |                                          |
| I18   | PI   | Unsigned | 1     |                                          |
| I19   | PI   | Unsigned | 1     |                                          |
| I20   | PI   | Unsigned | 1     |                                          |
| I21   | PI   | Unsigned | 1     |                                          |
| I22   | PI   | Unsigned | 1     |                                          |
| I23   | PI   | Unsigned | 1     |                                          |
| I24   | PI   | Unsigned | 1     |                                          |
| I25   | PI   | Unsigned | 1     |                                          |
| I26   | PI   | Unsigned | 1     |                                          |
| I27   | PI   | Unsigned | 1     |                                          |
| I28   | PI   | Unsigned | 1     |                                          |
| I29   | PI   | Unsigned | 1     |                                          |
| I30   | PI   | Unsigned | 1     |                                          |
| I31   | PI   | Unsigned | 1     |                                          |
| I32   | PI   | Unsigned | 1     |                                          |
| I33   | PI   | Unsigned | 1     |                                          |
| I34   | PI   | Unsigned | 1     |                                          |
| I35   | PI   | Unsigned | 1     |                                          |
| I36   | PI   | Unsigned | 1     |                                          |
| I37   | PI   | Unsigned | 1     |                                          |
| I38   | PI   | Unsigned | 1     |                                          |
| I39   | PI   | Unsigned | 1     |                                          |
| I40   | PI   | Unsigned | 1     |                                          |
| I41   | PI   | Unsigned | 1     |                                          |
| I42   | PI   | Unsigned | 1     |                                          |
| I43   | PI   | Unsigned | 1     |                                          |
| I44   | PI   | Unsigned | 1     |                                          |
| I45   | PI   | Unsigned | 1     |                                          |
| I46   | PI   | Unsigned | 1     |                                          |
| I47   | PI   | Unsigned | 1     |                                          |
| I48   | PI   | Unsigned | 1     |                                          |
| I49   | PI   | Unsigned | 1     |                                          |
| I50   | PI   | Unsigned | 1     |                                          |
| I51   | PI   | Unsigned | 1     |                                          |
| I52   | PI   | Unsigned | 1     |                                          |
| I53   | PI   | Unsigned | 1     |                                          |
| I54   | PI   | Unsigned | 1     |                                          |
| I55   | PI   | Unsigned | 1     |                                          |
| I56   | PI   | Unsigned | 1     |                                          |
| I57   | PI   | Unsigned | 1     |                                          |
| I58   | PI   | Unsigned | 1     |                                          |
| I59   | PI   | Unsigned | 1     |                                          |
| I60   | PI   | Unsigned | 1     |                                          |
| I61   | PI   | Unsigned | 1     |                                          |
| I62   | PI   | Unsigned | 1     |                                          |
| I63   | PI   | Unsigned | 1     |                                          |
| I64   | PI   | Unsigned | 1     |                                          |
| T2127 | IFO  | Unsigned | 3     | I5 + I6 + I7 + I8 (NV_NVDLA_CMAC_CORE_mac.v:8443) |
| T2135 | IFO  | Unsigned | 3     | I9 + I10 + I11 + I12 (NV_NVDLA_CMAC_CORE_mac.v:8447) |
| T2143 | IFO  | Unsigned | 3     | I13 + I14 + I15 + I16 (NV_NVDLA_CMAC_CORE_mac.v:8451) |
| T2145 | IFO  | Unsigned | 3     | I53 + I54 + I55 + I56 (NV_NVDLA_CMAC_CORE_mac.v:8452) |
| T2137 | IFO  | Unsigned | 3     | I49 + I50 + I51 + I52 (NV_NVDLA_CMAC_CORE_mac.v:8448) |
| T2129 | IFO  | Unsigned | 3     | I57 + I58 + I59 + I60 (NV_NVDLA_CMAC_CORE_mac.v:8444) |
| T2813 | IFO  | Signed   | 5     | -T2145 - T2137 + T2129 ( NV_NVDLA_CMAC_CORE_mac.v:8587 NV_NVDLA_CMAC_CORE_mac.v:8592 ) |
| T2147 | IFO  | Unsigned | 3     | I41 + I42 + I43 + I44 (NV_NVDLA_CMAC_CORE_mac.v:8453) |
| T2139 | IFO  | Unsigned | 3     | I45 + I46 + I47 + I48 (NV_NVDLA_CMAC_CORE_mac.v:8449) |
| T2131 | IFO  | Unsigned | 3     | I37 + I38 + I39 + I40 (NV_NVDLA_CMAC_CORE_mac.v:8445) |
| T2861 | IFO  | Signed   | 5     | T2147 + T2139 - T2131 ( NV_NVDLA_CMAC_CORE_mac.v:8587 NV_NVDLA_CMAC_CORE_mac.v:8592 ) |
| T2149 | IFO  | Unsigned | 3     | I17 + I18 + I19 + I20 (NV_NVDLA_CMAC_CORE_mac.v:8454) |
| T2141 | IFO  | Unsigned | 3     | I25 + I26 + I27 + I28 (NV_NVDLA_CMAC_CORE_mac.v:8450) |
| T2133 | IFO  | Unsigned | 3     | I21 + I22 + I23 + I24 (NV_NVDLA_CMAC_CORE_mac.v:8446) |
| T2125 | IFO  | Unsigned | 3     | I29 + I30 + I31 + I32 (NV_NVDLA_CMAC_CORE_mac.v:8442) |
| T2123 | IFO  | Unsigned | 3     | I33 + I34 + I35 + I36 (NV_NVDLA_CMAC_CORE_mac.v:8441) |
| T2957 | IFO  | Unsigned | 5     | T2123 + T2131 + T2139 ( NV_NVDLA_CMAC_CORE_mac.v:8576 NV_NVDLA_CMAC_CORE_mac.v:8577 NV_NVDLA_CMAC_CORE_mac.v:8582 ) |
| T2955 | IFO  | Unsigned | 6     | T2141 + T2133 + T2125 + T2957 ( NV_NVDLA_CMAC_CORE_mac.v:8576 NV_NVDLA_CMAC_CORE_mac.v:8582 ) |
| T2119 | IFO  | Unsigned | 3     | I1 + I2 + I3 + I4 (NV_NVDLA_CMAC_CORE_mac.v:8439) |
| T2121 | IFO  | Unsigned | 3     | I61 + I62 + I63 + I64 (NV_NVDLA_CMAC_CORE_mac.v:8440) |
| T2699 | IFO  | Unsigned | 5     | T2137 + T2129 + T2121 ( NV_NVDLA_CMAC_CORE_mac.v:8576 NV_NVDLA_CMAC_CORE_mac.v:8577 NV_NVDLA_CMAC_CORE_mac.v:8582 ) |
| T2909 | IFO  | Unsigned | 6     | T2119 + T2127 + T2135 + T2699 ( NV_NVDLA_CMAC_CORE_mac.v:8576 NV_NVDLA_CMAC_CORE_mac.v:8577 ) |
| O1    | PO   | Signed   | 6     | T2127 - T2135 - T2143 + T2813 - T2861 (NV_NVDLA_CMAC_CORE_mac.v:8587) |
| O2    | PO   | Unsigned | 7     | T2149 + T2147 + T2145 + T2143 + T2955 + T2909 (NV_NVDLA_CMAC_CORE_mac.v:8576) |
| O3    | PO   | Signed   | 6     | -T2133 + T2141 + T2149 + T2813 + T2861 (NV_NVDLA_CMAC_CORE_mac.v:8592) |
| O4    | PO   | Unsigned | 6     | T2909 + T2957 (NV_NVDLA_CMAC_CORE_mac.v:8577) |
| O5    | PO   | Signed   | 6     | T2699 - T2955 (NV_NVDLA_CMAC_CORE_mac.v:8582) |
==============================================================================

Datapath Report for DP_OP_2965J1_131_2883
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2965J1_131_2883 | add_8455 (NV_NVDLA_CMAC_CORE_mac.v:8455)           |
|                      | add_8455_2 (NV_NVDLA_CMAC_CORE_mac.v:8455)          |
|                      | add_8455_3 (NV_NVDLA_CMAC_CORE_mac.v:8455)          |
|                      | add_8598 (NV_NVDLA_CMAC_CORE_mac.v:8598)            |
|                      | add_8598_2 (NV_NVDLA_CMAC_CORE_mac.v:8598)          |
|                      | add_8598_3 (NV_NVDLA_CMAC_CORE_mac.v:8598)          |
|                      | add_8598_4 (NV_NVDLA_CMAC_CORE_mac.v:8598)          |
|                      | add_8598_5 (NV_NVDLA_CMAC_CORE_mac.v:8598)          |
|                      | add_8598_6 (NV_NVDLA_CMAC_CORE_mac.v:8598)          |
|                      | add_8598_7 (NV_NVDLA_CMAC_CORE_mac.v:8598)          |
|                      | add_8598_8 (NV_NVDLA_CMAC_CORE_mac.v:8598)          |
|                      | add_8597 (NV_NVDLA_CMAC_CORE_mac.v:8597)            |
|                      | add_8597_2 (NV_NVDLA_CMAC_CORE_mac.v:8597)          |
|                      | add_8597_3 (NV_NVDLA_CMAC_CORE_mac.v:8597)          |
|                      | add_8597_4 (NV_NVDLA_CMAC_CORE_mac.v:8597)          |
|                      | add_8597_5 (NV_NVDLA_CMAC_CORE_mac.v:8597)          |
|                      | add_8597_6 (NV_NVDLA_CMAC_CORE_mac.v:8597)          |
|                      | add_8597_7 (NV_NVDLA_CMAC_CORE_mac.v:8597)          |
|                      | add_8597_8 (NV_NVDLA_CMAC_CORE_mac.v:8597)          |
|                      | add_8597_9 (NV_NVDLA_CMAC_CORE_mac.v:8597)          |
|                      | add_8597_10 (NV_NVDLA_CMAC_CORE_mac.v:8597)         |
|                      | add_8597_11 (NV_NVDLA_CMAC_CORE_mac.v:8597)         |
|                      | add_8597_12 (NV_NVDLA_CMAC_CORE_mac.v:8597)         |
|                      | add_8597_13 (NV_NVDLA_CMAC_CORE_mac.v:8597)         |
|                      | add_8597_14 (NV_NVDLA_CMAC_CORE_mac.v:8597)         |
|                      | add_8597_15 (NV_NVDLA_CMAC_CORE_mac.v:8597)         |
|                      | add_8459 (NV_NVDLA_CMAC_CORE_mac.v:8459)            |
|                      | add_8459_2 (NV_NVDLA_CMAC_CORE_mac.v:8459)          |
|                      | add_8459_3 (NV_NVDLA_CMAC_CORE_mac.v:8459)          |
|                      | add_8608 (NV_NVDLA_CMAC_CORE_mac.v:8608)            |
|                      | add_8608_2 (NV_NVDLA_CMAC_CORE_mac.v:8608)          |
|                      | sub_8608 (NV_NVDLA_CMAC_CORE_mac.v:8608)            |
|                      | sub_8608_2 (NV_NVDLA_CMAC_CORE_mac.v:8608)          |
|                      | sub_8608_3 (NV_NVDLA_CMAC_CORE_mac.v:8608)          |
|                      | sub_8608_4 (NV_NVDLA_CMAC_CORE_mac.v:8608)          |
|                      | sub_8608_5 (NV_NVDLA_CMAC_CORE_mac.v:8608)          |
|                      | sub_8608_6 (NV_NVDLA_CMAC_CORE_mac.v:8608)          |
|                      | add_8463 (NV_NVDLA_CMAC_CORE_mac.v:8463)            |
|                      | add_8463_2 (NV_NVDLA_CMAC_CORE_mac.v:8463)          |
|                      | add_8463_3 (NV_NVDLA_CMAC_CORE_mac.v:8463)          |
|                      | add_8467 (NV_NVDLA_CMAC_CORE_mac.v:8467)            |
|                      | add_8467_2 (NV_NVDLA_CMAC_CORE_mac.v:8467)          |
|                      | add_8467_3 (NV_NVDLA_CMAC_CORE_mac.v:8467)          |
|                      | add_8470 (NV_NVDLA_CMAC_CORE_mac.v:8470)            |
|                      | add_8470_2 (NV_NVDLA_CMAC_CORE_mac.v:8470)          |
|                      | add_8470_3 (NV_NVDLA_CMAC_CORE_mac.v:8470)          |
|                      | sub_8613 (NV_NVDLA_CMAC_CORE_mac.v:8613)            |
|                      | sub_8613_2 (NV_NVDLA_CMAC_CORE_mac.v:8613)          |
|                      | sub_8613_3 (NV_NVDLA_CMAC_CORE_mac.v:8613)          |
|                      | add_8613 (NV_NVDLA_CMAC_CORE_mac.v:8613)            |
|                      | add_8613_2 (NV_NVDLA_CMAC_CORE_mac.v:8613)          |
|                      | sub_8613_4 (NV_NVDLA_CMAC_CORE_mac.v:8613)          |
|                      | add_8613_3 (NV_NVDLA_CMAC_CORE_mac.v:8613)          |
|                      | add_8613_4 (NV_NVDLA_CMAC_CORE_mac.v:8613)          |
|                      | add_8462 (NV_NVDLA_CMAC_CORE_mac.v:8462)            |
|                      | add_8462_2 (NV_NVDLA_CMAC_CORE_mac.v:8462)          |
|                      | add_8462_3 (NV_NVDLA_CMAC_CORE_mac.v:8462)          |
|                      | sub_8603 (NV_NVDLA_CMAC_CORE_mac.v:8603)            |
|                      | sub_8603_2 (NV_NVDLA_CMAC_CORE_mac.v:8603)          |
|                      | add_8603 (NV_NVDLA_CMAC_CORE_mac.v:8603)            |
|                      | sub_8603_3 (NV_NVDLA_CMAC_CORE_mac.v:8603)          |
|                      | sub_8603_4 (NV_NVDLA_CMAC_CORE_mac.v:8603)          |
|                      | add_8603_2 (NV_NVDLA_CMAC_CORE_mac.v:8603)          |
|                      | sub_8603_5 (NV_NVDLA_CMAC_CORE_mac.v:8603)          |
|                      | sub_8603_6 (NV_NVDLA_CMAC_CORE_mac.v:8603)          |
|                      | add_8466 (NV_NVDLA_CMAC_CORE_mac.v:8466)            |
|                      | add_8466_2 (NV_NVDLA_CMAC_CORE_mac.v:8466)          |
|                      | add_8466_3 (NV_NVDLA_CMAC_CORE_mac.v:8466)          |
|                      | add_8458 (NV_NVDLA_CMAC_CORE_mac.v:8458)            |
|                      | add_8458_2 (NV_NVDLA_CMAC_CORE_mac.v:8458)          |
|                      | add_8458_3 (NV_NVDLA_CMAC_CORE_mac.v:8458)          |
|                      | add_8457 (NV_NVDLA_CMAC_CORE_mac.v:8457)            |
|                      | add_8457_2 (NV_NVDLA_CMAC_CORE_mac.v:8457)          |
|                      | add_8457_3 (NV_NVDLA_CMAC_CORE_mac.v:8457)          |
|                      | add_8461 (NV_NVDLA_CMAC_CORE_mac.v:8461)            |
|                      | add_8461_2 (NV_NVDLA_CMAC_CORE_mac.v:8461)          |
|                      | add_8461_3 (NV_NVDLA_CMAC_CORE_mac.v:8461)          |
|                      | add_8469 (NV_NVDLA_CMAC_CORE_mac.v:8469)            |
|                      | add_8469_2 (NV_NVDLA_CMAC_CORE_mac.v:8469)          |
|                      | add_8469_3 (NV_NVDLA_CMAC_CORE_mac.v:8469)          |
|                      | add_8465 (NV_NVDLA_CMAC_CORE_mac.v:8465)            |
|                      | add_8465_2 (NV_NVDLA_CMAC_CORE_mac.v:8465)          |
|                      | add_8465_3 (NV_NVDLA_CMAC_CORE_mac.v:8465)          |
|                      | add_8464 (NV_NVDLA_CMAC_CORE_mac.v:8464)            |
|                      | add_8464_2 (NV_NVDLA_CMAC_CORE_mac.v:8464)          |
|                      | add_8464_3 (NV_NVDLA_CMAC_CORE_mac.v:8464)          |
|                      | add_8468 (NV_NVDLA_CMAC_CORE_mac.v:8468)            |
|                      | add_8468_2 (NV_NVDLA_CMAC_CORE_mac.v:8468)          |
|                      | add_8468_3 (NV_NVDLA_CMAC_CORE_mac.v:8468)          |
|                      | add_8460 (NV_NVDLA_CMAC_CORE_mac.v:8460)            |
|                      | add_8460_2 (NV_NVDLA_CMAC_CORE_mac.v:8460)          |
|                      | add_8460_3 (NV_NVDLA_CMAC_CORE_mac.v:8460)          |
|                      | add_8456 (NV_NVDLA_CMAC_CORE_mac.v:8456)            |
|                      | add_8456_2 (NV_NVDLA_CMAC_CORE_mac.v:8456)          |
|                      | add_8456_3 (NV_NVDLA_CMAC_CORE_mac.v:8456)          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 1     |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Unsigned | 1     |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Unsigned | 1     |                                          |
| I12   | PI   | Unsigned | 1     |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| I15   | PI   | Unsigned | 1     |                                          |
| I16   | PI   | Unsigned | 1     |                                          |
| I17   | PI   | Unsigned | 1     |                                          |
| I18   | PI   | Unsigned | 1     |                                          |
| I19   | PI   | Unsigned | 1     |                                          |
| I20   | PI   | Unsigned | 1     |                                          |
| I21   | PI   | Unsigned | 1     |                                          |
| I22   | PI   | Unsigned | 1     |                                          |
| I23   | PI   | Unsigned | 1     |                                          |
| I24   | PI   | Unsigned | 1     |                                          |
| I25   | PI   | Unsigned | 1     |                                          |
| I26   | PI   | Unsigned | 1     |                                          |
| I27   | PI   | Unsigned | 1     |                                          |
| I28   | PI   | Unsigned | 1     |                                          |
| I29   | PI   | Unsigned | 1     |                                          |
| I30   | PI   | Unsigned | 1     |                                          |
| I31   | PI   | Unsigned | 1     |                                          |
| I32   | PI   | Unsigned | 1     |                                          |
| I33   | PI   | Unsigned | 1     |                                          |
| I34   | PI   | Unsigned | 1     |                                          |
| I35   | PI   | Unsigned | 1     |                                          |
| I36   | PI   | Unsigned | 1     |                                          |
| I37   | PI   | Unsigned | 1     |                                          |
| I38   | PI   | Unsigned | 1     |                                          |
| I39   | PI   | Unsigned | 1     |                                          |
| I40   | PI   | Unsigned | 1     |                                          |
| I41   | PI   | Unsigned | 1     |                                          |
| I42   | PI   | Unsigned | 1     |                                          |
| I43   | PI   | Unsigned | 1     |                                          |
| I44   | PI   | Unsigned | 1     |                                          |
| I45   | PI   | Unsigned | 1     |                                          |
| I46   | PI   | Unsigned | 1     |                                          |
| I47   | PI   | Unsigned | 1     |                                          |
| I48   | PI   | Unsigned | 1     |                                          |
| I49   | PI   | Unsigned | 1     |                                          |
| I50   | PI   | Unsigned | 1     |                                          |
| I51   | PI   | Unsigned | 1     |                                          |
| I52   | PI   | Unsigned | 1     |                                          |
| I53   | PI   | Unsigned | 1     |                                          |
| I54   | PI   | Unsigned | 1     |                                          |
| I55   | PI   | Unsigned | 1     |                                          |
| I56   | PI   | Unsigned | 1     |                                          |
| I57   | PI   | Unsigned | 1     |                                          |
| I58   | PI   | Unsigned | 1     |                                          |
| I59   | PI   | Unsigned | 1     |                                          |
| I60   | PI   | Unsigned | 1     |                                          |
| I61   | PI   | Unsigned | 1     |                                          |
| I62   | PI   | Unsigned | 1     |                                          |
| I63   | PI   | Unsigned | 1     |                                          |
| I64   | PI   | Unsigned | 1     |                                          |
| T2159 | IFO  | Unsigned | 3     | I5 + I6 + I7 + I8 (NV_NVDLA_CMAC_CORE_mac.v:8459) |
| T2167 | IFO  | Unsigned | 3     | I9 + I10 + I11 + I12 (NV_NVDLA_CMAC_CORE_mac.v:8463) |
| T2175 | IFO  | Unsigned | 3     | I13 + I14 + I15 + I16 (NV_NVDLA_CMAC_CORE_mac.v:8467) |
| T2177 | IFO  | Unsigned | 3     | I53 + I54 + I55 + I56 (NV_NVDLA_CMAC_CORE_mac.v:8468) |
| T2169 | IFO  | Unsigned | 3     | I49 + I50 + I51 + I52 (NV_NVDLA_CMAC_CORE_mac.v:8464) |
| T2161 | IFO  | Unsigned | 3     | I57 + I58 + I59 + I60 (NV_NVDLA_CMAC_CORE_mac.v:8460) |
| T2819 | IFO  | Signed   | 5     | -T2177 - T2169 + T2161 ( NV_NVDLA_CMAC_CORE_mac.v:8608 NV_NVDLA_CMAC_CORE_mac.v:8613 ) |
| T2179 | IFO  | Unsigned | 3     | I41 + I42 + I43 + I44 (NV_NVDLA_CMAC_CORE_mac.v:8469) |
| T2171 | IFO  | Unsigned | 3     | I45 + I46 + I47 + I48 (NV_NVDLA_CMAC_CORE_mac.v:8465) |
| T2163 | IFO  | Unsigned | 3     | I37 + I38 + I39 + I40 (NV_NVDLA_CMAC_CORE_mac.v:8461) |
| T2867 | IFO  | Signed   | 5     | T2179 + T2171 - T2163 ( NV_NVDLA_CMAC_CORE_mac.v:8608 NV_NVDLA_CMAC_CORE_mac.v:8613 ) |
| T2181 | IFO  | Unsigned | 3     | I17 + I18 + I19 + I20 (NV_NVDLA_CMAC_CORE_mac.v:8470) |
| T2173 | IFO  | Unsigned | 3     | I25 + I26 + I27 + I28 (NV_NVDLA_CMAC_CORE_mac.v:8466) |
| T2165 | IFO  | Unsigned | 3     | I21 + I22 + I23 + I24 (NV_NVDLA_CMAC_CORE_mac.v:8462) |
| T2157 | IFO  | Unsigned | 3     | I29 + I30 + I31 + I32 (NV_NVDLA_CMAC_CORE_mac.v:8458) |
| T2155 | IFO  | Unsigned | 3     | I33 + I34 + I35 + I36 (NV_NVDLA_CMAC_CORE_mac.v:8457) |
| T2963 | IFO  | Unsigned | 5     | T2155 + T2163 + T2171 ( NV_NVDLA_CMAC_CORE_mac.v:8597 NV_NVDLA_CMAC_CORE_mac.v:8598 NV_NVDLA_CMAC_CORE_mac.v:8603 ) |
| T2961 | IFO  | Unsigned | 6     | T2173 + T2165 + T2157 + T2963 ( NV_NVDLA_CMAC_CORE_mac.v:8597 NV_NVDLA_CMAC_CORE_mac.v:8603 ) |
| T2151 | IFO  | Unsigned | 3     | I1 + I2 + I3 + I4 (NV_NVDLA_CMAC_CORE_mac.v:8455) |
| T2153 | IFO  | Unsigned | 3     | I61 + I62 + I63 + I64 (NV_NVDLA_CMAC_CORE_mac.v:8456) |
| T2708 | IFO  | Unsigned | 5     | T2169 + T2161 + T2153 ( NV_NVDLA_CMAC_CORE_mac.v:8597 NV_NVDLA_CMAC_CORE_mac.v:8598 NV_NVDLA_CMAC_CORE_mac.v:8603 ) |
| T2915 | IFO  | Unsigned | 6     | T2151 + T2159 + T2167 + T2708 ( NV_NVDLA_CMAC_CORE_mac.v:8597 NV_NVDLA_CMAC_CORE_mac.v:8598 ) |
| O1    | PO   | Signed   | 6     | T2159 - T2167 - T2175 + T2819 - T2867 (NV_NVDLA_CMAC_CORE_mac.v:8608) |
| O2    | PO   | Unsigned | 7     | T2181 + T2179 + T2177 + T2175 + T2961 + T2915 (NV_NVDLA_CMAC_CORE_mac.v:8597) |
| O3    | PO   | Signed   | 6     | -T2165 + T2173 + T2181 + T2819 + T2867 (NV_NVDLA_CMAC_CORE_mac.v:8613) |
| O4    | PO   | Unsigned | 6     | T2915 + T2963 (NV_NVDLA_CMAC_CORE_mac.v:8598) |
| O5    | PO   | Signed   | 6     | T2708 - T2961 (NV_NVDLA_CMAC_CORE_mac.v:8603) |
==============================================================================

Datapath Report for DP_OP_2971J1_133_7792
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2971J1_133_7792 | add_8471 (NV_NVDLA_CMAC_CORE_mac.v:8471)           |
|                      | add_8471_2 (NV_NVDLA_CMAC_CORE_mac.v:8471)          |
|                      | add_8471_3 (NV_NVDLA_CMAC_CORE_mac.v:8471)          |
|                      | add_8619 (NV_NVDLA_CMAC_CORE_mac.v:8619)            |
|                      | add_8619_2 (NV_NVDLA_CMAC_CORE_mac.v:8619)          |
|                      | add_8619_3 (NV_NVDLA_CMAC_CORE_mac.v:8619)          |
|                      | add_8619_4 (NV_NVDLA_CMAC_CORE_mac.v:8619)          |
|                      | add_8619_5 (NV_NVDLA_CMAC_CORE_mac.v:8619)          |
|                      | add_8619_6 (NV_NVDLA_CMAC_CORE_mac.v:8619)          |
|                      | add_8619_7 (NV_NVDLA_CMAC_CORE_mac.v:8619)          |
|                      | add_8619_8 (NV_NVDLA_CMAC_CORE_mac.v:8619)          |
|                      | add_8618 (NV_NVDLA_CMAC_CORE_mac.v:8618)            |
|                      | add_8618_2 (NV_NVDLA_CMAC_CORE_mac.v:8618)          |
|                      | add_8618_3 (NV_NVDLA_CMAC_CORE_mac.v:8618)          |
|                      | add_8618_4 (NV_NVDLA_CMAC_CORE_mac.v:8618)          |
|                      | add_8618_5 (NV_NVDLA_CMAC_CORE_mac.v:8618)          |
|                      | add_8618_6 (NV_NVDLA_CMAC_CORE_mac.v:8618)          |
|                      | add_8618_7 (NV_NVDLA_CMAC_CORE_mac.v:8618)          |
|                      | add_8618_8 (NV_NVDLA_CMAC_CORE_mac.v:8618)          |
|                      | add_8618_9 (NV_NVDLA_CMAC_CORE_mac.v:8618)          |
|                      | add_8618_10 (NV_NVDLA_CMAC_CORE_mac.v:8618)         |
|                      | add_8618_11 (NV_NVDLA_CMAC_CORE_mac.v:8618)         |
|                      | add_8618_12 (NV_NVDLA_CMAC_CORE_mac.v:8618)         |
|                      | add_8618_13 (NV_NVDLA_CMAC_CORE_mac.v:8618)         |
|                      | add_8618_14 (NV_NVDLA_CMAC_CORE_mac.v:8618)         |
|                      | add_8618_15 (NV_NVDLA_CMAC_CORE_mac.v:8618)         |
|                      | add_8475 (NV_NVDLA_CMAC_CORE_mac.v:8475)            |
|                      | add_8475_2 (NV_NVDLA_CMAC_CORE_mac.v:8475)          |
|                      | add_8475_3 (NV_NVDLA_CMAC_CORE_mac.v:8475)          |
|                      | add_8629 (NV_NVDLA_CMAC_CORE_mac.v:8629)            |
|                      | add_8629_2 (NV_NVDLA_CMAC_CORE_mac.v:8629)          |
|                      | sub_8629 (NV_NVDLA_CMAC_CORE_mac.v:8629)            |
|                      | sub_8629_2 (NV_NVDLA_CMAC_CORE_mac.v:8629)          |
|                      | sub_8629_3 (NV_NVDLA_CMAC_CORE_mac.v:8629)          |
|                      | sub_8629_4 (NV_NVDLA_CMAC_CORE_mac.v:8629)          |
|                      | sub_8629_5 (NV_NVDLA_CMAC_CORE_mac.v:8629)          |
|                      | sub_8629_6 (NV_NVDLA_CMAC_CORE_mac.v:8629)          |
|                      | add_8479 (NV_NVDLA_CMAC_CORE_mac.v:8479)            |
|                      | add_8479_2 (NV_NVDLA_CMAC_CORE_mac.v:8479)          |
|                      | add_8479_3 (NV_NVDLA_CMAC_CORE_mac.v:8479)          |
|                      | add_8483 (NV_NVDLA_CMAC_CORE_mac.v:8483)            |
|                      | add_8483_2 (NV_NVDLA_CMAC_CORE_mac.v:8483)          |
|                      | add_8483_3 (NV_NVDLA_CMAC_CORE_mac.v:8483)          |
|                      | add_8486 (NV_NVDLA_CMAC_CORE_mac.v:8486)            |
|                      | add_8486_2 (NV_NVDLA_CMAC_CORE_mac.v:8486)          |
|                      | add_8486_3 (NV_NVDLA_CMAC_CORE_mac.v:8486)          |
|                      | sub_8634 (NV_NVDLA_CMAC_CORE_mac.v:8634)            |
|                      | sub_8634_2 (NV_NVDLA_CMAC_CORE_mac.v:8634)          |
|                      | sub_8634_3 (NV_NVDLA_CMAC_CORE_mac.v:8634)          |
|                      | add_8634 (NV_NVDLA_CMAC_CORE_mac.v:8634)            |
|                      | add_8634_2 (NV_NVDLA_CMAC_CORE_mac.v:8634)          |
|                      | sub_8634_4 (NV_NVDLA_CMAC_CORE_mac.v:8634)          |
|                      | add_8634_3 (NV_NVDLA_CMAC_CORE_mac.v:8634)          |
|                      | add_8634_4 (NV_NVDLA_CMAC_CORE_mac.v:8634)          |
|                      | add_8478 (NV_NVDLA_CMAC_CORE_mac.v:8478)            |
|                      | add_8478_2 (NV_NVDLA_CMAC_CORE_mac.v:8478)          |
|                      | add_8478_3 (NV_NVDLA_CMAC_CORE_mac.v:8478)          |
|                      | sub_8624 (NV_NVDLA_CMAC_CORE_mac.v:8624)            |
|                      | sub_8624_2 (NV_NVDLA_CMAC_CORE_mac.v:8624)          |
|                      | add_8624 (NV_NVDLA_CMAC_CORE_mac.v:8624)            |
|                      | sub_8624_3 (NV_NVDLA_CMAC_CORE_mac.v:8624)          |
|                      | sub_8624_4 (NV_NVDLA_CMAC_CORE_mac.v:8624)          |
|                      | add_8624_2 (NV_NVDLA_CMAC_CORE_mac.v:8624)          |
|                      | sub_8624_5 (NV_NVDLA_CMAC_CORE_mac.v:8624)          |
|                      | sub_8624_6 (NV_NVDLA_CMAC_CORE_mac.v:8624)          |
|                      | add_8482 (NV_NVDLA_CMAC_CORE_mac.v:8482)            |
|                      | add_8482_2 (NV_NVDLA_CMAC_CORE_mac.v:8482)          |
|                      | add_8482_3 (NV_NVDLA_CMAC_CORE_mac.v:8482)          |
|                      | add_8474 (NV_NVDLA_CMAC_CORE_mac.v:8474)            |
|                      | add_8474_2 (NV_NVDLA_CMAC_CORE_mac.v:8474)          |
|                      | add_8474_3 (NV_NVDLA_CMAC_CORE_mac.v:8474)          |
|                      | add_8473 (NV_NVDLA_CMAC_CORE_mac.v:8473)            |
|                      | add_8473_2 (NV_NVDLA_CMAC_CORE_mac.v:8473)          |
|                      | add_8473_3 (NV_NVDLA_CMAC_CORE_mac.v:8473)          |
|                      | add_8477 (NV_NVDLA_CMAC_CORE_mac.v:8477)            |
|                      | add_8477_2 (NV_NVDLA_CMAC_CORE_mac.v:8477)          |
|                      | add_8477_3 (NV_NVDLA_CMAC_CORE_mac.v:8477)          |
|                      | add_8485 (NV_NVDLA_CMAC_CORE_mac.v:8485)            |
|                      | add_8485_2 (NV_NVDLA_CMAC_CORE_mac.v:8485)          |
|                      | add_8485_3 (NV_NVDLA_CMAC_CORE_mac.v:8485)          |
|                      | add_8481 (NV_NVDLA_CMAC_CORE_mac.v:8481)            |
|                      | add_8481_2 (NV_NVDLA_CMAC_CORE_mac.v:8481)          |
|                      | add_8481_3 (NV_NVDLA_CMAC_CORE_mac.v:8481)          |
|                      | add_8480 (NV_NVDLA_CMAC_CORE_mac.v:8480)            |
|                      | add_8480_2 (NV_NVDLA_CMAC_CORE_mac.v:8480)          |
|                      | add_8480_3 (NV_NVDLA_CMAC_CORE_mac.v:8480)          |
|                      | add_8484 (NV_NVDLA_CMAC_CORE_mac.v:8484)            |
|                      | add_8484_2 (NV_NVDLA_CMAC_CORE_mac.v:8484)          |
|                      | add_8484_3 (NV_NVDLA_CMAC_CORE_mac.v:8484)          |
|                      | add_8476 (NV_NVDLA_CMAC_CORE_mac.v:8476)            |
|                      | add_8476_2 (NV_NVDLA_CMAC_CORE_mac.v:8476)          |
|                      | add_8476_3 (NV_NVDLA_CMAC_CORE_mac.v:8476)          |
|                      | add_8472 (NV_NVDLA_CMAC_CORE_mac.v:8472)            |
|                      | add_8472_2 (NV_NVDLA_CMAC_CORE_mac.v:8472)          |
|                      | add_8472_3 (NV_NVDLA_CMAC_CORE_mac.v:8472)          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 1     |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Unsigned | 1     |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Unsigned | 1     |                                          |
| I12   | PI   | Unsigned | 1     |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| I15   | PI   | Unsigned | 1     |                                          |
| I16   | PI   | Unsigned | 1     |                                          |
| I17   | PI   | Unsigned | 1     |                                          |
| I18   | PI   | Unsigned | 1     |                                          |
| I19   | PI   | Unsigned | 1     |                                          |
| I20   | PI   | Unsigned | 1     |                                          |
| I21   | PI   | Unsigned | 1     |                                          |
| I22   | PI   | Unsigned | 1     |                                          |
| I23   | PI   | Unsigned | 1     |                                          |
| I24   | PI   | Unsigned | 1     |                                          |
| I25   | PI   | Unsigned | 1     |                                          |
| I26   | PI   | Unsigned | 1     |                                          |
| I27   | PI   | Unsigned | 1     |                                          |
| I28   | PI   | Unsigned | 1     |                                          |
| I29   | PI   | Unsigned | 1     |                                          |
| I30   | PI   | Unsigned | 1     |                                          |
| I31   | PI   | Unsigned | 1     |                                          |
| I32   | PI   | Unsigned | 1     |                                          |
| I33   | PI   | Unsigned | 1     |                                          |
| I34   | PI   | Unsigned | 1     |                                          |
| I35   | PI   | Unsigned | 1     |                                          |
| I36   | PI   | Unsigned | 1     |                                          |
| I37   | PI   | Unsigned | 1     |                                          |
| I38   | PI   | Unsigned | 1     |                                          |
| I39   | PI   | Unsigned | 1     |                                          |
| I40   | PI   | Unsigned | 1     |                                          |
| I41   | PI   | Unsigned | 1     |                                          |
| I42   | PI   | Unsigned | 1     |                                          |
| I43   | PI   | Unsigned | 1     |                                          |
| I44   | PI   | Unsigned | 1     |                                          |
| I45   | PI   | Unsigned | 1     |                                          |
| I46   | PI   | Unsigned | 1     |                                          |
| I47   | PI   | Unsigned | 1     |                                          |
| I48   | PI   | Unsigned | 1     |                                          |
| I49   | PI   | Unsigned | 1     |                                          |
| I50   | PI   | Unsigned | 1     |                                          |
| I51   | PI   | Unsigned | 1     |                                          |
| I52   | PI   | Unsigned | 1     |                                          |
| I53   | PI   | Unsigned | 1     |                                          |
| I54   | PI   | Unsigned | 1     |                                          |
| I55   | PI   | Unsigned | 1     |                                          |
| I56   | PI   | Unsigned | 1     |                                          |
| I57   | PI   | Unsigned | 1     |                                          |
| I58   | PI   | Unsigned | 1     |                                          |
| I59   | PI   | Unsigned | 1     |                                          |
| I60   | PI   | Unsigned | 1     |                                          |
| I61   | PI   | Unsigned | 1     |                                          |
| I62   | PI   | Unsigned | 1     |                                          |
| I63   | PI   | Unsigned | 1     |                                          |
| I64   | PI   | Unsigned | 1     |                                          |
| T2191 | IFO  | Unsigned | 3     | I5 + I6 + I7 + I8 (NV_NVDLA_CMAC_CORE_mac.v:8475) |
| T2199 | IFO  | Unsigned | 3     | I9 + I10 + I11 + I12 (NV_NVDLA_CMAC_CORE_mac.v:8479) |
| T2207 | IFO  | Unsigned | 3     | I13 + I14 + I15 + I16 (NV_NVDLA_CMAC_CORE_mac.v:8483) |
| T2209 | IFO  | Unsigned | 3     | I53 + I54 + I55 + I56 (NV_NVDLA_CMAC_CORE_mac.v:8484) |
| T2201 | IFO  | Unsigned | 3     | I49 + I50 + I51 + I52 (NV_NVDLA_CMAC_CORE_mac.v:8480) |
| T2193 | IFO  | Unsigned | 3     | I57 + I58 + I59 + I60 (NV_NVDLA_CMAC_CORE_mac.v:8476) |
| T2825 | IFO  | Signed   | 5     | -T2209 - T2201 + T2193 ( NV_NVDLA_CMAC_CORE_mac.v:8629 NV_NVDLA_CMAC_CORE_mac.v:8634 ) |
| T2211 | IFO  | Unsigned | 3     | I41 + I42 + I43 + I44 (NV_NVDLA_CMAC_CORE_mac.v:8485) |
| T2203 | IFO  | Unsigned | 3     | I45 + I46 + I47 + I48 (NV_NVDLA_CMAC_CORE_mac.v:8481) |
| T2195 | IFO  | Unsigned | 3     | I37 + I38 + I39 + I40 (NV_NVDLA_CMAC_CORE_mac.v:8477) |
| T2873 | IFO  | Signed   | 5     | T2211 + T2203 - T2195 ( NV_NVDLA_CMAC_CORE_mac.v:8629 NV_NVDLA_CMAC_CORE_mac.v:8634 ) |
| T2213 | IFO  | Unsigned | 3     | I17 + I18 + I19 + I20 (NV_NVDLA_CMAC_CORE_mac.v:8486) |
| T2205 | IFO  | Unsigned | 3     | I25 + I26 + I27 + I28 (NV_NVDLA_CMAC_CORE_mac.v:8482) |
| T2197 | IFO  | Unsigned | 3     | I21 + I22 + I23 + I24 (NV_NVDLA_CMAC_CORE_mac.v:8478) |
| T2189 | IFO  | Unsigned | 3     | I29 + I30 + I31 + I32 (NV_NVDLA_CMAC_CORE_mac.v:8474) |
| T2187 | IFO  | Unsigned | 3     | I33 + I34 + I35 + I36 (NV_NVDLA_CMAC_CORE_mac.v:8473) |
| T2969 | IFO  | Unsigned | 5     | T2187 + T2195 + T2203 ( NV_NVDLA_CMAC_CORE_mac.v:8618 NV_NVDLA_CMAC_CORE_mac.v:8619 NV_NVDLA_CMAC_CORE_mac.v:8624 ) |
| T2967 | IFO  | Unsigned | 6     | T2205 + T2197 + T2189 + T2969 ( NV_NVDLA_CMAC_CORE_mac.v:8618 NV_NVDLA_CMAC_CORE_mac.v:8624 ) |
| T2183 | IFO  | Unsigned | 3     | I1 + I2 + I3 + I4 (NV_NVDLA_CMAC_CORE_mac.v:8471) |
| T2185 | IFO  | Unsigned | 3     | I61 + I62 + I63 + I64 (NV_NVDLA_CMAC_CORE_mac.v:8472) |
| T2717 | IFO  | Unsigned | 5     | T2201 + T2193 + T2185 ( NV_NVDLA_CMAC_CORE_mac.v:8618 NV_NVDLA_CMAC_CORE_mac.v:8619 NV_NVDLA_CMAC_CORE_mac.v:8624 ) |
| T2921 | IFO  | Unsigned | 6     | T2183 + T2191 + T2199 + T2717 ( NV_NVDLA_CMAC_CORE_mac.v:8618 NV_NVDLA_CMAC_CORE_mac.v:8619 ) |
| O1    | PO   | Signed   | 6     | T2191 - T2199 - T2207 + T2825 - T2873 (NV_NVDLA_CMAC_CORE_mac.v:8629) |
| O2    | PO   | Unsigned | 7     | T2213 + T2211 + T2209 + T2207 + T2967 + T2921 (NV_NVDLA_CMAC_CORE_mac.v:8618) |
| O3    | PO   | Signed   | 6     | -T2197 + T2205 + T2213 + T2825 + T2873 (NV_NVDLA_CMAC_CORE_mac.v:8634) |
| O4    | PO   | Unsigned | 6     | T2921 + T2969 (NV_NVDLA_CMAC_CORE_mac.v:8619) |
| O5    | PO   | Signed   | 6     | T2717 - T2967 (NV_NVDLA_CMAC_CORE_mac.v:8624) |
==============================================================================

Datapath Report for DP_OP_2977J1_135_9478
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2977J1_135_9478 | add_8487 (NV_NVDLA_CMAC_CORE_mac.v:8487)           |
|                      | add_8487_2 (NV_NVDLA_CMAC_CORE_mac.v:8487)          |
|                      | add_8487_3 (NV_NVDLA_CMAC_CORE_mac.v:8487)          |
|                      | add_8640 (NV_NVDLA_CMAC_CORE_mac.v:8640)            |
|                      | add_8640_2 (NV_NVDLA_CMAC_CORE_mac.v:8640)          |
|                      | add_8640_3 (NV_NVDLA_CMAC_CORE_mac.v:8640)          |
|                      | add_8640_4 (NV_NVDLA_CMAC_CORE_mac.v:8640)          |
|                      | add_8640_5 (NV_NVDLA_CMAC_CORE_mac.v:8640)          |
|                      | add_8640_6 (NV_NVDLA_CMAC_CORE_mac.v:8640)          |
|                      | add_8640_7 (NV_NVDLA_CMAC_CORE_mac.v:8640)          |
|                      | add_8640_8 (NV_NVDLA_CMAC_CORE_mac.v:8640)          |
|                      | add_8639 (NV_NVDLA_CMAC_CORE_mac.v:8639)            |
|                      | add_8639_2 (NV_NVDLA_CMAC_CORE_mac.v:8639)          |
|                      | add_8639_3 (NV_NVDLA_CMAC_CORE_mac.v:8639)          |
|                      | add_8639_4 (NV_NVDLA_CMAC_CORE_mac.v:8639)          |
|                      | add_8639_5 (NV_NVDLA_CMAC_CORE_mac.v:8639)          |
|                      | add_8639_6 (NV_NVDLA_CMAC_CORE_mac.v:8639)          |
|                      | add_8639_7 (NV_NVDLA_CMAC_CORE_mac.v:8639)          |
|                      | add_8639_8 (NV_NVDLA_CMAC_CORE_mac.v:8639)          |
|                      | add_8639_9 (NV_NVDLA_CMAC_CORE_mac.v:8639)          |
|                      | add_8639_10 (NV_NVDLA_CMAC_CORE_mac.v:8639)         |
|                      | add_8639_11 (NV_NVDLA_CMAC_CORE_mac.v:8639)         |
|                      | add_8639_12 (NV_NVDLA_CMAC_CORE_mac.v:8639)         |
|                      | add_8639_13 (NV_NVDLA_CMAC_CORE_mac.v:8639)         |
|                      | add_8639_14 (NV_NVDLA_CMAC_CORE_mac.v:8639)         |
|                      | add_8639_15 (NV_NVDLA_CMAC_CORE_mac.v:8639)         |
|                      | add_8491 (NV_NVDLA_CMAC_CORE_mac.v:8491)            |
|                      | add_8491_2 (NV_NVDLA_CMAC_CORE_mac.v:8491)          |
|                      | add_8491_3 (NV_NVDLA_CMAC_CORE_mac.v:8491)          |
|                      | add_8650 (NV_NVDLA_CMAC_CORE_mac.v:8650)            |
|                      | add_8650_2 (NV_NVDLA_CMAC_CORE_mac.v:8650)          |
|                      | sub_8650 (NV_NVDLA_CMAC_CORE_mac.v:8650)            |
|                      | sub_8650_2 (NV_NVDLA_CMAC_CORE_mac.v:8650)          |
|                      | sub_8650_3 (NV_NVDLA_CMAC_CORE_mac.v:8650)          |
|                      | sub_8650_4 (NV_NVDLA_CMAC_CORE_mac.v:8650)          |
|                      | sub_8650_5 (NV_NVDLA_CMAC_CORE_mac.v:8650)          |
|                      | sub_8650_6 (NV_NVDLA_CMAC_CORE_mac.v:8650)          |
|                      | add_8495 (NV_NVDLA_CMAC_CORE_mac.v:8495)            |
|                      | add_8495_2 (NV_NVDLA_CMAC_CORE_mac.v:8495)          |
|                      | add_8495_3 (NV_NVDLA_CMAC_CORE_mac.v:8495)          |
|                      | add_8499 (NV_NVDLA_CMAC_CORE_mac.v:8499)            |
|                      | add_8499_2 (NV_NVDLA_CMAC_CORE_mac.v:8499)          |
|                      | add_8499_3 (NV_NVDLA_CMAC_CORE_mac.v:8499)          |
|                      | add_8502 (NV_NVDLA_CMAC_CORE_mac.v:8502)            |
|                      | add_8502_2 (NV_NVDLA_CMAC_CORE_mac.v:8502)          |
|                      | add_8502_3 (NV_NVDLA_CMAC_CORE_mac.v:8502)          |
|                      | sub_8655 (NV_NVDLA_CMAC_CORE_mac.v:8655)            |
|                      | sub_8655_2 (NV_NVDLA_CMAC_CORE_mac.v:8655)          |
|                      | sub_8655_3 (NV_NVDLA_CMAC_CORE_mac.v:8655)          |
|                      | add_8655 (NV_NVDLA_CMAC_CORE_mac.v:8655)            |
|                      | add_8655_2 (NV_NVDLA_CMAC_CORE_mac.v:8655)          |
|                      | sub_8655_4 (NV_NVDLA_CMAC_CORE_mac.v:8655)          |
|                      | add_8655_3 (NV_NVDLA_CMAC_CORE_mac.v:8655)          |
|                      | add_8655_4 (NV_NVDLA_CMAC_CORE_mac.v:8655)          |
|                      | add_8494 (NV_NVDLA_CMAC_CORE_mac.v:8494)            |
|                      | add_8494_2 (NV_NVDLA_CMAC_CORE_mac.v:8494)          |
|                      | add_8494_3 (NV_NVDLA_CMAC_CORE_mac.v:8494)          |
|                      | sub_8645 (NV_NVDLA_CMAC_CORE_mac.v:8645)            |
|                      | sub_8645_2 (NV_NVDLA_CMAC_CORE_mac.v:8645)          |
|                      | add_8645 (NV_NVDLA_CMAC_CORE_mac.v:8645)            |
|                      | sub_8645_3 (NV_NVDLA_CMAC_CORE_mac.v:8645)          |
|                      | sub_8645_4 (NV_NVDLA_CMAC_CORE_mac.v:8645)          |
|                      | add_8645_2 (NV_NVDLA_CMAC_CORE_mac.v:8645)          |
|                      | sub_8645_5 (NV_NVDLA_CMAC_CORE_mac.v:8645)          |
|                      | sub_8645_6 (NV_NVDLA_CMAC_CORE_mac.v:8645)          |
|                      | add_8498 (NV_NVDLA_CMAC_CORE_mac.v:8498)            |
|                      | add_8498_2 (NV_NVDLA_CMAC_CORE_mac.v:8498)          |
|                      | add_8498_3 (NV_NVDLA_CMAC_CORE_mac.v:8498)          |
|                      | add_8490 (NV_NVDLA_CMAC_CORE_mac.v:8490)            |
|                      | add_8490_2 (NV_NVDLA_CMAC_CORE_mac.v:8490)          |
|                      | add_8490_3 (NV_NVDLA_CMAC_CORE_mac.v:8490)          |
|                      | add_8489 (NV_NVDLA_CMAC_CORE_mac.v:8489)            |
|                      | add_8489_2 (NV_NVDLA_CMAC_CORE_mac.v:8489)          |
|                      | add_8489_3 (NV_NVDLA_CMAC_CORE_mac.v:8489)          |
|                      | add_8493 (NV_NVDLA_CMAC_CORE_mac.v:8493)            |
|                      | add_8493_2 (NV_NVDLA_CMAC_CORE_mac.v:8493)          |
|                      | add_8493_3 (NV_NVDLA_CMAC_CORE_mac.v:8493)          |
|                      | add_8501 (NV_NVDLA_CMAC_CORE_mac.v:8501)            |
|                      | add_8501_2 (NV_NVDLA_CMAC_CORE_mac.v:8501)          |
|                      | add_8501_3 (NV_NVDLA_CMAC_CORE_mac.v:8501)          |
|                      | add_8497 (NV_NVDLA_CMAC_CORE_mac.v:8497)            |
|                      | add_8497_2 (NV_NVDLA_CMAC_CORE_mac.v:8497)          |
|                      | add_8497_3 (NV_NVDLA_CMAC_CORE_mac.v:8497)          |
|                      | add_8496 (NV_NVDLA_CMAC_CORE_mac.v:8496)            |
|                      | add_8496_2 (NV_NVDLA_CMAC_CORE_mac.v:8496)          |
|                      | add_8496_3 (NV_NVDLA_CMAC_CORE_mac.v:8496)          |
|                      | add_8500 (NV_NVDLA_CMAC_CORE_mac.v:8500)            |
|                      | add_8500_2 (NV_NVDLA_CMAC_CORE_mac.v:8500)          |
|                      | add_8500_3 (NV_NVDLA_CMAC_CORE_mac.v:8500)          |
|                      | add_8492 (NV_NVDLA_CMAC_CORE_mac.v:8492)            |
|                      | add_8492_2 (NV_NVDLA_CMAC_CORE_mac.v:8492)          |
|                      | add_8492_3 (NV_NVDLA_CMAC_CORE_mac.v:8492)          |
|                      | add_8488 (NV_NVDLA_CMAC_CORE_mac.v:8488)            |
|                      | add_8488_2 (NV_NVDLA_CMAC_CORE_mac.v:8488)          |
|                      | add_8488_3 (NV_NVDLA_CMAC_CORE_mac.v:8488)          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 1     |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Unsigned | 1     |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Unsigned | 1     |                                          |
| I12   | PI   | Unsigned | 1     |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| I15   | PI   | Unsigned | 1     |                                          |
| I16   | PI   | Unsigned | 1     |                                          |
| I17   | PI   | Unsigned | 1     |                                          |
| I18   | PI   | Unsigned | 1     |                                          |
| I19   | PI   | Unsigned | 1     |                                          |
| I20   | PI   | Unsigned | 1     |                                          |
| I21   | PI   | Unsigned | 1     |                                          |
| I22   | PI   | Unsigned | 1     |                                          |
| I23   | PI   | Unsigned | 1     |                                          |
| I24   | PI   | Unsigned | 1     |                                          |
| I25   | PI   | Unsigned | 1     |                                          |
| I26   | PI   | Unsigned | 1     |                                          |
| I27   | PI   | Unsigned | 1     |                                          |
| I28   | PI   | Unsigned | 1     |                                          |
| I29   | PI   | Unsigned | 1     |                                          |
| I30   | PI   | Unsigned | 1     |                                          |
| I31   | PI   | Unsigned | 1     |                                          |
| I32   | PI   | Unsigned | 1     |                                          |
| I33   | PI   | Unsigned | 1     |                                          |
| I34   | PI   | Unsigned | 1     |                                          |
| I35   | PI   | Unsigned | 1     |                                          |
| I36   | PI   | Unsigned | 1     |                                          |
| I37   | PI   | Unsigned | 1     |                                          |
| I38   | PI   | Unsigned | 1     |                                          |
| I39   | PI   | Unsigned | 1     |                                          |
| I40   | PI   | Unsigned | 1     |                                          |
| I41   | PI   | Unsigned | 1     |                                          |
| I42   | PI   | Unsigned | 1     |                                          |
| I43   | PI   | Unsigned | 1     |                                          |
| I44   | PI   | Unsigned | 1     |                                          |
| I45   | PI   | Unsigned | 1     |                                          |
| I46   | PI   | Unsigned | 1     |                                          |
| I47   | PI   | Unsigned | 1     |                                          |
| I48   | PI   | Unsigned | 1     |                                          |
| I49   | PI   | Unsigned | 1     |                                          |
| I50   | PI   | Unsigned | 1     |                                          |
| I51   | PI   | Unsigned | 1     |                                          |
| I52   | PI   | Unsigned | 1     |                                          |
| I53   | PI   | Unsigned | 1     |                                          |
| I54   | PI   | Unsigned | 1     |                                          |
| I55   | PI   | Unsigned | 1     |                                          |
| I56   | PI   | Unsigned | 1     |                                          |
| I57   | PI   | Unsigned | 1     |                                          |
| I58   | PI   | Unsigned | 1     |                                          |
| I59   | PI   | Unsigned | 1     |                                          |
| I60   | PI   | Unsigned | 1     |                                          |
| I61   | PI   | Unsigned | 1     |                                          |
| I62   | PI   | Unsigned | 1     |                                          |
| I63   | PI   | Unsigned | 1     |                                          |
| I64   | PI   | Unsigned | 1     |                                          |
| T2223 | IFO  | Unsigned | 3     | I5 + I6 + I7 + I8 (NV_NVDLA_CMAC_CORE_mac.v:8491) |
| T2231 | IFO  | Unsigned | 3     | I9 + I10 + I11 + I12 (NV_NVDLA_CMAC_CORE_mac.v:8495) |
| T2239 | IFO  | Unsigned | 3     | I13 + I14 + I15 + I16 (NV_NVDLA_CMAC_CORE_mac.v:8499) |
| T2241 | IFO  | Unsigned | 3     | I53 + I54 + I55 + I56 (NV_NVDLA_CMAC_CORE_mac.v:8500) |
| T2233 | IFO  | Unsigned | 3     | I49 + I50 + I51 + I52 (NV_NVDLA_CMAC_CORE_mac.v:8496) |
| T2225 | IFO  | Unsigned | 3     | I57 + I58 + I59 + I60 (NV_NVDLA_CMAC_CORE_mac.v:8492) |
| T2831 | IFO  | Signed   | 5     | -T2241 - T2233 + T2225 ( NV_NVDLA_CMAC_CORE_mac.v:8650 NV_NVDLA_CMAC_CORE_mac.v:8655 ) |
| T2243 | IFO  | Unsigned | 3     | I41 + I42 + I43 + I44 (NV_NVDLA_CMAC_CORE_mac.v:8501) |
| T2235 | IFO  | Unsigned | 3     | I45 + I46 + I47 + I48 (NV_NVDLA_CMAC_CORE_mac.v:8497) |
| T2227 | IFO  | Unsigned | 3     | I37 + I38 + I39 + I40 (NV_NVDLA_CMAC_CORE_mac.v:8493) |
| T2879 | IFO  | Signed   | 5     | T2243 + T2235 - T2227 ( NV_NVDLA_CMAC_CORE_mac.v:8650 NV_NVDLA_CMAC_CORE_mac.v:8655 ) |
| T2245 | IFO  | Unsigned | 3     | I17 + I18 + I19 + I20 (NV_NVDLA_CMAC_CORE_mac.v:8502) |
| T2237 | IFO  | Unsigned | 3     | I25 + I26 + I27 + I28 (NV_NVDLA_CMAC_CORE_mac.v:8498) |
| T2229 | IFO  | Unsigned | 3     | I21 + I22 + I23 + I24 (NV_NVDLA_CMAC_CORE_mac.v:8494) |
| T2221 | IFO  | Unsigned | 3     | I29 + I30 + I31 + I32 (NV_NVDLA_CMAC_CORE_mac.v:8490) |
| T2219 | IFO  | Unsigned | 3     | I33 + I34 + I35 + I36 (NV_NVDLA_CMAC_CORE_mac.v:8489) |
| T2975 | IFO  | Unsigned | 5     | T2219 + T2227 + T2235 ( NV_NVDLA_CMAC_CORE_mac.v:8639 NV_NVDLA_CMAC_CORE_mac.v:8640 NV_NVDLA_CMAC_CORE_mac.v:8645 ) |
| T2973 | IFO  | Unsigned | 6     | T2237 + T2229 + T2221 + T2975 ( NV_NVDLA_CMAC_CORE_mac.v:8639 NV_NVDLA_CMAC_CORE_mac.v:8645 ) |
| T2215 | IFO  | Unsigned | 3     | I1 + I2 + I3 + I4 (NV_NVDLA_CMAC_CORE_mac.v:8487) |
| T2217 | IFO  | Unsigned | 3     | I61 + I62 + I63 + I64 (NV_NVDLA_CMAC_CORE_mac.v:8488) |
| T2726 | IFO  | Unsigned | 5     | T2233 + T2225 + T2217 ( NV_NVDLA_CMAC_CORE_mac.v:8639 NV_NVDLA_CMAC_CORE_mac.v:8640 NV_NVDLA_CMAC_CORE_mac.v:8645 ) |
| T2927 | IFO  | Unsigned | 6     | T2215 + T2223 + T2231 + T2726 ( NV_NVDLA_CMAC_CORE_mac.v:8639 NV_NVDLA_CMAC_CORE_mac.v:8640 ) |
| O1    | PO   | Signed   | 6     | T2223 - T2231 - T2239 + T2831 - T2879 (NV_NVDLA_CMAC_CORE_mac.v:8650) |
| O2    | PO   | Unsigned | 7     | T2245 + T2243 + T2241 + T2239 + T2973 + T2927 (NV_NVDLA_CMAC_CORE_mac.v:8639) |
| O3    | PO   | Signed   | 6     | -T2229 + T2237 + T2245 + T2831 + T2879 (NV_NVDLA_CMAC_CORE_mac.v:8655) |
| O4    | PO   | Unsigned | 6     | T2927 + T2975 (NV_NVDLA_CMAC_CORE_mac.v:8640) |
| O5    | PO   | Signed   | 6     | T2726 - T2973 (NV_NVDLA_CMAC_CORE_mac.v:8645) |
==============================================================================

Datapath Report for DP_OP_2983J1_137_4388
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2983J1_137_4388 | add_8503 (NV_NVDLA_CMAC_CORE_mac.v:8503)           |
|                      | add_8503_2 (NV_NVDLA_CMAC_CORE_mac.v:8503)          |
|                      | add_8503_3 (NV_NVDLA_CMAC_CORE_mac.v:8503)          |
|                      | add_8661 (NV_NVDLA_CMAC_CORE_mac.v:8661)            |
|                      | add_8661_2 (NV_NVDLA_CMAC_CORE_mac.v:8661)          |
|                      | add_8661_3 (NV_NVDLA_CMAC_CORE_mac.v:8661)          |
|                      | add_8661_4 (NV_NVDLA_CMAC_CORE_mac.v:8661)          |
|                      | add_8661_5 (NV_NVDLA_CMAC_CORE_mac.v:8661)          |
|                      | add_8661_6 (NV_NVDLA_CMAC_CORE_mac.v:8661)          |
|                      | add_8661_7 (NV_NVDLA_CMAC_CORE_mac.v:8661)          |
|                      | add_8661_8 (NV_NVDLA_CMAC_CORE_mac.v:8661)          |
|                      | add_8660 (NV_NVDLA_CMAC_CORE_mac.v:8660)            |
|                      | add_8660_2 (NV_NVDLA_CMAC_CORE_mac.v:8660)          |
|                      | add_8660_3 (NV_NVDLA_CMAC_CORE_mac.v:8660)          |
|                      | add_8660_4 (NV_NVDLA_CMAC_CORE_mac.v:8660)          |
|                      | add_8660_5 (NV_NVDLA_CMAC_CORE_mac.v:8660)          |
|                      | add_8660_6 (NV_NVDLA_CMAC_CORE_mac.v:8660)          |
|                      | add_8660_7 (NV_NVDLA_CMAC_CORE_mac.v:8660)          |
|                      | add_8660_8 (NV_NVDLA_CMAC_CORE_mac.v:8660)          |
|                      | add_8660_9 (NV_NVDLA_CMAC_CORE_mac.v:8660)          |
|                      | add_8660_10 (NV_NVDLA_CMAC_CORE_mac.v:8660)         |
|                      | add_8660_11 (NV_NVDLA_CMAC_CORE_mac.v:8660)         |
|                      | add_8660_12 (NV_NVDLA_CMAC_CORE_mac.v:8660)         |
|                      | add_8660_13 (NV_NVDLA_CMAC_CORE_mac.v:8660)         |
|                      | add_8660_14 (NV_NVDLA_CMAC_CORE_mac.v:8660)         |
|                      | add_8660_15 (NV_NVDLA_CMAC_CORE_mac.v:8660)         |
|                      | add_8507 (NV_NVDLA_CMAC_CORE_mac.v:8507)            |
|                      | add_8507_2 (NV_NVDLA_CMAC_CORE_mac.v:8507)          |
|                      | add_8507_3 (NV_NVDLA_CMAC_CORE_mac.v:8507)          |
|                      | add_8671 (NV_NVDLA_CMAC_CORE_mac.v:8671)            |
|                      | add_8671_2 (NV_NVDLA_CMAC_CORE_mac.v:8671)          |
|                      | sub_8671 (NV_NVDLA_CMAC_CORE_mac.v:8671)            |
|                      | sub_8671_2 (NV_NVDLA_CMAC_CORE_mac.v:8671)          |
|                      | sub_8671_3 (NV_NVDLA_CMAC_CORE_mac.v:8671)          |
|                      | sub_8671_4 (NV_NVDLA_CMAC_CORE_mac.v:8671)          |
|                      | sub_8671_5 (NV_NVDLA_CMAC_CORE_mac.v:8671)          |
|                      | sub_8671_6 (NV_NVDLA_CMAC_CORE_mac.v:8671)          |
|                      | add_8511 (NV_NVDLA_CMAC_CORE_mac.v:8511)            |
|                      | add_8511_2 (NV_NVDLA_CMAC_CORE_mac.v:8511)          |
|                      | add_8511_3 (NV_NVDLA_CMAC_CORE_mac.v:8511)          |
|                      | add_8515 (NV_NVDLA_CMAC_CORE_mac.v:8515)            |
|                      | add_8515_2 (NV_NVDLA_CMAC_CORE_mac.v:8515)          |
|                      | add_8515_3 (NV_NVDLA_CMAC_CORE_mac.v:8515)          |
|                      | add_8518 (NV_NVDLA_CMAC_CORE_mac.v:8518)            |
|                      | add_8518_2 (NV_NVDLA_CMAC_CORE_mac.v:8518)          |
|                      | add_8518_3 (NV_NVDLA_CMAC_CORE_mac.v:8518)          |
|                      | sub_8676 (NV_NVDLA_CMAC_CORE_mac.v:8676)            |
|                      | sub_8676_2 (NV_NVDLA_CMAC_CORE_mac.v:8676)          |
|                      | sub_8676_3 (NV_NVDLA_CMAC_CORE_mac.v:8676)          |
|                      | add_8676 (NV_NVDLA_CMAC_CORE_mac.v:8676)            |
|                      | add_8676_2 (NV_NVDLA_CMAC_CORE_mac.v:8676)          |
|                      | sub_8676_4 (NV_NVDLA_CMAC_CORE_mac.v:8676)          |
|                      | add_8676_3 (NV_NVDLA_CMAC_CORE_mac.v:8676)          |
|                      | add_8676_4 (NV_NVDLA_CMAC_CORE_mac.v:8676)          |
|                      | add_8510 (NV_NVDLA_CMAC_CORE_mac.v:8510)            |
|                      | add_8510_2 (NV_NVDLA_CMAC_CORE_mac.v:8510)          |
|                      | add_8510_3 (NV_NVDLA_CMAC_CORE_mac.v:8510)          |
|                      | sub_8666 (NV_NVDLA_CMAC_CORE_mac.v:8666)            |
|                      | sub_8666_2 (NV_NVDLA_CMAC_CORE_mac.v:8666)          |
|                      | add_8666 (NV_NVDLA_CMAC_CORE_mac.v:8666)            |
|                      | sub_8666_3 (NV_NVDLA_CMAC_CORE_mac.v:8666)          |
|                      | sub_8666_4 (NV_NVDLA_CMAC_CORE_mac.v:8666)          |
|                      | add_8666_2 (NV_NVDLA_CMAC_CORE_mac.v:8666)          |
|                      | sub_8666_5 (NV_NVDLA_CMAC_CORE_mac.v:8666)          |
|                      | sub_8666_6 (NV_NVDLA_CMAC_CORE_mac.v:8666)          |
|                      | add_8514 (NV_NVDLA_CMAC_CORE_mac.v:8514)            |
|                      | add_8514_2 (NV_NVDLA_CMAC_CORE_mac.v:8514)          |
|                      | add_8514_3 (NV_NVDLA_CMAC_CORE_mac.v:8514)          |
|                      | add_8506 (NV_NVDLA_CMAC_CORE_mac.v:8506)            |
|                      | add_8506_2 (NV_NVDLA_CMAC_CORE_mac.v:8506)          |
|                      | add_8506_3 (NV_NVDLA_CMAC_CORE_mac.v:8506)          |
|                      | add_8505 (NV_NVDLA_CMAC_CORE_mac.v:8505)            |
|                      | add_8505_2 (NV_NVDLA_CMAC_CORE_mac.v:8505)          |
|                      | add_8505_3 (NV_NVDLA_CMAC_CORE_mac.v:8505)          |
|                      | add_8509 (NV_NVDLA_CMAC_CORE_mac.v:8509)            |
|                      | add_8509_2 (NV_NVDLA_CMAC_CORE_mac.v:8509)          |
|                      | add_8509_3 (NV_NVDLA_CMAC_CORE_mac.v:8509)          |
|                      | add_8517 (NV_NVDLA_CMAC_CORE_mac.v:8517)            |
|                      | add_8517_2 (NV_NVDLA_CMAC_CORE_mac.v:8517)          |
|                      | add_8517_3 (NV_NVDLA_CMAC_CORE_mac.v:8517)          |
|                      | add_8513 (NV_NVDLA_CMAC_CORE_mac.v:8513)            |
|                      | add_8513_2 (NV_NVDLA_CMAC_CORE_mac.v:8513)          |
|                      | add_8513_3 (NV_NVDLA_CMAC_CORE_mac.v:8513)          |
|                      | add_8512 (NV_NVDLA_CMAC_CORE_mac.v:8512)            |
|                      | add_8512_2 (NV_NVDLA_CMAC_CORE_mac.v:8512)          |
|                      | add_8512_3 (NV_NVDLA_CMAC_CORE_mac.v:8512)          |
|                      | add_8516 (NV_NVDLA_CMAC_CORE_mac.v:8516)            |
|                      | add_8516_2 (NV_NVDLA_CMAC_CORE_mac.v:8516)          |
|                      | add_8516_3 (NV_NVDLA_CMAC_CORE_mac.v:8516)          |
|                      | add_8508 (NV_NVDLA_CMAC_CORE_mac.v:8508)            |
|                      | add_8508_2 (NV_NVDLA_CMAC_CORE_mac.v:8508)          |
|                      | add_8508_3 (NV_NVDLA_CMAC_CORE_mac.v:8508)          |
|                      | add_8504 (NV_NVDLA_CMAC_CORE_mac.v:8504)            |
|                      | add_8504_2 (NV_NVDLA_CMAC_CORE_mac.v:8504)          |
|                      | add_8504_3 (NV_NVDLA_CMAC_CORE_mac.v:8504)          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 1     |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Unsigned | 1     |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Unsigned | 1     |                                          |
| I12   | PI   | Unsigned | 1     |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| I15   | PI   | Unsigned | 1     |                                          |
| I16   | PI   | Unsigned | 1     |                                          |
| I17   | PI   | Unsigned | 1     |                                          |
| I18   | PI   | Unsigned | 1     |                                          |
| I19   | PI   | Unsigned | 1     |                                          |
| I20   | PI   | Unsigned | 1     |                                          |
| I21   | PI   | Unsigned | 1     |                                          |
| I22   | PI   | Unsigned | 1     |                                          |
| I23   | PI   | Unsigned | 1     |                                          |
| I24   | PI   | Unsigned | 1     |                                          |
| I25   | PI   | Unsigned | 1     |                                          |
| I26   | PI   | Unsigned | 1     |                                          |
| I27   | PI   | Unsigned | 1     |                                          |
| I28   | PI   | Unsigned | 1     |                                          |
| I29   | PI   | Unsigned | 1     |                                          |
| I30   | PI   | Unsigned | 1     |                                          |
| I31   | PI   | Unsigned | 1     |                                          |
| I32   | PI   | Unsigned | 1     |                                          |
| I33   | PI   | Unsigned | 1     |                                          |
| I34   | PI   | Unsigned | 1     |                                          |
| I35   | PI   | Unsigned | 1     |                                          |
| I36   | PI   | Unsigned | 1     |                                          |
| I37   | PI   | Unsigned | 1     |                                          |
| I38   | PI   | Unsigned | 1     |                                          |
| I39   | PI   | Unsigned | 1     |                                          |
| I40   | PI   | Unsigned | 1     |                                          |
| I41   | PI   | Unsigned | 1     |                                          |
| I42   | PI   | Unsigned | 1     |                                          |
| I43   | PI   | Unsigned | 1     |                                          |
| I44   | PI   | Unsigned | 1     |                                          |
| I45   | PI   | Unsigned | 1     |                                          |
| I46   | PI   | Unsigned | 1     |                                          |
| I47   | PI   | Unsigned | 1     |                                          |
| I48   | PI   | Unsigned | 1     |                                          |
| I49   | PI   | Unsigned | 1     |                                          |
| I50   | PI   | Unsigned | 1     |                                          |
| I51   | PI   | Unsigned | 1     |                                          |
| I52   | PI   | Unsigned | 1     |                                          |
| I53   | PI   | Unsigned | 1     |                                          |
| I54   | PI   | Unsigned | 1     |                                          |
| I55   | PI   | Unsigned | 1     |                                          |
| I56   | PI   | Unsigned | 1     |                                          |
| I57   | PI   | Unsigned | 1     |                                          |
| I58   | PI   | Unsigned | 1     |                                          |
| I59   | PI   | Unsigned | 1     |                                          |
| I60   | PI   | Unsigned | 1     |                                          |
| I61   | PI   | Unsigned | 1     |                                          |
| I62   | PI   | Unsigned | 1     |                                          |
| I63   | PI   | Unsigned | 1     |                                          |
| I64   | PI   | Unsigned | 1     |                                          |
| T2255 | IFO  | Unsigned | 3     | I5 + I6 + I7 + I8 (NV_NVDLA_CMAC_CORE_mac.v:8507) |
| T2263 | IFO  | Unsigned | 3     | I9 + I10 + I11 + I12 (NV_NVDLA_CMAC_CORE_mac.v:8511) |
| T2271 | IFO  | Unsigned | 3     | I13 + I14 + I15 + I16 (NV_NVDLA_CMAC_CORE_mac.v:8515) |
| T2273 | IFO  | Unsigned | 3     | I53 + I54 + I55 + I56 (NV_NVDLA_CMAC_CORE_mac.v:8516) |
| T2265 | IFO  | Unsigned | 3     | I49 + I50 + I51 + I52 (NV_NVDLA_CMAC_CORE_mac.v:8512) |
| T2257 | IFO  | Unsigned | 3     | I57 + I58 + I59 + I60 (NV_NVDLA_CMAC_CORE_mac.v:8508) |
| T2837 | IFO  | Signed   | 5     | -T2273 - T2265 + T2257 ( NV_NVDLA_CMAC_CORE_mac.v:8671 NV_NVDLA_CMAC_CORE_mac.v:8676 ) |
| T2275 | IFO  | Unsigned | 3     | I41 + I42 + I43 + I44 (NV_NVDLA_CMAC_CORE_mac.v:8517) |
| T2267 | IFO  | Unsigned | 3     | I45 + I46 + I47 + I48 (NV_NVDLA_CMAC_CORE_mac.v:8513) |
| T2259 | IFO  | Unsigned | 3     | I37 + I38 + I39 + I40 (NV_NVDLA_CMAC_CORE_mac.v:8509) |
| T2885 | IFO  | Signed   | 5     | T2275 + T2267 - T2259 ( NV_NVDLA_CMAC_CORE_mac.v:8671 NV_NVDLA_CMAC_CORE_mac.v:8676 ) |
| T2277 | IFO  | Unsigned | 3     | I17 + I18 + I19 + I20 (NV_NVDLA_CMAC_CORE_mac.v:8518) |
| T2269 | IFO  | Unsigned | 3     | I25 + I26 + I27 + I28 (NV_NVDLA_CMAC_CORE_mac.v:8514) |
| T2261 | IFO  | Unsigned | 3     | I21 + I22 + I23 + I24 (NV_NVDLA_CMAC_CORE_mac.v:8510) |
| T2253 | IFO  | Unsigned | 3     | I29 + I30 + I31 + I32 (NV_NVDLA_CMAC_CORE_mac.v:8506) |
| T2251 | IFO  | Unsigned | 3     | I33 + I34 + I35 + I36 (NV_NVDLA_CMAC_CORE_mac.v:8505) |
| T2981 | IFO  | Unsigned | 5     | T2251 + T2259 + T2267 ( NV_NVDLA_CMAC_CORE_mac.v:8660 NV_NVDLA_CMAC_CORE_mac.v:8661 NV_NVDLA_CMAC_CORE_mac.v:8666 ) |
| T2979 | IFO  | Unsigned | 6     | T2269 + T2261 + T2253 + T2981 ( NV_NVDLA_CMAC_CORE_mac.v:8660 NV_NVDLA_CMAC_CORE_mac.v:8666 ) |
| T2247 | IFO  | Unsigned | 3     | I1 + I2 + I3 + I4 (NV_NVDLA_CMAC_CORE_mac.v:8503) |
| T2249 | IFO  | Unsigned | 3     | I61 + I62 + I63 + I64 (NV_NVDLA_CMAC_CORE_mac.v:8504) |
| T2735 | IFO  | Unsigned | 5     | T2265 + T2257 + T2249 ( NV_NVDLA_CMAC_CORE_mac.v:8660 NV_NVDLA_CMAC_CORE_mac.v:8661 NV_NVDLA_CMAC_CORE_mac.v:8666 ) |
| T2933 | IFO  | Unsigned | 6     | T2247 + T2255 + T2263 + T2735 ( NV_NVDLA_CMAC_CORE_mac.v:8660 NV_NVDLA_CMAC_CORE_mac.v:8661 ) |
| O1    | PO   | Signed   | 6     | T2255 - T2263 - T2271 + T2837 - T2885 (NV_NVDLA_CMAC_CORE_mac.v:8671) |
| O2    | PO   | Unsigned | 7     | T2277 + T2275 + T2273 + T2271 + T2979 + T2933 (NV_NVDLA_CMAC_CORE_mac.v:8660) |
| O3    | PO   | Signed   | 6     | -T2261 + T2269 + T2277 + T2837 + T2885 (NV_NVDLA_CMAC_CORE_mac.v:8676) |
| O4    | PO   | Unsigned | 6     | T2933 + T2981 (NV_NVDLA_CMAC_CORE_mac.v:8661) |
| O5    | PO   | Signed   | 6     | T2735 - T2979 (NV_NVDLA_CMAC_CORE_mac.v:8666) |
==============================================================================

Datapath Report for DP_OP_2989J1_139_8607
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2989J1_139_8607 | add_8519 (NV_NVDLA_CMAC_CORE_mac.v:8519)           |
|                      | add_8519_2 (NV_NVDLA_CMAC_CORE_mac.v:8519)          |
|                      | add_8519_3 (NV_NVDLA_CMAC_CORE_mac.v:8519)          |
|                      | add_8682 (NV_NVDLA_CMAC_CORE_mac.v:8682)            |
|                      | add_8682_2 (NV_NVDLA_CMAC_CORE_mac.v:8682)          |
|                      | add_8682_3 (NV_NVDLA_CMAC_CORE_mac.v:8682)          |
|                      | add_8682_4 (NV_NVDLA_CMAC_CORE_mac.v:8682)          |
|                      | add_8682_5 (NV_NVDLA_CMAC_CORE_mac.v:8682)          |
|                      | add_8682_6 (NV_NVDLA_CMAC_CORE_mac.v:8682)          |
|                      | add_8682_7 (NV_NVDLA_CMAC_CORE_mac.v:8682)          |
|                      | add_8682_8 (NV_NVDLA_CMAC_CORE_mac.v:8682)          |
|                      | add_8681 (NV_NVDLA_CMAC_CORE_mac.v:8681)            |
|                      | add_8681_2 (NV_NVDLA_CMAC_CORE_mac.v:8681)          |
|                      | add_8681_3 (NV_NVDLA_CMAC_CORE_mac.v:8681)          |
|                      | add_8681_4 (NV_NVDLA_CMAC_CORE_mac.v:8681)          |
|                      | add_8681_5 (NV_NVDLA_CMAC_CORE_mac.v:8681)          |
|                      | add_8681_6 (NV_NVDLA_CMAC_CORE_mac.v:8681)          |
|                      | add_8681_7 (NV_NVDLA_CMAC_CORE_mac.v:8681)          |
|                      | add_8681_8 (NV_NVDLA_CMAC_CORE_mac.v:8681)          |
|                      | add_8681_9 (NV_NVDLA_CMAC_CORE_mac.v:8681)          |
|                      | add_8681_10 (NV_NVDLA_CMAC_CORE_mac.v:8681)         |
|                      | add_8681_11 (NV_NVDLA_CMAC_CORE_mac.v:8681)         |
|                      | add_8681_12 (NV_NVDLA_CMAC_CORE_mac.v:8681)         |
|                      | add_8681_13 (NV_NVDLA_CMAC_CORE_mac.v:8681)         |
|                      | add_8681_14 (NV_NVDLA_CMAC_CORE_mac.v:8681)         |
|                      | add_8681_15 (NV_NVDLA_CMAC_CORE_mac.v:8681)         |
|                      | add_8523 (NV_NVDLA_CMAC_CORE_mac.v:8523)            |
|                      | add_8523_2 (NV_NVDLA_CMAC_CORE_mac.v:8523)          |
|                      | add_8523_3 (NV_NVDLA_CMAC_CORE_mac.v:8523)          |
|                      | add_8692 (NV_NVDLA_CMAC_CORE_mac.v:8692)            |
|                      | add_8692_2 (NV_NVDLA_CMAC_CORE_mac.v:8692)          |
|                      | sub_8692 (NV_NVDLA_CMAC_CORE_mac.v:8692)            |
|                      | sub_8692_2 (NV_NVDLA_CMAC_CORE_mac.v:8692)          |
|                      | sub_8692_3 (NV_NVDLA_CMAC_CORE_mac.v:8692)          |
|                      | sub_8692_4 (NV_NVDLA_CMAC_CORE_mac.v:8692)          |
|                      | sub_8692_5 (NV_NVDLA_CMAC_CORE_mac.v:8692)          |
|                      | sub_8692_6 (NV_NVDLA_CMAC_CORE_mac.v:8692)          |
|                      | add_8527 (NV_NVDLA_CMAC_CORE_mac.v:8527)            |
|                      | add_8527_2 (NV_NVDLA_CMAC_CORE_mac.v:8527)          |
|                      | add_8527_3 (NV_NVDLA_CMAC_CORE_mac.v:8527)          |
|                      | add_8531 (NV_NVDLA_CMAC_CORE_mac.v:8531)            |
|                      | add_8531_2 (NV_NVDLA_CMAC_CORE_mac.v:8531)          |
|                      | add_8531_3 (NV_NVDLA_CMAC_CORE_mac.v:8531)          |
|                      | add_8534 (NV_NVDLA_CMAC_CORE_mac.v:8534)            |
|                      | add_8534_2 (NV_NVDLA_CMAC_CORE_mac.v:8534)          |
|                      | add_8534_3 (NV_NVDLA_CMAC_CORE_mac.v:8534)          |
|                      | sub_8697 (NV_NVDLA_CMAC_CORE_mac.v:8697)            |
|                      | sub_8697_2 (NV_NVDLA_CMAC_CORE_mac.v:8697)          |
|                      | sub_8697_3 (NV_NVDLA_CMAC_CORE_mac.v:8697)          |
|                      | add_8697 (NV_NVDLA_CMAC_CORE_mac.v:8697)            |
|                      | add_8697_2 (NV_NVDLA_CMAC_CORE_mac.v:8697)          |
|                      | sub_8697_4 (NV_NVDLA_CMAC_CORE_mac.v:8697)          |
|                      | add_8697_3 (NV_NVDLA_CMAC_CORE_mac.v:8697)          |
|                      | add_8697_4 (NV_NVDLA_CMAC_CORE_mac.v:8697)          |
|                      | add_8526 (NV_NVDLA_CMAC_CORE_mac.v:8526)            |
|                      | add_8526_2 (NV_NVDLA_CMAC_CORE_mac.v:8526)          |
|                      | add_8526_3 (NV_NVDLA_CMAC_CORE_mac.v:8526)          |
|                      | sub_8687 (NV_NVDLA_CMAC_CORE_mac.v:8687)            |
|                      | sub_8687_2 (NV_NVDLA_CMAC_CORE_mac.v:8687)          |
|                      | add_8687 (NV_NVDLA_CMAC_CORE_mac.v:8687)            |
|                      | sub_8687_3 (NV_NVDLA_CMAC_CORE_mac.v:8687)          |
|                      | sub_8687_4 (NV_NVDLA_CMAC_CORE_mac.v:8687)          |
|                      | add_8687_2 (NV_NVDLA_CMAC_CORE_mac.v:8687)          |
|                      | sub_8687_5 (NV_NVDLA_CMAC_CORE_mac.v:8687)          |
|                      | sub_8687_6 (NV_NVDLA_CMAC_CORE_mac.v:8687)          |
|                      | add_8530 (NV_NVDLA_CMAC_CORE_mac.v:8530)            |
|                      | add_8530_2 (NV_NVDLA_CMAC_CORE_mac.v:8530)          |
|                      | add_8530_3 (NV_NVDLA_CMAC_CORE_mac.v:8530)          |
|                      | add_8522 (NV_NVDLA_CMAC_CORE_mac.v:8522)            |
|                      | add_8522_2 (NV_NVDLA_CMAC_CORE_mac.v:8522)          |
|                      | add_8522_3 (NV_NVDLA_CMAC_CORE_mac.v:8522)          |
|                      | add_8521 (NV_NVDLA_CMAC_CORE_mac.v:8521)            |
|                      | add_8521_2 (NV_NVDLA_CMAC_CORE_mac.v:8521)          |
|                      | add_8521_3 (NV_NVDLA_CMAC_CORE_mac.v:8521)          |
|                      | add_8525 (NV_NVDLA_CMAC_CORE_mac.v:8525)            |
|                      | add_8525_2 (NV_NVDLA_CMAC_CORE_mac.v:8525)          |
|                      | add_8525_3 (NV_NVDLA_CMAC_CORE_mac.v:8525)          |
|                      | add_8533 (NV_NVDLA_CMAC_CORE_mac.v:8533)            |
|                      | add_8533_2 (NV_NVDLA_CMAC_CORE_mac.v:8533)          |
|                      | add_8533_3 (NV_NVDLA_CMAC_CORE_mac.v:8533)          |
|                      | add_8529 (NV_NVDLA_CMAC_CORE_mac.v:8529)            |
|                      | add_8529_2 (NV_NVDLA_CMAC_CORE_mac.v:8529)          |
|                      | add_8529_3 (NV_NVDLA_CMAC_CORE_mac.v:8529)          |
|                      | add_8528 (NV_NVDLA_CMAC_CORE_mac.v:8528)            |
|                      | add_8528_2 (NV_NVDLA_CMAC_CORE_mac.v:8528)          |
|                      | add_8528_3 (NV_NVDLA_CMAC_CORE_mac.v:8528)          |
|                      | add_8532 (NV_NVDLA_CMAC_CORE_mac.v:8532)            |
|                      | add_8532_2 (NV_NVDLA_CMAC_CORE_mac.v:8532)          |
|                      | add_8532_3 (NV_NVDLA_CMAC_CORE_mac.v:8532)          |
|                      | add_8524 (NV_NVDLA_CMAC_CORE_mac.v:8524)            |
|                      | add_8524_2 (NV_NVDLA_CMAC_CORE_mac.v:8524)          |
|                      | add_8524_3 (NV_NVDLA_CMAC_CORE_mac.v:8524)          |
|                      | add_8520 (NV_NVDLA_CMAC_CORE_mac.v:8520)            |
|                      | add_8520_2 (NV_NVDLA_CMAC_CORE_mac.v:8520)          |
|                      | add_8520_3 (NV_NVDLA_CMAC_CORE_mac.v:8520)          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 1     |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Unsigned | 1     |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Unsigned | 1     |                                          |
| I12   | PI   | Unsigned | 1     |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| I15   | PI   | Unsigned | 1     |                                          |
| I16   | PI   | Unsigned | 1     |                                          |
| I17   | PI   | Unsigned | 1     |                                          |
| I18   | PI   | Unsigned | 1     |                                          |
| I19   | PI   | Unsigned | 1     |                                          |
| I20   | PI   | Unsigned | 1     |                                          |
| I21   | PI   | Unsigned | 1     |                                          |
| I22   | PI   | Unsigned | 1     |                                          |
| I23   | PI   | Unsigned | 1     |                                          |
| I24   | PI   | Unsigned | 1     |                                          |
| I25   | PI   | Unsigned | 1     |                                          |
| I26   | PI   | Unsigned | 1     |                                          |
| I27   | PI   | Unsigned | 1     |                                          |
| I28   | PI   | Unsigned | 1     |                                          |
| I29   | PI   | Unsigned | 1     |                                          |
| I30   | PI   | Unsigned | 1     |                                          |
| I31   | PI   | Unsigned | 1     |                                          |
| I32   | PI   | Unsigned | 1     |                                          |
| I33   | PI   | Unsigned | 1     |                                          |
| I34   | PI   | Unsigned | 1     |                                          |
| I35   | PI   | Unsigned | 1     |                                          |
| I36   | PI   | Unsigned | 1     |                                          |
| I37   | PI   | Unsigned | 1     |                                          |
| I38   | PI   | Unsigned | 1     |                                          |
| I39   | PI   | Unsigned | 1     |                                          |
| I40   | PI   | Unsigned | 1     |                                          |
| I41   | PI   | Unsigned | 1     |                                          |
| I42   | PI   | Unsigned | 1     |                                          |
| I43   | PI   | Unsigned | 1     |                                          |
| I44   | PI   | Unsigned | 1     |                                          |
| I45   | PI   | Unsigned | 1     |                                          |
| I46   | PI   | Unsigned | 1     |                                          |
| I47   | PI   | Unsigned | 1     |                                          |
| I48   | PI   | Unsigned | 1     |                                          |
| I49   | PI   | Unsigned | 1     |                                          |
| I50   | PI   | Unsigned | 1     |                                          |
| I51   | PI   | Unsigned | 1     |                                          |
| I52   | PI   | Unsigned | 1     |                                          |
| I53   | PI   | Unsigned | 1     |                                          |
| I54   | PI   | Unsigned | 1     |                                          |
| I55   | PI   | Unsigned | 1     |                                          |
| I56   | PI   | Unsigned | 1     |                                          |
| I57   | PI   | Unsigned | 1     |                                          |
| I58   | PI   | Unsigned | 1     |                                          |
| I59   | PI   | Unsigned | 1     |                                          |
| I60   | PI   | Unsigned | 1     |                                          |
| I61   | PI   | Unsigned | 1     |                                          |
| I62   | PI   | Unsigned | 1     |                                          |
| I63   | PI   | Unsigned | 1     |                                          |
| I64   | PI   | Unsigned | 1     |                                          |
| T2287 | IFO  | Unsigned | 3     | I5 + I6 + I7 + I8 (NV_NVDLA_CMAC_CORE_mac.v:8523) |
| T2295 | IFO  | Unsigned | 3     | I9 + I10 + I11 + I12 (NV_NVDLA_CMAC_CORE_mac.v:8527) |
| T2303 | IFO  | Unsigned | 3     | I13 + I14 + I15 + I16 (NV_NVDLA_CMAC_CORE_mac.v:8531) |
| T2305 | IFO  | Unsigned | 3     | I53 + I54 + I55 + I56 (NV_NVDLA_CMAC_CORE_mac.v:8532) |
| T2297 | IFO  | Unsigned | 3     | I49 + I50 + I51 + I52 (NV_NVDLA_CMAC_CORE_mac.v:8528) |
| T2289 | IFO  | Unsigned | 3     | I57 + I58 + I59 + I60 (NV_NVDLA_CMAC_CORE_mac.v:8524) |
| T2843 | IFO  | Signed   | 5     | -T2305 - T2297 + T2289 ( NV_NVDLA_CMAC_CORE_mac.v:8692 NV_NVDLA_CMAC_CORE_mac.v:8697 ) |
| T2307 | IFO  | Unsigned | 3     | I41 + I42 + I43 + I44 (NV_NVDLA_CMAC_CORE_mac.v:8533) |
| T2299 | IFO  | Unsigned | 3     | I45 + I46 + I47 + I48 (NV_NVDLA_CMAC_CORE_mac.v:8529) |
| T2291 | IFO  | Unsigned | 3     | I37 + I38 + I39 + I40 (NV_NVDLA_CMAC_CORE_mac.v:8525) |
| T2891 | IFO  | Signed   | 5     | T2307 + T2299 - T2291 ( NV_NVDLA_CMAC_CORE_mac.v:8692 NV_NVDLA_CMAC_CORE_mac.v:8697 ) |
| T2309 | IFO  | Unsigned | 3     | I17 + I18 + I19 + I20 (NV_NVDLA_CMAC_CORE_mac.v:8534) |
| T2301 | IFO  | Unsigned | 3     | I25 + I26 + I27 + I28 (NV_NVDLA_CMAC_CORE_mac.v:8530) |
| T2293 | IFO  | Unsigned | 3     | I21 + I22 + I23 + I24 (NV_NVDLA_CMAC_CORE_mac.v:8526) |
| T2285 | IFO  | Unsigned | 3     | I29 + I30 + I31 + I32 (NV_NVDLA_CMAC_CORE_mac.v:8522) |
| T2283 | IFO  | Unsigned | 3     | I33 + I34 + I35 + I36 (NV_NVDLA_CMAC_CORE_mac.v:8521) |
| T2987 | IFO  | Unsigned | 5     | T2283 + T2291 + T2299 ( NV_NVDLA_CMAC_CORE_mac.v:8681 NV_NVDLA_CMAC_CORE_mac.v:8682 NV_NVDLA_CMAC_CORE_mac.v:8687 ) |
| T2985 | IFO  | Unsigned | 6     | T2301 + T2293 + T2285 + T2987 ( NV_NVDLA_CMAC_CORE_mac.v:8681 NV_NVDLA_CMAC_CORE_mac.v:8687 ) |
| T2279 | IFO  | Unsigned | 3     | I1 + I2 + I3 + I4 (NV_NVDLA_CMAC_CORE_mac.v:8519) |
| T2281 | IFO  | Unsigned | 3     | I61 + I62 + I63 + I64 (NV_NVDLA_CMAC_CORE_mac.v:8520) |
| T2744 | IFO  | Unsigned | 5     | T2297 + T2289 + T2281 ( NV_NVDLA_CMAC_CORE_mac.v:8681 NV_NVDLA_CMAC_CORE_mac.v:8682 NV_NVDLA_CMAC_CORE_mac.v:8687 ) |
| T2939 | IFO  | Unsigned | 6     | T2279 + T2287 + T2295 + T2744 ( NV_NVDLA_CMAC_CORE_mac.v:8681 NV_NVDLA_CMAC_CORE_mac.v:8682 ) |
| O1    | PO   | Signed   | 6     | T2287 - T2295 - T2303 + T2843 - T2891 (NV_NVDLA_CMAC_CORE_mac.v:8692) |
| O2    | PO   | Unsigned | 7     | T2309 + T2307 + T2305 + T2303 + T2985 + T2939 (NV_NVDLA_CMAC_CORE_mac.v:8681) |
| O3    | PO   | Signed   | 6     | -T2293 + T2301 + T2309 + T2843 + T2891 (NV_NVDLA_CMAC_CORE_mac.v:8697) |
| O4    | PO   | Unsigned | 6     | T2939 + T2987 (NV_NVDLA_CMAC_CORE_mac.v:8682) |
| O5    | PO   | Signed   | 6     | T2744 - T2985 (NV_NVDLA_CMAC_CORE_mac.v:8687) |
==============================================================================

Datapath Report for DP_OP_2995J1_141_9192
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_2995J1_141_9192 | add_8535 (NV_NVDLA_CMAC_CORE_mac.v:8535)           |
|                      | add_8535_2 (NV_NVDLA_CMAC_CORE_mac.v:8535)          |
|                      | add_8535_3 (NV_NVDLA_CMAC_CORE_mac.v:8535)          |
|                      | add_8703 (NV_NVDLA_CMAC_CORE_mac.v:8703)            |
|                      | add_8703_2 (NV_NVDLA_CMAC_CORE_mac.v:8703)          |
|                      | add_8703_3 (NV_NVDLA_CMAC_CORE_mac.v:8703)          |
|                      | add_8703_4 (NV_NVDLA_CMAC_CORE_mac.v:8703)          |
|                      | add_8703_5 (NV_NVDLA_CMAC_CORE_mac.v:8703)          |
|                      | add_8703_6 (NV_NVDLA_CMAC_CORE_mac.v:8703)          |
|                      | add_8703_7 (NV_NVDLA_CMAC_CORE_mac.v:8703)          |
|                      | add_8703_8 (NV_NVDLA_CMAC_CORE_mac.v:8703)          |
|                      | add_8702 (NV_NVDLA_CMAC_CORE_mac.v:8702)            |
|                      | add_8702_2 (NV_NVDLA_CMAC_CORE_mac.v:8702)          |
|                      | add_8702_3 (NV_NVDLA_CMAC_CORE_mac.v:8702)          |
|                      | add_8702_4 (NV_NVDLA_CMAC_CORE_mac.v:8702)          |
|                      | add_8702_5 (NV_NVDLA_CMAC_CORE_mac.v:8702)          |
|                      | add_8702_6 (NV_NVDLA_CMAC_CORE_mac.v:8702)          |
|                      | add_8702_7 (NV_NVDLA_CMAC_CORE_mac.v:8702)          |
|                      | add_8702_8 (NV_NVDLA_CMAC_CORE_mac.v:8702)          |
|                      | add_8702_9 (NV_NVDLA_CMAC_CORE_mac.v:8702)          |
|                      | add_8702_10 (NV_NVDLA_CMAC_CORE_mac.v:8702)         |
|                      | add_8702_11 (NV_NVDLA_CMAC_CORE_mac.v:8702)         |
|                      | add_8702_12 (NV_NVDLA_CMAC_CORE_mac.v:8702)         |
|                      | add_8702_13 (NV_NVDLA_CMAC_CORE_mac.v:8702)         |
|                      | add_8702_14 (NV_NVDLA_CMAC_CORE_mac.v:8702)         |
|                      | add_8702_15 (NV_NVDLA_CMAC_CORE_mac.v:8702)         |
|                      | add_8539 (NV_NVDLA_CMAC_CORE_mac.v:8539)            |
|                      | add_8539_2 (NV_NVDLA_CMAC_CORE_mac.v:8539)          |
|                      | add_8539_3 (NV_NVDLA_CMAC_CORE_mac.v:8539)          |
|                      | add_8713 (NV_NVDLA_CMAC_CORE_mac.v:8713)            |
|                      | add_8713_2 (NV_NVDLA_CMAC_CORE_mac.v:8713)          |
|                      | sub_8713 (NV_NVDLA_CMAC_CORE_mac.v:8713)            |
|                      | sub_8713_2 (NV_NVDLA_CMAC_CORE_mac.v:8713)          |
|                      | sub_8713_3 (NV_NVDLA_CMAC_CORE_mac.v:8713)          |
|                      | sub_8713_4 (NV_NVDLA_CMAC_CORE_mac.v:8713)          |
|                      | sub_8713_5 (NV_NVDLA_CMAC_CORE_mac.v:8713)          |
|                      | sub_8713_6 (NV_NVDLA_CMAC_CORE_mac.v:8713)          |
|                      | add_8543 (NV_NVDLA_CMAC_CORE_mac.v:8543)            |
|                      | add_8543_2 (NV_NVDLA_CMAC_CORE_mac.v:8543)          |
|                      | add_8543_3 (NV_NVDLA_CMAC_CORE_mac.v:8543)          |
|                      | add_8547 (NV_NVDLA_CMAC_CORE_mac.v:8547)            |
|                      | add_8547_2 (NV_NVDLA_CMAC_CORE_mac.v:8547)          |
|                      | add_8547_3 (NV_NVDLA_CMAC_CORE_mac.v:8547)          |
|                      | add_8550 (NV_NVDLA_CMAC_CORE_mac.v:8550)            |
|                      | add_8550_2 (NV_NVDLA_CMAC_CORE_mac.v:8550)          |
|                      | add_8550_3 (NV_NVDLA_CMAC_CORE_mac.v:8550)          |
|                      | sub_8718 (NV_NVDLA_CMAC_CORE_mac.v:8718)            |
|                      | sub_8718_2 (NV_NVDLA_CMAC_CORE_mac.v:8718)          |
|                      | sub_8718_3 (NV_NVDLA_CMAC_CORE_mac.v:8718)          |
|                      | add_8718 (NV_NVDLA_CMAC_CORE_mac.v:8718)            |
|                      | add_8718_2 (NV_NVDLA_CMAC_CORE_mac.v:8718)          |
|                      | sub_8718_4 (NV_NVDLA_CMAC_CORE_mac.v:8718)          |
|                      | add_8718_3 (NV_NVDLA_CMAC_CORE_mac.v:8718)          |
|                      | add_8718_4 (NV_NVDLA_CMAC_CORE_mac.v:8718)          |
|                      | add_8542 (NV_NVDLA_CMAC_CORE_mac.v:8542)            |
|                      | add_8542_2 (NV_NVDLA_CMAC_CORE_mac.v:8542)          |
|                      | add_8542_3 (NV_NVDLA_CMAC_CORE_mac.v:8542)          |
|                      | sub_8708 (NV_NVDLA_CMAC_CORE_mac.v:8708)            |
|                      | sub_8708_2 (NV_NVDLA_CMAC_CORE_mac.v:8708)          |
|                      | add_8708 (NV_NVDLA_CMAC_CORE_mac.v:8708)            |
|                      | sub_8708_3 (NV_NVDLA_CMAC_CORE_mac.v:8708)          |
|                      | sub_8708_4 (NV_NVDLA_CMAC_CORE_mac.v:8708)          |
|                      | add_8708_2 (NV_NVDLA_CMAC_CORE_mac.v:8708)          |
|                      | sub_8708_5 (NV_NVDLA_CMAC_CORE_mac.v:8708)          |
|                      | sub_8708_6 (NV_NVDLA_CMAC_CORE_mac.v:8708)          |
|                      | add_8546 (NV_NVDLA_CMAC_CORE_mac.v:8546)            |
|                      | add_8546_2 (NV_NVDLA_CMAC_CORE_mac.v:8546)          |
|                      | add_8546_3 (NV_NVDLA_CMAC_CORE_mac.v:8546)          |
|                      | add_8538 (NV_NVDLA_CMAC_CORE_mac.v:8538)            |
|                      | add_8538_2 (NV_NVDLA_CMAC_CORE_mac.v:8538)          |
|                      | add_8538_3 (NV_NVDLA_CMAC_CORE_mac.v:8538)          |
|                      | add_8537 (NV_NVDLA_CMAC_CORE_mac.v:8537)            |
|                      | add_8537_2 (NV_NVDLA_CMAC_CORE_mac.v:8537)          |
|                      | add_8537_3 (NV_NVDLA_CMAC_CORE_mac.v:8537)          |
|                      | add_8541 (NV_NVDLA_CMAC_CORE_mac.v:8541)            |
|                      | add_8541_2 (NV_NVDLA_CMAC_CORE_mac.v:8541)          |
|                      | add_8541_3 (NV_NVDLA_CMAC_CORE_mac.v:8541)          |
|                      | add_8549 (NV_NVDLA_CMAC_CORE_mac.v:8549)            |
|                      | add_8549_2 (NV_NVDLA_CMAC_CORE_mac.v:8549)          |
|                      | add_8549_3 (NV_NVDLA_CMAC_CORE_mac.v:8549)          |
|                      | add_8545 (NV_NVDLA_CMAC_CORE_mac.v:8545)            |
|                      | add_8545_2 (NV_NVDLA_CMAC_CORE_mac.v:8545)          |
|                      | add_8545_3 (NV_NVDLA_CMAC_CORE_mac.v:8545)          |
|                      | add_8544 (NV_NVDLA_CMAC_CORE_mac.v:8544)            |
|                      | add_8544_2 (NV_NVDLA_CMAC_CORE_mac.v:8544)          |
|                      | add_8544_3 (NV_NVDLA_CMAC_CORE_mac.v:8544)          |
|                      | add_8548 (NV_NVDLA_CMAC_CORE_mac.v:8548)            |
|                      | add_8548_2 (NV_NVDLA_CMAC_CORE_mac.v:8548)          |
|                      | add_8548_3 (NV_NVDLA_CMAC_CORE_mac.v:8548)          |
|                      | add_8540 (NV_NVDLA_CMAC_CORE_mac.v:8540)            |
|                      | add_8540_2 (NV_NVDLA_CMAC_CORE_mac.v:8540)          |
|                      | add_8540_3 (NV_NVDLA_CMAC_CORE_mac.v:8540)          |
|                      | add_8536 (NV_NVDLA_CMAC_CORE_mac.v:8536)            |
|                      | add_8536_2 (NV_NVDLA_CMAC_CORE_mac.v:8536)          |
|                      | add_8536_3 (NV_NVDLA_CMAC_CORE_mac.v:8536)          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 1     |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 1     |                                          |
| I4    | PI   | Unsigned | 1     |                                          |
| I5    | PI   | Unsigned | 1     |                                          |
| I6    | PI   | Unsigned | 1     |                                          |
| I7    | PI   | Unsigned | 1     |                                          |
| I8    | PI   | Unsigned | 1     |                                          |
| I9    | PI   | Unsigned | 1     |                                          |
| I10   | PI   | Unsigned | 1     |                                          |
| I11   | PI   | Unsigned | 1     |                                          |
| I12   | PI   | Unsigned | 1     |                                          |
| I13   | PI   | Unsigned | 1     |                                          |
| I14   | PI   | Unsigned | 1     |                                          |
| I15   | PI   | Unsigned | 1     |                                          |
| I16   | PI   | Unsigned | 1     |                                          |
| I17   | PI   | Unsigned | 1     |                                          |
| I18   | PI   | Unsigned | 1     |                                          |
| I19   | PI   | Unsigned | 1     |                                          |
| I20   | PI   | Unsigned | 1     |                                          |
| I21   | PI   | Unsigned | 1     |                                          |
| I22   | PI   | Unsigned | 1     |                                          |
| I23   | PI   | Unsigned | 1     |                                          |
| I24   | PI   | Unsigned | 1     |                                          |
| I25   | PI   | Unsigned | 1     |                                          |
| I26   | PI   | Unsigned | 1     |                                          |
| I27   | PI   | Unsigned | 1     |                                          |
| I28   | PI   | Unsigned | 1     |                                          |
| I29   | PI   | Unsigned | 1     |                                          |
| I30   | PI   | Unsigned | 1     |                                          |
| I31   | PI   | Unsigned | 1     |                                          |
| I32   | PI   | Unsigned | 1     |                                          |
| I33   | PI   | Unsigned | 1     |                                          |
| I34   | PI   | Unsigned | 1     |                                          |
| I35   | PI   | Unsigned | 1     |                                          |
| I36   | PI   | Unsigned | 1     |                                          |
| I37   | PI   | Unsigned | 1     |                                          |
| I38   | PI   | Unsigned | 1     |                                          |
| I39   | PI   | Unsigned | 1     |                                          |
| I40   | PI   | Unsigned | 1     |                                          |
| I41   | PI   | Unsigned | 1     |                                          |
| I42   | PI   | Unsigned | 1     |                                          |
| I43   | PI   | Unsigned | 1     |                                          |
| I44   | PI   | Unsigned | 1     |                                          |
| I45   | PI   | Unsigned | 1     |                                          |
| I46   | PI   | Unsigned | 1     |                                          |
| I47   | PI   | Unsigned | 1     |                                          |
| I48   | PI   | Unsigned | 1     |                                          |
| I49   | PI   | Unsigned | 1     |                                          |
| I50   | PI   | Unsigned | 1     |                                          |
| I51   | PI   | Unsigned | 1     |                                          |
| I52   | PI   | Unsigned | 1     |                                          |
| I53   | PI   | Unsigned | 1     |                                          |
| I54   | PI   | Unsigned | 1     |                                          |
| I55   | PI   | Unsigned | 1     |                                          |
| I56   | PI   | Unsigned | 1     |                                          |
| I57   | PI   | Unsigned | 1     |                                          |
| I58   | PI   | Unsigned | 1     |                                          |
| I59   | PI   | Unsigned | 1     |                                          |
| I60   | PI   | Unsigned | 1     |                                          |
| I61   | PI   | Unsigned | 1     |                                          |
| I62   | PI   | Unsigned | 1     |                                          |
| I63   | PI   | Unsigned | 1     |                                          |
| I64   | PI   | Unsigned | 1     |                                          |
| T2319 | IFO  | Unsigned | 3     | I5 + I6 + I7 + I8 (NV_NVDLA_CMAC_CORE_mac.v:8539) |
| T2327 | IFO  | Unsigned | 3     | I9 + I10 + I11 + I12 (NV_NVDLA_CMAC_CORE_mac.v:8543) |
| T2335 | IFO  | Unsigned | 3     | I13 + I14 + I15 + I16 (NV_NVDLA_CMAC_CORE_mac.v:8547) |
| T2337 | IFO  | Unsigned | 3     | I53 + I54 + I55 + I56 (NV_NVDLA_CMAC_CORE_mac.v:8548) |
| T2329 | IFO  | Unsigned | 3     | I49 + I50 + I51 + I52 (NV_NVDLA_CMAC_CORE_mac.v:8544) |
| T2321 | IFO  | Unsigned | 3     | I57 + I58 + I59 + I60 (NV_NVDLA_CMAC_CORE_mac.v:8540) |
| T2849 | IFO  | Signed   | 5     | -T2337 - T2329 + T2321 ( NV_NVDLA_CMAC_CORE_mac.v:8713 NV_NVDLA_CMAC_CORE_mac.v:8718 ) |
| T2339 | IFO  | Unsigned | 3     | I41 + I42 + I43 + I44 (NV_NVDLA_CMAC_CORE_mac.v:8549) |
| T2331 | IFO  | Unsigned | 3     | I45 + I46 + I47 + I48 (NV_NVDLA_CMAC_CORE_mac.v:8545) |
| T2323 | IFO  | Unsigned | 3     | I37 + I38 + I39 + I40 (NV_NVDLA_CMAC_CORE_mac.v:8541) |
| T2897 | IFO  | Signed   | 5     | T2339 + T2331 - T2323 ( NV_NVDLA_CMAC_CORE_mac.v:8713 NV_NVDLA_CMAC_CORE_mac.v:8718 ) |
| T2341 | IFO  | Unsigned | 3     | I17 + I18 + I19 + I20 (NV_NVDLA_CMAC_CORE_mac.v:8550) |
| T2333 | IFO  | Unsigned | 3     | I25 + I26 + I27 + I28 (NV_NVDLA_CMAC_CORE_mac.v:8546) |
| T2325 | IFO  | Unsigned | 3     | I21 + I22 + I23 + I24 (NV_NVDLA_CMAC_CORE_mac.v:8542) |
| T2317 | IFO  | Unsigned | 3     | I29 + I30 + I31 + I32 (NV_NVDLA_CMAC_CORE_mac.v:8538) |
| T2315 | IFO  | Unsigned | 3     | I33 + I34 + I35 + I36 (NV_NVDLA_CMAC_CORE_mac.v:8537) |
| T2993 | IFO  | Unsigned | 5     | T2315 + T2323 + T2331 ( NV_NVDLA_CMAC_CORE_mac.v:8702 NV_NVDLA_CMAC_CORE_mac.v:8703 NV_NVDLA_CMAC_CORE_mac.v:8708 ) |
| T2991 | IFO  | Unsigned | 6     | T2333 + T2325 + T2317 + T2993 ( NV_NVDLA_CMAC_CORE_mac.v:8702 NV_NVDLA_CMAC_CORE_mac.v:8708 ) |
| T2311 | IFO  | Unsigned | 3     | I1 + I2 + I3 + I4 (NV_NVDLA_CMAC_CORE_mac.v:8535) |
| T2313 | IFO  | Unsigned | 3     | I61 + I62 + I63 + I64 (NV_NVDLA_CMAC_CORE_mac.v:8536) |
| T2753 | IFO  | Unsigned | 5     | T2329 + T2321 + T2313 ( NV_NVDLA_CMAC_CORE_mac.v:8702 NV_NVDLA_CMAC_CORE_mac.v:8703 NV_NVDLA_CMAC_CORE_mac.v:8708 ) |
| T2945 | IFO  | Unsigned | 6     | T2311 + T2319 + T2327 + T2753 ( NV_NVDLA_CMAC_CORE_mac.v:8702 NV_NVDLA_CMAC_CORE_mac.v:8703 ) |
| O1    | PO   | Signed   | 6     | T2319 - T2327 - T2335 + T2849 - T2897 (NV_NVDLA_CMAC_CORE_mac.v:8713) |
| O2    | PO   | Unsigned | 7     | T2341 + T2339 + T2337 + T2335 + T2991 + T2945 (NV_NVDLA_CMAC_CORE_mac.v:8702) |
| O3    | PO   | Signed   | 6     | -T2325 + T2333 + T2341 + T2849 + T2897 (NV_NVDLA_CMAC_CORE_mac.v:8718) |
| O4    | PO   | Unsigned | 6     | T2945 + T2993 (NV_NVDLA_CMAC_CORE_mac.v:8703) |
| O5    | PO   | Signed   | 6     | T2753 - T2991 (NV_NVDLA_CMAC_CORE_mac.v:8708) |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_3002J1_122_9305                 |                    |                |
|                    | DP_OP_3002J1_122_9305 | str (area)    |                |
| DP_OP_3003J1_123_9305                 |                    |                |
|                    | DP_OP_3003J1_123_9305 | str (area)    |                |
| DP_OP_3004J1_124_9305                 |                    |                |
|                    | DP_OP_3004J1_124_9305 | str (area)    |                |
| DP_OP_3005J1_125_7530                 |                    |                |
|                    | DP_OP_3005J1_125_7530 | str (area)    |                |
| DP_OP_2953J1_127_516                  |                    |                |
|                    | DP_OP_2953J1_127_516 | str (area)     |                |
| DP_OP_2959J1_129_1213                 |                    |                |
|                    | DP_OP_2959J1_129_1213 | str (area)    |                |
| DP_OP_2965J1_131_2883                 |                    |                |
|                    | DP_OP_2965J1_131_2883 | str (area)    |                |
| DP_OP_2971J1_133_7792                 |                    |                |
|                    | DP_OP_2971J1_133_7792 | str (area)    |                |
| DP_OP_2977J1_135_9478                 |                    |                |
|                    | DP_OP_2977J1_135_9478 | str (area)    |                |
| DP_OP_2983J1_137_4388                 |                    |                |
|                    | DP_OP_2983J1_137_4388 | str (area)    |                |
| DP_OP_2989J1_139_8607                 |                    |                |
|                    | DP_OP_2989J1_139_8607 | str (area)    |                |
| DP_OP_2995J1_141_9192                 |                    |                |
|                    | DP_OP_2995J1_141_9192 | str (area)    |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| DP_OP_3002J1_122_9305      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_3003J1_123_9305      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_3004J1_124_9305      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_3005J1_125_7530      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_2953J1_127_516       | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_2959J1_129_1213      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_2965J1_131_2883      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_2971J1_133_7792      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_2977J1_135_9478      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_2983J1_137_4388      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_2989J1_139_8607      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| DP_OP_2995J1_141_9192      | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_6_46_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_6_46_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_6_46_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_6_46_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_38_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_38_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_38_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_38_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_16_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_46_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_46_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_46_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_46_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_42_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_8_36_15
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_7
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_15
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_2
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_17
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_18
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_19
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_21
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_23
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_3
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_24
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_25
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_26
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_27
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_28
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_29
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_30
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_31
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_4
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_32
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_33
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_34
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_35
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_36
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_37
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_38
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_39
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_5
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_40
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_41
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_42
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_43
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_44
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_45
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_46
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_47
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_6
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_48
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_49
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_50
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_51
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_52
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_53
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_54
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_55
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_7
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_56
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_57
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_58
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_59
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_60
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_61
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_62
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_63
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_8
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_17
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_64
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_65
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_66
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_67
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_68
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_69
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_70
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_71
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_9
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_18
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_19
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_72
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_73
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_74
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_75
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_76
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_77
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_78
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_79
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_10
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_21
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_80
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_81
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_82
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_83
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_84
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_85
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_86
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_87
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_11
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_23
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_88
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_89
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_90
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_91
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_92
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_93
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_94
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_95
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_12
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_24
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_25
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_96
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_97
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_98
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_99
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_100
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_101
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_102
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_103
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_13
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_26
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_27
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_104
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_105
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_106
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_107
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_108
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_109
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_110
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_111
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_14
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_28
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_29
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_112
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_113
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_114
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_115
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_116
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_117
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_118
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_119
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_15
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_30
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_31
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_120
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_121
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_122
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_123
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_124
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_125
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_126
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_127
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_16
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_32
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_33
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_128
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_129
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_130
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_131
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_132
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_133
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_134
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_135
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_17
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_17
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_34
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_35
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_136
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_137
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_138
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_139
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_140
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_141
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_142
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_143
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_18
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_18
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_36
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_37
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_144
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_145
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_146
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_147
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_148
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_149
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_150
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_151
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_19
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_19
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_38
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_39
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_152
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_153
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_154
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_155
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_156
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_157
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_158
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_159
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_20
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_40
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_41
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_160
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_161
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_162
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_163
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_164
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_165
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_166
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_167
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_21
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_21
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_42
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_43
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_168
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_169
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_170
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_171
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_172
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_173
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_174
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_175
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_22
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_44
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_45
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_176
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_177
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_178
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_179
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_180
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_181
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_182
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_183
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_23
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_23
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_46
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_47
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_184
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_185
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_186
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_187
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_188
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_189
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_190
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_191
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_24
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_24
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_48
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_49
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_192
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_193
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_194
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_195
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_196
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_197
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_198
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_199
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_25
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_25
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_50
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_51
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_200
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_201
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_202
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_203
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_204
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_205
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_206
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_207
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_26
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_26
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_52
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_53
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_208
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_209
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_210
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_211
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_212
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_213
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_214
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_215
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_27
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_27
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_54
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_55
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_216
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_217
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_218
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_219
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_220
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_221
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_222
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_223
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_28
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_28
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_56
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_57
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_224
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_225
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_226
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_227
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_228
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_229
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_230
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_231
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_29
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_29
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_58
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_59
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_232
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_233
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_234
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_235
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_236
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_237
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_238
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_239
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_30
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_30
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_60
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_61
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_240
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_241
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_242
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_243
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_244
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_245
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_246
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_247
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_31
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_31
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_62
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_63
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_248
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_249
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_250
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_251
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_252
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_253
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_254
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_255
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_32
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_32
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_64
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_65
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_256
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_257
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_258
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_259
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_260
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_261
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_262
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_263
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_33
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_33
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_66
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_67
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_264
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_265
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_266
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_267
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_268
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_269
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_270
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_271
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_34
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_34
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_68
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_69
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_272
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_273
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_274
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_275
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_276
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_277
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_278
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_279
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_35
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_35
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_70
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_71
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_280
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_281
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_282
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_283
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_284
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_285
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_286
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_287
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_36
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_36
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_72
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_73
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_288
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_289
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_290
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_291
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_292
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_293
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_294
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_295
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_37
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_37
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_74
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_75
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_296
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_297
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_298
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_299
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_300
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_301
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_302
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_303
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_38
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_38
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_76
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_77
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_304
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_305
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_306
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_307
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_308
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_309
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_310
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_311
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_39
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_39
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_78
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_79
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_312
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_313
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_314
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_315
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_316
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_317
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_318
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_319
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_40
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_40
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_80
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_81
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_320
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_321
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_322
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_323
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_324
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_325
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_326
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_327
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_41
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_41
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_82
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_83
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_328
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_329
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_330
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_331
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_332
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_333
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_334
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_335
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_42
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_42
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_84
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_85
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_336
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_337
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_338
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_339
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_340
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_341
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_342
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_343
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_43
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_43
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_86
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_87
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_344
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_345
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_346
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_347
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_348
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_349
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_350
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_351
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_44
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_44
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_88
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_89
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_352
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_353
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_354
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_355
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_356
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_357
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_358
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_359
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_45
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_45
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_90
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_91
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_360
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_361
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_362
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_363
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_364
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_365
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_366
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_367
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_46
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_46
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_92
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_93
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_368
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_369
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_370
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_371
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_372
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_373
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_374
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_375
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_47
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_47
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_94
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_95
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_376
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_377
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_378
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_379
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_380
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_381
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_382
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_383
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_48
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_48
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_96
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_97
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_384
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_385
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_386
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_387
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_388
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_389
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_390
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_391
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_49
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_49
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_98
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_99
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_392
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_393
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_394
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_395
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_396
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_397
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_398
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_399
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_50
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_50
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_100
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_101
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_400
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_401
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_402
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_403
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_404
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_405
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_406
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_407
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_51
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_51
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_102
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_103
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_408
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_409
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_410
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_411
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_412
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_413
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_414
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_415
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_52
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_52
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_104
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_105
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_416
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_417
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_418
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_419
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_420
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_421
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_422
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_423
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_53
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_53
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_106
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_107
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_424
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_425
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_426
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_427
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_428
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_429
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_430
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_431
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_54
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_54
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_108
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_109
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_432
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_433
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_434
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_435
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_436
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_437
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_438
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_439
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_55
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_55
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_110
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_111
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_440
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_441
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_442
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_443
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_444
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_445
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_446
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_447
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_56
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_56
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_112
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_113
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_448
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_449
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_450
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_451
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_452
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_453
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_454
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_455
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_57
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_57
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_114
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_115
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_456
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_457
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_458
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_459
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_460
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_461
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_462
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_463
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_58
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_58
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_116
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_117
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_464
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_465
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_466
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_467
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_468
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_469
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_470
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_471
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_59
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_59
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_118
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_119
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_472
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_473
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_474
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_475
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_476
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_477
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_478
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_479
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_60
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_60
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_120
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_121
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_480
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_481
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_482
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_483
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_484
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_485
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_486
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_487
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_61
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_61
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_122
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_123
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_488
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_489
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_490
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_491
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_492
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_493
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_494
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_495
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_62
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_62
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_124
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_125
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_496
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_497
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_498
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_499
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_500
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_501
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_502
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_503
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_mul_63
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_mul.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ashr_5         | DW_rightsh     | A_width=32 | srl_588 (NV_NVDLA_CMAC_CORE_MAC_mul.v:588) |
 |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=32 | srl_597 (NV_NVDLA_CMAC_CORE_MAC_mul.v:597) |
 |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=8  | srl_606 (NV_NVDLA_CMAC_CORE_MAC_mul.v:606) |
 |                | SH_width=3 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| ashr_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| ashr_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_4_32_63
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_126
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_DW02_tree_5_24_127
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_504
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_505
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_506
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_507
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_508
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_509
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_510
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_booth_511
****************************************

No implementations to report
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_exp
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_NVDLA_CMAC_CORE_MAC_exp.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_add       | width=4    | add_807 (NV_NVDLA_CMAC_CORE_MAC_exp.v:807) |
| add_x_4        | DW01_add       | width=4    | add_808 (NV_NVDLA_CMAC_CORE_MAC_exp.v:808) |
| add_x_5        | DW01_add       | width=4    | add_809 (NV_NVDLA_CMAC_CORE_MAC_exp.v:809) |
| add_x_6        | DW01_add       | width=4    | add_810 (NV_NVDLA_CMAC_CORE_MAC_exp.v:810) |
| add_x_7        | DW01_add       | width=4    | add_811 (NV_NVDLA_CMAC_CORE_MAC_exp.v:811) |
| add_x_8        | DW01_add       | width=4    | add_812 (NV_NVDLA_CMAC_CORE_MAC_exp.v:812) |
| add_x_9        | DW01_add       | width=4    | add_813 (NV_NVDLA_CMAC_CORE_MAC_exp.v:813) |
| add_x_10       | DW01_add       | width=4    | add_814 (NV_NVDLA_CMAC_CORE_MAC_exp.v:814) |
| add_x_11       | DW01_add       | width=4    | add_815 (NV_NVDLA_CMAC_CORE_MAC_exp.v:815) |
| add_x_12       | DW01_add       | width=4    | add_816 (NV_NVDLA_CMAC_CORE_MAC_exp.v:816) |
| add_x_13       | DW01_add       | width=4    | add_817 (NV_NVDLA_CMAC_CORE_MAC_exp.v:817) |
| add_x_14       | DW01_add       | width=4    | add_818 (NV_NVDLA_CMAC_CORE_MAC_exp.v:818) |
| add_x_15       | DW01_add       | width=4    | add_819 (NV_NVDLA_CMAC_CORE_MAC_exp.v:819) |
| add_x_16       | DW01_add       | width=4    | add_820 (NV_NVDLA_CMAC_CORE_MAC_exp.v:820) |
| add_x_17       | DW01_add       | width=4    | add_821 (NV_NVDLA_CMAC_CORE_MAC_exp.v:821) |
| add_x_18       | DW01_add       | width=4    | add_822 (NV_NVDLA_CMAC_CORE_MAC_exp.v:822) |
| add_x_19       | DW01_add       | width=4    | add_823 (NV_NVDLA_CMAC_CORE_MAC_exp.v:823) |
| add_x_20       | DW01_add       | width=4    | add_824 (NV_NVDLA_CMAC_CORE_MAC_exp.v:824) |
| add_x_21       | DW01_add       | width=4    | add_825 (NV_NVDLA_CMAC_CORE_MAC_exp.v:825) |
| add_x_22       | DW01_add       | width=4    | add_826 (NV_NVDLA_CMAC_CORE_MAC_exp.v:826) |
| add_x_23       | DW01_add       | width=4    | add_827 (NV_NVDLA_CMAC_CORE_MAC_exp.v:827) |
| add_x_24       | DW01_add       | width=4    | add_828 (NV_NVDLA_CMAC_CORE_MAC_exp.v:828) |
| add_x_25       | DW01_add       | width=4    | add_829 (NV_NVDLA_CMAC_CORE_MAC_exp.v:829) |
| add_x_26       | DW01_add       | width=4    | add_830 (NV_NVDLA_CMAC_CORE_MAC_exp.v:830) |
| add_x_27       | DW01_add       | width=4    | add_831 (NV_NVDLA_CMAC_CORE_MAC_exp.v:831) |
| add_x_28       | DW01_add       | width=4    | add_832 (NV_NVDLA_CMAC_CORE_MAC_exp.v:832) |
| add_x_29       | DW01_add       | width=4    | add_833 (NV_NVDLA_CMAC_CORE_MAC_exp.v:833) |
| add_x_30       | DW01_add       | width=4    | add_834 (NV_NVDLA_CMAC_CORE_MAC_exp.v:834) |
| add_x_31       | DW01_add       | width=4    | add_835 (NV_NVDLA_CMAC_CORE_MAC_exp.v:835) |
| add_x_32       | DW01_add       | width=4    | add_836 (NV_NVDLA_CMAC_CORE_MAC_exp.v:836) |
| add_x_33       | DW01_add       | width=4    | add_837 (NV_NVDLA_CMAC_CORE_MAC_exp.v:837) |
| add_x_34       | DW01_add       | width=4    | add_838 (NV_NVDLA_CMAC_CORE_MAC_exp.v:838) |
| add_x_35       | DW01_add       | width=4    | add_839 (NV_NVDLA_CMAC_CORE_MAC_exp.v:839) |
| add_x_36       | DW01_add       | width=4    | add_840 (NV_NVDLA_CMAC_CORE_MAC_exp.v:840) |
| add_x_37       | DW01_add       | width=4    | add_841 (NV_NVDLA_CMAC_CORE_MAC_exp.v:841) |
| add_x_38       | DW01_add       | width=4    | add_842 (NV_NVDLA_CMAC_CORE_MAC_exp.v:842) |
| add_x_39       | DW01_add       | width=4    | add_843 (NV_NVDLA_CMAC_CORE_MAC_exp.v:843) |
| add_x_40       | DW01_add       | width=4    | add_844 (NV_NVDLA_CMAC_CORE_MAC_exp.v:844) |
| add_x_41       | DW01_add       | width=4    | add_845 (NV_NVDLA_CMAC_CORE_MAC_exp.v:845) |
| add_x_42       | DW01_add       | width=4    | add_846 (NV_NVDLA_CMAC_CORE_MAC_exp.v:846) |
| add_x_43       | DW01_add       | width=4    | add_847 (NV_NVDLA_CMAC_CORE_MAC_exp.v:847) |
| add_x_44       | DW01_add       | width=4    | add_848 (NV_NVDLA_CMAC_CORE_MAC_exp.v:848) |
| add_x_45       | DW01_add       | width=4    | add_849 (NV_NVDLA_CMAC_CORE_MAC_exp.v:849) |
| add_x_46       | DW01_add       | width=4    | add_850 (NV_NVDLA_CMAC_CORE_MAC_exp.v:850) |
| add_x_47       | DW01_add       | width=4    | add_851 (NV_NVDLA_CMAC_CORE_MAC_exp.v:851) |
| add_x_48       | DW01_add       | width=4    | add_852 (NV_NVDLA_CMAC_CORE_MAC_exp.v:852) |
| add_x_49       | DW01_add       | width=4    | add_853 (NV_NVDLA_CMAC_CORE_MAC_exp.v:853) |
| add_x_50       | DW01_add       | width=4    | add_854 (NV_NVDLA_CMAC_CORE_MAC_exp.v:854) |
| add_x_51       | DW01_add       | width=4    | add_855 (NV_NVDLA_CMAC_CORE_MAC_exp.v:855) |
| add_x_52       | DW01_add       | width=4    | add_856 (NV_NVDLA_CMAC_CORE_MAC_exp.v:856) |
| add_x_53       | DW01_add       | width=4    | add_857 (NV_NVDLA_CMAC_CORE_MAC_exp.v:857) |
| add_x_54       | DW01_add       | width=4    | add_858 (NV_NVDLA_CMAC_CORE_MAC_exp.v:858) |
| add_x_55       | DW01_add       | width=4    | add_859 (NV_NVDLA_CMAC_CORE_MAC_exp.v:859) |
| add_x_56       | DW01_add       | width=4    | add_860 (NV_NVDLA_CMAC_CORE_MAC_exp.v:860) |
| add_x_57       | DW01_add       | width=4    | add_861 (NV_NVDLA_CMAC_CORE_MAC_exp.v:861) |
| add_x_58       | DW01_add       | width=4    | add_862 (NV_NVDLA_CMAC_CORE_MAC_exp.v:862) |
| add_x_59       | DW01_add       | width=4    | add_863 (NV_NVDLA_CMAC_CORE_MAC_exp.v:863) |
| add_x_60       | DW01_add       | width=4    | add_864 (NV_NVDLA_CMAC_CORE_MAC_exp.v:864) |
| add_x_61       | DW01_add       | width=4    | add_865 (NV_NVDLA_CMAC_CORE_MAC_exp.v:865) |
| add_x_62       | DW01_add       | width=4    | add_866 (NV_NVDLA_CMAC_CORE_MAC_exp.v:866) |
| add_x_63       | DW01_add       | width=4    | add_867 (NV_NVDLA_CMAC_CORE_MAC_exp.v:867) |
| add_x_64       | DW01_add       | width=4    | add_868 (NV_NVDLA_CMAC_CORE_MAC_exp.v:868) |
| add_x_65       | DW01_add       | width=4    | add_869 (NV_NVDLA_CMAC_CORE_MAC_exp.v:869) |
| add_x_66       | DW01_add       | width=4    | add_870 (NV_NVDLA_CMAC_CORE_MAC_exp.v:870) |
| sub_x_131      | DW01_sub       | width=4    | sub_1389 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1389) |
| sub_x_132      | DW01_sub       | width=4    | sub_1390 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1390) |
| sub_x_133      | DW01_sub       | width=4    | sub_1391 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1391) |
| sub_x_134      | DW01_sub       | width=4    | sub_1392 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1392) |
| sub_x_135      | DW01_sub       | width=4    | sub_1393 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1393) |
| sub_x_136      | DW01_sub       | width=4    | sub_1394 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1394) |
| sub_x_137      | DW01_sub       | width=4    | sub_1395 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1395) |
| sub_x_138      | DW01_sub       | width=4    | sub_1396 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1396) |
| sub_x_139      | DW01_sub       | width=4    | sub_1397 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1397) |
| sub_x_140      | DW01_sub       | width=4    | sub_1398 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1398) |
| sub_x_141      | DW01_sub       | width=4    | sub_1399 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1399) |
| sub_x_142      | DW01_sub       | width=4    | sub_1400 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1400) |
| sub_x_143      | DW01_sub       | width=4    | sub_1401 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1401) |
| sub_x_144      | DW01_sub       | width=4    | sub_1402 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1402) |
| sub_x_145      | DW01_sub       | width=4    | sub_1403 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1403) |
| sub_x_146      | DW01_sub       | width=4    | sub_1404 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1404) |
| sub_x_147      | DW01_sub       | width=4    | sub_1405 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1405) |
| sub_x_148      | DW01_sub       | width=4    | sub_1406 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1406) |
| sub_x_149      | DW01_sub       | width=4    | sub_1407 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1407) |
| sub_x_150      | DW01_sub       | width=4    | sub_1408 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1408) |
| sub_x_151      | DW01_sub       | width=4    | sub_1409 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1409) |
| sub_x_152      | DW01_sub       | width=4    | sub_1410 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1410) |
| sub_x_153      | DW01_sub       | width=4    | sub_1411 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1411) |
| sub_x_154      | DW01_sub       | width=4    | sub_1412 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1412) |
| sub_x_155      | DW01_sub       | width=4    | sub_1413 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1413) |
| sub_x_156      | DW01_sub       | width=4    | sub_1414 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1414) |
| sub_x_157      | DW01_sub       | width=4    | sub_1415 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1415) |
| sub_x_158      | DW01_sub       | width=4    | sub_1416 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1416) |
| sub_x_159      | DW01_sub       | width=4    | sub_1417 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1417) |
| sub_x_160      | DW01_sub       | width=4    | sub_1418 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1418) |
| sub_x_161      | DW01_sub       | width=4    | sub_1419 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1419) |
| sub_x_162      | DW01_sub       | width=4    | sub_1420 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1420) |
| sub_x_163      | DW01_sub       | width=4    | sub_1421 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1421) |
| sub_x_164      | DW01_sub       | width=4    | sub_1422 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1422) |
| sub_x_165      | DW01_sub       | width=4    | sub_1423 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1423) |
| sub_x_166      | DW01_sub       | width=4    | sub_1424 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1424) |
| sub_x_167      | DW01_sub       | width=4    | sub_1425 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1425) |
| sub_x_168      | DW01_sub       | width=4    | sub_1426 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1426) |
| sub_x_169      | DW01_sub       | width=4    | sub_1427 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1427) |
| sub_x_170      | DW01_sub       | width=4    | sub_1428 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1428) |
| sub_x_171      | DW01_sub       | width=4    | sub_1429 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1429) |
| sub_x_172      | DW01_sub       | width=4    | sub_1430 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1430) |
| sub_x_173      | DW01_sub       | width=4    | sub_1431 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1431) |
| sub_x_174      | DW01_sub       | width=4    | sub_1432 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1432) |
| sub_x_175      | DW01_sub       | width=4    | sub_1433 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1433) |
| sub_x_176      | DW01_sub       | width=4    | sub_1434 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1434) |
| sub_x_177      | DW01_sub       | width=4    | sub_1435 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1435) |
| sub_x_178      | DW01_sub       | width=4    | sub_1436 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1436) |
| sub_x_179      | DW01_sub       | width=4    | sub_1437 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1437) |
| sub_x_180      | DW01_sub       | width=4    | sub_1438 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1438) |
| sub_x_181      | DW01_sub       | width=4    | sub_1439 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1439) |
| sub_x_182      | DW01_sub       | width=4    | sub_1440 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1440) |
| sub_x_183      | DW01_sub       | width=4    | sub_1441 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1441) |
| sub_x_184      | DW01_sub       | width=4    | sub_1442 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1442) |
| sub_x_185      | DW01_sub       | width=4    | sub_1443 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1443) |
| sub_x_186      | DW01_sub       | width=4    | sub_1444 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1444) |
| sub_x_187      | DW01_sub       | width=4    | sub_1445 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1445) |
| sub_x_188      | DW01_sub       | width=4    | sub_1446 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1446) |
| sub_x_189      | DW01_sub       | width=4    | sub_1447 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1447) |
| sub_x_190      | DW01_sub       | width=4    | sub_1448 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1448) |
| sub_x_191      | DW01_sub       | width=4    | sub_1449 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1449) |
| sub_x_192      | DW01_sub       | width=4    | sub_1450 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1450) |
| sub_x_193      | DW01_sub       | width=4    | sub_1451 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1451) |
| sub_x_194      | DW01_sub       | width=4    | sub_1452 (NV_NVDLA_CMAC_CORE_MAC_exp.v:1452) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| add_x_34           | DW01_add         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| add_x_38           | DW01_add         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| add_x_40           | DW01_add         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| add_x_46           | DW01_add         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| add_x_50           | DW01_add         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| add_x_56           | DW01_add         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| add_x_58           | DW01_add         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| add_x_62           | DW01_add         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| add_x_64           | DW01_add         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| add_x_66           | DW01_add         | apparch (area)     |                |
| sub_x_131          | DW01_sub         | apparch (area)     |                |
| sub_x_132          | DW01_sub         | apparch (area)     |                |
| sub_x_133          | DW01_sub         | apparch (area)     |                |
| sub_x_134          | DW01_sub         | apparch (area)     |                |
| sub_x_135          | DW01_sub         | apparch (area)     |                |
| sub_x_136          | DW01_sub         | apparch (area)     |                |
| sub_x_137          | DW01_sub         | apparch (area)     |                |
| sub_x_138          | DW01_sub         | apparch (area)     |                |
| sub_x_139          | DW01_sub         | apparch (area)     |                |
| sub_x_140          | DW01_sub         | apparch (area)     |                |
| sub_x_141          | DW01_sub         | apparch (area)     |                |
| sub_x_142          | DW01_sub         | apparch (area)     |                |
| sub_x_143          | DW01_sub         | apparch (area)     |                |
| sub_x_144          | DW01_sub         | apparch (area)     |                |
| sub_x_145          | DW01_sub         | apparch (area)     |                |
| sub_x_146          | DW01_sub         | apparch (area)     |                |
| sub_x_147          | DW01_sub         | apparch (area)     |                |
| sub_x_148          | DW01_sub         | apparch (area)     |                |
| sub_x_149          | DW01_sub         | apparch (area)     |                |
| sub_x_150          | DW01_sub         | apparch (area)     |                |
| sub_x_151          | DW01_sub         | apparch (area)     |                |
| sub_x_152          | DW01_sub         | apparch (area)     |                |
| sub_x_153          | DW01_sub         | apparch (area)     |                |
| sub_x_154          | DW01_sub         | apparch (area)     |                |
| sub_x_155          | DW01_sub         | apparch (area)     |                |
| sub_x_156          | DW01_sub         | apparch (area)     |                |
| sub_x_157          | DW01_sub         | apparch (area)     |                |
| sub_x_158          | DW01_sub         | apparch (area)     |                |
| sub_x_159          | DW01_sub         | apparch (area)     |                |
| sub_x_160          | DW01_sub         | apparch (area)     |                |
| sub_x_161          | DW01_sub         | apparch (area)     |                |
| sub_x_162          | DW01_sub         | apparch (area)     |                |
| sub_x_163          | DW01_sub         | apparch (area)     |                |
| sub_x_164          | DW01_sub         | apparch (area)     |                |
| sub_x_165          | DW01_sub         | apparch (area)     |                |
| sub_x_166          | DW01_sub         | apparch (area)     |                |
| sub_x_167          | DW01_sub         | apparch (area)     |                |
| sub_x_168          | DW01_sub         | apparch (area)     |                |
| sub_x_169          | DW01_sub         | apparch (area)     |                |
| sub_x_170          | DW01_sub         | apparch (area)     |                |
| sub_x_171          | DW01_sub         | apparch (area)     |                |
| sub_x_172          | DW01_sub         | apparch (area)     |                |
| sub_x_173          | DW01_sub         | apparch (area)     |                |
| sub_x_174          | DW01_sub         | apparch (area)     |                |
| sub_x_175          | DW01_sub         | apparch (area)     |                |
| sub_x_176          | DW01_sub         | apparch (area)     |                |
| sub_x_177          | DW01_sub         | apparch (area)     |                |
| sub_x_178          | DW01_sub         | apparch (area)     |                |
| sub_x_179          | DW01_sub         | apparch (area)     |                |
| sub_x_180          | DW01_sub         | apparch (area)     |                |
| sub_x_181          | DW01_sub         | apparch (area)     |                |
| sub_x_182          | DW01_sub         | apparch (area)     |                |
| sub_x_183          | DW01_sub         | apparch (area)     |                |
| sub_x_184          | DW01_sub         | apparch (area)     |                |
| sub_x_185          | DW01_sub         | apparch (area)     |                |
| sub_x_186          | DW01_sub         | apparch (area)     |                |
| sub_x_187          | DW01_sub         | apparch (area)     |                |
| sub_x_188          | DW01_sub         | apparch (area)     |                |
| sub_x_189          | DW01_sub         | apparch (area)     |                |
| sub_x_190          | DW01_sub         | apparch (area)     |                |
| sub_x_191          | DW01_sub         | apparch (area)     |                |
| sub_x_192          | DW01_sub         | apparch (area)     |                |
| sub_x_193          | DW01_sub         | apparch (area)     |                |
| sub_x_194          | DW01_sub         | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| add_x_3                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_4                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_5                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_9                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_10                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_11                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_12                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_13                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_14                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_15                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_16                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_17                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_19                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_20                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_21                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_22                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_23                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_24                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_25                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_26                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_27                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_28                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_29                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_30                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_31                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_32                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_33                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_34                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_35                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_36                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_37                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_38                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_39                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_40                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_41                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_42                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_43                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_44                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_45                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_46                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_47                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_48                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_49                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_50                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_51                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_52                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_53                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_54                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_55                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_56                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_57                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_58                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_59                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_60                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_61                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_62                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_63                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_64                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_65                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| add_x_66                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_131                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_132                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_133                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_134                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_135                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_136                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_137                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_138                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_139                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_140                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_141                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_142                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_143                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_144                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_145                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_146                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_147                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_148                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_149                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_150                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_151                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_152                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_153                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_154                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_155                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_156                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_157                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_158                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_159                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_160                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_161                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_162                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_163                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_164                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_165                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_166                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_167                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_168                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_169                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_170                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_171                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_172                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_173                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_174                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_175                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_176                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_177                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_178                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_179                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_180                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_181                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_182                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_183                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_184                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_185                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_186                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_187                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_188                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_189                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_190                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_191                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_192                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_193                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| sub_x_194                  | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_16
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| lt_x_5         | DW_cmp         | width=4    | lt_77_I5_C106 (NV_DW_minmax.v:77) |
| lt_x_6         | DW_cmp         | width=4    | lt_77_I6_C106 (NV_DW_minmax.v:77) |
| lt_x_7         | DW_cmp         | width=4    | lt_77_I7_C106 (NV_DW_minmax.v:77) |
| lt_x_8         | DW_cmp         | width=4    | lt_77_I8_C106 (NV_DW_minmax.v:77) |
| lt_x_9         | DW_cmp         | width=4    | lt_77_I9_C106 (NV_DW_minmax.v:77) |
| lt_x_10        | DW_cmp         | width=4    | lt_77_I10_C106 (NV_DW_minmax.v:77) |
| lt_x_11        | DW_cmp         | width=4    | lt_77_I11_C106 (NV_DW_minmax.v:77) |
| lt_x_12        | DW_cmp         | width=4    | lt_77_I12_C106 (NV_DW_minmax.v:77) |
| lt_x_13        | DW_cmp         | width=4    | lt_77_I13_C106 (NV_DW_minmax.v:77) |
| lt_x_14        | DW_cmp         | width=4    | lt_77_I14_C106 (NV_DW_minmax.v:77) |
| lt_x_15        | DW_cmp         | width=4    | lt_77_I15_C106 (NV_DW_minmax.v:77) |
| lt_x_16        | DW_cmp         | width=4    | lt_77_I16_C106 (NV_DW_minmax.v:77) |
| gte_x_18       | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_19       | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_20       | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
| gte_x_21       | DW_cmp         | width=4    | gte_40_I5_C110 (NV_DW_minmax.v:40) |
| gte_x_22       | DW_cmp         | width=4    | gte_40_I6_C110 (NV_DW_minmax.v:40) |
| gte_x_23       | DW_cmp         | width=4    | gte_40_I7_C110 (NV_DW_minmax.v:40) |
| gte_x_24       | DW_cmp         | width=4    | gte_40_I8_C110 (NV_DW_minmax.v:40) |
| gte_x_25       | DW_cmp         | width=4    | gte_40_I9_C110 (NV_DW_minmax.v:40) |
| gte_x_26       | DW_cmp         | width=4    | gte_40_I10_C110 (NV_DW_minmax.v:40) |
| gte_x_27       | DW_cmp         | width=4    | gte_40_I11_C110 (NV_DW_minmax.v:40) |
| gte_x_28       | DW_cmp         | width=4    | gte_40_I12_C110 (NV_DW_minmax.v:40) |
| gte_x_29       | DW_cmp         | width=4    | gte_40_I13_C110 (NV_DW_minmax.v:40) |
| gte_x_30       | DW_cmp         | width=4    | gte_40_I14_C110 (NV_DW_minmax.v:40) |
| gte_x_31       | DW_cmp         | width=4    | gte_40_I15_C110 (NV_DW_minmax.v:40) |
| gte_x_32       | DW_cmp         | width=4    | gte_40_I16_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| lt_x_5             | DW_cmp           | apparch (area)     |                |
| lt_x_6             | DW_cmp           | apparch (area)     |                |
| lt_x_7             | DW_cmp           | apparch (area)     |                |
| lt_x_8             | DW_cmp           | apparch (area)     |                |
| lt_x_9             | DW_cmp           | apparch (area)     |                |
| lt_x_10            | DW_cmp           | apparch (area)     |                |
| lt_x_11            | DW_cmp           | apparch (area)     |                |
| lt_x_12            | DW_cmp           | apparch (area)     |                |
| lt_x_13            | DW_cmp           | apparch (area)     |                |
| lt_x_14            | DW_cmp           | apparch (area)     |                |
| lt_x_15            | DW_cmp           | apparch (area)     |                |
| lt_x_16            | DW_cmp           | apparch (area)     |                |
| gte_x_18           | DW_cmp           | apparch (area)     |                |
| gte_x_19           | DW_cmp           | apparch (area)     |                |
| gte_x_20           | DW_cmp           | apparch (area)     |                |
| gte_x_21           | DW_cmp           | apparch (area)     |                |
| gte_x_22           | DW_cmp           | apparch (area)     |                |
| gte_x_23           | DW_cmp           | apparch (area)     |                |
| gte_x_24           | DW_cmp           | apparch (area)     |                |
| gte_x_25           | DW_cmp           | apparch (area)     |                |
| gte_x_26           | DW_cmp           | apparch (area)     |                |
| gte_x_27           | DW_cmp           | apparch (area)     |                |
| gte_x_28           | DW_cmp           | apparch (area)     |                |
| gte_x_29           | DW_cmp           | apparch (area)     |                |
| gte_x_30           | DW_cmp           | apparch (area)     |                |
| gte_x_31           | DW_cmp           | apparch (area)     |                |
| gte_x_32           | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_5                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_6                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_7                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_8                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_9                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_10                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_11                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_12                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_13                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_14                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_15                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_16                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_18                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_19                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_20                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_21                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_22                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_23                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_24                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_25                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_26                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_27                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_28                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_29                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_30                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_31                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_32                   | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_0
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_1
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_2
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_3
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_4
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_5
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_6
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_7
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_8
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_9
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_10
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_11
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_12
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_13
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_14
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================

 
****************************************
Design : NV_DW_minmax_4_4_15
****************************************

Resource Report for this hierarchy in file
        nvdla_syn_20180505_1027/src/NV_DW_minmax.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_77_C106 (NV_DW_minmax.v:77) |
| lt_x_2         | DW_cmp         | width=4    | lt_77_I2_C106 (NV_DW_minmax.v:77) |
| lt_x_3         | DW_cmp         | width=4    | lt_77_I3_C106 (NV_DW_minmax.v:77) |
| lt_x_4         | DW_cmp         | width=4    | lt_77_I4_C106 (NV_DW_minmax.v:77) |
| gte_x_6        | DW_cmp         | width=4    | gte_40_I2_C110 (NV_DW_minmax.v:40) |
| gte_x_7        | DW_cmp         | width=4    | gte_40_I3_C110 (NV_DW_minmax.v:40) |
| gte_x_8        | DW_cmp         | width=4    | gte_40_I4_C110 (NV_DW_minmax.v:40) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| lt_x_4             | DW_cmp           | apparch (area)     |                |
| gte_x_6            | DW_cmp           | apparch (area)     |                |
| gte_x_7            | DW_cmp           | apparch (area)     |                |
| gte_x_8            | DW_cmp           | apparch (area)     |                |
===============================================================================


Datapath Optimization Report
==============================================================================
|                            | Optimization |                                |
| Cell                       | Mode         | Smartgen Options               |
==============================================================================
| lt_x_1                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_2                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_3                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| lt_x_4                     | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_6                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_7                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
| gte_x_8                    | area         | 42cmprCells:off                |
|                            |              | csadderCells:off               |
==============================================================================


No resource sharing information to report.
 
****************************************
Design : NV_NVDLA_CMAC_CORE_MAC_nan
****************************************

No implementations to report
1
 
****************************************
Report : clocks
Design : NV_NVDLA_CMAC_CORE_mac
Version: L-2016.03-SP5-2
Date   : Sat May  5 10:49:41 2018
****************************************

No clocks in this design.

1
 
****************************************
Report : clock_skew
Design : NV_NVDLA_CMAC_CORE_mac
Version: L-2016.03-SP5-2
Date   : Sat May  5 10:49:41 2018
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
1
 
****************************************
Report : power
        -analysis_effort low
Design : NV_NVDLA_CMAC_CORE_mac
Version: L-2016.03-SP5-2
Date   : Sat May  5 10:49:41 2018
****************************************


Library(s) Used:

    CMOS045_SC_14_CORE_LS (File: /space/edalibs/unicad_45nm/CMOS045_SC_14_CORE_LS_SNPS-AVT-CDS_3.0/libs/CMOS045_SC_14_CORE_LS_nom_1.10V_25C.db)


Operating Conditions: nom_1.10V_25C   Library: CMOS045_SC_14_CORE_LS
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
NV_NVDLA_CMAC_CORE_mac area_156Kto234K   CMOS045_SC_14_CORE_LS


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1mW


  Cell Internal Power  =  28.9640 mW   (37%)
  Net Switching Power  =  49.1256 mW   (63%)
                         ---------
Total Dynamic Power    =  78.0896 mW  (100%)

Cell Leakage Power     =  16.3945 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         1.1641        2.4654e-02        1.5096e-03            1.1903  (   1.52%)
combinational     27.7982           49.1010        1.4885e-02           76.9180  (  98.48%)
--------------------------------------------------------------------------------------------------
Total             28.9624 mW        49.1257 mW     1.6394e-02 mW        78.1083 mW
1
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined          104576 (100.00%)          0   (0.00%)     104576 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined       224142.31 (100.00%)       0.00   (0.00%)  224142.31 (100.00%)   
********************************************************************************
1
 
****************************************
Report : design
Design : NV_NVDLA_CMAC_CORE_mac
Version: L-2016.03-SP5-2
Date   : Sat May  5 10:49:42 2018
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    CMOS045_SC_14_CORE_LS (File: /space/edalibs/unicad_45nm/CMOS045_SC_14_CORE_LS_SNPS-AVT-CDS_3.0/libs/CMOS045_SC_14_CORE_LS_nom_1.10V_25C.db)

Local Link Library:

    {/space/edalibs/unicad_45nm/CMOS045_SC_14_CORE_LS_SNPS-AVT-CDS_3.0/libs/CMOS045_SC_14_CORE_LS_nom_1.10V_25C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : nom_1.10V_25C
    Library : CMOS045_SC_14_CORE_LS
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.10
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   area_156Kto234K
Location       :   CMOS045_SC_14_CORE_LS
Resistance     :   5.82357
Capacitance    :   0.8
Area           :   0
Slope          :   0.00139075
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     0.00
     2     0.00
     3     0.00
     4     0.01
     5     0.01
     6     0.01
     7     0.01
     8     0.01
     9     0.01
    10     0.01
    11     0.02
    12     0.02
    13     0.02
    14     0.02
    15     0.02



Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
