arch	circuit	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	error
k6_N10_soft_logic_only.xml	diffeq.pre-vpr.blif	success	4.00E+01	4.37E+00	0.62	4.09	1.84	0.21	1371	1410	601	96	64	39	-1	-1	
