29-14:57:27  INFO: logging file is: ./demo/cell_apr/outputs/c153\00_LOG_09_29_14.txt
29-14:57:27  INFO: ************Create Cell Apr: c153 Logger************
29-14:57:27  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'TEXT']
29-14:57:27  INFO: tech->rules: [GT_W : 180 nm, GT_S : 250 nm, GT_S_AA : 84 nm, GT_S_LAA_GT : 84 nm, GT_S_LGT_AA : 84 nm, GT_X_AA : 186 nm, AA_X_GT : 270 nm, AA_S : 238 nm, AA_W : 186 nm, SP_X_AA : 152 nm, SN_X_AA : 152 nm, CT_W : 186 nm, CT_S : 212 nm, CT_S_AA : 144 nm, CT_S_GT : 140 nm, CT_E_NP : 102 nm, CT_E_AA : 70 nm, CT_E_GT : 70 nm, CT_E_M1 : 4 nm, CT_E_M1_END : 50 nm, M1_W : 194 nm, M1_S : 194 nm, M2_W : 238 nm, M2_S : 238 nm]
29-14:57:27  INFO: tech->Load tech files of tech:c153 sucessfully
29-14:57:28  INFO: ascell-> Begin processing techc153 @ Mon Sep 29 14:57:28 2025
29-14:57:28  INFO: c153, (DFBFB1, 40 devices), 40 devices
29-14:57:28  INFO: -----    DFBFB1:      ff False False undef
29-14:57:28  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
29-14:57:28  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
29-14:57:28  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
29-14:57:28  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
29-14:57:28  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q_2
29-14:57:28  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFBFB1: cross1
29-14:57:28  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in DFBFB1: cross1
29-14:57:28  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFBFB1: cross2
29-14:57:28  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in DFBFB1: cross2
29-14:57:30  INFO: c153, (DFCFB1, 36 devices), 36 devices
29-14:57:30  INFO: -----    DFCFB1:      ff False False undef
29-14:57:30  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
29-14:57:30  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
29-14:57:30  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
29-14:57:30  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
29-14:57:30  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q_2
29-14:57:31  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCFB1: cross1
29-14:57:31  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCFB1: cross1
29-14:57:31  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCFB1: cross2
29-14:57:31  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCFB1: cross2
29-14:57:38  INFO: c153, (DFCFQ1, 34 devices), 34 devices
29-14:57:38  INFO: -----    DFCFQ1:      ff False False undef
29-14:57:38  INFO: 1. clock pattern: pattern: CLK1 in DFCFQ1: clk
29-14:57:38  INFO: 2. inputs inv pattern: pattern: INV in DFCFQ1: ininv_RN_0
29-14:57:38  INFO: 3. output pattern: pattern: INV in DFCFQ1: out_Q
29-14:57:38  INFO: 3. output pattern: pattern: INV in DFCFQ1: out_Q_2
29-14:57:38  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCFQ1: cross1
29-14:57:38  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCFQ1: cross1
29-14:57:38  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCFQ1: cross2
29-14:57:38  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCFQ1: cross2
29-14:57:45  INFO: c153, (DFCRB1, 36 devices), 36 devices
29-14:57:45  INFO: -----    DFCRB1:      ff False False undef
29-14:57:45  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
29-14:57:45  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
29-14:57:45  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
29-14:57:45  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
29-14:57:45  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q_2
29-14:57:45  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCRB1: cross1
29-14:57:45  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCRB1: cross1
29-14:57:45  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCRB1: cross2
29-14:57:45  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCRB1: cross2
29-14:57:53  INFO: c153, (DFCRN1, 32 devices), 32 devices
29-14:57:53  INFO: -----    DFCRN1:      ff False False undef
29-14:57:53  INFO: 1. clock pattern: pattern: CLK1 in DFCRN1: clk
29-14:57:53  INFO: 2. inputs inv pattern: pattern: INV in DFCRN1: ininv_RN_0
29-14:57:53  INFO: 3. output pattern: pattern: INV in DFCRN1: out_QN
29-14:57:54  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCRN1: cross1
29-14:57:54  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCRN1: cross1
29-14:57:54  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCRN1: cross2
29-14:57:54  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCRN1: cross2
29-14:58:01  INFO: c153, (DFCRQ1, 34 devices), 34 devices
29-14:58:01  INFO: -----    DFCRQ1:      ff False False undef
29-14:58:01  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
29-14:58:01  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_RN_0
29-14:58:01  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in DFCRQ1: out_Q
29-14:58:01  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCRQ1: cross1
29-14:58:01  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCRQ1: cross1
29-14:58:01  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCRQ1: cross2
29-14:58:01  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCRQ1: cross2
