Analysis & Synthesis report for FinalProject
Fri Dec 13 16:33:22 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FinalProject|io_interface:ioint|keyboard_memory:keyboard|current_state
 11. State Machine - |FinalProject|io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard|current_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_0|altsyncram_tio1:auto_generated
 19. Source assignments for io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_1|altsyncram_0fg1:auto_generated
 20. Source assignments for io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|altsyncram:charset_mem_rtl_0|altsyncram_d4e1:auto_generated
 21. Source assignments for processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_a6j1:auto_generated
 22. Source assignments for processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_a6j1:auto_generated
 23. Source assignments for processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0|altsyncram_qsf1:auto_generated
 24. Parameter Settings for User Entity Instance: processor:proc|dataPath:DP|regfile:Reg
 25. Parameter Settings for User Entity Instance: processor:proc|dataPath:DP|memory:Mem
 26. Parameter Settings for User Entity Instance: processor:proc|dataPath:DP|alu:Alu
 27. Parameter Settings for User Entity Instance: processor:proc|dataPath:DP|FSM:myfsm
 28. Parameter Settings for User Entity Instance: io_interface:ioint|keyboard_memory:keyboard
 29. Parameter Settings for User Entity Instance: io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard
 30. Parameter Settings for Inferred Entity Instance: io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_0
 31. Parameter Settings for Inferred Entity Instance: io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_1
 32. Parameter Settings for Inferred Entity Instance: io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|altsyncram:charset_mem_rtl_0
 33. Parameter Settings for Inferred Entity Instance: processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0
 34. Parameter Settings for Inferred Entity Instance: processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1
 35. Parameter Settings for Inferred Entity Instance: processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard"
 38. Port Connectivity Checks: "io_interface:ioint|keyboard_memory:keyboard"
 39. Port Connectivity Checks: "io_interface:ioint|io_fake_sdcard:sdcard"
 40. Port Connectivity Checks: "io_interface:ioint|vga:display|glyph_memory:memory"
 41. Port Connectivity Checks: "io_interface:ioint"
 42. Port Connectivity Checks: "processor:proc|dataPath:DP|alu:Alu"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 13 16:33:22 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; FinalProject                                ;
; Top-level Entity Name           ; FinalProject                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 488                                         ;
; Total pins                      ; 32                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,219,072                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; FinalProject       ; FinalProject       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 3                  ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Power-Up Don't Care                                                             ; Off                ; On                 ;
; Strict RAM Replacement                                                          ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; On                 ; Off                ;
; Synthesis Effort                                                                ; Fast               ; Auto               ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 3           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                             ; Library ;
+---------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; IO/keyboard/ps2ascii.v                                                    ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/ps2ascii.v                             ;         ;
; IO/keyboard/keyboard_memory.v                                             ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/keyboard_memory.v                      ;         ;
; Processor/IOLogic.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/IOLogic.v                                ;         ;
; Processor/datapath.v                                                      ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/datapath.v                               ;         ;
; Processor/regfile.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/regfile.v                                ;         ;
; Processor/processor.v                                                     ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/processor.v                              ;         ;
; Processor/pc.v                                                            ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/pc.v                                     ;         ;
; Processor/mux_2to1.v                                                      ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/mux_2to1.v                               ;         ;
; Processor/FSM.v                                                           ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/FSM.v                                    ;         ;
; Processor/flags.v                                                         ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/flags.v                                  ;         ;
; Processor/alu.v                                                           ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/alu.v                                    ;         ;
; IO/keyboard/ps2_in.v                                                      ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/ps2_in.v                               ;         ;
; IO/display/vga_controller.v                                               ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga_controller.v                        ;         ;
; IO/display/vga_bitgen.v                                                   ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga_bitgen.v                            ;         ;
; IO/display/vga.v                                                          ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga.v                                   ;         ;
; IO/display/glyph_memory.v                                                 ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/glyph_memory.v                          ;         ;
; IO/display/charset_rom.v                                                  ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/charset_rom.v                           ;         ;
; FinalProject.v                                                            ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v                                     ;         ;
; io_interface.v                                                            ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/io_interface.v                                     ;         ;
; IO/sdcard/io_fake_sdcard.v                                                ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/sdcard/io_fake_sdcard.v                         ;         ;
; Processor/memory.v                                                        ; yes             ; User Verilog HDL File                                 ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/memory.v                                 ;         ;
; /home/klemmon/Desktop/Fall2019/CS3710/FinalProject/IO/display/display.mem ; yes             ; Auto-Found Unspecified File                           ; /home/klemmon/Desktop/Fall2019/CS3710/FinalProject/IO/display/display.mem                                ;         ;
; /home/klemmon/Desktop/Fall2019/CS3710/FinalProject/IO/sdcard/sd.mem       ; yes             ; Auto-Found Unspecified File                           ; /home/klemmon/Desktop/Fall2019/CS3710/FinalProject/IO/sdcard/sd.mem                                      ;         ;
; /home/klemmon/Desktop/Fall2019/CS3710/FinalProject/Processor/memory.txt   ; yes             ; Auto-Found File                                       ; /home/klemmon/Desktop/Fall2019/CS3710/FinalProject/Processor/memory.txt                                  ;         ;
; /home/klemmon/Desktop/Fall2019/CS3710/FinalProject/IO/display/charset.mem ; yes             ; Auto-Found Unspecified File                           ; /home/klemmon/Desktop/Fall2019/CS3710/FinalProject/IO/display/charset.mem                                ;         ;
; altsyncram.tdf                                                            ; yes             ; Megafunction                                          ; /home/klemmon/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                                                     ; yes             ; Megafunction                                          ; /home/klemmon/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                                                               ; yes             ; Megafunction                                          ; /home/klemmon/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                                                            ; yes             ; Megafunction                                          ; /home/klemmon/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal181.inc                                                            ; yes             ; Megafunction                                          ; /home/klemmon/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                         ;         ;
; a_rdenreg.inc                                                             ; yes             ; Megafunction                                          ; /home/klemmon/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                                                                ; yes             ; Megafunction                                          ; /home/klemmon/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                                                                ; yes             ; Megafunction                                          ; /home/klemmon/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                                                              ; yes             ; Megafunction                                          ; /home/klemmon/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_tio1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/altsyncram_tio1.tdf                             ;         ;
; db/FinalProject.ram0_glyph_memory_25a7fe92.hdl.mif                        ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/FinalProject.ram0_glyph_memory_25a7fe92.hdl.mif ;         ;
; db/altsyncram_0fg1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/altsyncram_0fg1.tdf                             ;         ;
; db/altsyncram_d4e1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/altsyncram_d4e1.tdf                             ;         ;
; db/FinalProject.ram0_charset_rom_62f81630.hdl.mif                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/FinalProject.ram0_charset_rom_62f81630.hdl.mif  ;         ;
; db/decode_u0a.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/decode_u0a.tdf                                  ;         ;
; db/mux_efb.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/mux_efb.tdf                                     ;         ;
; db/altsyncram_a6j1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/altsyncram_a6j1.tdf                             ;         ;
; db/altsyncram_qsf1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/altsyncram_qsf1.tdf                             ;         ;
; db/FinalProject.ram0_memory_e411fb78.hdl.mif                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/FinalProject.ram0_memory_e411fb78.hdl.mif       ;         ;
; db/decode_dla.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/decode_dla.tdf                                  ;         ;
; db/decode_61a.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/decode_61a.tdf                                  ;         ;
; db/mux_chb.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/mux_chb.tdf                                     ;         ;
+---------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1184      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1620      ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 744       ;
;     -- 5 input functions                    ; 294       ;
;     -- 4 input functions                    ; 222       ;
;     -- <=3 input functions                  ; 360       ;
;                                             ;           ;
; Dedicated logic registers                   ; 488       ;
;                                             ;           ;
; I/O pins                                    ; 32        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1219072   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 682       ;
; Total fan-out                               ; 12248     ;
; Average fan-out                             ; 5.18      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name     ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |FinalProject                                      ; 1620 (0)            ; 488 (0)                   ; 1219072           ; 0          ; 32   ; 0            ; |FinalProject                                                                                                                                ; FinalProject    ; work         ;
;    |io_interface:ioint|                            ; 708 (2)             ; 396 (0)                   ; 169984            ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint                                                                                                             ; io_interface    ; work         ;
;       |keyboard_memory:keyboard|                   ; 555 (417)           ; 287 (260)                 ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|keyboard_memory:keyboard                                                                                    ; keyboard_memory ; work         ;
;          |ps2_in:keyboard|                         ; 15 (15)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard                                                                    ; ps2_in          ; work         ;
;          |ps2ascii:lookup|                         ; 123 (123)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|keyboard_memory:keyboard|ps2ascii:lookup                                                                    ; ps2ascii        ; work         ;
;       |vga:display|                                ; 151 (13)            ; 109 (0)                   ; 169984            ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|vga:display                                                                                                 ; vga             ; work         ;
;          |glyph_memory:memory|                     ; 16 (16)             ; 43 (43)                   ; 153600            ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|vga:display|glyph_memory:memory                                                                             ; glyph_memory    ; work         ;
;             |altsyncram:memory_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 76800             ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_0                                                     ; altsyncram      ; work         ;
;                |altsyncram_tio1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 76800             ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_0|altsyncram_tio1:auto_generated                      ; altsyncram_tio1 ; work         ;
;             |altsyncram:memory_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 76800             ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_1                                                     ; altsyncram      ; work         ;
;                |altsyncram_0fg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 76800             ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_1|altsyncram_0fg1:auto_generated                      ; altsyncram_0fg1 ; work         ;
;          |vga_bitgen:bitgen|                       ; 15 (15)             ; 1 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|vga:display|vga_bitgen:bitgen                                                                               ; vga_bitgen      ; work         ;
;             |charset_rom:chars|                    ; 0 (0)               ; 1 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars                                                             ; charset_rom     ; work         ;
;                |altsyncram:charset_mem_rtl_0|      ; 0 (0)               ; 1 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|altsyncram:charset_mem_rtl_0                                ; altsyncram      ; work         ;
;                   |altsyncram_d4e1:auto_generated| ; 0 (0)               ; 1 (1)                     ; 16384             ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|altsyncram:charset_mem_rtl_0|altsyncram_d4e1:auto_generated ; altsyncram_d4e1 ; work         ;
;          |vga_controller:vcont|                    ; 107 (107)           ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|io_interface:ioint|vga:display|vga_controller:vcont                                                                            ; vga_controller  ; work         ;
;    |processor:proc|                                ; 912 (0)             ; 92 (0)                    ; 1049088           ; 0          ; 0    ; 0            ; |FinalProject|processor:proc                                                                                                                 ; processor       ; work         ;
;       |dataPath:DP|                                ; 912 (0)             ; 92 (0)                    ; 1049088           ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP                                                                                                     ; dataPath        ; work         ;
;          |FSM:myfsm|                               ; 223 (223)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|FSM:myfsm                                                                                           ; FSM             ; work         ;
;          |IOLogic:IOlog|                           ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|IOLogic:IOlog                                                                                       ; IOLogic         ; work         ;
;          |alu:Alu|                                 ; 263 (263)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|alu:Alu                                                                                             ; alu             ; work         ;
;          |flags:flag|                              ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|flags:flag                                                                                          ; flags           ; work         ;
;          |memory:Mem|                              ; 47 (0)              ; 3 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|memory:Mem                                                                                          ; memory          ; work         ;
;             |altsyncram:ram_rtl_0|                 ; 47 (0)              ; 3 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0                                                                     ; altsyncram      ; work         ;
;                |altsyncram_qsf1:auto_generated|    ; 47 (0)              ; 3 (3)                     ; 1048576           ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0|altsyncram_qsf1:auto_generated                                      ; altsyncram_qsf1 ; work         ;
;                   |decode_61a:rden_decode|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0|altsyncram_qsf1:auto_generated|decode_61a:rden_decode               ; decode_61a      ; work         ;
;                   |decode_dla:decode3|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0|altsyncram_qsf1:auto_generated|decode_dla:decode3                   ; decode_dla      ; work         ;
;                   |mux_chb:mux2|                   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0|altsyncram_qsf1:auto_generated|mux_chb:mux2                         ; mux_chb         ; work         ;
;          |mux_2to1:mux1|                           ; 210 (210)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|mux_2to1:mux1                                                                                       ; mux_2to1        ; work         ;
;          |mux_2to1:mux2|                           ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|mux_2to1:mux2                                                                                       ; mux_2to1        ; work         ;
;          |pc:pc1|                                  ; 81 (81)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|pc:pc1                                                                                              ; pc              ; work         ;
;          |regfile:Reg|                             ; 34 (34)             ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|regfile:Reg                                                                                         ; regfile         ; work         ;
;             |altsyncram:RAM_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0                                                                    ; altsyncram      ; work         ;
;                |altsyncram_a6j1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_a6j1:auto_generated                                     ; altsyncram_a6j1 ; work         ;
;             |altsyncram:RAM_rtl_1|                 ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1                                                                    ; altsyncram      ; work         ;
;                |altsyncram_a6j1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |FinalProject|processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_a6j1:auto_generated                                     ; altsyncram_a6j1 ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------+
; Name                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------+
; io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_0|altsyncram_tio1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 4800         ; 16           ; 4800         ; 16           ; 76800   ; db/FinalProject.ram0_glyph_memory_25a7fe92.hdl.mif ;
; io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_1|altsyncram_0fg1:auto_generated|ALTSYNCRAM                      ; AUTO ; Single Port      ; 4800         ; 16           ; --           ; --           ; 76800   ; db/FinalProject.ram0_glyph_memory_25a7fe92.hdl.mif ;
; io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|altsyncram:charset_mem_rtl_0|altsyncram_d4e1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 16384        ; 1            ; --           ; --           ; 16384   ; db/FinalProject.ram0_charset_rom_62f81630.hdl.mif  ;
; processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0|altsyncram_qsf1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Single Port      ; 65536        ; 16           ; --           ; --           ; 1048576 ; db/FinalProject.ram0_memory_e411fb78.hdl.mif       ;
; processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_a6j1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256     ; None                                               ;
; processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_a6j1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256     ; None                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; N/A    ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |FinalProject|processor:proc|dataPath:DP|memory:Mem ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |FinalProject|io_interface:ioint|keyboard_memory:keyboard|current_state ;
+----------------------+------------------------------------------------------------------+
; Name                 ; current_state.decode                                             ;
+----------------------+------------------------------------------------------------------+
; current_state.idle   ; 0                                                                ;
; current_state.decode ; 1                                                                ;
+----------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FinalProject|io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard|current_state                                                                    ;
+--------------------------------+--------------------------------+------------------------------+-----------------------+--------------------+------------------------------+
; Name                           ; current_state.receiving_parity ; current_state.receiving_data ; current_state.waiting ; current_state.idle ; current_state.receiving_stop ;
+--------------------------------+--------------------------------+------------------------------+-----------------------+--------------------+------------------------------+
; current_state.idle             ; 0                              ; 0                            ; 0                     ; 0                  ; 0                            ;
; current_state.waiting          ; 0                              ; 0                            ; 1                     ; 1                  ; 0                            ;
; current_state.receiving_data   ; 0                              ; 1                            ; 0                     ; 1                  ; 0                            ;
; current_state.receiving_parity ; 1                              ; 0                            ; 0                     ; 1                  ; 0                            ;
; current_state.receiving_stop   ; 0                              ; 0                            ; 0                     ; 1                  ; 1                            ;
+--------------------------------+--------------------------------+------------------------------+-----------------------+--------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                         ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                               ; Reason for Removal                                                           ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+
; processor:proc|dataPath:DP|memory:Mem|addr_reg[0]                           ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[0]  ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[1]                           ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[1]  ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[2]                           ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[2]  ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[3]                           ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[3]  ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[4]                           ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[4]  ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[5]                           ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[5]  ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[6]                           ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[6]  ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[7]                           ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[7]  ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[8]                           ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[8]  ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[9]                           ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[9]  ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[10]                          ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[10] ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[11]                          ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[11] ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[12]                          ; Merged with io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[12] ;
; processor:proc|dataPath:DP|FSM:myfsm|wa[3]                                  ; Merged with processor:proc|dataPath:DP|FSM:myfsm|ra1[3]                      ;
; processor:proc|dataPath:DP|FSM:myfsm|wa[2]                                  ; Merged with processor:proc|dataPath:DP|FSM:myfsm|ra1[2]                      ;
; processor:proc|dataPath:DP|FSM:myfsm|wa[1]                                  ; Merged with processor:proc|dataPath:DP|FSM:myfsm|ra1[1]                      ;
; processor:proc|dataPath:DP|FSM:myfsm|wa[0]                                  ; Merged with processor:proc|dataPath:DP|FSM:myfsm|ra1[0]                      ;
; io_interface:ioint|keyboard_memory:keyboard|current_state~3                 ; Lost fanout                                                                  ;
; io_interface:ioint|keyboard_memory:keyboard|current_state~4                 ; Lost fanout                                                                  ;
; io_interface:ioint|keyboard_memory:keyboard|current_state~5                 ; Lost fanout                                                                  ;
; io_interface:ioint|keyboard_memory:keyboard|current_state~6                 ; Lost fanout                                                                  ;
; io_interface:ioint|keyboard_memory:keyboard|current_state~7                 ; Lost fanout                                                                  ;
; io_interface:ioint|keyboard_memory:keyboard|current_state~8                 ; Lost fanout                                                                  ;
; io_interface:ioint|keyboard_memory:keyboard|current_state~9                 ; Lost fanout                                                                  ;
; io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard|current_state~2 ; Lost fanout                                                                  ;
; io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard|current_state~3 ; Lost fanout                                                                  ;
; io_interface:ioint|vga:display|vga_controller:vcont|counter[1..31]          ; Lost fanout                                                                  ;
; Total Number of Removed Registers = 57                                      ;                                                                              ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                             ;
+-----------------------------------------------------------------+--------------------+------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal ; Registers Removed due to This Register                           ;
+-----------------------------------------------------------------+--------------------+------------------------------------------------------------------+
; io_interface:ioint|vga:display|vga_controller:vcont|counter[31] ; Lost Fanouts       ; io_interface:ioint|vga:display|vga_controller:vcont|counter[30], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[29], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[28], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[27], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[26], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[25], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[24], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[23], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[22], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[21], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[20], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[19], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[18], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[17], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[16], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[15], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[14], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[13], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[12], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[11], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[10], ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[9],  ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[8],  ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[7],  ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[6],  ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[5],  ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[4],  ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[3],  ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[2],  ;
;                                                                 ;                    ; io_interface:ioint|vga:display|vga_controller:vcont|counter[1]   ;
+-----------------------------------------------------------------+--------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 488   ;
; Number of registers using Synchronous Clear  ; 116   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 114   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                   ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------+
; Register Name                                                              ; RAM Name                                                        ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------+
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[0]  ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[1]  ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[2]  ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[3]  ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[4]  ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[5]  ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[6]  ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[7]  ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[8]  ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[9]  ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[10] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[11] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[12] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[13] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[14] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[15] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[16] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[17] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[18] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[19] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[20] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[21] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[22] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[23] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[24] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[25] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[26] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[27] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[28] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[29] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[30] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[31] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[32] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[33] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[34] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[35] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[36] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[37] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[38] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[39] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[40] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[41] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0_bypass[42] ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0 ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                            ;
+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+
; Register Name                                                             ; Megafunction                                                                         ; Type ;
+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+
; io_interface:ioint|vga:display|glyph_memory:memory|rd_vga[0..15]          ; io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0                      ; RAM  ;
; io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|active ; io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|charset_mem_rtl_0 ; RAM  ;
; processor:proc|dataPath:DP|memory:Mem|addr_reg[13..15]                    ; processor:proc|dataPath:DP|memory:Mem|ram_rtl_0                                      ; RAM  ;
; io_interface:ioint|vga:display|glyph_memory:memory|proc_addr[0..12]       ; processor:proc|dataPath:DP|memory:Mem|ram_rtl_0                                      ; RAM  ;
+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |FinalProject|io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard|byte_data[6]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |FinalProject|io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard|data_shift[3] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |FinalProject|io_interface:ioint|vga:display|vga_controller:vcont|vcount[9]             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FinalProject|io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard|count[1]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FinalProject|processor:proc|dataPath:DP|FSM:myfsm|immLo[0]                             ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FinalProject|processor:proc|dataPath:DP|pc:pc1|pc[11]                                  ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |FinalProject|processor:proc|dataPath:DP|FSM:myfsm|pc_en                                ;
; 17:1               ; 6 bits    ; 66 LEs        ; 24 LEs               ; 42 LEs                 ; Yes        ; |FinalProject|processor:proc|dataPath:DP|FSM:myfsm|aluop[4]                             ;
; 19:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |FinalProject|processor:proc|dataPath:DP|flags:flag|flags_out[4]                        ;
; 272:1              ; 2 bits    ; 362 LEs       ; 8 LEs                ; 354 LEs                ; Yes        ; |FinalProject|processor:proc|dataPath:DP|FSM:myfsm|aluop[6]                             ;
; 272:1              ; 16 bits   ; 2896 LEs      ; 0 LEs                ; 2896 LEs               ; Yes        ; |FinalProject|processor:proc|dataPath:DP|FSM:myfsm|inst[13]                             ;
; 274:1              ; 8 bits    ; 1456 LEs      ; 1352 LEs             ; 104 LEs                ; Yes        ; |FinalProject|processor:proc|dataPath:DP|FSM:myfsm|special_in[7]                        ;
; 267:1              ; 3 bits    ; 534 LEs       ; 21 LEs               ; 513 LEs                ; Yes        ; |FinalProject|processor:proc|dataPath:DP|FSM:myfsm|next_state[1]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FinalProject|io_interface:ioint|keyboard_memory:keyboard|current_state                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |FinalProject|processor:proc|dataPath:DP|IOLogic:IOlog|Y[4]                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FinalProject|io_interface:ioint|vga:display|vga_bitgen:bitgen|b[7]                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |FinalProject|io_interface:ioint|keyboard_memory:keyboard|ps2ascii:lookup|byte_ascii[1] ;
; 18:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |FinalProject|processor:proc|dataPath:DP|FSM:myfsm|Mux29                                ;
; 19:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |FinalProject|processor:proc|dataPath:DP|FSM:myfsm|Mux33                                ;
; 528:1              ; 8 bits    ; 2816 LEs      ; 192 LEs              ; 2624 LEs               ; No         ; |FinalProject|processor:proc|dataPath:DP|mux_2to1:mux1|Y[15]                            ;
; 528:1              ; 4 bits    ; 1408 LEs      ; 100 LEs              ; 1308 LEs               ; No         ; |FinalProject|processor:proc|dataPath:DP|mux_2to1:mux1|Y[7]                             ;
; 783:1              ; 3 bits    ; 1566 LEs      ; 87 LEs               ; 1479 LEs               ; No         ; |FinalProject|processor:proc|dataPath:DP|mux_2to1:mux1|Y[3]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_0|altsyncram_tio1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_1|altsyncram_0fg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|altsyncram:charset_mem_rtl_0|altsyncram_d4e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0|altsyncram_a6j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1|altsyncram_a6j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0|altsyncram_qsf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|dataPath:DP|regfile:Reg ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                             ;
; REGBITS        ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|dataPath:DP|memory:Mem ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                            ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|dataPath:DP|alu:Alu ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; WIDTH          ; 16       ; Signed Integer                                      ;
; ADD            ; 00000101 ; Unsigned Binary                                     ;
; ADDU           ; 00000110 ; Unsigned Binary                                     ;
; ADDC           ; 00000111 ; Unsigned Binary                                     ;
; SUB            ; 00001001 ; Unsigned Binary                                     ;
; CMP            ; 00001011 ; Unsigned Binary                                     ;
; AND            ; 00000001 ; Unsigned Binary                                     ;
; OR             ; 00000010 ; Unsigned Binary                                     ;
; XOR            ; 00000011 ; Unsigned Binary                                     ;
; MOV            ; 00001101 ; Unsigned Binary                                     ;
; LOAD           ; 01000000 ; Unsigned Binary                                     ;
; STORE          ; 01000100 ; Unsigned Binary                                     ;
; JCOND          ; 01001100 ; Unsigned Binary                                     ;
; JAL            ; 01001000 ; Unsigned Binary                                     ;
; ADDI           ; 0101     ; Unsigned Binary                                     ;
; ADDUI          ; 0110     ; Unsigned Binary                                     ;
; ADDCI          ; 0111     ; Unsigned Binary                                     ;
; SUBI           ; 1001     ; Unsigned Binary                                     ;
; CMPI           ; 1011     ; Unsigned Binary                                     ;
; ORI            ; 0010     ; Unsigned Binary                                     ;
; ANDI           ; 0001     ; Unsigned Binary                                     ;
; MOVI           ; 1101     ; Unsigned Binary                                     ;
; BCOND          ; 1100     ; Unsigned Binary                                     ;
; LUI            ; 1111     ; Unsigned Binary                                     ;
; LSH            ; 10000100 ; Unsigned Binary                                     ;
; LSHL           ; 10000000 ; Unsigned Binary                                     ;
; LSHR           ; 10000001 ; Unsigned Binary                                     ;
; LDSD           ; 10000101 ; Unsigned Binary                                     ;
; STSD           ; 10000111 ; Unsigned Binary                                     ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:proc|dataPath:DP|FSM:myfsm ;
+----------------+----------+-------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                  ;
+----------------+----------+-------------------------------------------------------+
; regToreg       ; 0000     ; Unsigned Binary                                       ;
; immdi          ; 0011     ; Unsigned Binary                                       ;
; regTomem       ; 0100     ; Unsigned Binary                                       ;
; special        ; 1000     ; Unsigned Binary                                       ;
; ADD            ; 00000101 ; Unsigned Binary                                       ;
; ADDU           ; 00000110 ; Unsigned Binary                                       ;
; ADDC           ; 00000111 ; Unsigned Binary                                       ;
; SUB            ; 00001001 ; Unsigned Binary                                       ;
; CMP            ; 00001011 ; Unsigned Binary                                       ;
; AND            ; 00000001 ; Unsigned Binary                                       ;
; OR             ; 00000010 ; Unsigned Binary                                       ;
; XOR            ; 00000011 ; Unsigned Binary                                       ;
; MOV            ; 00001101 ; Unsigned Binary                                       ;
; LOAD           ; 01000000 ; Unsigned Binary                                       ;
; LOAD_1         ; 01000001 ; Unsigned Binary                                       ;
; LOAD_2         ; 01000010 ; Unsigned Binary                                       ;
; LOAD_3         ; 01000011 ; Unsigned Binary                                       ;
; STORE          ; 01000100 ; Unsigned Binary                                       ;
; STORE_1        ; 01000101 ; Unsigned Binary                                       ;
; STORE_2        ; 01000110 ; Unsigned Binary                                       ;
; JCOND          ; 01001100 ; Unsigned Binary                                       ;
; JCOND_1        ; 01001101 ; Unsigned Binary                                       ;
; JCOND_2        ; 01001110 ; Unsigned Binary                                       ;
; JAL            ; 01001000 ; Unsigned Binary                                       ;
; JAL_1          ; 01001001 ; Unsigned Binary                                       ;
; JAL_2          ; 01001010 ; Unsigned Binary                                       ;
; ADDI           ; 0101     ; Unsigned Binary                                       ;
; SUBI           ; 1001     ; Unsigned Binary                                       ;
; CMPI           ; 1011     ; Unsigned Binary                                       ;
; ORI            ; 0010     ; Unsigned Binary                                       ;
; ANDI           ; 0001     ; Unsigned Binary                                       ;
; MOVI           ; 1101     ; Unsigned Binary                                       ;
; BCOND          ; 1100     ; Unsigned Binary                                       ;
; BCOND_1        ; 1010     ; Unsigned Binary                                       ;
; BCOND_2        ; 1110     ; Unsigned Binary                                       ;
; LUI            ; 1111     ; Unsigned Binary                                       ;
; LSH            ; 10000100 ; Unsigned Binary                                       ;
; LSHL           ; 10000000 ; Unsigned Binary                                       ;
; LSHR           ; 10000001 ; Unsigned Binary                                       ;
; LDSD           ; 10000101 ; Unsigned Binary                                       ;
; STSD           ; 10000111 ; Unsigned Binary                                       ;
+----------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: io_interface:ioint|keyboard_memory:keyboard ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; idle           ; 0     ; Unsigned Binary                                                 ;
; decode         ; 1     ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard ;
+------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------+
; idle             ; 000   ; Unsigned Binary                                                               ;
; waiting          ; 001   ; Unsigned Binary                                                               ;
; receiving_data   ; 010   ; Unsigned Binary                                                               ;
; receiving_parity ; 011   ; Unsigned Binary                                                               ;
; receiving_stop   ; 100   ; Unsigned Binary                                                               ;
+------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                                              ; Type                              ;
+------------------------------------+----------------------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT                                          ; Untyped                           ;
; WIDTH_A                            ; 16                                                 ; Untyped                           ;
; WIDTHAD_A                          ; 13                                                 ; Untyped                           ;
; NUMWORDS_A                         ; 4800                                               ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                           ;
; WIDTH_B                            ; 16                                                 ; Untyped                           ;
; WIDTHAD_B                          ; 13                                                 ; Untyped                           ;
; NUMWORDS_B                         ; 4800                                               ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0                                             ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                           ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                           ;
; INIT_FILE                          ; db/FinalProject.ram0_glyph_memory_25a7fe92.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_tio1                                    ; Untyped                           ;
+------------------------------------+----------------------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_1 ;
+------------------------------------+----------------------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                                              ; Type                              ;
+------------------------------------+----------------------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT                                        ; Untyped                           ;
; WIDTH_A                            ; 16                                                 ; Untyped                           ;
; WIDTHAD_A                          ; 13                                                 ; Untyped                           ;
; NUMWORDS_A                         ; 4800                                               ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                           ;
; WIDTH_B                            ; 1                                                  ; Untyped                           ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                           ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                           ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                           ;
; INIT_FILE                          ; db/FinalProject.ram0_glyph_memory_25a7fe92.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_0fg1                                    ; Untyped                           ;
+------------------------------------+----------------------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|altsyncram:charset_mem_rtl_0 ;
+------------------------------------+---------------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                                    ;
+------------------------------------+---------------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                                                 ;
; WIDTH_A                            ; 1                                                 ; Untyped                                                 ;
; WIDTHAD_A                          ; 14                                                ; Untyped                                                 ;
; NUMWORDS_A                         ; 16384                                             ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                                                 ;
; WIDTH_B                            ; 1                                                 ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                                 ;
; INIT_FILE                          ; db/FinalProject.ram0_charset_rom_62f81630.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d4e1                                   ; Untyped                                                 ;
+------------------------------------+---------------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 16                   ; Untyped                                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 16                   ; Untyped                                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_a6j1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 16                   ; Untyped                                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 16                   ; Untyped                                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_a6j1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                        ; Type                    ;
+------------------------------------+----------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                 ;
; WIDTH_A                            ; 16                                           ; Untyped                 ;
; WIDTHAD_A                          ; 16                                           ; Untyped                 ;
; NUMWORDS_A                         ; 65536                                        ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                 ;
; WIDTH_B                            ; 1                                            ; Untyped                 ;
; WIDTHAD_B                          ; 1                                            ; Untyped                 ;
; NUMWORDS_B                         ; 1                                            ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                 ;
; BYTE_SIZE                          ; 8                                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                 ;
; INIT_FILE                          ; db/FinalProject.ram0_memory_e411fb78.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_qsf1                              ; Untyped                 ;
+------------------------------------+----------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                               ;
; Entity Instance                           ; io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                              ;
;     -- NUMWORDS_A                         ; 4800                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 16                                                                                              ;
;     -- NUMWORDS_B                         ; 4800                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_1                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                              ;
;     -- NUMWORDS_A                         ; 4800                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|altsyncram:charset_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                             ;
;     -- WIDTH_A                            ; 1                                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 16                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_1                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 16                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                              ;
;     -- NUMWORDS_A                         ; 65536                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard" ;
+----------------------+-------+----------+-----------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                       ;
+----------------------+-------+----------+-----------------------------------------------+
; wait_for_data        ; Input ; Info     ; Stuck at VCC                                  ;
; start_receiving_data ; Input ; Info     ; Stuck at GND                                  ;
+----------------------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "io_interface:ioint|keyboard_memory:keyboard"                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "io_interface:ioint|io_fake_sdcard:sdcard"                                                                                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_proc ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; io_q      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "io_interface:ioint|vga:display|glyph_memory:memory"                                                                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_vga ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "io_interface:ioint"                                                                                                                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; regA        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; regA[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; regB        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; regB[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; op_complete ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:proc|dataPath:DP|alu:Alu"                                                                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Cin   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; Jneed ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; Cond  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 488                         ;
;     ENA               ; 30                          ;
;     ENA SCLR          ; 84                          ;
;     SCLR              ; 32                          ;
;     plain             ; 342                         ;
; arriav_lcell_comb     ; 1623                        ;
;     arith             ; 229                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 139                         ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 34                          ;
;     normal            ; 1394                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 95                          ;
;         4 data inputs ; 188                         ;
;         5 data inputs ; 294                         ;
;         6 data inputs ; 744                         ;
; boundary_port         ; 32                          ;
; stratixv_ram_block    ; 194                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 5.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 13 16:20:29 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject
Info (20032): Parallel compilation is enabled and will use up to 3 processors
Warning (20031): Parallel compilation is enabled for 3 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file IO/keyboard/ps2ascii_tb.v
    Info (12023): Found entity 1: ps2ascii_tb File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/ps2ascii_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file IO/keyboard/ps2ascii.v
    Info (12023): Found entity 1: ps2ascii File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/ps2ascii.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file IO/keyboard/keyboard_memory_tb.v
    Info (12023): Found entity 1: keyboard_memory_tb File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/keyboard_memory_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file IO/keyboard/keyboard_memory.v
    Info (12023): Found entity 1: keyboard_memory File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/keyboard_memory.v Line: 1
Warning (12019): Can't analyze file -- file Processor/tb_datapath.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file Processor/IOLogic.v
    Info (12023): Found entity 1: IOLogic File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/IOLogic.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Processor/datapath.v
    Info (12023): Found entity 1: dataPath File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/datapath.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Processor/tb_regfile.v
    Info (12023): Found entity 1: tb_regfile File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/tb_regfile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Processor/tb_processor.v
    Info (12023): Found entity 1: tb_processor File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/tb_processor.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Processor/tb_dataPath.v
    Info (12023): Found entity 1: tb_dataPath File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/tb_dataPath.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Processor/tb_alu.v
    Info (12023): Found entity 1: tb_alu File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/tb_alu.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Processor/regfile.v
    Info (12023): Found entity 1: regfile File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/regfile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Processor/processor.v
    Info (12023): Found entity 1: processor File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/processor.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Processor/pc.v
    Info (12023): Found entity 1: pc File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/pc.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Processor/mux_2to1.v
    Info (12023): Found entity 1: mux_2to1 File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/mux_2to1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Processor/FSM.v
    Info (12023): Found entity 1: FSM File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/FSM.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Processor/flags.v
    Info (12023): Found entity 1: flags File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/flags.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Processor/control_FSM.v
    Info (12023): Found entity 1: control_FSM File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/control_FSM.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Processor/alu.v
    Info (12023): Found entity 1: alu File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/alu.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file IO/sdcard/spi_tb.v
    Info (12023): Found entity 1: spi_tb File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/sdcard/spi_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/sdcard/spi_fsm.v
    Info (12023): Found entity 1: spi_fsm File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/sdcard/spi_fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/sdcard/spi.v
    Info (12023): Found entity 1: spi File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/sdcard/spi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/sdcard/sdcard.v
    Info (12023): Found entity 1: sdcard File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/sdcard/sdcard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/keyboard/ps2_in_tb.v
    Info (12023): Found entity 1: ps2_in_tb File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/ps2_in_tb.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file IO/keyboard/ps2_in.v
    Info (12023): Found entity 1: ps2_in File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/ps2_in.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file IO/keyboard/ps2.v
    Info (12023): Found entity 1: ps2 File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/ps2.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file IO/keyboard/keyboard.v
    Info (12023): Found entity 1: keyboard File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/keyboard.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file IO/display/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga_controller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file IO/display/vga_bitgen.v
    Info (12023): Found entity 1: vga_bitgen File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga_bitgen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file IO/display/vga.v
    Info (12023): Found entity 1: vga File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file IO/display/tbird.v
    Info (12023): Found entity 1: tbird File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/tbird.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file IO/display/glyph_memory.v
    Info (12023): Found entity 1: glyph_memory File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/glyph_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/display/clken.v
    Info (12023): Found entity 1: clken File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/clken.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file IO/display/charset_rom.v
    Info (12023): Found entity 1: charset_rom File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/charset_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file FinalProject.v
    Info (12023): Found entity 1: FinalProject File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file io_interface.v
    Info (12023): Found entity 1: io_interface File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/io_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_finalproject.v
    Info (12023): Found entity 1: tb_finalproject File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/tb_finalproject.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file IO/sdcard/io_fake_sdcard.v
    Info (12023): Found entity 1: io_fake_sdcard File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/sdcard/io_fake_sdcard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Processor/memory.v
    Info (12023): Found entity 1: memory File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/memory.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at spi_tb.v(11): created implicit net for "sck" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/sdcard/spi_tb.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at spi_tb.v(11): created implicit net for "ss" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/sdcard/spi_tb.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at spi_tb.v(11): created implicit net for "mosi" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/sdcard/spi_tb.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at spi_tb.v(12): created implicit net for "recv_byte_complete" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/sdcard/spi_tb.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at FinalProject.v(13): created implicit net for "op_complete" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at io_interface.v(47): created implicit net for "we_proc" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/io_interface.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at tb_finalproject.v(237): created implicit net for "cga_b" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/tb_finalproject.v Line: 237
Warning (10236): Verilog HDL Implicit Net warning at tb_finalproject.v(237): created implicit net for "vga_clk" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/tb_finalproject.v Line: 237
Warning (10236): Verilog HDL Implicit Net warning at tb_finalproject.v(237): created implicit net for "vga_blank_n" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/tb_finalproject.v Line: 237
Warning (10236): Verilog HDL Implicit Net warning at tb_finalproject.v(237): created implicit net for "hsync" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/tb_finalproject.v Line: 237
Warning (10236): Verilog HDL Implicit Net warning at tb_finalproject.v(237): created implicit net for "vsync" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/tb_finalproject.v Line: 237
Info (12127): Elaborating entity "FinalProject" for the top level hierarchy
Info (12128): Elaborating entity "processor" for hierarchy "processor:proc" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 8
Info (12128): Elaborating entity "dataPath" for hierarchy "processor:proc|dataPath:DP" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/processor.v Line: 22
Info (12128): Elaborating entity "regfile" for hierarchy "processor:proc|dataPath:DP|regfile:Reg" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/datapath.v Line: 41
Info (12128): Elaborating entity "memory" for hierarchy "processor:proc|dataPath:DP|memory:Mem" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/datapath.v Line: 45
Info (12128): Elaborating entity "alu" for hierarchy "processor:proc|dataPath:DP|alu:Alu" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/datapath.v Line: 49
Info (12128): Elaborating entity "flags" for hierarchy "processor:proc|dataPath:DP|flags:flag" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/datapath.v Line: 52
Info (12128): Elaborating entity "mux_2to1" for hierarchy "processor:proc|dataPath:DP|mux_2to1:mux1" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/datapath.v Line: 61
Info (12128): Elaborating entity "IOLogic" for hierarchy "processor:proc|dataPath:DP|IOLogic:IOlog" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/datapath.v Line: 70
Info (12128): Elaborating entity "pc" for hierarchy "processor:proc|dataPath:DP|pc:pc1" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/datapath.v Line: 73
Info (12128): Elaborating entity "FSM" for hierarchy "processor:proc|dataPath:DP|FSM:myfsm" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/datapath.v Line: 78
Info (12128): Elaborating entity "io_interface" for hierarchy "io_interface:ioint" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 13
Warning (10036): Verilog HDL or VHDL warning at io_interface.v(9): object "sdcard_write_en" assigned a value but never read File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/io_interface.v Line: 9
Info (12128): Elaborating entity "vga" for hierarchy "io_interface:ioint|vga:display" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/io_interface.v Line: 44
Info (12128): Elaborating entity "vga_controller" for hierarchy "io_interface:ioint|vga:display|vga_controller:vcont" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga.v Line: 15
Warning (10230): Verilog HDL assignment warning at vga_controller.v(25): truncated value with size 32 to match size of target (1) File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga_controller.v Line: 25
Warning (10230): Verilog HDL assignment warning at vga_controller.v(29): truncated value with size 32 to match size of target (10) File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga_controller.v Line: 29
Warning (10230): Verilog HDL assignment warning at vga_controller.v(30): truncated value with size 32 to match size of target (9) File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga_controller.v Line: 30
Info (12128): Elaborating entity "glyph_memory" for hierarchy "io_interface:ioint|vga:display|glyph_memory:memory" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga.v Line: 16
Info (12128): Elaborating entity "vga_bitgen" for hierarchy "io_interface:ioint|vga:display|vga_bitgen:bitgen" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga.v Line: 17
Info (12128): Elaborating entity "charset_rom" for hierarchy "io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/vga_bitgen.v Line: 17
Warning (10030): Net "charset_mem.waddr_a" at charset_rom.v(7) has no driver or initial value, using a default initial value '0' File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/charset_rom.v Line: 7
Warning (10030): Net "charset_mem.data_a" at charset_rom.v(7) has no driver or initial value, using a default initial value '0' File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/charset_rom.v Line: 7
Warning (10030): Net "charset_mem.we_a" at charset_rom.v(7) has no driver or initial value, using a default initial value '0' File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/charset_rom.v Line: 7
Info (12128): Elaborating entity "io_fake_sdcard" for hierarchy "io_interface:ioint|io_fake_sdcard:sdcard" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/io_interface.v Line: 52
Warning (10850): Verilog HDL warning at io_fake_sdcard.v(13): number of words (0) in memory file does not match the number of elements in the address range [0:131071] File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/sdcard/io_fake_sdcard.v Line: 13
Info (12128): Elaborating entity "keyboard_memory" for hierarchy "io_interface:ioint|keyboard_memory:keyboard" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/io_interface.v Line: 54
Warning (10230): Verilog HDL assignment warning at keyboard_memory.v(136): truncated value with size 32 to match size of target (1) File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/keyboard_memory.v Line: 136
Info (12128): Elaborating entity "ps2_in" for hierarchy "io_interface:ioint|keyboard_memory:keyboard|ps2_in:keyboard" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/keyboard_memory.v Line: 22
Info (12128): Elaborating entity "ps2ascii" for hierarchy "io_interface:ioint|keyboard_memory:keyboard|ps2ascii:lookup" File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/keyboard/keyboard_memory.v Line: 29
Warning (286029): Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast
Warning (276020): Inferred RAM node "io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (4800) in the Memory Initialization File "/home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/FinalProject.ram0_glyph_memory_25a7fe92.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (276021): Created node "io_interface:ioint|vga:display|glyph_memory:memory|memory" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/IO/display/glyph_memory.v Line: 9
Warning (276027): Inferred dual-clock RAM node "processor:proc|dataPath:DP|regfile:Reg|RAM_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "processor:proc|dataPath:DP|regfile:Reg|RAM_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276021): Created node "processor:proc|dataPath:DP|memory:Mem|ram" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/Processor/memory.v Line: 14
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4800
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 4800
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FinalProject.ram0_glyph_memory_25a7fe92.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "io_interface:ioint|vga:display|glyph_memory:memory|memory_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FinalProject.ram0_glyph_memory_25a7fe92.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|charset_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FinalProject.ram0_charset_rom_62f81630.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processor:proc|dataPath:DP|regfile:Reg|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processor:proc|dataPath:DP|regfile:Reg|RAM_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processor:proc|dataPath:DP|memory:Mem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FinalProject.ram0_memory_e411fb78.hdl.mif
Info (12130): Elaborated megafunction instantiation "io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4800"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "4800"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FinalProject.ram0_glyph_memory_25a7fe92.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tio1.tdf
    Info (12023): Found entity 1: altsyncram_tio1 File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/altsyncram_tio1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_1"
Info (12133): Instantiated megafunction "io_interface:ioint|vga:display|glyph_memory:memory|altsyncram:memory_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FinalProject.ram0_glyph_memory_25a7fe92.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0fg1.tdf
    Info (12023): Found entity 1: altsyncram_0fg1 File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/altsyncram_0fg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|altsyncram:charset_mem_rtl_0"
Info (12133): Instantiated megafunction "io_interface:ioint|vga:display|vga_bitgen:bitgen|charset_rom:chars|altsyncram:charset_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FinalProject.ram0_charset_rom_62f81630.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d4e1.tdf
    Info (12023): Found entity 1: altsyncram_d4e1 File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/altsyncram_d4e1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/decode_u0a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_efb.tdf
    Info (12023): Found entity 1: mux_efb File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/mux_efb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "processor:proc|dataPath:DP|regfile:Reg|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a6j1.tdf
    Info (12023): Found entity 1: altsyncram_a6j1 File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/altsyncram_a6j1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "processor:proc|dataPath:DP|memory:Mem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FinalProject.ram0_memory_e411fb78.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsf1.tdf
    Info (12023): Found entity 1: altsyncram_qsf1 File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/altsyncram_qsf1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/decode_dla.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/decode_61a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/db/mux_chb.tdf Line: 22
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_r[0]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_r[1]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_r[2]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_r[3]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_r[4]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_r[5]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_g[0]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_g[1]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_g[2]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_g[3]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_g[4]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_g[5]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_b[0]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_b[1]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_b[2]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_b[3]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_b[4]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
    Warning (13410): Pin "vga_b[5]" is stuck at GND File: /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/FinalProject.v Line: 3
Info (17049): 40 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/output_files/FinalProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1933 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 1707 logic cells
    Info (21064): Implemented 194 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 1318 megabytes
    Info: Processing ended: Fri Dec 13 16:33:22 2019
    Info: Elapsed time: 00:12:53
    Info: Total CPU time (on all processors): 00:13:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/klemmon/Desktop/Fall2019/CS3710/Handin/Hardware/output_files/FinalProject.map.smsg.


