
*** Running vivado
    with args -log PRBF2_TOP.vds -m64 -mode batch -messageDb vivado.pb -notrace -source PRBF2_TOP.tcl


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source PRBF2_TOP.tcl -notrace
Command: synth_design -top PRBF2_TOP -part xc7vx690tffg1927-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.08' and will expire in -7 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.734 ; gain = 147.457 ; free physical = 9876 ; free virtual = 30978
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PRBF2_TOP' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:135]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:135]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:135]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:135]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'I0' to cell 'IBUFGDS' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:484]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'I_pll' of component 'clk_wiz_0' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:491]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-113] binding component instance 'I_clk_rx' to cell 'BUFGCE_1' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:502]
INFO: [Synth 8-3491] module 'Data_gen_TX_TOP' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:43' bound to instance 'I_TX' of component 'Data_gen_TX_TOP' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:561]
INFO: [Synth 8-638] synthesizing module 'Data_gen_TX_TOP' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:57]
INFO: [Synth 8-3491] module 'internal_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:34' bound to instance 'I_internal_gen' of component 'internal_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:163]
INFO: [Synth 8-638] synthesizing module 'internal_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'internal_gen' (1#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:43]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-638] synthesizing module 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'PISO_gen' (2#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:44]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-3491] module 'PISO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_gen.vhd:32' bound to instance 'I_PISO' of component 'PISO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'Data_gen_TX_TOP' (3#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:57]
INFO: [Synth 8-3491] module 'Data_gen_RX_TOP' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:33' bound to instance 'I_RX' of component 'Data_gen_RX_TOP' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:580]
INFO: [Synth 8-638] synthesizing module 'Data_gen_RX_TOP' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:47]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-638] synthesizing module 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'SIPO_gen' (4#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:48]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-3491] module 'SIPO_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/SIPO_gen.vhd:37' bound to instance 'I_SIPO' of component 'SIPO_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Data_gen_RX_TOP' (5#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_RX_TOP.vhd:47]
INFO: [Synth 8-3491] module 'lx_en_gen' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/lx_en_gen.vhd:38' bound to instance 'I_lx_init_0' of component 'lx_en_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:594]
INFO: [Synth 8-638] synthesizing module 'lx_en_gen' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/lx_en_gen.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'lx_en_gen' (6#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/lx_en_gen.vhd:48]
INFO: [Synth 8-3491] module 'serialize_for_PRBF1' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/serialize_for_PRBF1.vhd:45' bound to instance 'I_serialize_for_PRBF1_0' of component 'serialize_for_PRBF1' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
INFO: [Synth 8-638] synthesizing module 'serialize_for_PRBF1' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/serialize_for_PRBF1.vhd:73]
INFO: [Synth 8-3491] module 'GEN_serial_layers' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:34' bound to instance 'I_gen_serial_layers_l' of component 'GEN_serial_layers' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/serialize_for_PRBF1.vhd:197]
INFO: [Synth 8-638] synthesizing module 'GEN_serial_layers' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:56]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:191]
INFO: [Synth 8-638] synthesizing module 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'PISO_MPA_Lx' (7#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:56]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:191]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:191]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:191]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:191]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:208]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:208]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:208]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:208]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:208]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:227]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:227]
INFO: [Synth 8-3491] module 'PISO_MPA_Lx' declared at '/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:36' bound to instance 'I_PISO_MPA' of component 'PISO_MPA_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:227]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PISO_CBC_Lx' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_CBC_Lx.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'PISO_CBC_Lx' (8#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_CBC_Lx.vhd:58]
WARNING: [Synth 8-3848] Net modid_in_out[1] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[2] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[3] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[4] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[5] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[6] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[7] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[8] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[9] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[10] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[11] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[12] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[13] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[14] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
WARNING: [Synth 8-3848] Net modid_in_out[15] in module/entity GEN_serial_layers does not have driver. [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'GEN_serial_layers' (9#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/GEN_serial_layers.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'serialize_for_PRBF1' (10#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/serialize_for_PRBF1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'From_PRBFraw_to_PRBF1' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/From_PRBFraw_to_PRBF1.vhd:47]
INFO: [Synth 8-638] synthesizing module 'sort_by_BX' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FIFO_sort_by_BX' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/realtime/FIFO_sort_by_BX_stub.vhdl:22]
WARNING: [Synth 8-614] signal 'valid_s_d' is read in the process but is not in the sensitivity list [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:380]
WARNING: [Synth 8-614] signal 'valid_e_d' is read in the process but is not in the sensitivity list [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:380]
WARNING: [Synth 8-614] signal 'data_count_tot_i' is read in the process but is not in the sensitivity list [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:380]
WARNING: [Synth 8-614] signal 'data_out_fifo_valid' is read in the process but is not in the sensitivity list [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:380]
INFO: [Synth 8-256] done synthesizing module 'sort_by_BX' (11#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'From_PRBFraw_to_PRBF1' (12#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/From_PRBFraw_to_PRBF1.vhd:47]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:669]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_0' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/realtime/c_shift_ram_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_1' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/realtime/c_shift_ram_1_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'fifo_TX_RX' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/realtime/fifo_TX_RX_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_20d_32b' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/realtime/c_shift_ram_20d_32b_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_20d_1b' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/realtime/c_shift_ram_20d_1b_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'From_PRBF1_to_PRBF2_v2' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/From PRBF1_to_PRBF2_v2.vhd:86]
INFO: [Synth 8-638] synthesizing module 'sort_by_layer_v2' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FIFO_sort_by_layer' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/realtime/FIFO_sort_by_layer_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'sort_by_layer_v2' (13#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'From_PRBF1_to_PRBF2_v2' (14#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/From PRBF1_to_PRBF2_v2.vhd:86]
INFO: [Synth 8-638] synthesizing module 'ila_stub' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/realtime/ila_stub_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/realtime/vio_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'PRBF2_TOP' (15#1) [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:41]
WARNING: [Synth 8-3917] design PRBF2_TOP has port led driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1320.023 ; gain = 436.746 ; free physical = 9580 ; free virtual = 30686
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [23] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [22] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [21] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [20] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [19] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [18] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [17] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [16] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [15] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [14] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [13] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [12] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [11] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [10] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [9] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [8] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [7] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [6] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [5] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [4] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [3] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [2] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [1] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[1] [0] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [23] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [22] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [21] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [20] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [19] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [18] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [17] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [16] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [15] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [14] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [13] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [12] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [11] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [10] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [9] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [8] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [7] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [6] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [5] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [4] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [3] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [2] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [1] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[2] [0] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [23] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [22] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [21] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [20] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [19] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [18] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [17] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [16] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [15] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [14] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [13] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [12] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [11] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [10] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [9] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [8] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [7] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [6] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [5] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [4] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [3] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [2] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [1] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[3] [0] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [23] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [22] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [21] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [20] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [19] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [18] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [17] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [16] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [15] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [14] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [13] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [12] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [11] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [10] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [9] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [8] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [7] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [6] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [5] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [4] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [3] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [2] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [1] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[4] [0] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[5] [23] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[5] [22] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[5] [21] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
WARNING: [Synth 8-3295] tying undriven pin I_serialize_for_PRBF1_0:\module_rx[5] [20] to constant 0 [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:613]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1320.023 ; gain = 436.746 ; free physical = 9580 ; free virtual = 30685
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/dcp_4/clk_wiz_0_in_context.xdc] for cell 'I_pll'
Finished Parsing XDC File [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.runs/synth_1/.Xil/Vivado-30327-nuhep-75.phys.northwestern.edu/dcp_4/clk_wiz_0_in_context.xdc] for cell 'I_pll'
Parsing XDC File [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/constrs_1/new/Data_gen_c.xdc]
Finished Parsing XDC File [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/constrs_1/new/Data_gen_c.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE_1 => BUFGCTRL: 1 instances
  IBUFGDS => IBUFDS: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2197.578 ; gain = 22.000 ; free physical = 8841 ; free virtual = 29947
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:06 . Memory (MB): peak = 2197.578 ; gain = 1314.301 ; free physical = 8835 ; free virtual = 29940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:06 . Memory (MB): peak = 2197.578 ; gain = 1314.301 ; free physical = 8835 ; free virtual = 29940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:06 . Memory (MB): peak = 2197.578 ; gain = 1314.301 ; free physical = 8835 ; free virtual = 29940
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wr_en_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'count_i_out_reg[3:0]' into 'count_i_reg[3:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_MPA_Lx.vhd:140]
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'count_i_out_reg[3:0]' into 'count_i_reg[3:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PISO_CBC_Lx.vhd:142]
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sm_reg' in module 'sort_by_BX'
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sm_reg' in module 'sort_by_layer_v2'
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'PRBF1_from_BP_in1_reg[2][31:0]' into 'PRBF1_from_BP_in1_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:754]
INFO: [Synth 8-4471] merging register 'PRBF1_from_BP_in1_reg[3][31:0]' into 'PRBF1_from_BP_in1_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:754]
INFO: [Synth 8-4471] merging register 'PRBF1_from_BP_in1_reg[4][31:0]' into 'PRBF1_from_BP_in1_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:754]
INFO: [Synth 8-4471] merging register 'PRBF1_from_BP_in1_reg[5][31:0]' into 'PRBF1_from_BP_in1_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:754]
INFO: [Synth 8-4471] merging register 'PRBF1_from_BP_in1_reg[6][31:0]' into 'PRBF1_from_BP_in1_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:754]
INFO: [Synth 8-4471] merging register 'PRBF1_from_BP_in1_reg[7][31:0]' into 'PRBF1_from_BP_in1_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:754]
INFO: [Synth 8-4471] merging register 'PRBF1_from_BP_in2_reg[2][31:0]' into 'PRBF1_from_BP_in2_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:762]
INFO: [Synth 8-4471] merging register 'PRBF1_from_BP_in2_reg[3][31:0]' into 'PRBF1_from_BP_in2_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:762]
INFO: [Synth 8-4471] merging register 'PRBF1_from_BP_in2_reg[4][31:0]' into 'PRBF1_from_BP_in2_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:762]
INFO: [Synth 8-4471] merging register 'PRBF1_from_BP_in2_reg[5][31:0]' into 'PRBF1_from_BP_in2_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:762]
INFO: [Synth 8-4471] merging register 'PRBF1_from_BP_in2_reg[6][31:0]' into 'PRBF1_from_BP_in2_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:762]
INFO: [Synth 8-4471] merging register 'PRBF1_from_BP_in2_reg[7][31:0]' into 'PRBF1_from_BP_in2_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/PRBF2_TOP.vhd:762]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                      s2 |                             0010 |                             0010
                      s3 |                             0011 |                             0011
                      s4 |                             0100 |                             0100
                      s5 |                             0101 |                             0101
                      s6 |                             0110 |                             0110
                      s7 |                             0111 |                             0111
                      s8 |                             1000 |                             1000
                      s9 |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reg' using encoding 'sequential' in module 'sort_by_BX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                            00000 |                            00000
                      s1 |                            00001 |                            00001
                      s2 |                            00010 |                            00010
                      s3 |                            00011 |                            00011
                      s4 |                            00100 |                            00100
                      s5 |                            00101 |                            00101
                      s6 |                            00110 |                            00110
                      s7 |                            00111 |                            00111
                      s8 |                            01000 |                            01000
                      s9 |                            01001 |                            01001
                     s10 |                            01010 |                            01010
                     s11 |                            01011 |                            01011
                     s12 |                            01100 |                            01100
                     s13 |                            01101 |                            01101
                     s14 |                            01110 |                            01110
                     s15 |                            01111 |                            01111
                     s16 |                            10000 |                            10000
                     s17 |                            10001 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reg' using encoding 'sequential' in module 'sort_by_layer_v2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:17 . Memory (MB): peak = 2211.570 ; gain = 1328.293 ; free physical = 9084 ; free virtual = 30189
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |Data_gen_TX_TOP__GB0        |           1|     33556|
|2     |Data_gen_TX_TOP__GB1        |           1|     26234|
|3     |Data_gen_TX_TOP__GB2        |           1|     12820|
|4     |Data_gen_TX_TOP__GB3        |           1|     16240|
|5     |Data_gen_TX_TOP__GB4        |           1|     20510|
|6     |Data_gen_RX_TOP__GB0        |           1|     33098|
|7     |Data_gen_RX_TOP__GB1        |           1|      8966|
|8     |Data_gen_RX_TOP__GB2        |           1|     12194|
|9     |Data_gen_RX_TOP__GB3        |           1|     15422|
|10    |GEN_serial_layers__GBM0     |           1|     39849|
|11    |GEN_serial_layers__GBM1     |           1|     10993|
|12    |GEN_serial_layers__GBM2     |           1|     12452|
|13    |GEN_serial_layers__GBM3     |           1|       707|
|14    |From_PRBF1_to_PRBF2_v2__GB0 |           1|     41463|
|15    |From_PRBF1_to_PRBF2_v2__GB1 |           1|     12108|
|16    |From_PRBF1_to_PRBF2_v2__GB2 |           1|     18506|
|17    |PRBF2_TOP__GC0              |           1|     39177|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 286   
	  16 Input      8 Bit       Adders := 12    
	   8 Input      8 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 80    
+---Registers : 
	              512 Bit    Registers := 120   
	              256 Bit    Registers := 400   
	              230 Bit    Registers := 30    
	              228 Bit    Registers := 50    
	               40 Bit    Registers := 1     
	               35 Bit    Registers := 272   
	               32 Bit    Registers := 1036  
	               16 Bit    Registers := 24    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 130   
	                8 Bit    Registers := 334   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 160   
	                2 Bit    Registers := 284   
	                1 Bit    Registers := 1254  
+---Muxes : 
	   2 Input    512 Bit        Muxes := 40    
	   2 Input    230 Bit        Muxes := 60    
	   4 Input    230 Bit        Muxes := 60    
	   4 Input    228 Bit        Muxes := 50    
	   2 Input    228 Bit        Muxes := 50    
	   4 Input     35 Bit        Muxes := 80    
	   2 Input     35 Bit        Muxes := 80    
	   3 Input     32 Bit        Muxes := 12    
	   2 Input     32 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 24    
	  18 Input     16 Bit        Muxes := 12    
	   2 Input     15 Bit        Muxes := 12    
	   2 Input     14 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 12    
	   2 Input     10 Bit        Muxes := 13    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 293   
	   4 Input      8 Bit        Muxes := 216   
	  10 Input      8 Bit        Muxes := 16    
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 29    
	   2 Input      6 Bit        Muxes := 29    
	   2 Input      5 Bit        Muxes := 28    
	  18 Input      5 Bit        Muxes := 12    
	 154 Input      5 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 80    
	   2 Input      4 Bit        Muxes := 108   
	  46 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 28    
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 272   
	   4 Input      2 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 1268  
	   5 Input      1 Bit        Muxes := 80    
	   4 Input      1 Bit        Muxes := 1862  
	  18 Input      1 Bit        Muxes := 60    
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PRBF2_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 46    
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module internal_gen 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 80    
Module PISO_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PISO_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Data_gen_TX_TOP 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 160   
Module SIPO_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SIPO_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module Data_gen_RX_TOP 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 80    
Module PISO_MPA_Lx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_CBC_Lx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              228 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    228 Bit        Muxes := 1     
	   2 Input    228 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_MPA_Lx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    230 Bit        Muxes := 2     
	   4 Input    230 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GEN_serial_layers 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 40    
	               35 Bit    Registers := 48    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 40    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sort_by_layer_v2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 57    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	 154 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 151   
	   2 Input      1 Bit        Muxes := 51    
	  18 Input      1 Bit        Muxes := 5     
Module sort_by_layer_v2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 57    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	 154 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 151   
	   2 Input      1 Bit        Muxes := 51    
	  18 Input      1 Bit        Muxes := 5     
Module sort_by_layer_v2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 57    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	 154 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 151   
	   2 Input      1 Bit        Muxes := 51    
	  18 Input      1 Bit        Muxes := 5     
Module sort_by_layer_v2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 57    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	 154 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 151   
	   2 Input      1 Bit        Muxes := 51    
	  18 Input      1 Bit        Muxes := 5     
Module sort_by_layer_v2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 57    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	 154 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 151   
	   2 Input      1 Bit        Muxes := 51    
	  18 Input      1 Bit        Muxes := 5     
Module sort_by_layer_v2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 57    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	 154 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 151   
	   2 Input      1 Bit        Muxes := 51    
	  18 Input      1 Bit        Muxes := 5     
Module sort_by_layer_v2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 57    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	 154 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 151   
	   2 Input      1 Bit        Muxes := 51    
	  18 Input      1 Bit        Muxes := 5     
Module sort_by_layer_v2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 57    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	 154 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 151   
	   2 Input      1 Bit        Muxes := 51    
	  18 Input      1 Bit        Muxes := 5     
Module sort_by_layer_v2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 57    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	 154 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 151   
	   2 Input      1 Bit        Muxes := 51    
	  18 Input      1 Bit        Muxes := 5     
Module sort_by_layer_v2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 57    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	 154 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 151   
	   2 Input      1 Bit        Muxes := 51    
	  18 Input      1 Bit        Muxes := 5     
Module sort_by_layer_v2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 57    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	 154 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 151   
	   2 Input      1 Bit        Muxes := 51    
	  18 Input      1 Bit        Muxes := 5     
Module sort_by_layer_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 57    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	 154 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 151   
	   2 Input      1 Bit        Muxes := 51    
	  18 Input      1 Bit        Muxes := 5     
Module From_PRBF1_to_PRBF2_v2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 22    
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module lx_en_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module sort_by_BX__1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__3 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__4 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__5 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__6 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__7 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__8 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__9 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__10 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__11 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__12 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__13 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__14 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX__15 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module sort_by_BX 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module From_PRBFraw_to_PRBF1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 16    
	               32 Bit    Registers := 16    
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:30 ; elapsed = 00:01:23 . Memory (MB): peak = 2211.570 ; gain = 1328.293 ; free physical = 9022 ; free virtual = 30128
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design PRBF2_TOP has port led driven by constant 1
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_R_gen_out_reg[1][12][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][11][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:756]
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_R_gen_out_reg[1][32][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:756]
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_R_gen_out_reg[1][34][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:756]
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_R_gen_out_reg[1][36][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:756]
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_R_gen_out_reg[1][37][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:756]
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_R_gen_out_reg[1][39][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:756]
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_L_gen_out_reg[1][20][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:757]
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_L_gen_out_reg[1][21][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:757]
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_L_gen_out_reg[1][32][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:757]
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_L_gen_out_reg[1][33][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:757]
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_L_gen_out_reg[1][36][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:757]
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_L_gen_out_reg[1][37][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:757]
INFO: [Synth 8-4471] merging register 'I_internal_gen/CIC_L_gen_out_reg[1][39][255:0]' into 'I_internal_gen/CIC_R_gen_out_reg[1][27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/internal_gen.vhd:757]
INFO: [Synth 8-4471] merging register 'GEN_PISO[37].CIC_L_piso_reg[37][255:0]' into 'GEN_PISO[27].CIC_R_piso_reg[27][255:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/Data_gen_TX_TOP.vhd:203]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[2][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[2][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/valid_i_reg[1:16]' into 'GEN_layer[2].I_sort_by_layer_1/valid_i_reg[1:16]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:158]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[3][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[3][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[4][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[4][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[5][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[5][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[6][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[6][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[7][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[7][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[8][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[8][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[9][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[9][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[10][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[10][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[11][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[11][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[12][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[12][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[13][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[13][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[14][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[14][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[15][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[15][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[16][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[16][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_2/data_i_reg[1][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[2][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[2][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/valid_i_reg[1:16]' into 'GEN_layer[2].I_sort_by_layer_1/valid_i_reg[1:16]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:158]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[3][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[3][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[4][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[4][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[5][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[5][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[6][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[6][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[7][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[7][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[8][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[8][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[9][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[9][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[10][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[10][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[11][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[11][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[12][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[12][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[13][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[13][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[14][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[14][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[15][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[15][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[16][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[16][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[6].I_sort_by_layer_1/data_i_reg[1][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[2][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[2][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/valid_i_reg[1:16]' into 'GEN_layer[2].I_sort_by_layer_1/valid_i_reg[1:16]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:158]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[3][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[3][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[4][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[4][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[5][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[5][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[6][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[6][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[7][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[7][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[8][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[8][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[9][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[9][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[10][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[10][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[11][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[11][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[12][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[12][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[13][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[13][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[14][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[14][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[15][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[15][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[16][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[16][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[3].I_sort_by_layer_2/data_i_reg[1][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[2][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[2][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/valid_i_reg[1:16]' into 'GEN_layer[2].I_sort_by_layer_1/valid_i_reg[1:16]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:158]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[3][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[3][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[4][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[4][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[5][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[5][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[6][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[6][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[7][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[7][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[8][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[8][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[9][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[9][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[10][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[10][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[11][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[11][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[12][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[12][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[13][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[13][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[14][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[14][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[15][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[15][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[16][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[16][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[5].I_sort_by_layer_2/data_i_reg[1][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[1][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[4].I_sort_by_layer_2/data_i_reg[2][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[2][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[4].I_sort_by_layer_2/valid_i_reg[1:16]' into 'GEN_layer[2].I_sort_by_layer_1/valid_i_reg[1:16]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:158]
INFO: [Synth 8-4471] merging register 'GEN_layer[4].I_sort_by_layer_2/data_i_reg[3][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[3][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Synth 8-4471] merging register 'GEN_layer[4].I_sort_by_layer_2/data_i_reg[4][31:0]' into 'GEN_layer[2].I_sort_by_layer_1/data_i_reg[4][31:0]' [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_layer_v2.vhd:139]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design From_PRBF1_to_PRBF2_v2__GB0 has port en_fifo_out1[2] driven by constant 0
WARNING: [Synth 8-3917] design From_PRBF1_to_PRBF2_v2__GB0 has port en_fifo_out1[1] driven by constant 0
WARNING: [Synth 8-3917] design From_PRBF1_to_PRBF2_v2__GB0 has port en_fifo_out1[0] driven by constant 0
WARNING: [Synth 8-3917] design From_PRBF1_to_PRBF2_v2__GB1 has port en_fifo_out1[1] driven by constant 0
WARNING: [Synth 8-3917] design From_PRBF1_to_PRBF2_v2__GB1 has port en_fifo_out1[0] driven by constant 0
WARNING: [Synth 8-3917] design From_PRBF1_to_PRBF2_v2__GB2 has port en_fifo_out1[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:07 . Memory (MB): peak = 2241.215 ; gain = 1357.938 ; free physical = 6673 ; free virtual = 27827
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:35 ; elapsed = 00:02:07 . Memory (MB): peak = 2241.215 ; gain = 1357.938 ; free physical = 6673 ; free virtual = 27827

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |Data_gen_TX_TOP__GB0        |           1|     35714|
|2     |Data_gen_TX_TOP__GB1        |           1|     36761|
|3     |Data_gen_TX_TOP__GB2        |           1|     18562|
|4     |Data_gen_TX_TOP__GB3        |           1|     23896|
|5     |Data_gen_TX_TOP__GB4        |           1|     29123|
|6     |Data_gen_RX_TOP__GB0        |           1|     32775|
|7     |Data_gen_RX_TOP__GB1        |           1|      8881|
|8     |Data_gen_RX_TOP__GB2        |           1|     12075|
|9     |Data_gen_RX_TOP__GB3        |           1|     15269|
|10    |GEN_serial_layers__GBM0     |           2|     43457|
|11    |GEN_serial_layers__GBM1     |           2|     12549|
|12    |GEN_serial_layers__GBM2     |           2|     12548|
|13    |GEN_serial_layers__GBM3     |           2|       707|
|14    |From_PRBF1_to_PRBF2_v2__GB0 |           1|     38475|
|15    |From_PRBF1_to_PRBF2_v2__GB1 |           1|     11620|
|16    |From_PRBF1_to_PRBF2_v2__GB2 |           1|     17632|
|17    |PRBF2_TOP__GC0              |           1|     39586|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (GEN_serial_layers__GBM3:/\modid_i_reg[22][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GEN_serial_layers__GBM3:/\modid_i_reg[22][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][41] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][74] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][79] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][80] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][81] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][83] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][84] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][87] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][88] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][90] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][92] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][95] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][96] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_internal_gen/CIC_R_gen_out_reg[1][2][97] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[313] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[294] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[287] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[281] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[277] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[275] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[262] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[260] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[255] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[249] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[245] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[243] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[230] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[228] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[223] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[219] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[218] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[217] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[213] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[212] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[211] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[198] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[196] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[193] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[191] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[188] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[187] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[186] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[185] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[183] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[181] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[180] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[179] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[172] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[171] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[168] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[166] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[165] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[164] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[163] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[161] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[159] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[156] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[155] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[154] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[153] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[151] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[150] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[149] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[148] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[147] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[145] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[142] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[140] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[139] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[138] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[136] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[135] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[134] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[133] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[132] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[131] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[130] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[129] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[127] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[125] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[124] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[123] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[122] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[121] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[119] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[118] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[117] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[116] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[115] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[113] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[112] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[111] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[110] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[109] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[108] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[107] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[106] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[105] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[104] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[103] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[102] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[101] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[100] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[99] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[98] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[97] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[96] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[95] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[94] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[93] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[92] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[91] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[90] ) is unused and will be removed from module PISO_gen__1.
WARNING: [Synth 8-3332] Sequential element (\data_gen_i_reg[89] ) is unused and will be removed from module PISO_gen__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:35 . Memory (MB): peak = 2251.219 ; gain = 1367.941 ; free physical = 6324 ; free virtual = 27494
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:45 ; elapsed = 00:02:35 . Memory (MB): peak = 2251.219 ; gain = 1367.941 ; free physical = 6324 ; free virtual = 27494

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |Data_gen_TX_TOP__GB0        |           1|      2791|
|2     |Data_gen_TX_TOP__GB1        |           1|     26179|
|3     |Data_gen_TX_TOP__GB2        |           1|     12790|
|4     |Data_gen_TX_TOP__GB3        |           1|     16200|
|5     |Data_gen_TX_TOP__GB4        |           1|     20465|
|6     |Data_gen_RX_TOP__GB0        |           1|     31046|
|7     |Data_gen_RX_TOP__GB1        |           1|      8471|
|8     |Data_gen_RX_TOP__GB2        |           1|     11438|
|9     |Data_gen_RX_TOP__GB3        |           1|     14450|
|10    |GEN_serial_layers__GBM0     |           2|     37425|
|11    |GEN_serial_layers__GBM1     |           2|     10788|
|12    |GEN_serial_layers__GBM2     |           2|     10912|
|13    |GEN_serial_layers__GBM3     |           2|       175|
|14    |From_PRBF1_to_PRBF2_v2__GB0 |           1|     35873|
|15    |From_PRBF1_to_PRBF2_v2__GB1 |           1|     10912|
|16    |From_PRBF1_to_PRBF2_v2__GB2 |           1|     16509|
|17    |PRBF2_TOP__GC0              |           1|     28464|
+------+----------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:45 ; elapsed = 00:02:36 . Memory (MB): peak = 2251.219 ; gain = 1367.941 ; free physical = 6324 ; free virtual = 27494
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
info: Source pin 'i_8/I_pll/clk_in1' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'i_8/I_pll/clk_in1' to 'i_8/clk_i'
INFO: Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:48 . Memory (MB): peak = 2251.219 ; gain = 1367.941 ; free physical = 6194 ; free virtual = 27364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:02 ; elapsed = 00:03:54 . Memory (MB): peak = 2251.219 ; gain = 1367.941 ; free physical = 6105 ; free virtual = 27297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |Data_gen_TX_TOP__GB0        |           1|      2791|
|2     |Data_gen_TX_TOP__GB1        |           1|      4176|
|3     |Data_gen_TX_TOP__GB2        |           1|       879|
|4     |Data_gen_TX_TOP__GB3        |           1|      1713|
|5     |Data_gen_TX_TOP__GB4        |           1|      1778|
|6     |Data_gen_RX_TOP__GB0        |           1|     27621|
|7     |Data_gen_RX_TOP__GB1        |           1|      7451|
|8     |Data_gen_RX_TOP__GB2        |           1|     10241|
|9     |Data_gen_RX_TOP__GB3        |           1|     12807|
|10    |GEN_serial_layers__GBM0     |           2|     35654|
|11    |GEN_serial_layers__GBM1     |           2|     10015|
|12    |GEN_serial_layers__GBM2     |           1|     10162|
|13    |GEN_serial_layers__GBM3     |           2|       165|
|14    |From_PRBF1_to_PRBF2_v2__GB0 |           1|     34801|
|15    |From_PRBF1_to_PRBF2_v2__GB1 |           1|     10336|
|16    |From_PRBF1_to_PRBF2_v2__GB2 |           1|     15444|
|17    |PRBF2_TOP__GC0              |           1|     28464|
|18    |GEN_serial_layers__GBM2__1  |           1|     10161|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[1].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[2].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[3].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[5].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[6].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[7].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[1].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[2].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[3].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[5].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[6].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[7].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[1].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[2].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[3].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[5].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[6].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[7].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[1].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[2].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[3].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[5].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[6].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[7].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[1].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[2].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[3].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[5].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[6].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[7].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[1].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[2].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[3].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[5].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[6].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[7].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[1].data_count_tot_reg[1] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[1] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[2].data_count_tot_reg[1] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[1] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[3].data_count_tot_reg[1] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[1] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].data_count_tot_reg[1] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[1] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[5].data_count_tot_reg[1] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[1] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[6].data_count_tot_reg[1] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[1] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[7].data_count_tot_reg[1] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[1] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[1].data_count_tot_reg[0] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[0] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[2].data_count_tot_reg[0] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[0] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[3].data_count_tot_reg[0] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[0] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].data_count_tot_reg[0] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[0] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[5].data_count_tot_reg[0] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[0] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[6].data_count_tot_reg[0] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[0] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[7].data_count_tot_reg[0] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[8].data_count_tot_reg[0] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[1].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[2].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[3].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[4].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[5].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[6].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[7].data_count_tot_reg[7] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[7] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[1].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[2].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[3].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[4].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[5].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[6].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[7].data_count_tot_reg[6] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[6] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[1].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[2].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[3].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[4].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[5].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[6].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[7].data_count_tot_reg[5] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[5] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[1].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[2].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[3].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[4].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[5].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[6].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[7].data_count_tot_reg[4] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[4] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[1].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[2].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[3].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[4].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[5].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[6].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[7].data_count_tot_reg[3] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[3] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[1].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[2].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[3].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[4].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[5].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[6].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[7].data_count_tot_reg[2] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[2] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[1].data_count_tot_reg[1] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[1] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Synth 8-4765] Removing register instance (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[2].data_count_tot_reg[1] ) from module (PRBF2_TOP__GC0) as it is equivalent to (\I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_2/GEN_8[8].data_count_tot_reg[1] ) and driving same net [/home/xilinx/PRB/PRBF2_V6_32b_ila_V2_modtomeettiming_DelayPRBFrawto2_Zhendata_newformatting_2Sep2016/PRBF2_V6_32b/PRBF2_V6_32b.srcs/sources_1/new/sort_by_BX.vhd:85]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:20 ; elapsed = 00:05:15 . Memory (MB): peak = 2378.684 ; gain = 1495.406 ; free physical = 5359 ; free virtual = 26546
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:31 ; elapsed = 00:05:28 . Memory (MB): peak = 2378.684 ; gain = 1495.406 ; free physical = 5359 ; free virtual = 26546
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:32 ; elapsed = 00:05:29 . Memory (MB): peak = 2378.684 ; gain = 1495.406 ; free physical = 5357 ; free virtual = 26544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:45 ; elapsed = 00:05:41 . Memory (MB): peak = 2378.684 ; gain = 1495.406 ; free physical = 5243 ; free virtual = 26430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:04:45 ; elapsed = 00:05:41 . Memory (MB): peak = 2378.684 ; gain = 1495.406 ; free physical = 5243 ; free virtual = 26430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:45 ; elapsed = 00:05:41 . Memory (MB): peak = 2378.684 ; gain = 1495.406 ; free physical = 5243 ; free virtual = 26430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|PRBF2_TOP   | I_TX/GEN_PISO[2].I_PISO/data_gen_i_reg[508]  | 6      | 31    | YES          | NO                 | NO                | 31     | 0       | 
|PRBF2_TOP   | I_TX/GEN_PISO[2].I_PISO/data_gen_i_reg[504]  | 4      | 50    | YES          | NO                 | NO                | 50     | 0       | 
|PRBF2_TOP   | I_TX/GEN_PISO[2].I_PISO/data_gen_i_reg[501]  | 5      | 24    | YES          | NO                 | NO                | 24     | 0       | 
|PRBF2_TOP   | I_TX/GEN_PISO[3].I_PISO/data_gen_i_reg[503]  | 8      | 15    | YES          | NO                 | NO                | 15     | 0       | 
|PRBF2_TOP   | I_TX/GEN_PISO[3].I_PISO/data_gen_i_reg[372]  | 7      | 32    | YES          | NO                 | NO                | 32     | 0       | 
|PRBF2_TOP   | I_TX/GEN_PISO[25].I_PISO/data_gen_i_reg[509] | 9      | 7     | YES          | NO                 | NO                | 7      | 0       | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |clk_wiz_0           |         1|
|2     |c_shift_ram_0       |         2|
|3     |c_shift_ram_1       |         2|
|4     |fifo_TX_RX          |         2|
|5     |c_shift_ram_20d_32b |         2|
|6     |c_shift_ram_20d_1b  |         2|
|7     |ila_stub            |         1|
|8     |vio_0               |         1|
|9     |FIFO_sort_by_layer  |       192|
|10    |FIFO_sort_by_BX     |       128|
+------+--------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |FIFO_sort_by_BX_bbox           |     1|
|2     |FIFO_sort_by_BX_bbox_0         |     1|
|3     |FIFO_sort_by_BX_bbox_0__1      |     1|
|4     |FIFO_sort_by_BX_bbox_0__10     |     1|
|5     |FIFO_sort_by_BX_bbox_0__11     |     1|
|6     |FIFO_sort_by_BX_bbox_0__12     |     1|
|7     |FIFO_sort_by_BX_bbox_0__13     |     1|
|8     |FIFO_sort_by_BX_bbox_0__14     |     1|
|9     |FIFO_sort_by_BX_bbox_0__15     |     1|
|10    |FIFO_sort_by_BX_bbox_0__2      |     1|
|11    |FIFO_sort_by_BX_bbox_0__3      |     1|
|12    |FIFO_sort_by_BX_bbox_0__4      |     1|
|13    |FIFO_sort_by_BX_bbox_0__5      |     1|
|14    |FIFO_sort_by_BX_bbox_0__6      |     1|
|15    |FIFO_sort_by_BX_bbox_0__7      |     1|
|16    |FIFO_sort_by_BX_bbox_0__8      |     1|
|17    |FIFO_sort_by_BX_bbox_0__9      |     1|
|18    |FIFO_sort_by_BX_bbox_1         |     1|
|19    |FIFO_sort_by_BX_bbox_1__1      |     1|
|20    |FIFO_sort_by_BX_bbox_1__10     |     1|
|21    |FIFO_sort_by_BX_bbox_1__11     |     1|
|22    |FIFO_sort_by_BX_bbox_1__12     |     1|
|23    |FIFO_sort_by_BX_bbox_1__13     |     1|
|24    |FIFO_sort_by_BX_bbox_1__14     |     1|
|25    |FIFO_sort_by_BX_bbox_1__15     |     1|
|26    |FIFO_sort_by_BX_bbox_1__2      |     1|
|27    |FIFO_sort_by_BX_bbox_1__3      |     1|
|28    |FIFO_sort_by_BX_bbox_1__4      |     1|
|29    |FIFO_sort_by_BX_bbox_1__5      |     1|
|30    |FIFO_sort_by_BX_bbox_1__6      |     1|
|31    |FIFO_sort_by_BX_bbox_1__7      |     1|
|32    |FIFO_sort_by_BX_bbox_1__8      |     1|
|33    |FIFO_sort_by_BX_bbox_1__9      |     1|
|34    |FIFO_sort_by_BX_bbox_2         |     1|
|35    |FIFO_sort_by_BX_bbox_2__1      |     1|
|36    |FIFO_sort_by_BX_bbox_2__10     |     1|
|37    |FIFO_sort_by_BX_bbox_2__11     |     1|
|38    |FIFO_sort_by_BX_bbox_2__12     |     1|
|39    |FIFO_sort_by_BX_bbox_2__13     |     1|
|40    |FIFO_sort_by_BX_bbox_2__14     |     1|
|41    |FIFO_sort_by_BX_bbox_2__15     |     1|
|42    |FIFO_sort_by_BX_bbox_2__2      |     1|
|43    |FIFO_sort_by_BX_bbox_2__3      |     1|
|44    |FIFO_sort_by_BX_bbox_2__4      |     1|
|45    |FIFO_sort_by_BX_bbox_2__5      |     1|
|46    |FIFO_sort_by_BX_bbox_2__6      |     1|
|47    |FIFO_sort_by_BX_bbox_2__7      |     1|
|48    |FIFO_sort_by_BX_bbox_2__8      |     1|
|49    |FIFO_sort_by_BX_bbox_2__9      |     1|
|50    |FIFO_sort_by_BX_bbox_3         |     1|
|51    |FIFO_sort_by_BX_bbox_3__1      |     1|
|52    |FIFO_sort_by_BX_bbox_3__10     |     1|
|53    |FIFO_sort_by_BX_bbox_3__11     |     1|
|54    |FIFO_sort_by_BX_bbox_3__12     |     1|
|55    |FIFO_sort_by_BX_bbox_3__13     |     1|
|56    |FIFO_sort_by_BX_bbox_3__14     |     1|
|57    |FIFO_sort_by_BX_bbox_3__15     |     1|
|58    |FIFO_sort_by_BX_bbox_3__2      |     1|
|59    |FIFO_sort_by_BX_bbox_3__3      |     1|
|60    |FIFO_sort_by_BX_bbox_3__4      |     1|
|61    |FIFO_sort_by_BX_bbox_3__5      |     1|
|62    |FIFO_sort_by_BX_bbox_3__6      |     1|
|63    |FIFO_sort_by_BX_bbox_3__7      |     1|
|64    |FIFO_sort_by_BX_bbox_3__8      |     1|
|65    |FIFO_sort_by_BX_bbox_3__9      |     1|
|66    |FIFO_sort_by_BX_bbox_4         |     1|
|67    |FIFO_sort_by_BX_bbox_4__1      |     1|
|68    |FIFO_sort_by_BX_bbox_4__10     |     1|
|69    |FIFO_sort_by_BX_bbox_4__11     |     1|
|70    |FIFO_sort_by_BX_bbox_4__12     |     1|
|71    |FIFO_sort_by_BX_bbox_4__13     |     1|
|72    |FIFO_sort_by_BX_bbox_4__14     |     1|
|73    |FIFO_sort_by_BX_bbox_4__15     |     1|
|74    |FIFO_sort_by_BX_bbox_4__2      |     1|
|75    |FIFO_sort_by_BX_bbox_4__3      |     1|
|76    |FIFO_sort_by_BX_bbox_4__4      |     1|
|77    |FIFO_sort_by_BX_bbox_4__5      |     1|
|78    |FIFO_sort_by_BX_bbox_4__6      |     1|
|79    |FIFO_sort_by_BX_bbox_4__7      |     1|
|80    |FIFO_sort_by_BX_bbox_4__8      |     1|
|81    |FIFO_sort_by_BX_bbox_4__9      |     1|
|82    |FIFO_sort_by_BX_bbox_5         |     1|
|83    |FIFO_sort_by_BX_bbox_5__1      |     1|
|84    |FIFO_sort_by_BX_bbox_5__10     |     1|
|85    |FIFO_sort_by_BX_bbox_5__11     |     1|
|86    |FIFO_sort_by_BX_bbox_5__12     |     1|
|87    |FIFO_sort_by_BX_bbox_5__13     |     1|
|88    |FIFO_sort_by_BX_bbox_5__14     |     1|
|89    |FIFO_sort_by_BX_bbox_5__15     |     1|
|90    |FIFO_sort_by_BX_bbox_5__2      |     1|
|91    |FIFO_sort_by_BX_bbox_5__3      |     1|
|92    |FIFO_sort_by_BX_bbox_5__4      |     1|
|93    |FIFO_sort_by_BX_bbox_5__5      |     1|
|94    |FIFO_sort_by_BX_bbox_5__6      |     1|
|95    |FIFO_sort_by_BX_bbox_5__7      |     1|
|96    |FIFO_sort_by_BX_bbox_5__8      |     1|
|97    |FIFO_sort_by_BX_bbox_5__9      |     1|
|98    |FIFO_sort_by_BX_bbox_6         |     1|
|99    |FIFO_sort_by_BX_bbox_6__1      |     1|
|100   |FIFO_sort_by_BX_bbox_6__10     |     1|
|101   |FIFO_sort_by_BX_bbox_6__11     |     1|
|102   |FIFO_sort_by_BX_bbox_6__12     |     1|
|103   |FIFO_sort_by_BX_bbox_6__13     |     1|
|104   |FIFO_sort_by_BX_bbox_6__14     |     1|
|105   |FIFO_sort_by_BX_bbox_6__15     |     1|
|106   |FIFO_sort_by_BX_bbox_6__2      |     1|
|107   |FIFO_sort_by_BX_bbox_6__3      |     1|
|108   |FIFO_sort_by_BX_bbox_6__4      |     1|
|109   |FIFO_sort_by_BX_bbox_6__5      |     1|
|110   |FIFO_sort_by_BX_bbox_6__6      |     1|
|111   |FIFO_sort_by_BX_bbox_6__7      |     1|
|112   |FIFO_sort_by_BX_bbox_6__8      |     1|
|113   |FIFO_sort_by_BX_bbox_6__9      |     1|
|114   |FIFO_sort_by_BX_bbox__1        |     1|
|115   |FIFO_sort_by_BX_bbox__10       |     1|
|116   |FIFO_sort_by_BX_bbox__11       |     1|
|117   |FIFO_sort_by_BX_bbox__12       |     1|
|118   |FIFO_sort_by_BX_bbox__13       |     1|
|119   |FIFO_sort_by_BX_bbox__14       |     1|
|120   |FIFO_sort_by_BX_bbox__15       |     1|
|121   |FIFO_sort_by_BX_bbox__2        |     1|
|122   |FIFO_sort_by_BX_bbox__3        |     1|
|123   |FIFO_sort_by_BX_bbox__4        |     1|
|124   |FIFO_sort_by_BX_bbox__5        |     1|
|125   |FIFO_sort_by_BX_bbox__6        |     1|
|126   |FIFO_sort_by_BX_bbox__7        |     1|
|127   |FIFO_sort_by_BX_bbox__8        |     1|
|128   |FIFO_sort_by_BX_bbox__9        |     1|
|129   |FIFO_sort_by_layer_bbox        |     1|
|130   |FIFO_sort_by_layer_bbox_12     |     1|
|131   |FIFO_sort_by_layer_bbox_12__1  |     1|
|132   |FIFO_sort_by_layer_bbox_12__10 |     1|
|133   |FIFO_sort_by_layer_bbox_12__11 |     1|
|134   |FIFO_sort_by_layer_bbox_12__2  |     1|
|135   |FIFO_sort_by_layer_bbox_12__3  |     1|
|136   |FIFO_sort_by_layer_bbox_12__4  |     1|
|137   |FIFO_sort_by_layer_bbox_12__5  |     1|
|138   |FIFO_sort_by_layer_bbox_12__6  |     1|
|139   |FIFO_sort_by_layer_bbox_12__7  |     1|
|140   |FIFO_sort_by_layer_bbox_12__8  |     1|
|141   |FIFO_sort_by_layer_bbox_12__9  |     1|
|142   |FIFO_sort_by_layer_bbox_13     |     1|
|143   |FIFO_sort_by_layer_bbox_13__1  |     1|
|144   |FIFO_sort_by_layer_bbox_13__10 |     1|
|145   |FIFO_sort_by_layer_bbox_13__11 |     1|
|146   |FIFO_sort_by_layer_bbox_13__2  |     1|
|147   |FIFO_sort_by_layer_bbox_13__3  |     1|
|148   |FIFO_sort_by_layer_bbox_13__4  |     1|
|149   |FIFO_sort_by_layer_bbox_13__5  |     1|
|150   |FIFO_sort_by_layer_bbox_13__6  |     1|
|151   |FIFO_sort_by_layer_bbox_13__7  |     1|
|152   |FIFO_sort_by_layer_bbox_13__8  |     1|
|153   |FIFO_sort_by_layer_bbox_13__9  |     1|
|154   |FIFO_sort_by_layer_bbox_14     |     1|
|155   |FIFO_sort_by_layer_bbox_14__1  |     1|
|156   |FIFO_sort_by_layer_bbox_14__10 |     1|
|157   |FIFO_sort_by_layer_bbox_14__11 |     1|
|158   |FIFO_sort_by_layer_bbox_14__2  |     1|
|159   |FIFO_sort_by_layer_bbox_14__3  |     1|
|160   |FIFO_sort_by_layer_bbox_14__4  |     1|
|161   |FIFO_sort_by_layer_bbox_14__5  |     1|
|162   |FIFO_sort_by_layer_bbox_14__6  |     1|
|163   |FIFO_sort_by_layer_bbox_14__7  |     1|
|164   |FIFO_sort_by_layer_bbox_14__8  |     1|
|165   |FIFO_sort_by_layer_bbox_14__9  |     1|
|166   |FIFO_sort_by_layer_bbox_15     |     1|
|167   |FIFO_sort_by_layer_bbox_15__1  |     1|
|168   |FIFO_sort_by_layer_bbox_15__10 |     1|
|169   |FIFO_sort_by_layer_bbox_15__11 |     1|
|170   |FIFO_sort_by_layer_bbox_15__2  |     1|
|171   |FIFO_sort_by_layer_bbox_15__3  |     1|
|172   |FIFO_sort_by_layer_bbox_15__4  |     1|
|173   |FIFO_sort_by_layer_bbox_15__5  |     1|
|174   |FIFO_sort_by_layer_bbox_15__6  |     1|
|175   |FIFO_sort_by_layer_bbox_15__7  |     1|
|176   |FIFO_sort_by_layer_bbox_15__8  |     1|
|177   |FIFO_sort_by_layer_bbox_15__9  |     1|
|178   |FIFO_sort_by_layer_bbox_16     |     1|
|179   |FIFO_sort_by_layer_bbox_16__1  |     1|
|180   |FIFO_sort_by_layer_bbox_16__10 |     1|
|181   |FIFO_sort_by_layer_bbox_16__11 |     1|
|182   |FIFO_sort_by_layer_bbox_16__2  |     1|
|183   |FIFO_sort_by_layer_bbox_16__3  |     1|
|184   |FIFO_sort_by_layer_bbox_16__4  |     1|
|185   |FIFO_sort_by_layer_bbox_16__5  |     1|
|186   |FIFO_sort_by_layer_bbox_16__6  |     1|
|187   |FIFO_sort_by_layer_bbox_16__7  |     1|
|188   |FIFO_sort_by_layer_bbox_16__8  |     1|
|189   |FIFO_sort_by_layer_bbox_16__9  |     1|
|190   |FIFO_sort_by_layer_bbox_17     |     1|
|191   |FIFO_sort_by_layer_bbox_17__1  |     1|
|192   |FIFO_sort_by_layer_bbox_17__10 |     1|
|193   |FIFO_sort_by_layer_bbox_17__11 |     1|
|194   |FIFO_sort_by_layer_bbox_17__2  |     1|
|195   |FIFO_sort_by_layer_bbox_17__3  |     1|
|196   |FIFO_sort_by_layer_bbox_17__4  |     1|
|197   |FIFO_sort_by_layer_bbox_17__5  |     1|
|198   |FIFO_sort_by_layer_bbox_17__6  |     1|
|199   |FIFO_sort_by_layer_bbox_17__7  |     1|
|200   |FIFO_sort_by_layer_bbox_17__8  |     1|
|201   |FIFO_sort_by_layer_bbox_17__9  |     1|
|202   |FIFO_sort_by_layer_bbox_18     |     1|
|203   |FIFO_sort_by_layer_bbox_18__1  |     1|
|204   |FIFO_sort_by_layer_bbox_18__10 |     1|
|205   |FIFO_sort_by_layer_bbox_18__11 |     1|
|206   |FIFO_sort_by_layer_bbox_18__2  |     1|
|207   |FIFO_sort_by_layer_bbox_18__3  |     1|
|208   |FIFO_sort_by_layer_bbox_18__4  |     1|
|209   |FIFO_sort_by_layer_bbox_18__5  |     1|
|210   |FIFO_sort_by_layer_bbox_18__6  |     1|
|211   |FIFO_sort_by_layer_bbox_18__7  |     1|
|212   |FIFO_sort_by_layer_bbox_18__8  |     1|
|213   |FIFO_sort_by_layer_bbox_18__9  |     1|
|214   |FIFO_sort_by_layer_bbox_19     |     1|
|215   |FIFO_sort_by_layer_bbox_19__1  |     1|
|216   |FIFO_sort_by_layer_bbox_19__10 |     1|
|217   |FIFO_sort_by_layer_bbox_19__11 |     1|
|218   |FIFO_sort_by_layer_bbox_19__2  |     1|
|219   |FIFO_sort_by_layer_bbox_19__3  |     1|
|220   |FIFO_sort_by_layer_bbox_19__4  |     1|
|221   |FIFO_sort_by_layer_bbox_19__5  |     1|
|222   |FIFO_sort_by_layer_bbox_19__6  |     1|
|223   |FIFO_sort_by_layer_bbox_19__7  |     1|
|224   |FIFO_sort_by_layer_bbox_19__8  |     1|
|225   |FIFO_sort_by_layer_bbox_19__9  |     1|
|226   |FIFO_sort_by_layer_bbox_20     |     1|
|227   |FIFO_sort_by_layer_bbox_20__1  |     1|
|228   |FIFO_sort_by_layer_bbox_20__10 |     1|
|229   |FIFO_sort_by_layer_bbox_20__11 |     1|
|230   |FIFO_sort_by_layer_bbox_20__2  |     1|
|231   |FIFO_sort_by_layer_bbox_20__3  |     1|
|232   |FIFO_sort_by_layer_bbox_20__4  |     1|
|233   |FIFO_sort_by_layer_bbox_20__5  |     1|
|234   |FIFO_sort_by_layer_bbox_20__6  |     1|
|235   |FIFO_sort_by_layer_bbox_20__7  |     1|
|236   |FIFO_sort_by_layer_bbox_20__8  |     1|
|237   |FIFO_sort_by_layer_bbox_20__9  |     1|
|238   |FIFO_sort_by_layer_bbox_21     |     1|
|239   |FIFO_sort_by_layer_bbox_21__1  |     1|
|240   |FIFO_sort_by_layer_bbox_21__10 |     1|
|241   |FIFO_sort_by_layer_bbox_21__11 |     1|
|242   |FIFO_sort_by_layer_bbox_21__2  |     1|
|243   |FIFO_sort_by_layer_bbox_21__3  |     1|
|244   |FIFO_sort_by_layer_bbox_21__4  |     1|
|245   |FIFO_sort_by_layer_bbox_21__5  |     1|
|246   |FIFO_sort_by_layer_bbox_21__6  |     1|
|247   |FIFO_sort_by_layer_bbox_21__7  |     1|
|248   |FIFO_sort_by_layer_bbox_21__8  |     1|
|249   |FIFO_sort_by_layer_bbox_21__9  |     1|
|250   |FIFO_sort_by_layer_bbox_22     |     1|
|251   |FIFO_sort_by_layer_bbox_22__1  |     1|
|252   |FIFO_sort_by_layer_bbox_22__10 |     1|
|253   |FIFO_sort_by_layer_bbox_22__11 |     1|
|254   |FIFO_sort_by_layer_bbox_22__2  |     1|
|255   |FIFO_sort_by_layer_bbox_22__3  |     1|
|256   |FIFO_sort_by_layer_bbox_22__4  |     1|
|257   |FIFO_sort_by_layer_bbox_22__5  |     1|
|258   |FIFO_sort_by_layer_bbox_22__6  |     1|
|259   |FIFO_sort_by_layer_bbox_22__7  |     1|
|260   |FIFO_sort_by_layer_bbox_22__8  |     1|
|261   |FIFO_sort_by_layer_bbox_22__9  |     1|
|262   |FIFO_sort_by_layer_bbox_23     |     1|
|263   |FIFO_sort_by_layer_bbox_23__1  |     1|
|264   |FIFO_sort_by_layer_bbox_23__10 |     1|
|265   |FIFO_sort_by_layer_bbox_23__11 |     1|
|266   |FIFO_sort_by_layer_bbox_23__2  |     1|
|267   |FIFO_sort_by_layer_bbox_23__3  |     1|
|268   |FIFO_sort_by_layer_bbox_23__4  |     1|
|269   |FIFO_sort_by_layer_bbox_23__5  |     1|
|270   |FIFO_sort_by_layer_bbox_23__6  |     1|
|271   |FIFO_sort_by_layer_bbox_23__7  |     1|
|272   |FIFO_sort_by_layer_bbox_23__8  |     1|
|273   |FIFO_sort_by_layer_bbox_23__9  |     1|
|274   |FIFO_sort_by_layer_bbox_24     |     1|
|275   |FIFO_sort_by_layer_bbox_24__1  |     1|
|276   |FIFO_sort_by_layer_bbox_24__10 |     1|
|277   |FIFO_sort_by_layer_bbox_24__11 |     1|
|278   |FIFO_sort_by_layer_bbox_24__2  |     1|
|279   |FIFO_sort_by_layer_bbox_24__3  |     1|
|280   |FIFO_sort_by_layer_bbox_24__4  |     1|
|281   |FIFO_sort_by_layer_bbox_24__5  |     1|
|282   |FIFO_sort_by_layer_bbox_24__6  |     1|
|283   |FIFO_sort_by_layer_bbox_24__7  |     1|
|284   |FIFO_sort_by_layer_bbox_24__8  |     1|
|285   |FIFO_sort_by_layer_bbox_24__9  |     1|
|286   |FIFO_sort_by_layer_bbox_25     |     1|
|287   |FIFO_sort_by_layer_bbox_25__1  |     1|
|288   |FIFO_sort_by_layer_bbox_25__10 |     1|
|289   |FIFO_sort_by_layer_bbox_25__11 |     1|
|290   |FIFO_sort_by_layer_bbox_25__2  |     1|
|291   |FIFO_sort_by_layer_bbox_25__3  |     1|
|292   |FIFO_sort_by_layer_bbox_25__4  |     1|
|293   |FIFO_sort_by_layer_bbox_25__5  |     1|
|294   |FIFO_sort_by_layer_bbox_25__6  |     1|
|295   |FIFO_sort_by_layer_bbox_25__7  |     1|
|296   |FIFO_sort_by_layer_bbox_25__8  |     1|
|297   |FIFO_sort_by_layer_bbox_25__9  |     1|
|298   |FIFO_sort_by_layer_bbox_26     |     1|
|299   |FIFO_sort_by_layer_bbox_26__1  |     1|
|300   |FIFO_sort_by_layer_bbox_26__10 |     1|
|301   |FIFO_sort_by_layer_bbox_26__11 |     1|
|302   |FIFO_sort_by_layer_bbox_26__2  |     1|
|303   |FIFO_sort_by_layer_bbox_26__3  |     1|
|304   |FIFO_sort_by_layer_bbox_26__4  |     1|
|305   |FIFO_sort_by_layer_bbox_26__5  |     1|
|306   |FIFO_sort_by_layer_bbox_26__6  |     1|
|307   |FIFO_sort_by_layer_bbox_26__7  |     1|
|308   |FIFO_sort_by_layer_bbox_26__8  |     1|
|309   |FIFO_sort_by_layer_bbox_26__9  |     1|
|310   |FIFO_sort_by_layer_bbox__1     |     1|
|311   |FIFO_sort_by_layer_bbox__10    |     1|
|312   |FIFO_sort_by_layer_bbox__11    |     1|
|313   |FIFO_sort_by_layer_bbox__2     |     1|
|314   |FIFO_sort_by_layer_bbox__3     |     1|
|315   |FIFO_sort_by_layer_bbox__4     |     1|
|316   |FIFO_sort_by_layer_bbox__5     |     1|
|317   |FIFO_sort_by_layer_bbox__6     |     1|
|318   |FIFO_sort_by_layer_bbox__7     |     1|
|319   |FIFO_sort_by_layer_bbox__8     |     1|
|320   |FIFO_sort_by_layer_bbox__9     |     1|
|321   |c_shift_ram_0_bbox             |     1|
|322   |c_shift_ram_0_bbox_7           |     1|
|323   |c_shift_ram_1_bbox             |     1|
|324   |c_shift_ram_1_bbox_8           |     1|
|325   |c_shift_ram_20d_1b_bbox        |     1|
|326   |c_shift_ram_20d_1b_bbox_11     |     1|
|327   |c_shift_ram_20d_32b_bbox       |     1|
|328   |c_shift_ram_20d_32b_bbox_10    |     1|
|329   |clk_wiz_0_bbox                 |     1|
|330   |fifo_TX_RX_bbox                |     1|
|331   |fifo_TX_RX_bbox_9              |     1|
|332   |ila_stub_bbox                  |     1|
|333   |vio_0_bbox                     |     1|
|334   |BUFGCE_1                       |     1|
|335   |CARRY4                         |   264|
|336   |LUT1                           |   539|
|337   |LUT2                           |  3603|
|338   |LUT3                           |  2281|
|339   |LUT4                           | 18733|
|340   |LUT5                           |  2472|
|341   |LUT6                           |  5119|
|342   |MUXF7                          |    88|
|343   |MUXF8                          |    12|
|344   |SRL16E                         |   159|
|345   |FDCE                           | 54778|
|346   |FDRE                           | 65230|
|347   |FDSE                           |  2210|
|348   |IBUFGDS                        |     1|
|349   |OBUF                           |     1|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------+-------+
|      |Instance                             |Module                 |Cells  |
+------+-------------------------------------+-----------------------+-------+
|1     |top                                  |                       | 169776|
|2     |  I_RX                               |Data_gen_RX_TOP        |  56320|
|3     |    \GEN_SIPO[10].I_SIPO             |SIPO_gen               |    978|
|4     |    \GEN_SIPO[11].I_SIPO             |SIPO_gen_144           |    978|
|5     |    \GEN_SIPO[12].I_SIPO             |SIPO_gen_145           |    978|
|6     |    \GEN_SIPO[13].I_SIPO             |SIPO_gen_146           |    978|
|7     |    \GEN_SIPO[14].I_SIPO             |SIPO_gen_147           |    978|
|8     |    \GEN_SIPO[15].I_SIPO             |SIPO_gen_148           |    978|
|9     |    \GEN_SIPO[16].I_SIPO             |SIPO_gen_149           |    970|
|10    |    \GEN_SIPO[17].I_SIPO             |SIPO_gen_150           |    970|
|11    |    \GEN_SIPO[18].I_SIPO             |SIPO_gen_151           |    970|
|12    |    \GEN_SIPO[19].I_SIPO             |SIPO_gen_152           |    970|
|13    |    \GEN_SIPO[1].I_SIPO              |SIPO_gen_153           |    978|
|14    |    \GEN_SIPO[20].I_SIPO             |SIPO_gen_154           |    970|
|15    |    \GEN_SIPO[21].I_SIPO             |SIPO_gen_155           |    970|
|16    |    \GEN_SIPO[22].I_SIPO             |SIPO_gen_156           |    970|
|17    |    \GEN_SIPO[23].I_SIPO             |SIPO_gen_157           |    970|
|18    |    \GEN_SIPO[24].I_SIPO             |SIPO_gen_158           |    970|
|19    |    \GEN_SIPO[25].I_SIPO             |SIPO_gen_159           |    970|
|20    |    \GEN_SIPO[26].I_SIPO             |SIPO_gen_160           |    970|
|21    |    \GEN_SIPO[27].I_SIPO             |SIPO_gen_161           |    970|
|22    |    \GEN_SIPO[28].I_SIPO             |SIPO_gen_162           |    970|
|23    |    \GEN_SIPO[29].I_SIPO             |SIPO_gen_163           |    970|
|24    |    \GEN_SIPO[2].I_SIPO              |SIPO_gen_164           |    978|
|25    |    \GEN_SIPO[30].I_SIPO             |SIPO_gen_165           |    970|
|26    |    \GEN_SIPO[31].I_SIPO             |SIPO_gen_166           |    970|
|27    |    \GEN_SIPO[32].I_SIPO             |SIPO_gen_167           |    970|
|28    |    \GEN_SIPO[33].I_SIPO             |SIPO_gen_168           |    970|
|29    |    \GEN_SIPO[34].I_SIPO             |SIPO_gen_169           |    970|
|30    |    \GEN_SIPO[35].I_SIPO             |SIPO_gen_170           |    970|
|31    |    \GEN_SIPO[36].I_SIPO             |SIPO_gen_171           |    970|
|32    |    \GEN_SIPO[37].I_SIPO             |SIPO_gen_172           |    970|
|33    |    \GEN_SIPO[38].I_SIPO             |SIPO_gen_173           |    970|
|34    |    \GEN_SIPO[39].I_SIPO             |SIPO_gen_174           |    970|
|35    |    \GEN_SIPO[3].I_SIPO              |SIPO_gen_175           |    978|
|36    |    \GEN_SIPO[40].I_SIPO             |SIPO_gen_176           |    970|
|37    |    \GEN_SIPO[4].I_SIPO              |SIPO_gen_177           |    978|
|38    |    \GEN_SIPO[5].I_SIPO              |SIPO_gen_178           |    978|
|39    |    \GEN_SIPO[6].I_SIPO              |SIPO_gen_179           |    978|
|40    |    \GEN_SIPO[7].I_SIPO              |SIPO_gen_180           |    978|
|41    |    \GEN_SIPO[8].I_SIPO              |SIPO_gen_181           |    978|
|42    |    \GEN_SIPO[9].I_SIPO              |SIPO_gen_182           |    978|
|43    |  I_serialize_for_PRBF1_0            |serialize_for_PRBF1    |  56615|
|44    |    I_gen_serial_layer_r             |GEN_serial_layers      |  28336|
|45    |      \GEN_PISO[10].GEN2.I_PISO_MPA  |PISO_MPA_Lx_104        |    482|
|46    |      \GEN_PISO[11].GEN3.I_PISO_MPA  |PISO_MPA_Lx_105        |    482|
|47    |      \GEN_PISO[12].GEN3.I_PISO_MPA  |PISO_MPA_Lx_106        |    483|
|48    |      \GEN_PISO[13].GEN3.I_PISO_MPA  |PISO_MPA_Lx_107        |    507|
|49    |      \GEN_PISO[14].GEN3.I_PISO_MPA  |PISO_MPA_Lx_108        |    483|
|50    |      \GEN_PISO[15].GEN3.I_PISO_MPA  |PISO_MPA_Lx_109        |    482|
|51    |      \GEN_PISO[16].GEN4.I_PISO_CBC  |PISO_CBC_Lx_110        |    476|
|52    |      \GEN_PISO[17].GEN4.I_PISO_CBC  |PISO_CBC_Lx_111        |    477|
|53    |      \GEN_PISO[18].GEN4.I_PISO_CBC  |PISO_CBC_Lx_112        |    496|
|54    |      \GEN_PISO[19].GEN4.I_PISO_CBC  |PISO_CBC_Lx_113        |    478|
|55    |      \GEN_PISO[1].GEN1.I_PISO_MPA   |PISO_MPA_Lx_114        |    482|
|56    |      \GEN_PISO[20].GEN4.I_PISO_CBC  |PISO_CBC_Lx_115        |    477|
|57    |      \GEN_PISO[21].GEN5.I_PISO_CBC  |PISO_CBC_Lx_116        |    476|
|58    |      \GEN_PISO[22].GEN5.I_PISO_CBC  |PISO_CBC_Lx_117        |    477|
|59    |      \GEN_PISO[23].GEN5.I_PISO_CBC  |PISO_CBC_Lx_118        |    498|
|60    |      \GEN_PISO[24].GEN5.I_PISO_CBC  |PISO_CBC_Lx_119        |    477|
|61    |      \GEN_PISO[25].GEN5.I_PISO_CBC  |PISO_CBC_Lx_120        |    476|
|62    |      \GEN_PISO[26].GEN6.I_PISO_CBC  |PISO_CBC_Lx_121        |    476|
|63    |      \GEN_PISO[27].GEN6.I_PISO_CBC  |PISO_CBC_Lx_122        |    477|
|64    |      \GEN_PISO[28].GEN6.I_PISO_CBC  |PISO_CBC_Lx_123        |    498|
|65    |      \GEN_PISO[29].GEN6.I_PISO_CBC  |PISO_CBC_Lx_124        |    477|
|66    |      \GEN_PISO[2].GEN1.I_PISO_MPA   |PISO_MPA_Lx_125        |    485|
|67    |      \GEN_PISO[30].GEN6.I_PISO_CBC  |PISO_CBC_Lx_126        |    476|
|68    |      \GEN_PISO[31].GEN7.I_PISO_CBC  |PISO_CBC_Lx_127        |    476|
|69    |      \GEN_PISO[32].GEN7.I_PISO_CBC  |PISO_CBC_Lx_128        |    476|
|70    |      \GEN_PISO[33].GEN7.I_PISO_CBC  |PISO_CBC_Lx_129        |    498|
|71    |      \GEN_PISO[34].GEN7.I_PISO_CBC  |PISO_CBC_Lx_130        |    477|
|72    |      \GEN_PISO[35].GEN7.I_PISO_CBC  |PISO_CBC_Lx_131        |    476|
|73    |      \GEN_PISO[36].GEN8.I_PISO_CBC  |PISO_CBC_Lx_132        |    476|
|74    |      \GEN_PISO[37].GEN8.I_PISO_CBC  |PISO_CBC_Lx_133        |    479|
|75    |      \GEN_PISO[38].GEN8.I_PISO_CBC  |PISO_CBC_Lx_134        |    497|
|76    |      \GEN_PISO[39].GEN8.I_PISO_CBC  |PISO_CBC_Lx_135        |    476|
|77    |      \GEN_PISO[3].GEN1.I_PISO_MPA   |PISO_MPA_Lx_136        |    506|
|78    |      \GEN_PISO[40].GEN8.I_PISO_CBC  |PISO_CBC_Lx_137        |    476|
|79    |      \GEN_PISO[4].GEN1.I_PISO_MPA   |PISO_MPA_Lx_138        |    485|
|80    |      \GEN_PISO[5].GEN1.I_PISO_MPA   |PISO_MPA_Lx_139        |    482|
|81    |      \GEN_PISO[6].GEN2.I_PISO_MPA   |PISO_MPA_Lx_140        |    483|
|82    |      \GEN_PISO[7].GEN2.I_PISO_MPA   |PISO_MPA_Lx_141        |    482|
|83    |      \GEN_PISO[8].GEN2.I_PISO_MPA   |PISO_MPA_Lx_142        |    508|
|84    |      \GEN_PISO[9].GEN2.I_PISO_MPA   |PISO_MPA_Lx_143        |    482|
|85    |    I_gen_serial_layers_l            |GEN_serial_layers_65   |  28279|
|86    |      \GEN_PISO[10].GEN2.I_PISO_MPA  |PISO_MPA_Lx            |    481|
|87    |      \GEN_PISO[11].GEN3.I_PISO_MPA  |PISO_MPA_Lx_66         |    481|
|88    |      \GEN_PISO[12].GEN3.I_PISO_MPA  |PISO_MPA_Lx_67         |    482|
|89    |      \GEN_PISO[13].GEN3.I_PISO_MPA  |PISO_MPA_Lx_68         |    506|
|90    |      \GEN_PISO[14].GEN3.I_PISO_MPA  |PISO_MPA_Lx_69         |    482|
|91    |      \GEN_PISO[15].GEN3.I_PISO_MPA  |PISO_MPA_Lx_70         |    481|
|92    |      \GEN_PISO[16].GEN4.I_PISO_CBC  |PISO_CBC_Lx            |    475|
|93    |      \GEN_PISO[17].GEN4.I_PISO_CBC  |PISO_CBC_Lx_71         |    476|
|94    |      \GEN_PISO[18].GEN4.I_PISO_CBC  |PISO_CBC_Lx_72         |    495|
|95    |      \GEN_PISO[19].GEN4.I_PISO_CBC  |PISO_CBC_Lx_73         |    477|
|96    |      \GEN_PISO[1].GEN1.I_PISO_MPA   |PISO_MPA_Lx_74         |    479|
|97    |      \GEN_PISO[20].GEN4.I_PISO_CBC  |PISO_CBC_Lx_75         |    476|
|98    |      \GEN_PISO[21].GEN5.I_PISO_CBC  |PISO_CBC_Lx_76         |    475|
|99    |      \GEN_PISO[22].GEN5.I_PISO_CBC  |PISO_CBC_Lx_77         |    476|
|100   |      \GEN_PISO[23].GEN5.I_PISO_CBC  |PISO_CBC_Lx_78         |    494|
|101   |      \GEN_PISO[24].GEN5.I_PISO_CBC  |PISO_CBC_Lx_79         |    477|
|102   |      \GEN_PISO[25].GEN5.I_PISO_CBC  |PISO_CBC_Lx_80         |    475|
|103   |      \GEN_PISO[26].GEN6.I_PISO_CBC  |PISO_CBC_Lx_81         |    475|
|104   |      \GEN_PISO[27].GEN6.I_PISO_CBC  |PISO_CBC_Lx_82         |    476|
|105   |      \GEN_PISO[28].GEN6.I_PISO_CBC  |PISO_CBC_Lx_83         |    497|
|106   |      \GEN_PISO[29].GEN6.I_PISO_CBC  |PISO_CBC_Lx_84         |    476|
|107   |      \GEN_PISO[2].GEN1.I_PISO_MPA   |PISO_MPA_Lx_85         |    482|
|108   |      \GEN_PISO[30].GEN6.I_PISO_CBC  |PISO_CBC_Lx_86         |    475|
|109   |      \GEN_PISO[31].GEN7.I_PISO_CBC  |PISO_CBC_Lx_87         |    475|
|110   |      \GEN_PISO[32].GEN7.I_PISO_CBC  |PISO_CBC_Lx_88         |    475|
|111   |      \GEN_PISO[33].GEN7.I_PISO_CBC  |PISO_CBC_Lx_89         |    497|
|112   |      \GEN_PISO[34].GEN7.I_PISO_CBC  |PISO_CBC_Lx_90         |    476|
|113   |      \GEN_PISO[35].GEN7.I_PISO_CBC  |PISO_CBC_Lx_91         |    475|
|114   |      \GEN_PISO[36].GEN8.I_PISO_CBC  |PISO_CBC_Lx_92         |    475|
|115   |      \GEN_PISO[37].GEN8.I_PISO_CBC  |PISO_CBC_Lx_93         |    478|
|116   |      \GEN_PISO[38].GEN8.I_PISO_CBC  |PISO_CBC_Lx_94         |    496|
|117   |      \GEN_PISO[39].GEN8.I_PISO_CBC  |PISO_CBC_Lx_95         |    475|
|118   |      \GEN_PISO[3].GEN1.I_PISO_MPA   |PISO_MPA_Lx_96         |    502|
|119   |      \GEN_PISO[40].GEN8.I_PISO_CBC  |PISO_CBC_Lx_97         |    475|
|120   |      \GEN_PISO[4].GEN1.I_PISO_MPA   |PISO_MPA_Lx_98         |    482|
|121   |      \GEN_PISO[5].GEN1.I_PISO_MPA   |PISO_MPA_Lx_99         |    479|
|122   |      \GEN_PISO[6].GEN2.I_PISO_MPA   |PISO_MPA_Lx_100        |    482|
|123   |      \GEN_PISO[7].GEN2.I_PISO_MPA   |PISO_MPA_Lx_101        |    481|
|124   |      \GEN_PISO[8].GEN2.I_PISO_MPA   |PISO_MPA_Lx_102        |    507|
|125   |      \GEN_PISO[9].GEN2.I_PISO_MPA   |PISO_MPA_Lx_103        |    481|
|126   |  I_TX                               |Data_gen_TX_TOP        |   6348|
|127   |    \GEN_PISO[10].I_PISO             |PISO_gen               |    174|
|128   |    \GEN_PISO[11].I_PISO             |PISO_gen_26            |     90|
|129   |    \GEN_PISO[12].I_PISO             |PISO_gen_27            |     98|
|130   |    \GEN_PISO[13].I_PISO             |PISO_gen_28            |    152|
|131   |    \GEN_PISO[14].I_PISO             |PISO_gen_29            |    127|
|132   |    \GEN_PISO[15].I_PISO             |PISO_gen_30            |    102|
|133   |    \GEN_PISO[16].I_PISO             |PISO_gen_31            |    139|
|134   |    \GEN_PISO[17].I_PISO             |PISO_gen_32            |    136|
|135   |    \GEN_PISO[18].I_PISO             |PISO_gen_33            |    119|
|136   |    \GEN_PISO[19].I_PISO             |PISO_gen_34            |    201|
|137   |    \GEN_PISO[1].I_PISO              |PISO_gen_35            |    398|
|138   |    \GEN_PISO[20].I_PISO             |PISO_gen_36            |     89|
|139   |    \GEN_PISO[21].I_PISO             |PISO_gen_37            |     89|
|140   |    \GEN_PISO[22].I_PISO             |PISO_gen_38            |    116|
|141   |    \GEN_PISO[23].I_PISO             |PISO_gen_39            |     90|
|142   |    \GEN_PISO[24].I_PISO             |PISO_gen_40            |     98|
|143   |    \GEN_PISO[25].I_PISO             |PISO_gen_41            |    211|
|144   |    \GEN_PISO[26].I_PISO             |PISO_gen_42            |     98|
|145   |    \GEN_PISO[27].I_PISO             |PISO_gen_43            |     78|
|146   |    \GEN_PISO[28].I_PISO             |PISO_gen_44            |    107|
|147   |    \GEN_PISO[29].I_PISO             |PISO_gen_45            |    291|
|148   |    \GEN_PISO[2].I_PISO              |PISO_gen_46            |    400|
|149   |    \GEN_PISO[30].I_PISO             |PISO_gen_47            |     92|
|150   |    \GEN_PISO[31].I_PISO             |PISO_gen_48            |     98|
|151   |    \GEN_PISO[32].I_PISO             |PISO_gen_49            |     89|
|152   |    \GEN_PISO[33].I_PISO             |PISO_gen_50            |     88|
|153   |    \GEN_PISO[34].I_PISO             |PISO_gen_51            |     86|
|154   |    \GEN_PISO[35].I_PISO             |PISO_gen_52            |    108|
|155   |    \GEN_PISO[36].I_PISO             |PISO_gen_53            |     90|
|156   |    \GEN_PISO[37].I_PISO             |PISO_gen_54            |     90|
|157   |    \GEN_PISO[38].I_PISO             |PISO_gen_55            |    114|
|158   |    \GEN_PISO[39].I_PISO             |PISO_gen_56            |     90|
|159   |    \GEN_PISO[3].I_PISO              |PISO_gen_57            |    403|
|160   |    \GEN_PISO[40].I_PISO             |PISO_gen_58            |    109|
|161   |    \GEN_PISO[4].I_PISO              |PISO_gen_59            |     98|
|162   |    \GEN_PISO[5].I_PISO              |PISO_gen_60            |    104|
|163   |    \GEN_PISO[6].I_PISO              |PISO_gen_61            |    286|
|164   |    \GEN_PISO[7].I_PISO              |PISO_gen_62            |    294|
|165   |    \GEN_PISO[8].I_PISO              |PISO_gen_63            |    172|
|166   |    \GEN_PISO[9].I_PISO              |PISO_gen_64            |    167|
|167   |  I_from_PRBF1_to_PRBF2_m1           |From_PRBF1_to_PRBF2_v2 |  34038|
|168   |    \GEN_layer[1].I_sort_by_layer_1  |sort_by_layer_v2       |   2703|
|169   |    \GEN_layer[1].I_sort_by_layer_2  |sort_by_layer_v2_15    |   2811|
|170   |    \GEN_layer[2].I_sort_by_layer_1  |sort_by_layer_v2_16    |   2961|
|171   |    \GEN_layer[2].I_sort_by_layer_2  |sort_by_layer_v2_17    |   3041|
|172   |    \GEN_layer[3].I_sort_by_layer_1  |sort_by_layer_v2_18    |   2703|
|173   |    \GEN_layer[3].I_sort_by_layer_2  |sort_by_layer_v2_19    |   2776|
|174   |    \GEN_layer[4].I_sort_by_layer_1  |sort_by_layer_v2_20    |   2917|
|175   |    \GEN_layer[4].I_sort_by_layer_2  |sort_by_layer_v2_21    |   2776|
|176   |    \GEN_layer[5].I_sort_by_layer_1  |sort_by_layer_v2_22    |   2703|
|177   |    \GEN_layer[5].I_sort_by_layer_2  |sort_by_layer_v2_23    |   2776|
|178   |    \GEN_layer[6].I_sort_by_layer_1  |sort_by_layer_v2_24    |   2703|
|179   |    \GEN_layer[6].I_sort_by_layer_2  |sort_by_layer_v2_25    |   2776|
|180   |  I_from_PRBFraw_to_PRBF1_0          |From_PRBFraw_to_PRBF1  |  14414|
|181   |    \GEN_sort_bx[1].I_gen_sort_BX_1  |sort_by_BX             |   1196|
|182   |    \GEN_sort_bx[1].I_gen_sort_BX_2  |sort_by_BX_0           |   1196|
|183   |    \GEN_sort_bx[2].I_gen_sort_BX_1  |sort_by_BX_1           |    814|
|184   |    \GEN_sort_bx[2].I_gen_sort_BX_2  |sort_by_BX_2           |    814|
|185   |    \GEN_sort_bx[3].I_gen_sort_BX_1  |sort_by_BX_3           |    814|
|186   |    \GEN_sort_bx[3].I_gen_sort_BX_2  |sort_by_BX_4           |    814|
|187   |    \GEN_sort_bx[4].I_gen_sort_BX_1  |sort_by_BX_5           |    814|
|188   |    \GEN_sort_bx[4].I_gen_sort_BX_2  |sort_by_BX_6           |    814|
|189   |    \GEN_sort_bx[5].I_gen_sort_BX_1  |sort_by_BX_7           |    814|
|190   |    \GEN_sort_bx[5].I_gen_sort_BX_2  |sort_by_BX_8           |    814|
|191   |    \GEN_sort_bx[6].I_gen_sort_BX_1  |sort_by_BX_9           |    814|
|192   |    \GEN_sort_bx[6].I_gen_sort_BX_2  |sort_by_BX_10          |    814|
|193   |    \GEN_sort_bx[7].I_gen_sort_BX_1  |sort_by_BX_11          |    814|
|194   |    \GEN_sort_bx[7].I_gen_sort_BX_2  |sort_by_BX_12          |    814|
|195   |    \GEN_sort_bx[8].I_gen_sort_BX_1  |sort_by_BX_13          |    814|
|196   |    \GEN_sort_bx[8].I_gen_sort_BX_2  |sort_by_BX_14          |    814|
|197   |  I_lx_init_0                        |lx_en_gen              |     39|
+------+-------------------------------------+-----------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:53 ; elapsed = 00:05:50 . Memory (MB): peak = 2378.684 ; gain = 1495.406 ; free physical = 5243 ; free virtual = 26430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21098 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:24 ; elapsed = 00:05:05 . Memory (MB): peak = 2382.598 ; gain = 513.277 ; free physical = 7777 ; free virtual = 28964
Synthesis Optimization Complete : Time (s): cpu = 00:08:18 ; elapsed = 00:05:50 . Memory (MB): peak = 2382.598 ; gain = 1499.320 ; free physical = 7915 ; free virtual = 28964
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 266 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE_1 => BUFGCTRL: 1 instances
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
505 Infos, 228 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:48 ; elapsed = 00:06:21 . Memory (MB): peak = 2438.707 ; gain = 1446.969 ; free physical = 7908 ; free virtual = 28957
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2478.723 ; gain = 40.016 ; free physical = 7859 ; free virtual = 28923
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2478.723 ; gain = 0.000 ; free physical = 7858 ; free virtual = 28922
INFO: [Common 17-206] Exiting Vivado at Wed Sep  7 14:11:45 2016...
