#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Apr 25 19:59:49 2016
# Process ID: 4137
# Log file: /home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.runs/impl_1/zynq_design_1_wrapper.vdi
# Journal file: /home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zynq_design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Feature available: Internal_bitstream
Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_1_0/zynq_design_1_processing_system7_1_0.xdc] for cell 'zynq_design_1_i/processing_system7_1/inst'
Finished Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_1_0/zynq_design_1_processing_system7_1_0.xdc] for cell 'zynq_design_1_i/processing_system7_1/inst'
Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0_board.xdc] for cell 'zynq_design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0_board.xdc] for cell 'zynq_design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0.xdc] for cell 'zynq_design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/zynq_design_1_axi_gpio_1_0.xdc] for cell 'zynq_design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_1/zynq_design_1_axi_gpio_2_1_board.xdc] for cell 'zynq_design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_1/zynq_design_1_axi_gpio_2_1_board.xdc] for cell 'zynq_design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_1/zynq_design_1_axi_gpio_2_1.xdc] for cell 'zynq_design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_1/zynq_design_1_axi_gpio_2_1.xdc] for cell 'zynq_design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_3_2/zynq_design_1_axi_gpio_3_2_board.xdc] for cell 'zynq_design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_3_2/zynq_design_1_axi_gpio_3_2_board.xdc] for cell 'zynq_design_1_i/axi_gpio_3/U0'
Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_3_2/zynq_design_1_axi_gpio_3_2.xdc] for cell 'zynq_design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_gpio_3_2/zynq_design_1_axi_gpio_3_2.xdc] for cell 'zynq_design_1_i/axi_gpio_3/U0'
Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_proc_sys_reset_0/zynq_design_1_proc_sys_reset_0_board.xdc] for cell 'zynq_design_1_i/proc_sys_reset'
Finished Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_proc_sys_reset_0/zynq_design_1_proc_sys_reset_0_board.xdc] for cell 'zynq_design_1_i/proc_sys_reset'
Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_proc_sys_reset_0/zynq_design_1_proc_sys_reset_0.xdc] for cell 'zynq_design_1_i/proc_sys_reset'
Finished Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_proc_sys_reset_0/zynq_design_1_proc_sys_reset_0.xdc] for cell 'zynq_design_1_i/proc_sys_reset'
Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_emc_1_0/zynq_design_1_axi_emc_1_0_board.xdc] for cell 'zynq_design_1_i/axi_emc_1'
Finished Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_emc_1_0/zynq_design_1_axi_emc_1_0_board.xdc] for cell 'zynq_design_1_i/axi_emc_1'
Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/constrs_1/imports/system.xdc]
Finished Parsing XDC File [/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/constrs_1/imports/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1251.941 ; gain = 359.586 ; free physical = 514 ; free virtual = 5477
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1260.953 ; gain = 9.012 ; free physical = 508 ; free virtual = 5471
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c1906398

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1756.516 ; gain = 0.000 ; free physical = 151 ; free virtual = 5034

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-10] Eliminated 138 cells.
Phase 2 Constant Propagation | Checksum: 1c2312938

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1756.516 ; gain = 0.000 ; free physical = 147 ; free virtual = 5030

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 790 unconnected nets.
INFO: [Opt 31-11] Eliminated 747 unconnected cells.
Phase 3 Sweep | Checksum: 1334d05d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1756.516 ; gain = 0.000 ; free physical = 147 ; free virtual = 5030

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1756.516 ; gain = 0.000 ; free physical = 147 ; free virtual = 5030
Ending Logic Optimization Task | Checksum: 1334d05d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1756.516 ; gain = 0.000 ; free physical = 147 ; free virtual = 5030
Implement Debug Cores | Checksum: 1322ac062
Logic Optimization | Checksum: 1322ac062

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 1334d05d5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1756.516 ; gain = 0.000 ; free physical = 147 ; free virtual = 5030
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1756.516 ; gain = 504.574 ; free physical = 147 ; free virtual = 5030
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1788.531 ; gain = 0.000 ; free physical = 143 ; free virtual = 5029
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.runs/impl_1/zynq_design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: a6169ec9

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1817.535 ; gain = 0.004 ; free physical = 123 ; free virtual = 4940

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1817.535 ; gain = 0.000 ; free physical = 123 ; free virtual = 4940
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1817.535 ; gain = 0.000 ; free physical = 123 ; free virtual = 4940

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 7d7a1c8f

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1817.535 ; gain = 0.004 ; free physical = 123 ; free virtual = 4940
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 7d7a1c8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1881.531 ; gain = 64.000 ; free physical = 164 ; free virtual = 4921

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 7d7a1c8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1881.531 ; gain = 64.000 ; free physical = 164 ; free virtual = 4921

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: c6548fdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1881.531 ; gain = 64.000 ; free physical = 164 ; free virtual = 4921
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e44d6e30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1881.531 ; gain = 64.000 ; free physical = 164 ; free virtual = 4921

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1ec8df510

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1881.531 ; gain = 64.000 ; free physical = 162 ; free virtual = 4921
Phase 2.2.1 Place Init Design | Checksum: 1eba03e3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1881.531 ; gain = 64.000 ; free physical = 161 ; free virtual = 4920
Phase 2.2 Build Placer Netlist Model | Checksum: 1eba03e3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1881.531 ; gain = 64.000 ; free physical = 161 ; free virtual = 4920

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1eba03e3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1881.531 ; gain = 64.000 ; free physical = 161 ; free virtual = 4920
Phase 2.3 Constrain Clocks/Macros | Checksum: 1eba03e3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1881.531 ; gain = 64.000 ; free physical = 161 ; free virtual = 4920
Phase 2 Placer Initialization | Checksum: 1eba03e3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1881.531 ; gain = 64.000 ; free physical = 161 ; free virtual = 4920

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 14754fe1e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 160 ; free virtual = 4919

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 14754fe1e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 160 ; free virtual = 4919

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1a1f5e059

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 160 ; free virtual = 4919

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 166643eae

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 160 ; free virtual = 4919

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 166643eae

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 160 ; free virtual = 4919

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: d13921bf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 160 ; free virtual = 4919

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 10b61620d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 160 ; free virtual = 4919

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1a2288b79

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 151 ; free virtual = 4899
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1a2288b79

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 151 ; free virtual = 4899

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1a2288b79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 151 ; free virtual = 4899

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1a2288b79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 151 ; free virtual = 4899
Phase 4.6 Small Shape Detail Placement | Checksum: 1a2288b79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 151 ; free virtual = 4899

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1a2288b79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 151 ; free virtual = 4899
Phase 4 Detail Placement | Checksum: 1a2288b79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 151 ; free virtual = 4899

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 195cc1327

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 151 ; free virtual = 4899

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 195cc1327

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 151 ; free virtual = 4899

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.372. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1a13de0ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 117 ; free virtual = 4897
Phase 5.2.2 Post Placement Optimization | Checksum: 1a13de0ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 117 ; free virtual = 4897
Phase 5.2 Post Commit Optimization | Checksum: 1a13de0ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 117 ; free virtual = 4897

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1a13de0ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 117 ; free virtual = 4897

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1a13de0ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 117 ; free virtual = 4897

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1a13de0ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 117 ; free virtual = 4897
Phase 5.5 Placer Reporting | Checksum: 1a13de0ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 117 ; free virtual = 4897

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1588689ec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 117 ; free virtual = 4897
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1588689ec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 117 ; free virtual = 4897
Ending Placer Task | Checksum: 1012d5198

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1897.539 ; gain = 80.008 ; free physical = 117 ; free virtual = 4897
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 1897.539 ; gain = 83.000 ; free physical = 117 ; free virtual = 4897
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1897.539 ; gain = 0.000 ; free physical = 158 ; free virtual = 4868
report_io: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1897.539 ; gain = 0.000 ; free physical = 138 ; free virtual = 4879
report_utilization: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1897.539 ; gain = 0.000 ; free physical = 137 ; free virtual = 4878
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1897.539 ; gain = 0.000 ; free physical = 136 ; free virtual = 4877
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d685808e

Time (s): cpu = 00:02:31 ; elapsed = 00:01:59 . Memory (MB): peak = 2087.434 ; gain = 189.895 ; free physical = 169 ; free virtual = 4667

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d685808e

Time (s): cpu = 00:02:31 ; elapsed = 00:01:59 . Memory (MB): peak = 2088.434 ; gain = 190.895 ; free physical = 167 ; free virtual = 4667

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d685808e

Time (s): cpu = 00:02:31 ; elapsed = 00:01:59 . Memory (MB): peak = 2112.434 ; gain = 214.895 ; free physical = 149 ; free virtual = 4650
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a0b6d794

Time (s): cpu = 00:02:38 ; elapsed = 00:02:03 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.817 | TNS=0.000  | WHS=-0.232 | THS=-261.122|

Phase 2 Router Initialization | Checksum: 132797cc2

Time (s): cpu = 00:02:39 ; elapsed = 00:02:04 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2a0df799e

Time (s): cpu = 00:02:42 ; elapsed = 00:02:05 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 529
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 11268c415

Time (s): cpu = 00:02:46 ; elapsed = 00:02:06 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.580 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1322581fd

Time (s): cpu = 00:02:46 ; elapsed = 00:02:06 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545
Phase 4 Rip-up And Reroute | Checksum: 1322581fd

Time (s): cpu = 00:02:46 ; elapsed = 00:02:06 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15d0c7f6c

Time (s): cpu = 00:02:47 ; elapsed = 00:02:06 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.653 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15d0c7f6c

Time (s): cpu = 00:02:47 ; elapsed = 00:02:07 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d0c7f6c

Time (s): cpu = 00:02:47 ; elapsed = 00:02:07 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545
Phase 5 Delay and Skew Optimization | Checksum: 15d0c7f6c

Time (s): cpu = 00:02:47 ; elapsed = 00:02:07 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 177699cd7

Time (s): cpu = 00:02:48 ; elapsed = 00:02:07 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.653 | TNS=0.000  | WHS=0.068  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 177699cd7

Time (s): cpu = 00:02:48 ; elapsed = 00:02:07 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.25843 %
  Global Horizontal Routing Utilization  = 0.358794 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d45f7578

Time (s): cpu = 00:02:48 ; elapsed = 00:02:07 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d45f7578

Time (s): cpu = 00:02:48 ; elapsed = 00:02:07 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 63726299

Time (s): cpu = 00:02:49 ; elapsed = 00:02:08 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.653 | TNS=0.000  | WHS=0.068  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 63726299

Time (s): cpu = 00:02:49 ; elapsed = 00:02:08 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:49 ; elapsed = 00:02:08 . Memory (MB): peak = 2208.129 ; gain = 310.590 ; free physical = 128 ; free virtual = 4545

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:51 ; elapsed = 00:02:09 . Memory (MB): peak = 2226.137 ; gain = 328.598 ; free physical = 128 ; free virtual = 4545
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2241.980 ; gain = 0.000 ; free physical = 117 ; free virtual = 4545
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.runs/impl_1/zynq_design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 20:03:28 2016...
