// Seed: 2378390096
module module_0 (
    input wor id_0,
    output uwire id_1,
    output wor id_2,
    input supply1 id_3,
    input wor id_4,
    output wor id_5
);
  parameter id_7 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd36,
    parameter id_12 = 32'd10,
    parameter id_4  = 32'd92
) (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri _id_4,
    input tri0 id_5,
    input wand id_6,
    output tri id_7,
    input tri id_8,
    input wire id_9,
    input wor _id_10
);
  logic _id_12;
  ;
  wire [1 : id_4] id_13;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_3,
      id_9,
      id_5,
      id_0
  );
  reg   id_14;
  logic id_15;
  ;
  parameter id_16 = -1;
  parameter id_17 = "";
  wire [-1 'h0 -  id_4 : id_12] id_18;
  assign id_0 = id_17;
  always @(posedge id_18) id_15[id_10] = -1;
  task automatic id_19();
    logic [7:0] id_20;
    ;
    id_15[1 : id_10] <= $clog2(19);
    ;
    id_14 = -1;
  endtask
  initial begin : LABEL_0
    id_14 = -1 - -1;
  end
  assign id_20[-1] = 1;
endmodule
