TRACE::2024-11-15.12:21:08::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:08::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-15.12:21:08::SCWPlatform::Opened new HwDB with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:08::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-11-15.12:21:08::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top",
	"systems":	[{
			"systemName":	"mb_ddr3_top",
			"systemDesc":	"mb_ddr3_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top"
		}]
}
TRACE::2024-11-15.12:21:08::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-11-15.12:21:08::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-11-15.12:21:08::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top",
	"systems":	[{
			"systemName":	"mb_ddr3_top",
			"systemDesc":	"mb_ddr3_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top"
		}]
}
TRACE::2024-11-15.12:21:08::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top",
	"systems":	[{
			"systemName":	"mb_ddr3_top",
			"systemDesc":	"mb_ddr3_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top"
		}]
}
TRACE::2024-11-15.12:21:08::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:08::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:08::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:08::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:08::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:08::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:08::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:08::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:08::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-15.12:21:08::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:08::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:08::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:08::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:08::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:08::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:08::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:08::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:08::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:08::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:08::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:08::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:08::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-15.12:21:08::SCWMssOS::No sw design opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:08::SCWMssOS::mss does not exists at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:08::SCWMssOS::Creating sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:08::SCWMssOS::Adding the swdes entry, created swdb C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:08::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:08::SCWMssOS::Writing mss at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:08::SCWMssOS::Completed writing the mss file at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-11-15.12:21:08::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-11-15.12:21:08::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-11-15.12:21:08::SCWMssOS::Completed writing the mss file at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-11-15.12:21:08::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-11-15.12:21:10::SCWMssOS::Saving the mss changes C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-11-15.12:21:10::SCWMssOS::Writing the mss file completed C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWMssOS::Commit changes completed.
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:10::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:10::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:10::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:10::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:10::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:10::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:10::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:10::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:10::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top",
	"systems":	[{
			"systemName":	"mb_ddr3_top",
			"systemDesc":	"mb_ddr3_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"dhrystone",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-15.12:21:10::SCWPlatform::Started generating the artifacts platform mb_ddr3_top
TRACE::2024-11-15.12:21:10::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-15.12:21:10::SCWPlatform::Started generating the artifacts for system configuration mb_ddr3_top
LOG::2024-11-15.12:21:10::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-11-15.12:21:10::SCWSystem::Not a boot domain 
LOG::2024-11-15.12:21:10::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-11-15.12:21:10::SCWDomain::Generating domain artifcats
TRACE::2024-11-15.12:21:10::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-15.12:21:10::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:10::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:10::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:10::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWMssOS::Completed writing the mss file at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-11-15.12:21:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-15.12:21:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-15.12:21:10::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2024-11-15.12:21:10::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-15.12:21:10::SCWMssOS::Copying to export directory.
TRACE::2024-11-15.12:21:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-15.12:21:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-15.12:21:10::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-11-15.12:21:10::SCWSystem::Completed Processing the sysconfig mb_ddr3_top
LOG::2024-11-15.12:21:10::SCWPlatform::Completed generating the artifacts for system configuration mb_ddr3_top
TRACE::2024-11-15.12:21:10::SCWPlatform::Started preparing the platform 
TRACE::2024-11-15.12:21:10::SCWSystem::Writing the bif file for system config mb_ddr3_top
TRACE::2024-11-15.12:21:10::SCWSystem::dir created 
TRACE::2024-11-15.12:21:10::SCWSystem::Writing the bif 
TRACE::2024-11-15.12:21:10::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-15.12:21:10::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-15.12:21:10::SCWPlatform::Completed generating the platform
TRACE::2024-11-15.12:21:10::SCWMssOS::Saving the mss changes C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-15.12:21:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-15.12:21:10::SCWMssOS::Commit changes completed.
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:10::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:10::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:10::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:10::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:10::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:10::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:10::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:10::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:10::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:10::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:10::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top",
	"systems":	[{
			"systemName":	"mb_ddr3_top",
			"systemDesc":	"mb_ddr3_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"dhrystone",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-15.12:21:10::SCWPlatform::updated the xpfm file.
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::Saving the mss changes C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-15.12:21:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-15.12:21:11::SCWMssOS::Commit changes completed.
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top",
	"systems":	[{
			"systemName":	"mb_ddr3_top",
			"systemDesc":	"mb_ddr3_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"dhrystone",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::Saving the mss changes C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-15.12:21:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-15.12:21:11::SCWMssOS::Commit changes completed.
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top",
	"systems":	[{
			"systemName":	"mb_ddr3_top",
			"systemDesc":	"mb_ddr3_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"dhrystone",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-15.12:21:11::SCWPlatform::Started generating the artifacts platform mb_ddr3_top
TRACE::2024-11-15.12:21:11::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-15.12:21:11::SCWPlatform::Started generating the artifacts for system configuration mb_ddr3_top
LOG::2024-11-15.12:21:11::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-11-15.12:21:11::SCWDomain::Generating domain artifcats
TRACE::2024-11-15.12:21:11::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-15.12:21:11::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::Completed writing the mss file at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-11-15.12:21:11::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-15.12:21:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-15.12:21:11::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-11-15.12:21:11::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-15.12:21:11::SCWMssOS::Copying to export directory.
TRACE::2024-11-15.12:21:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-15.12:21:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-15.12:21:11::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-11-15.12:21:11::SCWSystem::Completed Processing the sysconfig mb_ddr3_top
LOG::2024-11-15.12:21:11::SCWPlatform::Completed generating the artifacts for system configuration mb_ddr3_top
TRACE::2024-11-15.12:21:11::SCWPlatform::Started preparing the platform 
TRACE::2024-11-15.12:21:11::SCWSystem::Writing the bif file for system config mb_ddr3_top
TRACE::2024-11-15.12:21:11::SCWSystem::dir created 
TRACE::2024-11-15.12:21:11::SCWSystem::Writing the bif 
TRACE::2024-11-15.12:21:11::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-15.12:21:11::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-15.12:21:11::SCWPlatform::Completed generating the platform
TRACE::2024-11-15.12:21:11::SCWMssOS::Saving the mss changes C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-15.12:21:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-15.12:21:11::SCWMssOS::Commit changes completed.
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:11::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top",
	"systems":	[{
			"systemName":	"mb_ddr3_top",
			"systemDesc":	"mb_ddr3_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"dhrystone",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-15.12:21:11::SCWPlatform::updated the xpfm file.
LOG::2024-11-15.12:21:19::SCWPlatform::Started generating the artifacts platform mb_ddr3_top
TRACE::2024-11-15.12:21:19::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-15.12:21:19::SCWPlatform::Started generating the artifacts for system configuration mb_ddr3_top
LOG::2024-11-15.12:21:19::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-11-15.12:21:19::SCWSystem::Not a boot domain 
LOG::2024-11-15.12:21:19::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-11-15.12:21:19::SCWDomain::Generating domain artifcats
TRACE::2024-11-15.12:21:19::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-15.12:21:19::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-15.12:21:19::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:19::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:19::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:19::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:19::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:19::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:19::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:19::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:19::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:19::SCWMssOS::Completed writing the mss file at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-11-15.12:21:19::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-15.12:21:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-15.12:21:19::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-11-15.12:21:19::SCWMssOS::doing bsp build ... 
TRACE::2024-11-15.12:21:19::SCWMssOS::System Command Ran  C: & cd  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-11-15.12:21:19::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-11-15.12:21:20::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-11-15.12:21:20::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2024-11-15.12:21:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-11-15.12:21:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-11-15.12:21:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2024-11-15.12:21:20::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-11-15.12:21:20::SCWMssOS::tterns"

TRACE::2024-11-15.12:21:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-11-15.12:21:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-11-15.12:21:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2024-11-15.12:21:20::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-11-15.12:21:20::SCWMssOS::atterns"

TRACE::2024-11-15.12:21:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-15.12:21:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-11-15.12:21:20::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multip
TRACE::2024-11-15.12:21:20::SCWMssOS::ly-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-11-15.12:21:20::SCWMssOS::ute-patterns"

TRACE::2024-11-15.12:21:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-11-15.12:21:20::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-11-15.12:21:20::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2024-11-15.12:21:20::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-11-15.12:21:20::SCWMssOS::patterns"

TRACE::2024-11-15.12:21:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-11-15.12:21:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-11-15.12:21:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2024-11-15.12:21:20::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-11-15.12:21:20::SCWMssOS::e-patterns"

TRACE::2024-11-15.12:21:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-11-15.12:21:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-11-15.12:21:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2024-11-15.12:21:20::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-11-15.12:21:20::SCWMssOS::rns"

TRACE::2024-11-15.12:21:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-11-15.12:21:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-15.12:21:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-11-15.12:21:21::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2024-11-15.12:21:21::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2024-11-15.12:21:21::SCWMssOS::erns"

TRACE::2024-11-15.12:21:21::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-11-15.12:21:21::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-
TRACE::2024-11-15.12:21:21::SCWMssOS::high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-11-15.12:21:21::SCWMssOS::-patterns"

TRACE::2024-11-15.12:21:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-11-15.12:21:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-11-15.12:21:21::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2024-11-15.12:21:21::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-11-15.12:21:21::SCWMssOS::terns"

TRACE::2024-11-15.12:21:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-11-15.12:21:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-11-15.12:21:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2024-11-15.12:21:21::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-11-15.12:21:21::SCWMssOS::atterns"

TRACE::2024-11-15.12:21:23::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-11-15.12:21:23::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-11-15.12:21:23::SCWMssOS::make --no-print-directory archive

TRACE::2024-11-15.12:21:23::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-11-15.12:21:23::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-11-15.12:21:23::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-11-15.12:21:23::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-11-15.12:21:23::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-11-15.12:21:23::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-11-15.12:21:23::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-11-15.12:21:23::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-11-15.12:21:23::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-11-15.12:21:23::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-11-15.12:21:23::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-11-15.12:21:23::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-11-15.12:21:23::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o 
TRACE::2024-11-15.12:21:23::SCWMssOS::microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf
TRACE::2024-11-15.12:21:23::SCWMssOS::.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testm
TRACE::2024-11-15.12:21:23::SCWMssOS::em.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0
TRACE::2024-11-15.12:21:23::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze
TRACE::2024-11-15.12:21:23::SCWMssOS::_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr
TRACE::2024-11-15.12:21:23::SCWMssOS::_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xt
TRACE::2024-11-15.12:21:23::SCWMssOS::mrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xua
TRACE::2024-11-15.12:21:23::SCWMssOS::rtlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaz
TRACE::2024-11-15.12:21:23::SCWMssOS::e_0/lib/xuartlite_stats.o

TRACE::2024-11-15.12:21:24::SCWMssOS::'Finished building libraries'

TRACE::2024-11-15.12:21:24::SCWMssOS::Copying to export directory.
TRACE::2024-11-15.12:21:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-15.12:21:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-15.12:21:24::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-11-15.12:21:24::SCWSystem::Completed Processing the sysconfig mb_ddr3_top
LOG::2024-11-15.12:21:24::SCWPlatform::Completed generating the artifacts for system configuration mb_ddr3_top
TRACE::2024-11-15.12:21:24::SCWPlatform::Started preparing the platform 
TRACE::2024-11-15.12:21:24::SCWSystem::Writing the bif file for system config mb_ddr3_top
TRACE::2024-11-15.12:21:24::SCWSystem::dir created 
TRACE::2024-11-15.12:21:24::SCWSystem::Writing the bif 
TRACE::2024-11-15.12:21:24::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-15.12:21:24::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-15.12:21:24::SCWPlatform::Completed generating the platform
TRACE::2024-11-15.12:21:24::SCWMssOS::Saving the mss changes C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-15.12:21:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-15.12:21:24::SCWMssOS::Commit changes completed.
TRACE::2024-11-15.12:21:24::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:24::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:24::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:24::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:24::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:24::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:24::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:24::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:24::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:24::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:24::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:24::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:24::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:24::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:24::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:24::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:24::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:24::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:24::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:24::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:24::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:24::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:24::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:24::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:24::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:24::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:24::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:24::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top",
	"systems":	[{
			"systemName":	"mb_ddr3_top",
			"systemDesc":	"mb_ddr3_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"dhrystone",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-15.12:21:24::SCWPlatform::updated the xpfm file.
TRACE::2024-11-15.12:21:25::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:25::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:25::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:25::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:21:25::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:21:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:21:25::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_0
TRACE::2024-11-15.12:21:25::SCWPlatform::Opened existing hwdb mb_ddr3_top_0
TRACE::2024-11-15.12:21:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:21:25::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:21:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:21:25::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:26::SCWPlatform::Clearing the existing platform
TRACE::2024-11-15.12:28:26::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-15.12:28:26::SCWMssOS::Removing the swdes entry for  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:26::SCWSystem::Clearing the domains completed.
TRACE::2024-11-15.12:28:26::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform:: Platform location is C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:26::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:26::SCWPlatform::Removing the HwDB with name C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:26::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-15.12:28:26::SCWPlatform::Opened new HwDB with name mb_ddr3_top_2
TRACE::2024-11-15.12:28:26::SCWReader::Active system found as  mb_ddr3_top
TRACE::2024-11-15.12:28:26::SCWReader::Handling sysconfig mb_ddr3_top
TRACE::2024-11-15.12:28:26::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-15.12:28:26::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:26::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:26::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_2
TRACE::2024-11-15.12:28:26::SCWPlatform::Opened existing hwdb mb_ddr3_top_2
TRACE::2024-11-15.12:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:26::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:26::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:26::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_2
TRACE::2024-11-15.12:28:26::SCWPlatform::Opened existing hwdb mb_ddr3_top_2
TRACE::2024-11-15.12:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:26::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:26::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:26::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_2
TRACE::2024-11-15.12:28:26::SCWPlatform::Opened existing hwdb mb_ddr3_top_2
TRACE::2024-11-15.12:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:26::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:26::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:26::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_2
TRACE::2024-11-15.12:28:26::SCWPlatform::Opened existing hwdb mb_ddr3_top_2
TRACE::2024-11-15.12:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:26::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-15.12:28:26::SCWMssOS::No sw design opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:26::SCWMssOS::mss exists loading the mss file  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:26::SCWMssOS::Opened the sw design from mss  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:26::SCWMssOS::Adding the swdes entry C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-11-15.12:28:26::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-15.12:28:26::SCWMssOS::Opened the sw design.  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:26::SCWMssOS::Saving the mss changes C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-15.12:28:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-15.12:28:26::SCWMssOS::Commit changes completed.
TRACE::2024-11-15.12:28:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-15.12:28:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-15.12:28:26::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:26::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:26::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_2
TRACE::2024-11-15.12:28:26::SCWPlatform::Opened existing hwdb mb_ddr3_top_2
TRACE::2024-11-15.12:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:26::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:28:26::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:26::SCWReader::No isolation master present  
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/tempdsa/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/tempdsa/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform:: Platform location is C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/tempdsa
TRACE::2024-11-15.12:28:28::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/tempdsa/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:28::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-11-15.12:28:28::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:28::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:28::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_2
TRACE::2024-11-15.12:28:28::SCWPlatform::Opened existing hwdb mb_ddr3_top_2
TRACE::2024-11-15.12:28:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:28::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:28::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:28::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_2
TRACE::2024-11-15.12:28:28::SCWPlatform::Opened existing hwdb mb_ddr3_top_2
TRACE::2024-11-15.12:28:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:28::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:28:28::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:28::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/tempdsa/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/tempdsa/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/tempdsa/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/tempdsa
TRACE::2024-11-15.12:28:28::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/tempdsa/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:28::SCWPlatform::update - Opened existing hwdb mb_ddr3_top_3
TRACE::2024-11-15.12:28:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:28::SCWMssOS::Saving the mss changes C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-15.12:28:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-15.12:28:28::SCWMssOS::Commit changes completed.
TRACE::2024-11-15.12:28:28::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-11-15.12:28:28::SCWMssOS::Removing the swdes entry for  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:28::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:28::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-15.12:28:29::SCWPlatform::Opened new HwDB with name mb_ddr3_top_4
TRACE::2024-11-15.12:28:29::SCWMssOS::Saving the mss changes C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-11-15.12:28:29::SCWMssOS::Writing the mss file completed C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:29::SCWMssOS::Commit changes completed.
TRACE::2024-11-15.12:28:29::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:29::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:29::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:29::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:29::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:29::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_4
TRACE::2024-11-15.12:28:29::SCWPlatform::Opened existing hwdb mb_ddr3_top_4
TRACE::2024-11-15.12:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:29::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:28:29::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:29::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top",
	"systems":	[{
			"systemName":	"mb_ddr3_top",
			"systemDesc":	"mb_ddr3_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e81",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-15.12:28:41::SCWMssOS::cleaning the bsp 
TRACE::2024-11-15.12:28:41::SCWMssOS::System Command Ran  C: & cd  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2024-11-15.12:28:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2024-11-15.12:28:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2024-11-15.12:28:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2024-11-15.12:28:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2024-11-15.12:28:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2024-11-15.12:28:42::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-11-15.12:28:45::SCWPlatform::Started generating the artifacts platform mb_ddr3_top
TRACE::2024-11-15.12:28:45::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-15.12:28:45::SCWPlatform::Started generating the artifacts for system configuration mb_ddr3_top
LOG::2024-11-15.12:28:45::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-11-15.12:28:45::SCWSystem::Not a boot domain 
LOG::2024-11-15.12:28:45::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-11-15.12:28:45::SCWDomain::Generating domain artifcats
TRACE::2024-11-15.12:28:45::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-15.12:28:45::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-15.12:28:45::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:45::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:45::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:45::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:45::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:45::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_4
TRACE::2024-11-15.12:28:45::SCWPlatform::Opened existing hwdb mb_ddr3_top_4
TRACE::2024-11-15.12:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:45::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:28:45::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:45::SCWMssOS::Completed writing the mss file at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-11-15.12:28:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:45::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-11-15.12:28:46::SCWMssOS::doing bsp build ... 
TRACE::2024-11-15.12:28:46::SCWMssOS::System Command Ran  C: & cd  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-11-15.12:28:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-11-15.12:28:47::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-11-15.12:28:47::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2024-11-15.12:28:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-11-15.12:28:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-11-15.12:28:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2024-11-15.12:28:47::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-11-15.12:28:47::SCWMssOS::tterns"

TRACE::2024-11-15.12:28:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-11-15.12:28:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-15.12:28:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-11-15.12:28:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2024-11-15.12:28:47::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-11-15.12:28:47::SCWMssOS::atterns"

TRACE::2024-11-15.12:28:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-11-15.12:28:47::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multip
TRACE::2024-11-15.12:28:47::SCWMssOS::ly-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-11-15.12:28:47::SCWMssOS::ute-patterns"

TRACE::2024-11-15.12:28:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-11-15.12:28:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-11-15.12:28:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2024-11-15.12:28:47::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-11-15.12:28:47::SCWMssOS::patterns"

TRACE::2024-11-15.12:28:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-11-15.12:28:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-11-15.12:28:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2024-11-15.12:28:47::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-11-15.12:28:47::SCWMssOS::e-patterns"

TRACE::2024-11-15.12:28:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-11-15.12:28:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-11-15.12:28:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2024-11-15.12:28:48::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-11-15.12:28:48::SCWMssOS::rns"

TRACE::2024-11-15.12:28:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-11-15.12:28:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-15.12:28:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-11-15.12:28:48::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2024-11-15.12:28:48::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2024-11-15.12:28:48::SCWMssOS::erns"

TRACE::2024-11-15.12:28:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-11-15.12:28:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-
TRACE::2024-11-15.12:28:48::SCWMssOS::high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-11-15.12:28:48::SCWMssOS::-patterns"

TRACE::2024-11-15.12:28:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-11-15.12:28:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-11-15.12:28:48::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2024-11-15.12:28:48::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-11-15.12:28:48::SCWMssOS::terns"

TRACE::2024-11-15.12:28:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-11-15.12:28:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-11-15.12:28:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2024-11-15.12:28:48::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-11-15.12:28:48::SCWMssOS::atterns"

TRACE::2024-11-15.12:28:50::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-11-15.12:28:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-11-15.12:28:50::SCWMssOS::make --no-print-directory archive

TRACE::2024-11-15.12:28:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-11-15.12:28:50::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-11-15.12:28:50::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-11-15.12:28:50::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-11-15.12:28:50::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-11-15.12:28:50::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-11-15.12:28:50::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-11-15.12:28:50::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-11-15.12:28:50::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-11-15.12:28:50::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-11-15.12:28:50::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-11-15.12:28:50::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-11-15.12:28:50::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o 
TRACE::2024-11-15.12:28:50::SCWMssOS::microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf
TRACE::2024-11-15.12:28:50::SCWMssOS::.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testm
TRACE::2024-11-15.12:28:50::SCWMssOS::em.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0
TRACE::2024-11-15.12:28:50::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze
TRACE::2024-11-15.12:28:50::SCWMssOS::_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr
TRACE::2024-11-15.12:28:50::SCWMssOS::_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xt
TRACE::2024-11-15.12:28:50::SCWMssOS::mrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xua
TRACE::2024-11-15.12:28:50::SCWMssOS::rtlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaz
TRACE::2024-11-15.12:28:50::SCWMssOS::e_0/lib/xuartlite_stats.o

TRACE::2024-11-15.12:28:51::SCWMssOS::'Finished building libraries'

TRACE::2024-11-15.12:28:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-15.12:28:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-15.12:28:51::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-11-15.12:28:51::SCWSystem::Completed Processing the sysconfig mb_ddr3_top
LOG::2024-11-15.12:28:51::SCWPlatform::Completed generating the artifacts for system configuration mb_ddr3_top
TRACE::2024-11-15.12:28:51::SCWPlatform::Started preparing the platform 
TRACE::2024-11-15.12:28:51::SCWSystem::Writing the bif file for system config mb_ddr3_top
TRACE::2024-11-15.12:28:51::SCWSystem::dir created 
TRACE::2024-11-15.12:28:51::SCWSystem::Writing the bif 
TRACE::2024-11-15.12:28:51::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-15.12:28:51::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-15.12:28:51::SCWPlatform::Completed generating the platform
TRACE::2024-11-15.12:28:51::SCWMssOS::Saving the mss changes C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-11-15.12:28:51::SCWMssOS::Writing the mss file completed C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:51::SCWMssOS::Commit changes completed.
TRACE::2024-11-15.12:28:51::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:51::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:51::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:51::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:51::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:51::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_4
TRACE::2024-11-15.12:28:51::SCWPlatform::Opened existing hwdb mb_ddr3_top_4
TRACE::2024-11-15.12:28:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:51::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:28:51::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:51::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top",
	"systems":	[{
			"systemName":	"mb_ddr3_top",
			"systemDesc":	"mb_ddr3_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-15.12:28:51::SCWPlatform::updated the xpfm file.
TRACE::2024-11-15.12:28:52::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:52::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:52::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:52::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:28:52::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:28:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:28:52::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_4
TRACE::2024-11-15.12:28:52::SCWPlatform::Opened existing hwdb mb_ddr3_top_4
TRACE::2024-11-15.12:28:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:28:52::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:28:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:28:52::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:30:04::SCWMssOS::cleaning the bsp 
TRACE::2024-11-15.12:30:04::SCWMssOS::System Command Ran  C: & cd  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2024-11-15.12:30:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2024-11-15.12:30:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2024-11-15.12:30:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2024-11-15.12:30:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2024-11-15.12:30:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2024-11-15.12:30:05::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2024-11-15.12:30:07::SCWMssOS::cleaning the bsp 
TRACE::2024-11-15.12:30:07::SCWMssOS::System Command Ran  C: & cd  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2024-11-15.12:30:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2024-11-15.12:30:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2024-11-15.12:30:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2024-11-15.12:30:07::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s clean 

TRACE::2024-11-15.12:30:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2024-11-15.12:30:08::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-11-15.12:30:11::SCWPlatform::Started generating the artifacts platform mb_ddr3_top
TRACE::2024-11-15.12:30:11::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-15.12:30:11::SCWPlatform::Started generating the artifacts for system configuration mb_ddr3_top
LOG::2024-11-15.12:30:11::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-11-15.12:30:11::SCWSystem::Not a boot domain 
LOG::2024-11-15.12:30:11::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-11-15.12:30:11::SCWDomain::Generating domain artifcats
TRACE::2024-11-15.12:30:11::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-15.12:30:11::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-15.12:30:11::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:30:11::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:30:11::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:30:11::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:30:11::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:30:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:30:11::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_4
TRACE::2024-11-15.12:30:11::SCWPlatform::Opened existing hwdb mb_ddr3_top_4
TRACE::2024-11-15.12:30:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:30:11::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:30:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:30:11::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:30:11::SCWMssOS::Completed writing the mss file at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-11-15.12:30:11::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:30:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-15.12:30:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-15.12:30:11::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-11-15.12:30:11::SCWMssOS::doing bsp build ... 
TRACE::2024-11-15.12:30:11::SCWMssOS::System Command Ran  C: & cd  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-11-15.12:30:11::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-11-15.12:30:11::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-11-15.12:30:11::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2024-11-15.12:30:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-11-15.12:30:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-11-15.12:30:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hig
TRACE::2024-11-15.12:30:11::SCWMssOS::h -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2024-11-15.12:30:11::SCWMssOS::tterns"

TRACE::2024-11-15.12:30:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-11-15.12:30:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-15.12:30:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-11-15.12:30:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2024-11-15.12:30:11::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-11-15.12:30:11::SCWMssOS::atterns"

TRACE::2024-11-15.12:30:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-11-15.12:30:11::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multip
TRACE::2024-11-15.12:30:11::SCWMssOS::ly-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-11-15.12:30:11::SCWMssOS::ute-patterns"

TRACE::2024-11-15.12:30:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-11-15.12:30:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-11-15.12:30:11::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-h
TRACE::2024-11-15.12:30:11::SCWMssOS::igh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-11-15.12:30:11::SCWMssOS::patterns"

TRACE::2024-11-15.12:30:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-11-15.12:30:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-11-15.12:30:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply
TRACE::2024-11-15.12:30:11::SCWMssOS::-high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-11-15.12:30:11::SCWMssOS::e-patterns"

TRACE::2024-11-15.12:30:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-11-15.12:30:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-11-15.12:30:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high -
TRACE::2024-11-15.12:30:11::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2024-11-15.12:30:11::SCWMssOS::rns"

TRACE::2024-11-15.12:30:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-11-15.12:30:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-11-15.12:30:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-11-15.12:30:11::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high 
TRACE::2024-11-15.12:30:11::SCWMssOS::-mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2024-11-15.12:30:11::SCWMssOS::erns"

TRACE::2024-11-15.12:30:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-11-15.12:30:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-
TRACE::2024-11-15.12:30:11::SCWMssOS::high -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-11-15.12:30:11::SCWMssOS::-patterns"

TRACE::2024-11-15.12:30:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-11-15.12:30:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-11-15.12:30:11::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-high
TRACE::2024-11-15.12:30:11::SCWMssOS:: -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2024-11-15.12:30:11::SCWMssOS::terns"

TRACE::2024-11-15.12:30:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-11-15.12:30:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-11-15.12:30:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-multiply-hi
TRACE::2024-11-15.12:30:11::SCWMssOS::gh -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-11-15.12:30:11::SCWMssOS::atterns"

TRACE::2024-11-15.12:30:14::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-11-15.12:30:14::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-11-15.12:30:14::SCWMssOS::make --no-print-directory archive

TRACE::2024-11-15.12:30:14::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-11-15.12:30:14::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-11-15.12:30:14::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-11-15.12:30:14::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-11-15.12:30:14::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-11-15.12:30:14::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-11-15.12:30:14::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-11-15.12:30:14::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-11-15.12:30:14::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-11-15.12:30:14::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-11-15.12:30:14::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-11-15.12:30:14::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-11-15.12:30:14::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o 
TRACE::2024-11-15.12:30:14::SCWMssOS::microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf
TRACE::2024-11-15.12:30:14::SCWMssOS::.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testm
TRACE::2024-11-15.12:30:14::SCWMssOS::em.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0
TRACE::2024-11-15.12:30:14::SCWMssOS::/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze
TRACE::2024-11-15.12:30:14::SCWMssOS::_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr
TRACE::2024-11-15.12:30:14::SCWMssOS::_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xt
TRACE::2024-11-15.12:30:14::SCWMssOS::mrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xua
TRACE::2024-11-15.12:30:14::SCWMssOS::rtlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaz
TRACE::2024-11-15.12:30:14::SCWMssOS::e_0/lib/xuartlite_stats.o

TRACE::2024-11-15.12:30:14::SCWMssOS::'Finished building libraries'

TRACE::2024-11-15.12:30:14::SCWMssOS::Copying to export directory.
TRACE::2024-11-15.12:30:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-15.12:30:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-15.12:30:15::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-11-15.12:30:15::SCWSystem::Completed Processing the sysconfig mb_ddr3_top
LOG::2024-11-15.12:30:15::SCWPlatform::Completed generating the artifacts for system configuration mb_ddr3_top
TRACE::2024-11-15.12:30:15::SCWPlatform::Started preparing the platform 
TRACE::2024-11-15.12:30:15::SCWSystem::Writing the bif file for system config mb_ddr3_top
TRACE::2024-11-15.12:30:15::SCWSystem::dir created 
TRACE::2024-11-15.12:30:15::SCWSystem::Writing the bif 
TRACE::2024-11-15.12:30:15::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-15.12:30:15::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-15.12:30:15::SCWPlatform::Completed generating the platform
TRACE::2024-11-15.12:30:15::SCWMssOS::Saving the mss changes C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:30:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-11-15.12:30:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-11-15.12:30:15::SCWMssOS::Commit changes completed.
TRACE::2024-11-15.12:30:15::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:30:15::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:30:15::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:30:15::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:30:15::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:30:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:30:15::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_4
TRACE::2024-11-15.12:30:15::SCWPlatform::Opened existing hwdb mb_ddr3_top_4
TRACE::2024-11-15.12:30:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:30:15::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:30:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:30:15::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:30:15::SCWWriter::formatted JSON is {
	"platformName":	"mb_ddr3_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_ddr3_top",
	"platHandOff":	"C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/mb_ddr3_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_ddr3_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_ddr3_top",
	"systems":	[{
			"systemName":	"mb_ddr3_top",
			"systemDesc":	"mb_ddr3_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_ddr3_top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"9cc07a1ba055bbc6f55e2b4c27f961e8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-15.12:30:15::SCWPlatform::updated the xpfm file.
TRACE::2024-11-15.12:30:15::SCWPlatform::Trying to open the hw design at C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:30:15::SCWPlatform::DSA given C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:30:15::SCWPlatform::DSA absoulate path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:30:15::SCWPlatform::DSA directory C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw
TRACE::2024-11-15.12:30:15::SCWPlatform:: Platform Path C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/hw/mb_ddr3_top.xsa
TRACE::2024-11-15.12:30:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-11-15.12:30:15::SCWPlatform::Trying to set the existing hwdb with name mb_ddr3_top_4
TRACE::2024-11-15.12:30:15::SCWPlatform::Opened existing hwdb mb_ddr3_top_4
TRACE::2024-11-15.12:30:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-15.12:30:15::SCWMssOS::Checking the sw design at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-11-15.12:30:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-11-15.12:30:15::SCWMssOS::Sw design exists and opened at  C:/Users/sjasi3/ECE385/ECE385_FP/DDR3_RE2/workspace/mb_ddr3_top/microblaze_0/standalone_microblaze_0/bsp/system.mss
