{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1454713034865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1454713034868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  5 17:57:14 2016 " "Processing started: Fri Feb  5 17:57:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1454713034868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1454713034868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off experiment3 -c experiment3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off experiment3 -c experiment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1454713034868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1454713035555 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment3 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"experiment3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1454713035756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1454713035833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1454713035833 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll\" as Cyclone II PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 -129.6 degrees -126.0 degrees " "Can't achieve requested value -129.6 degrees for clock output Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 of parameter phase shift -- achieved value of -126.0 degrees" {  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1454713035888 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 12 5 0 0 " "Implementing clock multiplication of 12, clock division of 5, and phase shift of 0 degrees (0 ps) for Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1454713035888 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 12 5 -126 -2917 " "Implementing clock multiplication of 12, clock division of 5, and phase shift of -126 degrees (-2917 ps) for Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1454713035888 ""}  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1454713035888 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1454713036247 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1454713036951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1454713036951 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1454713036951 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 19962 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1454713036974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 19963 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1454713036974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 19964 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1454713036974 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1454713036974 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1454713037066 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_21m1 " "Entity dcfifo_21m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1454713038371 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1454713038371 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1454713038371 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment3.sdc " "Synopsys Design Constraints File file not found: 'experiment3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1454713038649 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50_i_clk_in_clk " "Node: clock_50_i_clk_in_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1454713038717 "|experiment3|clock_50_i_clk_in_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[10\] " "Node: nios_lcd_camera_component_0_global_signals_export_GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1454713038717 "|experiment3|nios_lcd_camera_component_0_global_signals_export_GPIO_1[10]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_lcd_camera_component_0\|u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_lcd_camera_component_0\|u7\|sdram_pll1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1454713038914 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_lcd_camera_component_0\|u7\|sdram_pll1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_lcd_camera_component_0\|u7\|sdram_pll1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1454713038914 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1454713038914 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1454713038915 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1454713038915 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1454713038915 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1454713038915 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1454713038915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50_i_clk_in_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock_50_i_clk_in_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039592 ""}  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { clock_50_i_clk_in_clk } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50_i_clk_in_clk" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 21 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50_i_clk_in_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 473 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039592 ""}  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 1452 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039592 ""}  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 1452 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039592 ""}  } { { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 6229 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[33\] " "Destination node nios_lcd_camera_component_0_global_signals_export_GPIO_0\[33\]" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[33] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[33\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 390 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "experiment3_sram_0:sram_0\|is_write~0 " "Destination node experiment3_sram_0:sram_0\|is_write~0" {  } { { "db/ip/experiment3/submodules/experiment3_sram_0.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_sram_0.v" 116 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { experiment3_sram_0:sram_0|is_write~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 8558 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "experiment3_cpu_0:cpu_0\|W_rf_wren " "Destination node experiment3_cpu_0:cpu_0\|W_rf_wren" {  } { { "db/ip/experiment3/submodules/experiment3_cpu_0.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0.v" 3677 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { experiment3_cpu_0:cpu_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 4970 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "experiment3_cpu_0:cpu_0\|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci\|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug\|jtag_break~1 " "Destination node experiment3_cpu_0:cpu_0\|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci\|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug\|jtag_break~1" {  } { { "db/ip/experiment3/submodules/experiment3_cpu_0.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0.v" 196 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 8771 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "experiment3_sram_0:sram_0\|is_read~0 " "Destination node experiment3_sram_0:sram_0\|is_read~0" {  } { { "db/ip/experiment3/submodules/experiment3_sram_0.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_sram_0.v" 115 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { experiment3_sram_0:sram_0|is_read~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 8779 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "experiment3_cpu_0:cpu_0\|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci\|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug\|resetlatch~0 " "Destination node experiment3_cpu_0:cpu_0\|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci\|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug\|resetlatch~0" {  } { { "db/ip/experiment3/submodules/experiment3_cpu_0.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0.v" 179 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 11909 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039592 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1454713039592 ""}  } { { "db/ip/experiment3/submodules/altera_reset_synchronizer.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 730 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|SDRAM_RD_Load  " "Automatically promoted node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|SDRAM_RD_Load " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|mWR~0 " "Destination node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|mWR~0" {  } { { "Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" 62 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mWR~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 8004 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rRD2_ADDR\[18\]~19 " "Destination node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rRD2_ADDR\[18\]~19" {  } { { "Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD2_ADDR[18]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 9273 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rRD2_ADDR\[18\]~20 " "Destination node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rRD2_ADDR\[18\]~20" {  } { { "Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD2_ADDR[18]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 9274 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rRD1_ADDR\[18\]~17 " "Destination node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rRD1_ADDR\[18\]~17" {  } { { "Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD1_ADDR[18]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 9285 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rRD1_ADDR\[18\]~20 " "Destination node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rRD1_ADDR\[18\]~20" {  } { { "Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rRD1_ADDR[18]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 9290 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1454713039593 ""}  } { { "db/ip/experiment3/submodules/Nios_LCD_Camera_Component.sv" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/Nios_LCD_Camera_Component.sv" 452 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|SDRAM_RD_Load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 3104 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|SDRAM_WR_Load  " "Automatically promoted node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|SDRAM_WR_Load " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|mWR~0 " "Destination node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|mWR~0" {  } { { "Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" 62 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|mWR~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 8004 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rWR1_ADDR\[21\]~17 " "Destination node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rWR1_ADDR\[21\]~17" {  } { { "Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR1_ADDR[21]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 9261 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rWR1_ADDR\[21\]~20 " "Destination node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rWR1_ADDR\[21\]~20" {  } { { "Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR1_ADDR[21]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 9266 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rWR2_ADDR\[13\]~19 " "Destination node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rWR2_ADDR\[13\]~19" {  } { { "Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR2_ADDR[13]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 9281 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rWR2_ADDR\[13\]~20 " "Destination node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|rWR2_ADDR\[13\]~20" {  } { { "Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|rWR2_ADDR[13]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 9282 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039594 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1454713039594 ""}  } { { "db/ip/experiment3/submodules/Nios_LCD_Camera_Component.sv" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/Nios_LCD_Camera_Component.sv" 452 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|SDRAM_WR_Load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 3105 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039594 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 19950 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1454713039595 ""}  } { { "sld_hub.vhd" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 19786 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Automatically promoted node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039595 ""}  } { { "db/dffpipe_ngh.tdf" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/dffpipe_ngh.tdf" 32 9 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 5423 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Automatically promoted node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039595 ""}  } { { "db/dffpipe_ngh.tdf" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/dffpipe_ngh.tdf" 32 9 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 5221 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Automatically promoted node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039596 ""}  } { { "db/dffpipe_ngh.tdf" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/dffpipe_ngh.tdf" 32 9 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 1201 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]  " "Automatically promoted node Nios_LCD_Camera_Component:nios_lcd_camera_component_0\|Sdram_Control_4Port:u7\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_21m1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039596 ""}  } { { "db/dffpipe_ngh.tdf" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/dffpipe_ngh.tdf" 32 9 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Nios_LCD_Camera_Component:nios_lcd_camera_component_0|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 5625 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 19865 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 19866 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 19951 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039596 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1454713039596 ""}  } { { "sld_hub.vhd" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 19672 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "experiment3_cpu_0:cpu_0\|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci\|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node experiment3_cpu_0:cpu_0\|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci\|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1454713039596 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "experiment3_cpu_0:cpu_0\|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci\|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem\|MonRd~0 " "Destination node experiment3_cpu_0:cpu_0\|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci\|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem\|MonRd~0" {  } { { "db/ip/experiment3/submodules/experiment3_cpu_0.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0.v" 410 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_ocimem:the_experiment3_cpu_0_nios2_ocimem|MonRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 9735 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1454713039596 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1454713039596 ""}  } { { "db/ip/experiment3/submodules/experiment3_cpu_0.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0.v" 180 -1 0 } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "experiment3_cpu_0:cpu_0\|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci\|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug\|resetrequest" } } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { experiment3_cpu_0:cpu_0|experiment3_cpu_0_nios2_oci:the_experiment3_cpu_0_nios2_oci|experiment3_cpu_0_nios2_oci_debug:the_experiment3_cpu_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 4165 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1454713039596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1454713041248 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1454713041266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1454713041267 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1454713041286 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1454713041308 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1454713041324 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1454713041505 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Embedded multiplier block " "Packed 72 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1454713042723 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1454713042723 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock_50_i_clk_in_reset_reset_n " "Node \"clock_50_i_clk_in_reset_reset_n\" is assigned to location or region, but does not exist in design" {  } { { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50_i_clk_in_reset_reset_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1454713043039 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1454713043039 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1454713043040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1454713045989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1454713046722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1454713046816 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1454713050318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1454713050318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1454713052584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1454713058052 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1454713058052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1454713060072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1454713060079 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1454713060079 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1454713060079 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1454713060392 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "77 " "Found 77 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[0\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[1\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[2\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[3\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[4\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[5\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[6\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[7\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[8\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[9\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[10\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[11\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[12\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[13\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[14\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[15\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[0\] 0 " "Pin \"sram_0_external_interface_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[1\] 0 " "Pin \"sram_0_external_interface_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[2\] 0 " "Pin \"sram_0_external_interface_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[3\] 0 " "Pin \"sram_0_external_interface_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[4\] 0 " "Pin \"sram_0_external_interface_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[5\] 0 " "Pin \"sram_0_external_interface_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[6\] 0 " "Pin \"sram_0_external_interface_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[7\] 0 " "Pin \"sram_0_external_interface_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[8\] 0 " "Pin \"sram_0_external_interface_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[9\] 0 " "Pin \"sram_0_external_interface_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[10\] 0 " "Pin \"sram_0_external_interface_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[11\] 0 " "Pin \"sram_0_external_interface_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[12\] 0 " "Pin \"sram_0_external_interface_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[13\] 0 " "Pin \"sram_0_external_interface_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[14\] 0 " "Pin \"sram_0_external_interface_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[15\] 0 " "Pin \"sram_0_external_interface_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[0\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[1\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[2\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[3\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[4\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[5\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[6\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[7\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[8\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[9\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[10\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[11\] 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_LDQM 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_UDQM 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_WE_N 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_CAS_N 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_RAS_N 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_CS_N 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_BA_0 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_BA_1 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_CLK 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nios_lcd_camera_component_0_global_signals_export_DRAM_CKE 0 " "Pin \"nios_lcd_camera_component_0_global_signals_export_DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[0\] 0 " "Pin \"sram_0_external_interface_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[1\] 0 " "Pin \"sram_0_external_interface_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[2\] 0 " "Pin \"sram_0_external_interface_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[3\] 0 " "Pin \"sram_0_external_interface_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[4\] 0 " "Pin \"sram_0_external_interface_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[5\] 0 " "Pin \"sram_0_external_interface_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[6\] 0 " "Pin \"sram_0_external_interface_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[7\] 0 " "Pin \"sram_0_external_interface_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[8\] 0 " "Pin \"sram_0_external_interface_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[9\] 0 " "Pin \"sram_0_external_interface_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[10\] 0 " "Pin \"sram_0_external_interface_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[11\] 0 " "Pin \"sram_0_external_interface_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[12\] 0 " "Pin \"sram_0_external_interface_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[13\] 0 " "Pin \"sram_0_external_interface_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[14\] 0 " "Pin \"sram_0_external_interface_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[15\] 0 " "Pin \"sram_0_external_interface_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[16\] 0 " "Pin \"sram_0_external_interface_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[17\] 0 " "Pin \"sram_0_external_interface_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_LB_N 0 " "Pin \"sram_0_external_interface_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_UB_N 0 " "Pin \"sram_0_external_interface_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_CE_N 0 " "Pin \"sram_0_external_interface_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_OE_N 0 " "Pin \"sram_0_external_interface_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_WE_N 0 " "Pin \"sram_0_external_interface_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1454713060646 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1454713060646 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1454713061946 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1454713062845 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1454713064383 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1454713065629 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1454713065850 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "70 " "Following 70 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[0\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[0] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[0\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 357 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[1\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[1] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[1\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 358 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[2\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[2] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[2\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 359 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[3\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[3\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[3] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[3\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 360 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[4\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[4\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[4] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[4\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 361 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[5\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[5\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[5] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[5\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 362 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[6\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[6\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[6] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[6\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 363 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[7\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[7\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[7] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[7\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 364 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[8\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[8\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[8] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[8\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 365 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[9\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[9\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[9] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[9\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 366 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[10\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[10\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[10] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[10\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 367 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[11\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[11\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[11] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[11\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 368 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[12\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[12\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[12] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[12\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 369 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[13\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[13\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[13] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[13\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 370 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[14\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[14\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[14] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[14\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 371 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[15\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[15\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[15] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[15\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 372 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[16\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[16\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[16] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[16\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 373 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[17\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[17\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[17] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[17\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 374 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[18\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[18\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[18] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[18\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 375 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[19\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[19\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[19] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[19\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 376 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[20\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[20\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[20] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[20\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 377 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[21\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[21\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[21] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[21\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 378 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[22\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[22\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[22] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[22\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 379 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[23\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[23\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[23] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[23\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 380 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[24\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[24\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[24] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[24\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 381 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[25\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[25\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[25] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[25\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 382 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[26\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[26\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[26] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[26\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 383 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[27\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[27\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[27] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[27\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 384 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[28\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[28\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[28] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[28\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 385 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[29\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[29\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[29] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[29\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 386 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[30\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[30\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[30] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[30\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 387 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[31\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[31\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[31] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[31\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 388 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[32\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[32\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[32] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[32\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 389 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[33\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[33\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[33] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[33\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 390 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[34\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_0\[34\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[34] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_0\[34\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 391 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[0\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[0] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[0\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 393 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[1\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[1] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[1\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 394 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[2\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[2] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[2\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 395 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[3\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[3] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[3\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 396 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[4\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[4] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[4\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 397 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[5\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[5] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[5\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 398 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[6\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[6] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[6\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 399 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[7\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[7] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[7\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 400 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[8\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[8] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[8\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 401 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[9\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[9] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[9\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 402 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[10\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[10] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[10\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 403 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[11\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[11\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[11] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[11\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 404 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[12\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[12] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[12\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 405 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[13\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[13] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[13\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 406 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[14\] a permanently enabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[14\] has a permanently enabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[14] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[14\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 407 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[16\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[16] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[16\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 409 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[17\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[17] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[17\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 410 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[18\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[18] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[18\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 411 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[19\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[19] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[19\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 412 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[20\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[20] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[20\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 413 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[21\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[21] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[21\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 414 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[22\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[22] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[22\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 415 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[23\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[23] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[23\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 416 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[24\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[24] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[24\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 417 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[25\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[25] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[25\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 418 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[26\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[26] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[26\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 419 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[27\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[27] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[27\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 420 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[28\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[28] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[28\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 421 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[29\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[29] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[29\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 422 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[30\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[30] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[30\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 423 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[31\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[31] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[31\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 424 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[32\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[32] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[32\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 425 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[33\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[33] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[33\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 426 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[34\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[34] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[34\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 427 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[35\] a permanently disabled " "Pin nios_lcd_camera_component_0_global_signals_export_GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[35] } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_lcd_camera_component_0_global_signals_export_GPIO_1\[35\]" } } } } { "db/ip/experiment3/experiment3.v" "" { Text "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v" 20 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_lcd_camera_component_0_global_signals_export_GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/" { { 0 { 0 ""} 0 428 7904 8816 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1454713065861 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1454713065861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/experiment3.fit.smsg " "Generated suppressed messages file /home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/experiment3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1454713066725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1454713068845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  5 17:57:48 2016 " "Processing ended: Fri Feb  5 17:57:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1454713068845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1454713068845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1454713068845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1454713068845 ""}
