<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.asm.amd64/src/org/graalvm/compiler/asm/amd64/AMD64MacroAssembler.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
    <script type="text/javascript" src="../../../../../../../../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
<a name="1" id="anc1"></a><span class="line-modified">  2  * Copyright (c) 2009, 2019, Oracle and/or its affiliates. All rights reserved.</span>
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  */
 23 
 24 
 25 package org.graalvm.compiler.asm.amd64;
 26 
<a name="2" id="anc2"></a>

 27 import static org.graalvm.compiler.asm.amd64.AMD64AsmOptions.UseIncDec;
 28 import static org.graalvm.compiler.asm.amd64.AMD64AsmOptions.UseXmmLoadAndClearUpper;
 29 import static org.graalvm.compiler.asm.amd64.AMD64AsmOptions.UseXmmRegToRegMoveAll;
 30 
<a name="3" id="anc3"></a><span class="line-added"> 31 import org.graalvm.compiler.asm.amd64.AVXKind.AVXSize;</span>
 32 import org.graalvm.compiler.core.common.NumUtil;
 33 
 34 import jdk.vm.ci.amd64.AMD64;
 35 import jdk.vm.ci.amd64.AMD64Kind;
 36 import jdk.vm.ci.code.Register;
 37 import jdk.vm.ci.code.TargetDescription;
 38 
 39 /**
 40  * This class implements commonly used X86 code patterns.
 41  */
 42 public class AMD64MacroAssembler extends AMD64Assembler {
 43 
 44     public AMD64MacroAssembler(TargetDescription target) {
 45         super(target);
 46     }
 47 
 48     public final void decrementq(Register reg, int value) {
 49         if (value == Integer.MIN_VALUE) {
 50             subq(reg, value);
 51             return;
 52         }
 53         if (value &lt; 0) {
 54             incrementq(reg, -value);
 55             return;
 56         }
 57         if (value == 0) {
 58             return;
 59         }
 60         if (value == 1 &amp;&amp; UseIncDec) {
 61             decq(reg);
 62         } else {
 63             subq(reg, value);
 64         }
 65     }
 66 
 67     public final void decrementq(AMD64Address dst, int value) {
 68         if (value == Integer.MIN_VALUE) {
 69             subq(dst, value);
 70             return;
 71         }
 72         if (value &lt; 0) {
 73             incrementq(dst, -value);
 74             return;
 75         }
 76         if (value == 0) {
 77             return;
 78         }
 79         if (value == 1 &amp;&amp; UseIncDec) {
 80             decq(dst);
 81         } else {
 82             subq(dst, value);
 83         }
 84     }
 85 
<a name="4" id="anc4"></a>













 86     public void incrementq(Register reg, int value) {
 87         if (value == Integer.MIN_VALUE) {
 88             addq(reg, value);
 89             return;
 90         }
 91         if (value &lt; 0) {
 92             decrementq(reg, -value);
 93             return;
 94         }
 95         if (value == 0) {
 96             return;
 97         }
 98         if (value == 1 &amp;&amp; UseIncDec) {
 99             incq(reg);
100         } else {
101             addq(reg, value);
102         }
103     }
104 
105     public final void incrementq(AMD64Address dst, int value) {
106         if (value == Integer.MIN_VALUE) {
107             addq(dst, value);
108             return;
109         }
110         if (value &lt; 0) {
111             decrementq(dst, -value);
112             return;
113         }
114         if (value == 0) {
115             return;
116         }
117         if (value == 1 &amp;&amp; UseIncDec) {
118             incq(dst);
119         } else {
120             addq(dst, value);
121         }
122     }
123 
124     public final void movptr(Register dst, AMD64Address src) {
125         movq(dst, src);
126     }
127 
128     public final void movptr(AMD64Address dst, Register src) {
129         movq(dst, src);
130     }
131 
132     public final void movptr(AMD64Address dst, int src) {
133         movslq(dst, src);
134     }
135 
136     public final void cmpptr(Register src1, Register src2) {
137         cmpq(src1, src2);
138     }
139 
140     public final void cmpptr(Register src1, AMD64Address src2) {
141         cmpq(src1, src2);
142     }
143 
144     public final void decrementl(Register reg) {
145         decrementl(reg, 1);
146     }
147 
148     public final void decrementl(Register reg, int value) {
149         if (value == Integer.MIN_VALUE) {
150             subl(reg, value);
151             return;
152         }
153         if (value &lt; 0) {
154             incrementl(reg, -value);
155             return;
156         }
157         if (value == 0) {
158             return;
159         }
160         if (value == 1 &amp;&amp; UseIncDec) {
161             decl(reg);
162         } else {
163             subl(reg, value);
164         }
165     }
166 
167     public final void decrementl(AMD64Address dst, int value) {
168         if (value == Integer.MIN_VALUE) {
169             subl(dst, value);
170             return;
171         }
172         if (value &lt; 0) {
173             incrementl(dst, -value);
174             return;
175         }
176         if (value == 0) {
177             return;
178         }
179         if (value == 1 &amp;&amp; UseIncDec) {
180             decl(dst);
181         } else {
182             subl(dst, value);
183         }
184     }
185 
186     public final void incrementl(Register reg, int value) {
187         if (value == Integer.MIN_VALUE) {
188             addl(reg, value);
189             return;
190         }
191         if (value &lt; 0) {
192             decrementl(reg, -value);
193             return;
194         }
195         if (value == 0) {
196             return;
197         }
198         if (value == 1 &amp;&amp; UseIncDec) {
199             incl(reg);
200         } else {
201             addl(reg, value);
202         }
203     }
204 
205     public final void incrementl(AMD64Address dst, int value) {
206         if (value == Integer.MIN_VALUE) {
207             addl(dst, value);
208             return;
209         }
210         if (value &lt; 0) {
211             decrementl(dst, -value);
212             return;
213         }
214         if (value == 0) {
215             return;
216         }
217         if (value == 1 &amp;&amp; UseIncDec) {
218             incl(dst);
219         } else {
220             addl(dst, value);
221         }
222     }
223 
224     public void movflt(Register dst, Register src) {
225         assert dst.getRegisterCategory().equals(AMD64.XMM) &amp;&amp; src.getRegisterCategory().equals(AMD64.XMM);
226         if (UseXmmRegToRegMoveAll) {
<a name="5" id="anc5"></a><span class="line-modified">227             if (isAVX512Register(dst) || isAVX512Register(src)) {</span>
<span class="line-added">228                 VexMoveOp.VMOVAPS.emit(this, AVXSize.XMM, dst, src);</span>
<span class="line-added">229             } else {</span>
<span class="line-added">230                 movaps(dst, src);</span>
<span class="line-added">231             }</span>
232         } else {
<a name="6" id="anc6"></a><span class="line-modified">233             if (isAVX512Register(dst) || isAVX512Register(src)) {</span>
<span class="line-added">234                 VexMoveOp.VMOVSS.emit(this, AVXSize.XMM, dst, src);</span>
<span class="line-added">235             } else {</span>
<span class="line-added">236                 movss(dst, src);</span>
<span class="line-added">237             }</span>
238         }
239     }
240 
241     public void movflt(Register dst, AMD64Address src) {
242         assert dst.getRegisterCategory().equals(AMD64.XMM);
<a name="7" id="anc7"></a><span class="line-modified">243         if (isAVX512Register(dst)) {</span>
<span class="line-added">244             VexMoveOp.VMOVSS.emit(this, AVXSize.XMM, dst, src);</span>
<span class="line-added">245         } else {</span>
<span class="line-added">246             movss(dst, src);</span>
<span class="line-added">247         }</span>
248     }
249 
250     public void movflt(AMD64Address dst, Register src) {
251         assert src.getRegisterCategory().equals(AMD64.XMM);
<a name="8" id="anc8"></a><span class="line-modified">252         if (isAVX512Register(src)) {</span>
<span class="line-added">253             VexMoveOp.VMOVSS.emit(this, AVXSize.XMM, dst, src);</span>
<span class="line-added">254         } else {</span>
<span class="line-added">255             movss(dst, src);</span>
<span class="line-added">256         }</span>
257     }
258 
259     public void movdbl(Register dst, Register src) {
260         assert dst.getRegisterCategory().equals(AMD64.XMM) &amp;&amp; src.getRegisterCategory().equals(AMD64.XMM);
261         if (UseXmmRegToRegMoveAll) {
<a name="9" id="anc9"></a><span class="line-modified">262             if (isAVX512Register(dst) || isAVX512Register(src)) {</span>
<span class="line-added">263                 VexMoveOp.VMOVAPD.emit(this, AVXSize.XMM, dst, src);</span>
<span class="line-added">264             } else {</span>
<span class="line-added">265                 movapd(dst, src);</span>
<span class="line-added">266             }</span>
267         } else {
<a name="10" id="anc10"></a><span class="line-modified">268             if (isAVX512Register(dst) || isAVX512Register(src)) {</span>
<span class="line-added">269                 VexMoveOp.VMOVSD.emit(this, AVXSize.XMM, dst, src);</span>
<span class="line-added">270             } else {</span>
<span class="line-added">271                 movsd(dst, src);</span>
<span class="line-added">272             }</span>
273         }
274     }
275 
276     public void movdbl(Register dst, AMD64Address src) {
277         assert dst.getRegisterCategory().equals(AMD64.XMM);
278         if (UseXmmLoadAndClearUpper) {
<a name="11" id="anc11"></a><span class="line-modified">279             if (isAVX512Register(dst)) {</span>
<span class="line-added">280                 VexMoveOp.VMOVSD.emit(this, AVXSize.XMM, dst, src);</span>
<span class="line-added">281             } else {</span>
<span class="line-added">282                 movsd(dst, src);</span>
<span class="line-added">283             }</span>
284         } else {
<a name="12" id="anc12"></a><span class="line-added">285             assert !isAVX512Register(dst);</span>
286             movlpd(dst, src);
287         }
288     }
289 
290     public void movdbl(AMD64Address dst, Register src) {
291         assert src.getRegisterCategory().equals(AMD64.XMM);
<a name="13" id="anc13"></a><span class="line-modified">292         if (isAVX512Register(src)) {</span>
<span class="line-added">293             VexMoveOp.VMOVSD.emit(this, AVXSize.XMM, dst, src);</span>
<span class="line-added">294         } else {</span>
<span class="line-added">295             movsd(dst, src);</span>
<span class="line-added">296         }</span>
297     }
298 
299     /**
300      * Non-atomic write of a 64-bit constant to memory. Do not use if the address might be a
301      * volatile field!
302      */
303     public final void movlong(AMD64Address dst, long src) {
304         if (NumUtil.isInt(src)) {
305             AMD64MIOp.MOV.emit(this, OperandSize.QWORD, dst, (int) src);
306         } else {
307             AMD64Address high = new AMD64Address(dst.getBase(), dst.getIndex(), dst.getScale(), dst.getDisplacement() + 4);
308             movl(dst, (int) (src &amp; 0xFFFFFFFF));
309             movl(high, (int) (src &gt;&gt; 32));
310         }
311     }
312 
313     public final void setl(ConditionFlag cc, Register dst) {
314         setb(cc, dst);
315         movzbl(dst, dst);
316     }
317 
318     public final void setq(ConditionFlag cc, Register dst) {
319         setb(cc, dst);
320         movzbq(dst, dst);
321     }
322 
323     public final void flog(Register dest, Register value, boolean base10) {
324         if (base10) {
325             fldlg2();
326         } else {
327             fldln2();
328         }
329         AMD64Address tmp = trigPrologue(value);
330         fyl2x();
331         trigEpilogue(dest, tmp);
332     }
333 
334     public final void fsin(Register dest, Register value) {
335         AMD64Address tmp = trigPrologue(value);
336         fsin();
337         trigEpilogue(dest, tmp);
338     }
339 
340     public final void fcos(Register dest, Register value) {
341         AMD64Address tmp = trigPrologue(value);
342         fcos();
343         trigEpilogue(dest, tmp);
344     }
345 
346     public final void ftan(Register dest, Register value) {
347         AMD64Address tmp = trigPrologue(value);
348         fptan();
349         fstp(0); // ftan pushes 1.0 in addition to the actual result, pop
350         trigEpilogue(dest, tmp);
351     }
352 
353     public final void fpop() {
354         ffree(0);
355         fincstp();
356     }
357 
358     private AMD64Address trigPrologue(Register value) {
359         assert value.getRegisterCategory().equals(AMD64.XMM);
360         AMD64Address tmp = new AMD64Address(AMD64.rsp);
361         subq(AMD64.rsp, AMD64Kind.DOUBLE.getSizeInBytes());
362         movdbl(tmp, value);
363         fldd(tmp);
364         return tmp;
365     }
366 
367     private void trigEpilogue(Register dest, AMD64Address tmp) {
368         assert dest.getRegisterCategory().equals(AMD64.XMM);
369         fstpd(tmp);
370         movdbl(dest, tmp);
371         addq(AMD64.rsp, AMD64Kind.DOUBLE.getSizeInBytes());
372     }
373 
374 }
<a name="14" id="anc14"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="14" type="hidden" />
</body>
</html>