vhdl work "E:\Facultate\1.2\Proiectare Logica\Lab\intercon_div_frec\intercon_div_frec.vhd"
