set_max_delay 4.0 -rise -fall -to clk1 -fall_to port* -ignore_clock_latency -probe -reset_path
