[
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "dff"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "dffn"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "R",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "sdff"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "R",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "sdffn"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "R",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "dffr"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "R",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "dffnr"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "E",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "dffe"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "E",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "dffne"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "R",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "E",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "sdffre"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "R",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "E",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "sdffnre"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "R",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "E",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "dffre"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "R",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "E",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "dffnre"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "G",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "latch"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "G",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "latchn"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "G",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "R",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "latchr"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "D",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "G",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "R",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Q",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "REG"
            }
        ],
        "topModule": "latchnr"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "acc_fir",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "dly_b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "lreset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "load_acc",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "saturate_enable",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "shift_right",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "round",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "subtract",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP_MULT"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "lreset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP_MULT_REGIN"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "lreset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP_MULT_REGOUT"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "lreset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP_MULT_REGIN_REGOUT"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "lreset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "acc_fir",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "load_acc",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "saturate_enable",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "shift_right",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "round",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "subtract",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP_MULTADD"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "lreset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "acc_fir",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "load_acc",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "saturate_enable",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "shift_right",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "round",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "subtract",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP_MULTADD_REGIN"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "lreset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "acc_fir",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "load_acc",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "saturate_enable",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "shift_right",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "round",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "subtract",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP_MULTADD_REGOUT"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "lreset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "acc_fir",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "load_acc",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "saturate_enable",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "shift_right",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "round",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "subtract",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP_MULTADD_REGIN_REGOUT"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "lreset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "load_acc",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "saturate_enable",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "shift_right",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "round",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "subtract",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP_MULTACC"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "lreset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "load_acc",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "saturate_enable",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "shift_right",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "round",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "subtract",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP_MULTACC_REGIN"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "lreset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "load_acc",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "saturate_enable",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "shift_right",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "round",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "subtract",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP_MULTACC_REGOUT"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "z",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "lreset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "feedback",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "load_acc",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_a",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "unsigned_b",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "saturate_enable",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "shift_right",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "round",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "subtract",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_DSP_MULTACC_REGIN_REGOUT"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "WEN_A1",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "WEN_B1",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "REN_A1",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "REN_B1",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "CLK_A1",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "CLK_B1",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "BE_A1",
                "range": {
                    "lsb": 0,
                    "msb": 1
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "BE_B1",
                "range": {
                    "lsb": 0,
                    "msb": 1
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "ADDR_A1",
                "range": {
                    "lsb": 0,
                    "msb": 14
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "ADDR_B1",
                "range": {
                    "lsb": 0,
                    "msb": 14
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "WDATA_A1",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "WDATA_B1",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "RDATA_A1",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "REG"
            },
            {
                "direction": "Output",
                "name": "RDATA_B1",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "REG"
            },
            {
                "direction": "Input",
                "name": "FLUSH1",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "WEN_A2",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "WEN_B2",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "REN_A2",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "REN_B2",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "CLK_A2",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "CLK_B2",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "BE_A2",
                "range": {
                    "lsb": 0,
                    "msb": 1
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "BE_B2",
                "range": {
                    "lsb": 0,
                    "msb": 1
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "ADDR_A2",
                "range": {
                    "lsb": 0,
                    "msb": 13
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "ADDR_B2",
                "range": {
                    "lsb": 0,
                    "msb": 13
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "WDATA_A2",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "WDATA_B2",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "RDATA_A2",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "REG"
            },
            {
                "direction": "Output",
                "name": "RDATA_B2",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "REG"
            },
            {
                "direction": "Input",
                "name": "FLUSH2",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "RS_TDP36K"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "A1ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 10
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "A1DATA",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "A1EN",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "B1ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 10
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "B1DATA",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "B1EN",
                "range": {
                    "lsb": 0,
                    "msb": 3
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C1ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 10
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "C1DATA",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C1EN",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "CLK1",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "CLK2",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "CLK3",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "CLK4",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "D1ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 10
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "D1DATA",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "D1EN",
                "range": {
                    "lsb": 0,
                    "msb": 3
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "E1ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 10
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "E1DATA",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "E1EN",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "F1ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 10
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "F1DATA",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "F1EN",
                "range": {
                    "lsb": 0,
                    "msb": 3
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "G1ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 10
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "G1DATA",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "G1EN",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "H1ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 10
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "H1DATA",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "H1EN",
                "range": {
                    "lsb": 0,
                    "msb": 3
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "BRAM2x18_TDP"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "A1ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 10
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "A1DATA",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "A1EN",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "B1ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 10
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "B1DATA",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "B1EN",
                "range": {
                    "lsb": 0,
                    "msb": 3
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C1ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 10
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "C1DATA",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "C1EN",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "CLK1",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "CLK2",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "D1ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 10
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "D1DATA",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "D1EN",
                "range": {
                    "lsb": 0,
                    "msb": 3
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "BRAM2x18_SDP"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "RD_ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 9
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "RD_ARST",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "RD_CLK",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "RD_DATA",
                "range": {
                    "lsb": 0,
                    "msb": 35
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "RD_EN",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "RD_SRST",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "WR_ADDR",
                "range": {
                    "lsb": 0,
                    "msb": 9
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "WR_CLK",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "WR_DATA",
                "range": {
                    "lsb": 0,
                    "msb": 35
                },
                "type": "LOGIC"
            },
            {
                "direction": "Input",
                "name": "WR_EN",
                "range": {
                    "lsb": 0,
                    "msb": 3
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "_$_mem_v2_asymmetric"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "A",
                "range": {
                    "lsb": 0,
                    "msb": -1
                },
                "type": "LOGIC"
            },
            {
                "direction": "Output",
                "name": "Y",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "LOGIC"
            }
        ],
        "topModule": "$lut"
    },
    {
        "ports": [
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "weA",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "weB",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "addrA",
                "range": {
                    "lsb": 0,
                    "msb": 9
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "addrB",
                "range": {
                    "lsb": 0,
                    "msb": 9
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "dinA",
                "range": {
                    "lsb": 0,
                    "msb": 31
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "dinB",
                "range": {
                    "lsb": 0,
                    "msb": 31
                },
                "type": "WIRE"
            },
            {
                "direction": "Output",
                "name": "doutA",
                "range": {
                    "lsb": 0,
                    "msb": 31
                },
                "type": "WIRE"
            },
            {
                "direction": "Output",
                "name": "doutB",
                "range": {
                    "lsb": 0,
                    "msb": 31
                },
                "type": "WIRE"
            }
        ],
        "topModule": "ram_dsp_mix_random"
    }
]
