// Seed: 2600610656
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1,
    output tri0 id_2,
    input  wire id_3,
    input  wire id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
program module_2 (
    output logic id_0,
    input  logic id_1
);
  always @(1 or posedge id_1) begin
    id_0 <= id_1;
  end
  wire id_3;
  wire id_4;
  always @(posedge 1 * 1 or 1'h0) id_3 = id_3;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4
  );
endprogram
