

================================================================
== Vivado HLS Report for 'fmul_2'
================================================================
* Date:           Wed May 31 17:58:42 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        curve25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  154|  154|  154|  154|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |                       |            |  Latency  |  Interval | Pipeline|
        |        Instance       |   Module   | min | max | min | max |   Type  |
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |grp_fproduct_2_fu_299  |fproduct_2  |  100|  100|  100|  100|   none  |
        +-----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   15|   15|         3|          -|          -|     5|    no    |
        |- Loop 2  |   20|   20|         2|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    2226|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      3|    2717|    1162|    -|
|Memory           |        4|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     446|    -|
|Register         |        -|      -|     835|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      3|    3552|    3834|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+------+------+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------+------------+---------+-------+------+------+
    |grp_fproduct_2_fu_299  |fproduct_2  |        0|      3|  2717|  1162|
    +-----------------------+------------+---------+-------+------+------+
    |Total                  |            |        0|      3|  2717|  1162|
    +-----------------------+------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+-----------+---------+---+----+------+-----+------+-------------+
    | Memory|   Module  | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------+---------+---+----+------+-----+------+-------------+
    |t_U    |fsquare_t  |        4|  0|   0|    19|   64|     1|         1216|
    +-------+-----------+---------+---+----+------+-----+------+-------------+
    |Total  |           |        4|  0|   0|    19|   64|     1|         1216|
    +-------+-----------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_309_p2                  |     +    |      0|  0|  64|          64|          64|
    |i_6_fu_768_p2                  |     +    |      0|  0|  12|           4|           1|
    |i_fu_600_p2                    |     +    |      0|  0|  12|           4|           2|
    |tmp11_fu_423_p2                |     +    |      0|  0|  71|          64|          64|
    |tmp13_fu_447_p2                |     +    |      0|  0|  71|          64|          64|
    |tmp15_fu_471_p2                |     +    |      0|  0|  71|          64|          64|
    |tmp17_fu_495_p2                |     +    |      0|  0|  71|          64|          64|
    |tmp19_fu_519_p2                |     +    |      0|  0|  71|          64|          64|
    |tmp21_fu_689_p2                |     +    |      0|  0|  71|          64|          64|
    |tmp22_fu_695_p2                |     +    |      0|  0|  64|          64|          64|
    |tmp3_fu_327_p2                 |     +    |      0|  0|  71|          64|          64|
    |tmp5_fu_351_p2                 |     +    |      0|  0|  71|          64|          64|
    |tmp7_fu_375_p2                 |     +    |      0|  0|  71|          64|          64|
    |tmp9_fu_399_p2                 |     +    |      0|  0|  71|          64|          64|
    |tmp_1064_i14_i_fu_723_p2       |     +    |      0|  0|  71|          64|          64|
    |tmp_1064_i_i_fu_569_p2         |     +    |      0|  0|  71|          64|          64|
    |tmp_1066_i_i_fu_635_p2         |     +    |      0|  0|  71|          64|          64|
    |tmp_325_i_fu_333_p2            |     +    |      0|  0|  64|          64|          64|
    |tmp_330_i_fu_357_p2            |     +    |      0|  0|  64|          64|          64|
    |tmp_335_i_fu_381_p2            |     +    |      0|  0|  64|          64|          64|
    |tmp_340_i_fu_405_p2            |     +    |      0|  0|  64|          64|          64|
    |tmp_345_i_fu_429_p2            |     +    |      0|  0|  64|          64|          64|
    |tmp_350_i_fu_453_p2            |     +    |      0|  0|  64|          64|          64|
    |tmp_355_i_fu_477_p2            |     +    |      0|  0|  64|          64|          64|
    |tmp_360_i_fu_501_p2            |     +    |      0|  0|  64|          64|          64|
    |tmp_365_i_fu_525_p2            |     +    |      0|  0|  64|          64|          64|
    |tmp_374_i_fu_670_p2            |     +    |      0|  0|  71|          64|          64|
    |tmp_382_i_fu_755_p2            |     +    |      0|  0|  71|          64|          64|
    |v_assign_9_fu_614_p2           |     +    |      0|  0|  71|          64|          64|
    |v_assign_s_fu_701_p2           |     +    |      0|  0|  64|          64|          64|
    |tmp_367_i_fu_593_p2            |     -    |      0|  0|  71|          64|          64|
    |tmp_372_i_fu_663_p2            |     -    |      0|  0|  71|          64|          64|
    |tmp_381_i_fu_749_p2            |     -    |      0|  0|  71|          64|          64|
    |exitcond_i_fu_762_p2           |   icmp   |      0|  0|   2|           4|           4|
    |tmp_i_fu_531_p2                |   icmp   |      0|  0|   2|           4|           4|
    |tmp_368_i_fu_542_p2            |    or    |      0|  0|   4|           4|           1|
    |tmp_i10_i_cast_cast_fu_627_p3  |  select  |      0|  0|  25|           1|          25|
    |tmp_i13_i_cast_cast_fu_715_p3  |  select  |      0|  0|  26|           1|          26|
    |tmp_i_i_cast_cast_fu_561_p3    |  select  |      0|  0|  26|           1|          26|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|2226|        2007|        2073|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  113|         24|    1|         24|
    |i_i3_reg_288  |    9|          2|    4|          8|
    |i_i_reg_276   |    9|          2|    4|          8|
    |t_address0    |  101|         21|    5|        105|
    |t_address1    |   93|         19|    5|         95|
    |t_ce0         |   15|          3|    1|          3|
    |t_d0          |   50|         11|   64|        704|
    |t_d1          |   41|          8|   64|        512|
    |t_we0         |   15|          3|    1|          3|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  446|         93|  149|       1462|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  23|   0|   23|          0|
    |ap_reg_grp_fproduct_2_fu_299_ap_start  |   1|   0|    1|          0|
    |i_6_reg_968                            |   4|   0|    4|          0|
    |i_i3_reg_288                           |   4|   0|    4|          0|
    |i_i_reg_276                            |   4|   0|    4|          0|
    |i_reg_944                              |   4|   0|    4|          0|
    |t_addr_78_reg_923                      |   4|   0|    5|          1|
    |t_addr_79_reg_928                      |   3|   0|    5|          2|
    |t_addr_80_reg_949                      |   4|   0|    5|          1|
    |t_load_88_reg_939                      |  64|   0|   64|          0|
    |tmp_325_i_reg_790                      |  64|   0|   64|          0|
    |tmp_330_i_reg_805                      |  64|   0|   64|          0|
    |tmp_335_i_reg_821                      |  64|   0|   64|          0|
    |tmp_340_i_reg_836                      |  64|   0|   64|          0|
    |tmp_345_i_reg_852                      |  64|   0|   64|          0|
    |tmp_350_i_reg_867                      |  64|   0|   64|          0|
    |tmp_355_i_reg_883                      |  64|   0|   64|          0|
    |tmp_360_i_reg_904                      |  64|   0|   64|          0|
    |tmp_365_i_reg_915                      |  64|   0|   64|          0|
    |tmp_397_i16_i_reg_959                  |  38|   0|   38|          0|
    |tmp_397_i_i_reg_934                    |  38|   0|   38|          0|
    |tmp_i4_reg_973                         |   4|   0|   64|         60|
    |v_assign_s_reg_954                     |  64|   0|   64|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 835|   0|  899|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    fmul.2    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    fmul.2    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    fmul.2    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    fmul.2    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    fmul.2    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    fmul.2    | return value |
|output_r_address0  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   64|  ap_memory |   output_r   |     array    |
|in_r_address0      | out |    4|  ap_memory |     in_r     |     array    |
|in_r_ce0           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0            |  in |   64|  ap_memory |     in_r     |     array    |
|in2_address0       | out |    4|  ap_memory |      in2     |     array    |
|in2_ce0            | out |    1|  ap_memory |      in2     |     array    |
|in2_q0             |  in |   64|  ap_memory |      in2     |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

