
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v' to AST representation.
Generating RTLIL representation for module `\eltwise_cu'.
Generating RTLIL representation for module `\pe_array'.
Generating RTLIL representation for module `\processing_element'.
Generating RTLIL representation for module `\seq_sub'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:779: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:781: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:783: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\seq_add'.
Generating RTLIL representation for module `\seq_mul'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\output_logic'.
Generating RTLIL representation for module `\input_logic'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: input_logic         
root of   0 design levels: output_logic        
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: seq_mul             
root of   2 design levels: seq_add             
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: seq_sub             
root of   3 design levels: processing_element  
root of   4 design levels: pe_array            
root of   5 design levels: eltwise_cu          
Automatically selected eltwise_cu as design top module.

2.2. Analyzing design hierarchy..
Top module:  \eltwise_cu
Used module:     \pe_array
Used module:         \processing_element
Used module:             \seq_sub
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:             \seq_add
Used module:             \seq_mul
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:     \output_logic
Used module:     \input_logic

2.3. Analyzing design hierarchy..
Top module:  \eltwise_cu
Used module:     \pe_array
Used module:         \processing_element
Used module:             \seq_sub
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:             \seq_add
Used module:             \seq_mul
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:     \output_logic
Used module:     \input_logic
Removed 0 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1705$222 in module input_logic.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1686$217 in module input_logic.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1649$187 in module input_logic.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1627$181 in module input_logic.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1548$174 in module output_logic.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1263$142 in module FPMult_16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1181$141 in module seq_mul.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1164$140 in module seq_mul.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1140$139 in module seq_add.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1123$138 in module seq_add.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:980$106 in module FPAddSub_AlignShift1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:980$106 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:964$101 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:918$100 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:918$100 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:789$76 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:789$76 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:774$75 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:774$75 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:461$29 in module FPAddSub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:283$28 in module seq_sub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:263$27 in module seq_sub.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:98$14 in module eltwise_cu.
Removed a total of 5 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 26 redundant assignments.
Promoted 5 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1705$222'.
     1/1: $0\b_mem_access_counter[7:0]
Creating decoders for process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1686$217'.
     1/2: $0\b_mem_access[0:0]
     2/2: $0\b_addr[9:0]
Creating decoders for process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1649$187'.
     1/1: $0\a_mem_access_counter[7:0]
Creating decoders for process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1627$181'.
     1/3: $0\a_mem_access[0:0]
     2/3: $0\iterations[7:0]
     3/3: $0\a_addr[9:0]
Creating decoders for process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1548$174'.
     1/4: $0\cnt[7:0]
     2/4: $0\c_data_available[0:0]
     3/4: $0\c_addr[9:0]
     4/4: $0\c_data_out[63:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1263$142'.
     1/5: $0\pipe_4[20:0]
     2/5: $0\pipe_3[40:0]
     3/5: $0\pipe_2[22:0]
     4/5: $0\pipe_1[58:0]
     5/5: $0\pipe_0[31:0]
Creating decoders for process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1181$141'.
     1/1: $0\mul_out_temp_reg[15:0]
Creating decoders for process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1164$140'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1140$139'.
     1/1: $0\sum_out_temp_reg[15:0]
Creating decoders for process `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1123$138'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:980$106'.
     1/11: $0\Lvl2[10:0] [10:7]
     2/11: $0\Lvl2[10:0] [4]
     3/11: $0\Lvl2[10:0] [3]
     4/11: $0\Lvl2[10:0] [2]
     5/11: $0\Lvl2[10:0] [5]
     6/11: $0\Lvl2[10:0] [1]
     7/11: $0\Lvl2[10:0] [0]
     8/11: $0\Lvl2[10:0] [6]
     9/11: $3\i[31:0]
    10/11: $2\i[31:0]
    11/11: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:964$101'.
     1/1: $0\Lvl1[10:0]
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:918$100'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [8]
     3/12: $0\Lvl3[10:0] [9]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:851$90'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:789$76'.
     1/18: $0\Lvl3[16:0] [2]
     2/18: $0\Lvl3[16:0] [0]
     3/18: $0\Lvl3[16:0] [1]
     4/18: $0\Lvl3[16:0] [3]
     5/18: $0\Lvl3[16:0] [4]
     6/18: $0\Lvl3[16:0] [5]
     7/18: $0\Lvl3[16:0] [6]
     8/18: $0\Lvl3[16:0] [7]
     9/18: $0\Lvl3[16:0] [8]
    10/18: $0\Lvl3[16:0] [9]
    11/18: $0\Lvl3[16:0] [10]
    12/18: $0\Lvl3[16:0] [11]
    13/18: $0\Lvl3[16:0] [12]
    14/18: $0\Lvl3[16:0] [13]
    15/18: $0\Lvl3[16:0] [14]
    16/18: $0\Lvl3[16:0] [15]
    17/18: $0\Lvl3[16:0] [16]
    18/18: $3\i[31:0]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:774$75'.
     1/5: $0\Lvl2[16:0] [16:12]
     2/5: $0\Lvl2[16:0] [11:8]
     3/5: $0\Lvl2[16:0] [3:0]
     4/5: $1\i[31:0]
     5/5: $0\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:461$29'.
     1/4: $0\pipe_8[35:0]
     2/4: $0\pipe_5[32:0]
     3/4: $0\pipe_3[39:0]
     4/4: $0\pipe_1[47:0]
Creating decoders for process `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:283$28'.
     1/1: $0\sub_out_temp_reg[15:0]
Creating decoders for process `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:263$27'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\eltwise_cu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:98$14'.
     1/2: $0\clk_cnt[31:0]
     2/2: $0\done_eltwise_op[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:980$106'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:980$106': $auto$proc_dlatch.cc:427:proc_dlatch$709
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:964$101'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:918$100'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:918$100': $auto$proc_dlatch.cc:427:proc_dlatch$718
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:851$90'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:789$76'.
Latch inferred for signal `\FPAddSub_NormalizeShift1.\i' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:789$76': $auto$proc_dlatch.cc:427:proc_dlatch$727
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [3:0]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:774$75'.
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [7:4]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:774$75': $auto$proc_dlatch.cc:427:proc_dlatch$750
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [11:8]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:774$75': $auto$proc_dlatch.cc:427:proc_dlatch$767
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [16:12]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:774$75': $auto$proc_dlatch.cc:427:proc_dlatch$778
Latch inferred for signal `\FPAddSub_NormalizeShift1.\i' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:774$75': $auto$proc_dlatch.cc:427:proc_dlatch$787

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\input_logic.\b_mem_access_counter' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1705$222'.
  created $dff cell `$procdff$788' with positive edge clock.
Creating register for signal `\input_logic.\b_addr' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1686$217'.
  created $dff cell `$procdff$789' with positive edge clock.
Creating register for signal `\input_logic.\b_mem_access' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1686$217'.
  created $dff cell `$procdff$790' with positive edge clock.
Creating register for signal `\input_logic.\a_mem_access_counter' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1649$187'.
  created $dff cell `$procdff$791' with positive edge clock.
Creating register for signal `\input_logic.\a_addr' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1627$181'.
  created $dff cell `$procdff$792' with positive edge clock.
Creating register for signal `\input_logic.\iterations' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1627$181'.
  created $dff cell `$procdff$793' with positive edge clock.
Creating register for signal `\input_logic.\a_mem_access' using process `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1627$181'.
  created $dff cell `$procdff$794' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1548$174'.
  created $dff cell `$procdff$795' with positive edge clock.
Creating register for signal `\output_logic.\c_addr' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1548$174'.
  created $dff cell `$procdff$796' with positive edge clock.
Creating register for signal `\output_logic.\c_data_available' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1548$174'.
  created $dff cell `$procdff$797' with positive edge clock.
Creating register for signal `\output_logic.\cnt' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1548$174'.
  created $dff cell `$procdff$798' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_1' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1263$142'.
  created $dff cell `$procdff$799' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_2' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1263$142'.
  created $dff cell `$procdff$800' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_3' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1263$142'.
  created $dff cell `$procdff$801' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_4' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1263$142'.
  created $dff cell `$procdff$802' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_0' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1263$142'.
  created $dff cell `$procdff$803' with positive edge clock.
Creating register for signal `\seq_mul.\mul_out_temp_reg' using process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1181$141'.
  created $dff cell `$procdff$804' with positive edge clock.
Creating register for signal `\seq_mul.\a_flopped' using process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1164$140'.
  created $dff cell `$procdff$805' with positive edge clock.
Creating register for signal `\seq_mul.\b_flopped' using process `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1164$140'.
  created $dff cell `$procdff$806' with positive edge clock.
Creating register for signal `\seq_add.\sum_out_temp_reg' using process `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1140$139'.
  created $dff cell `$procdff$807' with positive edge clock.
Creating register for signal `\seq_add.\a_flopped' using process `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1123$138'.
  created $dff cell `$procdff$808' with positive edge clock.
Creating register for signal `\seq_add.\b_flopped' using process `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1123$138'.
  created $dff cell `$procdff$809' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_1' using process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:461$29'.
  created $dff cell `$procdff$810' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_3' using process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:461$29'.
  created $dff cell `$procdff$811' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_5' using process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:461$29'.
  created $dff cell `$procdff$812' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_8' using process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:461$29'.
  created $dff cell `$procdff$813' with positive edge clock.
Creating register for signal `\seq_sub.\sub_out_temp_reg' using process `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:283$28'.
  created $dff cell `$procdff$814' with positive edge clock.
Creating register for signal `\seq_sub.\a_flopped' using process `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:263$27'.
  created $dff cell `$procdff$815' with positive edge clock.
Creating register for signal `\seq_sub.\b_flopped' using process `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:263$27'.
  created $dff cell `$procdff$816' with positive edge clock.
Creating register for signal `\eltwise_cu.\done_eltwise_op' using process `\eltwise_cu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:98$14'.
  created $dff cell `$procdff$817' with positive edge clock.
Creating register for signal `\eltwise_cu.\clk_cnt' using process `\eltwise_cu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:98$14'.
  created $dff cell `$procdff$818' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1705$222'.
Removing empty process `input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1705$222'.
Found and cleaned up 2 empty switches in `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1686$217'.
Removing empty process `input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1686$217'.
Found and cleaned up 2 empty switches in `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1649$187'.
Removing empty process `input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1649$187'.
Found and cleaned up 2 empty switches in `\input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1627$181'.
Removing empty process `input_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1627$181'.
Found and cleaned up 2 empty switches in `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1548$174'.
Removing empty process `output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1548$174'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1263$142'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1263$142'.
Found and cleaned up 1 empty switch in `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1181$141'.
Removing empty process `seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1181$141'.
Found and cleaned up 1 empty switch in `\seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1164$140'.
Removing empty process `seq_mul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1164$140'.
Found and cleaned up 1 empty switch in `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1140$139'.
Removing empty process `seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1140$139'.
Found and cleaned up 1 empty switch in `\seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1123$138'.
Removing empty process `seq_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1123$138'.
Found and cleaned up 3 empty switches in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:980$106'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:980$106'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:964$101'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:964$101'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:918$100'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:918$100'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:851$90'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:789$76'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:789$76'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:774$75'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:774$75'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:461$29'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:461$29'.
Found and cleaned up 1 empty switch in `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:283$28'.
Removing empty process `seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:283$28'.
Found and cleaned up 1 empty switch in `\seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:263$27'.
Removing empty process `seq_sub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:263$27'.
Found and cleaned up 3 empty switches in `\eltwise_cu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:98$14'.
Removing empty process `eltwise_cu.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:98$14'.
Cleaned up 28 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module input_logic.
<suppressed ~10 debug messages>
Optimizing module output_logic.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module seq_mul.
Optimizing module seq_add.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~56 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~47 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module seq_sub.
Optimizing module processing_element.
<suppressed ~1 debug messages>
Optimizing module pe_array.
Optimizing module eltwise_cu.
<suppressed ~3 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module input_logic.
Optimizing module output_logic.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module seq_mul.
Optimizing module seq_add.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module seq_sub.
Optimizing module processing_element.
Optimizing module pe_array.
Optimizing module eltwise_cu.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\input_logic'.
<suppressed ~21 debug messages>
Finding identical cells in module `\output_logic'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\seq_add'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~120 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~246 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\seq_sub'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\pe_array'.
Finding identical cells in module `\eltwise_cu'.
<suppressed ~6 debug messages>
Removed a total of 187 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \input_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1352$144: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1352$144: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $procmux$412.
    dead port 2/5 on $pmux $procmux$412.
    dead port 3/5 on $pmux $procmux$412.
    dead port 4/5 on $pmux $procmux$412.
    dead port 5/5 on $pmux $procmux$412.
    dead port 1/5 on $pmux $procmux$368.
    dead port 2/5 on $pmux $procmux$368.
    dead port 3/5 on $pmux $procmux$368.
    dead port 4/5 on $pmux $procmux$368.
    dead port 5/5 on $pmux $procmux$368.
    dead port 1/5 on $pmux $procmux$423.
    dead port 2/5 on $pmux $procmux$423.
    dead port 3/5 on $pmux $procmux$423.
    dead port 4/5 on $pmux $procmux$423.
    dead port 5/5 on $pmux $procmux$423.
    dead port 1/3 on $pmux $procmux$434.
    dead port 2/3 on $pmux $procmux$434.
    dead port 3/3 on $pmux $procmux$434.
    dead port 1/5 on $pmux $procmux$390.
    dead port 2/5 on $pmux $procmux$390.
    dead port 3/5 on $pmux $procmux$390.
    dead port 4/5 on $pmux $procmux$390.
    dead port 5/5 on $pmux $procmux$390.
    dead port 1/5 on $pmux $procmux$357.
    dead port 2/5 on $pmux $procmux$357.
    dead port 3/5 on $pmux $procmux$357.
    dead port 4/5 on $pmux $procmux$357.
    dead port 5/5 on $pmux $procmux$357.
    dead port 1/5 on $pmux $procmux$401.
    dead port 2/5 on $pmux $procmux$401.
    dead port 3/5 on $pmux $procmux$401.
    dead port 4/5 on $pmux $procmux$401.
    dead port 5/5 on $pmux $procmux$401.
    dead port 1/5 on $pmux $procmux$379.
    dead port 2/5 on $pmux $procmux$379.
    dead port 3/5 on $pmux $procmux$379.
    dead port 4/5 on $pmux $procmux$379.
    dead port 5/5 on $pmux $procmux$379.
    dead port 1/5 on $pmux $procmux$346.
    dead port 2/5 on $pmux $procmux$346.
    dead port 3/5 on $pmux $procmux$346.
    dead port 4/5 on $pmux $procmux$346.
    dead port 5/5 on $pmux $procmux$346.
    dead port 1/2 on $mux $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:974$105.
    dead port 2/2 on $mux $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:974$105.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_sub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe_array..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \eltwise_cu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$657: \done_eltwise_op -> 1'0
  Analyzing evaluation results.
Removed 45 multiplexer ports.
<suppressed ~94 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \input_logic.
  Optimizing cells in module \output_logic.
    New ctrl vector for $mux cell $procmux$290: { }
  Optimizing cells in module \output_logic.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \seq_mul.
  Optimizing cells in module \seq_add.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$464: { $procmux$513_CMP $procmux$512_CMP $auto$opt_reduce.cc:134:opt_mux$820 }
    New ctrl vector for $pmux cell $procmux$509: { }
    New ctrl vector for $pmux cell $procmux$454: { $procmux$513_CMP $auto$opt_reduce.cc:134:opt_mux$822 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$622: $auto$opt_reduce.cc:134:opt_mux$824
    New ctrl vector for $pmux cell $procmux$617: { }
    New ctrl vector for $pmux cell $procmux$612: { $procmux$625_CMP $auto$opt_reduce.cc:134:opt_mux$826 }
    New ctrl vector for $pmux cell $procmux$609: $procmux$623_CMP
    New ctrl vector for $pmux cell $procmux$524: { $procmux$603_CMP $procmux$602_CMP $auto$opt_reduce.cc:134:opt_mux$828 }
    New ctrl vector for $pmux cell $procmux$519: { $procmux$603_CMP $auto$opt_reduce.cc:134:opt_mux$830 }
    New ctrl vector for $pmux cell $procmux$599: { }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \seq_sub.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \pe_array.
  Optimizing cells in module \eltwise_cu.
    New ctrl vector for $mux cell $procmux$657: { }
    New ctrl vector for $mux cell $procmux$648: { }
    New ctrl vector for $mux cell $procmux$651: { }
  Optimizing cells in module \eltwise_cu.
Performed a total of 14 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\input_logic'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\seq_add'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\seq_sub'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\pe_array'.
Finding identical cells in module `\eltwise_cu'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$789 ($dff) from module input_logic (D = $procmux$266_Y, Q = \b_addr).
Adding SRST signal on $procdff$790 ($dff) from module input_logic (D = $procmux$258_Y, Q = \b_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$834 ($sdff) from module input_logic (D = 1'1, Q = \b_mem_access).
Adding SRST signal on $procdff$791 ($dff) from module input_logic (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1654$191_Y [7:0], Q = \a_mem_access_counter, rval = 8'00000000).
Adding SRST signal on $procdff$793 ($dff) from module input_logic (D = $procmux$279_Y, Q = \iterations, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$841 ($sdff) from module input_logic (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1641$186_Y [7:0], Q = \iterations).
Adding EN signal on $procdff$792 ($dff) from module input_logic (D = $procmux$287_Y, Q = \a_addr).
Adding SRST signal on $procdff$788 ($dff) from module input_logic (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v:1710$226_Y [7:0], Q = \b_mem_access_counter, rval = 8'00000000).
Adding SRST signal on $procdff$794 ($dff) from module input_logic (D = $procmux$274_Y, Q = \a_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$851 ($sdff) from module input_logic (D = 1'1, Q = \a_mem_access).
Adding SRST signal on $procdff$798 ($dff) from module output_logic (D = $procmux$290_Y, Q = \cnt, rval = 8'00000000).
Adding SRST signal on $procdff$797 ($dff) from module output_logic (D = $procmux$296_Y, Q = \c_data_available, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$854 ($sdff) from module output_logic (D = 1'1, Q = \c_data_available).
Adding SRST signal on $procdff$795 ($dff) from module output_logic (D = $procmux$308_Y, Q = \c_data_out, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$856 ($sdff) from module output_logic (D = { \out3 \out2 \out1 \out0 }, Q = \c_data_out).
Adding EN signal on $procdff$796 ($dff) from module output_logic (D = $procmux$305_Y, Q = \c_addr).
Adding SRST signal on $procdff$799 ($dff) from module FPMult_16 (D = { \pipe_0 [25:16] \pipe_0 [8:0] \Sa \Sb \Ea \Eb \Mp \InputExc }, Q = \pipe_1 [57:0], rval = 58'0000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$800 ($dff) from module FPMult_16 (D = { \pipe_1 [4:0] \GRS \Sp \NormE \NormM }, Q = \pipe_2, rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$801 ($dff) from module FPMult_16 (D = { \pipe_2 [22:16] \RoundE \RoundEP \RoundM \RoundMP }, Q = \pipe_3, rval = 41'00000000000000000000000000000000000000000).
Adding SRST signal on $procdff$802 ($dff) from module FPMult_16 (D = { \Z_int \Flags_int }, Q = \pipe_4, rval = 21'000000000000000000000).
Adding SRST signal on $procdff$803 ($dff) from module FPMult_16 (D = { \a \b }, Q = \pipe_0, rval = 0).
Adding SRST signal on $procdff$804 ($dff) from module seq_mul (D = \mul_out_temp, Q = \mul_out_temp_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$805 ($dff) from module seq_mul (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$806 ($dff) from module seq_mul (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$807 ($dff) from module seq_add (D = \sum_out_temp, Q = \sum_out_temp_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$808 ($dff) from module seq_add (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$809 ($dff) from module seq_add (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 16 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 17 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 18 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 19 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 20 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 21 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 22 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 23 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 24 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 25 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 26 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 27 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 28 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 29 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 30 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 31 on $auto$proc_dlatch.cc:427:proc_dlatch$709 ($dlatch) from module FPAddSub_AlignShift1.
Adding SRST signal on $procdff$810 ($dff) from module FPAddSub (D = { \Opout_0 \Aout_0 \Bout_0 \Sa_0 \Sb_0 \ShiftDet_0 \InputExc_0 }, Q = \pipe_1, rval = 48'000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$811 ($dff) from module FPAddSub (D = { \pipe_1 [47] \pipe_1 [16:15] \MaxAB_1 \CExp_1 \Shift_1 \Mmax_1 \pipe_1 [4:0] \MminS_2 }, Q = \pipe_3, rval = 40'0000000000000000000000000000000000000000).
Adding SRST signal on $procdff$812 ($dff) from module FPAddSub (D = { \pipe_3 [39] \PSgn_4 \Opr_4 \pipe_3 [38:31] \pipe_3 [15:11] \Sum_4 }, Q = \pipe_5, rval = 33'000000000000000000000000000000000).
Adding SRST signal on $procdff$813 ($dff) from module FPAddSub (D = { \FG_8 \pipe_5 [32:31] \pipe_5 [29:17] \NormM_8 \NormE_8 \ZeroSum_8 \NegE_8 \R_8 \S_8 }, Q = \pipe_8, rval = 36'000000000000000000000000000000000000).
Adding SRST signal on $procdff$814 ($dff) from module seq_sub (D = \sub_out_temp, Q = \sub_out_temp_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$815 ($dff) from module seq_sub (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$816 ($dff) from module seq_sub (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$817 ($dff) from module eltwise_cu (D = $procmux$660_Y, Q = \done_eltwise_op, rval = 1'0).
Adding SRST signal on $procdff$818 ($dff) from module eltwise_cu (D = $procmux$651_Y, Q = \clk_cnt, rval = 0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \input_logic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \seq_mul..
Finding unused cells or wires in module \seq_add..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \seq_sub..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \pe_array..
Finding unused cells or wires in module \eltwise_cu..
Removed 49 unused cells and 527 unused wires.
<suppressed ~80 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module eltwise_cu.
Optimizing module input_logic.
<suppressed ~2 debug messages>
Optimizing module output_logic.
<suppressed ~1 debug messages>
Optimizing module pe_array.
Optimizing module processing_element.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module seq_sub.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_cu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \input_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe_array..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \eltwise_cu.
  Optimizing cells in module \input_logic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \pe_array.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \seq_add.
  Optimizing cells in module \seq_mul.
  Optimizing cells in module \seq_sub.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\eltwise_cu'.
Finding identical cells in module `\input_logic'.
<suppressed ~12 debug messages>
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\pe_array'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\seq_add'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\seq_sub'.
Removed a total of 4 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \eltwise_cu..
Finding unused cells or wires in module \input_logic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \pe_array..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \seq_add..
Finding unused cells or wires in module \seq_mul..
Finding unused cells or wires in module \seq_sub..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module eltwise_cu.
Optimizing module input_logic.
Optimizing module output_logic.
Optimizing module pe_array.
Optimizing module processing_element.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module seq_sub.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_cu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \input_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe_array..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \eltwise_cu.
  Optimizing cells in module \input_logic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \pe_array.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \seq_add.
  Optimizing cells in module \seq_mul.
  Optimizing cells in module \seq_sub.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\eltwise_cu'.
Finding identical cells in module `\input_logic'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\pe_array'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\seq_add'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\seq_sub'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \eltwise_cu..
Finding unused cells or wires in module \input_logic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \pe_array..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \seq_add..
Finding unused cells or wires in module \seq_mul..
Finding unused cells or wires in module \seq_sub..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module eltwise_cu.
Optimizing module input_logic.
Optimizing module output_logic.
Optimizing module pe_array.
Optimizing module processing_element.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module seq_sub.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            590
   Number of public wires:          45
   Number of public wire bits:     590
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdff                         157

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 11
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mux                           11
     $not                            1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 13
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 26
   Number of wire bits:            175
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $and                            3
     $dlatch                        13
     $eq                            12
     $logic_not                      4
     $mux                            8
     $not                            3
     $pmux                          21
     $reduce_or                     10

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 36
   Number of wire bits:            130
   Number of public wires:          20
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            343
   Number of public wires:          27
   Number of public wire bits:     343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff                         175

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            119
   Number of public wires:           7
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub                           70

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== eltwise_cu ===

   Number of wires:                 39
   Number of wire bits:            600
   Number of public wires:          33
   Number of public wire bits:     532
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                           64
     $eq                            32
     $logic_or                       1
     $mux                            1
     $not                            1
     $sdff                          33

=== input_logic ===

   Number of wires:                 82
   Number of wire bits:            733
   Number of public wires:          27
   Number of public wire bits:     367
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     $add                          160
     $and                          256
     $dffe                          20
     $eq                            64
     $ge                            64
     $le                            32
     $logic_and                      8
     $logic_or                       7
     $mux                           42
     $not                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                          16
     $sdffe                          9

=== output_logic ===

   Number of wires:                 21
   Number of wire bits:            249
   Number of public wires:          13
   Number of public wire bits:     161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $add                           64
     $dffe                          10
     $gt                            32
     $mux                           20
     $not                            1
     $or                             1
     $reduce_bool                    2
     $sdff                           8
     $sdffe                         65

=== pe_array ===

   Number of wires:                 17
   Number of wire bits:            198
   Number of public wires:          17
   Number of public wire bits:     198
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $or                             1

=== processing_element ===

   Number of wires:                 12
   Number of wire bits:            118
   Number of public wires:           9
   Number of public wire bits:     100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                             2
     $logic_not                      2
     $mux                           32

=== seq_add ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                          48

=== seq_mul ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                          48

=== seq_sub ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                          48

=== design hierarchy ===

   eltwise_cu                        1
     input_logic                     0
     output_logic                    0
     pe_array                        0
       processing_element            0
         seq_add                     0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
         seq_mul                     0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
         seq_sub                     0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0

   Number of wires:                 39
   Number of wire bits:            600
   Number of public wires:          33
   Number of public wire bits:     532
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                           64
     $eq                            32
     $logic_or                       1
     $mux                            1
     $not                            1
     $sdff                          33

Warnings: 2 unique messages, 96 total
End of script. Logfile hash: 4cdc119f36, CPU: user 0.48s system 0.01s, MEM: 18.75 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 22% 2x read_verilog (0 sec), 20% 5x opt_expr (0 sec), ...
