
blindaid_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b18  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08003db0  08003db0  00004db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003de4  08003de4  0000502c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003de4  08003de4  00004de4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003dec  08003dec  0000502c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003dec  08003dec  00004dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003df0  08003df0  00004df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  24000000  08003df4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  2400002c  08003e20  0000502c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240000f8  08003e20  000050f8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000502c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fec6  00000000  00000000  0000505a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fd0  00000000  00000000  00014f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b68  00000000  00000000  00016ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008b9  00000000  00000000  00017a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003989c  00000000  00000000  00018311  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ef95  00000000  00000000  00051bad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017bd69  00000000  00000000  00060b42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dc8ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e60  00000000  00000000  001dc8f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  001df750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400002c 	.word	0x2400002c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08003d98 	.word	0x08003d98

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000030 	.word	0x24000030
 80002d4:	08003d98 	.word	0x08003d98

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000796:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800079a:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 800079c:	bf00      	nop
 800079e:	4b34      	ldr	r3, [pc, #208]	@ (8000870 <main+0xe0>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d004      	beq.n	80007b4 <main+0x24>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	1e5a      	subs	r2, r3, #1
 80007ae:	607a      	str	r2, [r7, #4]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	dcf4      	bgt.n	800079e <main+0xe>
  if ( timeout < 0 )
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	da01      	bge.n	80007be <main+0x2e>
  {
  Error_Handler();
 80007ba:	f000 f96f 	bl	8000a9c <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007be:	f000 fbb7 	bl	8000f30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c2:	f000 f859 	bl	8000878 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80007c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000870 <main+0xe0>)
 80007c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007cc:	4a28      	ldr	r2, [pc, #160]	@ (8000870 <main+0xe0>)
 80007ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007d6:	4b26      	ldr	r3, [pc, #152]	@ (8000870 <main+0xe0>)
 80007d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80007e4:	2000      	movs	r0, #0
 80007e6:	f000 ff9d 	bl	8001724 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80007ea:	2100      	movs	r1, #0
 80007ec:	2000      	movs	r0, #0
 80007ee:	f000 ffb3 	bl	8001758 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80007f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007f6:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80007f8:	bf00      	nop
 80007fa:	4b1d      	ldr	r3, [pc, #116]	@ (8000870 <main+0xe0>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000802:	2b00      	cmp	r3, #0
 8000804:	d104      	bne.n	8000810 <main+0x80>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	1e5a      	subs	r2, r3, #1
 800080a:	607a      	str	r2, [r7, #4]
 800080c:	2b00      	cmp	r3, #0
 800080e:	dcf4      	bgt.n	80007fa <main+0x6a>
if ( timeout < 0 )
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b00      	cmp	r3, #0
 8000814:	da01      	bge.n	800081a <main+0x8a>
{
Error_Handler();
 8000816:	f000 f941 	bl	8000a9c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800081a:	f000 f897 	bl	800094c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800081e:	2000      	movs	r0, #0
 8000820:	f000 f9be 	bl	8000ba0 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000824:	2001      	movs	r0, #1
 8000826:	f000 f9bb 	bl	8000ba0 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800082a:	2002      	movs	r0, #2
 800082c:	f000 f9b8 	bl	8000ba0 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000830:	2101      	movs	r1, #1
 8000832:	2000      	movs	r0, #0
 8000834:	f000 fa2a 	bl	8000c8c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000838:	4b0e      	ldr	r3, [pc, #56]	@ (8000874 <main+0xe4>)
 800083a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800083e:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000840:	4b0c      	ldr	r3, [pc, #48]	@ (8000874 <main+0xe4>)
 8000842:	2200      	movs	r2, #0
 8000844:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000846:	4b0b      	ldr	r3, [pc, #44]	@ (8000874 <main+0xe4>)
 8000848:	2200      	movs	r2, #0
 800084a:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800084c:	4b09      	ldr	r3, [pc, #36]	@ (8000874 <main+0xe4>)
 800084e:	2200      	movs	r2, #0
 8000850:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000852:	4b08      	ldr	r3, [pc, #32]	@ (8000874 <main+0xe4>)
 8000854:	2200      	movs	r2, #0
 8000856:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000858:	4906      	ldr	r1, [pc, #24]	@ (8000874 <main+0xe4>)
 800085a:	2000      	movs	r0, #0
 800085c:	f000 faa6 	bl	8000dac <BSP_COM_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d002      	beq.n	800086c <main+0xdc>
  {
    Error_Handler();
 8000866:	f000 f919 	bl	8000a9c <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800086a:	bf00      	nop
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <main+0xdc>
 8000870:	58024400 	.word	0x58024400
 8000874:	24000048 	.word	0x24000048

08000878 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b09c      	sub	sp, #112	@ 0x70
 800087c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800087e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000882:	224c      	movs	r2, #76	@ 0x4c
 8000884:	2100      	movs	r1, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f003 fa5a 	bl	8003d40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	2220      	movs	r2, #32
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f003 fa54 	bl	8003d40 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000898:	2004      	movs	r0, #4
 800089a:	f000 ff71 	bl	8001780 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800089e:	2300      	movs	r3, #0
 80008a0:	603b      	str	r3, [r7, #0]
 80008a2:	4b28      	ldr	r3, [pc, #160]	@ (8000944 <SystemClock_Config+0xcc>)
 80008a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008a6:	4a27      	ldr	r2, [pc, #156]	@ (8000944 <SystemClock_Config+0xcc>)
 80008a8:	f023 0301 	bic.w	r3, r3, #1
 80008ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80008ae:	4b25      	ldr	r3, [pc, #148]	@ (8000944 <SystemClock_Config+0xcc>)
 80008b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	603b      	str	r3, [r7, #0]
 80008b8:	4b23      	ldr	r3, [pc, #140]	@ (8000948 <SystemClock_Config+0xd0>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008c0:	4a21      	ldr	r2, [pc, #132]	@ (8000948 <SystemClock_Config+0xd0>)
 80008c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008c6:	6193      	str	r3, [r2, #24]
 80008c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000948 <SystemClock_Config+0xd0>)
 80008ca:	699b      	ldr	r3, [r3, #24]
 80008cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008d0:	603b      	str	r3, [r7, #0]
 80008d2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008d4:	bf00      	nop
 80008d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000948 <SystemClock_Config+0xd0>)
 80008d8:	699b      	ldr	r3, [r3, #24]
 80008da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008e2:	d1f8      	bne.n	80008d6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008e4:	2302      	movs	r3, #2
 80008e6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008e8:	2301      	movs	r3, #1
 80008ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008ec:	2340      	movs	r3, #64	@ 0x40
 80008ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008f0:	2300      	movs	r3, #0
 80008f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008f8:	4618      	mov	r0, r3
 80008fa:	f000 ff9b 	bl	8001834 <HAL_RCC_OscConfig>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000904:	f000 f8ca 	bl	8000a9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000908:	233f      	movs	r3, #63	@ 0x3f
 800090a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800090c:	2300      	movs	r3, #0
 800090e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000910:	2300      	movs	r3, #0
 8000912:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000914:	2300      	movs	r3, #0
 8000916:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000918:	2300      	movs	r3, #0
 800091a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800091c:	2300      	movs	r3, #0
 800091e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000920:	2300      	movs	r3, #0
 8000922:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000924:	2300      	movs	r3, #0
 8000926:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000928:	1d3b      	adds	r3, r7, #4
 800092a:	2101      	movs	r1, #1
 800092c:	4618      	mov	r0, r3
 800092e:	f001 fbdb 	bl	80020e8 <HAL_RCC_ClockConfig>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000938:	f000 f8b0 	bl	8000a9c <Error_Handler>
  }
}
 800093c:	bf00      	nop
 800093e:	3770      	adds	r7, #112	@ 0x70
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	58000400 	.word	0x58000400
 8000948:	58024800 	.word	0x58024800

0800094c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08a      	sub	sp, #40	@ 0x28
 8000950:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000952:	f107 0314 	add.w	r3, r7, #20
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]
 800095c:	609a      	str	r2, [r3, #8]
 800095e:	60da      	str	r2, [r3, #12]
 8000960:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000962:	4b49      	ldr	r3, [pc, #292]	@ (8000a88 <MX_GPIO_Init+0x13c>)
 8000964:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000968:	4a47      	ldr	r2, [pc, #284]	@ (8000a88 <MX_GPIO_Init+0x13c>)
 800096a:	f043 0304 	orr.w	r3, r3, #4
 800096e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000972:	4b45      	ldr	r3, [pc, #276]	@ (8000a88 <MX_GPIO_Init+0x13c>)
 8000974:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000978:	f003 0304 	and.w	r3, r3, #4
 800097c:	613b      	str	r3, [r7, #16]
 800097e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000980:	4b41      	ldr	r3, [pc, #260]	@ (8000a88 <MX_GPIO_Init+0x13c>)
 8000982:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000986:	4a40      	ldr	r2, [pc, #256]	@ (8000a88 <MX_GPIO_Init+0x13c>)
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000990:	4b3d      	ldr	r3, [pc, #244]	@ (8000a88 <MX_GPIO_Init+0x13c>)
 8000992:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800099e:	4b3a      	ldr	r3, [pc, #232]	@ (8000a88 <MX_GPIO_Init+0x13c>)
 80009a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a4:	4a38      	ldr	r2, [pc, #224]	@ (8000a88 <MX_GPIO_Init+0x13c>)
 80009a6:	f043 0302 	orr.w	r3, r3, #2
 80009aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009ae:	4b36      	ldr	r3, [pc, #216]	@ (8000a88 <MX_GPIO_Init+0x13c>)
 80009b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b4:	f003 0302 	and.w	r3, r3, #2
 80009b8:	60bb      	str	r3, [r7, #8]
 80009ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009bc:	4b32      	ldr	r3, [pc, #200]	@ (8000a88 <MX_GPIO_Init+0x13c>)
 80009be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009c2:	4a31      	ldr	r2, [pc, #196]	@ (8000a88 <MX_GPIO_Init+0x13c>)
 80009c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009cc:	4b2e      	ldr	r3, [pc, #184]	@ (8000a88 <MX_GPIO_Init+0x13c>)
 80009ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80009da:	2332      	movs	r3, #50	@ 0x32
 80009dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009de:	2302      	movs	r3, #2
 80009e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e2:	2300      	movs	r3, #0
 80009e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e6:	2300      	movs	r3, #0
 80009e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80009ea:	230b      	movs	r3, #11
 80009ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4619      	mov	r1, r3
 80009f4:	4825      	ldr	r0, [pc, #148]	@ (8000a8c <MX_GPIO_Init+0x140>)
 80009f6:	f000 fccb 	bl	8001390 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80009fa:	2386      	movs	r3, #134	@ 0x86
 80009fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fe:	2302      	movs	r3, #2
 8000a00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a02:	2300      	movs	r3, #0
 8000a04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a06:	2300      	movs	r3, #0
 8000a08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a0a:	230b      	movs	r3, #11
 8000a0c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a0e:	f107 0314 	add.w	r3, r7, #20
 8000a12:	4619      	mov	r1, r3
 8000a14:	481e      	ldr	r0, [pc, #120]	@ (8000a90 <MX_GPIO_Init+0x144>)
 8000a16:	f000 fcbb 	bl	8001390 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a20:	2302      	movs	r3, #2
 8000a22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a2c:	230b      	movs	r3, #11
 8000a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a30:	f107 0314 	add.w	r3, r7, #20
 8000a34:	4619      	mov	r1, r3
 8000a36:	4817      	ldr	r0, [pc, #92]	@ (8000a94 <MX_GPIO_Init+0x148>)
 8000a38:	f000 fcaa 	bl	8001390 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000a3c:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000a40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a42:	2302      	movs	r3, #2
 8000a44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000a4e:	230a      	movs	r3, #10
 8000a50:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a52:	f107 0314 	add.w	r3, r7, #20
 8000a56:	4619      	mov	r1, r3
 8000a58:	480d      	ldr	r0, [pc, #52]	@ (8000a90 <MX_GPIO_Init+0x144>)
 8000a5a:	f000 fc99 	bl	8001390 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000a5e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000a62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a64:	2302      	movs	r3, #2
 8000a66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a70:	230b      	movs	r3, #11
 8000a72:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a74:	f107 0314 	add.w	r3, r7, #20
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4807      	ldr	r0, [pc, #28]	@ (8000a98 <MX_GPIO_Init+0x14c>)
 8000a7c:	f000 fc88 	bl	8001390 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a80:	bf00      	nop
 8000a82:	3728      	adds	r7, #40	@ 0x28
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	58024400 	.word	0x58024400
 8000a8c:	58020800 	.word	0x58020800
 8000a90:	58020000 	.word	0x58020000
 8000a94:	58020400 	.word	0x58020400
 8000a98:	58021800 	.word	0x58021800

08000a9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa0:	b672      	cpsid	i
}
 8000aa2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa4:	bf00      	nop
 8000aa6:	e7fd      	b.n	8000aa4 <Error_Handler+0x8>

08000aa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aae:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad8 <HAL_MspInit+0x30>)
 8000ab0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ab4:	4a08      	ldr	r2, [pc, #32]	@ (8000ad8 <HAL_MspInit+0x30>)
 8000ab6:	f043 0302 	orr.w	r3, r3, #2
 8000aba:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000abe:	4b06      	ldr	r3, [pc, #24]	@ (8000ad8 <HAL_MspInit+0x30>)
 8000ac0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ac4:	f003 0302 	and.w	r3, r3, #2
 8000ac8:	607b      	str	r3, [r7, #4]
 8000aca:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000acc:	bf00      	nop
 8000ace:	370c      	adds	r7, #12
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr
 8000ad8:	58024400 	.word	0x58024400

08000adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ae0:	bf00      	nop
 8000ae2:	e7fd      	b.n	8000ae0 <NMI_Handler+0x4>

08000ae4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ae8:	bf00      	nop
 8000aea:	e7fd      	b.n	8000ae8 <HardFault_Handler+0x4>

08000aec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000af0:	bf00      	nop
 8000af2:	e7fd      	b.n	8000af0 <MemManage_Handler+0x4>

08000af4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000af8:	bf00      	nop
 8000afa:	e7fd      	b.n	8000af8 <BusFault_Handler+0x4>

08000afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b00:	bf00      	nop
 8000b02:	e7fd      	b.n	8000b00 <UsageFault_Handler+0x4>

08000b04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr

08000b12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b12:	b480      	push	{r7}
 8000b14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b16:	bf00      	nop
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr

08000b20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b32:	f000 fa6f 	bl	8001014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b36:	bf00      	nop
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f000 f916 	bl	8000d70 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000b48:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000b84 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000b4c:	f7ff fe08 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b50:	f7ff fd58 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b54:	480c      	ldr	r0, [pc, #48]	@ (8000b88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b56:	490d      	ldr	r1, [pc, #52]	@ (8000b8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b58:	4a0d      	ldr	r2, [pc, #52]	@ (8000b90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b5c:	e002      	b.n	8000b64 <LoopCopyDataInit>

08000b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b62:	3304      	adds	r3, #4

08000b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b68:	d3f9      	bcc.n	8000b5e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b6c:	4c0a      	ldr	r4, [pc, #40]	@ (8000b98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b70:	e001      	b.n	8000b76 <LoopFillZerobss>

08000b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b74:	3204      	adds	r2, #4

08000b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b78:	d3fb      	bcc.n	8000b72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b7a:	f003 f8e9 	bl	8003d50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b7e:	f7ff fe07 	bl	8000790 <main>
  bx  lr
 8000b82:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b84:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000b88:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000b8c:	2400002c 	.word	0x2400002c
  ldr r2, =_sidata
 8000b90:	08003df4 	.word	0x08003df4
  ldr r2, =_sbss
 8000b94:	2400002c 	.word	0x2400002c
  ldr r4, =_ebss
 8000b98:	240000f8 	.word	0x240000f8

08000b9c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b9c:	e7fe      	b.n	8000b9c <ADC3_IRQHandler>
	...

08000ba0 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b08c      	sub	sp, #48	@ 0x30
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000baa:	2300      	movs	r3, #0
 8000bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d009      	beq.n	8000bc8 <BSP_LED_Init+0x28>
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d006      	beq.n	8000bc8 <BSP_LED_Init+0x28>
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	2b02      	cmp	r3, #2
 8000bbe:	d003      	beq.n	8000bc8 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000bc0:	f06f 0301 	mvn.w	r3, #1
 8000bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bc6:	e055      	b.n	8000c74 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d10f      	bne.n	8000bee <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000bce:	4b2c      	ldr	r3, [pc, #176]	@ (8000c80 <BSP_LED_Init+0xe0>)
 8000bd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd4:	4a2a      	ldr	r2, [pc, #168]	@ (8000c80 <BSP_LED_Init+0xe0>)
 8000bd6:	f043 0302 	orr.w	r3, r3, #2
 8000bda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bde:	4b28      	ldr	r3, [pc, #160]	@ (8000c80 <BSP_LED_Init+0xe0>)
 8000be0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000be4:	f003 0302 	and.w	r3, r3, #2
 8000be8:	617b      	str	r3, [r7, #20]
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	e021      	b.n	8000c32 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d10f      	bne.n	8000c14 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000bf4:	4b22      	ldr	r3, [pc, #136]	@ (8000c80 <BSP_LED_Init+0xe0>)
 8000bf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfa:	4a21      	ldr	r2, [pc, #132]	@ (8000c80 <BSP_LED_Init+0xe0>)
 8000bfc:	f043 0310 	orr.w	r3, r3, #16
 8000c00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c04:	4b1e      	ldr	r3, [pc, #120]	@ (8000c80 <BSP_LED_Init+0xe0>)
 8000c06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0a:	f003 0310 	and.w	r3, r3, #16
 8000c0e:	613b      	str	r3, [r7, #16]
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	e00e      	b.n	8000c32 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000c14:	4b1a      	ldr	r3, [pc, #104]	@ (8000c80 <BSP_LED_Init+0xe0>)
 8000c16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1a:	4a19      	ldr	r2, [pc, #100]	@ (8000c80 <BSP_LED_Init+0xe0>)
 8000c1c:	f043 0302 	orr.w	r3, r3, #2
 8000c20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c24:	4b16      	ldr	r3, [pc, #88]	@ (8000c80 <BSP_LED_Init+0xe0>)
 8000c26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2a:	f003 0302 	and.w	r3, r3, #2
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	4a13      	ldr	r2, [pc, #76]	@ (8000c84 <BSP_LED_Init+0xe4>)
 8000c36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c3a:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c44:	2303      	movs	r3, #3
 8000c46:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	4a0f      	ldr	r2, [pc, #60]	@ (8000c88 <BSP_LED_Init+0xe8>)
 8000c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c50:	f107 0218 	add.w	r2, r7, #24
 8000c54:	4611      	mov	r1, r2
 8000c56:	4618      	mov	r0, r3
 8000c58:	f000 fb9a 	bl	8001390 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c88 <BSP_LED_Init+0xe8>)
 8000c60:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	4a07      	ldr	r2, [pc, #28]	@ (8000c84 <BSP_LED_Init+0xe4>)
 8000c68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	4619      	mov	r1, r3
 8000c70:	f000 fd3e 	bl	80016f0 <HAL_GPIO_WritePin>
  }

  return ret;
 8000c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3730      	adds	r7, #48	@ 0x30
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	58024400 	.word	0x58024400
 8000c84:	08003dc0 	.word	0x08003dc0
 8000c88:	2400000c 	.word	0x2400000c

08000c8c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b088      	sub	sp, #32
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	460a      	mov	r2, r1
 8000c96:	71fb      	strb	r3, [r7, #7]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000c9c:	4b2e      	ldr	r3, [pc, #184]	@ (8000d58 <BSP_PB_Init+0xcc>)
 8000c9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca2:	4a2d      	ldr	r2, [pc, #180]	@ (8000d58 <BSP_PB_Init+0xcc>)
 8000ca4:	f043 0304 	orr.w	r3, r3, #4
 8000ca8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cac:	4b2a      	ldr	r3, [pc, #168]	@ (8000d58 <BSP_PB_Init+0xcc>)
 8000cae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb2:	f003 0304 	and.w	r3, r3, #4
 8000cb6:	60bb      	str	r3, [r7, #8]
 8000cb8:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000cba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cbe:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000cc8:	79bb      	ldrb	r3, [r7, #6]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d10c      	bne.n	8000ce8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	4a21      	ldr	r2, [pc, #132]	@ (8000d5c <BSP_PB_Init+0xd0>)
 8000cd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cda:	f107 020c 	add.w	r2, r7, #12
 8000cde:	4611      	mov	r1, r2
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f000 fb55 	bl	8001390 <HAL_GPIO_Init>
 8000ce6:	e031      	b.n	8000d4c <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000ce8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cec:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	4a1a      	ldr	r2, [pc, #104]	@ (8000d5c <BSP_PB_Init+0xd0>)
 8000cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cf6:	f107 020c 	add.w	r2, r7, #12
 8000cfa:	4611      	mov	r1, r2
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f000 fb47 	bl	8001390 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	00db      	lsls	r3, r3, #3
 8000d06:	4a16      	ldr	r2, [pc, #88]	@ (8000d60 <BSP_PB_Init+0xd4>)
 8000d08:	441a      	add	r2, r3
 8000d0a:	79fb      	ldrb	r3, [r7, #7]
 8000d0c:	4915      	ldr	r1, [pc, #84]	@ (8000d64 <BSP_PB_Init+0xd8>)
 8000d0e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d12:	4619      	mov	r1, r3
 8000d14:	4610      	mov	r0, r2
 8000d16:	f000 faea 	bl	80012ee <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	4a10      	ldr	r2, [pc, #64]	@ (8000d60 <BSP_PB_Init+0xd4>)
 8000d20:	1898      	adds	r0, r3, r2
 8000d22:	79fb      	ldrb	r3, [r7, #7]
 8000d24:	4a10      	ldr	r2, [pc, #64]	@ (8000d68 <BSP_PB_Init+0xdc>)
 8000d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	f000 fabf 	bl	80012b0 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000d32:	2028      	movs	r0, #40	@ 0x28
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	4a0d      	ldr	r2, [pc, #52]	@ (8000d6c <BSP_PB_Init+0xe0>)
 8000d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4619      	mov	r1, r3
 8000d40:	f000 fa6f 	bl	8001222 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000d44:	2328      	movs	r3, #40	@ 0x28
 8000d46:	4618      	mov	r0, r3
 8000d48:	f000 fa85 	bl	8001256 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000d4c:	2300      	movs	r3, #0
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3720      	adds	r7, #32
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	58024400 	.word	0x58024400
 8000d5c:	24000018 	.word	0x24000018
 8000d60:	24000058 	.word	0x24000058
 8000d64:	08003dc8 	.word	0x08003dc8
 8000d68:	2400001c 	.word	0x2400001c
 8000d6c:	24000020 	.word	0x24000020

08000d70 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	00db      	lsls	r3, r3, #3
 8000d7e:	4a04      	ldr	r2, [pc, #16]	@ (8000d90 <BSP_PB_IRQHandler+0x20>)
 8000d80:	4413      	add	r3, r2
 8000d82:	4618      	mov	r0, r3
 8000d84:	f000 fac8 	bl	8001318 <HAL_EXTI_IRQHandler>
}
 8000d88:	bf00      	nop
 8000d8a:	3708      	adds	r7, #8
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	24000058 	.word	0x24000058

08000d94 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000d9e:	bf00      	nop
 8000da0:	370c      	adds	r7, #12
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
	...

08000dac <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	6039      	str	r1, [r7, #0]
 8000db6:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000db8:	2300      	movs	r3, #0
 8000dba:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8000dbc:	79fb      	ldrb	r3, [r7, #7]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d003      	beq.n	8000dca <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000dc2:	f06f 0301 	mvn.w	r3, #1
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	e018      	b.n	8000dfc <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	2294      	movs	r2, #148	@ 0x94
 8000dce:	fb02 f303 	mul.w	r3, r2, r3
 8000dd2:	4a0d      	ldr	r2, [pc, #52]	@ (8000e08 <BSP_COM_Init+0x5c>)
 8000dd4:	4413      	add	r3, r2
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 f852 	bl	8000e80 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	2294      	movs	r2, #148	@ 0x94
 8000de0:	fb02 f303 	mul.w	r3, r2, r3
 8000de4:	4a08      	ldr	r2, [pc, #32]	@ (8000e08 <BSP_COM_Init+0x5c>)
 8000de6:	4413      	add	r3, r2
 8000de8:	6839      	ldr	r1, [r7, #0]
 8000dea:	4618      	mov	r0, r3
 8000dec:	f000 f80e 	bl	8000e0c <MX_USART3_Init>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d002      	beq.n	8000dfc <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000df6:	f06f 0303 	mvn.w	r3, #3
 8000dfa:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000dfc:	68fb      	ldr	r3, [r7, #12]
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3710      	adds	r7, #16
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	24000060 	.word	0x24000060

08000e0c <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000e16:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <MX_USART3_Init+0x60>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	220c      	movs	r2, #12
 8000e2a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	895b      	ldrh	r3, [r3, #10]
 8000e30:	461a      	mov	r2, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685a      	ldr	r2, [r3, #4]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	891b      	ldrh	r3, [r3, #8]
 8000e42:	461a      	mov	r2, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	899b      	ldrh	r3, [r3, #12]
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000e58:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f001 ff8e 	bl	8002d7c <HAL_UART_Init>
 8000e60:	4603      	mov	r3, r0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	24000008 	.word	0x24000008

08000e70 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000e74:	2000      	movs	r0, #0
 8000e76:	f7ff ff8d 	bl	8000d94 <BSP_PB_Callback>
}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}
	...

08000e80 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b08a      	sub	sp, #40	@ 0x28
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000e88:	4b27      	ldr	r3, [pc, #156]	@ (8000f28 <COM1_MspInit+0xa8>)
 8000e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8e:	4a26      	ldr	r2, [pc, #152]	@ (8000f28 <COM1_MspInit+0xa8>)
 8000e90:	f043 0308 	orr.w	r3, r3, #8
 8000e94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e98:	4b23      	ldr	r3, [pc, #140]	@ (8000f28 <COM1_MspInit+0xa8>)
 8000e9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e9e:	f003 0308 	and.w	r3, r3, #8
 8000ea2:	613b      	str	r3, [r7, #16]
 8000ea4:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000ea6:	4b20      	ldr	r3, [pc, #128]	@ (8000f28 <COM1_MspInit+0xa8>)
 8000ea8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eac:	4a1e      	ldr	r2, [pc, #120]	@ (8000f28 <COM1_MspInit+0xa8>)
 8000eae:	f043 0308 	orr.w	r3, r3, #8
 8000eb2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eb6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f28 <COM1_MspInit+0xa8>)
 8000eb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ebc:	f003 0308 	and.w	r3, r3, #8
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000ec4:	4b18      	ldr	r3, [pc, #96]	@ (8000f28 <COM1_MspInit+0xa8>)
 8000ec6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000eca:	4a17      	ldr	r2, [pc, #92]	@ (8000f28 <COM1_MspInit+0xa8>)
 8000ecc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ed0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000ed4:	4b14      	ldr	r3, [pc, #80]	@ (8000f28 <COM1_MspInit+0xa8>)
 8000ed6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000eda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ede:	60bb      	str	r3, [r7, #8]
 8000ee0:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8000ee2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ee6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eec:	2302      	movs	r3, #2
 8000eee:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000ef4:	2307      	movs	r3, #7
 8000ef6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000ef8:	f107 0314 	add.w	r3, r7, #20
 8000efc:	4619      	mov	r1, r3
 8000efe:	480b      	ldr	r0, [pc, #44]	@ (8000f2c <COM1_MspInit+0xac>)
 8000f00:	f000 fa46 	bl	8001390 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000f04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f08:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000f0e:	2307      	movs	r3, #7
 8000f10:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000f12:	f107 0314 	add.w	r3, r7, #20
 8000f16:	4619      	mov	r1, r3
 8000f18:	4804      	ldr	r0, [pc, #16]	@ (8000f2c <COM1_MspInit+0xac>)
 8000f1a:	f000 fa39 	bl	8001390 <HAL_GPIO_Init>
}
 8000f1e:	bf00      	nop
 8000f20:	3728      	adds	r7, #40	@ 0x28
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	58024400 	.word	0x58024400
 8000f2c:	58020c00 	.word	0x58020c00

08000f30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f36:	2003      	movs	r0, #3
 8000f38:	f000 f968 	bl	800120c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f3c:	f001 fa8a 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 8000f40:	4602      	mov	r2, r0
 8000f42:	4b15      	ldr	r3, [pc, #84]	@ (8000f98 <HAL_Init+0x68>)
 8000f44:	699b      	ldr	r3, [r3, #24]
 8000f46:	0a1b      	lsrs	r3, r3, #8
 8000f48:	f003 030f 	and.w	r3, r3, #15
 8000f4c:	4913      	ldr	r1, [pc, #76]	@ (8000f9c <HAL_Init+0x6c>)
 8000f4e:	5ccb      	ldrb	r3, [r1, r3]
 8000f50:	f003 031f 	and.w	r3, r3, #31
 8000f54:	fa22 f303 	lsr.w	r3, r2, r3
 8000f58:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f98 <HAL_Init+0x68>)
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	f003 030f 	and.w	r3, r3, #15
 8000f62:	4a0e      	ldr	r2, [pc, #56]	@ (8000f9c <HAL_Init+0x6c>)
 8000f64:	5cd3      	ldrb	r3, [r2, r3]
 8000f66:	f003 031f 	and.w	r3, r3, #31
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f70:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa0 <HAL_Init+0x70>)
 8000f72:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f74:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa4 <HAL_Init+0x74>)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f000 f814 	bl	8000fa8 <HAL_InitTick>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
 8000f88:	e002      	b.n	8000f90 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f8a:	f7ff fd8d 	bl	8000aa8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f8e:	2300      	movs	r3, #0
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	58024400 	.word	0x58024400
 8000f9c:	08003db0 	.word	0x08003db0
 8000fa0:	24000004 	.word	0x24000004
 8000fa4:	24000000 	.word	0x24000000

08000fa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000fb0:	4b15      	ldr	r3, [pc, #84]	@ (8001008 <HAL_InitTick+0x60>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d101      	bne.n	8000fbc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	e021      	b.n	8001000 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000fbc:	4b13      	ldr	r3, [pc, #76]	@ (800100c <HAL_InitTick+0x64>)
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	4b11      	ldr	r3, [pc, #68]	@ (8001008 <HAL_InitTick+0x60>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fca:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f000 f94d 	bl	8001272 <HAL_SYSTICK_Config>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e00e      	b.n	8001000 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2b0f      	cmp	r3, #15
 8000fe6:	d80a      	bhi.n	8000ffe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	6879      	ldr	r1, [r7, #4]
 8000fec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ff0:	f000 f917 	bl	8001222 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ff4:	4a06      	ldr	r2, [pc, #24]	@ (8001010 <HAL_InitTick+0x68>)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e000      	b.n	8001000 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
}
 8001000:	4618      	mov	r0, r3
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	24000028 	.word	0x24000028
 800100c:	24000000 	.word	0x24000000
 8001010:	24000024 	.word	0x24000024

08001014 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <HAL_IncTick+0x20>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	461a      	mov	r2, r3
 800101e:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <HAL_IncTick+0x24>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4413      	add	r3, r2
 8001024:	4a04      	ldr	r2, [pc, #16]	@ (8001038 <HAL_IncTick+0x24>)
 8001026:	6013      	str	r3, [r2, #0]
}
 8001028:	bf00      	nop
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	24000028 	.word	0x24000028
 8001038:	240000f4 	.word	0x240000f4

0800103c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  return uwTick;
 8001040:	4b03      	ldr	r3, [pc, #12]	@ (8001050 <HAL_GetTick+0x14>)
 8001042:	681b      	ldr	r3, [r3, #0]
}
 8001044:	4618      	mov	r0, r3
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	240000f4 	.word	0x240000f4

08001054 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001058:	4b03      	ldr	r3, [pc, #12]	@ (8001068 <HAL_GetREVID+0x14>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	0c1b      	lsrs	r3, r3, #16
}
 800105e:	4618      	mov	r0, r3
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	5c001000 	.word	0x5c001000

0800106c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f003 0307 	and.w	r3, r3, #7
 800107a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800107c:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <__NVIC_SetPriorityGrouping+0x40>)
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001082:	68ba      	ldr	r2, [r7, #8]
 8001084:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001088:	4013      	ands	r3, r2
 800108a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001094:	4b06      	ldr	r3, [pc, #24]	@ (80010b0 <__NVIC_SetPriorityGrouping+0x44>)
 8001096:	4313      	orrs	r3, r2
 8001098:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800109a:	4a04      	ldr	r2, [pc, #16]	@ (80010ac <__NVIC_SetPriorityGrouping+0x40>)
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	60d3      	str	r3, [r2, #12]
}
 80010a0:	bf00      	nop
 80010a2:	3714      	adds	r7, #20
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	e000ed00 	.word	0xe000ed00
 80010b0:	05fa0000 	.word	0x05fa0000

080010b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010b8:	4b04      	ldr	r3, [pc, #16]	@ (80010cc <__NVIC_GetPriorityGrouping+0x18>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	0a1b      	lsrs	r3, r3, #8
 80010be:	f003 0307 	and.w	r3, r3, #7
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	e000ed00 	.word	0xe000ed00

080010d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	db0b      	blt.n	80010fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010e2:	88fb      	ldrh	r3, [r7, #6]
 80010e4:	f003 021f 	and.w	r2, r3, #31
 80010e8:	4907      	ldr	r1, [pc, #28]	@ (8001108 <__NVIC_EnableIRQ+0x38>)
 80010ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010ee:	095b      	lsrs	r3, r3, #5
 80010f0:	2001      	movs	r0, #1
 80010f2:	fa00 f202 	lsl.w	r2, r0, r2
 80010f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	e000e100 	.word	0xe000e100

0800110c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	6039      	str	r1, [r7, #0]
 8001116:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001118:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800111c:	2b00      	cmp	r3, #0
 800111e:	db0a      	blt.n	8001136 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	b2da      	uxtb	r2, r3
 8001124:	490c      	ldr	r1, [pc, #48]	@ (8001158 <__NVIC_SetPriority+0x4c>)
 8001126:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800112a:	0112      	lsls	r2, r2, #4
 800112c:	b2d2      	uxtb	r2, r2
 800112e:	440b      	add	r3, r1
 8001130:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001134:	e00a      	b.n	800114c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	b2da      	uxtb	r2, r3
 800113a:	4908      	ldr	r1, [pc, #32]	@ (800115c <__NVIC_SetPriority+0x50>)
 800113c:	88fb      	ldrh	r3, [r7, #6]
 800113e:	f003 030f 	and.w	r3, r3, #15
 8001142:	3b04      	subs	r3, #4
 8001144:	0112      	lsls	r2, r2, #4
 8001146:	b2d2      	uxtb	r2, r2
 8001148:	440b      	add	r3, r1
 800114a:	761a      	strb	r2, [r3, #24]
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	e000e100 	.word	0xe000e100
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001160:	b480      	push	{r7}
 8001162:	b089      	sub	sp, #36	@ 0x24
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	f003 0307 	and.w	r3, r3, #7
 8001172:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	f1c3 0307 	rsb	r3, r3, #7
 800117a:	2b04      	cmp	r3, #4
 800117c:	bf28      	it	cs
 800117e:	2304      	movcs	r3, #4
 8001180:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	3304      	adds	r3, #4
 8001186:	2b06      	cmp	r3, #6
 8001188:	d902      	bls.n	8001190 <NVIC_EncodePriority+0x30>
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	3b03      	subs	r3, #3
 800118e:	e000      	b.n	8001192 <NVIC_EncodePriority+0x32>
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001194:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001198:	69bb      	ldr	r3, [r7, #24]
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	43da      	mvns	r2, r3
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	401a      	ands	r2, r3
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	fa01 f303 	lsl.w	r3, r1, r3
 80011b2:	43d9      	mvns	r1, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b8:	4313      	orrs	r3, r2
         );
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3724      	adds	r7, #36	@ 0x24
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
	...

080011c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011d8:	d301      	bcc.n	80011de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011da:	2301      	movs	r3, #1
 80011dc:	e00f      	b.n	80011fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011de:	4a0a      	ldr	r2, [pc, #40]	@ (8001208 <SysTick_Config+0x40>)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	3b01      	subs	r3, #1
 80011e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011e6:	210f      	movs	r1, #15
 80011e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011ec:	f7ff ff8e 	bl	800110c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <SysTick_Config+0x40>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011f6:	4b04      	ldr	r3, [pc, #16]	@ (8001208 <SysTick_Config+0x40>)
 80011f8:	2207      	movs	r2, #7
 80011fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	e000e010 	.word	0xe000e010

0800120c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff ff29 	bl	800106c <__NVIC_SetPriorityGrouping>
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b086      	sub	sp, #24
 8001226:	af00      	add	r7, sp, #0
 8001228:	4603      	mov	r3, r0
 800122a:	60b9      	str	r1, [r7, #8]
 800122c:	607a      	str	r2, [r7, #4]
 800122e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001230:	f7ff ff40 	bl	80010b4 <__NVIC_GetPriorityGrouping>
 8001234:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	68b9      	ldr	r1, [r7, #8]
 800123a:	6978      	ldr	r0, [r7, #20]
 800123c:	f7ff ff90 	bl	8001160 <NVIC_EncodePriority>
 8001240:	4602      	mov	r2, r0
 8001242:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001246:	4611      	mov	r1, r2
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff ff5f 	bl	800110c <__NVIC_SetPriority>
}
 800124e:	bf00      	nop
 8001250:	3718      	adds	r7, #24
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}

08001256 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b082      	sub	sp, #8
 800125a:	af00      	add	r7, sp, #0
 800125c:	4603      	mov	r3, r0
 800125e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001260:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff ff33 	bl	80010d0 <__NVIC_EnableIRQ>
}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b082      	sub	sp, #8
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f7ff ffa4 	bl	80011c8 <SysTick_Config>
 8001280:	4603      	mov	r3, r0
}
 8001282:	4618      	mov	r0, r3
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8001290:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <HAL_GetCurrentCPUID+0x20>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001298:	2b70      	cmp	r3, #112	@ 0x70
 800129a:	d101      	bne.n	80012a0 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 800129c:	2303      	movs	r3, #3
 800129e:	e000      	b.n	80012a2 <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 80012a0:	2301      	movs	r3, #1
  }
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	e000ed00 	.word	0xe000ed00

080012b0 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80012b0:	b480      	push	{r7}
 80012b2:	b087      	sub	sp, #28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	460b      	mov	r3, r1
 80012ba:	607a      	str	r2, [r7, #4]
 80012bc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80012be:	2300      	movs	r3, #0
 80012c0:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d101      	bne.n	80012cc <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e00a      	b.n	80012e2 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 80012cc:	7afb      	ldrb	r3, [r7, #11]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d103      	bne.n	80012da <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	605a      	str	r2, [r3, #4]
      break;
 80012d8:	e002      	b.n	80012e0 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	75fb      	strb	r3, [r7, #23]
      break;
 80012de:	bf00      	nop
  }

  return status;
 80012e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	371c      	adds	r7, #28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr

080012ee <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80012ee:	b480      	push	{r7}
 80012f0:	b083      	sub	sp, #12
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
 80012f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d101      	bne.n	8001302 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e003      	b.n	800130a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	683a      	ldr	r2, [r7, #0]
 8001306:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001308:	2300      	movs	r3, #0
  }
}
 800130a:	4618      	mov	r0, r3
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
	...

08001318 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	0c1b      	lsrs	r3, r3, #16
 8001326:	f003 0303 	and.w	r3, r3, #3
 800132a:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 031f 	and.w	r3, r3, #31
 8001334:	2201      	movs	r2, #1
 8001336:	fa02 f303 	lsl.w	r3, r2, r3
 800133a:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 800133c:	f7ff ffa6 	bl	800128c <HAL_GetCurrentCPUID>
 8001340:	4603      	mov	r3, r0
 8001342:	2b03      	cmp	r3, #3
 8001344:	d105      	bne.n	8001352 <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	011a      	lsls	r2, r3, #4
 800134a:	4b0f      	ldr	r3, [pc, #60]	@ (8001388 <HAL_EXTI_IRQHandler+0x70>)
 800134c:	4413      	add	r3, r2
 800134e:	617b      	str	r3, [r7, #20]
 8001350:	e004      	b.n	800135c <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	011a      	lsls	r2, r3, #4
 8001356:	4b0d      	ldr	r3, [pc, #52]	@ (800138c <HAL_EXTI_IRQHandler+0x74>)
 8001358:	4413      	add	r3, r2
 800135a:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	68fa      	ldr	r2, [r7, #12]
 8001362:	4013      	ands	r3, r2
 8001364:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d009      	beq.n	8001380 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	68fa      	ldr	r2, [r7, #12]
 8001370:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d002      	beq.n	8001380 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	4798      	blx	r3
    }
  }
}
 8001380:	bf00      	nop
 8001382:	3718      	adds	r7, #24
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	58000088 	.word	0x58000088
 800138c:	580000c8 	.word	0x580000c8

08001390 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001390:	b480      	push	{r7}
 8001392:	b089      	sub	sp, #36	@ 0x24
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800139a:	2300      	movs	r3, #0
 800139c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800139e:	4b89      	ldr	r3, [pc, #548]	@ (80015c4 <HAL_GPIO_Init+0x234>)
 80013a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80013a2:	e194      	b.n	80016ce <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	2101      	movs	r1, #1
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	fa01 f303 	lsl.w	r3, r1, r3
 80013b0:	4013      	ands	r3, r2
 80013b2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f000 8186 	beq.w	80016c8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f003 0303 	and.w	r3, r3, #3
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d005      	beq.n	80013d4 <HAL_GPIO_Init+0x44>
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f003 0303 	and.w	r3, r3, #3
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d130      	bne.n	8001436 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	2203      	movs	r2, #3
 80013e0:	fa02 f303 	lsl.w	r3, r2, r3
 80013e4:	43db      	mvns	r3, r3
 80013e6:	69ba      	ldr	r2, [r7, #24]
 80013e8:	4013      	ands	r3, r2
 80013ea:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	68da      	ldr	r2, [r3, #12]
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	69ba      	ldr	r2, [r7, #24]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800140a:	2201      	movs	r2, #1
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	43db      	mvns	r3, r3
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	4013      	ands	r3, r2
 8001418:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	091b      	lsrs	r3, r3, #4
 8001420:	f003 0201 	and.w	r2, r3, #1
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	fa02 f303 	lsl.w	r3, r2, r3
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	4313      	orrs	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f003 0303 	and.w	r3, r3, #3
 800143e:	2b03      	cmp	r3, #3
 8001440:	d017      	beq.n	8001472 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	2203      	movs	r2, #3
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	43db      	mvns	r3, r3
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	4013      	ands	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	689a      	ldr	r2, [r3, #8]
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	fa02 f303 	lsl.w	r3, r2, r3
 8001466:	69ba      	ldr	r2, [r7, #24]
 8001468:	4313      	orrs	r3, r2
 800146a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	69ba      	ldr	r2, [r7, #24]
 8001470:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f003 0303 	and.w	r3, r3, #3
 800147a:	2b02      	cmp	r3, #2
 800147c:	d123      	bne.n	80014c6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	08da      	lsrs	r2, r3, #3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	3208      	adds	r2, #8
 8001486:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800148a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	f003 0307 	and.w	r3, r3, #7
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	220f      	movs	r2, #15
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	43db      	mvns	r3, r3
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	4013      	ands	r3, r2
 80014a0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	691a      	ldr	r2, [r3, #16]
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	f003 0307 	and.w	r3, r3, #7
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	69ba      	ldr	r2, [r7, #24]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	08da      	lsrs	r2, r3, #3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3208      	adds	r2, #8
 80014c0:	69b9      	ldr	r1, [r7, #24]
 80014c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	2203      	movs	r2, #3
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	43db      	mvns	r3, r3
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	4013      	ands	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f003 0203 	and.w	r2, r3, #3
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	69ba      	ldr	r2, [r7, #24]
 80014f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001502:	2b00      	cmp	r3, #0
 8001504:	f000 80e0 	beq.w	80016c8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001508:	4b2f      	ldr	r3, [pc, #188]	@ (80015c8 <HAL_GPIO_Init+0x238>)
 800150a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800150e:	4a2e      	ldr	r2, [pc, #184]	@ (80015c8 <HAL_GPIO_Init+0x238>)
 8001510:	f043 0302 	orr.w	r3, r3, #2
 8001514:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001518:	4b2b      	ldr	r3, [pc, #172]	@ (80015c8 <HAL_GPIO_Init+0x238>)
 800151a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001526:	4a29      	ldr	r2, [pc, #164]	@ (80015cc <HAL_GPIO_Init+0x23c>)
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	089b      	lsrs	r3, r3, #2
 800152c:	3302      	adds	r3, #2
 800152e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001532:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	f003 0303 	and.w	r3, r3, #3
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	220f      	movs	r2, #15
 800153e:	fa02 f303 	lsl.w	r3, r2, r3
 8001542:	43db      	mvns	r3, r3
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	4013      	ands	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4a20      	ldr	r2, [pc, #128]	@ (80015d0 <HAL_GPIO_Init+0x240>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d052      	beq.n	80015f8 <HAL_GPIO_Init+0x268>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4a1f      	ldr	r2, [pc, #124]	@ (80015d4 <HAL_GPIO_Init+0x244>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d031      	beq.n	80015be <HAL_GPIO_Init+0x22e>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4a1e      	ldr	r2, [pc, #120]	@ (80015d8 <HAL_GPIO_Init+0x248>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d02b      	beq.n	80015ba <HAL_GPIO_Init+0x22a>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4a1d      	ldr	r2, [pc, #116]	@ (80015dc <HAL_GPIO_Init+0x24c>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d025      	beq.n	80015b6 <HAL_GPIO_Init+0x226>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4a1c      	ldr	r2, [pc, #112]	@ (80015e0 <HAL_GPIO_Init+0x250>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d01f      	beq.n	80015b2 <HAL_GPIO_Init+0x222>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4a1b      	ldr	r2, [pc, #108]	@ (80015e4 <HAL_GPIO_Init+0x254>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d019      	beq.n	80015ae <HAL_GPIO_Init+0x21e>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4a1a      	ldr	r2, [pc, #104]	@ (80015e8 <HAL_GPIO_Init+0x258>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d013      	beq.n	80015aa <HAL_GPIO_Init+0x21a>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a19      	ldr	r2, [pc, #100]	@ (80015ec <HAL_GPIO_Init+0x25c>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d00d      	beq.n	80015a6 <HAL_GPIO_Init+0x216>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4a18      	ldr	r2, [pc, #96]	@ (80015f0 <HAL_GPIO_Init+0x260>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d007      	beq.n	80015a2 <HAL_GPIO_Init+0x212>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4a17      	ldr	r2, [pc, #92]	@ (80015f4 <HAL_GPIO_Init+0x264>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d101      	bne.n	800159e <HAL_GPIO_Init+0x20e>
 800159a:	2309      	movs	r3, #9
 800159c:	e02d      	b.n	80015fa <HAL_GPIO_Init+0x26a>
 800159e:	230a      	movs	r3, #10
 80015a0:	e02b      	b.n	80015fa <HAL_GPIO_Init+0x26a>
 80015a2:	2308      	movs	r3, #8
 80015a4:	e029      	b.n	80015fa <HAL_GPIO_Init+0x26a>
 80015a6:	2307      	movs	r3, #7
 80015a8:	e027      	b.n	80015fa <HAL_GPIO_Init+0x26a>
 80015aa:	2306      	movs	r3, #6
 80015ac:	e025      	b.n	80015fa <HAL_GPIO_Init+0x26a>
 80015ae:	2305      	movs	r3, #5
 80015b0:	e023      	b.n	80015fa <HAL_GPIO_Init+0x26a>
 80015b2:	2304      	movs	r3, #4
 80015b4:	e021      	b.n	80015fa <HAL_GPIO_Init+0x26a>
 80015b6:	2303      	movs	r3, #3
 80015b8:	e01f      	b.n	80015fa <HAL_GPIO_Init+0x26a>
 80015ba:	2302      	movs	r3, #2
 80015bc:	e01d      	b.n	80015fa <HAL_GPIO_Init+0x26a>
 80015be:	2301      	movs	r3, #1
 80015c0:	e01b      	b.n	80015fa <HAL_GPIO_Init+0x26a>
 80015c2:	bf00      	nop
 80015c4:	58000080 	.word	0x58000080
 80015c8:	58024400 	.word	0x58024400
 80015cc:	58000400 	.word	0x58000400
 80015d0:	58020000 	.word	0x58020000
 80015d4:	58020400 	.word	0x58020400
 80015d8:	58020800 	.word	0x58020800
 80015dc:	58020c00 	.word	0x58020c00
 80015e0:	58021000 	.word	0x58021000
 80015e4:	58021400 	.word	0x58021400
 80015e8:	58021800 	.word	0x58021800
 80015ec:	58021c00 	.word	0x58021c00
 80015f0:	58022000 	.word	0x58022000
 80015f4:	58022400 	.word	0x58022400
 80015f8:	2300      	movs	r3, #0
 80015fa:	69fa      	ldr	r2, [r7, #28]
 80015fc:	f002 0203 	and.w	r2, r2, #3
 8001600:	0092      	lsls	r2, r2, #2
 8001602:	4093      	lsls	r3, r2
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	4313      	orrs	r3, r2
 8001608:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800160a:	4938      	ldr	r1, [pc, #224]	@ (80016ec <HAL_GPIO_Init+0x35c>)
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	089b      	lsrs	r3, r3, #2
 8001610:	3302      	adds	r3, #2
 8001612:	69ba      	ldr	r2, [r7, #24]
 8001614:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001618:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	43db      	mvns	r3, r3
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	4013      	ands	r3, r2
 8001628:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d003      	beq.n	800163e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001636:	69ba      	ldr	r2, [r7, #24]
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	4313      	orrs	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800163e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001646:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	43db      	mvns	r3, r3
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	4013      	ands	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	4313      	orrs	r3, r2
 800166a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800166c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001670:	69bb      	ldr	r3, [r7, #24]
 8001672:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	43db      	mvns	r3, r3
 800167e:	69ba      	ldr	r2, [r7, #24]
 8001680:	4013      	ands	r3, r2
 8001682:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d003      	beq.n	8001698 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	4313      	orrs	r3, r2
 8001696:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	69ba      	ldr	r2, [r7, #24]
 800169c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	43db      	mvns	r3, r3
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	4013      	ands	r3, r2
 80016ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d003      	beq.n	80016c2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	4313      	orrs	r3, r2
 80016c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	3301      	adds	r3, #1
 80016cc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	fa22 f303 	lsr.w	r3, r2, r3
 80016d8:	2b00      	cmp	r3, #0
 80016da:	f47f ae63 	bne.w	80013a4 <HAL_GPIO_Init+0x14>
  }
}
 80016de:	bf00      	nop
 80016e0:	bf00      	nop
 80016e2:	3724      	adds	r7, #36	@ 0x24
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	58000400 	.word	0x58000400

080016f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	460b      	mov	r3, r1
 80016fa:	807b      	strh	r3, [r7, #2]
 80016fc:	4613      	mov	r3, r2
 80016fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001700:	787b      	ldrb	r3, [r7, #1]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001706:	887a      	ldrh	r2, [r7, #2]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800170c:	e003      	b.n	8001716 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800170e:	887b      	ldrh	r3, [r7, #2]
 8001710:	041a      	lsls	r2, r3, #16
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	619a      	str	r2, [r3, #24]
}
 8001716:	bf00      	nop
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
	...

08001724 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800172c:	4a08      	ldr	r2, [pc, #32]	@ (8001750 <HAL_HSEM_FastTake+0x2c>)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	3320      	adds	r3, #32
 8001732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001736:	4a07      	ldr	r2, [pc, #28]	@ (8001754 <HAL_HSEM_FastTake+0x30>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d101      	bne.n	8001740 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800173c:	2300      	movs	r3, #0
 800173e:	e000      	b.n	8001742 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
}
 8001742:	4618      	mov	r0, r3
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	58026400 	.word	0x58026400
 8001754:	80000300 	.word	0x80000300

08001758 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001762:	4906      	ldr	r1, [pc, #24]	@ (800177c <HAL_HSEM_Release+0x24>)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	58026400 	.word	0x58026400

08001780 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001788:	4b29      	ldr	r3, [pc, #164]	@ (8001830 <HAL_PWREx_ConfigSupply+0xb0>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	f003 0307 	and.w	r3, r3, #7
 8001790:	2b06      	cmp	r3, #6
 8001792:	d00a      	beq.n	80017aa <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001794:	4b26      	ldr	r3, [pc, #152]	@ (8001830 <HAL_PWREx_ConfigSupply+0xb0>)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	429a      	cmp	r2, r3
 80017a0:	d001      	beq.n	80017a6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e040      	b.n	8001828 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80017a6:	2300      	movs	r3, #0
 80017a8:	e03e      	b.n	8001828 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80017aa:	4b21      	ldr	r3, [pc, #132]	@ (8001830 <HAL_PWREx_ConfigSupply+0xb0>)
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80017b2:	491f      	ldr	r1, [pc, #124]	@ (8001830 <HAL_PWREx_ConfigSupply+0xb0>)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80017ba:	f7ff fc3f 	bl	800103c <HAL_GetTick>
 80017be:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80017c0:	e009      	b.n	80017d6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80017c2:	f7ff fc3b 	bl	800103c <HAL_GetTick>
 80017c6:	4602      	mov	r2, r0
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017d0:	d901      	bls.n	80017d6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e028      	b.n	8001828 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80017d6:	4b16      	ldr	r3, [pc, #88]	@ (8001830 <HAL_PWREx_ConfigSupply+0xb0>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80017e2:	d1ee      	bne.n	80017c2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b1e      	cmp	r3, #30
 80017e8:	d008      	beq.n	80017fc <HAL_PWREx_ConfigSupply+0x7c>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80017ee:	d005      	beq.n	80017fc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2b1d      	cmp	r3, #29
 80017f4:	d002      	beq.n	80017fc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2b2d      	cmp	r3, #45	@ 0x2d
 80017fa:	d114      	bne.n	8001826 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80017fc:	f7ff fc1e 	bl	800103c <HAL_GetTick>
 8001800:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001802:	e009      	b.n	8001818 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001804:	f7ff fc1a 	bl	800103c <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001812:	d901      	bls.n	8001818 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e007      	b.n	8001828 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001818:	4b05      	ldr	r3, [pc, #20]	@ (8001830 <HAL_PWREx_ConfigSupply+0xb0>)
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001820:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001824:	d1ee      	bne.n	8001804 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001826:	2300      	movs	r3, #0
}
 8001828:	4618      	mov	r0, r3
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	58024800 	.word	0x58024800

08001834 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08c      	sub	sp, #48	@ 0x30
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d102      	bne.n	8001848 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	f000 bc48 	b.w	80020d8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0301 	and.w	r3, r3, #1
 8001850:	2b00      	cmp	r3, #0
 8001852:	f000 8088 	beq.w	8001966 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001856:	4b99      	ldr	r3, [pc, #612]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800185e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001860:	4b96      	ldr	r3, [pc, #600]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001864:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001868:	2b10      	cmp	r3, #16
 800186a:	d007      	beq.n	800187c <HAL_RCC_OscConfig+0x48>
 800186c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800186e:	2b18      	cmp	r3, #24
 8001870:	d111      	bne.n	8001896 <HAL_RCC_OscConfig+0x62>
 8001872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001874:	f003 0303 	and.w	r3, r3, #3
 8001878:	2b02      	cmp	r3, #2
 800187a:	d10c      	bne.n	8001896 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800187c:	4b8f      	ldr	r3, [pc, #572]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d06d      	beq.n	8001964 <HAL_RCC_OscConfig+0x130>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d169      	bne.n	8001964 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	f000 bc21 	b.w	80020d8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800189e:	d106      	bne.n	80018ae <HAL_RCC_OscConfig+0x7a>
 80018a0:	4b86      	ldr	r3, [pc, #536]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a85      	ldr	r2, [pc, #532]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80018a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018aa:	6013      	str	r3, [r2, #0]
 80018ac:	e02e      	b.n	800190c <HAL_RCC_OscConfig+0xd8>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d10c      	bne.n	80018d0 <HAL_RCC_OscConfig+0x9c>
 80018b6:	4b81      	ldr	r3, [pc, #516]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a80      	ldr	r2, [pc, #512]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80018bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018c0:	6013      	str	r3, [r2, #0]
 80018c2:	4b7e      	ldr	r3, [pc, #504]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a7d      	ldr	r2, [pc, #500]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80018c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018cc:	6013      	str	r3, [r2, #0]
 80018ce:	e01d      	b.n	800190c <HAL_RCC_OscConfig+0xd8>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018d8:	d10c      	bne.n	80018f4 <HAL_RCC_OscConfig+0xc0>
 80018da:	4b78      	ldr	r3, [pc, #480]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a77      	ldr	r2, [pc, #476]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80018e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018e4:	6013      	str	r3, [r2, #0]
 80018e6:	4b75      	ldr	r3, [pc, #468]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a74      	ldr	r2, [pc, #464]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80018ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018f0:	6013      	str	r3, [r2, #0]
 80018f2:	e00b      	b.n	800190c <HAL_RCC_OscConfig+0xd8>
 80018f4:	4b71      	ldr	r3, [pc, #452]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a70      	ldr	r2, [pc, #448]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80018fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018fe:	6013      	str	r3, [r2, #0]
 8001900:	4b6e      	ldr	r3, [pc, #440]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a6d      	ldr	r2, [pc, #436]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001906:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800190a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d013      	beq.n	800193c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001914:	f7ff fb92 	bl	800103c <HAL_GetTick>
 8001918:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800191a:	e008      	b.n	800192e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800191c:	f7ff fb8e 	bl	800103c <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	2b64      	cmp	r3, #100	@ 0x64
 8001928:	d901      	bls.n	800192e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e3d4      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800192e:	4b63      	ldr	r3, [pc, #396]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d0f0      	beq.n	800191c <HAL_RCC_OscConfig+0xe8>
 800193a:	e014      	b.n	8001966 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800193c:	f7ff fb7e 	bl	800103c <HAL_GetTick>
 8001940:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001944:	f7ff fb7a 	bl	800103c <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b64      	cmp	r3, #100	@ 0x64
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e3c0      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001956:	4b59      	ldr	r3, [pc, #356]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1f0      	bne.n	8001944 <HAL_RCC_OscConfig+0x110>
 8001962:	e000      	b.n	8001966 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001964:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	2b00      	cmp	r3, #0
 8001970:	f000 80ca 	beq.w	8001b08 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001974:	4b51      	ldr	r3, [pc, #324]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001976:	691b      	ldr	r3, [r3, #16]
 8001978:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800197c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800197e:	4b4f      	ldr	r3, [pc, #316]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001982:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001984:	6a3b      	ldr	r3, [r7, #32]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d007      	beq.n	800199a <HAL_RCC_OscConfig+0x166>
 800198a:	6a3b      	ldr	r3, [r7, #32]
 800198c:	2b18      	cmp	r3, #24
 800198e:	d156      	bne.n	8001a3e <HAL_RCC_OscConfig+0x20a>
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f003 0303 	and.w	r3, r3, #3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d151      	bne.n	8001a3e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800199a:	4b48      	ldr	r3, [pc, #288]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0304 	and.w	r3, r3, #4
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d005      	beq.n	80019b2 <HAL_RCC_OscConfig+0x17e>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d101      	bne.n	80019b2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e392      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80019b2:	4b42      	ldr	r3, [pc, #264]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f023 0219 	bic.w	r2, r3, #25
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	493f      	ldr	r1, [pc, #252]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c4:	f7ff fb3a 	bl	800103c <HAL_GetTick>
 80019c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019ca:	e008      	b.n	80019de <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019cc:	f7ff fb36 	bl	800103c <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e37c      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019de:	4b37      	ldr	r3, [pc, #220]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0304 	and.w	r3, r3, #4
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d0f0      	beq.n	80019cc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ea:	f7ff fb33 	bl	8001054 <HAL_GetREVID>
 80019ee:	4603      	mov	r3, r0
 80019f0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d817      	bhi.n	8001a28 <HAL_RCC_OscConfig+0x1f4>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	2b40      	cmp	r3, #64	@ 0x40
 80019fe:	d108      	bne.n	8001a12 <HAL_RCC_OscConfig+0x1de>
 8001a00:	4b2e      	ldr	r3, [pc, #184]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001a08:	4a2c      	ldr	r2, [pc, #176]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a0e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a10:	e07a      	b.n	8001b08 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a12:	4b2a      	ldr	r3, [pc, #168]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	031b      	lsls	r3, r3, #12
 8001a20:	4926      	ldr	r1, [pc, #152]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a26:	e06f      	b.n	8001b08 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a28:	4b24      	ldr	r3, [pc, #144]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	691b      	ldr	r3, [r3, #16]
 8001a34:	061b      	lsls	r3, r3, #24
 8001a36:	4921      	ldr	r1, [pc, #132]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a3c:	e064      	b.n	8001b08 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d047      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001a46:	4b1d      	ldr	r3, [pc, #116]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f023 0219 	bic.w	r2, r3, #25
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	491a      	ldr	r1, [pc, #104]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001a54:	4313      	orrs	r3, r2
 8001a56:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a58:	f7ff faf0 	bl	800103c <HAL_GetTick>
 8001a5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a5e:	e008      	b.n	8001a72 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a60:	f7ff faec 	bl	800103c <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d901      	bls.n	8001a72 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e332      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a72:	4b12      	ldr	r3, [pc, #72]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0304 	and.w	r3, r3, #4
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d0f0      	beq.n	8001a60 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a7e:	f7ff fae9 	bl	8001054 <HAL_GetREVID>
 8001a82:	4603      	mov	r3, r0
 8001a84:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d819      	bhi.n	8001ac0 <HAL_RCC_OscConfig+0x28c>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	691b      	ldr	r3, [r3, #16]
 8001a90:	2b40      	cmp	r3, #64	@ 0x40
 8001a92:	d108      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x272>
 8001a94:	4b09      	ldr	r3, [pc, #36]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001a9c:	4a07      	ldr	r2, [pc, #28]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001a9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aa2:	6053      	str	r3, [r2, #4]
 8001aa4:	e030      	b.n	8001b08 <HAL_RCC_OscConfig+0x2d4>
 8001aa6:	4b05      	ldr	r3, [pc, #20]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	691b      	ldr	r3, [r3, #16]
 8001ab2:	031b      	lsls	r3, r3, #12
 8001ab4:	4901      	ldr	r1, [pc, #4]	@ (8001abc <HAL_RCC_OscConfig+0x288>)
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	604b      	str	r3, [r1, #4]
 8001aba:	e025      	b.n	8001b08 <HAL_RCC_OscConfig+0x2d4>
 8001abc:	58024400 	.word	0x58024400
 8001ac0:	4b9a      	ldr	r3, [pc, #616]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	691b      	ldr	r3, [r3, #16]
 8001acc:	061b      	lsls	r3, r3, #24
 8001ace:	4997      	ldr	r1, [pc, #604]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	604b      	str	r3, [r1, #4]
 8001ad4:	e018      	b.n	8001b08 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ad6:	4b95      	ldr	r3, [pc, #596]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a94      	ldr	r2, [pc, #592]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001adc:	f023 0301 	bic.w	r3, r3, #1
 8001ae0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae2:	f7ff faab 	bl	800103c <HAL_GetTick>
 8001ae6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001ae8:	e008      	b.n	8001afc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aea:	f7ff faa7 	bl	800103c <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e2ed      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001afc:	4b8b      	ldr	r3, [pc, #556]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0304 	and.w	r3, r3, #4
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1f0      	bne.n	8001aea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0310 	and.w	r3, r3, #16
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	f000 80a9 	beq.w	8001c68 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b16:	4b85      	ldr	r3, [pc, #532]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001b18:	691b      	ldr	r3, [r3, #16]
 8001b1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b1e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b20:	4b82      	ldr	r3, [pc, #520]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b24:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001b26:	69bb      	ldr	r3, [r7, #24]
 8001b28:	2b08      	cmp	r3, #8
 8001b2a:	d007      	beq.n	8001b3c <HAL_RCC_OscConfig+0x308>
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	2b18      	cmp	r3, #24
 8001b30:	d13a      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x374>
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d135      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b3c:	4b7b      	ldr	r3, [pc, #492]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d005      	beq.n	8001b54 <HAL_RCC_OscConfig+0x320>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	69db      	ldr	r3, [r3, #28]
 8001b4c:	2b80      	cmp	r3, #128	@ 0x80
 8001b4e:	d001      	beq.n	8001b54 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e2c1      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b54:	f7ff fa7e 	bl	8001054 <HAL_GetREVID>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d817      	bhi.n	8001b92 <HAL_RCC_OscConfig+0x35e>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6a1b      	ldr	r3, [r3, #32]
 8001b66:	2b20      	cmp	r3, #32
 8001b68:	d108      	bne.n	8001b7c <HAL_RCC_OscConfig+0x348>
 8001b6a:	4b70      	ldr	r3, [pc, #448]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001b72:	4a6e      	ldr	r2, [pc, #440]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001b74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001b78:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b7a:	e075      	b.n	8001c68 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b7c:	4b6b      	ldr	r3, [pc, #428]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a1b      	ldr	r3, [r3, #32]
 8001b88:	069b      	lsls	r3, r3, #26
 8001b8a:	4968      	ldr	r1, [pc, #416]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b90:	e06a      	b.n	8001c68 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b92:	4b66      	ldr	r3, [pc, #408]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a1b      	ldr	r3, [r3, #32]
 8001b9e:	061b      	lsls	r3, r3, #24
 8001ba0:	4962      	ldr	r1, [pc, #392]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ba6:	e05f      	b.n	8001c68 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	69db      	ldr	r3, [r3, #28]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d042      	beq.n	8001c36 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001bb0:	4b5e      	ldr	r3, [pc, #376]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a5d      	ldr	r2, [pc, #372]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001bb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bbc:	f7ff fa3e 	bl	800103c <HAL_GetTick>
 8001bc0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001bc2:	e008      	b.n	8001bd6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001bc4:	f7ff fa3a 	bl	800103c <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d901      	bls.n	8001bd6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e280      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001bd6:	4b55      	ldr	r3, [pc, #340]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d0f0      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001be2:	f7ff fa37 	bl	8001054 <HAL_GetREVID>
 8001be6:	4603      	mov	r3, r0
 8001be8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d817      	bhi.n	8001c20 <HAL_RCC_OscConfig+0x3ec>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	2b20      	cmp	r3, #32
 8001bf6:	d108      	bne.n	8001c0a <HAL_RCC_OscConfig+0x3d6>
 8001bf8:	4b4c      	ldr	r3, [pc, #304]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001c00:	4a4a      	ldr	r2, [pc, #296]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001c02:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001c06:	6053      	str	r3, [r2, #4]
 8001c08:	e02e      	b.n	8001c68 <HAL_RCC_OscConfig+0x434>
 8001c0a:	4b48      	ldr	r3, [pc, #288]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a1b      	ldr	r3, [r3, #32]
 8001c16:	069b      	lsls	r3, r3, #26
 8001c18:	4944      	ldr	r1, [pc, #272]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	604b      	str	r3, [r1, #4]
 8001c1e:	e023      	b.n	8001c68 <HAL_RCC_OscConfig+0x434>
 8001c20:	4b42      	ldr	r3, [pc, #264]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a1b      	ldr	r3, [r3, #32]
 8001c2c:	061b      	lsls	r3, r3, #24
 8001c2e:	493f      	ldr	r1, [pc, #252]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001c30:	4313      	orrs	r3, r2
 8001c32:	60cb      	str	r3, [r1, #12]
 8001c34:	e018      	b.n	8001c68 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001c36:	4b3d      	ldr	r3, [pc, #244]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a3c      	ldr	r2, [pc, #240]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001c3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c42:	f7ff f9fb 	bl	800103c <HAL_GetTick>
 8001c46:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c48:	e008      	b.n	8001c5c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001c4a:	f7ff f9f7 	bl	800103c <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e23d      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c5c:	4b33      	ldr	r3, [pc, #204]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1f0      	bne.n	8001c4a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0308 	and.w	r3, r3, #8
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d036      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	695b      	ldr	r3, [r3, #20]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d019      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c7c:	4b2b      	ldr	r3, [pc, #172]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001c7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c80:	4a2a      	ldr	r2, [pc, #168]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001c82:	f043 0301 	orr.w	r3, r3, #1
 8001c86:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c88:	f7ff f9d8 	bl	800103c <HAL_GetTick>
 8001c8c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c90:	f7ff f9d4 	bl	800103c <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e21a      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001ca2:	4b22      	ldr	r3, [pc, #136]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001ca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ca6:	f003 0302 	and.w	r3, r3, #2
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d0f0      	beq.n	8001c90 <HAL_RCC_OscConfig+0x45c>
 8001cae:	e018      	b.n	8001ce2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cb0:	4b1e      	ldr	r3, [pc, #120]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001cb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001cb6:	f023 0301 	bic.w	r3, r3, #1
 8001cba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cbc:	f7ff f9be 	bl	800103c <HAL_GetTick>
 8001cc0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cc2:	e008      	b.n	8001cd6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cc4:	f7ff f9ba 	bl	800103c <HAL_GetTick>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e200      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cd6:	4b15      	ldr	r3, [pc, #84]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001cd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d1f0      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0320 	and.w	r3, r3, #32
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d039      	beq.n	8001d62 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d01c      	beq.n	8001d30 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a0c      	ldr	r2, [pc, #48]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001cfc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d00:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d02:	f7ff f99b 	bl	800103c <HAL_GetTick>
 8001d06:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d08:	e008      	b.n	8001d1c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d0a:	f7ff f997 	bl	800103c <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	2b02      	cmp	r3, #2
 8001d16:	d901      	bls.n	8001d1c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e1dd      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d1c:	4b03      	ldr	r3, [pc, #12]	@ (8001d2c <HAL_RCC_OscConfig+0x4f8>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d0f0      	beq.n	8001d0a <HAL_RCC_OscConfig+0x4d6>
 8001d28:	e01b      	b.n	8001d62 <HAL_RCC_OscConfig+0x52e>
 8001d2a:	bf00      	nop
 8001d2c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d30:	4b9b      	ldr	r3, [pc, #620]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a9a      	ldr	r2, [pc, #616]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001d36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d3a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d3c:	f7ff f97e 	bl	800103c <HAL_GetTick>
 8001d40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d42:	e008      	b.n	8001d56 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d44:	f7ff f97a 	bl	800103c <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	2b02      	cmp	r3, #2
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e1c0      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d56:	4b92      	ldr	r3, [pc, #584]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1f0      	bne.n	8001d44 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0304 	and.w	r3, r3, #4
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f000 8081 	beq.w	8001e72 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001d70:	4b8c      	ldr	r3, [pc, #560]	@ (8001fa4 <HAL_RCC_OscConfig+0x770>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a8b      	ldr	r2, [pc, #556]	@ (8001fa4 <HAL_RCC_OscConfig+0x770>)
 8001d76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d7a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d7c:	f7ff f95e 	bl	800103c <HAL_GetTick>
 8001d80:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d84:	f7ff f95a 	bl	800103c <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b64      	cmp	r3, #100	@ 0x64
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e1a0      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d96:	4b83      	ldr	r3, [pc, #524]	@ (8001fa4 <HAL_RCC_OscConfig+0x770>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d0f0      	beq.n	8001d84 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d106      	bne.n	8001db8 <HAL_RCC_OscConfig+0x584>
 8001daa:	4b7d      	ldr	r3, [pc, #500]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dae:	4a7c      	ldr	r2, [pc, #496]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001db0:	f043 0301 	orr.w	r3, r3, #1
 8001db4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001db6:	e02d      	b.n	8001e14 <HAL_RCC_OscConfig+0x5e0>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d10c      	bne.n	8001dda <HAL_RCC_OscConfig+0x5a6>
 8001dc0:	4b77      	ldr	r3, [pc, #476]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dc4:	4a76      	ldr	r2, [pc, #472]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001dc6:	f023 0301 	bic.w	r3, r3, #1
 8001dca:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dcc:	4b74      	ldr	r3, [pc, #464]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dd0:	4a73      	ldr	r2, [pc, #460]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001dd2:	f023 0304 	bic.w	r3, r3, #4
 8001dd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dd8:	e01c      	b.n	8001e14 <HAL_RCC_OscConfig+0x5e0>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	2b05      	cmp	r3, #5
 8001de0:	d10c      	bne.n	8001dfc <HAL_RCC_OscConfig+0x5c8>
 8001de2:	4b6f      	ldr	r3, [pc, #444]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001de4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001de6:	4a6e      	ldr	r2, [pc, #440]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001de8:	f043 0304 	orr.w	r3, r3, #4
 8001dec:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dee:	4b6c      	ldr	r3, [pc, #432]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001df2:	4a6b      	ldr	r2, [pc, #428]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dfa:	e00b      	b.n	8001e14 <HAL_RCC_OscConfig+0x5e0>
 8001dfc:	4b68      	ldr	r3, [pc, #416]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e00:	4a67      	ldr	r2, [pc, #412]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001e02:	f023 0301 	bic.w	r3, r3, #1
 8001e06:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e08:	4b65      	ldr	r3, [pc, #404]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e0c:	4a64      	ldr	r2, [pc, #400]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001e0e:	f023 0304 	bic.w	r3, r3, #4
 8001e12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d015      	beq.n	8001e48 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e1c:	f7ff f90e 	bl	800103c <HAL_GetTick>
 8001e20:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e22:	e00a      	b.n	8001e3a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e24:	f7ff f90a 	bl	800103c <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d901      	bls.n	8001e3a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	e14e      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e3a:	4b59      	ldr	r3, [pc, #356]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001e3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d0ee      	beq.n	8001e24 <HAL_RCC_OscConfig+0x5f0>
 8001e46:	e014      	b.n	8001e72 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e48:	f7ff f8f8 	bl	800103c <HAL_GetTick>
 8001e4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e4e:	e00a      	b.n	8001e66 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e50:	f7ff f8f4 	bl	800103c <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d901      	bls.n	8001e66 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e138      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e66:	4b4e      	ldr	r3, [pc, #312]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1ee      	bne.n	8001e50 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	f000 812d 	beq.w	80020d6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001e7c:	4b48      	ldr	r3, [pc, #288]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e84:	2b18      	cmp	r3, #24
 8001e86:	f000 80bd 	beq.w	8002004 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	f040 809e 	bne.w	8001fd0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e94:	4b42      	ldr	r3, [pc, #264]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a41      	ldr	r2, [pc, #260]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001e9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea0:	f7ff f8cc 	bl	800103c <HAL_GetTick>
 8001ea4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ea6:	e008      	b.n	8001eba <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea8:	f7ff f8c8 	bl	800103c <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e10e      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001eba:	4b39      	ldr	r3, [pc, #228]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d1f0      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ec6:	4b36      	ldr	r3, [pc, #216]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001ec8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001eca:	4b37      	ldr	r3, [pc, #220]	@ (8001fa8 <HAL_RCC_OscConfig+0x774>)
 8001ecc:	4013      	ands	r3, r2
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001ed6:	0112      	lsls	r2, r2, #4
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	4931      	ldr	r1, [pc, #196]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001edc:	4313      	orrs	r3, r2
 8001ede:	628b      	str	r3, [r1, #40]	@ 0x28
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee4:	3b01      	subs	r3, #1
 8001ee6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eee:	3b01      	subs	r3, #1
 8001ef0:	025b      	lsls	r3, r3, #9
 8001ef2:	b29b      	uxth	r3, r3
 8001ef4:	431a      	orrs	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001efa:	3b01      	subs	r3, #1
 8001efc:	041b      	lsls	r3, r3, #16
 8001efe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001f02:	431a      	orrs	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f08:	3b01      	subs	r3, #1
 8001f0a:	061b      	lsls	r3, r3, #24
 8001f0c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001f10:	4923      	ldr	r1, [pc, #140]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f12:	4313      	orrs	r3, r2
 8001f14:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001f16:	4b22      	ldr	r3, [pc, #136]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f1a:	4a21      	ldr	r2, [pc, #132]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f1c:	f023 0301 	bic.w	r3, r3, #1
 8001f20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001f22:	4b1f      	ldr	r3, [pc, #124]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f26:	4b21      	ldr	r3, [pc, #132]	@ (8001fac <HAL_RCC_OscConfig+0x778>)
 8001f28:	4013      	ands	r3, r2
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001f2e:	00d2      	lsls	r2, r2, #3
 8001f30:	491b      	ldr	r1, [pc, #108]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001f36:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f3a:	f023 020c 	bic.w	r2, r3, #12
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f42:	4917      	ldr	r1, [pc, #92]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001f48:	4b15      	ldr	r3, [pc, #84]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f4c:	f023 0202 	bic.w	r2, r3, #2
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f54:	4912      	ldr	r1, [pc, #72]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f56:	4313      	orrs	r3, r2
 8001f58:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001f5a:	4b11      	ldr	r3, [pc, #68]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f5e:	4a10      	ldr	r2, [pc, #64]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001f66:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f6a:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001f72:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f76:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001f7e:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f82:	4a07      	ldr	r2, [pc, #28]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f84:	f043 0301 	orr.w	r3, r3, #1
 8001f88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f8a:	4b05      	ldr	r3, [pc, #20]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a04      	ldr	r2, [pc, #16]	@ (8001fa0 <HAL_RCC_OscConfig+0x76c>)
 8001f90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f96:	f7ff f851 	bl	800103c <HAL_GetTick>
 8001f9a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f9c:	e011      	b.n	8001fc2 <HAL_RCC_OscConfig+0x78e>
 8001f9e:	bf00      	nop
 8001fa0:	58024400 	.word	0x58024400
 8001fa4:	58024800 	.word	0x58024800
 8001fa8:	fffffc0c 	.word	0xfffffc0c
 8001fac:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb0:	f7ff f844 	bl	800103c <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e08a      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001fc2:	4b47      	ldr	r3, [pc, #284]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d0f0      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x77c>
 8001fce:	e082      	b.n	80020d6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fd0:	4b43      	ldr	r3, [pc, #268]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a42      	ldr	r2, [pc, #264]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 8001fd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fdc:	f7ff f82e 	bl	800103c <HAL_GetTick>
 8001fe0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fe4:	f7ff f82a 	bl	800103c <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e070      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ff6:	4b3a      	ldr	r3, [pc, #232]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d1f0      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x7b0>
 8002002:	e068      	b.n	80020d6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002004:	4b36      	ldr	r3, [pc, #216]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 8002006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002008:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800200a:	4b35      	ldr	r3, [pc, #212]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002014:	2b01      	cmp	r3, #1
 8002016:	d031      	beq.n	800207c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	f003 0203 	and.w	r2, r3, #3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002022:	429a      	cmp	r2, r3
 8002024:	d12a      	bne.n	800207c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	091b      	lsrs	r3, r3, #4
 800202a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002032:	429a      	cmp	r2, r3
 8002034:	d122      	bne.n	800207c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002040:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002042:	429a      	cmp	r2, r3
 8002044:	d11a      	bne.n	800207c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	0a5b      	lsrs	r3, r3, #9
 800204a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002052:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002054:	429a      	cmp	r2, r3
 8002056:	d111      	bne.n	800207c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	0c1b      	lsrs	r3, r3, #16
 800205c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002064:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002066:	429a      	cmp	r2, r3
 8002068:	d108      	bne.n	800207c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	0e1b      	lsrs	r3, r3, #24
 800206e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002076:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002078:	429a      	cmp	r2, r3
 800207a:	d001      	beq.n	8002080 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e02b      	b.n	80020d8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002080:	4b17      	ldr	r3, [pc, #92]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 8002082:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002084:	08db      	lsrs	r3, r3, #3
 8002086:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800208a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	429a      	cmp	r2, r3
 8002094:	d01f      	beq.n	80020d6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002096:	4b12      	ldr	r3, [pc, #72]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 8002098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800209a:	4a11      	ldr	r2, [pc, #68]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 800209c:	f023 0301 	bic.w	r3, r3, #1
 80020a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80020a2:	f7fe ffcb 	bl	800103c <HAL_GetTick>
 80020a6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80020a8:	bf00      	nop
 80020aa:	f7fe ffc7 	bl	800103c <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d0f9      	beq.n	80020aa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80020b6:	4b0a      	ldr	r3, [pc, #40]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 80020b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020ba:	4b0a      	ldr	r3, [pc, #40]	@ (80020e4 <HAL_RCC_OscConfig+0x8b0>)
 80020bc:	4013      	ands	r3, r2
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80020c2:	00d2      	lsls	r2, r2, #3
 80020c4:	4906      	ldr	r1, [pc, #24]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80020ca:	4b05      	ldr	r3, [pc, #20]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 80020cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ce:	4a04      	ldr	r2, [pc, #16]	@ (80020e0 <HAL_RCC_OscConfig+0x8ac>)
 80020d0:	f043 0301 	orr.w	r3, r3, #1
 80020d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3730      	adds	r7, #48	@ 0x30
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	58024400 	.word	0x58024400
 80020e4:	ffff0007 	.word	0xffff0007

080020e8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d101      	bne.n	80020fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e19c      	b.n	8002436 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020fc:	4b8a      	ldr	r3, [pc, #552]	@ (8002328 <HAL_RCC_ClockConfig+0x240>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 030f 	and.w	r3, r3, #15
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	429a      	cmp	r2, r3
 8002108:	d910      	bls.n	800212c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800210a:	4b87      	ldr	r3, [pc, #540]	@ (8002328 <HAL_RCC_ClockConfig+0x240>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f023 020f 	bic.w	r2, r3, #15
 8002112:	4985      	ldr	r1, [pc, #532]	@ (8002328 <HAL_RCC_ClockConfig+0x240>)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	4313      	orrs	r3, r2
 8002118:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800211a:	4b83      	ldr	r3, [pc, #524]	@ (8002328 <HAL_RCC_ClockConfig+0x240>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 030f 	and.w	r3, r3, #15
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	429a      	cmp	r2, r3
 8002126:	d001      	beq.n	800212c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e184      	b.n	8002436 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0304 	and.w	r3, r3, #4
 8002134:	2b00      	cmp	r3, #0
 8002136:	d010      	beq.n	800215a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	691a      	ldr	r2, [r3, #16]
 800213c:	4b7b      	ldr	r3, [pc, #492]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002144:	429a      	cmp	r2, r3
 8002146:	d908      	bls.n	800215a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002148:	4b78      	ldr	r3, [pc, #480]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	691b      	ldr	r3, [r3, #16]
 8002154:	4975      	ldr	r1, [pc, #468]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 8002156:	4313      	orrs	r3, r2
 8002158:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0308 	and.w	r3, r3, #8
 8002162:	2b00      	cmp	r3, #0
 8002164:	d010      	beq.n	8002188 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	695a      	ldr	r2, [r3, #20]
 800216a:	4b70      	ldr	r3, [pc, #448]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002172:	429a      	cmp	r2, r3
 8002174:	d908      	bls.n	8002188 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002176:	4b6d      	ldr	r3, [pc, #436]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 8002178:	69db      	ldr	r3, [r3, #28]
 800217a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	695b      	ldr	r3, [r3, #20]
 8002182:	496a      	ldr	r1, [pc, #424]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 8002184:	4313      	orrs	r3, r2
 8002186:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0310 	and.w	r3, r3, #16
 8002190:	2b00      	cmp	r3, #0
 8002192:	d010      	beq.n	80021b6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	699a      	ldr	r2, [r3, #24]
 8002198:	4b64      	ldr	r3, [pc, #400]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 800219a:	69db      	ldr	r3, [r3, #28]
 800219c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d908      	bls.n	80021b6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80021a4:	4b61      	ldr	r3, [pc, #388]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 80021a6:	69db      	ldr	r3, [r3, #28]
 80021a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	495e      	ldr	r1, [pc, #376]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0320 	and.w	r3, r3, #32
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d010      	beq.n	80021e4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	69da      	ldr	r2, [r3, #28]
 80021c6:	4b59      	ldr	r3, [pc, #356]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d908      	bls.n	80021e4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80021d2:	4b56      	ldr	r3, [pc, #344]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 80021d4:	6a1b      	ldr	r3, [r3, #32]
 80021d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	4953      	ldr	r1, [pc, #332]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 80021e0:	4313      	orrs	r3, r2
 80021e2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0302 	and.w	r3, r3, #2
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d010      	beq.n	8002212 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	68da      	ldr	r2, [r3, #12]
 80021f4:	4b4d      	ldr	r3, [pc, #308]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	f003 030f 	and.w	r3, r3, #15
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d908      	bls.n	8002212 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002200:	4b4a      	ldr	r3, [pc, #296]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	f023 020f 	bic.w	r2, r3, #15
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	4947      	ldr	r1, [pc, #284]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 800220e:	4313      	orrs	r3, r2
 8002210:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	2b00      	cmp	r3, #0
 800221c:	d055      	beq.n	80022ca <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800221e:	4b43      	ldr	r3, [pc, #268]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	4940      	ldr	r1, [pc, #256]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 800222c:	4313      	orrs	r3, r2
 800222e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b02      	cmp	r3, #2
 8002236:	d107      	bne.n	8002248 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002238:	4b3c      	ldr	r3, [pc, #240]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d121      	bne.n	8002288 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e0f6      	b.n	8002436 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	2b03      	cmp	r3, #3
 800224e:	d107      	bne.n	8002260 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002250:	4b36      	ldr	r3, [pc, #216]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d115      	bne.n	8002288 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e0ea      	b.n	8002436 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d107      	bne.n	8002278 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002268:	4b30      	ldr	r3, [pc, #192]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002270:	2b00      	cmp	r3, #0
 8002272:	d109      	bne.n	8002288 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e0de      	b.n	8002436 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002278:	4b2c      	ldr	r3, [pc, #176]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0304 	and.w	r3, r3, #4
 8002280:	2b00      	cmp	r3, #0
 8002282:	d101      	bne.n	8002288 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e0d6      	b.n	8002436 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002288:	4b28      	ldr	r3, [pc, #160]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 800228a:	691b      	ldr	r3, [r3, #16]
 800228c:	f023 0207 	bic.w	r2, r3, #7
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	4925      	ldr	r1, [pc, #148]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 8002296:	4313      	orrs	r3, r2
 8002298:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800229a:	f7fe fecf 	bl	800103c <HAL_GetTick>
 800229e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a0:	e00a      	b.n	80022b8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a2:	f7fe fecb 	bl	800103c <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d901      	bls.n	80022b8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80022b4:	2303      	movs	r3, #3
 80022b6:	e0be      	b.n	8002436 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022b8:	4b1c      	ldr	r3, [pc, #112]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	00db      	lsls	r3, r3, #3
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d1eb      	bne.n	80022a2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d010      	beq.n	80022f8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	4b14      	ldr	r3, [pc, #80]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	f003 030f 	and.w	r3, r3, #15
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d208      	bcs.n	80022f8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022e6:	4b11      	ldr	r3, [pc, #68]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 80022e8:	699b      	ldr	r3, [r3, #24]
 80022ea:	f023 020f 	bic.w	r2, r3, #15
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	490e      	ldr	r1, [pc, #56]	@ (800232c <HAL_RCC_ClockConfig+0x244>)
 80022f4:	4313      	orrs	r3, r2
 80022f6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002328 <HAL_RCC_ClockConfig+0x240>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 030f 	and.w	r3, r3, #15
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	429a      	cmp	r2, r3
 8002304:	d214      	bcs.n	8002330 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002306:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <HAL_RCC_ClockConfig+0x240>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f023 020f 	bic.w	r2, r3, #15
 800230e:	4906      	ldr	r1, [pc, #24]	@ (8002328 <HAL_RCC_ClockConfig+0x240>)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	4313      	orrs	r3, r2
 8002314:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002316:	4b04      	ldr	r3, [pc, #16]	@ (8002328 <HAL_RCC_ClockConfig+0x240>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	429a      	cmp	r2, r3
 8002322:	d005      	beq.n	8002330 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e086      	b.n	8002436 <HAL_RCC_ClockConfig+0x34e>
 8002328:	52002000 	.word	0x52002000
 800232c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	2b00      	cmp	r3, #0
 800233a:	d010      	beq.n	800235e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	691a      	ldr	r2, [r3, #16]
 8002340:	4b3f      	ldr	r3, [pc, #252]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002348:	429a      	cmp	r2, r3
 800234a:	d208      	bcs.n	800235e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800234c:	4b3c      	ldr	r3, [pc, #240]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 800234e:	699b      	ldr	r3, [r3, #24]
 8002350:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	691b      	ldr	r3, [r3, #16]
 8002358:	4939      	ldr	r1, [pc, #228]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 800235a:	4313      	orrs	r3, r2
 800235c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0308 	and.w	r3, r3, #8
 8002366:	2b00      	cmp	r3, #0
 8002368:	d010      	beq.n	800238c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	695a      	ldr	r2, [r3, #20]
 800236e:	4b34      	ldr	r3, [pc, #208]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002376:	429a      	cmp	r2, r3
 8002378:	d208      	bcs.n	800238c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800237a:	4b31      	ldr	r3, [pc, #196]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	492e      	ldr	r1, [pc, #184]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 8002388:	4313      	orrs	r3, r2
 800238a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0310 	and.w	r3, r3, #16
 8002394:	2b00      	cmp	r3, #0
 8002396:	d010      	beq.n	80023ba <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	699a      	ldr	r2, [r3, #24]
 800239c:	4b28      	ldr	r3, [pc, #160]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d208      	bcs.n	80023ba <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80023a8:	4b25      	ldr	r3, [pc, #148]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 80023aa:	69db      	ldr	r3, [r3, #28]
 80023ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	4922      	ldr	r1, [pc, #136]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0320 	and.w	r3, r3, #32
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d010      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69da      	ldr	r2, [r3, #28]
 80023ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d208      	bcs.n	80023e8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80023d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 80023d8:	6a1b      	ldr	r3, [r3, #32]
 80023da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69db      	ldr	r3, [r3, #28]
 80023e2:	4917      	ldr	r1, [pc, #92]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 80023e4:	4313      	orrs	r3, r2
 80023e6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80023e8:	f000 f834 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 80023ec:	4602      	mov	r2, r0
 80023ee:	4b14      	ldr	r3, [pc, #80]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	0a1b      	lsrs	r3, r3, #8
 80023f4:	f003 030f 	and.w	r3, r3, #15
 80023f8:	4912      	ldr	r1, [pc, #72]	@ (8002444 <HAL_RCC_ClockConfig+0x35c>)
 80023fa:	5ccb      	ldrb	r3, [r1, r3]
 80023fc:	f003 031f 	and.w	r3, r3, #31
 8002400:	fa22 f303 	lsr.w	r3, r2, r3
 8002404:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002406:	4b0e      	ldr	r3, [pc, #56]	@ (8002440 <HAL_RCC_ClockConfig+0x358>)
 8002408:	699b      	ldr	r3, [r3, #24]
 800240a:	f003 030f 	and.w	r3, r3, #15
 800240e:	4a0d      	ldr	r2, [pc, #52]	@ (8002444 <HAL_RCC_ClockConfig+0x35c>)
 8002410:	5cd3      	ldrb	r3, [r2, r3]
 8002412:	f003 031f 	and.w	r3, r3, #31
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	fa22 f303 	lsr.w	r3, r2, r3
 800241c:	4a0a      	ldr	r2, [pc, #40]	@ (8002448 <HAL_RCC_ClockConfig+0x360>)
 800241e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002420:	4a0a      	ldr	r2, [pc, #40]	@ (800244c <HAL_RCC_ClockConfig+0x364>)
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002426:	4b0a      	ldr	r3, [pc, #40]	@ (8002450 <HAL_RCC_ClockConfig+0x368>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4618      	mov	r0, r3
 800242c:	f7fe fdbc 	bl	8000fa8 <HAL_InitTick>
 8002430:	4603      	mov	r3, r0
 8002432:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002434:	7bfb      	ldrb	r3, [r7, #15]
}
 8002436:	4618      	mov	r0, r3
 8002438:	3718      	adds	r7, #24
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	58024400 	.word	0x58024400
 8002444:	08003db0 	.word	0x08003db0
 8002448:	24000004 	.word	0x24000004
 800244c:	24000000 	.word	0x24000000
 8002450:	24000024 	.word	0x24000024

08002454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002454:	b480      	push	{r7}
 8002456:	b089      	sub	sp, #36	@ 0x24
 8002458:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800245a:	4bb3      	ldr	r3, [pc, #716]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002462:	2b18      	cmp	r3, #24
 8002464:	f200 8155 	bhi.w	8002712 <HAL_RCC_GetSysClockFreq+0x2be>
 8002468:	a201      	add	r2, pc, #4	@ (adr r2, 8002470 <HAL_RCC_GetSysClockFreq+0x1c>)
 800246a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800246e:	bf00      	nop
 8002470:	080024d5 	.word	0x080024d5
 8002474:	08002713 	.word	0x08002713
 8002478:	08002713 	.word	0x08002713
 800247c:	08002713 	.word	0x08002713
 8002480:	08002713 	.word	0x08002713
 8002484:	08002713 	.word	0x08002713
 8002488:	08002713 	.word	0x08002713
 800248c:	08002713 	.word	0x08002713
 8002490:	080024fb 	.word	0x080024fb
 8002494:	08002713 	.word	0x08002713
 8002498:	08002713 	.word	0x08002713
 800249c:	08002713 	.word	0x08002713
 80024a0:	08002713 	.word	0x08002713
 80024a4:	08002713 	.word	0x08002713
 80024a8:	08002713 	.word	0x08002713
 80024ac:	08002713 	.word	0x08002713
 80024b0:	08002501 	.word	0x08002501
 80024b4:	08002713 	.word	0x08002713
 80024b8:	08002713 	.word	0x08002713
 80024bc:	08002713 	.word	0x08002713
 80024c0:	08002713 	.word	0x08002713
 80024c4:	08002713 	.word	0x08002713
 80024c8:	08002713 	.word	0x08002713
 80024cc:	08002713 	.word	0x08002713
 80024d0:	08002507 	.word	0x08002507
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80024d4:	4b94      	ldr	r3, [pc, #592]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0320 	and.w	r3, r3, #32
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d009      	beq.n	80024f4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80024e0:	4b91      	ldr	r3, [pc, #580]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	08db      	lsrs	r3, r3, #3
 80024e6:	f003 0303 	and.w	r3, r3, #3
 80024ea:	4a90      	ldr	r2, [pc, #576]	@ (800272c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80024ec:	fa22 f303 	lsr.w	r3, r2, r3
 80024f0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80024f2:	e111      	b.n	8002718 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80024f4:	4b8d      	ldr	r3, [pc, #564]	@ (800272c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80024f6:	61bb      	str	r3, [r7, #24]
      break;
 80024f8:	e10e      	b.n	8002718 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80024fa:	4b8d      	ldr	r3, [pc, #564]	@ (8002730 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80024fc:	61bb      	str	r3, [r7, #24]
      break;
 80024fe:	e10b      	b.n	8002718 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002500:	4b8c      	ldr	r3, [pc, #560]	@ (8002734 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002502:	61bb      	str	r3, [r7, #24]
      break;
 8002504:	e108      	b.n	8002718 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002506:	4b88      	ldr	r3, [pc, #544]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800250a:	f003 0303 	and.w	r3, r3, #3
 800250e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002510:	4b85      	ldr	r3, [pc, #532]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002514:	091b      	lsrs	r3, r3, #4
 8002516:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800251a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800251c:	4b82      	ldr	r3, [pc, #520]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800251e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002526:	4b80      	ldr	r3, [pc, #512]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800252a:	08db      	lsrs	r3, r3, #3
 800252c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002530:	68fa      	ldr	r2, [r7, #12]
 8002532:	fb02 f303 	mul.w	r3, r2, r3
 8002536:	ee07 3a90 	vmov	s15, r3
 800253a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800253e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 80e1 	beq.w	800270c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	2b02      	cmp	r3, #2
 800254e:	f000 8083 	beq.w	8002658 <HAL_RCC_GetSysClockFreq+0x204>
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	2b02      	cmp	r3, #2
 8002556:	f200 80a1 	bhi.w	800269c <HAL_RCC_GetSysClockFreq+0x248>
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d003      	beq.n	8002568 <HAL_RCC_GetSysClockFreq+0x114>
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d056      	beq.n	8002614 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002566:	e099      	b.n	800269c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002568:	4b6f      	ldr	r3, [pc, #444]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0320 	and.w	r3, r3, #32
 8002570:	2b00      	cmp	r3, #0
 8002572:	d02d      	beq.n	80025d0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002574:	4b6c      	ldr	r3, [pc, #432]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	08db      	lsrs	r3, r3, #3
 800257a:	f003 0303 	and.w	r3, r3, #3
 800257e:	4a6b      	ldr	r2, [pc, #428]	@ (800272c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002580:	fa22 f303 	lsr.w	r3, r2, r3
 8002584:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	ee07 3a90 	vmov	s15, r3
 800258c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	ee07 3a90 	vmov	s15, r3
 8002596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800259a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800259e:	4b62      	ldr	r3, [pc, #392]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025a6:	ee07 3a90 	vmov	s15, r3
 80025aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80025b2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002738 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ca:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80025ce:	e087      	b.n	80026e0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	ee07 3a90 	vmov	s15, r3
 80025d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025da:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800273c <HAL_RCC_GetSysClockFreq+0x2e8>
 80025de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025e2:	4b51      	ldr	r3, [pc, #324]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025ea:	ee07 3a90 	vmov	s15, r3
 80025ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80025f6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002738 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800260a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800260e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002612:	e065      	b.n	80026e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	ee07 3a90 	vmov	s15, r3
 800261a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800261e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002740 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002622:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002626:	4b40      	ldr	r3, [pc, #256]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800262e:	ee07 3a90 	vmov	s15, r3
 8002632:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002636:	ed97 6a02 	vldr	s12, [r7, #8]
 800263a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002738 <HAL_RCC_GetSysClockFreq+0x2e4>
 800263e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002642:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002646:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800264a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800264e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002652:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002656:	e043      	b.n	80026e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	ee07 3a90 	vmov	s15, r3
 800265e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002662:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002744 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800266a:	4b2f      	ldr	r3, [pc, #188]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002672:	ee07 3a90 	vmov	s15, r3
 8002676:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800267a:	ed97 6a02 	vldr	s12, [r7, #8]
 800267e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002738 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002682:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002686:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800268a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800268e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002696:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800269a:	e021      	b.n	80026e0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	ee07 3a90 	vmov	s15, r3
 80026a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026a6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002740 <HAL_RCC_GetSysClockFreq+0x2ec>
 80026aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026b6:	ee07 3a90 	vmov	s15, r3
 80026ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026be:	ed97 6a02 	vldr	s12, [r7, #8]
 80026c2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002738 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80026de:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80026e0:	4b11      	ldr	r3, [pc, #68]	@ (8002728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e4:	0a5b      	lsrs	r3, r3, #9
 80026e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80026ea:	3301      	adds	r3, #1
 80026ec:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	ee07 3a90 	vmov	s15, r3
 80026f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80026fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002700:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002704:	ee17 3a90 	vmov	r3, s15
 8002708:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800270a:	e005      	b.n	8002718 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800270c:	2300      	movs	r3, #0
 800270e:	61bb      	str	r3, [r7, #24]
      break;
 8002710:	e002      	b.n	8002718 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002712:	4b07      	ldr	r3, [pc, #28]	@ (8002730 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002714:	61bb      	str	r3, [r7, #24]
      break;
 8002716:	bf00      	nop
  }

  return sysclockfreq;
 8002718:	69bb      	ldr	r3, [r7, #24]
}
 800271a:	4618      	mov	r0, r3
 800271c:	3724      	adds	r7, #36	@ 0x24
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	58024400 	.word	0x58024400
 800272c:	03d09000 	.word	0x03d09000
 8002730:	003d0900 	.word	0x003d0900
 8002734:	017d7840 	.word	0x017d7840
 8002738:	46000000 	.word	0x46000000
 800273c:	4c742400 	.word	0x4c742400
 8002740:	4a742400 	.word	0x4a742400
 8002744:	4bbebc20 	.word	0x4bbebc20

08002748 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800274e:	f7ff fe81 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 8002752:	4602      	mov	r2, r0
 8002754:	4b10      	ldr	r3, [pc, #64]	@ (8002798 <HAL_RCC_GetHCLKFreq+0x50>)
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	0a1b      	lsrs	r3, r3, #8
 800275a:	f003 030f 	and.w	r3, r3, #15
 800275e:	490f      	ldr	r1, [pc, #60]	@ (800279c <HAL_RCC_GetHCLKFreq+0x54>)
 8002760:	5ccb      	ldrb	r3, [r1, r3]
 8002762:	f003 031f 	and.w	r3, r3, #31
 8002766:	fa22 f303 	lsr.w	r3, r2, r3
 800276a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800276c:	4b0a      	ldr	r3, [pc, #40]	@ (8002798 <HAL_RCC_GetHCLKFreq+0x50>)
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	f003 030f 	and.w	r3, r3, #15
 8002774:	4a09      	ldr	r2, [pc, #36]	@ (800279c <HAL_RCC_GetHCLKFreq+0x54>)
 8002776:	5cd3      	ldrb	r3, [r2, r3]
 8002778:	f003 031f 	and.w	r3, r3, #31
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	fa22 f303 	lsr.w	r3, r2, r3
 8002782:	4a07      	ldr	r2, [pc, #28]	@ (80027a0 <HAL_RCC_GetHCLKFreq+0x58>)
 8002784:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002786:	4a07      	ldr	r2, [pc, #28]	@ (80027a4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800278c:	4b04      	ldr	r3, [pc, #16]	@ (80027a0 <HAL_RCC_GetHCLKFreq+0x58>)
 800278e:	681b      	ldr	r3, [r3, #0]
}
 8002790:	4618      	mov	r0, r3
 8002792:	3708      	adds	r7, #8
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	58024400 	.word	0x58024400
 800279c:	08003db0 	.word	0x08003db0
 80027a0:	24000004 	.word	0x24000004
 80027a4:	24000000 	.word	0x24000000

080027a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80027ac:	f7ff ffcc 	bl	8002748 <HAL_RCC_GetHCLKFreq>
 80027b0:	4602      	mov	r2, r0
 80027b2:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80027b4:	69db      	ldr	r3, [r3, #28]
 80027b6:	091b      	lsrs	r3, r3, #4
 80027b8:	f003 0307 	and.w	r3, r3, #7
 80027bc:	4904      	ldr	r1, [pc, #16]	@ (80027d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027be:	5ccb      	ldrb	r3, [r1, r3]
 80027c0:	f003 031f 	and.w	r3, r3, #31
 80027c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	58024400 	.word	0x58024400
 80027d0:	08003db0 	.word	0x08003db0

080027d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80027d8:	f7ff ffb6 	bl	8002748 <HAL_RCC_GetHCLKFreq>
 80027dc:	4602      	mov	r2, r0
 80027de:	4b06      	ldr	r3, [pc, #24]	@ (80027f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027e0:	69db      	ldr	r3, [r3, #28]
 80027e2:	0a1b      	lsrs	r3, r3, #8
 80027e4:	f003 0307 	and.w	r3, r3, #7
 80027e8:	4904      	ldr	r1, [pc, #16]	@ (80027fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80027ea:	5ccb      	ldrb	r3, [r1, r3]
 80027ec:	f003 031f 	and.w	r3, r3, #31
 80027f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	58024400 	.word	0x58024400
 80027fc:	08003db0 	.word	0x08003db0

08002800 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8002804:	f7ff ffa0 	bl	8002748 <HAL_RCC_GetHCLKFreq>
 8002808:	4602      	mov	r2, r0
 800280a:	4b06      	ldr	r3, [pc, #24]	@ (8002824 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800280c:	6a1b      	ldr	r3, [r3, #32]
 800280e:	091b      	lsrs	r3, r3, #4
 8002810:	f003 0307 	and.w	r3, r3, #7
 8002814:	4904      	ldr	r1, [pc, #16]	@ (8002828 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8002816:	5ccb      	ldrb	r3, [r1, r3]
 8002818:	f003 031f 	and.w	r3, r3, #31
 800281c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8002820:	4618      	mov	r0, r3
 8002822:	bd80      	pop	{r7, pc}
 8002824:	58024400 	.word	0x58024400
 8002828:	08003db0 	.word	0x08003db0

0800282c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800282c:	b480      	push	{r7}
 800282e:	b089      	sub	sp, #36	@ 0x24
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002834:	4ba1      	ldr	r3, [pc, #644]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002838:	f003 0303 	and.w	r3, r3, #3
 800283c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800283e:	4b9f      	ldr	r3, [pc, #636]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002842:	0b1b      	lsrs	r3, r3, #12
 8002844:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002848:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800284a:	4b9c      	ldr	r3, [pc, #624]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800284c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284e:	091b      	lsrs	r3, r3, #4
 8002850:	f003 0301 	and.w	r3, r3, #1
 8002854:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8002856:	4b99      	ldr	r3, [pc, #612]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800285a:	08db      	lsrs	r3, r3, #3
 800285c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	fb02 f303 	mul.w	r3, r2, r3
 8002866:	ee07 3a90 	vmov	s15, r3
 800286a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800286e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	2b00      	cmp	r3, #0
 8002876:	f000 8111 	beq.w	8002a9c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	2b02      	cmp	r3, #2
 800287e:	f000 8083 	beq.w	8002988 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	2b02      	cmp	r3, #2
 8002886:	f200 80a1 	bhi.w	80029cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d003      	beq.n	8002898 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d056      	beq.n	8002944 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8002896:	e099      	b.n	80029cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002898:	4b88      	ldr	r3, [pc, #544]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0320 	and.w	r3, r3, #32
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d02d      	beq.n	8002900 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80028a4:	4b85      	ldr	r3, [pc, #532]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	08db      	lsrs	r3, r3, #3
 80028aa:	f003 0303 	and.w	r3, r3, #3
 80028ae:	4a84      	ldr	r2, [pc, #528]	@ (8002ac0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80028b0:	fa22 f303 	lsr.w	r3, r2, r3
 80028b4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	ee07 3a90 	vmov	s15, r3
 80028bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	ee07 3a90 	vmov	s15, r3
 80028c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028ce:	4b7b      	ldr	r3, [pc, #492]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028d6:	ee07 3a90 	vmov	s15, r3
 80028da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028de:	ed97 6a03 	vldr	s12, [r7, #12]
 80028e2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80028e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80028fe:	e087      	b.n	8002a10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	ee07 3a90 	vmov	s15, r3
 8002906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800290a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002ac8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800290e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002912:	4b6a      	ldr	r3, [pc, #424]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800291a:	ee07 3a90 	vmov	s15, r3
 800291e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002922:	ed97 6a03 	vldr	s12, [r7, #12]
 8002926:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800292a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800292e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002932:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002936:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800293a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800293e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002942:	e065      	b.n	8002a10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	ee07 3a90 	vmov	s15, r3
 800294a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800294e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002acc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8002952:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002956:	4b59      	ldr	r3, [pc, #356]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800295a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800295e:	ee07 3a90 	vmov	s15, r3
 8002962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002966:	ed97 6a03 	vldr	s12, [r7, #12]
 800296a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800296e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002972:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002976:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800297a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800297e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002982:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002986:	e043      	b.n	8002a10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	ee07 3a90 	vmov	s15, r3
 800298e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002992:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002ad0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8002996:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800299a:	4b48      	ldr	r3, [pc, #288]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800299c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800299e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029a2:	ee07 3a90 	vmov	s15, r3
 80029a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80029ae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80029b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80029ca:	e021      	b.n	8002a10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	ee07 3a90 	vmov	s15, r3
 80029d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029d6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002acc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80029da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029de:	4b37      	ldr	r3, [pc, #220]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80029e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029e6:	ee07 3a90 	vmov	s15, r3
 80029ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80029f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80029f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002a0e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8002a10:	4b2a      	ldr	r3, [pc, #168]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a14:	0a5b      	lsrs	r3, r3, #9
 8002a16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a1a:	ee07 3a90 	vmov	s15, r3
 8002a1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a22:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a36:	ee17 2a90 	vmov	r2, s15
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8002a3e:	4b1f      	ldr	r3, [pc, #124]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a42:	0c1b      	lsrs	r3, r3, #16
 8002a44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a48:	ee07 3a90 	vmov	s15, r3
 8002a4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a50:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a54:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a58:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a64:	ee17 2a90 	vmov	r2, s15
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8002a6c:	4b13      	ldr	r3, [pc, #76]	@ (8002abc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a70:	0e1b      	lsrs	r3, r3, #24
 8002a72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a76:	ee07 3a90 	vmov	s15, r3
 8002a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a86:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a92:	ee17 2a90 	vmov	r2, s15
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8002a9a:	e008      	b.n	8002aae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	609a      	str	r2, [r3, #8]
}
 8002aae:	bf00      	nop
 8002ab0:	3724      	adds	r7, #36	@ 0x24
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	58024400 	.word	0x58024400
 8002ac0:	03d09000 	.word	0x03d09000
 8002ac4:	46000000 	.word	0x46000000
 8002ac8:	4c742400 	.word	0x4c742400
 8002acc:	4a742400 	.word	0x4a742400
 8002ad0:	4bbebc20 	.word	0x4bbebc20

08002ad4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b089      	sub	sp, #36	@ 0x24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002adc:	4ba1      	ldr	r3, [pc, #644]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ae0:	f003 0303 	and.w	r3, r3, #3
 8002ae4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8002ae6:	4b9f      	ldr	r3, [pc, #636]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aea:	0d1b      	lsrs	r3, r3, #20
 8002aec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002af0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8002af2:	4b9c      	ldr	r3, [pc, #624]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af6:	0a1b      	lsrs	r3, r3, #8
 8002af8:	f003 0301 	and.w	r3, r3, #1
 8002afc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8002afe:	4b99      	ldr	r3, [pc, #612]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b02:	08db      	lsrs	r3, r3, #3
 8002b04:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	fb02 f303 	mul.w	r3, r2, r3
 8002b0e:	ee07 3a90 	vmov	s15, r3
 8002b12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b16:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 8111 	beq.w	8002d44 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	f000 8083 	beq.w	8002c30 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	f200 80a1 	bhi.w	8002c74 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d003      	beq.n	8002b40 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d056      	beq.n	8002bec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8002b3e:	e099      	b.n	8002c74 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002b40:	4b88      	ldr	r3, [pc, #544]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0320 	and.w	r3, r3, #32
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d02d      	beq.n	8002ba8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002b4c:	4b85      	ldr	r3, [pc, #532]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	08db      	lsrs	r3, r3, #3
 8002b52:	f003 0303 	and.w	r3, r3, #3
 8002b56:	4a84      	ldr	r2, [pc, #528]	@ (8002d68 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8002b58:	fa22 f303 	lsr.w	r3, r2, r3
 8002b5c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	ee07 3a90 	vmov	s15, r3
 8002b64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	ee07 3a90 	vmov	s15, r3
 8002b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b76:	4b7b      	ldr	r3, [pc, #492]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b7e:	ee07 3a90 	vmov	s15, r3
 8002b82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b86:	ed97 6a03 	vldr	s12, [r7, #12]
 8002b8a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002d6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002b8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ba2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8002ba6:	e087      	b.n	8002cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	ee07 3a90 	vmov	s15, r3
 8002bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bb2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002d70 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8002bb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bba:	4b6a      	ldr	r3, [pc, #424]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bc2:	ee07 3a90 	vmov	s15, r3
 8002bc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bca:	ed97 6a03 	vldr	s12, [r7, #12]
 8002bce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002d6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002bd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002be2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002be6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002bea:	e065      	b.n	8002cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	ee07 3a90 	vmov	s15, r3
 8002bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bf6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002bfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bfe:	4b59      	ldr	r3, [pc, #356]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c06:	ee07 3a90 	vmov	s15, r3
 8002c0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8002c12:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002d6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002c16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002c2e:	e043      	b.n	8002cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	ee07 3a90 	vmov	s15, r3
 8002c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c3a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8002c3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c42:	4b48      	ldr	r3, [pc, #288]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c4a:	ee07 3a90 	vmov	s15, r3
 8002c4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c52:	ed97 6a03 	vldr	s12, [r7, #12]
 8002c56:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002d6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002c5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002c72:	e021      	b.n	8002cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	ee07 3a90 	vmov	s15, r3
 8002c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c7e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002c82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c86:	4b37      	ldr	r3, [pc, #220]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c8e:	ee07 3a90 	vmov	s15, r3
 8002c92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c96:	ed97 6a03 	vldr	s12, [r7, #12]
 8002c9a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002d6c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002c9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ca2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ca6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002caa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002cae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002cb6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8002cb8:	4b2a      	ldr	r3, [pc, #168]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbc:	0a5b      	lsrs	r3, r3, #9
 8002cbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cc2:	ee07 3a90 	vmov	s15, r3
 8002cc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002cce:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002cd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8002cd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cde:	ee17 2a90 	vmov	r2, s15
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8002ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cea:	0c1b      	lsrs	r3, r3, #16
 8002cec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cf0:	ee07 3a90 	vmov	s15, r3
 8002cf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cf8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002cfc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002d00:	edd7 6a07 	vldr	s13, [r7, #28]
 8002d04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d0c:	ee17 2a90 	vmov	r2, s15
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8002d14:	4b13      	ldr	r3, [pc, #76]	@ (8002d64 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d18:	0e1b      	lsrs	r3, r3, #24
 8002d1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d1e:	ee07 3a90 	vmov	s15, r3
 8002d22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002d2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002d2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8002d32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d3a:	ee17 2a90 	vmov	r2, s15
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8002d42:	e008      	b.n	8002d56 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	609a      	str	r2, [r3, #8]
}
 8002d56:	bf00      	nop
 8002d58:	3724      	adds	r7, #36	@ 0x24
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	58024400 	.word	0x58024400
 8002d68:	03d09000 	.word	0x03d09000
 8002d6c:	46000000 	.word	0x46000000
 8002d70:	4c742400 	.word	0x4c742400
 8002d74:	4a742400 	.word	0x4a742400
 8002d78:	4bbebc20 	.word	0x4bbebc20

08002d7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d101      	bne.n	8002d8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e042      	b.n	8002e14 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d106      	bne.n	8002da6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f000 f83b 	bl	8002e1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2224      	movs	r2, #36	@ 0x24
 8002daa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f022 0201 	bic.w	r2, r2, #1
 8002dbc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d002      	beq.n	8002dcc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 fd9a 	bl	8003900 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f000 f82f 	bl	8002e30 <UART_SetConfig>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d101      	bne.n	8002ddc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e01b      	b.n	8002e14 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002dea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002dfa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 0201 	orr.w	r2, r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f000 fe19 	bl	8003a44 <UART_CheckIdleState>
 8002e12:	4603      	mov	r3, r0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3708      	adds	r7, #8
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e34:	b092      	sub	sp, #72	@ 0x48
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	431a      	orrs	r2, r3
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	69db      	ldr	r3, [r3, #28]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	4bbe      	ldr	r3, [pc, #760]	@ (8003158 <UART_SetConfig+0x328>)
 8002e60:	4013      	ands	r3, r2
 8002e62:	697a      	ldr	r2, [r7, #20]
 8002e64:	6812      	ldr	r2, [r2, #0]
 8002e66:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	68da      	ldr	r2, [r3, #12]
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4ab3      	ldr	r2, [pc, #716]	@ (800315c <UART_SetConfig+0x32c>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d004      	beq.n	8002e9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689a      	ldr	r2, [r3, #8]
 8002ea2:	4baf      	ldr	r3, [pc, #700]	@ (8003160 <UART_SetConfig+0x330>)
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	6812      	ldr	r2, [r2, #0]
 8002eaa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002eac:	430b      	orrs	r3, r1
 8002eae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb6:	f023 010f 	bic.w	r1, r3, #15
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4aa6      	ldr	r2, [pc, #664]	@ (8003164 <UART_SetConfig+0x334>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d177      	bne.n	8002fc0 <UART_SetConfig+0x190>
 8002ed0:	4ba5      	ldr	r3, [pc, #660]	@ (8003168 <UART_SetConfig+0x338>)
 8002ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ed8:	2b28      	cmp	r3, #40	@ 0x28
 8002eda:	d86d      	bhi.n	8002fb8 <UART_SetConfig+0x188>
 8002edc:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee4 <UART_SetConfig+0xb4>)
 8002ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee2:	bf00      	nop
 8002ee4:	08002f89 	.word	0x08002f89
 8002ee8:	08002fb9 	.word	0x08002fb9
 8002eec:	08002fb9 	.word	0x08002fb9
 8002ef0:	08002fb9 	.word	0x08002fb9
 8002ef4:	08002fb9 	.word	0x08002fb9
 8002ef8:	08002fb9 	.word	0x08002fb9
 8002efc:	08002fb9 	.word	0x08002fb9
 8002f00:	08002fb9 	.word	0x08002fb9
 8002f04:	08002f91 	.word	0x08002f91
 8002f08:	08002fb9 	.word	0x08002fb9
 8002f0c:	08002fb9 	.word	0x08002fb9
 8002f10:	08002fb9 	.word	0x08002fb9
 8002f14:	08002fb9 	.word	0x08002fb9
 8002f18:	08002fb9 	.word	0x08002fb9
 8002f1c:	08002fb9 	.word	0x08002fb9
 8002f20:	08002fb9 	.word	0x08002fb9
 8002f24:	08002f99 	.word	0x08002f99
 8002f28:	08002fb9 	.word	0x08002fb9
 8002f2c:	08002fb9 	.word	0x08002fb9
 8002f30:	08002fb9 	.word	0x08002fb9
 8002f34:	08002fb9 	.word	0x08002fb9
 8002f38:	08002fb9 	.word	0x08002fb9
 8002f3c:	08002fb9 	.word	0x08002fb9
 8002f40:	08002fb9 	.word	0x08002fb9
 8002f44:	08002fa1 	.word	0x08002fa1
 8002f48:	08002fb9 	.word	0x08002fb9
 8002f4c:	08002fb9 	.word	0x08002fb9
 8002f50:	08002fb9 	.word	0x08002fb9
 8002f54:	08002fb9 	.word	0x08002fb9
 8002f58:	08002fb9 	.word	0x08002fb9
 8002f5c:	08002fb9 	.word	0x08002fb9
 8002f60:	08002fb9 	.word	0x08002fb9
 8002f64:	08002fa9 	.word	0x08002fa9
 8002f68:	08002fb9 	.word	0x08002fb9
 8002f6c:	08002fb9 	.word	0x08002fb9
 8002f70:	08002fb9 	.word	0x08002fb9
 8002f74:	08002fb9 	.word	0x08002fb9
 8002f78:	08002fb9 	.word	0x08002fb9
 8002f7c:	08002fb9 	.word	0x08002fb9
 8002f80:	08002fb9 	.word	0x08002fb9
 8002f84:	08002fb1 	.word	0x08002fb1
 8002f88:	2301      	movs	r3, #1
 8002f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f8e:	e222      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8002f90:	2304      	movs	r3, #4
 8002f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f96:	e21e      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8002f98:	2308      	movs	r3, #8
 8002f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f9e:	e21a      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8002fa0:	2310      	movs	r3, #16
 8002fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fa6:	e216      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8002fa8:	2320      	movs	r3, #32
 8002faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fae:	e212      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8002fb0:	2340      	movs	r3, #64	@ 0x40
 8002fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fb6:	e20e      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8002fb8:	2380      	movs	r3, #128	@ 0x80
 8002fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fbe:	e20a      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a69      	ldr	r2, [pc, #420]	@ (800316c <UART_SetConfig+0x33c>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d130      	bne.n	800302c <UART_SetConfig+0x1fc>
 8002fca:	4b67      	ldr	r3, [pc, #412]	@ (8003168 <UART_SetConfig+0x338>)
 8002fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	2b05      	cmp	r3, #5
 8002fd4:	d826      	bhi.n	8003024 <UART_SetConfig+0x1f4>
 8002fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8002fdc <UART_SetConfig+0x1ac>)
 8002fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fdc:	08002ff5 	.word	0x08002ff5
 8002fe0:	08002ffd 	.word	0x08002ffd
 8002fe4:	08003005 	.word	0x08003005
 8002fe8:	0800300d 	.word	0x0800300d
 8002fec:	08003015 	.word	0x08003015
 8002ff0:	0800301d 	.word	0x0800301d
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ffa:	e1ec      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8002ffc:	2304      	movs	r3, #4
 8002ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003002:	e1e8      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003004:	2308      	movs	r3, #8
 8003006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800300a:	e1e4      	b.n	80033d6 <UART_SetConfig+0x5a6>
 800300c:	2310      	movs	r3, #16
 800300e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003012:	e1e0      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003014:	2320      	movs	r3, #32
 8003016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800301a:	e1dc      	b.n	80033d6 <UART_SetConfig+0x5a6>
 800301c:	2340      	movs	r3, #64	@ 0x40
 800301e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003022:	e1d8      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003024:	2380      	movs	r3, #128	@ 0x80
 8003026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800302a:	e1d4      	b.n	80033d6 <UART_SetConfig+0x5a6>
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a4f      	ldr	r2, [pc, #316]	@ (8003170 <UART_SetConfig+0x340>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d130      	bne.n	8003098 <UART_SetConfig+0x268>
 8003036:	4b4c      	ldr	r3, [pc, #304]	@ (8003168 <UART_SetConfig+0x338>)
 8003038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800303a:	f003 0307 	and.w	r3, r3, #7
 800303e:	2b05      	cmp	r3, #5
 8003040:	d826      	bhi.n	8003090 <UART_SetConfig+0x260>
 8003042:	a201      	add	r2, pc, #4	@ (adr r2, 8003048 <UART_SetConfig+0x218>)
 8003044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003048:	08003061 	.word	0x08003061
 800304c:	08003069 	.word	0x08003069
 8003050:	08003071 	.word	0x08003071
 8003054:	08003079 	.word	0x08003079
 8003058:	08003081 	.word	0x08003081
 800305c:	08003089 	.word	0x08003089
 8003060:	2300      	movs	r3, #0
 8003062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003066:	e1b6      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003068:	2304      	movs	r3, #4
 800306a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800306e:	e1b2      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003070:	2308      	movs	r3, #8
 8003072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003076:	e1ae      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003078:	2310      	movs	r3, #16
 800307a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800307e:	e1aa      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003080:	2320      	movs	r3, #32
 8003082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003086:	e1a6      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003088:	2340      	movs	r3, #64	@ 0x40
 800308a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800308e:	e1a2      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003090:	2380      	movs	r3, #128	@ 0x80
 8003092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003096:	e19e      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a35      	ldr	r2, [pc, #212]	@ (8003174 <UART_SetConfig+0x344>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d130      	bne.n	8003104 <UART_SetConfig+0x2d4>
 80030a2:	4b31      	ldr	r3, [pc, #196]	@ (8003168 <UART_SetConfig+0x338>)
 80030a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a6:	f003 0307 	and.w	r3, r3, #7
 80030aa:	2b05      	cmp	r3, #5
 80030ac:	d826      	bhi.n	80030fc <UART_SetConfig+0x2cc>
 80030ae:	a201      	add	r2, pc, #4	@ (adr r2, 80030b4 <UART_SetConfig+0x284>)
 80030b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b4:	080030cd 	.word	0x080030cd
 80030b8:	080030d5 	.word	0x080030d5
 80030bc:	080030dd 	.word	0x080030dd
 80030c0:	080030e5 	.word	0x080030e5
 80030c4:	080030ed 	.word	0x080030ed
 80030c8:	080030f5 	.word	0x080030f5
 80030cc:	2300      	movs	r3, #0
 80030ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030d2:	e180      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80030d4:	2304      	movs	r3, #4
 80030d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030da:	e17c      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80030dc:	2308      	movs	r3, #8
 80030de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030e2:	e178      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80030e4:	2310      	movs	r3, #16
 80030e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030ea:	e174      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80030ec:	2320      	movs	r3, #32
 80030ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030f2:	e170      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80030f4:	2340      	movs	r3, #64	@ 0x40
 80030f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030fa:	e16c      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80030fc:	2380      	movs	r3, #128	@ 0x80
 80030fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003102:	e168      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a1b      	ldr	r2, [pc, #108]	@ (8003178 <UART_SetConfig+0x348>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d142      	bne.n	8003194 <UART_SetConfig+0x364>
 800310e:	4b16      	ldr	r3, [pc, #88]	@ (8003168 <UART_SetConfig+0x338>)
 8003110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003112:	f003 0307 	and.w	r3, r3, #7
 8003116:	2b05      	cmp	r3, #5
 8003118:	d838      	bhi.n	800318c <UART_SetConfig+0x35c>
 800311a:	a201      	add	r2, pc, #4	@ (adr r2, 8003120 <UART_SetConfig+0x2f0>)
 800311c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003120:	08003139 	.word	0x08003139
 8003124:	08003141 	.word	0x08003141
 8003128:	08003149 	.word	0x08003149
 800312c:	08003151 	.word	0x08003151
 8003130:	0800317d 	.word	0x0800317d
 8003134:	08003185 	.word	0x08003185
 8003138:	2300      	movs	r3, #0
 800313a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800313e:	e14a      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003140:	2304      	movs	r3, #4
 8003142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003146:	e146      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003148:	2308      	movs	r3, #8
 800314a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800314e:	e142      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003150:	2310      	movs	r3, #16
 8003152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003156:	e13e      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003158:	cfff69f3 	.word	0xcfff69f3
 800315c:	58000c00 	.word	0x58000c00
 8003160:	11fff4ff 	.word	0x11fff4ff
 8003164:	40011000 	.word	0x40011000
 8003168:	58024400 	.word	0x58024400
 800316c:	40004400 	.word	0x40004400
 8003170:	40004800 	.word	0x40004800
 8003174:	40004c00 	.word	0x40004c00
 8003178:	40005000 	.word	0x40005000
 800317c:	2320      	movs	r3, #32
 800317e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003182:	e128      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003184:	2340      	movs	r3, #64	@ 0x40
 8003186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800318a:	e124      	b.n	80033d6 <UART_SetConfig+0x5a6>
 800318c:	2380      	movs	r3, #128	@ 0x80
 800318e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003192:	e120      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4acb      	ldr	r2, [pc, #812]	@ (80034c8 <UART_SetConfig+0x698>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d176      	bne.n	800328c <UART_SetConfig+0x45c>
 800319e:	4bcb      	ldr	r3, [pc, #812]	@ (80034cc <UART_SetConfig+0x69c>)
 80031a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031a6:	2b28      	cmp	r3, #40	@ 0x28
 80031a8:	d86c      	bhi.n	8003284 <UART_SetConfig+0x454>
 80031aa:	a201      	add	r2, pc, #4	@ (adr r2, 80031b0 <UART_SetConfig+0x380>)
 80031ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b0:	08003255 	.word	0x08003255
 80031b4:	08003285 	.word	0x08003285
 80031b8:	08003285 	.word	0x08003285
 80031bc:	08003285 	.word	0x08003285
 80031c0:	08003285 	.word	0x08003285
 80031c4:	08003285 	.word	0x08003285
 80031c8:	08003285 	.word	0x08003285
 80031cc:	08003285 	.word	0x08003285
 80031d0:	0800325d 	.word	0x0800325d
 80031d4:	08003285 	.word	0x08003285
 80031d8:	08003285 	.word	0x08003285
 80031dc:	08003285 	.word	0x08003285
 80031e0:	08003285 	.word	0x08003285
 80031e4:	08003285 	.word	0x08003285
 80031e8:	08003285 	.word	0x08003285
 80031ec:	08003285 	.word	0x08003285
 80031f0:	08003265 	.word	0x08003265
 80031f4:	08003285 	.word	0x08003285
 80031f8:	08003285 	.word	0x08003285
 80031fc:	08003285 	.word	0x08003285
 8003200:	08003285 	.word	0x08003285
 8003204:	08003285 	.word	0x08003285
 8003208:	08003285 	.word	0x08003285
 800320c:	08003285 	.word	0x08003285
 8003210:	0800326d 	.word	0x0800326d
 8003214:	08003285 	.word	0x08003285
 8003218:	08003285 	.word	0x08003285
 800321c:	08003285 	.word	0x08003285
 8003220:	08003285 	.word	0x08003285
 8003224:	08003285 	.word	0x08003285
 8003228:	08003285 	.word	0x08003285
 800322c:	08003285 	.word	0x08003285
 8003230:	08003275 	.word	0x08003275
 8003234:	08003285 	.word	0x08003285
 8003238:	08003285 	.word	0x08003285
 800323c:	08003285 	.word	0x08003285
 8003240:	08003285 	.word	0x08003285
 8003244:	08003285 	.word	0x08003285
 8003248:	08003285 	.word	0x08003285
 800324c:	08003285 	.word	0x08003285
 8003250:	0800327d 	.word	0x0800327d
 8003254:	2301      	movs	r3, #1
 8003256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800325a:	e0bc      	b.n	80033d6 <UART_SetConfig+0x5a6>
 800325c:	2304      	movs	r3, #4
 800325e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003262:	e0b8      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003264:	2308      	movs	r3, #8
 8003266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800326a:	e0b4      	b.n	80033d6 <UART_SetConfig+0x5a6>
 800326c:	2310      	movs	r3, #16
 800326e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003272:	e0b0      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003274:	2320      	movs	r3, #32
 8003276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800327a:	e0ac      	b.n	80033d6 <UART_SetConfig+0x5a6>
 800327c:	2340      	movs	r3, #64	@ 0x40
 800327e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003282:	e0a8      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003284:	2380      	movs	r3, #128	@ 0x80
 8003286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800328a:	e0a4      	b.n	80033d6 <UART_SetConfig+0x5a6>
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a8f      	ldr	r2, [pc, #572]	@ (80034d0 <UART_SetConfig+0x6a0>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d130      	bne.n	80032f8 <UART_SetConfig+0x4c8>
 8003296:	4b8d      	ldr	r3, [pc, #564]	@ (80034cc <UART_SetConfig+0x69c>)
 8003298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800329a:	f003 0307 	and.w	r3, r3, #7
 800329e:	2b05      	cmp	r3, #5
 80032a0:	d826      	bhi.n	80032f0 <UART_SetConfig+0x4c0>
 80032a2:	a201      	add	r2, pc, #4	@ (adr r2, 80032a8 <UART_SetConfig+0x478>)
 80032a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a8:	080032c1 	.word	0x080032c1
 80032ac:	080032c9 	.word	0x080032c9
 80032b0:	080032d1 	.word	0x080032d1
 80032b4:	080032d9 	.word	0x080032d9
 80032b8:	080032e1 	.word	0x080032e1
 80032bc:	080032e9 	.word	0x080032e9
 80032c0:	2300      	movs	r3, #0
 80032c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032c6:	e086      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80032c8:	2304      	movs	r3, #4
 80032ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032ce:	e082      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80032d0:	2308      	movs	r3, #8
 80032d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032d6:	e07e      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80032d8:	2310      	movs	r3, #16
 80032da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032de:	e07a      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80032e0:	2320      	movs	r3, #32
 80032e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032e6:	e076      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80032e8:	2340      	movs	r3, #64	@ 0x40
 80032ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032ee:	e072      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80032f0:	2380      	movs	r3, #128	@ 0x80
 80032f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032f6:	e06e      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a75      	ldr	r2, [pc, #468]	@ (80034d4 <UART_SetConfig+0x6a4>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d130      	bne.n	8003364 <UART_SetConfig+0x534>
 8003302:	4b72      	ldr	r3, [pc, #456]	@ (80034cc <UART_SetConfig+0x69c>)
 8003304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003306:	f003 0307 	and.w	r3, r3, #7
 800330a:	2b05      	cmp	r3, #5
 800330c:	d826      	bhi.n	800335c <UART_SetConfig+0x52c>
 800330e:	a201      	add	r2, pc, #4	@ (adr r2, 8003314 <UART_SetConfig+0x4e4>)
 8003310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003314:	0800332d 	.word	0x0800332d
 8003318:	08003335 	.word	0x08003335
 800331c:	0800333d 	.word	0x0800333d
 8003320:	08003345 	.word	0x08003345
 8003324:	0800334d 	.word	0x0800334d
 8003328:	08003355 	.word	0x08003355
 800332c:	2300      	movs	r3, #0
 800332e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003332:	e050      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003334:	2304      	movs	r3, #4
 8003336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800333a:	e04c      	b.n	80033d6 <UART_SetConfig+0x5a6>
 800333c:	2308      	movs	r3, #8
 800333e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003342:	e048      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003344:	2310      	movs	r3, #16
 8003346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800334a:	e044      	b.n	80033d6 <UART_SetConfig+0x5a6>
 800334c:	2320      	movs	r3, #32
 800334e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003352:	e040      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003354:	2340      	movs	r3, #64	@ 0x40
 8003356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800335a:	e03c      	b.n	80033d6 <UART_SetConfig+0x5a6>
 800335c:	2380      	movs	r3, #128	@ 0x80
 800335e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003362:	e038      	b.n	80033d6 <UART_SetConfig+0x5a6>
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a5b      	ldr	r2, [pc, #364]	@ (80034d8 <UART_SetConfig+0x6a8>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d130      	bne.n	80033d0 <UART_SetConfig+0x5a0>
 800336e:	4b57      	ldr	r3, [pc, #348]	@ (80034cc <UART_SetConfig+0x69c>)
 8003370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003372:	f003 0307 	and.w	r3, r3, #7
 8003376:	2b05      	cmp	r3, #5
 8003378:	d826      	bhi.n	80033c8 <UART_SetConfig+0x598>
 800337a:	a201      	add	r2, pc, #4	@ (adr r2, 8003380 <UART_SetConfig+0x550>)
 800337c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003380:	08003399 	.word	0x08003399
 8003384:	080033a1 	.word	0x080033a1
 8003388:	080033a9 	.word	0x080033a9
 800338c:	080033b1 	.word	0x080033b1
 8003390:	080033b9 	.word	0x080033b9
 8003394:	080033c1 	.word	0x080033c1
 8003398:	2302      	movs	r3, #2
 800339a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800339e:	e01a      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80033a0:	2304      	movs	r3, #4
 80033a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033a6:	e016      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80033a8:	2308      	movs	r3, #8
 80033aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033ae:	e012      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80033b0:	2310      	movs	r3, #16
 80033b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033b6:	e00e      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80033b8:	2320      	movs	r3, #32
 80033ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033be:	e00a      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80033c0:	2340      	movs	r3, #64	@ 0x40
 80033c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033c6:	e006      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80033c8:	2380      	movs	r3, #128	@ 0x80
 80033ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033ce:	e002      	b.n	80033d6 <UART_SetConfig+0x5a6>
 80033d0:	2380      	movs	r3, #128	@ 0x80
 80033d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a3f      	ldr	r2, [pc, #252]	@ (80034d8 <UART_SetConfig+0x6a8>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	f040 80f8 	bne.w	80035d2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80033e2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80033e6:	2b20      	cmp	r3, #32
 80033e8:	dc46      	bgt.n	8003478 <UART_SetConfig+0x648>
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	f2c0 8082 	blt.w	80034f4 <UART_SetConfig+0x6c4>
 80033f0:	3b02      	subs	r3, #2
 80033f2:	2b1e      	cmp	r3, #30
 80033f4:	d87e      	bhi.n	80034f4 <UART_SetConfig+0x6c4>
 80033f6:	a201      	add	r2, pc, #4	@ (adr r2, 80033fc <UART_SetConfig+0x5cc>)
 80033f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033fc:	0800347f 	.word	0x0800347f
 8003400:	080034f5 	.word	0x080034f5
 8003404:	08003487 	.word	0x08003487
 8003408:	080034f5 	.word	0x080034f5
 800340c:	080034f5 	.word	0x080034f5
 8003410:	080034f5 	.word	0x080034f5
 8003414:	08003497 	.word	0x08003497
 8003418:	080034f5 	.word	0x080034f5
 800341c:	080034f5 	.word	0x080034f5
 8003420:	080034f5 	.word	0x080034f5
 8003424:	080034f5 	.word	0x080034f5
 8003428:	080034f5 	.word	0x080034f5
 800342c:	080034f5 	.word	0x080034f5
 8003430:	080034f5 	.word	0x080034f5
 8003434:	080034a7 	.word	0x080034a7
 8003438:	080034f5 	.word	0x080034f5
 800343c:	080034f5 	.word	0x080034f5
 8003440:	080034f5 	.word	0x080034f5
 8003444:	080034f5 	.word	0x080034f5
 8003448:	080034f5 	.word	0x080034f5
 800344c:	080034f5 	.word	0x080034f5
 8003450:	080034f5 	.word	0x080034f5
 8003454:	080034f5 	.word	0x080034f5
 8003458:	080034f5 	.word	0x080034f5
 800345c:	080034f5 	.word	0x080034f5
 8003460:	080034f5 	.word	0x080034f5
 8003464:	080034f5 	.word	0x080034f5
 8003468:	080034f5 	.word	0x080034f5
 800346c:	080034f5 	.word	0x080034f5
 8003470:	080034f5 	.word	0x080034f5
 8003474:	080034e7 	.word	0x080034e7
 8003478:	2b40      	cmp	r3, #64	@ 0x40
 800347a:	d037      	beq.n	80034ec <UART_SetConfig+0x6bc>
 800347c:	e03a      	b.n	80034f4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800347e:	f7ff f9bf 	bl	8002800 <HAL_RCCEx_GetD3PCLK1Freq>
 8003482:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003484:	e03c      	b.n	8003500 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003486:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff f9ce 	bl	800282c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003494:	e034      	b.n	8003500 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003496:	f107 0318 	add.w	r3, r7, #24
 800349a:	4618      	mov	r0, r3
 800349c:	f7ff fb1a 	bl	8002ad4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80034a4:	e02c      	b.n	8003500 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034a6:	4b09      	ldr	r3, [pc, #36]	@ (80034cc <UART_SetConfig+0x69c>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0320 	and.w	r3, r3, #32
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d016      	beq.n	80034e0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80034b2:	4b06      	ldr	r3, [pc, #24]	@ (80034cc <UART_SetConfig+0x69c>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	08db      	lsrs	r3, r3, #3
 80034b8:	f003 0303 	and.w	r3, r3, #3
 80034bc:	4a07      	ldr	r2, [pc, #28]	@ (80034dc <UART_SetConfig+0x6ac>)
 80034be:	fa22 f303 	lsr.w	r3, r2, r3
 80034c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80034c4:	e01c      	b.n	8003500 <UART_SetConfig+0x6d0>
 80034c6:	bf00      	nop
 80034c8:	40011400 	.word	0x40011400
 80034cc:	58024400 	.word	0x58024400
 80034d0:	40007800 	.word	0x40007800
 80034d4:	40007c00 	.word	0x40007c00
 80034d8:	58000c00 	.word	0x58000c00
 80034dc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80034e0:	4b9d      	ldr	r3, [pc, #628]	@ (8003758 <UART_SetConfig+0x928>)
 80034e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80034e4:	e00c      	b.n	8003500 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80034e6:	4b9d      	ldr	r3, [pc, #628]	@ (800375c <UART_SetConfig+0x92c>)
 80034e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80034ea:	e009      	b.n	8003500 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80034f2:	e005      	b.n	8003500 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80034f4:	2300      	movs	r3, #0
 80034f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80034fe:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003500:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003502:	2b00      	cmp	r3, #0
 8003504:	f000 81de 	beq.w	80038c4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350c:	4a94      	ldr	r2, [pc, #592]	@ (8003760 <UART_SetConfig+0x930>)
 800350e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003512:	461a      	mov	r2, r3
 8003514:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003516:	fbb3 f3f2 	udiv	r3, r3, r2
 800351a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	685a      	ldr	r2, [r3, #4]
 8003520:	4613      	mov	r3, r2
 8003522:	005b      	lsls	r3, r3, #1
 8003524:	4413      	add	r3, r2
 8003526:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003528:	429a      	cmp	r2, r3
 800352a:	d305      	bcc.n	8003538 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003534:	429a      	cmp	r2, r3
 8003536:	d903      	bls.n	8003540 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800353e:	e1c1      	b.n	80038c4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003542:	2200      	movs	r2, #0
 8003544:	60bb      	str	r3, [r7, #8]
 8003546:	60fa      	str	r2, [r7, #12]
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354c:	4a84      	ldr	r2, [pc, #528]	@ (8003760 <UART_SetConfig+0x930>)
 800354e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003552:	b29b      	uxth	r3, r3
 8003554:	2200      	movs	r2, #0
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	607a      	str	r2, [r7, #4]
 800355a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800355e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003562:	f7fc feb9 	bl	80002d8 <__aeabi_uldivmod>
 8003566:	4602      	mov	r2, r0
 8003568:	460b      	mov	r3, r1
 800356a:	4610      	mov	r0, r2
 800356c:	4619      	mov	r1, r3
 800356e:	f04f 0200 	mov.w	r2, #0
 8003572:	f04f 0300 	mov.w	r3, #0
 8003576:	020b      	lsls	r3, r1, #8
 8003578:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800357c:	0202      	lsls	r2, r0, #8
 800357e:	6979      	ldr	r1, [r7, #20]
 8003580:	6849      	ldr	r1, [r1, #4]
 8003582:	0849      	lsrs	r1, r1, #1
 8003584:	2000      	movs	r0, #0
 8003586:	460c      	mov	r4, r1
 8003588:	4605      	mov	r5, r0
 800358a:	eb12 0804 	adds.w	r8, r2, r4
 800358e:	eb43 0905 	adc.w	r9, r3, r5
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	469a      	mov	sl, r3
 800359a:	4693      	mov	fp, r2
 800359c:	4652      	mov	r2, sl
 800359e:	465b      	mov	r3, fp
 80035a0:	4640      	mov	r0, r8
 80035a2:	4649      	mov	r1, r9
 80035a4:	f7fc fe98 	bl	80002d8 <__aeabi_uldivmod>
 80035a8:	4602      	mov	r2, r0
 80035aa:	460b      	mov	r3, r1
 80035ac:	4613      	mov	r3, r2
 80035ae:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80035b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035b6:	d308      	bcc.n	80035ca <UART_SetConfig+0x79a>
 80035b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035be:	d204      	bcs.n	80035ca <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80035c6:	60da      	str	r2, [r3, #12]
 80035c8:	e17c      	b.n	80038c4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80035d0:	e178      	b.n	80038c4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035da:	f040 80c5 	bne.w	8003768 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80035de:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80035e2:	2b20      	cmp	r3, #32
 80035e4:	dc48      	bgt.n	8003678 <UART_SetConfig+0x848>
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	db7b      	blt.n	80036e2 <UART_SetConfig+0x8b2>
 80035ea:	2b20      	cmp	r3, #32
 80035ec:	d879      	bhi.n	80036e2 <UART_SetConfig+0x8b2>
 80035ee:	a201      	add	r2, pc, #4	@ (adr r2, 80035f4 <UART_SetConfig+0x7c4>)
 80035f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f4:	0800367f 	.word	0x0800367f
 80035f8:	08003687 	.word	0x08003687
 80035fc:	080036e3 	.word	0x080036e3
 8003600:	080036e3 	.word	0x080036e3
 8003604:	0800368f 	.word	0x0800368f
 8003608:	080036e3 	.word	0x080036e3
 800360c:	080036e3 	.word	0x080036e3
 8003610:	080036e3 	.word	0x080036e3
 8003614:	0800369f 	.word	0x0800369f
 8003618:	080036e3 	.word	0x080036e3
 800361c:	080036e3 	.word	0x080036e3
 8003620:	080036e3 	.word	0x080036e3
 8003624:	080036e3 	.word	0x080036e3
 8003628:	080036e3 	.word	0x080036e3
 800362c:	080036e3 	.word	0x080036e3
 8003630:	080036e3 	.word	0x080036e3
 8003634:	080036af 	.word	0x080036af
 8003638:	080036e3 	.word	0x080036e3
 800363c:	080036e3 	.word	0x080036e3
 8003640:	080036e3 	.word	0x080036e3
 8003644:	080036e3 	.word	0x080036e3
 8003648:	080036e3 	.word	0x080036e3
 800364c:	080036e3 	.word	0x080036e3
 8003650:	080036e3 	.word	0x080036e3
 8003654:	080036e3 	.word	0x080036e3
 8003658:	080036e3 	.word	0x080036e3
 800365c:	080036e3 	.word	0x080036e3
 8003660:	080036e3 	.word	0x080036e3
 8003664:	080036e3 	.word	0x080036e3
 8003668:	080036e3 	.word	0x080036e3
 800366c:	080036e3 	.word	0x080036e3
 8003670:	080036e3 	.word	0x080036e3
 8003674:	080036d5 	.word	0x080036d5
 8003678:	2b40      	cmp	r3, #64	@ 0x40
 800367a:	d02e      	beq.n	80036da <UART_SetConfig+0x8aa>
 800367c:	e031      	b.n	80036e2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800367e:	f7ff f893 	bl	80027a8 <HAL_RCC_GetPCLK1Freq>
 8003682:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003684:	e033      	b.n	80036ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003686:	f7ff f8a5 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 800368a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800368c:	e02f      	b.n	80036ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800368e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff f8ca 	bl	800282c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800369a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800369c:	e027      	b.n	80036ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800369e:	f107 0318 	add.w	r3, r7, #24
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7ff fa16 	bl	8002ad4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80036ac:	e01f      	b.n	80036ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036ae:	4b2d      	ldr	r3, [pc, #180]	@ (8003764 <UART_SetConfig+0x934>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0320 	and.w	r3, r3, #32
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d009      	beq.n	80036ce <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80036ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003764 <UART_SetConfig+0x934>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	08db      	lsrs	r3, r3, #3
 80036c0:	f003 0303 	and.w	r3, r3, #3
 80036c4:	4a24      	ldr	r2, [pc, #144]	@ (8003758 <UART_SetConfig+0x928>)
 80036c6:	fa22 f303 	lsr.w	r3, r2, r3
 80036ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80036cc:	e00f      	b.n	80036ee <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80036ce:	4b22      	ldr	r3, [pc, #136]	@ (8003758 <UART_SetConfig+0x928>)
 80036d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80036d2:	e00c      	b.n	80036ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80036d4:	4b21      	ldr	r3, [pc, #132]	@ (800375c <UART_SetConfig+0x92c>)
 80036d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80036d8:	e009      	b.n	80036ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80036e0:	e005      	b.n	80036ee <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80036e2:	2300      	movs	r3, #0
 80036e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80036ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 80e7 	beq.w	80038c4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fa:	4a19      	ldr	r2, [pc, #100]	@ (8003760 <UART_SetConfig+0x930>)
 80036fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003700:	461a      	mov	r2, r3
 8003702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003704:	fbb3 f3f2 	udiv	r3, r3, r2
 8003708:	005a      	lsls	r2, r3, #1
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	085b      	lsrs	r3, r3, #1
 8003710:	441a      	add	r2, r3
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	fbb2 f3f3 	udiv	r3, r2, r3
 800371a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800371c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800371e:	2b0f      	cmp	r3, #15
 8003720:	d916      	bls.n	8003750 <UART_SetConfig+0x920>
 8003722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003728:	d212      	bcs.n	8003750 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800372a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800372c:	b29b      	uxth	r3, r3
 800372e:	f023 030f 	bic.w	r3, r3, #15
 8003732:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003736:	085b      	lsrs	r3, r3, #1
 8003738:	b29b      	uxth	r3, r3
 800373a:	f003 0307 	and.w	r3, r3, #7
 800373e:	b29a      	uxth	r2, r3
 8003740:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003742:	4313      	orrs	r3, r2
 8003744:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800374c:	60da      	str	r2, [r3, #12]
 800374e:	e0b9      	b.n	80038c4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003756:	e0b5      	b.n	80038c4 <UART_SetConfig+0xa94>
 8003758:	03d09000 	.word	0x03d09000
 800375c:	003d0900 	.word	0x003d0900
 8003760:	08003dcc 	.word	0x08003dcc
 8003764:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8003768:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800376c:	2b20      	cmp	r3, #32
 800376e:	dc49      	bgt.n	8003804 <UART_SetConfig+0x9d4>
 8003770:	2b00      	cmp	r3, #0
 8003772:	db7c      	blt.n	800386e <UART_SetConfig+0xa3e>
 8003774:	2b20      	cmp	r3, #32
 8003776:	d87a      	bhi.n	800386e <UART_SetConfig+0xa3e>
 8003778:	a201      	add	r2, pc, #4	@ (adr r2, 8003780 <UART_SetConfig+0x950>)
 800377a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800377e:	bf00      	nop
 8003780:	0800380b 	.word	0x0800380b
 8003784:	08003813 	.word	0x08003813
 8003788:	0800386f 	.word	0x0800386f
 800378c:	0800386f 	.word	0x0800386f
 8003790:	0800381b 	.word	0x0800381b
 8003794:	0800386f 	.word	0x0800386f
 8003798:	0800386f 	.word	0x0800386f
 800379c:	0800386f 	.word	0x0800386f
 80037a0:	0800382b 	.word	0x0800382b
 80037a4:	0800386f 	.word	0x0800386f
 80037a8:	0800386f 	.word	0x0800386f
 80037ac:	0800386f 	.word	0x0800386f
 80037b0:	0800386f 	.word	0x0800386f
 80037b4:	0800386f 	.word	0x0800386f
 80037b8:	0800386f 	.word	0x0800386f
 80037bc:	0800386f 	.word	0x0800386f
 80037c0:	0800383b 	.word	0x0800383b
 80037c4:	0800386f 	.word	0x0800386f
 80037c8:	0800386f 	.word	0x0800386f
 80037cc:	0800386f 	.word	0x0800386f
 80037d0:	0800386f 	.word	0x0800386f
 80037d4:	0800386f 	.word	0x0800386f
 80037d8:	0800386f 	.word	0x0800386f
 80037dc:	0800386f 	.word	0x0800386f
 80037e0:	0800386f 	.word	0x0800386f
 80037e4:	0800386f 	.word	0x0800386f
 80037e8:	0800386f 	.word	0x0800386f
 80037ec:	0800386f 	.word	0x0800386f
 80037f0:	0800386f 	.word	0x0800386f
 80037f4:	0800386f 	.word	0x0800386f
 80037f8:	0800386f 	.word	0x0800386f
 80037fc:	0800386f 	.word	0x0800386f
 8003800:	08003861 	.word	0x08003861
 8003804:	2b40      	cmp	r3, #64	@ 0x40
 8003806:	d02e      	beq.n	8003866 <UART_SetConfig+0xa36>
 8003808:	e031      	b.n	800386e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800380a:	f7fe ffcd 	bl	80027a8 <HAL_RCC_GetPCLK1Freq>
 800380e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003810:	e033      	b.n	800387a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003812:	f7fe ffdf 	bl	80027d4 <HAL_RCC_GetPCLK2Freq>
 8003816:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003818:	e02f      	b.n	800387a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800381a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff f804 	bl	800282c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003826:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003828:	e027      	b.n	800387a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800382a:	f107 0318 	add.w	r3, r7, #24
 800382e:	4618      	mov	r0, r3
 8003830:	f7ff f950 	bl	8002ad4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003838:	e01f      	b.n	800387a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800383a:	4b2d      	ldr	r3, [pc, #180]	@ (80038f0 <UART_SetConfig+0xac0>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0320 	and.w	r3, r3, #32
 8003842:	2b00      	cmp	r3, #0
 8003844:	d009      	beq.n	800385a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003846:	4b2a      	ldr	r3, [pc, #168]	@ (80038f0 <UART_SetConfig+0xac0>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	08db      	lsrs	r3, r3, #3
 800384c:	f003 0303 	and.w	r3, r3, #3
 8003850:	4a28      	ldr	r2, [pc, #160]	@ (80038f4 <UART_SetConfig+0xac4>)
 8003852:	fa22 f303 	lsr.w	r3, r2, r3
 8003856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003858:	e00f      	b.n	800387a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800385a:	4b26      	ldr	r3, [pc, #152]	@ (80038f4 <UART_SetConfig+0xac4>)
 800385c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800385e:	e00c      	b.n	800387a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8003860:	4b25      	ldr	r3, [pc, #148]	@ (80038f8 <UART_SetConfig+0xac8>)
 8003862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003864:	e009      	b.n	800387a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003866:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800386a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800386c:	e005      	b.n	800387a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800386e:	2300      	movs	r3, #0
 8003870:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003878:	bf00      	nop
    }

    if (pclk != 0U)
 800387a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800387c:	2b00      	cmp	r3, #0
 800387e:	d021      	beq.n	80038c4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003884:	4a1d      	ldr	r2, [pc, #116]	@ (80038fc <UART_SetConfig+0xacc>)
 8003886:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800388a:	461a      	mov	r2, r3
 800388c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800388e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	085b      	lsrs	r3, r3, #1
 8003898:	441a      	add	r2, r3
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	fbb2 f3f3 	udiv	r3, r2, r3
 80038a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038a6:	2b0f      	cmp	r3, #15
 80038a8:	d909      	bls.n	80038be <UART_SetConfig+0xa8e>
 80038aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038b0:	d205      	bcs.n	80038be <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80038b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	60da      	str	r2, [r3, #12]
 80038bc:	e002      	b.n	80038c4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	2200      	movs	r2, #0
 80038d8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2200      	movs	r2, #0
 80038de:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80038e0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3748      	adds	r7, #72	@ 0x48
 80038e8:	46bd      	mov	sp, r7
 80038ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038ee:	bf00      	nop
 80038f0:	58024400 	.word	0x58024400
 80038f4:	03d09000 	.word	0x03d09000
 80038f8:	003d0900 	.word	0x003d0900
 80038fc:	08003dcc 	.word	0x08003dcc

08003900 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00a      	beq.n	800392a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	430a      	orrs	r2, r1
 8003928:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800392e:	f003 0301 	and.w	r3, r3, #1
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00a      	beq.n	800394c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	430a      	orrs	r2, r1
 800394a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	2b00      	cmp	r3, #0
 8003956:	d00a      	beq.n	800396e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	430a      	orrs	r2, r1
 800396c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003972:	f003 0304 	and.w	r3, r3, #4
 8003976:	2b00      	cmp	r3, #0
 8003978:	d00a      	beq.n	8003990 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	430a      	orrs	r2, r1
 800398e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003994:	f003 0310 	and.w	r3, r3, #16
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00a      	beq.n	80039b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	430a      	orrs	r2, r1
 80039b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b6:	f003 0320 	and.w	r3, r3, #32
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00a      	beq.n	80039d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	430a      	orrs	r2, r1
 80039d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d01a      	beq.n	8003a16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	430a      	orrs	r2, r1
 80039f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039fe:	d10a      	bne.n	8003a16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	430a      	orrs	r2, r1
 8003a14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00a      	beq.n	8003a38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	430a      	orrs	r2, r1
 8003a36:	605a      	str	r2, [r3, #4]
  }
}
 8003a38:	bf00      	nop
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b098      	sub	sp, #96	@ 0x60
 8003a48:	af02      	add	r7, sp, #8
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a54:	f7fd faf2 	bl	800103c <HAL_GetTick>
 8003a58:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0308 	and.w	r3, r3, #8
 8003a64:	2b08      	cmp	r3, #8
 8003a66:	d12f      	bne.n	8003ac8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a68:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a70:	2200      	movs	r2, #0
 8003a72:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f88e 	bl	8003b98 <UART_WaitOnFlagUntilTimeout>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d022      	beq.n	8003ac8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a8a:	e853 3f00 	ldrex	r3, [r3]
 8003a8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003a90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a96:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003aa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003aa2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003aa6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003aa8:	e841 2300 	strex	r3, r2, [r1]
 8003aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003aae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1e6      	bne.n	8003a82 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	e063      	b.n	8003b90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0304 	and.w	r3, r3, #4
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	d149      	bne.n	8003b6a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ad6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ada:	9300      	str	r3, [sp, #0]
 8003adc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 f857 	bl	8003b98 <UART_WaitOnFlagUntilTimeout>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d03c      	beq.n	8003b6a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af8:	e853 3f00 	ldrex	r3, [r3]
 8003afc:	623b      	str	r3, [r7, #32]
   return(result);
 8003afe:	6a3b      	ldr	r3, [r7, #32]
 8003b00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b10:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b16:	e841 2300 	strex	r3, r2, [r1]
 8003b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1e6      	bne.n	8003af0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	3308      	adds	r3, #8
 8003b28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	e853 3f00 	ldrex	r3, [r3]
 8003b30:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f023 0301 	bic.w	r3, r3, #1
 8003b38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	3308      	adds	r3, #8
 8003b40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b42:	61fa      	str	r2, [r7, #28]
 8003b44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b46:	69b9      	ldr	r1, [r7, #24]
 8003b48:	69fa      	ldr	r2, [r7, #28]
 8003b4a:	e841 2300 	strex	r3, r2, [r1]
 8003b4e:	617b      	str	r3, [r7, #20]
   return(result);
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d1e5      	bne.n	8003b22 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2220      	movs	r2, #32
 8003b5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e012      	b.n	8003b90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2220      	movs	r2, #32
 8003b6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2220      	movs	r2, #32
 8003b76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3758      	adds	r7, #88	@ 0x58
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	603b      	str	r3, [r7, #0]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ba8:	e04f      	b.n	8003c4a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003bb0:	d04b      	beq.n	8003c4a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bb2:	f7fd fa43 	bl	800103c <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	69ba      	ldr	r2, [r7, #24]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d302      	bcc.n	8003bc8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d101      	bne.n	8003bcc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	e04e      	b.n	8003c6a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0304 	and.w	r3, r3, #4
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d037      	beq.n	8003c4a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	2b80      	cmp	r3, #128	@ 0x80
 8003bde:	d034      	beq.n	8003c4a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	2b40      	cmp	r3, #64	@ 0x40
 8003be4:	d031      	beq.n	8003c4a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	69db      	ldr	r3, [r3, #28]
 8003bec:	f003 0308 	and.w	r3, r3, #8
 8003bf0:	2b08      	cmp	r3, #8
 8003bf2:	d110      	bne.n	8003c16 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2208      	movs	r2, #8
 8003bfa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bfc:	68f8      	ldr	r0, [r7, #12]
 8003bfe:	f000 f839 	bl	8003c74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2208      	movs	r2, #8
 8003c06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e029      	b.n	8003c6a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	69db      	ldr	r3, [r3, #28]
 8003c1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c24:	d111      	bne.n	8003c4a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c30:	68f8      	ldr	r0, [r7, #12]
 8003c32:	f000 f81f 	bl	8003c74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2220      	movs	r2, #32
 8003c3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e00f      	b.n	8003c6a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	69da      	ldr	r2, [r3, #28]
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	4013      	ands	r3, r2
 8003c54:	68ba      	ldr	r2, [r7, #8]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	bf0c      	ite	eq
 8003c5a:	2301      	moveq	r3, #1
 8003c5c:	2300      	movne	r3, #0
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	461a      	mov	r2, r3
 8003c62:	79fb      	ldrb	r3, [r7, #7]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d0a0      	beq.n	8003baa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c68:	2300      	movs	r3, #0
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
	...

08003c74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b095      	sub	sp, #84	@ 0x54
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c84:	e853 3f00 	ldrex	r3, [r3]
 8003c88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	461a      	mov	r2, r3
 8003c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c9a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c9e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ca0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ca2:	e841 2300 	strex	r3, r2, [r1]
 8003ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1e6      	bne.n	8003c7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	3308      	adds	r3, #8
 8003cb4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cb6:	6a3b      	ldr	r3, [r7, #32]
 8003cb8:	e853 3f00 	ldrex	r3, [r3]
 8003cbc:	61fb      	str	r3, [r7, #28]
   return(result);
 8003cbe:	69fa      	ldr	r2, [r7, #28]
 8003cc0:	4b1e      	ldr	r3, [pc, #120]	@ (8003d3c <UART_EndRxTransfer+0xc8>)
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	3308      	adds	r3, #8
 8003ccc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003cce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cd2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cd6:	e841 2300 	strex	r3, r2, [r1]
 8003cda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1e5      	bne.n	8003cae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d118      	bne.n	8003d1c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	e853 3f00 	ldrex	r3, [r3]
 8003cf6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	f023 0310 	bic.w	r3, r3, #16
 8003cfe:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	461a      	mov	r2, r3
 8003d06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d08:	61bb      	str	r3, [r7, #24]
 8003d0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d0c:	6979      	ldr	r1, [r7, #20]
 8003d0e:	69ba      	ldr	r2, [r7, #24]
 8003d10:	e841 2300 	strex	r3, r2, [r1]
 8003d14:	613b      	str	r3, [r7, #16]
   return(result);
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d1e6      	bne.n	8003cea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003d30:	bf00      	nop
 8003d32:	3754      	adds	r7, #84	@ 0x54
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr
 8003d3c:	effffffe 	.word	0xeffffffe

08003d40 <memset>:
 8003d40:	4402      	add	r2, r0
 8003d42:	4603      	mov	r3, r0
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d100      	bne.n	8003d4a <memset+0xa>
 8003d48:	4770      	bx	lr
 8003d4a:	f803 1b01 	strb.w	r1, [r3], #1
 8003d4e:	e7f9      	b.n	8003d44 <memset+0x4>

08003d50 <__libc_init_array>:
 8003d50:	b570      	push	{r4, r5, r6, lr}
 8003d52:	4d0d      	ldr	r5, [pc, #52]	@ (8003d88 <__libc_init_array+0x38>)
 8003d54:	4c0d      	ldr	r4, [pc, #52]	@ (8003d8c <__libc_init_array+0x3c>)
 8003d56:	1b64      	subs	r4, r4, r5
 8003d58:	10a4      	asrs	r4, r4, #2
 8003d5a:	2600      	movs	r6, #0
 8003d5c:	42a6      	cmp	r6, r4
 8003d5e:	d109      	bne.n	8003d74 <__libc_init_array+0x24>
 8003d60:	4d0b      	ldr	r5, [pc, #44]	@ (8003d90 <__libc_init_array+0x40>)
 8003d62:	4c0c      	ldr	r4, [pc, #48]	@ (8003d94 <__libc_init_array+0x44>)
 8003d64:	f000 f818 	bl	8003d98 <_init>
 8003d68:	1b64      	subs	r4, r4, r5
 8003d6a:	10a4      	asrs	r4, r4, #2
 8003d6c:	2600      	movs	r6, #0
 8003d6e:	42a6      	cmp	r6, r4
 8003d70:	d105      	bne.n	8003d7e <__libc_init_array+0x2e>
 8003d72:	bd70      	pop	{r4, r5, r6, pc}
 8003d74:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d78:	4798      	blx	r3
 8003d7a:	3601      	adds	r6, #1
 8003d7c:	e7ee      	b.n	8003d5c <__libc_init_array+0xc>
 8003d7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d82:	4798      	blx	r3
 8003d84:	3601      	adds	r6, #1
 8003d86:	e7f2      	b.n	8003d6e <__libc_init_array+0x1e>
 8003d88:	08003dec 	.word	0x08003dec
 8003d8c:	08003dec 	.word	0x08003dec
 8003d90:	08003dec 	.word	0x08003dec
 8003d94:	08003df0 	.word	0x08003df0

08003d98 <_init>:
 8003d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d9a:	bf00      	nop
 8003d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d9e:	bc08      	pop	{r3}
 8003da0:	469e      	mov	lr, r3
 8003da2:	4770      	bx	lr

08003da4 <_fini>:
 8003da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003da6:	bf00      	nop
 8003da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003daa:	bc08      	pop	{r3}
 8003dac:	469e      	mov	lr, r3
 8003dae:	4770      	bx	lr
