\hypertarget{struct_r_c_c___periph_c_l_k_init_type_def}{}\doxysection{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def Struct Reference}
\label{struct_r_c_c___periph_c_l_k_init_type_def}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}


RCC extended clocks structure definition.  




{\ttfamily \#include $<$stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{Periph\+Clock\+Selection}}
\item 
\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{RCC\+\_\+\+PLLI2\+SInit\+Type\+Def}} \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}
\item 
\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def}{RCC\+\_\+\+PLLSAIInit\+Type\+Def}} \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5c98d61b289871ab7c017a93c9bb5c2e}{PLLI2\+SDivQ}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a52a83f122a71326e411a5cacac9a67c0}{PLLSAIDivQ}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_affeb4b48e7662ef29443f14a4363c041}{PLLSAIDivR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{I2s\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPres\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}{Usart1\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}{Usart2\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2b33b1a6d2641acf4a1b04ac25935c2e}{Usart3\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1cdf087accda262c8c806515fad687e8}{Uart4\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aaf5745655b97cab23b0db90aae326beb}{Uart5\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a33e2451bf4aabbf11f3aefcfcef7a8dd}{Usart6\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa0317625be0b67124cf6463165b4514b}{Uart7\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1473353ec002df35b72c0fbbf87e72f2}{Uart8\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}{I2c1\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ea6471d70d1fbeae5eacf995bde6beb}{I2c2\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}{I2c3\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}{I2c4\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}{Cec\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{Clk48\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7c5071d3ddcea370f5b9a6ba56f5d250}{Sdmmc1\+Clock\+Selection}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC extended clocks structure definition. 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00124}{124}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}\label{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!CecClockSelection@{CecClockSelection}}
\index{CecClockSelection@{CecClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{CecClockSelection}{CecClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Cec\+Clock\+Selection}

CEC clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___c_e_c___clock___source}{RCCEx CEC Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00200}{200}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}\label{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Clk48ClockSelection@{Clk48ClockSelection}}
\index{Clk48ClockSelection@{Clk48ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Clk48ClockSelection}{Clk48ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Clk48\+Clock\+Selection}

Specifies 48Mhz clock source used by USB OTG FS, RNG and SDMMC This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___c_l_k48___clock___source}{RCCEx CLK48 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00203}{203}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}\label{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!I2c1ClockSelection@{I2c1ClockSelection}}
\index{I2c1ClockSelection@{I2c1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{I2c1ClockSelection}{I2c1ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t I2c1\+Clock\+Selection}

I2\+C1 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source}{RCCEx I2\+C1 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00185}{185}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a3ea6471d70d1fbeae5eacf995bde6beb}\label{struct_r_c_c___periph_c_l_k_init_type_def_a3ea6471d70d1fbeae5eacf995bde6beb}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!I2c2ClockSelection@{I2c2ClockSelection}}
\index{I2c2ClockSelection@{I2c2ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{I2c2ClockSelection}{I2c2ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t I2c2\+Clock\+Selection}

I2\+C2 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___i2_c2___clock___source}{RCCEx I2\+C2 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00188}{188}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}\label{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!I2c3ClockSelection@{I2c3ClockSelection}}
\index{I2c3ClockSelection@{I2c3ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{I2c3ClockSelection}{I2c3ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t I2c3\+Clock\+Selection}

I2\+C3 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___i2_c3___clock___source}{RCCEx I2\+C3 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00191}{191}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}\label{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!I2c4ClockSelection@{I2c4ClockSelection}}
\index{I2c4ClockSelection@{I2c4ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{I2c4ClockSelection}{I2c4ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t I2c4\+Clock\+Selection}

I2\+C4 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source}{RCCEx I2\+C4 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00194}{194}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}\label{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!I2sClockSelection@{I2sClockSelection}}
\index{I2sClockSelection@{I2sClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{I2sClockSelection}{I2sClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t I2s\+Clock\+Selection}

Specifies I2S Clock source Selection. This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___i2_s___clock___source}{RCCEx I2S Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00149}{149}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}\label{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Lptim1ClockSelection@{Lptim1ClockSelection}}
\index{Lptim1ClockSelection@{Lptim1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Lptim1ClockSelection}{Lptim1ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Lptim1\+Clock\+Selection}

Specifies LPTIM1 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source}{RCCEx LPTIM1 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00197}{197}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}\label{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!PeriphClockSelection@{PeriphClockSelection}}
\index{PeriphClockSelection@{PeriphClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PeriphClockSelection}{PeriphClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Clock\+Selection}

The Extended Clock to be configured. This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection}{RCC Periph Clock Selection}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00126}{126}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}\label{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!PLLI2S@{PLLI2S}}
\index{PLLI2S@{PLLI2S}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLI2S}{PLLI2S}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{RCC\+\_\+\+PLLI2\+SInit\+Type\+Def}} PLLI2S}

PLL I2S structure parameters. This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00129}{129}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a5c98d61b289871ab7c017a93c9bb5c2e}\label{struct_r_c_c___periph_c_l_k_init_type_def_a5c98d61b289871ab7c017a93c9bb5c2e}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!PLLI2SDivQ@{PLLI2SDivQ}}
\index{PLLI2SDivQ@{PLLI2SDivQ}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLI2SDivQ}{PLLI2SDivQ}}
{\footnotesize\ttfamily uint32\+\_\+t PLLI2\+SDivQ}

Specifies the PLLI2S division factor for SAI1 clock. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 32 This parameter will be used only when PLLI2S is selected as Clock Source SAI 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00135}{135}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}\label{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!PLLSAI@{PLLSAI}}
\index{PLLSAI@{PLLSAI}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLSAI}{PLLSAI}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def}{RCC\+\_\+\+PLLSAIInit\+Type\+Def}} PLLSAI}

PLL SAI structure parameters. This parameter will be used only when PLLI2S is selected as Clock Source SAI or LTDC 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a52a83f122a71326e411a5cacac9a67c0}\label{struct_r_c_c___periph_c_l_k_init_type_def_a52a83f122a71326e411a5cacac9a67c0}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!PLLSAIDivQ@{PLLSAIDivQ}}
\index{PLLSAIDivQ@{PLLSAIDivQ}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLSAIDivQ}{PLLSAIDivQ}}
{\footnotesize\ttfamily uint32\+\_\+t PLLSAIDivQ}

Specifies the PLLI2S division factor for SAI1 clock. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 32 This parameter will be used only when PLLSAI is selected as Clock Source SAI 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00139}{139}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_affeb4b48e7662ef29443f14a4363c041}\label{struct_r_c_c___periph_c_l_k_init_type_def_affeb4b48e7662ef29443f14a4363c041}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!PLLSAIDivR@{PLLSAIDivR}}
\index{PLLSAIDivR@{PLLSAIDivR}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLSAIDivR}{PLLSAIDivR}}
{\footnotesize\ttfamily uint32\+\_\+t PLLSAIDivR}

Specifies the PLLSAI division factor for LTDC clock. This parameter must be one value of \mbox{\hyperlink{group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r}{RCCEx PLLSAI DIVR}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00143}{143}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}\label{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!RTCClockSelection@{RTCClockSelection}}
\index{RTCClockSelection@{RTCClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{RTCClockSelection}{RTCClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t RTCClock\+Selection}

Specifies RTC Clock source Selection. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source}{RCC RTC Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00146}{146}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}\label{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Sai1ClockSelection@{Sai1ClockSelection}}
\index{Sai1ClockSelection@{Sai1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Sai1ClockSelection}{Sai1ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Sai1\+Clock\+Selection}

Specifies SAI1 Clock Prescalers Selection This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source}{RCCEx SAI1 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00155}{155}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}\label{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Sai2ClockSelection@{Sai2ClockSelection}}
\index{Sai2ClockSelection@{Sai2ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Sai2ClockSelection}{Sai2ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Sai2\+Clock\+Selection}

Specifies SAI2 Clock Prescalers Selection This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___s_a_i2___clock___source}{RCCEx SAI2 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00158}{158}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a7c5071d3ddcea370f5b9a6ba56f5d250}\label{struct_r_c_c___periph_c_l_k_init_type_def_a7c5071d3ddcea370f5b9a6ba56f5d250}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Sdmmc1ClockSelection@{Sdmmc1ClockSelection}}
\index{Sdmmc1ClockSelection@{Sdmmc1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Sdmmc1ClockSelection}{Sdmmc1ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Sdmmc1\+Clock\+Selection}

SDMMC1 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___s_d_m_m_c1___clock___source}{RCCEx SDMMC1 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00206}{206}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}\label{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!TIMPresSelection@{TIMPresSelection}}
\index{TIMPresSelection@{TIMPresSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIMPresSelection}{TIMPresSelection}}
{\footnotesize\ttfamily uint32\+\_\+t TIMPres\+Selection}

Specifies TIM Clock Prescalers Selection. This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___t_i_m___prescaler___selection}{RCCEx TIM Prescaler Selection}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00152}{152}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a1cdf087accda262c8c806515fad687e8}\label{struct_r_c_c___periph_c_l_k_init_type_def_a1cdf087accda262c8c806515fad687e8}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Uart4ClockSelection@{Uart4ClockSelection}}
\index{Uart4ClockSelection@{Uart4ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Uart4ClockSelection}{Uart4ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Uart4\+Clock\+Selection}

UART4 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source}{RCCEx UART4 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00170}{170}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_aaf5745655b97cab23b0db90aae326beb}\label{struct_r_c_c___periph_c_l_k_init_type_def_aaf5745655b97cab23b0db90aae326beb}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Uart5ClockSelection@{Uart5ClockSelection}}
\index{Uart5ClockSelection@{Uart5ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Uart5ClockSelection}{Uart5ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Uart5\+Clock\+Selection}

UART5 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source}{RCCEx UART5 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00173}{173}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_aa0317625be0b67124cf6463165b4514b}\label{struct_r_c_c___periph_c_l_k_init_type_def_aa0317625be0b67124cf6463165b4514b}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Uart7ClockSelection@{Uart7ClockSelection}}
\index{Uart7ClockSelection@{Uart7ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Uart7ClockSelection}{Uart7ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Uart7\+Clock\+Selection}

UART7 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source}{RCCEx UART7 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00179}{179}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a1473353ec002df35b72c0fbbf87e72f2}\label{struct_r_c_c___periph_c_l_k_init_type_def_a1473353ec002df35b72c0fbbf87e72f2}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Uart8ClockSelection@{Uart8ClockSelection}}
\index{Uart8ClockSelection@{Uart8ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Uart8ClockSelection}{Uart8ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Uart8\+Clock\+Selection}

UART8 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source}{RCCEx UART8 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00182}{182}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}\label{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Usart1ClockSelection@{Usart1ClockSelection}}
\index{Usart1ClockSelection@{Usart1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Usart1ClockSelection}{Usart1ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Usart1\+Clock\+Selection}

USART1 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source}{RCCEx USART1 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00161}{161}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}\label{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Usart2ClockSelection@{Usart2ClockSelection}}
\index{Usart2ClockSelection@{Usart2ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Usart2ClockSelection}{Usart2ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Usart2\+Clock\+Selection}

USART2 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source}{RCCEx USART2 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00164}{164}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a2b33b1a6d2641acf4a1b04ac25935c2e}\label{struct_r_c_c___periph_c_l_k_init_type_def_a2b33b1a6d2641acf4a1b04ac25935c2e}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Usart3ClockSelection@{Usart3ClockSelection}}
\index{Usart3ClockSelection@{Usart3ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Usart3ClockSelection}{Usart3ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Usart3\+Clock\+Selection}

USART3 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source}{RCCEx USART3 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00167}{167}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a33e2451bf4aabbf11f3aefcfcef7a8dd}\label{struct_r_c_c___periph_c_l_k_init_type_def_a33e2451bf4aabbf11f3aefcfcef7a8dd}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Usart6ClockSelection@{Usart6ClockSelection}}
\index{Usart6ClockSelection@{Usart6ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Usart6ClockSelection}{Usart6ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Usart6\+Clock\+Selection}

USART6 clock source This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t6___clock___source}{RCCEx USART6 Clock Source}} 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00176}{176}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Autodrone32/\+Libraries/\+STM32\+F7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
