=====
SETUP
1.560
16.114
17.674
u_sdram/ff_sdr_read_data_11_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_3_s6
14.273
14.726
u_v9958/u_vram_interface/w_rdata8_3_s5
14.726
14.829
u_v9958/u_vram_interface/ff_cpu_vram_rdata_3_s0
16.114
=====
SETUP
1.634
16.040
17.674
u_sdram/ff_sdr_read_data_10_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_2_s6
14.199
14.652
u_v9958/u_vram_interface/w_rdata8_2_s5
14.652
14.755
u_v9958/u_vram_interface/ff_cpu_vram_rdata_2_s0
16.040
=====
SETUP
1.751
15.923
17.674
u_sdram/ff_sdr_read_data_31_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_7_s7
14.465
15.020
u_v9958/u_vram_interface/w_rdata8_7_s5
15.020
15.123
u_v9958/u_vram_interface/ff_cpu_vram_rdata_7_s0
15.923
=====
SETUP
1.830
10.021
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.363
7.912
u_sdram/ff_sdr_read_data_16_s0
10.021
=====
SETUP
1.830
10.021
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.363
7.912
u_sdram/ff_sdr_read_data_17_s0
10.021
=====
SETUP
1.873
15.801
17.674
u_sdram/ff_sdr_read_data_9_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_1_s6
14.368
14.821
u_v9958/u_vram_interface/w_rdata8_1_s5
14.821
14.924
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_1_s0
15.801
=====
SETUP
1.896
15.778
17.674
u_sdram/ff_sdr_read_data_11_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_3_s6
14.273
14.726
u_v9958/u_vram_interface/w_rdata8_3_s5
14.726
14.829
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_3_s0
15.778
=====
SETUP
1.915
15.759
17.674
u_sdram/ff_sdr_read_data_12_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_4_s6
14.228
14.783
u_v9958/u_vram_interface/w_rdata8_4_s5
14.783
14.886
u_v9958/u_vram_interface/ff_cpu_vram_rdata_4_s0
15.759
=====
SETUP
1.917
15.757
17.674
u_sdram/ff_sdr_read_data_31_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_7_s7
14.465
15.020
u_v9958/u_vram_interface/w_rdata8_7_s5
15.020
15.123
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_7_s0
15.757
=====
SETUP
1.946
15.727
17.674
u_sdram/ff_sdr_read_data_13_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_5_s6
14.227
14.598
u_v9958/u_vram_interface/w_rdata8_5_s5
14.598
14.701
u_v9958/u_vram_interface/ff_cpu_vram_rdata_5_s0
15.727
=====
SETUP
1.949
15.725
17.674
u_sdram/ff_sdr_read_data_8_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_0_s6
14.369
14.822
u_v9958/u_vram_interface/w_rdata8_0_s5
14.822
14.925
u_v9958/u_vram_interface/ff_cpu_vram_rdata_0_s0
15.725
=====
SETUP
1.949
15.724
17.674
u_sdram/ff_sdr_read_data_9_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_1_s6
14.368
14.821
u_v9958/u_vram_interface/w_rdata8_1_s5
14.821
14.924
u_v9958/u_vram_interface/ff_cpu_vram_rdata_1_s0
15.724
=====
SETUP
1.969
15.705
17.674
u_sdram/ff_sdr_read_data_10_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_2_s6
14.199
14.652
u_v9958/u_vram_interface/w_rdata8_2_s5
14.652
14.755
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_2_s0
15.705
=====
SETUP
2.021
15.652
17.674
u_sdram/ff_sdr_read_data_30_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_6_s7
14.467
14.920
u_v9958/u_vram_interface/w_rdata8_6_s5
14.920
15.023
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_6_s0
15.652
=====
SETUP
2.021
15.652
17.674
u_sdram/ff_sdr_read_data_30_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_6_s7
14.467
14.920
u_v9958/u_vram_interface/w_rdata8_6_s5
14.920
15.023
u_v9958/u_vram_interface/ff_cpu_vram_rdata_6_s0
15.652
=====
SETUP
2.046
9.805
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.363
7.912
u_sdram/ff_sdr_read_data_18_s0
9.805
=====
SETUP
2.046
9.805
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.363
7.912
u_sdram/ff_sdr_read_data_19_s0
9.805
=====
SETUP
2.049
9.802
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.363
7.912
u_sdram/ff_sdr_read_data_0_s0
9.802
=====
SETUP
2.049
9.802
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.363
7.912
u_sdram/ff_sdr_read_data_1_s0
9.802
=====
SETUP
2.061
9.790
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.363
7.912
u_sdram/ff_sdr_read_data_20_s0
9.790
=====
SETUP
2.061
9.790
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.363
7.912
u_sdram/ff_sdr_read_data_21_s0
9.790
=====
SETUP
2.158
15.516
17.674
u_sdram/ff_sdr_read_data_12_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_4_s6
14.228
14.783
u_v9958/u_vram_interface/w_rdata8_4_s5
14.783
14.886
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_4_s0
15.516
=====
SETUP
2.189
15.485
17.674
u_sdram/ff_sdr_read_data_13_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_5_s6
14.227
14.598
u_v9958/u_vram_interface/w_rdata8_5_s5
14.598
14.701
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_5_s0
15.485
=====
SETUP
2.191
15.482
17.674
u_sdram/ff_sdr_read_data_8_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_0_s6
14.369
14.822
u_v9958/u_vram_interface/w_rdata8_0_s5
14.822
14.925
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_0_s0
15.482
=====
SETUP
2.256
9.595
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.363
7.912
u_sdram/ff_sdr_read_data_6_s0
9.595
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_g_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.231
5.823
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.823
=====
HOLD
0.328
5.682
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.682
=====
HOLD
0.328
5.682
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.682
=====
HOLD
0.328
5.682
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.682
=====
HOLD
0.332
5.685
5.353
u_v9958/u_video_out/ff_tap1_b_0_s2
5.343
5.544
u_v9958/u_video_out/ff_tap1_g_0_s6
5.685
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.349
5.941
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.941
=====
HOLD
0.357
5.949
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.949
=====
HOLD
0.357
5.949
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.949
=====
HOLD
0.357
5.949
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.949
=====
HOLD
0.357
5.949
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.949
=====
HOLD
0.357
5.949
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.949
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.364
5.956
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.956
=====
HOLD
0.364
5.956
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.956
=====
HOLD
0.364
5.956
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.956
=====
HOLD
0.366
5.958
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.958
=====
HOLD
0.367
5.959
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.959
=====
HOLD
0.367
5.959
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.959
=====
HOLD
0.367
5.959
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.959
=====
HOLD
0.367
5.959
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.959
=====
HOLD
0.367
5.960
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.960
=====
HOLD
0.367
5.960
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.960
